set a(0-956) {NAME asn(acc#6(1))#1 TYPE ASSIGN PAR 0-955 XREFS 33261 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-961 {}}} SUCCS {{258 0 0-961 {}}} CYCLES {}}
set a(0-957) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-955 XREFS 33262 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-961 {}}} SUCCS {{258 0 0-961 {}}} CYCLES {}}
set a(0-958) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-955 XREFS 33263 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-961 {}}} SUCCS {{258 0 0-961 {}}} CYCLES {}}
set a(0-959) {NAME asn(blue_xy_previous(0))#1 TYPE ASSIGN PAR 0-955 XREFS 33264 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-961 {}}} SUCCS {{258 0 0-961 {}}} CYCLES {}}
set a(0-960) {NAME asn(blue_xy_previous(1))#1 TYPE ASSIGN PAR 0-955 XREFS 33265 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-961 {}}} SUCCS {{259 0 0-961 {}}} CYCLES {}}
set a(0-962) {NAME if#6:if:asn(if#6:land.lpi#1.dfm) TYPE ASSIGN PAR 0-961 XREFS 33266 LOC {0 0.9999999250000037 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {} SUCCS {{258 0 0-1102 {}} {258 0 0-1106 {}}} CYCLES {}}
set a(0-963) {NAME else#12:aif#1:aif:aif:asn(else#12:aif#1:land.sva#1) TYPE ASSIGN PAR 0-961 XREFS 33267 LOC {0 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {} SUCCS {{258 0 0-1220 {}}} CYCLES {}}
set a(0-964) {NAME else#12:aif:aif:asn(else#12:land#1.sva#1) TYPE ASSIGN PAR 0-961 XREFS 33268 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 4 0.3275465836226708} PREDS {} SUCCS {{258 0 0-1201 {}}} CYCLES {}}
set a(0-965) {NAME aif#35:aif:aif:asn(aif#35:land.sva#1) TYPE ASSIGN PAR 0-961 XREFS 33269 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 3 0.502907299854635} PREDS {} SUCCS {{258 0 0-1185 {}}} CYCLES {}}
set a(0-966) {NAME aif#33:aif:asn(land#9.sva#1) TYPE ASSIGN PAR 0-961 XREFS 33270 LOC {0 0.9999999250000037 1 0.5967871951606403 1 0.5967871951606403 3 0.0996945700152715} PREDS {} SUCCS {{258 0 0-1172 {}}} CYCLES {}}
set a(0-967) {NAME aif#31:aif:asn(land#7.sva#1) TYPE ASSIGN PAR 0-961 XREFS 33271 LOC {0 0.9999999250000037 3 0.25836478708176064 3 0.25836478708176064 3 0.4337255033137249} PREDS {} SUCCS {{258 0 0-1154 {}}} CYCLES {}}
set a(0-968) {NAME blue_xy:asn(blue_xy(1).sva#1) TYPE ASSIGN PAR 0-961 XREFS 33272 LOC {0 0.9999999250000037 2 0.9308181284590936 2 0.9308181284590936 3 0.5232139238393039} PREDS {} SUCCS {{258 0 0-1107 {}}} CYCLES {}}
set a(0-969) {NAME blue_xy:asn(blue_xy(0).sva#1) TYPE ASSIGN PAR 0-961 XREFS 33273 LOC {0 0.9999999250000037 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {} SUCCS {{258 0 0-1103 {}}} CYCLES {}}
set a(0-970) {NAME acc:asn(acc#6(1).sva#2) TYPE ASSIGN PAR 0-961 XREFS 33274 LOC {0 0.9999999250000037 2 0.32050933397453335 2 0.32050933397453335 2 0.5232139238393039} PREDS {} SUCCS {{258 0 0-1051 {}}} CYCLES {}}
set a(0-971) {NAME else#2:aif#2:aif#1:asn(else#2:land.sva#1) TYPE ASSIGN PAR 0-961 XREFS 33275 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.3619840319007984} PREDS {} SUCCS {{258 0 0-1048 {}}} CYCLES {}}
set a(0-972) {NAME else#2:aif#1:aif#1:asn(else#2:land#1.sva#1) TYPE ASSIGN PAR 0-961 XREFS 33276 LOC {0 0.9999999250000037 1 0.7815543359222832 1 0.7815543359222832 2 0.14353844282307787} PREDS {} SUCCS {{258 0 0-1041 {}}} CYCLES {}}
set a(0-973) {NAME asn#169 TYPE {I/O_READ SIGNAL} PAR 0-961 XREFS 33277 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-974 {}}} CYCLES {}}
set a(0-974) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-961 XREFS 33278 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-973 {}}} SUCCS {{259 0 0-975 {}}} CYCLES {}}
set a(0-975) {NAME if:conc#3 TYPE CONCATENATE PAR 0-961 XREFS 33279 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-974 {}}} SUCCS {{258 0 0-986 {}}} CYCLES {}}
set a(0-976) {NAME asn#170 TYPE {I/O_READ SIGNAL} PAR 0-961 XREFS 33280 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-977 {}}} CYCLES {}}
set a(0-977) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-961 XREFS 33281 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-976 {}}} SUCCS {{259 0 0-978 {}}} CYCLES {}}
set a(0-978) {NAME if:conc#4 TYPE CONCATENATE PAR 0-961 XREFS 33282 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-977 {}}} SUCCS {{258 0 0-984 {}}} CYCLES {}}
set a(0-979) {NAME asn#171 TYPE {I/O_READ SIGNAL} PAR 0-961 XREFS 33283 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-980 {}}} CYCLES {}}
set a(0-980) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-961 XREFS 33284 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-979 {}}} SUCCS {{258 0 0-983 {}}} CYCLES {}}
set a(0-981) {NAME asn#172 TYPE {I/O_READ SIGNAL} PAR 0-961 XREFS 33285 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-982 {}}} CYCLES {}}
set a(0-982) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-961 XREFS 33286 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-981 {}}} SUCCS {{259 0 0-983 {}}} CYCLES {}}
set a(0-983) {NAME if:conc#5 TYPE CONCATENATE PAR 0-961 XREFS 33287 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{258 0 0-980 {}} {259 0 0-982 {}}} SUCCS {{259 0 0-984 {}}} CYCLES {}}
set a(0-984) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-961 XREFS 33288 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.19350672586151518 1 0.4039569403390045} PREDS {{258 0 0-978 {}} {259 0 0-983 {}}} SUCCS {{259 0 0-985 {}}} CYCLES {}}
set a(0-985) {NAME if:slc TYPE READSLICE PAR 0-961 XREFS 33289 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-984 {}}} SUCCS {{259 0 0-986 {}}} CYCLES {}}
set a(0-986) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 3 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-961 XREFS 33290 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-975 {}} {259 0 0-985 {}}} SUCCS {{258 0 0-1001 {}}} CYCLES {}}
set a(0-987) {NAME asn#173 TYPE {I/O_READ SIGNAL} PAR 0-961 XREFS 33291 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-988 {}}} CYCLES {}}
set a(0-988) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-961 XREFS 33292 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-987 {}}} SUCCS {{259 0 0-989 {}}} CYCLES {}}
set a(0-989) {NAME if:not#1 TYPE NOT PAR 0-961 XREFS 33293 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-988 {}}} SUCCS {{259 0 0-990 {}}} CYCLES {}}
set a(0-990) {NAME if:conc#6 TYPE CONCATENATE PAR 0-961 XREFS 33294 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-989 {}}} SUCCS {{259 0 0-991 {}}} CYCLES {}}
set a(0-991) {NAME if:conc TYPE CONCATENATE PAR 0-961 XREFS 33295 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-990 {}}} SUCCS {{258 0 0-999 {}}} CYCLES {}}
set a(0-992) {NAME asn#174 TYPE {I/O_READ SIGNAL} PAR 0-961 XREFS 33296 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-993 {}}} CYCLES {}}
set a(0-993) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-961 XREFS 33297 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-992 {}}} SUCCS {{259 0 0-994 {}}} CYCLES {}}
set a(0-994) {NAME if:not#2 TYPE NOT PAR 0-961 XREFS 33298 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-993 {}}} SUCCS {{259 0 0-995 {}}} CYCLES {}}
set a(0-995) {NAME if:conc#1 TYPE CONCATENATE PAR 0-961 XREFS 33299 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-994 {}}} SUCCS {{258 0 0-998 {}}} CYCLES {}}
set a(0-996) {NAME asn#175 TYPE {I/O_READ SIGNAL} PAR 0-961 XREFS 33300 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-997 {}}} CYCLES {}}
set a(0-997) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-961 XREFS 33301 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-996 {}}} SUCCS {{259 0 0-998 {}}} CYCLES {}}
set a(0-998) {NAME if:conc#7 TYPE CONCATENATE PAR 0-961 XREFS 33302 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{258 0 0-995 {}} {259 0 0-997 {}}} SUCCS {{259 0 0-999 {}}} CYCLES {}}
set a(0-999) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-961 XREFS 33303 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-991 {}} {259 0 0-998 {}}} SUCCS {{259 0 0-1000 {}}} CYCLES {}}
set a(0-1000) {NAME if:slc#1 TYPE READSLICE PAR 0-961 XREFS 33304 LOC {1 0.17579924121003795 1 0.3388407580579621 1 0.3388407580579621 1 0.5492909725354513} PREDS {{259 0 0-999 {}}} SUCCS {{259 0 0-1001 {}}} CYCLES {}}
set a(0-1001) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 3 NAME acc#7 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-961 XREFS 33305 LOC {1 0.3053750847312458 1 0.3388407580579621 1 0.3388407580579621 1 0.484174504282083 1 0.6946247187595722} PREDS {{258 0 0-986 {}} {259 0 0-1000 {}}} SUCCS {{259 0 0-1002 {}} {258 0 0-1006 {}} {258 0 0-1007 {}} {258 0 0-1011 {}}} CYCLES {}}
set a(0-1002) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-961 XREFS 33306 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1001 {}}} SUCCS {{259 0 0-1003 {}}} CYCLES {}}
set a(0-1003) {NAME if:not#3 TYPE NOT PAR 0-961 XREFS 33307 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1002 {}}} SUCCS {{259 0 0-1004 {}}} CYCLES {}}
set a(0-1004) {NAME if:conc#2 TYPE CONCATENATE PAR 0-961 XREFS 33308 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1003 {}}} SUCCS {{259 0 0-1005 {}}} CYCLES {}}
set a(0-1005) {NAME if:conc#9 TYPE CONCATENATE PAR 0-961 XREFS 33309 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-1004 {}}} SUCCS {{258 0 0-1009 {}}} CYCLES {}}
set a(0-1006) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-961 XREFS 33310 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-1001 {}}} SUCCS {{258 0 0-1008 {}}} CYCLES {}}
set a(0-1007) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-961 XREFS 33311 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-1001 {}}} SUCCS {{259 0 0-1008 {}}} CYCLES {}}
set a(0-1008) {NAME if:conc#10 TYPE CONCATENATE PAR 0-961 XREFS 33312 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-1006 {}} {259 0 0-1007 {}}} SUCCS {{259 0 0-1009 {}}} CYCLES {}}
set a(0-1009) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 3 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-961 XREFS 33313 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.6295083720153896 1 0.8399585864928789} PREDS {{258 0 0-1005 {}} {259 0 0-1008 {}}} SUCCS {{259 0 0-1010 {}}} CYCLES {}}
set a(0-1010) {NAME if:slc#2 TYPE READSLICE PAR 0-961 XREFS 33314 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-1009 {}}} SUCCS {{258 0 0-1013 {}}} CYCLES {}}
set a(0-1011) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-961 XREFS 33315 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.8399587080020646} PREDS {{258 0 0-1001 {}}} SUCCS {{259 0 0-1012 {}}} CYCLES {}}
set a(0-1012) {NAME if:conc#8 TYPE CONCATENATE PAR 0-961 XREFS 33316 LOC {1 0.45070895246455245 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-1011 {}}} SUCCS {{259 0 0-1013 {}}} CYCLES {}}
set a(0-1013) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-961 XREFS 33317 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.7895495460593742 1 0.9999997605368635} PREDS {{258 0 0-1010 {}} {259 0 0-1012 {}}} SUCCS {{259 0 0-1014 {}} {258 0 0-1017 {}}} CYCLES {}}
set a(0-1014) {NAME slc(exs.imod) TYPE READSLICE PAR 0-961 XREFS 33318 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.15153381742330913} PREDS {{259 0 0-1013 {}}} SUCCS {{259 0 0-1015 {}}} CYCLES {}}
set a(0-1015) {NAME if:not TYPE NOT PAR 0-961 XREFS 33319 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.15153381742330913} PREDS {{259 0 0-1014 {}}} SUCCS {{259 0 0-1016 {}}} CYCLES {}}
set a(0-1016) {NAME if:xor TYPE XOR PAR 0-961 XREFS 33320 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.15153381742330913} PREDS {{259 0 0-1015 {}}} SUCCS {{259 0 0-1017 {}}} CYCLES {}}
set a(0-1017) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 2 NAME if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-961 XREFS 33321 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 1 0.9507794220478505 2 0.3127635289486451} PREDS {{258 0 0-1013 {}} {259 0 0-1016 {}}} SUCCS {{258 0 0-1019 {}} {258 0 0-1020 {}} {258 0 0-1021 {}} {258 0 0-1022 {}}} CYCLES {}}
set a(0-1018) {NAME asn#176 TYPE ASSIGN PAR 0-961 XREFS 33322 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.3127637093618146} PREDS {{262 0 0-1224 {}}} SUCCS {{258 0 0-1025 {}} {256 0 0-1224 {}}} CYCLES {}}
set a(0-1019) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-961 XREFS 33323 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.3127637093618146} PREDS {{258 0 0-1017 {}}} SUCCS {{258 0 0-1023 {}}} CYCLES {}}
set a(0-1020) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-961 XREFS 33324 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.3127637093618146} PREDS {{258 0 0-1017 {}}} SUCCS {{258 0 0-1023 {}}} CYCLES {}}
set a(0-1021) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-961 XREFS 33325 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.3127637093618146} PREDS {{258 0 0-1017 {}}} SUCCS {{258 0 0-1023 {}}} CYCLES {}}
set a(0-1022) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-961 XREFS 33326 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.3127637093618146} PREDS {{258 0 0-1017 {}}} SUCCS {{259 0 0-1023 {}}} CYCLES {}}
set a(0-1023) {NAME or TYPE OR PAR 0-961 XREFS 33327 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.3127637093618146} PREDS {{258 0 0-1021 {}} {258 0 0-1020 {}} {258 0 0-1019 {}} {259 0 0-1022 {}}} SUCCS {{259 0 0-1024 {}}} CYCLES {}}
set a(0-1024) {NAME exs TYPE SIGNEXTEND PAR 0-961 XREFS 33328 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.3127637093618146} PREDS {{259 0 0-1023 {}}} SUCCS {{259 0 0-1025 {}}} CYCLES {}}
set a(0-1025) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 1 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-961 XREFS 33329 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.36198390069236674} PREDS {{258 0 0-1018 {}} {259 0 0-1024 {}}} SUCCS {{258 0 0-1050 {}} {258 0 0-1051 {}}} CYCLES {}}
set a(0-1026) {NAME asn#177 TYPE {I/O_READ SIGNAL} PAR 0-961 XREFS 33330 LOC {1 0.0 1 0.31845320907733954 1 0.31845320907733954 1 0.53689879815506} PREDS {} SUCCS {{259 0 0-1027 {}}} CYCLES {}}
set a(0-1027) {NAME slc(vin) TYPE READSLICE PAR 0-961 XREFS 33331 LOC {1 0.0 1 0.31845320907733954 1 0.31845320907733954 1 0.53689879815506} PREDS {{259 0 0-1026 {}}} SUCCS {{259 0 0-1028 {}}} CYCLES {}}
set a(0-1028) {NAME else#2:aif:not#1 TYPE NOT PAR 0-961 XREFS 33332 LOC {1 0.0 1 0.31845320907733954 1 0.31845320907733954 1 0.53689879815506} PREDS {{259 0 0-1027 {}}} SUCCS {{259 0 0-1029 {}}} CYCLES {}}
set a(0-1029) {NAME else#2:aif:conc TYPE CONCATENATE PAR 0-961 XREFS 33333 LOC {1 0.0 1 0.31845320907733954 1 0.31845320907733954 1 0.53689879815506} PREDS {{259 0 0-1028 {}}} SUCCS {{259 0 0-1030 {}}} CYCLES {}}
set a(0-1030) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 2 NAME else#2:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-961 XREFS 33334 LOC {1 0.0 1 0.31845320907733954 1 0.31845320907733954 1 0.5500036430948778 1 0.7684492321725983} PREDS {{259 0 0-1029 {}}} SUCCS {{259 0 0-1031 {}}} CYCLES {}}
set a(0-1031) {NAME else#2:aif:slc TYPE READSLICE PAR 0-961 XREFS 33335 LOC {1 0.23155056342247185 1 0.5500037724998114 1 0.5500037724998114 1 0.768449361577532} PREDS {{259 0 0-1030 {}}} SUCCS {{259 0 0-1032 {}} {258 0 0-1040 {}}} CYCLES {}}
set a(0-1032) {NAME else#2:asel#1 TYPE SELECT PAR 0-961 XREFS 33336 LOC {1 0.23155056342247185 1 0.5500037724998114 1 0.5500037724998114 1 0.768449361577532} PREDS {{259 0 0-1031 {}}} SUCCS {{146 0 0-1033 {}} {146 0 0-1034 {}} {146 0 0-1035 {}} {146 0 0-1036 {}} {146 0 0-1037 {}} {146 0 0-1038 {}} {146 0 0-1039 {}}} CYCLES {}}
set a(0-1033) {NAME asn#178 TYPE {I/O_READ SIGNAL} PAR 0-961 XREFS 33337 LOC {1 0.23155056342247185 1 0.5500037724998114 1 0.5500037724998114 1 0.768449361577532} PREDS {{146 0 0-1032 {}}} SUCCS {{259 0 0-1034 {}}} CYCLES {}}
set a(0-1034) {NAME slc(vin)#1 TYPE READSLICE PAR 0-961 XREFS 33338 LOC {1 0.23155056342247185 1 0.5500037724998114 1 0.5500037724998114 1 0.768449361577532} PREDS {{146 0 0-1032 {}} {259 0 0-1033 {}}} SUCCS {{259 0 0-1035 {}}} CYCLES {}}
set a(0-1035) {NAME else#2:aif#1:aif:not#1 TYPE NOT PAR 0-961 XREFS 33339 LOC {1 0.23155056342247185 1 0.5500037724998114 1 0.5500037724998114 1 0.768449361577532} PREDS {{146 0 0-1032 {}} {259 0 0-1034 {}}} SUCCS {{259 0 0-1036 {}}} CYCLES {}}
set a(0-1036) {NAME else#2:aif#1:aif:conc TYPE CONCATENATE PAR 0-961 XREFS 33340 LOC {1 0.23155056342247185 1 0.5500037724998114 1 0.5500037724998114 1 0.768449361577532} PREDS {{146 0 0-1032 {}} {259 0 0-1035 {}}} SUCCS {{259 0 0-1037 {}}} CYCLES {}}
set a(0-1037) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 2 NAME else#2:aif#1:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-961 XREFS 33341 LOC {1 0.23155056342247185 1 0.5500037724998114 1 0.5500037724998114 1 0.7815542065173496 1 0.9999997955950702} PREDS {{146 0 0-1032 {}} {259 0 0-1036 {}}} SUCCS {{259 0 0-1038 {}}} CYCLES {}}
set a(0-1038) {NAME else#2:aif#1:aif:slc TYPE READSLICE PAR 0-961 XREFS 33342 LOC {1 0.4631011268449437 1 0.7815543359222832 1 0.7815543359222832 2 0.14353844282307787} PREDS {{146 0 0-1032 {}} {259 0 0-1037 {}}} SUCCS {{259 0 0-1039 {}}} CYCLES {}}
set a(0-1039) {NAME else#2:if:not#1 TYPE NOT PAR 0-961 XREFS 33343 LOC {1 0.4631011268449437 1 0.7815543359222832 1 0.7815543359222832 2 0.14353844282307787} PREDS {{146 0 0-1032 {}} {259 0 0-1038 {}}} SUCCS {{258 0 0-1041 {}}} CYCLES {}}
set a(0-1040) {NAME else#2:if:not TYPE NOT PAR 0-961 XREFS 33344 LOC {1 0.23155056342247185 1 0.7815543359222832 1 0.7815543359222832 2 0.14353844282307787} PREDS {{258 0 0-1031 {}}} SUCCS {{259 0 0-1041 {}}} CYCLES {}}
set a(0-1041) {NAME else#2:if:and TYPE AND PAR 0-961 XREFS 33345 LOC {1 0.4631011268449437 1 0.7815543359222832 1 0.7815543359222832 2 0.14353844282307787} PREDS {{258 0 0-1039 {}} {258 0 0-972 {}} {259 0 0-1040 {}}} SUCCS {{259 0 0-1042 {}} {258 0 0-1048 {}}} CYCLES {}}
set a(0-1042) {NAME else#2:asel#2 TYPE SELECT PAR 0-961 XREFS 33346 LOC {1 0.4631011268449437 1 0.7815543359222832 1 0.7815543359222832 2 0.14353844282307787} PREDS {{259 0 0-1041 {}}} SUCCS {{146 0 0-1043 {}} {146 0 0-1044 {}} {146 0 0-1045 {}} {146 0 0-1046 {}} {146 0 0-1047 {}}} CYCLES {}}
set a(0-1043) {NAME asn#179 TYPE {I/O_READ SIGNAL} PAR 0-961 XREFS 33347 LOC {1 0.4631011268449437 1 0.7815543359222832 1 0.7815543359222832 2 0.14353844282307787} PREDS {{146 0 0-1042 {}}} SUCCS {{259 0 0-1044 {}}} CYCLES {}}
set a(0-1044) {NAME slc(vin)#2 TYPE READSLICE PAR 0-961 XREFS 33348 LOC {1 0.4631011268449437 1 0.7815543359222832 1 0.7815543359222832 2 0.14353844282307787} PREDS {{146 0 0-1042 {}} {259 0 0-1043 {}}} SUCCS {{259 0 0-1045 {}}} CYCLES {}}
set a(0-1045) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(8,0,7,0,8) AREA_SCORE 9.26 QUANTITY 1 NAME else#2:if:acc#2 TYPE ACCU DELAY {1.17 ns} LIBRARY_DELAY {1.17 ns} PAR 0-961 XREFS 33349 LOC {1 0.4631011268449437 1 0.7815543359222832 1 0.7815543359222832 1 0.9999998103745803 2 0.36198391727537504} PREDS {{146 0 0-1042 {}} {259 0 0-1044 {}}} SUCCS {{259 0 0-1046 {}}} CYCLES {}}
set a(0-1046) {NAME else#2:aif#2:slc TYPE READSLICE PAR 0-961 XREFS 33350 LOC {1 0.6815467159226642 1 0.9999999250000037 1 0.9999999250000037 2 0.3619840319007984} PREDS {{146 0 0-1042 {}} {259 0 0-1045 {}}} SUCCS {{259 0 0-1047 {}}} CYCLES {}}
set a(0-1047) {NAME else#2:if:not#2 TYPE NOT PAR 0-961 XREFS 33351 LOC {1 0.6815467159226642 1 0.9999999250000037 1 0.9999999250000037 2 0.3619840319007984} PREDS {{146 0 0-1042 {}} {259 0 0-1046 {}}} SUCCS {{259 0 0-1048 {}}} CYCLES {}}
set a(0-1048) {NAME else#2:if:and#1 TYPE AND PAR 0-961 XREFS 33352 LOC {1 0.6815467159226642 1 0.9999999250000037 1 0.9999999250000037 2 0.3619840319007984} PREDS {{258 0 0-1041 {}} {258 0 0-971 {}} {259 0 0-1047 {}}} SUCCS {{259 0 0-1049 {}} {258 0 0-1051 {}}} CYCLES {}}
set a(0-1049) {NAME else#2:sel TYPE SELECT PAR 0-961 XREFS 33353 LOC {1 0.6815467159226642 1 0.9999999250000037 1 0.9999999250000037 2 0.3619840319007984} PREDS {{259 0 0-1048 {}}} SUCCS {{146 0 0-1050 {}}} CYCLES {}}
set a(0-1050) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 2 NAME else#2:if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-961 XREFS 33354 LOC {2 0.0 2 0.1592794420360279 2 0.1592794420360279 2 0.3205091535613639 2 0.5232137434261345} PREDS {{146 0 0-1049 {}} {258 0 0-1025 {}}} SUCCS {{259 0 0-1051 {}}} CYCLES {}}
set a(0-1051) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 1 NAME else#2:mux TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-961 XREFS 33355 LOC {2 0.16122989193850543 2 0.32050933397453335 2 0.32050933397453335 2 0.38969101801544914 2 0.5923956078802197} PREDS {{258 0 0-1048 {}} {258 0 0-1025 {}} {258 0 0-970 {}} {259 0 0-1050 {}}} SUCCS {{259 0 0-1052 {}} {258 0 0-1101 {}} {258 0 0-1105 {}} {258 0 0-1224 {}}} CYCLES {}}
set a(0-1052) {NAME acc:slc(acc#6(1)) TYPE READSLICE PAR 0-961 XREFS 33356 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{259 0 0-1051 {}}} SUCCS {{259 0 0-1053 {}}} CYCLES {}}
set a(0-1053) {NAME sel#6 TYPE SELECT PAR 0-961 XREFS 33357 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{259 0 0-1052 {}}} SUCCS {{146 0 0-1054 {}} {146 0 0-1055 {}} {146 0 0-1056 {}} {146 0 0-1057 {}} {146 0 0-1058 {}} {146 0 0-1059 {}} {146 0 0-1060 {}} {146 0 0-1061 {}} {146 0 0-1062 {}} {146 0 0-1063 {}} {146 0 0-1064 {}} {146 0 0-1065 {}} {146 0 0-1066 {}} {146 0 0-1067 {}} {146 0 0-1068 {}} {146 0 0-1069 {}} {146 0 0-1070 {}} {146 0 0-1071 {}} {146 0 0-1072 {}} {146 0 0-1073 {}} {146 0 0-1074 {}} {146 0 0-1075 {}} {146 0 0-1076 {}} {146 0 0-1077 {}} {146 0 0-1078 {}} {146 0 0-1079 {}} {146 0 0-1080 {}} {146 0 0-1081 {}} {146 0 0-1082 {}} {146 0 0-1083 {}} {146 0 0-1084 {}} {146 0 0-1085 {}} {146 0 0-1086 {}} {146 0 0-1087 {}} {146 0 0-1088 {}} {146 0 0-1089 {}} {146 0 0-1090 {}} {146 0 0-1091 {}} {146 0 0-1092 {}} {146 0 0-1093 {}} {146 0 0-1094 {}} {130 0 0-1095 {}}} CYCLES {}}
set a(0-1054) {NAME blue_xy:asn TYPE ASSIGN PAR 0-961 XREFS 33358 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {262 0 0-1226 {}}} SUCCS {{259 0 0-1055 {}} {256 0 0-1226 {}}} CYCLES {}}
set a(0-1055) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-961 XREFS 33359 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {259 0 0-1054 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1056) {NAME blue_xy:asn#1 TYPE ASSIGN PAR 0-961 XREFS 33360 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {262 0 0-1226 {}}} SUCCS {{259 0 0-1057 {}} {256 0 0-1226 {}}} CYCLES {}}
set a(0-1057) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-961 XREFS 33361 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {259 0 0-1056 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1058) {NAME blue_xy:asn#2 TYPE ASSIGN PAR 0-961 XREFS 33362 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {262 0 0-1226 {}}} SUCCS {{259 0 0-1059 {}} {256 0 0-1226 {}}} CYCLES {}}
set a(0-1059) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-961 XREFS 33363 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {259 0 0-1058 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1060) {NAME blue_xy:asn#3 TYPE ASSIGN PAR 0-961 XREFS 33364 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {262 0 0-1226 {}}} SUCCS {{259 0 0-1061 {}} {256 0 0-1226 {}}} CYCLES {}}
set a(0-1061) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-961 XREFS 33365 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {259 0 0-1060 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1062) {NAME blue_xy:asn#4 TYPE ASSIGN PAR 0-961 XREFS 33366 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {262 0 0-1226 {}}} SUCCS {{259 0 0-1063 {}} {256 0 0-1226 {}}} CYCLES {}}
set a(0-1063) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-961 XREFS 33367 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {259 0 0-1062 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1064) {NAME blue_xy:asn#5 TYPE ASSIGN PAR 0-961 XREFS 33368 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {262 0 0-1226 {}}} SUCCS {{259 0 0-1065 {}} {256 0 0-1226 {}}} CYCLES {}}
set a(0-1065) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-961 XREFS 33369 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {259 0 0-1064 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1066) {NAME blue_xy:asn#6 TYPE ASSIGN PAR 0-961 XREFS 33370 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {262 0 0-1226 {}}} SUCCS {{259 0 0-1067 {}} {256 0 0-1226 {}}} CYCLES {}}
set a(0-1067) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-961 XREFS 33371 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {259 0 0-1066 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1068) {NAME blue_xy:asn#7 TYPE ASSIGN PAR 0-961 XREFS 33372 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {262 0 0-1226 {}}} SUCCS {{259 0 0-1069 {}} {256 0 0-1226 {}}} CYCLES {}}
set a(0-1069) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-961 XREFS 33373 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {259 0 0-1068 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1070) {NAME blue_xy:asn#8 TYPE ASSIGN PAR 0-961 XREFS 33374 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {262 0 0-1226 {}}} SUCCS {{259 0 0-1071 {}} {256 0 0-1226 {}}} CYCLES {}}
set a(0-1071) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-961 XREFS 33375 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {259 0 0-1070 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1072) {NAME blue_xy:asn#9 TYPE ASSIGN PAR 0-961 XREFS 33376 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {262 0 0-1226 {}}} SUCCS {{259 0 0-1073 {}} {256 0 0-1226 {}}} CYCLES {}}
set a(0-1073) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-961 XREFS 33377 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {259 0 0-1072 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1074) {NAME if#6:if:asn TYPE ASSIGN PAR 0-961 XREFS 33378 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {262 0 0-1225 {}}} SUCCS {{259 0 0-1075 {}} {256 0 0-1225 {}}} CYCLES {}}
set a(0-1075) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs) TYPE READSLICE PAR 0-961 XREFS 33379 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {259 0 0-1074 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1076) {NAME if#6:if:asn#1 TYPE ASSIGN PAR 0-961 XREFS 33380 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {262 0 0-1225 {}}} SUCCS {{259 0 0-1077 {}} {256 0 0-1225 {}}} CYCLES {}}
set a(0-1077) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#1 TYPE READSLICE PAR 0-961 XREFS 33381 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {259 0 0-1076 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1078) {NAME if#6:if:asn#2 TYPE ASSIGN PAR 0-961 XREFS 33382 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {262 0 0-1225 {}}} SUCCS {{259 0 0-1079 {}} {256 0 0-1225 {}}} CYCLES {}}
set a(0-1079) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#2 TYPE READSLICE PAR 0-961 XREFS 33383 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {259 0 0-1078 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1080) {NAME if#6:if:asn#3 TYPE ASSIGN PAR 0-961 XREFS 33384 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {262 0 0-1225 {}}} SUCCS {{259 0 0-1081 {}} {256 0 0-1225 {}}} CYCLES {}}
set a(0-1081) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#3 TYPE READSLICE PAR 0-961 XREFS 33385 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {259 0 0-1080 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1082) {NAME if#6:if:asn#4 TYPE ASSIGN PAR 0-961 XREFS 33386 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {262 0 0-1225 {}}} SUCCS {{259 0 0-1083 {}} {256 0 0-1225 {}}} CYCLES {}}
set a(0-1083) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#4 TYPE READSLICE PAR 0-961 XREFS 33387 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {259 0 0-1082 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1084) {NAME if#6:if:asn#5 TYPE ASSIGN PAR 0-961 XREFS 33388 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {262 0 0-1225 {}}} SUCCS {{259 0 0-1085 {}} {256 0 0-1225 {}}} CYCLES {}}
set a(0-1085) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#5 TYPE READSLICE PAR 0-961 XREFS 33389 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {259 0 0-1084 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1086) {NAME if#6:if:asn#6 TYPE ASSIGN PAR 0-961 XREFS 33390 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {262 0 0-1225 {}}} SUCCS {{259 0 0-1087 {}} {256 0 0-1225 {}}} CYCLES {}}
set a(0-1087) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#6 TYPE READSLICE PAR 0-961 XREFS 33391 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {259 0 0-1086 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1088) {NAME if#6:if:asn#7 TYPE ASSIGN PAR 0-961 XREFS 33392 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {262 0 0-1225 {}}} SUCCS {{259 0 0-1089 {}} {256 0 0-1225 {}}} CYCLES {}}
set a(0-1089) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#7 TYPE READSLICE PAR 0-961 XREFS 33393 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {259 0 0-1088 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1090) {NAME if#6:if:asn#8 TYPE ASSIGN PAR 0-961 XREFS 33394 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {262 0 0-1225 {}}} SUCCS {{259 0 0-1091 {}} {256 0 0-1225 {}}} CYCLES {}}
set a(0-1091) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#8 TYPE READSLICE PAR 0-961 XREFS 33395 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {259 0 0-1090 {}}} SUCCS {{258 0 0-1094 {}}} CYCLES {}}
set a(0-1092) {NAME if#6:if:asn#9 TYPE ASSIGN PAR 0-961 XREFS 33396 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {262 0 0-1225 {}}} SUCCS {{259 0 0-1093 {}} {256 0 0-1225 {}}} CYCLES {}}
set a(0-1093) {NAME if#6:if:slc(blue_xy(0).lpi#2.svs)#9 TYPE READSLICE PAR 0-961 XREFS 33397 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {259 0 0-1092 {}}} SUCCS {{259 0 0-1094 {}}} CYCLES {}}
set a(0-1094) {NAME if#6:if:nor TYPE NOR PAR 0-961 XREFS 33398 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1053 {}} {258 0 0-1091 {}} {258 0 0-1089 {}} {258 0 0-1087 {}} {258 0 0-1085 {}} {258 0 0-1083 {}} {258 0 0-1081 {}} {258 0 0-1079 {}} {258 0 0-1077 {}} {258 0 0-1075 {}} {258 0 0-1073 {}} {258 0 0-1071 {}} {258 0 0-1069 {}} {258 0 0-1067 {}} {258 0 0-1065 {}} {258 0 0-1063 {}} {258 0 0-1061 {}} {258 0 0-1059 {}} {258 0 0-1057 {}} {258 0 0-1055 {}} {259 0 0-1093 {}}} SUCCS {{259 0 0-1095 {}} {258 0 0-1102 {}} {258 0 0-1106 {}}} CYCLES {}}
set a(0-1095) {NAME if#6:sel TYPE SELECT PAR 0-961 XREFS 33399 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{130 0 0-1053 {}} {259 0 0-1094 {}}} SUCCS {{146 0 0-1096 {}} {146 0 0-1097 {}} {146 0 0-1098 {}} {146 0 0-1099 {}}} CYCLES {}}
set a(0-1096) {NAME asn#180 TYPE {I/O_READ SIGNAL} PAR 0-961 XREFS 33400 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1095 {}}} SUCCS {{259 0 0-1097 {}}} CYCLES {}}
set a(0-1097) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-961 XREFS 33401 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{146 0 0-1095 {}} {259 0 0-1096 {}}} SUCCS {{258 0 0-1103 {}}} CYCLES {}}
set a(0-1098) {NAME asn#181 TYPE {I/O_READ SIGNAL} PAR 0-961 XREFS 33402 LOC {2 0.23041168847941557 2 0.9308181284590936 2 0.9308181284590936 3 0.5232139238393039} PREDS {{146 0 0-1095 {}}} SUCCS {{259 0 0-1099 {}}} CYCLES {}}
set a(0-1099) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-961 XREFS 33403 LOC {2 0.23041168847941557 2 0.9308181284590936 2 0.9308181284590936 3 0.5232139238393039} PREDS {{146 0 0-1095 {}} {259 0 0-1098 {}}} SUCCS {{258 0 0-1107 {}}} CYCLES {}}
set a(0-1100) {NAME asn#182 TYPE ASSIGN PAR 0-961 XREFS 33404 LOC {1 0.29959348502032573 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{262 0 0-1225 {}}} SUCCS {{258 0 0-1103 {}} {256 0 0-1225 {}}} CYCLES {}}
set a(0-1101) {NAME acc:slc(acc#6(1))#2 TYPE READSLICE PAR 0-961 XREFS 33405 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{258 0 0-1051 {}}} SUCCS {{259 0 0-1102 {}}} CYCLES {}}
set a(0-1102) {NAME and#2 TYPE AND PAR 0-961 XREFS 33406 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.5923957203802139} PREDS {{258 0 0-1094 {}} {258 0 0-962 {}} {259 0 0-1101 {}}} SUCCS {{259 0 0-1103 {}}} CYCLES {}}
set a(0-1103) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 5 NAME mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-961 XREFS 33407 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 2 0.45887281455635925 2 0.6615774044211298} PREDS {{258 0 0-1100 {}} {258 0 0-1097 {}} {258 0 0-969 {}} {259 0 0-1102 {}}} SUCCS {{258 0 0-1108 {}} {258 0 0-1109 {}} {258 0 0-1110 {}} {258 0 0-1111 {}} {258 0 0-1112 {}} {258 0 0-1113 {}} {258 0 0-1114 {}} {258 0 0-1115 {}} {258 0 0-1116 {}} {258 0 0-1117 {}} {258 0 0-1140 {}} {258 0 0-1142 {}} {258 0 0-1157 {}} {258 0 0-1225 {}}} CYCLES {}}
set a(0-1104) {NAME asn#183 TYPE ASSIGN PAR 0-961 XREFS 33408 LOC {1 0.29959348502032573 2 0.9308181284590936 2 0.9308181284590936 3 0.5232139238393039} PREDS {{262 0 0-1226 {}}} SUCCS {{258 0 0-1107 {}} {256 0 0-1226 {}}} CYCLES {}}
set a(0-1105) {NAME acc:slc(acc#6(1))#1 TYPE READSLICE PAR 0-961 XREFS 33409 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 3 0.5232139238393039} PREDS {{258 0 0-1051 {}}} SUCCS {{259 0 0-1106 {}}} CYCLES {}}
set a(0-1106) {NAME and#3 TYPE AND PAR 0-961 XREFS 33410 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 3 0.5232139238393039} PREDS {{258 0 0-1094 {}} {258 0 0-962 {}} {259 0 0-1105 {}}} SUCCS {{259 0 0-1107 {}}} CYCLES {}}
set a(0-1107) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 5 NAME mux#3 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-961 XREFS 33411 LOC {2 0.23041168847941557 2 0.9308181284590936 2 0.9308181284590936 2 0.9999998125000095 3 0.5923956078802197} PREDS {{258 0 0-1104 {}} {258 0 0-1099 {}} {258 0 0-968 {}} {259 0 0-1106 {}}} SUCCS {{258 0 0-1160 {}} {258 0 0-1226 {}}} CYCLES {}}
set a(0-1108) {NAME blue_xy:slc(blue_xy(0)) TYPE READSLICE PAR 0-961 XREFS 33412 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1103 {}}} SUCCS {{258 0 0-1118 {}}} CYCLES {}}
set a(0-1109) {NAME blue_xy:slc(blue_xy(0))#1 TYPE READSLICE PAR 0-961 XREFS 33413 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1103 {}}} SUCCS {{258 0 0-1118 {}}} CYCLES {}}
set a(0-1110) {NAME blue_xy:slc(blue_xy(0))#2 TYPE READSLICE PAR 0-961 XREFS 33414 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1103 {}}} SUCCS {{258 0 0-1118 {}}} CYCLES {}}
set a(0-1111) {NAME blue_xy:slc(blue_xy(0))#3 TYPE READSLICE PAR 0-961 XREFS 33415 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1103 {}}} SUCCS {{258 0 0-1118 {}}} CYCLES {}}
set a(0-1112) {NAME blue_xy:slc(blue_xy(0))#4 TYPE READSLICE PAR 0-961 XREFS 33416 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1103 {}}} SUCCS {{258 0 0-1118 {}}} CYCLES {}}
set a(0-1113) {NAME blue_xy:slc(blue_xy(0))#5 TYPE READSLICE PAR 0-961 XREFS 33417 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1103 {}}} SUCCS {{258 0 0-1118 {}}} CYCLES {}}
set a(0-1114) {NAME blue_xy:slc(blue_xy(0))#6 TYPE READSLICE PAR 0-961 XREFS 33418 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1103 {}}} SUCCS {{258 0 0-1118 {}}} CYCLES {}}
set a(0-1115) {NAME blue_xy:slc(blue_xy(0))#7 TYPE READSLICE PAR 0-961 XREFS 33419 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1103 {}}} SUCCS {{258 0 0-1118 {}}} CYCLES {}}
set a(0-1116) {NAME blue_xy:slc(blue_xy(0))#8 TYPE READSLICE PAR 0-961 XREFS 33420 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1103 {}}} SUCCS {{258 0 0-1118 {}}} CYCLES {}}
set a(0-1117) {NAME blue_xy:slc(blue_xy(0))#9 TYPE READSLICE PAR 0-961 XREFS 33421 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1103 {}}} SUCCS {{259 0 0-1118 {}}} CYCLES {}}
set a(0-1118) {NAME if#10:nor#1 TYPE NOR PAR 0-961 XREFS 33422 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1116 {}} {258 0 0-1115 {}} {258 0 0-1114 {}} {258 0 0-1113 {}} {258 0 0-1112 {}} {258 0 0-1111 {}} {258 0 0-1110 {}} {258 0 0-1109 {}} {258 0 0-1108 {}} {259 0 0-1117 {}}} SUCCS {{258 0 0-1139 {}}} CYCLES {}}
set a(0-1119) {NAME if#10:asn TYPE ASSIGN PAR 0-961 XREFS 33423 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{262 0 0-1227 {}}} SUCCS {{259 0 0-1120 {}} {256 0 0-1227 {}}} CYCLES {}}
set a(0-1120) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs) TYPE READSLICE PAR 0-961 XREFS 33424 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{259 0 0-1119 {}}} SUCCS {{258 0 0-1139 {}}} CYCLES {}}
set a(0-1121) {NAME if#10:asn#1 TYPE ASSIGN PAR 0-961 XREFS 33425 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{262 0 0-1227 {}}} SUCCS {{259 0 0-1122 {}} {256 0 0-1227 {}}} CYCLES {}}
set a(0-1122) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#1 TYPE READSLICE PAR 0-961 XREFS 33426 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{259 0 0-1121 {}}} SUCCS {{258 0 0-1139 {}}} CYCLES {}}
set a(0-1123) {NAME if#10:asn#2 TYPE ASSIGN PAR 0-961 XREFS 33427 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{262 0 0-1227 {}}} SUCCS {{259 0 0-1124 {}} {256 0 0-1227 {}}} CYCLES {}}
set a(0-1124) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#2 TYPE READSLICE PAR 0-961 XREFS 33428 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{259 0 0-1123 {}}} SUCCS {{258 0 0-1139 {}}} CYCLES {}}
set a(0-1125) {NAME if#10:asn#3 TYPE ASSIGN PAR 0-961 XREFS 33429 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{262 0 0-1227 {}}} SUCCS {{259 0 0-1126 {}} {256 0 0-1227 {}}} CYCLES {}}
set a(0-1126) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#3 TYPE READSLICE PAR 0-961 XREFS 33430 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{259 0 0-1125 {}}} SUCCS {{258 0 0-1139 {}}} CYCLES {}}
set a(0-1127) {NAME if#10:asn#4 TYPE ASSIGN PAR 0-961 XREFS 33431 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{262 0 0-1227 {}}} SUCCS {{259 0 0-1128 {}} {256 0 0-1227 {}}} CYCLES {}}
set a(0-1128) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#4 TYPE READSLICE PAR 0-961 XREFS 33432 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{259 0 0-1127 {}}} SUCCS {{258 0 0-1139 {}}} CYCLES {}}
set a(0-1129) {NAME if#10:asn#5 TYPE ASSIGN PAR 0-961 XREFS 33433 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{262 0 0-1227 {}}} SUCCS {{259 0 0-1130 {}} {256 0 0-1227 {}}} CYCLES {}}
set a(0-1130) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#5 TYPE READSLICE PAR 0-961 XREFS 33434 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{259 0 0-1129 {}}} SUCCS {{258 0 0-1139 {}}} CYCLES {}}
set a(0-1131) {NAME if#10:asn#6 TYPE ASSIGN PAR 0-961 XREFS 33435 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{262 0 0-1227 {}}} SUCCS {{259 0 0-1132 {}} {256 0 0-1227 {}}} CYCLES {}}
set a(0-1132) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#6 TYPE READSLICE PAR 0-961 XREFS 33436 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{259 0 0-1131 {}}} SUCCS {{258 0 0-1139 {}}} CYCLES {}}
set a(0-1133) {NAME if#10:asn#7 TYPE ASSIGN PAR 0-961 XREFS 33437 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{262 0 0-1227 {}}} SUCCS {{259 0 0-1134 {}} {256 0 0-1227 {}}} CYCLES {}}
set a(0-1134) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#7 TYPE READSLICE PAR 0-961 XREFS 33438 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{259 0 0-1133 {}}} SUCCS {{258 0 0-1139 {}}} CYCLES {}}
set a(0-1135) {NAME if#10:asn#8 TYPE ASSIGN PAR 0-961 XREFS 33439 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{262 0 0-1227 {}}} SUCCS {{259 0 0-1136 {}} {256 0 0-1227 {}}} CYCLES {}}
set a(0-1136) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#8 TYPE READSLICE PAR 0-961 XREFS 33440 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{259 0 0-1135 {}}} SUCCS {{258 0 0-1139 {}}} CYCLES {}}
set a(0-1137) {NAME if#10:asn#9 TYPE ASSIGN PAR 0-961 XREFS 33441 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{262 0 0-1227 {}}} SUCCS {{259 0 0-1138 {}} {256 0 0-1227 {}}} CYCLES {}}
set a(0-1138) {NAME if#10:slc(blue_xy_previous(0).lpi#2.svs)#9 TYPE READSLICE PAR 0-961 XREFS 33442 LOC {2 0.2970338101483095 2 0.3275465836226708 2 0.3275465836226708 2 0.6615775169211242} PREDS {{259 0 0-1137 {}}} SUCCS {{259 0 0-1139 {}}} CYCLES {}}
set a(0-1139) {NAME if#10:nor TYPE NOR PAR 0-961 XREFS 33443 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{258 0 0-1136 {}} {258 0 0-1134 {}} {258 0 0-1132 {}} {258 0 0-1130 {}} {258 0 0-1128 {}} {258 0 0-1126 {}} {258 0 0-1124 {}} {258 0 0-1122 {}} {258 0 0-1120 {}} {258 0 0-1118 {}} {259 0 0-1138 {}}} SUCCS {{258 0 0-1142 {}} {258 0 0-1156 {}} {258 0 0-1159 {}}} CYCLES {}}
set a(0-1140) {NAME deltax_blue:conc TYPE CONCATENATE PAR 0-961 XREFS 33444 LOC {2 0.29959348502032573 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{258 0 0-1103 {}}} SUCCS {{258 0 0-1145 {}}} CYCLES {}}
set a(0-1141) {NAME asn#184 TYPE ASSIGN PAR 0-961 XREFS 33445 LOC {2 0.2970338101483095 2 0.4588729270563537 2 0.4588729270563537 2 0.6615775169211242} PREDS {{262 0 0-1227 {}}} SUCCS {{259 0 0-1142 {}} {256 0 0-1227 {}}} CYCLES {}}
set a(0-1142) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 5 NAME mux#4 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-961 XREFS 33446 LOC {2 0.29959348502032573 2 0.4588729270563537 2 0.4588729270563537 2 0.5280546110972695 2 0.7307592009620401} PREDS {{258 0 0-1139 {}} {258 0 0-1103 {}} {259 0 0-1141 {}}} SUCCS {{259 0 0-1143 {}}} CYCLES {}}
set a(0-1143) {NAME deltax_blue:not TYPE NOT PAR 0-961 XREFS 33447 LOC {2 0.36877528156123596 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{259 0 0-1142 {}}} SUCCS {{259 0 0-1144 {}}} CYCLES {}}
set a(0-1144) {NAME deltax_blue:conc#2 TYPE CONCATENATE PAR 0-961 XREFS 33448 LOC {2 0.36877528156123596 2 0.5280547235972638 2 0.5280547235972638 2 0.7307593134620344} PREDS {{259 0 0-1143 {}}} SUCCS {{259 0 0-1145 {}}} CYCLES {}}
set a(0-1145) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 3 NAME deltax_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-961 XREFS 33449 LOC {2 0.36877528156123596 2 0.5280547235972638 2 0.5280547235972638 2 0.7972952050729454 2 0.999999794937716} PREDS {{258 0 0-1140 {}} {259 0 0-1144 {}}} SUCCS {{259 0 0-1146 {}}} CYCLES {}}
set a(0-1146) {NAME deltax_blue:slc TYPE READSLICE PAR 0-961 XREFS 33450 LOC {2 0.6380158930992054 2 0.7972953351352333 2 0.7972953351352333 3 0.003168899841555008} PREDS {{259 0 0-1145 {}}} SUCCS {{259 0 0-1147 {}} {258 0 0-1151 {}}} CYCLES {}}
set a(0-1147) {NAME if#11:slc(deltax_blue:acc.psp) TYPE READSLICE PAR 0-961 XREFS 33451 LOC {2 0.6380158930992054 2 0.7972953351352333 2 0.7972953351352333 3 0.003168899841555008} PREDS {{259 0 0-1146 {}}} SUCCS {{259 0 0-1148 {}}} CYCLES {}}
set a(0-1148) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,1,4,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME if#11:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-961 XREFS 33452 LOC {2 0.6380158930992054 2 0.7972953351352333 2 0.7972953351352333 2 0.9999997871450408 3 0.2058733518513625} PREDS {{259 0 0-1147 {}}} SUCCS {{259 0 0-1149 {}}} CYCLES {}}
set a(0-1149) {NAME slc#4 TYPE READSLICE PAR 0-961 XREFS 33453 LOC {2 0.8407204829639758 2 0.9999999250000037 2 0.9999999250000037 3 0.2058734897063255} PREDS {{259 0 0-1148 {}}} SUCCS {{259 0 0-1150 {}} {258 0 0-1154 {}}} CYCLES {}}
set a(0-1150) {NAME asel#31 TYPE SELECT PAR 0-961 XREFS 33454 LOC {2 0.8407204829639758 2 0.9999999250000037 2 0.9999999250000037 3 0.2058734897063255} PREDS {{259 0 0-1149 {}}} SUCCS {{146 0 0-1151 {}} {146 0 0-1152 {}} {146 0 0-1153 {}}} CYCLES {}}
set a(0-1151) {NAME deltax_blue:not#1 TYPE NOT PAR 0-961 XREFS 33455 LOC {2 0.8407204829639758 3 0.030512773474361325 3 0.030512773474361325 3 0.2058734897063255} PREDS {{146 0 0-1150 {}} {258 0 0-1146 {}}} SUCCS {{259 0 0-1152 {}}} CYCLES {}}
set a(0-1152) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 5 NAME aif#31:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-961 XREFS 33456 LOC {3 0.0 3 0.030512773474361325 3 0.030512773474361325 3 0.25836464581365043 3 0.4337253620456146} PREDS {{146 0 0-1150 {}} {259 0 0-1151 {}}} SUCCS {{259 0 0-1153 {}}} CYCLES {}}
set a(0-1153) {NAME aif#31:slc TYPE READSLICE PAR 0-961 XREFS 33457 LOC {3 0.22785201360739932 3 0.25836478708176064 3 0.25836478708176064 3 0.4337255033137249} PREDS {{146 0 0-1150 {}} {259 0 0-1152 {}}} SUCCS {{259 0 0-1154 {}}} CYCLES {}}
set a(0-1154) {NAME if#11:and TYPE AND PAR 0-961 XREFS 33458 LOC {3 0.22785201360739932 3 0.25836478708176064 3 0.25836478708176064 3 0.4337255033137249} PREDS {{258 0 0-1149 {}} {258 0 0-967 {}} {259 0 0-1153 {}}} SUCCS {{258 0 0-1156 {}} {258 0 0-1159 {}}} CYCLES {}}
set a(0-1155) {NAME asn#185 TYPE ASSIGN PAR 0-961 XREFS 33459 LOC {2 0.2970338101483095 3 0.25836478708176064 3 0.25836478708176064 3 0.4337255033137249} PREDS {{262 0 0-1227 {}}} SUCCS {{258 0 0-1157 {}} {256 0 0-1227 {}}} CYCLES {}}
set a(0-1156) {NAME or#3 TYPE OR PAR 0-961 XREFS 33460 LOC {3 0.22785201360739932 3 0.25836478708176064 3 0.25836478708176064 3 0.4337255033137249} PREDS {{258 0 0-1154 {}} {258 0 0-1139 {}}} SUCCS {{259 0 0-1157 {}}} CYCLES {}}
set a(0-1157) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 5 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-961 XREFS 33461 LOC {3 0.22785201360739932 3 0.25836478708176064 3 0.25836478708176064 3 0.32754647112267643 3 0.5029071873546407} PREDS {{258 0 0-1155 {}} {258 0 0-1103 {}} {259 0 0-1156 {}}} SUCCS {{258 0 0-1190 {}} {258 0 0-1227 {}}} CYCLES {}}
set a(0-1158) {NAME asn#186 TYPE ASSIGN PAR 0-961 XREFS 33462 LOC {2 0.2970338101483095 3 0.9308181284590936 3 0.9308181284590936 4 0.25836478708176064} PREDS {{262 0 0-1228 {}}} SUCCS {{258 0 0-1160 {}} {256 0 0-1228 {}}} CYCLES {}}
set a(0-1159) {NAME or#4 TYPE OR PAR 0-961 XREFS 33463 LOC {3 0.22785201360739932 3 0.25836478708176064 3 0.25836478708176064 4 0.25836478708176064} PREDS {{258 0 0-1154 {}} {258 0 0-1139 {}}} SUCCS {{259 0 0-1160 {}}} CYCLES {}}
set a(0-1160) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 5 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-961 XREFS 33464 LOC {3 0.22785201360739932 3 0.9308181284590936 3 0.9308181284590936 3 0.9999998125000095 4 0.32754647112267643} PREDS {{258 0 0-1158 {}} {258 0 0-1107 {}} {259 0 0-1159 {}}} SUCCS {{258 0 0-1206 {}} {258 0 0-1228 {}}} CYCLES {}}
set a(0-1161) {NAME asn#187 TYPE {I/O_READ SIGNAL} PAR 0-961 XREFS 33465 LOC {1 0.0 1 0.19357446532127673 1 0.19357446532127673 2 0.5967871951606403} PREDS {} SUCCS {{259 0 0-1162 {}}} CYCLES {}}
set a(0-1162) {NAME slc(vga_xy#1)#17 TYPE READSLICE PAR 0-961 XREFS 33466 LOC {1 0.0 1 0.19357446532127673 1 0.19357446532127673 2 0.5967871951606403} PREDS {{259 0 0-1161 {}}} SUCCS {{259 0 0-1163 {}}} CYCLES {}}
set a(0-1163) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-961 XREFS 33467 LOC {1 0.0 1 0.19357446532127673 1 0.19357446532127673 2 0.5967871951606403} PREDS {{259 0 0-1162 {}}} SUCCS {{259 0 0-1164 {}}} CYCLES {}}
set a(0-1164) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-961 XREFS 33468 LOC {1 0.0 1 0.19357446532127673 1 0.19357446532127673 2 0.5967871951606403} PREDS {{259 0 0-1163 {}}} SUCCS {{259 0 0-1165 {}}} CYCLES {}}
set a(0-1165) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 5 NAME acc#5 TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-961 XREFS 33469 LOC {1 0.0 1 0.19357446532127673 1 0.19357446532127673 1 0.4214263376605658 2 0.8246390674999293} PREDS {{259 0 0-1164 {}}} SUCCS {{259 0 0-1166 {}}} CYCLES {}}
set a(0-1166) {NAME slc#5 TYPE READSLICE PAR 0-961 XREFS 33470 LOC {1 0.22785201360739932 1 0.4214264789286761 1 0.4214264789286761 2 0.8246392087680395} PREDS {{259 0 0-1165 {}}} SUCCS {{259 0 0-1167 {}} {258 0 0-1172 {}}} CYCLES {}}
set a(0-1167) {NAME asel#33 TYPE SELECT PAR 0-961 XREFS 33471 LOC {1 0.22785201360739932 1 0.4214264789286761 1 0.4214264789286761 2 0.8246392087680395} PREDS {{259 0 0-1166 {}}} SUCCS {{146 0 0-1168 {}} {146 0 0-1169 {}} {146 0 0-1170 {}} {146 0 0-1171 {}}} CYCLES {}}
set a(0-1168) {NAME asn#188 TYPE {I/O_READ SIGNAL} PAR 0-961 XREFS 33472 LOC {1 0.22785201360739932 1 0.4214264789286761 1 0.4214264789286761 2 0.8246392087680395} PREDS {{146 0 0-1167 {}}} SUCCS {{259 0 0-1169 {}}} CYCLES {}}
set a(0-1169) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-961 XREFS 33473 LOC {1 0.22785201360739932 1 0.4214264789286761 1 0.4214264789286761 2 0.8246392087680395} PREDS {{146 0 0-1167 {}} {259 0 0-1168 {}}} SUCCS {{259 0 0-1170 {}}} CYCLES {}}
set a(0-1170) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,4,1,8) AREA_SCORE 8.00 QUANTITY 4 NAME if#12:acc TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-961 XREFS 33474 LOC {1 0.22785201360739932 1 0.4214264789286761 1 0.4214264789286761 1 0.5967870484402278 2 0.9999997782795913} PREDS {{146 0 0-1167 {}} {259 0 0-1169 {}}} SUCCS {{259 0 0-1171 {}}} CYCLES {}}
set a(0-1171) {NAME aif#33:slc TYPE READSLICE PAR 0-961 XREFS 33475 LOC {1 0.40321272983936357 1 0.5967871951606403 1 0.5967871951606403 3 0.0996945700152715} PREDS {{146 0 0-1167 {}} {259 0 0-1170 {}}} SUCCS {{259 0 0-1172 {}}} CYCLES {}}
set a(0-1172) {NAME if#12:and TYPE AND PAR 0-961 XREFS 33476 LOC {1 0.40321272983936357 1 0.5967871951606403 1 0.5967871951606403 3 0.0996945700152715} PREDS {{258 0 0-1166 {}} {258 0 0-966 {}} {259 0 0-1171 {}}} SUCCS {{259 0 0-1173 {}} {258 0 0-1185 {}}} CYCLES {}}
set a(0-1173) {NAME asel#35 TYPE SELECT PAR 0-961 XREFS 33477 LOC {1 0.40321272983936357 1 0.5967871951606403 1 0.5967871951606403 3 0.0996945700152715} PREDS {{259 0 0-1172 {}}} SUCCS {{146 0 0-1174 {}} {146 0 0-1175 {}} {146 0 0-1176 {}} {146 0 0-1177 {}} {146 0 0-1178 {}} {130 0 0-1179 {}} {130 0 0-1180 {}}} CYCLES {}}
set a(0-1174) {NAME asn#189 TYPE {I/O_READ SIGNAL} PAR 0-961 XREFS 33478 LOC {1 0.40321272983936357 1 0.5967871951606403 1 0.5967871951606403 3 0.0996945700152715} PREDS {{146 0 0-1173 {}}} SUCCS {{259 0 0-1175 {}}} CYCLES {}}
set a(0-1175) {NAME slc(vga_xy#1)#18 TYPE READSLICE PAR 0-961 XREFS 33479 LOC {1 0.40321272983936357 1 0.5967871951606403 1 0.5967871951606403 3 0.0996945700152715} PREDS {{146 0 0-1173 {}} {259 0 0-1174 {}}} SUCCS {{259 0 0-1176 {}}} CYCLES {}}
set a(0-1176) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-961 XREFS 33480 LOC {1 0.40321272983936357 1 0.5967871951606403 1 0.5967871951606403 3 0.0996945700152715} PREDS {{146 0 0-1173 {}} {259 0 0-1175 {}}} SUCCS {{259 0 0-1177 {}}} CYCLES {}}
set a(0-1177) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-961 XREFS 33481 LOC {1 0.40321272983936357 1 0.5967871951606403 1 0.5967871951606403 3 0.0996945700152715} PREDS {{146 0 0-1173 {}} {259 0 0-1176 {}}} SUCCS {{259 0 0-1178 {}}} CYCLES {}}
set a(0-1178) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 5 NAME aif#35:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-961 XREFS 33482 LOC {1 0.40321272983936357 1 0.5967871951606403 1 0.5967871951606403 1 0.8246390674999293 3 0.3275464423545606} PREDS {{146 0 0-1173 {}} {259 0 0-1177 {}}} SUCCS {{259 0 0-1179 {}}} CYCLES {}}
set a(0-1179) {NAME aif#35:slc TYPE READSLICE PAR 0-961 XREFS 33483 LOC {1 0.6310647434467629 1 0.8246392087680395 1 0.8246392087680395 3 0.3275465836226708} PREDS {{130 0 0-1173 {}} {259 0 0-1178 {}}} SUCCS {{259 0 0-1180 {}} {258 0 0-1185 {}}} CYCLES {}}
set a(0-1180) {NAME aif#35:asel TYPE SELECT PAR 0-961 XREFS 33484 LOC {1 0.6310647434467629 1 0.8246392087680395 1 0.8246392087680395 3 0.3275465836226708} PREDS {{130 0 0-1173 {}} {259 0 0-1179 {}}} SUCCS {{146 0 0-1181 {}} {146 0 0-1182 {}} {146 0 0-1183 {}} {146 0 0-1184 {}}} CYCLES {}}
set a(0-1181) {NAME asn#190 TYPE {I/O_READ SIGNAL} PAR 0-961 XREFS 33485 LOC {1 0.6310647434467629 1 0.8246392087680395 1 0.8246392087680395 3 0.3275465836226708} PREDS {{146 0 0-1180 {}}} SUCCS {{259 0 0-1182 {}}} CYCLES {}}
set a(0-1182) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-961 XREFS 33486 LOC {1 0.6310647434467629 1 0.8246392087680395 1 0.8246392087680395 3 0.3275465836226708} PREDS {{146 0 0-1180 {}} {259 0 0-1181 {}}} SUCCS {{259 0 0-1183 {}}} CYCLES {}}
set a(0-1183) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,4,1,8) AREA_SCORE 8.00 QUANTITY 4 NAME if#12:acc#1 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-961 XREFS 33487 LOC {1 0.6310647434467629 1 0.8246392087680395 1 0.8246392087680395 1 0.9999997782795913 3 0.5029071531342226} PREDS {{146 0 0-1180 {}} {259 0 0-1182 {}}} SUCCS {{259 0 0-1184 {}}} CYCLES {}}
set a(0-1184) {NAME aif#35:aif:slc TYPE READSLICE PAR 0-961 XREFS 33488 LOC {1 0.8064254596787271 1 0.9999999250000037 1 0.9999999250000037 3 0.502907299854635} PREDS {{146 0 0-1180 {}} {259 0 0-1183 {}}} SUCCS {{259 0 0-1185 {}}} CYCLES {}}
set a(0-1185) {NAME if#12:and#2 TYPE AND PAR 0-961 XREFS 33489 LOC {1 0.8064254596787271 1 0.9999999250000037 1 0.9999999250000037 3 0.502907299854635} PREDS {{258 0 0-1172 {}} {258 0 0-1179 {}} {258 0 0-965 {}} {259 0 0-1184 {}}} SUCCS {{259 0 0-1186 {}} {258 0 0-1218 {}} {258 0 0-1219 {}}} CYCLES {}}
set a(0-1186) {NAME sel#12 TYPE SELECT PAR 0-961 XREFS 33490 LOC {1 0.8064254596787271 1 0.9999999250000037 1 0.9999999250000037 3 0.502907299854635} PREDS {{259 0 0-1185 {}}} SUCCS {{146 0 0-1187 {}} {146 0 0-1188 {}} {146 0 0-1189 {}} {146 0 0-1190 {}} {146 0 0-1191 {}} {146 0 0-1192 {}} {146 0 0-1193 {}} {146 0 0-1194 {}} {146 0 0-1195 {}} {146 0 0-1196 {}} {130 0 0-1197 {}} {130 0 0-1201 {}} {130 0 0-1202 {}}} CYCLES {}}
set a(0-1187) {NAME asn#191 TYPE {I/O_READ SIGNAL} PAR 0-961 XREFS 33491 LOC {1 0.8064254596787271 3 0.3275465836226708 3 0.3275465836226708 3 0.502907299854635} PREDS {{146 0 0-1186 {}}} SUCCS {{259 0 0-1188 {}}} CYCLES {}}
set a(0-1188) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-961 XREFS 33492 LOC {1 0.8064254596787271 3 0.3275465836226708 3 0.3275465836226708 3 0.502907299854635} PREDS {{146 0 0-1186 {}} {259 0 0-1187 {}}} SUCCS {{259 0 0-1189 {}}} CYCLES {}}
set a(0-1189) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-961 XREFS 33493 LOC {1 0.8064254596787271 3 0.3275465836226708 3 0.3275465836226708 3 0.502907299854635} PREDS {{146 0 0-1186 {}} {259 0 0-1188 {}}} SUCCS {{258 0 0-1192 {}}} CYCLES {}}
set a(0-1190) {NAME deltax_square_blue:not TYPE NOT PAR 0-961 XREFS 33494 LOC {3 0.2970338101483095 3 0.3275465836226708 3 0.3275465836226708 3 0.502907299854635} PREDS {{146 0 0-1186 {}} {258 0 0-1157 {}}} SUCCS {{259 0 0-1191 {}}} CYCLES {}}
set a(0-1191) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-961 XREFS 33495 LOC {3 0.2970338101483095 3 0.3275465836226708 3 0.3275465836226708 3 0.502907299854635} PREDS {{146 0 0-1186 {}} {259 0 0-1190 {}}} SUCCS {{259 0 0-1192 {}}} CYCLES {}}
set a(0-1192) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 3 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-961 XREFS 33496 LOC {3 0.2970338101483095 3 0.3275465836226708 3 0.3275465836226708 3 0.5967870650983523 3 0.7721477813303166} PREDS {{146 0 0-1186 {}} {258 0 0-1189 {}} {259 0 0-1191 {}}} SUCCS {{259 0 0-1193 {}}} CYCLES {}}
set a(0-1193) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-961 XREFS 33497 LOC {3 0.566274421686279 3 0.5967871951606403 3 0.5967871951606403 3 0.7721479113926044} PREDS {{146 0 0-1186 {}} {259 0 0-1192 {}}} SUCCS {{259 0 0-1194 {}} {258 0 0-1198 {}}} CYCLES {}}
set a(0-1194) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-961 XREFS 33498 LOC {3 0.566274421686279 3 0.5967871951606403 3 0.5967871951606403 3 0.7721479113926044} PREDS {{146 0 0-1186 {}} {259 0 0-1193 {}}} SUCCS {{259 0 0-1195 {}}} CYCLES {}}
set a(0-1195) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 5 NAME else#12:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-961 XREFS 33499 LOC {3 0.566274421686279 3 0.5967871951606403 3 0.5967871951606403 3 0.8246390674999293 3 0.9999997837318935} PREDS {{146 0 0-1186 {}} {259 0 0-1194 {}}} SUCCS {{259 0 0-1196 {}}} CYCLES {}}
set a(0-1196) {NAME else#12:slc TYPE READSLICE PAR 0-961 XREFS 33500 LOC {3 0.7941264352936782 3 0.8246392087680395 3 0.8246392087680395 4 0.15218586739070664} PREDS {{146 0 0-1186 {}} {259 0 0-1195 {}}} SUCCS {{259 0 0-1197 {}} {258 0 0-1201 {}}} CYCLES {}}
set a(0-1197) {NAME else#12:asel TYPE SELECT PAR 0-961 XREFS 33501 LOC {3 0.7941264352936782 3 0.8246392087680395 3 0.8246392087680395 4 0.15218586739070664} PREDS {{130 0 0-1186 {}} {259 0 0-1196 {}}} SUCCS {{146 0 0-1198 {}} {146 0 0-1199 {}} {146 0 0-1200 {}}} CYCLES {}}
set a(0-1198) {NAME else#12:if:slc(deltax_square_blue) TYPE READSLICE PAR 0-961 XREFS 33502 LOC {3 0.7941264352936782 3 0.8246392087680395 3 0.8246392087680395 4 0.15218586739070664} PREDS {{146 0 0-1197 {}} {258 0 0-1193 {}}} SUCCS {{259 0 0-1199 {}}} CYCLES {}}
set a(0-1199) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,4,1,8) AREA_SCORE 8.00 QUANTITY 4 NAME else#12:if:acc TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-961 XREFS 33503 LOC {3 0.7941264352936782 3 0.8246392087680395 3 0.8246392087680395 3 0.9999997782795913 4 0.3275464369022584} PREDS {{146 0 0-1197 {}} {259 0 0-1198 {}}} SUCCS {{259 0 0-1200 {}}} CYCLES {}}
set a(0-1200) {NAME else#12:aif:slc TYPE READSLICE PAR 0-961 XREFS 33504 LOC {3 0.9694871515256424 3 0.9999999250000037 3 0.9999999250000037 4 0.3275465836226708} PREDS {{146 0 0-1197 {}} {259 0 0-1199 {}}} SUCCS {{259 0 0-1201 {}}} CYCLES {}}
set a(0-1201) {NAME else#12:if:and TYPE AND PAR 0-961 XREFS 33505 LOC {3 0.9694871515256424 3 0.9999999250000037 3 0.9999999250000037 4 0.3275465836226708} PREDS {{130 0 0-1186 {}} {258 0 0-1196 {}} {258 0 0-964 {}} {259 0 0-1200 {}}} SUCCS {{259 0 0-1202 {}} {258 0 0-1220 {}}} CYCLES {}}
set a(0-1202) {NAME else#12:asel#1 TYPE SELECT PAR 0-961 XREFS 33506 LOC {3 0.9694871515256424 3 0.9999999250000037 3 0.9999999250000037 4 0.3275465836226708} PREDS {{130 0 0-1186 {}} {259 0 0-1201 {}}} SUCCS {{146 0 0-1203 {}} {146 0 0-1204 {}} {146 0 0-1205 {}} {146 0 0-1206 {}} {146 0 0-1207 {}} {146 0 0-1208 {}} {146 0 0-1209 {}} {146 0 0-1210 {}} {146 0 0-1211 {}} {130 0 0-1212 {}} {130 0 0-1213 {}}} CYCLES {}}
set a(0-1203) {NAME asn#192 TYPE {I/O_READ SIGNAL} PAR 0-961 XREFS 33507 LOC {3 0.9694871515256424 4 0.3275465836226708 4 0.3275465836226708 4 0.3275465836226708} PREDS {{146 0 0-1202 {}}} SUCCS {{259 0 0-1204 {}}} CYCLES {}}
set a(0-1204) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-961 XREFS 33508 LOC {3 0.9694871515256424 4 0.3275465836226708 4 0.3275465836226708 4 0.3275465836226708} PREDS {{146 0 0-1202 {}} {259 0 0-1203 {}}} SUCCS {{259 0 0-1205 {}}} CYCLES {}}
set a(0-1205) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-961 XREFS 33509 LOC {3 0.9694871515256424 4 0.3275465836226708 4 0.3275465836226708 4 0.3275465836226708} PREDS {{146 0 0-1202 {}} {259 0 0-1204 {}}} SUCCS {{258 0 0-1208 {}}} CYCLES {}}
set a(0-1206) {NAME deltay_square_blue:not TYPE NOT PAR 0-961 XREFS 33510 LOC {3 0.9694871515256424 4 0.3275465836226708 4 0.3275465836226708 4 0.3275465836226708} PREDS {{146 0 0-1202 {}} {258 0 0-1160 {}}} SUCCS {{259 0 0-1207 {}}} CYCLES {}}
set a(0-1207) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-961 XREFS 33511 LOC {3 0.9694871515256424 4 0.3275465836226708 4 0.3275465836226708 4 0.3275465836226708} PREDS {{146 0 0-1202 {}} {259 0 0-1206 {}}} SUCCS {{259 0 0-1208 {}}} CYCLES {}}
set a(0-1208) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 3 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-961 XREFS 33512 LOC {4 0.0 4 0.3275465836226708 4 0.3275465836226708 4 0.5967870650983523 4 0.5967870650983523} PREDS {{146 0 0-1202 {}} {258 0 0-1205 {}} {259 0 0-1207 {}}} SUCCS {{259 0 0-1209 {}}} CYCLES {}}
set a(0-1209) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-961 XREFS 33513 LOC {4 0.2692406115379694 4 0.5967871951606403 4 0.5967871951606403 4 0.5967871951606403} PREDS {{146 0 0-1202 {}} {259 0 0-1208 {}}} SUCCS {{259 0 0-1210 {}} {258 0 0-1214 {}}} CYCLES {}}
set a(0-1210) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-961 XREFS 33514 LOC {4 0.2692406115379694 4 0.5967871951606403 4 0.5967871951606403 4 0.5967871951606403} PREDS {{146 0 0-1202 {}} {259 0 0-1209 {}}} SUCCS {{259 0 0-1211 {}}} CYCLES {}}
set a(0-1211) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,1,6,1,12) AREA_SCORE 12.00 QUANTITY 5 NAME else#12:aif#1:acc TYPE ACCU DELAY {1.22 ns} LIBRARY_DELAY {1.22 ns} PAR 0-961 XREFS 33515 LOC {4 0.2692406115379694 4 0.5967871951606403 4 0.5967871951606403 4 0.8246390674999293 4 0.8246390674999293} PREDS {{146 0 0-1202 {}} {259 0 0-1210 {}}} SUCCS {{259 0 0-1212 {}}} CYCLES {}}
set a(0-1212) {NAME else#12:aif#1:slc TYPE READSLICE PAR 0-961 XREFS 33516 LOC {4 0.4970926251453688 4 0.8246392087680395 4 0.8246392087680395 4 0.8246392087680395} PREDS {{130 0 0-1202 {}} {259 0 0-1211 {}}} SUCCS {{259 0 0-1213 {}} {258 0 0-1220 {}}} CYCLES {}}
set a(0-1213) {NAME else#12:aif#1:asel TYPE SELECT PAR 0-961 XREFS 33517 LOC {4 0.4970926251453688 4 0.8246392087680395 4 0.8246392087680395 4 0.8246392087680395} PREDS {{130 0 0-1202 {}} {259 0 0-1212 {}}} SUCCS {{146 0 0-1214 {}} {146 0 0-1215 {}} {146 0 0-1216 {}}} CYCLES {}}
set a(0-1214) {NAME else#12:if:slc(deltay_square_blue) TYPE READSLICE PAR 0-961 XREFS 33518 LOC {4 0.4970926251453688 4 0.8246392087680395 4 0.8246392087680395 4 0.8246392087680395} PREDS {{146 0 0-1213 {}} {258 0 0-1209 {}}} SUCCS {{259 0 0-1215 {}}} CYCLES {}}
set a(0-1215) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,4,1,8) AREA_SCORE 8.00 QUANTITY 4 NAME else#12:if:acc#1 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-961 XREFS 33519 LOC {4 0.4970926251453688 4 0.8246392087680395 4 0.8246392087680395 4 0.9999997782795913 4 0.9999997782795913} PREDS {{146 0 0-1213 {}} {259 0 0-1214 {}}} SUCCS {{259 0 0-1216 {}}} CYCLES {}}
set a(0-1216) {NAME else#12:aif#1:aif:slc TYPE READSLICE PAR 0-961 XREFS 33520 LOC {4 0.6724533413773329 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{146 0 0-1213 {}} {259 0 0-1215 {}}} SUCCS {{258 0 0-1220 {}}} CYCLES {}}
set a(0-1217) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-961 XREFS 33521 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{260 0 0-1217 {}} {80 0 0-1223 {}}} SUCCS {{260 0 0-1217 {}} {80 0 0-1223 {}}} CYCLES {}}
set a(0-1218) {NAME exs#4 TYPE SIGNEXTEND PAR 0-961 XREFS 33522 LOC {1 0.8064254596787271 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-1185 {}}} SUCCS {{258 0 0-1222 {}}} CYCLES {}}
set a(0-1219) {NAME not#13 TYPE NOT PAR 0-961 XREFS 33523 LOC {1 0.8064254596787271 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-1185 {}}} SUCCS {{259 0 0-1220 {}}} CYCLES {}}
set a(0-1220) {NAME and#1 TYPE AND PAR 0-961 XREFS 33524 LOC {4 0.6724533413773329 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-1201 {}} {258 0 0-1212 {}} {258 0 0-1216 {}} {258 0 0-963 {}} {259 0 0-1219 {}}} SUCCS {{259 0 0-1221 {}}} CYCLES {}}
set a(0-1221) {NAME exs#2 TYPE SIGNEXTEND PAR 0-961 XREFS 33525 LOC {4 0.6724533413773329 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{259 0 0-1220 {}}} SUCCS {{259 0 0-1222 {}}} CYCLES {}}
set a(0-1222) {NAME conc#15 TYPE CONCATENATE PAR 0-961 XREFS 33526 LOC {4 0.6724533413773329 4 0.9999999250000037 4 0.9999999250000037 4 0.9999999250000037} PREDS {{258 0 0-1218 {}} {259 0 0-1221 {}}} SUCCS {{259 0 0-1223 {}}} CYCLES {}}
set a(0-1223) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-961 XREFS 33527 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{260 0 0-1223 {}} {80 0 0-1217 {}} {259 0 0-1222 {}}} SUCCS {{80 0 0-1217 {}} {260 0 0-1223 {}}} CYCLES {}}
set a(0-1224) {NAME vin:asn(acc#6(1).sva) TYPE ASSIGN PAR 0-961 XREFS 33528 LOC {2 0.23041168847941557 2 0.38969113051544346 2 0.38969113051544346 3 0.3127637093618146} PREDS {{260 0 0-1224 {}} {256 0 0-1018 {}} {258 0 0-1051 {}}} SUCCS {{262 0 0-1018 {}} {260 0 0-1224 {}}} CYCLES {}}
set a(0-1225) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-961 XREFS 33529 LOC {2 0.29959348502032573 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{260 0 0-1225 {}} {256 0 0-1074 {}} {256 0 0-1076 {}} {256 0 0-1078 {}} {256 0 0-1080 {}} {256 0 0-1082 {}} {256 0 0-1084 {}} {256 0 0-1086 {}} {256 0 0-1088 {}} {256 0 0-1090 {}} {256 0 0-1092 {}} {256 0 0-1100 {}} {258 0 0-1103 {}}} SUCCS {{262 0 0-1074 {}} {262 0 0-1076 {}} {262 0 0-1078 {}} {262 0 0-1080 {}} {262 0 0-1082 {}} {262 0 0-1084 {}} {262 0 0-1086 {}} {262 0 0-1088 {}} {262 0 0-1090 {}} {262 0 0-1092 {}} {262 0 0-1100 {}} {260 0 0-1225 {}}} CYCLES {}}
set a(0-1226) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-961 XREFS 33530 LOC {2 0.29959348502032573 3 0.38969113051544346 3 0.38969113051544346 3 0.5923957203802139} PREDS {{260 0 0-1226 {}} {256 0 0-1054 {}} {256 0 0-1056 {}} {256 0 0-1058 {}} {256 0 0-1060 {}} {256 0 0-1062 {}} {256 0 0-1064 {}} {256 0 0-1066 {}} {256 0 0-1068 {}} {256 0 0-1070 {}} {256 0 0-1072 {}} {256 0 0-1104 {}} {258 0 0-1107 {}}} SUCCS {{262 0 0-1054 {}} {262 0 0-1056 {}} {262 0 0-1058 {}} {262 0 0-1060 {}} {262 0 0-1062 {}} {262 0 0-1064 {}} {262 0 0-1066 {}} {262 0 0-1068 {}} {262 0 0-1070 {}} {262 0 0-1072 {}} {262 0 0-1104 {}} {260 0 0-1226 {}}} CYCLES {}}
set a(0-1227) {NAME vin:asn(blue_xy_previous(0).sva) TYPE ASSIGN PAR 0-961 XREFS 33531 LOC {3 0.2970338101483095 3 0.3275465836226708 3 0.3275465836226708 3 0.6615775169211242} PREDS {{260 0 0-1227 {}} {256 0 0-1119 {}} {256 0 0-1121 {}} {256 0 0-1123 {}} {256 0 0-1125 {}} {256 0 0-1127 {}} {256 0 0-1129 {}} {256 0 0-1131 {}} {256 0 0-1133 {}} {256 0 0-1135 {}} {256 0 0-1137 {}} {256 0 0-1141 {}} {256 0 0-1155 {}} {258 0 0-1157 {}}} SUCCS {{262 0 0-1119 {}} {262 0 0-1121 {}} {262 0 0-1123 {}} {262 0 0-1125 {}} {262 0 0-1127 {}} {262 0 0-1129 {}} {262 0 0-1131 {}} {262 0 0-1133 {}} {262 0 0-1135 {}} {262 0 0-1137 {}} {262 0 0-1141 {}} {262 0 0-1155 {}} {260 0 0-1227 {}}} CYCLES {}}
set a(0-1228) {NAME vin:asn(blue_xy_previous(1).sva) TYPE ASSIGN PAR 0-961 XREFS 33532 LOC {3 0.2970338101483095 3 0.9999999250000037 3 0.9999999250000037 5 0.25836478708176064} PREDS {{260 0 0-1228 {}} {256 0 0-1158 {}} {258 0 0-1160 {}}} SUCCS {{262 0 0-1158 {}} {260 0 0-1228 {}}} CYCLES {}}
set a(0-961) {CHI {0-962 0-963 0-964 0-965 0-966 0-967 0-968 0-969 0-970 0-971 0-972 0-973 0-974 0-975 0-976 0-977 0-978 0-979 0-980 0-981 0-982 0-983 0-984 0-985 0-986 0-987 0-988 0-989 0-990 0-991 0-992 0-993 0-994 0-995 0-996 0-997 0-998 0-999 0-1000 0-1001 0-1002 0-1003 0-1004 0-1005 0-1006 0-1007 0-1008 0-1009 0-1010 0-1011 0-1012 0-1013 0-1014 0-1015 0-1016 0-1017 0-1018 0-1019 0-1020 0-1021 0-1022 0-1023 0-1024 0-1025 0-1026 0-1027 0-1028 0-1029 0-1030 0-1031 0-1032 0-1033 0-1034 0-1035 0-1036 0-1037 0-1038 0-1039 0-1040 0-1041 0-1042 0-1043 0-1044 0-1045 0-1046 0-1047 0-1048 0-1049 0-1050 0-1051 0-1052 0-1053 0-1054 0-1055 0-1056 0-1057 0-1058 0-1059 0-1060 0-1061 0-1062 0-1063 0-1064 0-1065 0-1066 0-1067 0-1068 0-1069 0-1070 0-1071 0-1072 0-1073 0-1074 0-1075 0-1076 0-1077 0-1078 0-1079 0-1080 0-1081 0-1082 0-1083 0-1084 0-1085 0-1086 0-1087 0-1088 0-1089 0-1090 0-1091 0-1092 0-1093 0-1094 0-1095 0-1096 0-1097 0-1098 0-1099 0-1100 0-1101 0-1102 0-1103 0-1104 0-1105 0-1106 0-1107 0-1108 0-1109 0-1110 0-1111 0-1112 0-1113 0-1114 0-1115 0-1116 0-1117 0-1118 0-1119 0-1120 0-1121 0-1122 0-1123 0-1124 0-1125 0-1126 0-1127 0-1128 0-1129 0-1130 0-1131 0-1132 0-1133 0-1134 0-1135 0-1136 0-1137 0-1138 0-1139 0-1140 0-1141 0-1142 0-1143 0-1144 0-1145 0-1146 0-1147 0-1148 0-1149 0-1150 0-1151 0-1152 0-1153 0-1154 0-1155 0-1156 0-1157 0-1158 0-1159 0-1160 0-1161 0-1162 0-1163 0-1164 0-1165 0-1166 0-1167 0-1168 0-1169 0-1170 0-1171 0-1172 0-1173 0-1174 0-1175 0-1176 0-1177 0-1178 0-1179 0-1180 0-1181 0-1182 0-1183 0-1184 0-1185 0-1186 0-1187 0-1188 0-1189 0-1190 0-1191 0-1192 0-1193 0-1194 0-1195 0-1196 0-1197 0-1198 0-1199 0-1200 0-1201 0-1202 0-1203 0-1204 0-1205 0-1206 0-1207 0-1208 0-1209 0-1210 0-1211 0-1212 0-1213 0-1214 0-1215 0-1216 0-1217 0-1218 0-1219 0-1220 0-1221 0-1222 0-1223 0-1224 0-1225 0-1226 0-1227 0-1228} ITERATIONS Infinite LATENCY 4 RESET_LATENCY 0 CSTEPS 5 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 5.0 CYCLES_IN 5 TOTAL_CYCLES_IN 5 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 5 NAME main TYPE LOOP DELAY {40.00 ns} PAR 0-955 XREFS 33533 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-961 {}} {258 0 0-959 {}} {258 0 0-957 {}} {258 0 0-958 {}} {258 0 0-956 {}} {259 0 0-960 {}}} SUCCS {{772 0 0-956 {}} {772 0 0-957 {}} {772 0 0-958 {}} {772 0 0-959 {}} {772 0 0-960 {}} {774 0 0-961 {}}} CYCLES {}}
set a(0-955) {CHI {0-956 0-957 0-958 0-959 0-960 0-961} ITERATIONS Infinite LATENCY 4 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 5 TOTAL_CYCLES 5 NAME core:rlp TYPE LOOP DELAY {40.00 ns} PAR {} XREFS 33534 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-955-TOTALCYCLES) {5}
set a(0-955-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-984 0-1013} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-986 0-1001 0-1009} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-999 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-1017 0-1050} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) 0-1025 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) {0-1030 0-1037} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,7,0,8) 0-1045 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) 0-1051 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-1103 0-1107 0-1142 0-1157 0-1160} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-1145 0-1192 0-1208} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,4,1,10) 0-1148 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,6,1,12) {0-1152 0-1165 0-1178 0-1195 0-1211} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,4,1,8) {0-1170 0-1183 0-1199 0-1215} mgc_ioport.mgc_out_stdreg(4,8) 0-1217 mgc_ioport.mgc_out_stdreg(2,30) 0-1223}
set a(0-955-PROC_NAME) {core}
set a(0-955-HIER_NAME) {/markers/core}
set a(TOP) {0-955}

