// Seed: 1803518756
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wand id_3
);
  always @(posedge id_3 or posedge id_2) id_5 = id_2;
endmodule
module module_1 (
    output wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    output supply0 id_3,
    output wire id_4
    , id_19,
    input tri0 id_5,
    output tri1 id_6,
    output tri1 id_7,
    input wor id_8,
    output supply1 id_9,
    input supply0 id_10,
    input tri0 id_11,
    output supply1 id_12,
    output tri0 id_13,
    output tri id_14,
    output tri1 id_15,
    input tri0 id_16,
    input tri0 id_17
    , id_20
);
  assign id_13 = {~id_1 ? 1 : 1{1 + (id_1)}};
  module_0(
      id_5, id_1, id_11, id_11
  );
endmodule
