[INF:CM0023] Creating log file ../../build/regression/PackedEnum/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<79> s<78> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<dut> u<3> t<StringConst> p<4> l<1:8> el<1:11>
n<> u<4> t<Module_ansi_header> p<76> c<2> s<27> l<1:1> el<1:12>
n<> u<5> t<IntVec_TypeLogic> p<6> l<2:17> el<2:22>
n<> u<6> t<Enum_base_type> p<19> c<5> s<12> l<2:17> el<2:22>
n<c> u<7> t<StringConst> p<12> s<11> l<2:24> el<2:25>
n<0> u<8> t<IntConst> p<9> l<2:28> el<2:29>
n<> u<9> t<Primary_literal> p<10> c<8> l<2:28> el<2:29>
n<> u<10> t<Constant_primary> p<11> c<9> l<2:28> el<2:29>
n<> u<11> t<Constant_expression> p<12> c<10> l<2:28> el<2:29>
n<> u<12> t<Enum_name_declaration> p<19> c<7> s<18> l<2:24> el<2:29>
n<d> u<13> t<StringConst> p<18> s<17> l<2:31> el<2:32>
n<1> u<14> t<IntConst> p<15> l<2:35> el<2:36>
n<> u<15> t<Primary_literal> p<16> c<14> l<2:35> el<2:36>
n<> u<16> t<Constant_primary> p<17> c<15> l<2:35> el<2:36>
n<> u<17> t<Constant_expression> p<18> c<16> l<2:35> el<2:36>
n<> u<18> t<Enum_name_declaration> p<19> c<13> l<2:31> el<2:36>
n<> u<19> t<Data_type> p<21> c<6> s<20> l<2:12> el<2:37>
n<cstate_e> u<20> t<StringConst> p<21> l<2:38> el<2:46>
n<> u<21> t<Type_declaration> p<22> c<19> l<2:4> el<2:47>
n<> u<22> t<Data_declaration> p<23> c<21> l<2:4> el<2:47>
n<> u<23> t<Package_or_generate_item_declaration> p<24> c<22> l<2:4> el<2:47>
n<> u<24> t<Module_or_generate_item_declaration> p<25> c<23> l<2:4> el<2:47>
n<> u<25> t<Module_common_item> p<26> c<24> l<2:4> el<2:47>
n<> u<26> t<Module_or_generate_item> p<27> c<25> l<2:4> el<2:47>
n<> u<27> t<Non_port_module_item> p<76> c<26> s<75> l<2:4> el<2:47>
n<> u<28> t<Struct_keyword> p<29> l<4:4> el<4:10>
n<> u<29> t<Struct_union> p<65> c<28> s<30> l<4:4> el<4:10>
n<> u<30> t<Packed_keyword> p<65> s<47> l<4:11> el<4:17>
n<cstate_e> u<31> t<StringConst> p<42> s<41> l<5:7> el<5:15>
n<1> u<32> t<IntConst> p<33> l<5:17> el<5:18>
n<> u<33> t<Primary_literal> p<34> c<32> l<5:17> el<5:18>
n<> u<34> t<Constant_primary> p<35> c<33> l<5:17> el<5:18>
n<> u<35> t<Constant_expression> p<40> c<34> s<39> l<5:17> el<5:18>
n<0> u<36> t<IntConst> p<37> l<5:19> el<5:20>
n<> u<37> t<Primary_literal> p<38> c<36> l<5:19> el<5:20>
n<> u<38> t<Constant_primary> p<39> c<37> l<5:19> el<5:20>
n<> u<39> t<Constant_expression> p<40> c<38> l<5:19> el<5:20>
n<> u<40> t<Constant_range> p<41> c<35> l<5:17> el<5:20>
n<> u<41> t<Packed_dimension> p<42> c<40> l<5:16> el<5:21>
n<> u<42> t<Data_type> p<43> c<31> l<5:7> el<5:21>
n<> u<43> t<Data_type_or_void> p<47> c<42> s<46> l<5:7> el<5:21>
n<class_esc_state> u<44> t<StringConst> p<45> l<5:22> el<5:37>
n<> u<45> t<Variable_decl_assignment> p<46> c<44> l<5:22> el<5:37>
n<> u<46> t<List_of_variable_decl_assignments> p<47> c<45> l<5:22> el<5:37>
n<> u<47> t<Struct_union_member> p<65> c<43> s<64> l<5:7> el<5:38>
n<> u<48> t<IntVec_TypeLogic> p<59> s<58> l<6:7> el<6:12>
n<3> u<49> t<IntConst> p<50> l<6:14> el<6:15>
n<> u<50> t<Primary_literal> p<51> c<49> l<6:14> el<6:15>
n<> u<51> t<Constant_primary> p<52> c<50> l<6:14> el<6:15>
n<> u<52> t<Constant_expression> p<57> c<51> s<56> l<6:14> el<6:15>
n<2> u<53> t<IntConst> p<54> l<6:16> el<6:17>
n<> u<54> t<Primary_literal> p<55> c<53> l<6:16> el<6:17>
n<> u<55> t<Constant_primary> p<56> c<54> l<6:16> el<6:17>
n<> u<56> t<Constant_expression> p<57> c<55> l<6:16> el<6:17>
n<> u<57> t<Constant_range> p<58> c<52> l<6:14> el<6:17>
n<> u<58> t<Packed_dimension> p<59> c<57> l<6:13> el<6:18>
n<> u<59> t<Data_type> p<60> c<48> l<6:7> el<6:18>
n<> u<60> t<Data_type_or_void> p<64> c<59> s<63> l<6:7> el<6:18>
n<blah> u<61> t<StringConst> p<62> l<6:19> el<6:23>
n<> u<62> t<Variable_decl_assignment> p<63> c<61> l<6:19> el<6:23>
n<> u<63> t<List_of_variable_decl_assignments> p<64> c<62> l<6:19> el<6:23>
n<> u<64> t<Struct_union_member> p<65> c<60> l<6:7> el<6:24>
n<> u<65> t<Data_type> p<69> c<29> s<68> l<4:4> el<7:5>
n<hw2reg_wrap_t> u<66> t<StringConst> p<67> l<7:6> el<7:19>
n<> u<67> t<Variable_decl_assignment> p<68> c<66> l<7:6> el<7:19>
n<> u<68> t<List_of_variable_decl_assignments> p<69> c<67> l<7:6> el<7:19>
n<> u<69> t<Variable_declaration> p<70> c<65> l<4:4> el<7:20>
n<> u<70> t<Data_declaration> p<71> c<69> l<4:4> el<7:20>
n<> u<71> t<Package_or_generate_item_declaration> p<72> c<70> l<4:4> el<7:20>
n<> u<72> t<Module_or_generate_item_declaration> p<73> c<71> l<4:4> el<7:20>
n<> u<73> t<Module_common_item> p<74> c<72> l<4:4> el<7:20>
n<> u<74> t<Module_or_generate_item> p<75> c<73> l<4:4> el<7:20>
n<> u<75> t<Non_port_module_item> p<76> c<74> l<4:4> el<7:20>
n<> u<76> t<Module_declaration> p<77> c<4> l<1:1> el<8:10>
n<> u<77> t<Description> p<78> c<76> l<1:1> el<8:10>
n<> u<78> t<Source_text> p<79> c<77> l<1:1> el<8:10>
n<> u<79> t<Top_level_rule> c<1> l<1:1> el<9:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PackedEnum/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PackedEnum/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PackedEnum/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut), id:22
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module: work@dut (work@dut), id:23 dut.sv:1:1: , endln:8:10, parent:work@dut, parID:22
  |vpiFullName:work@dut
  |vpiTypedef:
  \_enum_typespec: (cstate_e), id:1, line:2:4, endln:2:47, parent:work@dut, parID:23
    |vpiName:cstate_e
    |vpiInstance:
    \_module: work@dut (work@dut), id:23 dut.sv:1:1: , endln:8:10, parent:work@dut, parID:22
    |vpiParent:
    \_module: work@dut (work@dut), id:23 dut.sv:1:1: , endln:8:10, parent:work@dut, parID:22
    |vpiBaseTypespec:
    \_logic_typespec: , id:0, line:2:17, endln:2:22
    |vpiEnumConst:
    \_enum_const: (c), id:4, line:2:24, endln:2:29
      |vpiName:c
      |UINT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (d), id:7, line:2:31, endln:2:36
      |vpiName:d
      |UINT:1
      |vpiDecompile:1
      |vpiSize:64
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.hw2reg_wrap_t), id:24, line:7:6, endln:7:19, parent:work@dut, parID:23
    |vpiName:hw2reg_wrap_t
    |vpiFullName:work@dut.hw2reg_wrap_t
    |vpiParent:
    \_module: work@dut (work@dut), id:23 dut.sv:1:1: , endln:8:10, parent:work@dut, parID:22
  |vpiParent:
  \_design: (work@dut), id:22
|uhdmtopModules:
\_module: work@dut (work@dut), id:25 dut.sv:1:1: , endln:8:10
  |vpiName:work@dut
  |vpiVariables:
  \_struct_var: (work@dut.hw2reg_wrap_t), id:21, line:7:6, endln:7:19, parent:work@dut, parID:25
    |vpiTypespec:
    \_struct_typespec: , id:9, line:4:4, endln:4:10
      |vpiPacked:1
      |vpiTypespecMember:
      \_typespec_member: (class_esc_state), id:15, line:5:22, endln:5:37, parID:9
        |vpiParent:
        \_struct_typespec: , id:9, line:4:4, endln:4:10
        |vpiName:class_esc_state
        |vpiTypespec:
        \_packed_array_typespec: , id:14, line:5:7, endln:5:15
          |vpiRange:
          \_range: , id:10, line:5:17, endln:5:20, parID:9
            |vpiParent:
            \_struct_typespec: , id:9, line:4:4, endln:4:10
            |vpiLeftRange:
            \_constant: , id:11, line:5:17, endln:5:18, parID:10
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiParent:
              \_range: , id:10, line:5:17, endln:5:20, parID:9
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , id:13, line:5:19, endln:5:20, parID:10
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiParent:
              \_range: , id:10, line:5:17, endln:5:20, parID:9
              |vpiConstType:9
          |vpiElemTypespec:
          \_enum_typespec: (cstate_e), id:1, line:2:4, endln:2:47, parent:work@dut, parID:23
        |vpiRefFile:dut.sv
        |vpiRefLineNo:5
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:5
        |vpiRefEndColumnNo:21
      |vpiTypespecMember:
      \_typespec_member: (blah), id:20, line:6:19, endln:6:23, parID:9
        |vpiParent:
        \_struct_typespec: , id:9, line:4:4, endln:4:10
        |vpiName:blah
        |vpiTypespec:
        \_logic_typespec: , id:19, line:6:7, endln:6:12
          |vpiRange:
          \_range: , id:16, line:6:14, endln:6:17, parID:9
            |vpiParent:
            \_struct_typespec: , id:9, line:4:4, endln:4:10
            |vpiLeftRange:
            \_constant: , id:17, line:6:14, endln:6:15, parID:16
              |vpiDecompile:3
              |vpiSize:64
              |UINT:3
              |vpiParent:
              \_range: , id:16, line:6:14, endln:6:17, parID:9
              |vpiConstType:9
            |vpiRightRange:
            \_constant: , id:18, line:6:16, endln:6:17, parID:16
              |vpiDecompile:2
              |vpiSize:64
              |UINT:2
              |vpiParent:
              \_range: , id:16, line:6:14, endln:6:17, parID:9
              |vpiConstType:9
        |vpiRefFile:dut.sv
        |vpiRefLineNo:6
        |vpiRefColumnNo:7
        |vpiRefEndLineNo:6
        |vpiRefEndColumnNo:18
    |vpiName:hw2reg_wrap_t
    |vpiFullName:work@dut.hw2reg_wrap_t
    |vpiVisibility:1
    |vpiParent:
    \_module: work@dut (work@dut), id:25 dut.sv:1:1: , endln:8:10
  |vpiTypedef:
  \_enum_typespec: (cstate_e), id:1, line:2:4, endln:2:47, parent:work@dut, parID:23
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PackedEnum/dut.sv | ${SURELOG_DIR}/build/regression/PackedEnum/roundtrip/dut_000.sv | 3 | 8 | 

