/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  reg [12:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [9:0] celloutsig_0_27z;
  wire [10:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [13:0] celloutsig_0_5z;
  reg [13:0] celloutsig_0_6z;
  wire celloutsig_0_78z;
  wire celloutsig_0_88z;
  wire celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [37:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = in_data[150] ? celloutsig_1_0z : celloutsig_1_3z;
  assign celloutsig_0_15z = celloutsig_0_10z ? celloutsig_0_10z : celloutsig_0_5z[13];
  assign celloutsig_1_16z = ~(celloutsig_1_11z[7] | celloutsig_1_7z);
  assign celloutsig_1_19z = ~(celloutsig_1_14z | celloutsig_1_1z);
  assign celloutsig_1_8z = ~((celloutsig_1_7z | celloutsig_1_2z[2]) & (celloutsig_1_2z[1] | celloutsig_1_6z[2]));
  assign celloutsig_0_10z = ~((celloutsig_0_9z[2] | celloutsig_0_5z[4]) & (celloutsig_0_4z | celloutsig_0_0z));
  assign celloutsig_0_13z = ~((celloutsig_0_6z[10] | celloutsig_0_4z) & (in_data[50] | celloutsig_0_8z));
  assign celloutsig_0_19z = ~((celloutsig_0_17z[3] | celloutsig_0_15z) & (celloutsig_0_14z | celloutsig_0_6z[5]));
  assign celloutsig_0_89z = celloutsig_0_6z[6] ^ celloutsig_0_6z[7];
  assign celloutsig_1_0z = in_data[165] ^ in_data[131];
  assign celloutsig_1_7z = celloutsig_1_0z ^ celloutsig_1_2z[0];
  assign celloutsig_1_13z = celloutsig_1_9z[6] ^ celloutsig_1_9z[8];
  assign celloutsig_0_3z = celloutsig_0_1z[3:0] / { 1'h1, celloutsig_0_1z[3], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z } / { 1'h1, in_data[150], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_78z = celloutsig_0_1z[4:2] == celloutsig_0_29z[8:6];
  assign celloutsig_1_1z = { in_data[183], celloutsig_1_0z, celloutsig_1_0z } == in_data[174:172];
  assign celloutsig_0_4z = { in_data[26:25], celloutsig_0_3z, celloutsig_0_1z } >= { celloutsig_0_3z[3:2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_5z = in_data[126:117] >= { in_data[109:107], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_2z = in_data[30:20] >= in_data[29:19];
  assign celloutsig_0_14z = { celloutsig_0_1z[7:6], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z } > { in_data[36:29], celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_1_3z = { in_data[141:136], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } <= { in_data[170:161], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_12z = celloutsig_0_5z[10:5] && { in_data[17], celloutsig_0_9z };
  assign celloutsig_0_27z = { celloutsig_0_9z[4:1], celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_13z } % { 1'h1, celloutsig_0_1z[5:1], celloutsig_0_10z, celloutsig_0_19z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_1_11z = { celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z } % { 1'h1, in_data[103:97] };
  assign celloutsig_1_18z = celloutsig_1_2z % { 1'h1, celloutsig_1_17z[13], celloutsig_1_13z };
  assign celloutsig_0_1z = { in_data[59:53], celloutsig_0_0z } % { 1'h1, in_data[86:80] };
  assign celloutsig_1_2z = in_data[110:108] * { in_data[177:176], celloutsig_1_0z };
  assign celloutsig_0_8z = & celloutsig_0_6z[8:0];
  assign celloutsig_0_0z = in_data[8] & in_data[33];
  assign celloutsig_0_88z = celloutsig_0_78z & celloutsig_0_11z[1];
  assign celloutsig_1_14z = celloutsig_1_0z & celloutsig_1_5z;
  assign celloutsig_0_29z = { celloutsig_0_27z[6], celloutsig_0_27z } >>> { celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_5z = in_data[53:40] >>> { celloutsig_0_3z[0], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_1_9z = { in_data[141:139], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_5z } >>> { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_17z = { in_data[125:112], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z } >>> { in_data[160:134], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_8z };
  assign celloutsig_0_9z = { celloutsig_0_6z[5], celloutsig_0_3z } ^ celloutsig_0_5z[11:7];
  assign celloutsig_0_11z = { celloutsig_0_6z[13:12], celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_4z } ^ { celloutsig_0_8z, celloutsig_0_3z };
  always_latch
    if (clkin_data[0]) celloutsig_0_6z = 14'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_6z = { celloutsig_0_1z[3:2], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  always_latch
    if (clkin_data[0]) celloutsig_0_17z = 13'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_17z = { in_data[92:86], celloutsig_0_9z, celloutsig_0_8z };
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_88z, celloutsig_0_89z };
endmodule
