{"vcs1":{"timestamp_begin":1732103748.437300814, "rt":2.41, "ut":1.47, "st":0.28}}
{"vcselab":{"timestamp_begin":1732103750.914103190, "rt":0.97, "ut":0.26, "st":0.14}}
{"link":{"timestamp_begin":1732103751.952532022, "rt":0.31, "ut":0.17, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732103747.776287580}
{"VCS_COMP_START_TIME": 1732103747.776287580}
{"VCS_COMP_END_TIME": 1732103823.902606462}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 343528}}
{"stitch_vcselab": {"peak_mem": 231548}}
