Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: Booth_multiplier.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Booth_multiplier.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Booth_multiplier"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : Booth_multiplier
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/half_adder.vhd" into library work
Parsing entity <half_adder>.
Parsing architecture <dataflow> of entity <half_adder>.
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/full_adder.vhd" into library work
Parsing entity <full_adder>.
Parsing architecture <structural> of entity <full_adder>.
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/ripple_carry_adder.vhd" into library work
Parsing entity <ripple_carry_adder>.
Parsing architecture <structural> of entity <ripple_carry_adder>.
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/mux2_1.vhd" into library work
Parsing entity <mux2_1>.
Parsing architecture <dataflow> of entity <mux2_1>.
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/edge_triggered_d_n.vhd" into library work
Parsing entity <edge_triggered_d_n>.
Parsing architecture <Behavioral> of entity <edge_triggered_d_n>.
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/Serial_Booth_PC_Moore.vhd" into library work
Parsing entity <Serial_Booth_PC_Moore>.
Parsing architecture <Behavioral> of entity <serial_booth_pc_moore>.
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/latch_d.vhd" into library work
Parsing entity <latch_d>.
Parsing architecture <Behavioral> of entity <latch_d>.
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/contatore_modulo_4.vhd" into library work
Parsing entity <contatore_modulo_2n>.
Parsing architecture <Behavioral> of entity <contatore_modulo_2n>.
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/boundary_scan_chain.vhd" into library work
Parsing entity <boundary_scan_chain>.
Parsing architecture <Structural> of entity <boundary_scan_chain>.
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/add_sub.vhd" into library work
Parsing entity <add_sub>.
Parsing architecture <structural> of entity <add_sub>.
Parsing VHDL file "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/Booth_multiplier.vhd" into library work
Parsing entity <Booth_multiplier>.
Parsing architecture <Structural> of entity <booth_multiplier>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Booth_multiplier> (architecture <Structural>) with generics from library <work>.

Elaborating entity <Serial_Booth_PC_Moore> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/Serial_Booth_PC_Moore.vhd" Line 68: current_state should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/Serial_Booth_PC_Moore.vhd" Line 69: start should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/Serial_Booth_PC_Moore.vhd" Line 89: stop should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/Serial_Booth_PC_Moore.vhd" Line 90: neg should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/Serial_Booth_PC_Moore.vhd" Line 98: neg should be on the sensitivity list of the process

Elaborating entity <contatore_modulo_2n> (architecture <Behavioral>) with generics from library <work>.
WARNING:HDLCompiler:92 - "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/contatore_modulo_4.vhd" Line 48: enable should be on the sensitivity list of the process

Elaborating entity <boundary_scan_chain> (architecture <Structural>) with generics from library <work>.

Elaborating entity <mux2_1> (architecture <dataflow>) from library <work>.

Elaborating entity <edge_triggered_d_n> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <latch_d> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <add_sub> (architecture <structural>) with generics from library <work>.

Elaborating entity <ripple_carry_adder> (architecture <structural>) with generics from library <work>.

Elaborating entity <full_adder> (architecture <structural>) from library <work>.

Elaborating entity <half_adder> (architecture <dataflow>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Booth_multiplier>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/Booth_multiplier.vhd".
        width = 8
INFO:Xst:3210 - "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/Booth_multiplier.vhd" line 117: Output port <output> of the instance <operation_counter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/Booth_multiplier.vhd" line 118: Output port <scan_out> of the instance <remainder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/Booth_multiplier.vhd" line 121: Output port <cout> of the instance <gestore_shift> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/Booth_multiplier.vhd" line 121: Output port <overflow> of the instance <gestore_shift> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Booth_multiplier> synthesized.

Synthesizing Unit <Serial_Booth_PC_Moore>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/Serial_Booth_PC_Moore.vhd".
    Found 3-bit register for signal <current_state>.
    Found 4x1-bit Read Only RAM for signal <current_state[1]_GND_10_o_Mux_21_o>
    Found 4x2-bit Read Only RAM for signal <_n0078>
    Found 4x2-bit Read Only RAM for signal <_n0050>
WARNING:Xst:737 - Found 1-bit latch for signal <en_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <en_r>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <bit_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <add_sub>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   3 RAM(s).
	inferred   3 D-type flip-flop(s).
	inferred   7 Latch(s).
	inferred  23 Multiplexer(s).
Unit <Serial_Booth_PC_Moore> synthesized.

Synthesizing Unit <contatore_modulo_2n>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/contatore_modulo_4.vhd".
        width = 3
    Found 3-bit register for signal <count>.
    Found 1-bit register for signal <hit>.
    Found 3-bit adder for signal <count[2]_GND_13_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <contatore_modulo_2n> synthesized.

Synthesizing Unit <boundary_scan_chain>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/boundary_scan_chain.vhd".
        n = 8
    Summary:
	inferred   1 Multiplexer(s).
Unit <boundary_scan_chain> synthesized.

Synthesizing Unit <mux2_1>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/mux2_1.vhd".
    Summary:
	no macro.
Unit <mux2_1> synthesized.

Synthesizing Unit <edge_triggered_d_n>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/edge_triggered_d_n.vhd".
        width = 1
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_triggered_d_n> synthesized.

Synthesizing Unit <latch_d>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/latch_d.vhd".
        width = 8
    Found 8-bit register for signal <output>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <latch_d> synthesized.

Synthesizing Unit <add_sub>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/add_sub.vhd".
        width = 8
    Summary:
Unit <add_sub> synthesized.

Synthesizing Unit <ripple_carry_adder>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/ripple_carry_adder.vhd".
        width = 8
    Summary:
	no macro.
Unit <ripple_carry_adder> synthesized.

Synthesizing Unit <full_adder>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/full_adder.vhd".
    Summary:
	no macro.
Unit <full_adder> synthesized.

Synthesizing Unit <half_adder>.
    Related source file is "/media/sf_ASE/VHDL/Milo/divisore_restoring/divisore_restoring/half_adder.vhd".
    Summary:
Unit <half_adder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 4x1-bit single-port Read Only RAM                     : 1
 4x2-bit single-port Read Only RAM                     : 2
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Registers                                            : 20
 1-bit register                                        : 17
 3-bit register                                        : 2
 8-bit register                                        : 1
# Latches                                              : 7
 1-bit latch                                           : 7
# Multiplexers                                         : 26
 1-bit 2-to-1 multiplexer                              : 23
 8-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 24
 1-bit xor2                                            : 24

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Serial_Booth_PC_Moore>.
INFO:Xst:3231 - The small RAM <Mram_current_state[1]_GND_10_o_Mux_21_o> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 1-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <current_state<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0050> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <current_state<1:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram__n0078> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(current_state<2>,current_state<0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Serial_Booth_PC_Moore> synthesized (advanced).

Synthesizing (advanced) Unit <contatore_modulo_2n>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <contatore_modulo_2n> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 4x1-bit single-port distributed Read Only RAM         : 1
 4x2-bit single-port distributed Read Only RAM         : 2
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 28
 Flip-Flops                                            : 28
# Multiplexers                                         : 26
 1-bit 2-to-1 multiplexer                              : 23
 8-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 24
 1-bit xor2                                            : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Booth_multiplier> ...

Optimizing unit <boundary_scan_chain> ...

Optimizing unit <latch_d> ...

Optimizing unit <Serial_Booth_PC_Moore> ...

Optimizing unit <add_sub> ...

Optimizing unit <ripple_carry_adder> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Booth_multiplier, actual ratio is 0.
Latch cu/bit_q has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Booth_multiplier.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 67
#      INV                         : 2
#      LUT2                        : 13
#      LUT3                        : 3
#      LUT4                        : 3
#      LUT5                        : 21
#      LUT6                        : 22
#      MUXF7                       : 3
# FlipFlops/Latches                : 39
#      FD                          : 4
#      FDC                         : 24
#      FDCE                        : 3
#      LD                          : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 34
#      IBUF                        : 18
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              30  out of  126800     0%  
 Number of Slice LUTs:                   64  out of  63400     0%  
    Number used as Logic:                64  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     66
   Number with an unused Flip Flop:      36  out of     66    54%  
   Number with an unused LUT:             2  out of     66     3%  
   Number of fully used LUT-FF pairs:    28  out of     66    42%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    210    16%  
    IOB Flip Flops/Latches:               9

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------------------------------+--------------------------+-------+
Clock Signal                                                                              | Clock buffer(FF name)    | Load  |
------------------------------------------------------------------------------------------+--------------------------+-------+
clk                                                                                       | BUFGP                    | 23    |
en_div(cu/Mmux_en_div11:O)                                                                | NONE(*)(divisor/output_7)| 8     |
cu/current_state[2]_PWR_6_o_Mux_13_o(cu/Mmux_current_state[2]_PWR_6_o_Mux_13_o11:O)       | NONE(*)(cu/en_r)         | 1     |
cu/current_state[2]_PWR_5_o_Mux_11_o(cu/Mmux_current_state[2]_PWR_5_o_Mux_11_o11:O)       | NONE(*)(cu/en_q)         | 1     |
cu/Mram__n0078(cu/Mram__n007811:O)                                                        | NONE(*)(cu/add_sub)      | 1     |
cu/Mram_current_state[1]_GND_10_o_Mux_21_o(cu/Mram_current_state[1]_GND_10_o_Mux_21_o11:O)| NONE(*)(cu/bit_q)        | 2     |
cu/current_state[2]_PWR_7_o_Mux_15_o(cu/Mmux_current_state[2]_PWR_7_o_Mux_15_o11:O)       | NONE(*)(cu/next_state_0) | 3     |
------------------------------------------------------------------------------------------+--------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.907ns (Maximum Frequency: 524.439MHz)
   Minimum input arrival time before clock: 1.132ns
   Maximum output required time after clock: 3.512ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.907ns (frequency: 524.439MHz)
  Total number of paths / destination ports: 104 / 23
-------------------------------------------------------------------------
Delay:               1.907ns (Levels of Logic = 3)
  Source:            remainder/chain_gen[1].sc_ch.inst_edge_triggered/q_0 (FF)
  Destination:       remainder/chain_gen[7].sc_out.inst_edge_triggered/q_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: remainder/chain_gen[1].sc_ch.inst_edge_triggered/q_0 to remainder/chain_gen[7].sc_out.inst_edge_triggered/q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.361   0.398  remainder/chain_gen[1].sc_ch.inst_edge_triggered/q_0 (remainder/chain_gen[1].sc_ch.inst_edge_triggered/q_0)
     LUT5:I3->O            7   0.097   0.539  gestore_shift/rca/carry<8>61 (gestore_shift/rca/carry<8>_bdd10)
     LUT6:I3->O            4   0.097   0.309  gestore_shift/rca/carry<8>21 (gestore_shift/rca/carry<8>_bdd2)
     LUT6:I5->O            1   0.097   0.000  remainder/chain_gen[6].sc_ch.inst_mux2_1/X1 (remainder/x<6>)
     FDC:D                     0.008          remainder/chain_gen[6].sc_ch.inst_edge_triggered/q_0
    ----------------------------------------
    Total                      1.907ns (0.660ns logic, 1.247ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              1.132ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       operation_counter/count_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to operation_counter/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.283  reset_IBUF (reset_IBUF)
     INV:I->O             27   0.113   0.385  reset_inv1_INV_0 (divisor/reset_inv)
     FDC:CLR                   0.349          quotient/chain_gen[0].sc_in.inst_edge_triggered/q_0
    ----------------------------------------
    Total                      1.132ns (0.463ns logic, 0.669ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'en_div'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.132ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       divisor/output_7 (FF)
  Destination Clock: en_div rising

  Data Path: reset to divisor/output_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.001   0.283  reset_IBUF (reset_IBUF)
     INV:I->O             27   0.113   0.385  reset_inv1_INV_0 (divisor/reset_inv)
     FDC:CLR                   0.349          divisor/output_0
    ----------------------------------------
    Total                      1.132ns (0.463ns logic, 0.669ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 50 / 15
-------------------------------------------------------------------------
Offset:              2.677ns (Levels of Logic = 5)
  Source:            remainder/chain_gen[1].sc_ch.inst_edge_triggered/q_0 (FF)
  Destination:       resto<7> (PAD)
  Source Clock:      clk rising

  Data Path: remainder/chain_gen[1].sc_ch.inst_edge_triggered/q_0 to resto<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.361   0.398  remainder/chain_gen[1].sc_ch.inst_edge_triggered/q_0 (remainder/chain_gen[1].sc_ch.inst_edge_triggered/q_0)
     LUT5:I3->O            7   0.097   0.539  gestore_shift/rca/carry<8>61 (gestore_shift/rca/carry<8>_bdd10)
     LUT6:I3->O            4   0.097   0.309  gestore_shift/rca/carry<8>21 (gestore_shift/rca/carry<8>_bdd2)
     LUT6:I5->O            6   0.097   0.402  gestore_shift/rca/s<7>1 (sum1<7>)
     LUT3:I1->O            1   0.097   0.279  Mmux_resto81 (resto_7_OBUF)
     OBUF:I->O                 0.000          resto_7_OBUF (resto<7>)
    ----------------------------------------
    Total                      2.677ns (0.749ns logic, 1.928ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cu/Mram_current_state[1]_GND_10_o_Mux_21_o'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              1.579ns (Levels of Logic = 2)
  Source:            cu/bit_q (LATCH)
  Destination:       resto<5> (PAD)
  Source Clock:      cu/Mram_current_state[1]_GND_10_o_Mux_21_o falling

  Data Path: cu/bit_q to resto<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               9   0.472   0.730  cu/bit_q (cu/bit_q)
     LUT6:I0->O            1   0.097   0.279  Mmux_resto61 (resto_5_OBUF)
     OBUF:I->O                 0.000          resto_5_OBUF (resto<5>)
    ----------------------------------------
    Total                      1.579ns (0.569ns logic, 1.010ns route)
                                       (36.0% logic, 64.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'en_div'
  Total number of paths / destination ports: 42 / 8
-------------------------------------------------------------------------
Offset:              3.237ns (Levels of Logic = 6)
  Source:            divisor/output_3 (FF)
  Destination:       resto<7> (PAD)
  Source Clock:      en_div rising

  Data Path: divisor/output_3 to resto<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.361   0.318  divisor/output_3 (divisor/output_3)
     LUT2:I1->O            5   0.097   0.702  gestore_shift/Mxor_b_add_sub<3>_xo<0>1 (gestore_shift/b_add_sub<3>)
     LUT6:I1->O            1   0.097   0.379  gestore_shift/rca/carry<8>41_SW1 (N7)
     LUT6:I4->O            4   0.097   0.309  gestore_shift/rca/carry<8>21 (gestore_shift/rca/carry<8>_bdd2)
     LUT6:I5->O            6   0.097   0.402  gestore_shift/rca/s<7>1 (sum1<7>)
     LUT3:I1->O            1   0.097   0.279  Mmux_resto81 (resto_7_OBUF)
     OBUF:I->O                 0.000          resto_7_OBUF (resto<7>)
    ----------------------------------------
    Total                      3.237ns (0.846ns logic, 2.391ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cu/Mram__n0078'
  Total number of paths / destination ports: 31 / 7
-------------------------------------------------------------------------
Offset:              3.512ns (Levels of Logic = 6)
  Source:            cu/add_sub (LATCH)
  Destination:       resto<7> (PAD)
  Source Clock:      cu/Mram__n0078 falling

  Data Path: cu/add_sub to resto<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              24   0.472   0.481  cu/add_sub (cu/add_sub)
     LUT2:I0->O            3   0.097   0.703  gestore_shift/Mxor_b_add_sub<5>_xo<0>1 (gestore_shift/b_add_sub<5>)
     LUT6:I0->O            1   0.097   0.379  gestore_shift/rca/carry<8>41_SW1 (N7)
     LUT6:I4->O            4   0.097   0.309  gestore_shift/rca/carry<8>21 (gestore_shift/rca/carry<8>_bdd2)
     LUT6:I5->O            6   0.097   0.402  gestore_shift/rca/s<7>1 (sum1<7>)
     LUT3:I1->O            1   0.097   0.279  Mmux_resto81 (resto_7_OBUF)
     OBUF:I->O                 0.000          resto_7_OBUF (resto<7>)
    ----------------------------------------
    Total                      3.512ns (0.957ns logic, 2.555ns route)
                                       (27.3% logic, 72.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
------------------------------------------+---------+---------+---------+---------+
                                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------+---------+---------+---------+---------+
clk                                       |    1.907|         |         |         |
cu/Mram__n0078                            |         |    2.741|         |         |
cu/Mram_current_state[1]_GND_10_o_Mux_21_o|         |    0.909|         |         |
cu/current_state[2]_PWR_5_o_Mux_11_o      |         |    1.120|         |         |
cu/current_state[2]_PWR_6_o_Mux_13_o      |         |    1.928|         |         |
cu/current_state[2]_PWR_7_o_Mux_15_o      |         |    0.759|         |         |
en_div                                    |    2.466|         |         |         |
------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cu/Mram__n0078
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    0.944|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cu/Mram_current_state[1]_GND_10_o_Mux_21_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.314|         |
cu/Mram__n0078 |         |         |    3.149|         |
en_div         |         |         |    2.874|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cu/current_state[2]_PWR_5_o_Mux_11_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    0.888|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cu/current_state[2]_PWR_6_o_Mux_13_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    0.888|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cu/current_state[2]_PWR_7_o_Mux_15_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    2.530|         |
cu/Mram__n0078 |         |         |    3.365|         |
en_div         |         |         |    3.090|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 6.67 secs
 
--> 


Total memory usage is 505856 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    8 (   0 filtered)

