// Seed: 1723860235
module module_0;
  logic [1 : ""] id_1;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd68
) (
    output tri1 id_0,
    input supply1 id_1,
    input wire id_2,
    output wire id_3,
    output supply1 id_4,
    input tri id_5,
    input tri id_6,
    input tri1 id_7,
    output tri id_8,
    input wand id_9,
    input supply0 id_10,
    input wand id_11,
    output wor id_12,
    input wire _id_13,
    output wire id_14,
    output tri0 id_15,
    input supply1 id_16,
    input supply0 id_17,
    input uwire id_18,
    input uwire id_19,
    input uwire id_20,
    input wor id_21,
    output wor id_22
);
  logic id_24;
  module_0 modCall_1 ();
  wire [-1 : id_13] id_25;
  assign id_3 = !id_24;
endmodule
