
<!DOCTYPE html>

<html lang="zh-CN">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.19: https://docutils.sourceforge.io/" />

    <title>体验ARM，裸机输出“Hello World” &#8212; ZYNQ 7000开发平台FPGA教程 1.0 文档</title>
    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../_static/groundwork.css" />
    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/doctools.js"></script>
    <script src="../_static/sphinx_highlight.js"></script>
    <script src="../_static/translations.js"></script>
    <link rel="index" title="索引" href="../genindex.html" />
    <link rel="search" title="搜索" href="../search.html" />
    <link rel="next" title="PS点亮PL的LED灯" href="10_PS%E7%82%B9%E4%BA%AEPL%E7%9A%84LED%E7%81%AF_CN.html" />
    <link rel="prev" title="GTX收发器误码率测试IBERT实验" href="08_GTX%E6%94%B6%E5%8F%91%E5%99%A8%E8%AF%AF%E7%A0%81%E7%8E%87%E6%B5%8B%E8%AF%95IBERT%E5%AE%9E%E9%AA%8C_CN.html" /> 
  </head><body>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>导航</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="总索引"
             accesskey="I">索引</a></li>
        <li class="right" >
          <a href="10_PS%E7%82%B9%E4%BA%AEPL%E7%9A%84LED%E7%81%AF_CN.html" title="PS点亮PL的LED灯"
             accesskey="N">下一页</a> |</li>
        <li class="right" >
          <a href="08_GTX%E6%94%B6%E5%8F%91%E5%99%A8%E8%AF%AF%E7%A0%81%E7%8E%87%E6%B5%8B%E8%AF%95IBERT%E5%AE%9E%E9%AA%8C_CN.html" title="GTX收发器误码率测试IBERT实验"
             accesskey="P">上一页</a> |</li>
        <li class="nav-item nav-item-0"><a href="../index.html">ZYNQ 7000开发平台FPGA教程 1.0 文档</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">体验ARM，裸机输出“Hello World”</a></li> 
      </ul>
    </div>  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          <div class="body" role="main">
            
  <section id="arm-hello-world">
<h1>体验ARM，裸机输出“Hello World”<a class="headerlink" href="#arm-hello-world" title="此标题的永久链接">¶</a></h1>
<p><strong>实验VIvado工程为“ps_hello”。</strong></p>
<p>前面的实验都是在PL端进行的，可以看到和普通FPGA开发流程没有任何区别，ZYNQ的主要优势就是FPGA和ARM的合理结合，这对开发人员提出了更高的要求。从本章开始，我们开始使用ARM，也就是我们说的PS，本章我们使用一个简单的串口打印来体验一下Vivado
Vitis和PS端的特性。</p>
<section id="id1">
<h2>硬件介绍<a class="headerlink" href="#id1" title="此标题的永久链接">¶</a></h2>
<p>我们从原理图中可以看到ZYNQ芯片分为PL和PS，PS端的IO分配相对是固定的，不能任意分配，而且不需要在Vivado软件里分配管脚，虽然本实验仅仅使用了PS，但是还要建立一个Vivado工程，用来配置PS管脚。</p>
</section>
<section id="vivado">
<h2>Vivado工程建立<a class="headerlink" href="#vivado" title="此标题的永久链接">¶</a></h2>
<ol class="arabic simple">
<li><p>创建一个名为“ps_hello”的工程</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image126.png"><img alt="../_images/image126.png" src="../_images/image126.png" style="width: 4.24387in; height: 3.57881in;" /></a>
<ol class="arabic simple" start="2">
<li><p>点击“Create Block Design”，创建一个Block设计</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image216.png"><img alt="../_images/image216.png" src="../_images/image216.png" style="width: 5.10002in; height: 3.35006in;" /></a>
<ol class="arabic simple" start="3">
<li><p>“Design
name”这里不做修改，保持默认“design_1”，这里可以根据需要修改，不过名字要尽量简短，否则在Windows下编译会有问题。</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image313.png"><img alt="../_images/image313.png" src="../_images/image313.png" style="width: 3.05899in; height: 2.26894in;" /></a>
<ol class="arabic simple" start="4">
<li><p>点击“Add IP”快捷图标</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image48.png"><img alt="../_images/image48.png" src="../_images/image48.png" style="width: 4.91128in; height: 2.09578in;" /></a>
<ol class="arabic simple" start="5">
<li><p>搜索“zynq”，在搜索结果列表中双击“ZYNQ7 Processing System”</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image58.png"><img alt="../_images/image58.png" src="../_images/image58.png" style="width: 4.05938in; height: 3.48053in;" /></a>
<ol class="arabic simple" start="6">
<li><p>双击Block图中的“processing_system7_0”，配置相关参数</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image67.png"><img alt="../_images/image67.png" src="../_images/image67.png" style="width: 6.00417in; height: 3.51286in;" /></a>
<ol class="arabic simple" start="7">
<li><p>在“PS-PL Configuration”选项中展开所以项目</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image77.png"><img alt="../_images/image77.png" src="../_images/image77.png" style="width: 5.88415in; height: 4.51462in;" /></a>
<ol class="arabic simple" start="8">
<li><p>取消“M AXI GP0
interface”接口，这个接口可以扩展PL端的AXI接口外设，所以PL如果要和PS进行数据交互，都要按照AXI总线协议进行，xilinx为我们提供了大量的AXI接口的IP
核。</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image87.png"><img alt="../_images/image87.png" src="../_images/image87.png" style="width: 5.54809in; height: 4.25678in;" /></a>
<ol class="arabic simple" start="9">
<li><p>从原理图中我们可以找到串口连接在PS的MIO12-MIO13上，所以在“Peripheral
I/O Pins”选项中使能UART1（MIO12-13），Bank 0 电压选择“LVCMOS
3.3V”，Bank 1电压选择“LVCOMS 1.8
V”，本实验仅仅使用了一个串口功能，这里就不再使能其他设备。</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image97.png"><img alt="../_images/image97.png" src="../_images/image97.png" style="width: 5.63975in; height: 4.32711in;" /></a>
<ol class="arabic simple" start="10">
<li><p>在“Clock
Configuration”选项卡中我们可以配置PS时钟输入频率，这里默认是33.333333，和板子上一致，不用修改，CPU频率默认666.666666Mhz，这里也不修改。同时PS还可以给PL端提供4路时钟，频率可以配置，这里不需要，所以保持默认即可。</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image107.png"><img alt="../_images/image107.png" src="../_images/image107.png" style="width: 6.00417in; height: 4.6067in;" /></a>
<ol class="arabic simple" start="11">
<li><p>在“DDR Configuration”选项卡中可以配置PS端ddr的参数，“Memory
Part”选择“MT41J256M16 RE-125”,“Effective DRAM Bus Width”，选择“32
Bit”，到此配置完成，点击“OK”</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image1112.png"><img alt="../_images/image1112.png" src="../_images/image1112.png" style="width: 5.90015in; height: 4.5269in;" /></a>
<ol class="arabic simple" start="12">
<li><p>点击“Run Block Automation”，vivado软件会自动完成一些导出端口的任务</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image127.png"><img alt="../_images/image127.png" src="../_images/image127.png" style="width: 6.00417in; height: 3.38799in;" /></a>
<ol class="arabic simple" start="13">
<li><p>点击“OK”</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image135.png"><img alt="../_images/image135.png" src="../_images/image135.png" style="width: 5.50399in; height: 3.44245in;" /></a>
<ol class="arabic simple" start="14">
<li><p>点击“OK”以后我们可以看到PS端导出一些管脚，包括DDR还有FIXED_IO，按键“Ctrl
+ s”保存设计</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image145.png"><img alt="../_images/image145.png" src="../_images/image145.png" style="width: 5.77213in; height: 2.77636in;" /></a>
<ol class="arabic simple" start="15">
<li><p>选择Block设计，右键“Create HDL Wrapper…”,创建一个Verilog或VHDL文件</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image154.png"><img alt="../_images/image154.png" src="../_images/image154.png" style="width: 4.41646in; height: 2.59109in;" /></a>
<ol class="arabic simple" start="16">
<li><p>保持默认选项，点击“OK”</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image163.png"><img alt="../_images/image163.png" src="../_images/image163.png" style="width: 4.07201in; height: 2.35414in;" /></a>
<ol class="arabic simple" start="17">
<li><p>展开设计可以看到PS被当成一个普通IP 来使用。</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image173.png"><img alt="../_images/image173.png" src="../_images/image173.png" style="width: 4.61867in; height: 3.13997in;" /></a>
<ol class="arabic simple" start="18">
<li><p>选择block设计，右键“Generate Output Products”</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image183.png"><img alt="../_images/image183.png" src="../_images/image183.png" style="width: 4.93999in; height: 2.86796in;" /></a>
<ol class="arabic simple" start="19">
<li><p>点击“Generate”</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image193.png"><img alt="../_images/image193.png" src="../_images/image193.png" style="width: 3.19514in; height: 4.28981in;" /></a>
<ol class="arabic simple" start="20">
<li><p>在菜单栏“File -&gt; Export -&gt; Export
Hardware…”导出硬件信息，这里就包含了PS了的配置信息。</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image203.png"><img alt="../_images/image203.png" src="../_images/image203.png" style="width: 3.38542in; height: 4.11667in;" /></a>
<ol class="arabic simple" start="21">
<li><p>在弹出的对话框中点击“next”，因为实验仅仅是使用了PS的串口，不需要PL参与，这里就没有使能“Include
bitstream”，继续步骤直到finish。</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image217.png"><img alt="../_images/image217.png" src="../_images/image217.png" style="width: 4.97014in; height: 4.22222in;" /></a>
<a class="reference internal image-reference" href="../_images/image223.png"><img alt="../_images/image223.png" src="../_images/image223.png" style="width: 5.00972in; height: 4.26181in;" /></a>
<a class="reference internal image-reference" href="../_images/image233.png"><img alt="../_images/image233.png" src="../_images/image233.png" style="width: 6.00208in; height: 5.08472in;" /></a>
<a class="reference internal image-reference" href="../_images/image242.png"><img alt="../_images/image242.png" src="../_images/image242.png" style="width: 6.00139in; height: 5.10833in;" /></a>
<a class="reference internal image-reference" href="../_images/image251.png"><img alt="../_images/image251.png" src="../_images/image251.png" style="width: 6.00208in; height: 5.09236in;" /></a>
<p>此时刚刚的路径下就会输出一个xsa文件，这个文件就是这个文件就包含了Vivado硬件设计的信息，供软件开发人员使用。</p>
<a class="reference internal image-reference" href="../_images/image261.png"><img alt="../_images/image261.png" src="../_images/image261.png" style="width: 6.00417in; height: 0.24167in;" /></a>
</section>
<section id="vitis">
<h2>Vitis调试<a class="headerlink" href="#vitis" title="此标题的永久链接">¶</a></h2>
<section id="application">
<h3>创建Application工程<a class="headerlink" href="#application" title="此标题的永久链接">¶</a></h3>
<ol class="arabic simple">
<li><p>Vitis是独立的软件，我们可以通过ToolsLaunch Vitis打开Vitis软件</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image271.png"><img alt="../_images/image271.png" src="../_images/image271.png" style="width: 3.50453in; height: 3.20913in;" /></a>
<p>也可以需要双击Vitis软件打开</p>
<a class="reference internal image-reference" href="../_images/image281.png"><img alt="C:/Users/Administrator/Desktop/vivado_2023.1/AX7010_2023.1/7010_S2文档/images/images_1/image46.pngimage46" src="../_images/image281.png" style="width: 1.03556in; height: 1.22014in;" /></a>
<p>选择之前新建的文件夹，点击”Launch”</p>
<a class="reference internal image-reference" href="../_images/image291.png"><img alt="C:/Users/Administrator/Desktop/vivado_2023.1/AX7010_2023.1/7010_S2文档/images/images_1/image47.pngimage47" src="../_images/image291.png" style="width: 4.43472in; height: 2.1861in;" /></a>
<ol class="arabic simple" start="2">
<li><p>启动Vitis之后界面如下，点击“Create Application
Project”，这个选项会生成APP工程以及Platfrom工程，Platform工程类似于以前版本的hardware
platform，包含了硬件支持的相关文件以及BSP。</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image301.png"><img alt="C:/Users/Administrator/Desktop/vivado_2023.1/AX7010_2023.1/7010_S2文档/images/images_1/image48.pngimage48" src="../_images/image301.png" style="width: 5.97639in; height: 3.33264in;" /></a>
<ol class="arabic simple" start="3">
<li><p>点击Next</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image314.png"><img alt="C:/Users/Administrator/Desktop/vivado_2023.1/AX7010_2023.1/7010_S2文档/images/images_1/image49.pngimage49" src="../_images/image314.png" style="width: 5.04097in; height: 3.9625in;" /></a>
<ol class="arabic simple" start="4">
<li><p>点击“Create a new platform
hardware(XSA)，软件已经提供了一些板卡的硬件平台，但对于我们自己的硬件平台，可以选择”+”</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image322.png"><img alt="C:/Users/Administrator/Desktop/vivado_2023.1/AX7010_2023.1/7010_S2文档/images/images_1/image50.pngimage50" src="../_images/image322.png" style="width: 6.00417in; height: 4.46389in;" /></a>
<ol class="arabic simple" start="5">
<li><p>选择之前生成的xsa，点击打开</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image332.png"><img alt="C:/Users/Administrator/Desktop/vivado_2023.1/AX7010_2023.1/7010_S2文档/images/images_1/image51.pngimage51" src="../_images/image332.png" style="width: 6.00417in; height: 2.51944in;" /></a>
<ol class="arabic simple" start="6">
<li><p>最下面的Generate boot
components选项，如果勾选上，软件会自动生成fsbl工程，我们一般选择默认勾选上。点击Next</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image341.png"><img alt="C:/Users/Administrator/Desktop/vivado_2023.1/AX7010_2023.1/7010_S2文档/images/images_1/image52.pngimage52" src="../_images/image341.png" style="width: 5.14306in; height: 3.95347in;" /></a>
<ol class="arabic simple" start="7">
<li><p>项目名称填入“hello”，也可以根据自己的需要填写,CPU默认选择ps7_cortexa9_0，OS选择standalone，点击Next</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image351.png"><img alt="C:/Users/Administrator/Desktop/vivado_2023.1/AX7010_2023.1/7010_S2文档/images/images_1/image53.pngimage53" src="../_images/image351.png" style="width: 5.14167in; height: 4.08056in;" /></a>
<a class="reference internal image-reference" href="../_images/image361.png"><img alt="image535" src="../_images/image361.png" style="width: 5.09444in; height: 4.02222in;" /></a>
<ol class="arabic simple" start="8">
<li><p>模板选择Hello World，点击Finish</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image371.png"><img alt="C:/Users/Administrator/Desktop/vivado_2023.1/AX7010_2023.1/7010_S2文档/images/images_1/image54.pngimage54" src="../_images/image371.png" style="width: 5.05139in; height: 3.95556in;" /></a>
<ol class="arabic simple" start="9">
<li><p>完成之后可以看到生成了两个工程，一个是硬件平台工程，即之前所说的Platfrom工程，一个是APP工程</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image381.png"><img alt="C:/Users/Administrator/Desktop/vivado_2023.1/AX7010_2023.1/7010_S2文档/images/images_1/image55.pngimage55" src="../_images/image381.png" style="width: 6.07083in; height: 3.37708in;" /></a>
<ol class="arabic simple" start="10">
<li><p>展开Platform工程后可以看到里面包含有BSP工程，以及zynq_fsbl工程（此工程即选择Generate
boot
components之后的结果）,双击platform.spr即可看到Platform对应生成的BSP工程，可以在这里对BSP进行配置。软件开发人员比较清楚，BSP也就是Board
Support
Package板级支持包的意思，里面包含了开发所需要的驱动文件，用于应用程序开发。可以看到Platform下有多个BSP，这是跟以往的Vitis软件不一样的，其中zynq_fsbl即是fsbl的BSP，standalone
on
ps7_cortexa9_0即是APP工程的BSP。也可以在Platform里添加BSP，在以后的例程中再讲。</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image391.png"><img alt="C:/Users/Administrator/Desktop/vivado_2023.1/AX7010_2023.1/7010_S2文档/images/images_1/image56.pngimage56" src="../_images/image391.png" style="width: 6.00417in; height: 1.40278in;" /></a>
<ol class="arabic simple" start="11">
<li><p>点开BSP，即可看到工程带有的外设驱动，其中Documentation是xilinx提供的驱动的说明文档，Import
Examples是xilinx提供的example工程，加快学习。</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image40.png"><img alt="../_images/image40.png" src="../_images/image40.png" style="width: 6.00417in; height: 5.15278in;" /></a>
<ol class="arabic simple" start="12">
<li><p>选中APP工程，右键Build
Project，或者点击菜单栏的“锤子”按键，进行工程编译</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image411.png"><img alt="../_images/image411.png" src="../_images/image411.png" style="width: 4.10964in; height: 5.19813in;" /></a>
<ol class="arabic simple" start="13">
<li><p>可以在Console看到编译过程</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image421.png"><img alt="../_images/image421.png" src="../_images/image421.png" style="width: 4.44942in; height: 1.1085in;" /></a>
<p>编译结束，生成elf文件</p>
<a class="reference internal image-reference" href="../_images/image431.png"><img alt="../_images/image431.png" src="../_images/image431.png" style="width: 2.99826in; height: 2.28635in;" /></a>
<ol class="arabic simple" start="14">
<li><p>连接JTAG线到开发板、UART的USB线到PC</p></li>
<li><p>使用PuTTY软件做为串口终端调试工具，PuTTY是一个免安装的小软件</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image441.png"><img alt="../_images/image441.png" src="../_images/image441.png" style="width: 3.07054in; height: 2.94624in;" /></a>
<ol class="arabic simple" start="16">
<li><p>选择Serial，Serial
line填写COM3，Speed填写115200，COM3串口号根据设备管理器里显示的填写，点击“Open”</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image451.png"><img alt="../_images/image451.png" src="../_images/image451.png" style="width: 4.3799in; height: 3.19079in;" /></a>
<ol class="arabic simple" start="17">
<li><p>给开发板上电，准备运行程序，开发板出厂时带有程序，这里可以把运行模式选择JTAG模式，然后重新上电。选择“hello”，右键，可以看到很多选项，本实验要用到这里的“Run
as”，就是把程序运行起来，“Run as”里又有很对选项，选择第一个“Launch
on Hardware(System Debuger)”，使用系统调试，直接运行程序。</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image461.png"><img alt="../_images/image461.png" src="../_images/image461.png" style="width: 6.00417in; height: 3.53056in;" /></a>
<ol class="arabic simple" start="18">
<li><p>这个时候观察PuTTY软件，即可以看到输出”Hello World”</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image471.png"><img alt="../_images/image471.png" src="../_images/image471.png" style="width: 4.30983in; height: 2.70652in;" /></a>
<ol class="arabic simple" start="19">
<li><p>为了保证系统的可靠调试，最好是右键“Run As -&gt; Run Configuration…”</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image481.png"><img alt="../_images/image481.png" src="../_images/image481.png" style="width: 6.00417in; height: 3.425in;" /></a>
<ol class="arabic simple" start="20">
<li><p>我们可以看一下里面的配置，其中Reset entire
system是默认选中的，这是跟以前的Vitis软件不同的。如果系统中还有PL设计，还必须选择“Program
FPGA”。</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image49.png"><img alt="../_images/image49.png" src="../_images/image49.png" style="width: 6.00417in; height: 3.95556in;" /></a>
<ol class="arabic simple" start="21">
<li><p>除了“Run As”，还可以“Debug As”，这样可以设置断点，单步运行</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image50.png"><img alt="../_images/image50.png" src="../_images/image50.png" style="width: 6.00417in; height: 3.67222in;" /></a>
<ol class="arabic simple" start="22">
<li><p>进入Debug模式</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image511.png"><img alt="../_images/image511.png" src="../_images/image511.png" style="width: 5.66811in; height: 4.12088in;" /></a>
<ol class="arabic simple" start="23">
<li><p>和其他C语言开发IDE一样，可以逐步运行、设置断点等</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image521.png"><img alt="../_images/image521.png" src="../_images/image521.png" style="width: 6.00417in; height: 3.35417in;" /></a>
<ol class="arabic simple" start="24">
<li><p>右上角可以切换IDE模式</p></li>
</ol>
<a class="reference internal image-reference" href="../_images/image531.png"><img alt="../_images/image531.png" src="../_images/image531.png" style="width: 6.00417in; height: 3.36597in;" /></a>
</section>
</section>
<section id="id2">
<h2>本章小结<a class="headerlink" href="#id2" title="此标题的永久链接">¶</a></h2>
<p>本章从FPGA工程师和软件工程师两者角度出发，介绍了ZYNQ开发的经典流程，FPGA工程师的主要工作是搭建好硬件平台，提供硬件描述文件xsa给软件工程师，软件工程师在此基础上开发应用程序。本章是一个简单的例子介绍了FPGA和软件工程师协同工作，后续还会牵涉到PS与PL之间的联合调试，较为复杂，也是ZYNQ开发的核心部分。</p>
<p>后续的工程都会以本章节的配置为准，后面不再介绍ZYNQ的基本配置。</p>
<p>千里之行，始于足下，相信经过本章的学习，大家对ZYNQ开发有了基本概念，高楼稳不稳，要看地基打的牢不牢，虽然本章较为简单，但也有很多知识点待诸位慢慢消化。加油！！！</p>
<p><em>ZYNQ-7000开发平台 FPGA教程</em>    - <a class="reference external" href="http://www.alinx.com">Alinx官方网站</a></p>
</section>
</section>


            <div class="clearer"></div>
          </div>
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
  <div>
    <h3><a href="../index.html">目录</a></h3>
    <ul>
<li><a class="reference internal" href="#">体验ARM，裸机输出“Hello World”</a><ul>
<li><a class="reference internal" href="#id1">硬件介绍</a></li>
<li><a class="reference internal" href="#vivado">Vivado工程建立</a></li>
<li><a class="reference internal" href="#vitis">Vitis调试</a><ul>
<li><a class="reference internal" href="#application">创建Application工程</a></li>
</ul>
</li>
<li><a class="reference internal" href="#id2">本章小结</a></li>
</ul>
</li>
</ul>

  </div>
  <div>
    <h4>上一主题</h4>
    <p class="topless"><a href="08_GTX%E6%94%B6%E5%8F%91%E5%99%A8%E8%AF%AF%E7%A0%81%E7%8E%87%E6%B5%8B%E8%AF%95IBERT%E5%AE%9E%E9%AA%8C_CN.html"
                          title="上一章">GTX收发器误码率测试IBERT实验</a></p>
  </div>
  <div>
    <h4>下一主题</h4>
    <p class="topless"><a href="10_PS%E7%82%B9%E4%BA%AEPL%E7%9A%84LED%E7%81%AF_CN.html"
                          title="下一章">PS点亮PL的LED灯</a></p>
  </div>
  <div role="note" aria-label="source link">
    <h3>本页</h3>
    <ul class="this-page-menu">
      <li><a href="../_sources/src/09_体验ARM_CN.rst.txt"
            rel="nofollow">显示源代码</a></li>
    </ul>
   </div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">快速搜索</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="提交" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>
        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="related" role="navigation" aria-label="related navigation">
      <h3>导航</h3>
      <ul>
        <li class="right" style="margin-right: 10px">
          <a href="../genindex.html" title="总索引"
             >索引</a></li>
        <li class="right" >
          <a href="10_PS%E7%82%B9%E4%BA%AEPL%E7%9A%84LED%E7%81%AF_CN.html" title="PS点亮PL的LED灯"
             >下一页</a> |</li>
        <li class="right" >
          <a href="08_GTX%E6%94%B6%E5%8F%91%E5%99%A8%E8%AF%AF%E7%A0%81%E7%8E%87%E6%B5%8B%E8%AF%95IBERT%E5%AE%9E%E9%AA%8C_CN.html" title="GTX收发器误码率测试IBERT实验"
             >上一页</a> |</li>
        <li class="nav-item nav-item-0"><a href="../index.html">ZYNQ 7000开发平台FPGA教程 1.0 文档</a> &#187;</li>
        <li class="nav-item nav-item-this"><a href="">体验ARM，裸机输出“Hello World”</a></li> 
      </ul>
    </div>
    <div class="footer" role="contentinfo">
        &#169; 版权所有 2024, ALINX.
      由 <a href="https://www.sphinx-doc.org/">Sphinx</a> 6.2.1创建。
    </div>
  </body>
</html>