TRACE::2022-01-31.11:33:00::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:00::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:00::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:02::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:02::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:02::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-01-31.11:33:03::SCWPlatform::Opened new HwDB with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:03::SCWWriter::formatted JSON is {
	"platformName":	"Lab10RefHW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Lab10RefHW",
	"platHandOff":	"/home/skillet/git/ECE530/Lab10/lab10VGAblockdesignonlyJJS/lab10VGAdemoJJS/lab10Wrapperjjs/lab9VGA_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab9VGA_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2022-01-31.11:33:03::SCWWriter::formatted JSON is {
	"platformName":	"Lab10RefHW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Lab10RefHW",
	"platHandOff":	"/home/skillet/git/ECE530/Lab10/lab10VGAblockdesignonlyJJS/lab10VGAdemoJJS/lab10Wrapperjjs/lab9VGA_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab9VGA_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Lab10RefHW",
	"systems":	[{
			"systemName":	"Lab10RefHW",
			"systemDesc":	"Lab10RefHW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Lab10RefHW"
		}]
}
TRACE::2022-01-31.11:33:03::SCWPlatform::Boot application domains not present, creating them
TRACE::2022-01-31.11:33:03::SCWDomain::checking for install qemu data   : 
TRACE::2022-01-31.11:33:03::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-01-31.11:33:03::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-01-31.11:33:03::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:03::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:03::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:03::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:03::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:03::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:03::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:03::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:03::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:03::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:03::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:03::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:03::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:03::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:03::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2022-01-31.11:33:03::SCWPlatform::Generating the sources  .
TRACE::2022-01-31.11:33:03::SCWBDomain::Generating boot domain sources.
TRACE::2022-01-31.11:33:03::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2022-01-31.11:33:03::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:03::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:03::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:03::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:03::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:03::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:03::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:03::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:03::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-01-31.11:33:03::SCWMssOS::No sw design opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:03::SCWMssOS::mss does not exists at /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:03::SCWMssOS::Creating sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:03::SCWMssOS::Adding the swdes entry, created swdb /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:03::SCWMssOS::updating the scw layer changes to swdes at   /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:03::SCWMssOS::Writing mss at /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:03::SCWMssOS::Completed writing the mss file at /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-01-31.11:33:03::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-01-31.11:33:03::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-01-31.11:33:03::SCWBDomain::Completed writing the mss file at /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-01-31.11:33:06::SCWPlatform::Generating sources Done.
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:06::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:06::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2022-01-31.11:33:06::SCWMssOS::Could not open the swdb for /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2022-01-31.11:33:06::SCWMssOS::Could not open the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2022-01-31.11:33:06::SCWMssOS::Cleared the swdb table entry
TRACE::2022-01-31.11:33:06::SCWMssOS::No sw design opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::mss exists loading the mss file  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::Opened the sw design from mss  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::Adding the swdes entry /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-01-31.11:33:06::SCWMssOS::updating the scw layer about changes
TRACE::2022-01-31.11:33:06::SCWMssOS::Opened the sw design.  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:06::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:06::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:06::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:06::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:06::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:06::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:06::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:06::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:06::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWWriter::formatted JSON is {
	"platformName":	"Lab10RefHW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Lab10RefHW",
	"platHandOff":	"/home/skillet/git/ECE530/Lab10/lab10VGAblockdesignonlyJJS/lab10VGAdemoJJS/lab10Wrapperjjs/lab9VGA_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab9VGA_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Lab10RefHW",
	"systems":	[{
			"systemName":	"Lab10RefHW",
			"systemDesc":	"Lab10RefHW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Lab10RefHW",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"52a0ee09c4f5ce520d3829cf28471f3d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-01-31.11:33:06::SCWDomain::checking for install qemu data   : 
TRACE::2022-01-31.11:33:06::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-01-31.11:33:06::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:06::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:06::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:06::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:06::SCWMssOS::No sw design opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::mss does not exists at /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::Creating sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::Adding the swdes entry, created swdb /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::updating the scw layer changes to swdes at   /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::Writing mss at /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::Completed writing the mss file at /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-01-31.11:33:06::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2022-01-31.11:33:06::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:06::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:06::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:06::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:06::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:06::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:06::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:06::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:06::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:06::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:06::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:06::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:06::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:06::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:06::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:06::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:06::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:06::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:06::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWWriter::formatted JSON is {
	"platformName":	"Lab10RefHW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Lab10RefHW",
	"platHandOff":	"/home/skillet/git/ECE530/Lab10/lab10VGAblockdesignonlyJJS/lab10VGAdemoJJS/lab10Wrapperjjs/lab9VGA_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab9VGA_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Lab10RefHW",
	"systems":	[{
			"systemName":	"Lab10RefHW",
			"systemDesc":	"Lab10RefHW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Lab10RefHW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"52a0ee09c4f5ce520d3829cf28471f3d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:06::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:06::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:06::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:06::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:06::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:06::SCWMssOS::Completed writing the mss file at /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-01-31.11:33:06::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2022-01-31.11:33:07::SCWPlatform::Started generating the artifacts platform Lab10RefHW
TRACE::2022-01-31.11:33:07::SCWPlatform::Sanity checking of platform is completed
LOG::2022-01-31.11:33:07::SCWPlatform::Started generating the artifacts for system configuration Lab10RefHW
LOG::2022-01-31.11:33:07::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-01-31.11:33:07::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-01-31.11:33:07::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-01-31.11:33:07::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2022-01-31.11:33:07::SCWSystem::Checking the domain standalone_domain
LOG::2022-01-31.11:33:07::SCWSystem::Not a boot domain 
LOG::2022-01-31.11:33:07::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-01-31.11:33:07::SCWDomain::Generating domain artifcats
TRACE::2022-01-31.11:33:07::SCWMssOS::Generating standalone artifcats
TRACE::2022-01-31.11:33:07::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/skillet/git/ECE530/Lab10/Lab10RefHW/export/Lab10RefHW/sw/Lab10RefHW/qemu/
TRACE::2022-01-31.11:33:07::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/skillet/git/ECE530/Lab10/Lab10RefHW/export/Lab10RefHW/sw/Lab10RefHW/standalone_domain/qemu/
TRACE::2022-01-31.11:33:07::SCWMssOS:: Copying the user libraries. 
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|/home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-01-31.11:33:07::SCWMssOS::Could not open the swdb for /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2022-01-31.11:33:07::SCWMssOS::Could not open the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2022-01-31.11:33:07::SCWMssOS::Cleared the swdb table entry
TRACE::2022-01-31.11:33:07::SCWMssOS::No sw design opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::mss exists loading the mss file  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::Opened the sw design from mss  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::Adding the swdes entry /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-01-31.11:33:07::SCWMssOS::updating the scw layer about changes
TRACE::2022-01-31.11:33:07::SCWMssOS::Opened the sw design.  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::Completed writing the mss file at /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-01-31.11:33:07::SCWMssOS::Mss edits present, copying mssfile into export location /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-01-31.11:33:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-01-31.11:33:07::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2022-01-31.11:33:07::SCWMssOS::skipping the bsp build ... 
TRACE::2022-01-31.11:33:07::SCWMssOS::Copying to export directory.
TRACE::2022-01-31.11:33:07::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-01-31.11:33:07::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2022-01-31.11:33:07::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2022-01-31.11:33:07::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-01-31.11:33:07::SCWSystem::Completed Processing the sysconfig Lab10RefHW
LOG::2022-01-31.11:33:07::SCWPlatform::Completed generating the artifacts for system configuration Lab10RefHW
TRACE::2022-01-31.11:33:07::SCWPlatform::Started preparing the platform 
TRACE::2022-01-31.11:33:07::SCWSystem::Writing the bif file for system config Lab10RefHW
TRACE::2022-01-31.11:33:07::SCWSystem::dir created 
TRACE::2022-01-31.11:33:07::SCWSystem::Writing the bif 
TRACE::2022-01-31.11:33:07::SCWPlatform::Started writing the spfm file 
TRACE::2022-01-31.11:33:07::SCWPlatform::Started writing the xpfm file 
TRACE::2022-01-31.11:33:07::SCWPlatform::Completed generating the platform
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWWriter::formatted JSON is {
	"platformName":	"Lab10RefHW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Lab10RefHW",
	"platHandOff":	"/home/skillet/git/ECE530/Lab10/lab10VGAblockdesignonlyJJS/lab10VGAdemoJJS/lab10Wrapperjjs/lab9VGA_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab9VGA_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Lab10RefHW",
	"systems":	[{
			"systemName":	"Lab10RefHW",
			"systemDesc":	"Lab10RefHW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Lab10RefHW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"52a0ee09c4f5ce520d3829cf28471f3d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"63eddaab4812be514db245d10525fdd2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-01-31.11:33:07::SCWPlatform::updated the xpfm file.
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWWriter::formatted JSON is {
	"platformName":	"Lab10RefHW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Lab10RefHW",
	"platHandOff":	"/home/skillet/git/ECE530/Lab10/lab10VGAblockdesignonlyJJS/lab10VGAdemoJJS/lab10Wrapperjjs/lab9VGA_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab9VGA_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Lab10RefHW",
	"systems":	[{
			"systemName":	"Lab10RefHW",
			"systemDesc":	"Lab10RefHW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Lab10RefHW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"52a0ee09c4f5ce520d3829cf28471f3d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"63eddaab4812be514db245d10525fdd2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWWriter::formatted JSON is {
	"platformName":	"Lab10RefHW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Lab10RefHW",
	"platHandOff":	"/home/skillet/git/ECE530/Lab10/lab10VGAblockdesignonlyJJS/lab10VGAdemoJJS/lab10Wrapperjjs/lab9VGA_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab9VGA_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Lab10RefHW",
	"systems":	[{
			"systemName":	"Lab10RefHW",
			"systemDesc":	"Lab10RefHW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Lab10RefHW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"52a0ee09c4f5ce520d3829cf28471f3d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"63eddaab4812be514db245d10525fdd2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_0
TRACE::2022-01-31.11:33:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:07::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:07::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWWriter::formatted JSON is {
	"platformName":	"Lab10RefHW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Lab10RefHW",
	"platHandOff":	"/home/skillet/git/ECE530/Lab10/lab10VGAblockdesignonlyJJS/lab10VGAdemoJJS/lab10Wrapperjjs/lab9VGA_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab9VGA_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Lab10RefHW",
	"systems":	[{
			"systemName":	"Lab10RefHW",
			"systemDesc":	"Lab10RefHW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Lab10RefHW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"52a0ee09c4f5ce520d3829cf28471f3d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"63eddaab4812be514db245d10525fdd2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2022-01-31.11:33:07::SCWPlatform::Clearing the existing platform
TRACE::2022-01-31.11:33:07::SCWSystem::Clearing the existing sysconfig
TRACE::2022-01-31.11:33:07::SCWBDomain::clearing the fsbl build
TRACE::2022-01-31.11:33:07::SCWMssOS::Removing the swdes entry for  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWMssOS::Removing the swdes entry for  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:07::SCWSystem::Clearing the domains completed.
TRACE::2022-01-31.11:33:07::SCWPlatform::Clearing the opened hw db.
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform location is /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Removing the HwDB with name /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:07::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:07::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2022-01-31.11:33:09::SCWPlatform::Opened new HwDB with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWReader::Active system found as  Lab10RefHW
TRACE::2022-01-31.11:33:09::SCWReader::Handling sysconfig Lab10RefHW
TRACE::2022-01-31.11:33:09::SCWDomain::checking for install qemu data   : 
TRACE::2022-01-31.11:33:09::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-01-31.11:33:09::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:09::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:09::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:09::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:09::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:09::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::DEBUG:  swdes dump  
TRACE::2022-01-31.11:33:09::SCWMssOS::No sw design opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::mss exists loading the mss file  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::Opened the sw design from mss  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::Adding the swdes entry /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2022-01-31.11:33:09::SCWMssOS::updating the scw layer about changes
TRACE::2022-01-31.11:33:09::SCWMssOS::Opened the sw design.  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:09::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:09::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:09::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:09::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:09::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:09::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2022-01-31.11:33:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-01-31.11:33:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:09::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:09::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:09::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWReader::No isolation master present  
TRACE::2022-01-31.11:33:09::SCWDomain::checking for install qemu data   : 
TRACE::2022-01-31.11:33:09::SCWDomain:: Using the QEMU Data from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2022-01-31.11:33:09::SCWDomain:: Using the QEMU args  from install at  : /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:09::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:09::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:09::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:09::SCWMssOS::No sw design opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::mss exists loading the mss file  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::Opened the sw design from mss  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::Adding the swdes entry /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-01-31.11:33:09::SCWMssOS::updating the scw layer about changes
TRACE::2022-01-31.11:33:09::SCWMssOS::Opened the sw design.  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWReader::Adding prebuilt librarypaths as   
TRACE::2022-01-31.11:33:09::SCWReader::Adding prebuilt incpaths  as   
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:09::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:09::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:09::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWReader::No isolation master present  
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:09::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:09::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:09::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:09::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:09::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:09::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::In reload Mss file.
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:09::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:09::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2022-01-31.11:33:09::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2022-01-31.11:33:09::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2022-01-31.11:33:09::SCWMssOS::Cleared the swdb table entry
TRACE::2022-01-31.11:33:09::SCWMssOS::No sw design opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::mss exists loading the mss file  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::Opened the sw design from mss  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::Adding the swdes entry /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-01-31.11:33:09::SCWMssOS::updating the scw layer about changes
TRACE::2022-01-31.11:33:09::SCWMssOS::Opened the sw design.  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:09::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:09::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:09::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::Removing the swdes entry for  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::In reload Mss file.
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:09::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:09::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:09::SCWMssOS::No sw design opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::mss exists loading the mss file  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::Opened the sw design from mss  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::Adding the swdes entry /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-01-31.11:33:09::SCWMssOS::updating the scw layer about changes
TRACE::2022-01-31.11:33:09::SCWMssOS::Opened the sw design.  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:09::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:09::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:09::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:09::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:09::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:09::SCWMssOS::Removing the swdes entry for  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2022-01-31.11:33:24::SCWPlatform::Started generating the artifacts platform Lab10RefHW
TRACE::2022-01-31.11:33:24::SCWPlatform::Sanity checking of platform is completed
LOG::2022-01-31.11:33:24::SCWPlatform::Started generating the artifacts for system configuration Lab10RefHW
LOG::2022-01-31.11:33:24::SCWSystem::Checking the domain zynq_fsbl
LOG::2022-01-31.11:33:24::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2022-01-31.11:33:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-01-31.11:33:24::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2022-01-31.11:33:24::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:24::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:24::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:24::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:24::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:24::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:24::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:24::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:24::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:24::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:24::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:24::SCWBDomain::Completed writing the mss file at /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp
TRACE::2022-01-31.11:33:24::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-01-31.11:33:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2022-01-31.11:33:24::SCWBDomain::System Command Ran  cd  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl ; bash -c "make  " 
TRACE::2022-01-31.11:33:24::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2022-01-31.11:33:24::SCWBDomain::make[1]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-01-31.11:33:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/axi_dispctrl_v1_00_a/src

TRACE::2022-01-31.11:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axi_dispctrl_v1_00_a/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-01-31.11:33:24::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-01-31.11:33:24::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axi_dispct
TRACE::2022-01-31.11:33:24::SCWBDomain::rl_v1_00_a/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axi_dispctr
TRACE::2022-01-31.11:33:24::SCWBDomain::l_v1_00_a/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src

TRACE::2022-01-31.11:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-01-31.11:33:24::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-01-31.11:33:24::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivdma_v6
TRACE::2022-01-31.11:33:24::SCWBDomain::_6/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivdma_v6_
TRACE::2022-01-31.11:33:24::SCWBDomain::6/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/common_v1_00_a/src

TRACE::2022-01-31.11:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/common_v1_00_a/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-01-31.11:33:24::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-01-31.11:33:24::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/common_v1_
TRACE::2022-01-31.11:33:24::SCWBDomain::00_a/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/common_v1_0
TRACE::2022-01-31.11:33:24::SCWBDomain::0_a/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-01-31.11:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-01-31.11:33:24::SCWBDomain::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-01-31.11:33:24::SCWBDomain::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightp
TRACE::2022-01-31.11:33:24::SCWBDomain::s_dcc_v1_6/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2022-01-31.11:33:24::SCWBDomain::_dcc_v1_6/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-01-31.11:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-01-31.11:33:24::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-01-31.11:33:24::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortex
TRACE::2022-01-31.11:33:24::SCWBDomain::a9_v2_8/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2022-01-31.11:33:24::SCWBDomain::9_v2_8/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-01-31.11:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-31.11:33:24::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-31.11:33:24::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0
TRACE::2022-01-31.11:33:24::SCWBDomain::/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/
TRACE::2022-01-31.11:33:24::SCWBDomain::src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-01-31.11:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-31.11:33:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-31.11:33:24::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_
TRACE::2022-01-31.11:33:24::SCWBDomain::5/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5
TRACE::2022-01-31.11:33:24::SCWBDomain::/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-01-31.11:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-31.11:33:24::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-31.11:33:24::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5
TRACE::2022-01-31.11:33:24::SCWBDomain::/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/
TRACE::2022-01-31.11:33:24::SCWBDomain::src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-01-31.11:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-31.11:33:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-31.11:33:24::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_
TRACE::2022-01-31.11:33:24::SCWBDomain::6/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6
TRACE::2022-01-31.11:33:24::SCWBDomain::/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-01-31.11:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-31.11:33:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-31.11:33:24::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_
TRACE::2022-01-31.11:33:24::SCWBDomain::6/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6
TRACE::2022-01-31.11:33:24::SCWBDomain::/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-01-31.11:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-31.11:33:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-31.11:33:24::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_
TRACE::2022-01-31.11:33:24::SCWBDomain::1/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1
TRACE::2022-01-31.11:33:24::SCWBDomain::/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-01-31.11:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-01-31.11:33:24::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-01-31.11:33:24::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v
TRACE::2022-01-31.11:33:24::SCWBDomain::2_1/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2022-01-31.11:33:24::SCWBDomain::_1/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-01-31.11:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-31.11:33:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-31.11:33:24::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_
TRACE::2022-01-31.11:33:24::SCWBDomain::1/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1
TRACE::2022-01-31.11:33:24::SCWBDomain::/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-01-31.11:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-01-31.11:33:24::SCWBDomain::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-01-31.11:33:24::SCWBDomain::rd -nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2022-01-31.11:33:24::SCWBDomain::_v7_1/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[3]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2022-01-31.11:33:24::SCWBDomain::_v7_1/src/profile'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[3]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2022-01-31.11:33:24::SCWBDomain::v7_1/src/profile'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2022-01-31.11:33:24::SCWBDomain::v7_1/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-01-31.11:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-31.11:33:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-31.11:33:24::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_
TRACE::2022-01-31.11:33:24::SCWBDomain::8/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8
TRACE::2022-01-31.11:33:24::SCWBDomain::/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-01-31.11:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-31.11:33:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-31.11:33:24::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_
TRACE::2022-01-31.11:33:24::SCWBDomain::3/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3
TRACE::2022-01-31.11:33:24::SCWBDomain::/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src

TRACE::2022-01-31.11:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-31.11:33:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-31.11:33:24::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_
TRACE::2022-01-31.11:33:24::SCWBDomain::2/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2
TRACE::2022-01-31.11:33:24::SCWBDomain::/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src

TRACE::2022-01-31.11:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-31.11:33:24::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-31.11:33:24::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_
TRACE::2022-01-31.11:33:24::SCWBDomain::5/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5
TRACE::2022-01-31.11:33:24::SCWBDomain::/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/axi_dispctrl_v1_00_a/src

TRACE::2022-01-31.11:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axi_dispctrl_v1_00_a/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-01-31.11:33:24::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-01-31.11:33:24::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axi_dispct
TRACE::2022-01-31.11:33:24::SCWBDomain::rl_v1_00_a/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Compiling axi_dispctrl...

TRACE::2022-01-31.11:33:24::SCWBDomain::make[3]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axi_dispct
TRACE::2022-01-31.11:33:24::SCWBDomain::rl_v1_00_a/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[3]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axi_dispctr
TRACE::2022-01-31.11:33:24::SCWBDomain::l_v1_00_a/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axi_dispctr
TRACE::2022-01-31.11:33:24::SCWBDomain::l_v1_00_a/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src

TRACE::2022-01-31.11:33:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-01-31.11:33:24::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-01-31.11:33:24::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:24::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivdma_v6
TRACE::2022-01-31.11:33:24::SCWBDomain::_6/src'

TRACE::2022-01-31.11:33:24::SCWBDomain::Compiling axivdma

TRACE::2022-01-31.11:33:25::SCWBDomain::make[3]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivdma_v6
TRACE::2022-01-31.11:33:25::SCWBDomain::_6/src'

TRACE::2022-01-31.11:33:25::SCWBDomain::make[3]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivdma_v6_
TRACE::2022-01-31.11:33:25::SCWBDomain::6/src'

TRACE::2022-01-31.11:33:25::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axivdma_v6_
TRACE::2022-01-31.11:33:25::SCWBDomain::6/src'

TRACE::2022-01-31.11:33:25::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/common_v1_00_a/src

TRACE::2022-01-31.11:33:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/common_v1_00_a/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-31.11:33:25::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-31.11:33:25::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:25::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/common_v1_
TRACE::2022-01-31.11:33:25::SCWBDomain::00_a/src'

TRACE::2022-01-31.11:33:25::SCWBDomain::Compiling common

TRACE::2022-01-31.11:33:25::SCWBDomain::make[3]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/common_v1_
TRACE::2022-01-31.11:33:25::SCWBDomain::00_a/src'

TRACE::2022-01-31.11:33:25::SCWBDomain::make[3]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/common_v1_0
TRACE::2022-01-31.11:33:25::SCWBDomain::0_a/src'

TRACE::2022-01-31.11:33:25::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/common_v1_0
TRACE::2022-01-31.11:33:25::SCWBDomain::0_a/src'

TRACE::2022-01-31.11:33:25::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-01-31.11:33:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-01-31.11:33:25::SCWBDomain::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-01-31.11:33:25::SCWBDomain::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:25::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightp
TRACE::2022-01-31.11:33:25::SCWBDomain::s_dcc_v1_6/src'

TRACE::2022-01-31.11:33:25::SCWBDomain::Compiling coresightps_dcc

TRACE::2022-01-31.11:33:25::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps
TRACE::2022-01-31.11:33:25::SCWBDomain::_dcc_v1_6/src'

TRACE::2022-01-31.11:33:25::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-01-31.11:33:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-01-31.11:33:25::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-01-31.11:33:25::SCWBDomain::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:25::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortex
TRACE::2022-01-31.11:33:25::SCWBDomain::a9_v2_8/src'

TRACE::2022-01-31.11:33:25::SCWBDomain::Compiling cpu_cortexa9

TRACE::2022-01-31.11:33:25::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa
TRACE::2022-01-31.11:33:25::SCWBDomain::9_v2_8/src'

TRACE::2022-01-31.11:33:25::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-01-31.11:33:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-01-31.11:33:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-01-31.11:33:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:25::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0
TRACE::2022-01-31.11:33:25::SCWBDomain::/src'

TRACE::2022-01-31.11:33:25::SCWBDomain::Compiling ddrps

TRACE::2022-01-31.11:33:25::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/
TRACE::2022-01-31.11:33:25::SCWBDomain::src'

TRACE::2022-01-31.11:33:25::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-01-31.11:33:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-31.11:33:25::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-31.11:33:25::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:25::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_
TRACE::2022-01-31.11:33:25::SCWBDomain::5/src'

TRACE::2022-01-31.11:33:25::SCWBDomain::Compiling devcfg

TRACE::2022-01-31.11:33:26::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5
TRACE::2022-01-31.11:33:26::SCWBDomain::/src'

TRACE::2022-01-31.11:33:26::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-01-31.11:33:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-01-31.11:33:26::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-01-31.11:33:26::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:26::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5
TRACE::2022-01-31.11:33:26::SCWBDomain::/src'

TRACE::2022-01-31.11:33:26::SCWBDomain::Compiling dmaps

TRACE::2022-01-31.11:33:26::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/
TRACE::2022-01-31.11:33:26::SCWBDomain::src'

TRACE::2022-01-31.11:33:26::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-01-31.11:33:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-31.11:33:26::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-31.11:33:26::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:26::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_
TRACE::2022-01-31.11:33:26::SCWBDomain::6/src'

TRACE::2022-01-31.11:33:26::SCWBDomain::Compiling gpiops

TRACE::2022-01-31.11:33:27::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6
TRACE::2022-01-31.11:33:27::SCWBDomain::/src'

TRACE::2022-01-31.11:33:27::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-01-31.11:33:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-31.11:33:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-31.11:33:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:27::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_
TRACE::2022-01-31.11:33:27::SCWBDomain::6/src'

TRACE::2022-01-31.11:33:27::SCWBDomain::Compiling qspips

TRACE::2022-01-31.11:33:27::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6
TRACE::2022-01-31.11:33:27::SCWBDomain::/src'

TRACE::2022-01-31.11:33:27::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-01-31.11:33:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-31.11:33:27::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-31.11:33:27::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:27::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_
TRACE::2022-01-31.11:33:27::SCWBDomain::1/src'

TRACE::2022-01-31.11:33:27::SCWBDomain::Compiling scugic

TRACE::2022-01-31.11:33:28::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1
TRACE::2022-01-31.11:33:28::SCWBDomain::/src'

TRACE::2022-01-31.11:33:28::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-01-31.11:33:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-31.11:33:28::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-31.11:33:28::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:28::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v
TRACE::2022-01-31.11:33:28::SCWBDomain::2_1/src'

TRACE::2022-01-31.11:33:28::SCWBDomain::Compiling scutimer

TRACE::2022-01-31.11:33:28::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2
TRACE::2022-01-31.11:33:28::SCWBDomain::_1/src'

TRACE::2022-01-31.11:33:28::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-01-31.11:33:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-31.11:33:28::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-31.11:33:28::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:28::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_
TRACE::2022-01-31.11:33:28::SCWBDomain::1/src'

TRACE::2022-01-31.11:33:28::SCWBDomain::Compiling scuwdt

TRACE::2022-01-31.11:33:28::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1
TRACE::2022-01-31.11:33:28::SCWBDomain::/src'

TRACE::2022-01-31.11:33:28::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-01-31.11:33:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-01-31.11:33:28::SCWBDomain::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-01-31.11:33:28::SCWBDomain::-nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:28::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone
TRACE::2022-01-31.11:33:28::SCWBDomain::_v7_1/src'

TRACE::2022-01-31.11:33:28::SCWBDomain::Compiling standalone

TRACE::2022-01-31.11:33:29::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_
TRACE::2022-01-31.11:33:29::SCWBDomain::v7_1/src'

TRACE::2022-01-31.11:33:29::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-01-31.11:33:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-31.11:33:29::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-31.11:33:29::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:29::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_
TRACE::2022-01-31.11:33:29::SCWBDomain::8/src'

TRACE::2022-01-31.11:33:29::SCWBDomain::Compiling uartps

TRACE::2022-01-31.11:33:30::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8
TRACE::2022-01-31.11:33:30::SCWBDomain::/src'

TRACE::2022-01-31.11:33:30::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-01-31.11:33:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-31.11:33:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-31.11:33:30::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:30::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_
TRACE::2022-01-31.11:33:30::SCWBDomain::3/src'

TRACE::2022-01-31.11:33:30::SCWBDomain::Compiling xadcps

TRACE::2022-01-31.11:33:30::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3
TRACE::2022-01-31.11:33:30::SCWBDomain::/src'

TRACE::2022-01-31.11:33:30::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src

TRACE::2022-01-31.11:33:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-31.11:33:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-31.11:33:30::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:30::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_
TRACE::2022-01-31.11:33:30::SCWBDomain::2/src'

TRACE::2022-01-31.11:33:30::SCWBDomain::Compiling XilFFs Library

TRACE::2022-01-31.11:33:30::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2
TRACE::2022-01-31.11:33:30::SCWBDomain::/src'

TRACE::2022-01-31.11:33:30::SCWBDomain::Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src

TRACE::2022-01-31.11:33:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-31.11:33:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-31.11:33:30::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:30::SCWBDomain::make[2]: Entering directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_
TRACE::2022-01-31.11:33:30::SCWBDomain::5/src'

TRACE::2022-01-31.11:33:30::SCWBDomain::make[2]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5
TRACE::2022-01-31.11:33:30::SCWBDomain::/src'

TRACE::2022-01-31.11:33:30::SCWBDomain::Finished building libraries

TRACE::2022-01-31.11:33:30::SCWBDomain::make[1]: Leaving directory '/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2022-01-31.11:33:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2022-01-31.11:33:30::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2022-01-31.11:33:30::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2022-01-31.11:33:30::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2022-01-31.11:33:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-01-31.11:33:31::SCWBDomain::9_0/include -I.

TRACE::2022-01-31.11:33:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-01-31.11:33:31::SCWBDomain::0/include -I.

TRACE::2022-01-31.11:33:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-01-31.11:33:31::SCWBDomain::9_0/include -I.

TRACE::2022-01-31.11:33:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-01-31.11:33:31::SCWBDomain::0/include -I.

TRACE::2022-01-31.11:33:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-01-31.11:33:31::SCWBDomain::9_0/include -I.

TRACE::2022-01-31.11:33:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2022-01-31.11:33:31::SCWBDomain::_cortexa9_0/include -I.

TRACE::2022-01-31.11:33:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2022-01-31.11:33:31::SCWBDomain::9_0/include -I.

TRACE::2022-01-31.11:33:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2022-01-31.11:33:31::SCWBDomain::0/include -I.

TRACE::2022-01-31.11:33:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2022-01-31.11:33:31::SCWBDomain::include -I.

TRACE::2022-01-31.11:33:31::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2022-01-31.11:33:31::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2022-01-31.11:33:31::SCWBDomain::arm-none-eabi-gcc -o executable.elf  fsbl_hooks.o  image_mover.o  main.o  md5.o  nand.o  nor.o  pcap.o  ps7_init.o  qspi.o  rsa
TRACE::2022-01-31.11:33:31::SCWBDomain::.o  sd.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-01-31.11:33:31::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2022-01-31.11:33:31::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                  -Wl,--gc-sections 
TRACE::2022-01-31.11:33:31::SCWBDomain::-Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2022-01-31.11:33:31::SCWSystem::Checking the domain standalone_domain
LOG::2022-01-31.11:33:31::SCWSystem::Not a boot domain 
LOG::2022-01-31.11:33:31::SCWSystem::Started Processing the domain standalone_domain
TRACE::2022-01-31.11:33:31::SCWDomain::Generating domain artifcats
TRACE::2022-01-31.11:33:31::SCWMssOS::Generating standalone artifcats
TRACE::2022-01-31.11:33:31::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/skillet/git/ECE530/Lab10/Lab10RefHW/export/Lab10RefHW/sw/Lab10RefHW/qemu/
TRACE::2022-01-31.11:33:31::SCWMssOS::Copying the qemu file from  /tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To /home/skillet/git/ECE530/Lab10/Lab10RefHW/export/Lab10RefHW/sw/Lab10RefHW/standalone_domain/qemu/
TRACE::2022-01-31.11:33:31::SCWMssOS:: Copying the user libraries. 
TRACE::2022-01-31.11:33:31::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:31::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:31::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:31::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:31::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:31::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:31::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:31::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:31::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:31::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:31::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:31::SCWMssOS::No sw design opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:31::SCWMssOS::mss exists loading the mss file  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:31::SCWMssOS::Opened the sw design from mss  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:31::SCWMssOS::Adding the swdes entry /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2022-01-31.11:33:31::SCWMssOS::updating the scw layer about changes
TRACE::2022-01-31.11:33:31::SCWMssOS::Opened the sw design.  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:31::SCWMssOS::Completed writing the mss file at /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2022-01-31.11:33:31::SCWMssOS::Mss edits present, copying mssfile into export location /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:31::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2022-01-31.11:33:31::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2022-01-31.11:33:31::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2022-01-31.11:33:31::SCWMssOS::doing bsp build ... 
TRACE::2022-01-31.11:33:31::SCWMssOS::System Command Ran  cd  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp ; bash -c "make  " 
TRACE::2022-01-31.11:33:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axi_dispctrl_v1_00_a/src

TRACE::2022-01-31.11:33:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi_dispctrl_v1_00_a/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-01-31.11:33:31::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-01-31.11:33:31::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/axivdma_v6_6/src

TRACE::2022-01-31.11:33:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-01-31.11:33:31::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-01-31.11:33:31::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/common_v1_00_a/src

TRACE::2022-01-31.11:33:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/common_v1_00_a/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-01-31.11:33:31::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-01-31.11:33:31::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-01-31.11:33:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-
TRACE::2022-01-31.11:33:31::SCWMssOS::none-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-a
TRACE::2022-01-31.11:33:31::SCWMssOS::bi=hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-01-31.11:33:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-01-31.11:33:31::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-01-31.11:33:31::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-01-31.11:33:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-31.11:33:31::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-31.11:33:31::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-01-31.11:33:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-31.11:33:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-31.11:33:31::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-01-31.11:33:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-31.11:33:31::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-31.11:33:31::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-01-31.11:33:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-31.11:33:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-31.11:33:31::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-01-31.11:33:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-31.11:33:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-31.11:33:31::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-01-31.11:33:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-31.11:33:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-31.11:33:31::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-01-31.11:33:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2022-01-31.11:33:31::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2022-01-31.11:33:31::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-01-31.11:33:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-31.11:33:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-31.11:33:31::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-01-31.11:33:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-
TRACE::2022-01-31.11:33:31::SCWMssOS::eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=ha
TRACE::2022-01-31.11:33:31::SCWMssOS::rd -nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-01-31.11:33:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-31.11:33:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-31.11:33:31::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:31::SCWMssOS::Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-01-31.11:33:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-31.11:33:31::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-31.11:33:31::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:31::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axi_dispctrl_v1_00_a/src

TRACE::2022-01-31.11:33:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axi_dispctrl_v1_00_a/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-01-31.11:33:31::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-01-31.11:33:31::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:31::SCWMssOS::Compiling axi_dispctrl...

TRACE::2022-01-31.11:33:31::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/axivdma_v6_6/src

TRACE::2022-01-31.11:33:31::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axivdma_v6_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2022-01-31.11:33:31::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2022-01-31.11:33:31::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:31::SCWMssOS::Compiling axivdma

TRACE::2022-01-31.11:33:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/common_v1_00_a/src

TRACE::2022-01-31.11:33:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/common_v1_00_a/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2022-01-31.11:33:32::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2022-01-31.11:33:32::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:32::SCWMssOS::Compiling common

TRACE::2022-01-31.11:33:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src

TRACE::2022-01-31.11:33:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-non
TRACE::2022-01-31.11:33:32::SCWMssOS::e-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2022-01-31.11:33:32::SCWMssOS::hard -nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:32::SCWMssOS::Compiling coresightps_dcc

TRACE::2022-01-31.11:33:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src

TRACE::2022-01-31.11:33:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2022-01-31.11:33:32::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2022-01-31.11:33:32::SCWMssOS::d -nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:32::SCWMssOS::Compiling cpu_cortexa9

TRACE::2022-01-31.11:33:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src

TRACE::2022-01-31.11:33:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-01-31.11:33:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-01-31.11:33:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:32::SCWMssOS::Compiling ddrps

TRACE::2022-01-31.11:33:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src

TRACE::2022-01-31.11:33:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-31.11:33:32::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-31.11:33:32::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:32::SCWMssOS::Compiling devcfg

TRACE::2022-01-31.11:33:32::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src

TRACE::2022-01-31.11:33:32::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2022-01-31.11:33:32::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2022-01-31.11:33:32::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:32::SCWMssOS::Compiling dmaps

TRACE::2022-01-31.11:33:33::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src

TRACE::2022-01-31.11:33:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-31.11:33:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-31.11:33:33::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:33::SCWMssOS::Compiling gpiops

TRACE::2022-01-31.11:33:33::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src

TRACE::2022-01-31.11:33:33::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-31.11:33:33::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-31.11:33:33::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:33::SCWMssOS::Compiling qspips

TRACE::2022-01-31.11:33:34::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src

TRACE::2022-01-31.11:33:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-31.11:33:34::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-31.11:33:34::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:34::SCWMssOS::Compiling scugic

TRACE::2022-01-31.11:33:34::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src

TRACE::2022-01-31.11:33:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2022-01-31.11:33:34::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2022-01-31.11:33:34::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:34::SCWMssOS::Compiling scutimer

TRACE::2022-01-31.11:33:34::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src

TRACE::2022-01-31.11:33:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-31.11:33:34::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-31.11:33:34::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:34::SCWMssOS::Compiling scuwdt

TRACE::2022-01-31.11:33:34::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src

TRACE::2022-01-31.11:33:34::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eab
TRACE::2022-01-31.11:33:34::SCWMssOS::i-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard 
TRACE::2022-01-31.11:33:34::SCWMssOS::-nostartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:34::SCWMssOS::Compiling standalone

TRACE::2022-01-31.11:33:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src

TRACE::2022-01-31.11:33:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-31.11:33:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-31.11:33:36::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:36::SCWMssOS::Compiling uartps

TRACE::2022-01-31.11:33:36::SCWMssOS::Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src

TRACE::2022-01-31.11:33:36::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=/bin/sh" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2022-01-31.11:33:36::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2022-01-31.11:33:36::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2022-01-31.11:33:36::SCWMssOS::Compiling xadcps

TRACE::2022-01-31.11:33:37::SCWMssOS::Finished building libraries

TRACE::2022-01-31.11:33:37::SCWMssOS::Copying to export directory.
TRACE::2022-01-31.11:33:37::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2022-01-31.11:33:37::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2022-01-31.11:33:37::SCWSystem::Completed Processing the domain standalone_domain
LOG::2022-01-31.11:33:37::SCWSystem::Completed Processing the sysconfig Lab10RefHW
LOG::2022-01-31.11:33:37::SCWPlatform::Completed generating the artifacts for system configuration Lab10RefHW
TRACE::2022-01-31.11:33:37::SCWPlatform::Started preparing the platform 
TRACE::2022-01-31.11:33:37::SCWSystem::Writing the bif file for system config Lab10RefHW
TRACE::2022-01-31.11:33:37::SCWSystem::dir created 
TRACE::2022-01-31.11:33:37::SCWSystem::Writing the bif 
TRACE::2022-01-31.11:33:37::SCWPlatform::Started writing the spfm file 
TRACE::2022-01-31.11:33:37::SCWPlatform::Started writing the xpfm file 
TRACE::2022-01-31.11:33:37::SCWPlatform::Completed generating the platform
TRACE::2022-01-31.11:33:37::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:37::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:37::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:37::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:37::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:37::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:37::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:37::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:37::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:37::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2022-01-31.11:33:37::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:37::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:37::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:37::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:37::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:37::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:37::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:37::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:37::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:37::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:37::SCWWriter::formatted JSON is {
	"platformName":	"Lab10RefHW",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"Lab10RefHW",
	"platHandOff":	"/home/skillet/git/ECE530/Lab10/lab10VGAblockdesignonlyJJS/lab10VGAdemoJJS/lab10Wrapperjjs/lab9VGA_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/lab9VGA_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"Lab10RefHW",
	"systems":	[{
			"systemName":	"Lab10RefHW",
			"systemDesc":	"Lab10RefHW",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"Lab10RefHW",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"52a0ee09c4f5ce520d3829cf28471f3d",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"/tools/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"63eddaab4812be514db245d10525fdd2",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2022-01-31.11:33:37::SCWPlatform::updated the xpfm file.
TRACE::2022-01-31.11:33:37::SCWPlatform::Trying to open the hw design at /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:37::SCWPlatform::DSA given /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:37::SCWPlatform::DSA absoulate path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:37::SCWPlatform::DSA directory /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw
TRACE::2022-01-31.11:33:37::SCWPlatform:: Platform Path /home/skillet/git/ECE530/Lab10/Lab10RefHW/hw/lab9VGA_wrapper.xsa
TRACE::2022-01-31.11:33:37::SCWPlatform:: Unique name xilinx:zybo::0.0
TRACE::2022-01-31.11:33:37::SCWPlatform::Trying to set the existing hwdb with name lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:37::SCWPlatform::Opened existing hwdb lab9VGA_wrapper_1
TRACE::2022-01-31.11:33:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2022-01-31.11:33:37::SCWMssOS::Checking the sw design at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2022-01-31.11:33:37::SCWMssOS::DEBUG:  swdes dump  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
/home/skillet/git/ECE530/Lab10/Lab10RefHW/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2022-01-31.11:33:37::SCWMssOS::Sw design exists and opened at  /home/skillet/git/ECE530/Lab10/Lab10RefHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss
