begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2010 George V. Neville-Neil<gnn@freebsd.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/pmc.h>
end_include

begin_include
include|#
directive|include
file|<sys/pmckern.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpufunc.h>
end_include

begin_include
include|#
directive|include
file|<machine/pmc_mdep.h>
end_include

begin_define
define|#
directive|define
name|MIPS24K_PMC_CAPS
value|(PMC_CAP_INTERRUPT | PMC_CAP_USER |     \ 				 PMC_CAP_SYSTEM | PMC_CAP_EDGE |	\ 				 PMC_CAP_THRESHOLD | PMC_CAP_READ |	\ 				 PMC_CAP_WRITE | PMC_CAP_INVERT |	\ 				 PMC_CAP_QUALIFIER)
end_define

begin_define
define|#
directive|define
name|MIPS24K_PMC_INTERRUPT_ENABLE
value|0x10
end_define

begin_comment
comment|/* Enable interrupts */
end_comment

begin_define
define|#
directive|define
name|MIPS24K_PMC_USER_ENABLE
value|0x08
end_define

begin_comment
comment|/* Count in USER mode */
end_comment

begin_define
define|#
directive|define
name|MIPS24K_PMC_SUPER_ENABLE
value|0x04
end_define

begin_comment
comment|/* Count in SUPERVISOR mode */
end_comment

begin_define
define|#
directive|define
name|MIPS24K_PMC_KERNEL_ENABLE
value|0x02
end_define

begin_comment
comment|/* Count in KERNEL mode */
end_comment

begin_define
define|#
directive|define
name|MIPS24K_PMC_ENABLE
value|(MIPS24K_PMC_USER_ENABLE |	   \ 			    MIPS24K_PMC_SUPER_ENABLE |	   \ 			    MIPS24K_PMC_KERNEL_ENABLE)
end_define

begin_define
define|#
directive|define
name|MIPS24K_PMC_SELECT
value|5
end_define

begin_comment
comment|/* Which bit position the event starts at. */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|mips_event_code_map
name|mips_event_codes
index|[]
init|=
block|{
block|{
name|PMC_EV_MIPS24K_CYCLE
block|,
name|MIPS_CTR_ALL
block|,
literal|0
block|}
block|,
block|{
name|PMC_EV_MIPS24K_INSTR_EXECUTED
block|,
name|MIPS_CTR_ALL
block|,
literal|1
block|}
block|,
block|{
name|PMC_EV_MIPS24K_BRANCH_COMPLETED
block|,
name|MIPS_CTR_0
block|,
literal|2
block|}
block|,
block|{
name|PMC_EV_MIPS24K_BRANCH_MISPRED
block|,
name|MIPS_CTR_1
block|,
literal|2
block|}
block|,
block|{
name|PMC_EV_MIPS24K_RETURN
block|,
name|MIPS_CTR_0
block|,
literal|3
block|}
block|,
block|{
name|PMC_EV_MIPS24K_RETURN_MISPRED
block|,
name|MIPS_CTR_1
block|,
literal|3
block|}
block|,
block|{
name|PMC_EV_MIPS24K_RETURN_NOT_31
block|,
name|MIPS_CTR_0
block|,
literal|4
block|}
block|,
block|{
name|PMC_EV_MIPS24K_RETURN_NOTPRED
block|,
name|MIPS_CTR_1
block|,
literal|4
block|}
block|,
block|{
name|PMC_EV_MIPS24K_ITLB_ACCESS
block|,
name|MIPS_CTR_0
block|,
literal|5
block|}
block|,
block|{
name|PMC_EV_MIPS24K_ITLB_MISS
block|,
name|MIPS_CTR_1
block|,
literal|5
block|}
block|,
block|{
name|PMC_EV_MIPS24K_DTLB_ACCESS
block|,
name|MIPS_CTR_0
block|,
literal|6
block|}
block|,
block|{
name|PMC_EV_MIPS24K_DTLB_MISS
block|,
name|MIPS_CTR_1
block|,
literal|6
block|}
block|,
block|{
name|PMC_EV_MIPS24K_JTLB_IACCESS
block|,
name|MIPS_CTR_0
block|,
literal|7
block|}
block|,
block|{
name|PMC_EV_MIPS24K_JTLB_IMISS
block|,
name|MIPS_CTR_1
block|,
literal|7
block|}
block|,
block|{
name|PMC_EV_MIPS24K_JTLB_DACCESS
block|,
name|MIPS_CTR_0
block|,
literal|8
block|}
block|,
block|{
name|PMC_EV_MIPS24K_JTLB_DMISS
block|,
name|MIPS_CTR_1
block|,
literal|8
block|}
block|,
block|{
name|PMC_EV_MIPS24K_IC_FETCH
block|,
name|MIPS_CTR_0
block|,
literal|9
block|}
block|,
block|{
name|PMC_EV_MIPS24K_IC_MISS
block|,
name|MIPS_CTR_1
block|,
literal|9
block|}
block|,
block|{
name|PMC_EV_MIPS24K_DC_LOADSTORE
block|,
name|MIPS_CTR_0
block|,
literal|10
block|}
block|,
block|{
name|PMC_EV_MIPS24K_DC_WRITEBACK
block|,
name|MIPS_CTR_1
block|,
literal|10
block|}
block|,
block|{
name|PMC_EV_MIPS24K_DC_MISS
block|,
name|MIPS_CTR_ALL
block|,
literal|11
block|}
block|,
comment|/* 12 reserved */
block|{
name|PMC_EV_MIPS24K_STORE_MISS
block|,
name|MIPS_CTR_0
block|,
literal|13
block|}
block|,
block|{
name|PMC_EV_MIPS24K_LOAD_MISS
block|,
name|MIPS_CTR_1
block|,
literal|13
block|}
block|,
block|{
name|PMC_EV_MIPS24K_INTEGER_COMPLETED
block|,
name|MIPS_CTR_0
block|,
literal|14
block|}
block|,
block|{
name|PMC_EV_MIPS24K_FP_COMPLETED
block|,
name|MIPS_CTR_1
block|,
literal|14
block|}
block|,
block|{
name|PMC_EV_MIPS24K_LOAD_COMPLETED
block|,
name|MIPS_CTR_0
block|,
literal|15
block|}
block|,
block|{
name|PMC_EV_MIPS24K_STORE_COMPLETED
block|,
name|MIPS_CTR_1
block|,
literal|15
block|}
block|,
block|{
name|PMC_EV_MIPS24K_BARRIER_COMPLETED
block|,
name|MIPS_CTR_0
block|,
literal|16
block|}
block|,
block|{
name|PMC_EV_MIPS24K_MIPS16_COMPLETED
block|,
name|MIPS_CTR_1
block|,
literal|16
block|}
block|,
block|{
name|PMC_EV_MIPS24K_NOP_COMPLETED
block|,
name|MIPS_CTR_0
block|,
literal|17
block|}
block|,
block|{
name|PMC_EV_MIPS24K_INTEGER_MULDIV_COMPLETED
block|,
name|MIPS_CTR_1
block|,
literal|17
block|}
block|,
block|{
name|PMC_EV_MIPS24K_RF_STALL
block|,
name|MIPS_CTR_0
block|,
literal|18
block|}
block|,
block|{
name|PMC_EV_MIPS24K_INSTR_REFETCH
block|,
name|MIPS_CTR_1
block|,
literal|18
block|}
block|,
block|{
name|PMC_EV_MIPS24K_STORE_COND_COMPLETED
block|,
name|MIPS_CTR_0
block|,
literal|19
block|}
block|,
block|{
name|PMC_EV_MIPS24K_STORE_COND_FAILED
block|,
name|MIPS_CTR_1
block|,
literal|19
block|}
block|,
block|{
name|PMC_EV_MIPS24K_ICACHE_REQUESTS
block|,
name|MIPS_CTR_0
block|,
literal|20
block|}
block|,
block|{
name|PMC_EV_MIPS24K_ICACHE_HIT
block|,
name|MIPS_CTR_1
block|,
literal|20
block|}
block|,
block|{
name|PMC_EV_MIPS24K_L2_WRITEBACK
block|,
name|MIPS_CTR_0
block|,
literal|21
block|}
block|,
block|{
name|PMC_EV_MIPS24K_L2_ACCESS
block|,
name|MIPS_CTR_1
block|,
literal|21
block|}
block|,
block|{
name|PMC_EV_MIPS24K_L2_MISS
block|,
name|MIPS_CTR_0
block|,
literal|22
block|}
block|,
block|{
name|PMC_EV_MIPS24K_L2_ERR_CORRECTED
block|,
name|MIPS_CTR_1
block|,
literal|22
block|}
block|,
block|{
name|PMC_EV_MIPS24K_EXCEPTIONS
block|,
name|MIPS_CTR_0
block|,
literal|23
block|}
block|,
comment|/* Event 23 on COP0 1/3 is undefined */
block|{
name|PMC_EV_MIPS24K_RF_CYCLES_STALLED
block|,
name|MIPS_CTR_0
block|,
literal|24
block|}
block|,
block|{
name|PMC_EV_MIPS24K_IFU_CYCLES_STALLED
block|,
name|MIPS_CTR_0
block|,
literal|25
block|}
block|,
block|{
name|PMC_EV_MIPS24K_ALU_CYCLES_STALLED
block|,
name|MIPS_CTR_1
block|,
literal|25
block|}
block|,
comment|/* Events 26 through 32 undefined or reserved to customers */
block|{
name|PMC_EV_MIPS24K_UNCACHED_LOAD
block|,
name|MIPS_CTR_0
block|,
literal|33
block|}
block|,
block|{
name|PMC_EV_MIPS24K_UNCACHED_STORE
block|,
name|MIPS_CTR_1
block|,
literal|33
block|}
block|,
block|{
name|PMC_EV_MIPS24K_CP2_REG_TO_REG_COMPLETED
block|,
name|MIPS_CTR_0
block|,
literal|35
block|}
block|,
block|{
name|PMC_EV_MIPS24K_MFTC_COMPLETED
block|,
name|MIPS_CTR_1
block|,
literal|35
block|}
block|,
comment|/* Event 36 reserved */
block|{
name|PMC_EV_MIPS24K_IC_BLOCKED_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|37
block|}
block|,
block|{
name|PMC_EV_MIPS24K_DC_BLOCKED_CYCLES
block|,
name|MIPS_CTR_1
block|,
literal|37
block|}
block|,
block|{
name|PMC_EV_MIPS24K_L2_IMISS_STALL_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|38
block|}
block|,
block|{
name|PMC_EV_MIPS24K_L2_DMISS_STALL_CYCLES
block|,
name|MIPS_CTR_1
block|,
literal|38
block|}
block|,
block|{
name|PMC_EV_MIPS24K_DMISS_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|39
block|}
block|,
block|{
name|PMC_EV_MIPS24K_L2_MISS_CYCLES
block|,
name|MIPS_CTR_1
block|,
literal|39
block|}
block|,
block|{
name|PMC_EV_MIPS24K_UNCACHED_BLOCK_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|40
block|}
block|,
block|{
name|PMC_EV_MIPS24K_MDU_STALL_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|41
block|}
block|,
block|{
name|PMC_EV_MIPS24K_FPU_STALL_CYCLES
block|,
name|MIPS_CTR_1
block|,
literal|41
block|}
block|,
block|{
name|PMC_EV_MIPS24K_CP2_STALL_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|42
block|}
block|,
block|{
name|PMC_EV_MIPS24K_COREXTEND_STALL_CYCLES
block|,
name|MIPS_CTR_1
block|,
literal|42
block|}
block|,
block|{
name|PMC_EV_MIPS24K_ISPRAM_STALL_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|43
block|}
block|,
block|{
name|PMC_EV_MIPS24K_DSPRAM_STALL_CYCLES
block|,
name|MIPS_CTR_1
block|,
literal|43
block|}
block|,
block|{
name|PMC_EV_MIPS24K_CACHE_STALL_CYCLES
block|,
name|MIPS_CTR_0
block|,
literal|44
block|}
block|,
comment|/* Event 44 undefined on 1/3 */
block|{
name|PMC_EV_MIPS24K_LOAD_TO_USE_STALLS
block|,
name|MIPS_CTR_0
block|,
literal|45
block|}
block|,
block|{
name|PMC_EV_MIPS24K_BASE_MISPRED_STALLS
block|,
name|MIPS_CTR_1
block|,
literal|45
block|}
block|,
block|{
name|PMC_EV_MIPS24K_CPO_READ_STALLS
block|,
name|MIPS_CTR_0
block|,
literal|46
block|}
block|,
block|{
name|PMC_EV_MIPS24K_BRANCH_MISPRED_CYCLES
block|,
name|MIPS_CTR_1
block|,
literal|46
block|}
block|,
comment|/* Event 47 reserved */
block|{
name|PMC_EV_MIPS24K_IFETCH_BUFFER_FULL
block|,
name|MIPS_CTR_0
block|,
literal|48
block|}
block|,
block|{
name|PMC_EV_MIPS24K_FETCH_BUFFER_ALLOCATED
block|,
name|MIPS_CTR_1
block|,
literal|48
block|}
block|,
block|{
name|PMC_EV_MIPS24K_EJTAG_ITRIGGER
block|,
name|MIPS_CTR_0
block|,
literal|49
block|}
block|,
block|{
name|PMC_EV_MIPS24K_EJTAG_DTRIGGER
block|,
name|MIPS_CTR_1
block|,
literal|49
block|}
block|,
block|{
name|PMC_EV_MIPS24K_FSB_LT_QUARTER
block|,
name|MIPS_CTR_0
block|,
literal|50
block|}
block|,
block|{
name|PMC_EV_MIPS24K_FSB_QUARTER_TO_HALF
block|,
name|MIPS_CTR_1
block|,
literal|50
block|}
block|,
block|{
name|PMC_EV_MIPS24K_FSB_GT_HALF
block|,
name|MIPS_CTR_0
block|,
literal|51
block|}
block|,
block|{
name|PMC_EV_MIPS24K_FSB_FULL_PIPELINE_STALLS
block|,
name|MIPS_CTR_1
block|,
literal|51
block|}
block|,
block|{
name|PMC_EV_MIPS24K_LDQ_LT_QUARTER
block|,
name|MIPS_CTR_0
block|,
literal|52
block|}
block|,
block|{
name|PMC_EV_MIPS24K_LDQ_QUARTER_TO_HALF
block|,
name|MIPS_CTR_1
block|,
literal|52
block|}
block|,
block|{
name|PMC_EV_MIPS24K_LDQ_GT_HALF
block|,
name|MIPS_CTR_0
block|,
literal|53
block|}
block|,
block|{
name|PMC_EV_MIPS24K_LDQ_FULL_PIPELINE_STALLS
block|,
name|MIPS_CTR_1
block|,
literal|53
block|}
block|,
block|{
name|PMC_EV_MIPS24K_WBB_LT_QUARTER
block|,
name|MIPS_CTR_0
block|,
literal|54
block|}
block|,
block|{
name|PMC_EV_MIPS24K_WBB_QUARTER_TO_HALF
block|,
name|MIPS_CTR_1
block|,
literal|54
block|}
block|,
block|{
name|PMC_EV_MIPS24K_WBB_GT_HALF
block|,
name|MIPS_CTR_0
block|,
literal|55
block|}
block|,
block|{
name|PMC_EV_MIPS24K_WBB_FULL_PIPELINE_STALLS
block|,
name|MIPS_CTR_1
block|,
literal|55
block|}
block|,
comment|/* Events 56-63 reserved */
block|{
name|PMC_EV_MIPS24K_REQUEST_LATENCY
block|,
name|MIPS_CTR_0
block|,
literal|61
block|}
block|,
block|{
name|PMC_EV_MIPS24K_REQUEST_COUNT
block|,
name|MIPS_CTR_1
block|,
literal|61
block|}
block|}
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|const
name|int
name|mips_event_codes_size
init|=
name|nitems
argument_list|(
name|mips_event_codes
argument_list|)
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|struct
name|mips_pmc_spec
name|mips_pmc_spec
init|=
block|{
operator|.
name|ps_cpuclass
operator|=
name|PMC_CLASS_MIPS24K
block|,
operator|.
name|ps_cputype
operator|=
name|PMC_CPU_MIPS_24K
block|,
operator|.
name|ps_capabilities
operator|=
name|MIPS24K_PMC_CAPS
block|,
operator|.
name|ps_counter_width
operator|=
literal|32
block|}
decl_stmt|;
end_decl_stmt

begin_comment
comment|/*  * Performance Count Register N  */
end_comment

begin_function
name|uint64_t
name|mips_pmcn_read
parameter_list|(
name|unsigned
name|int
name|pmc
parameter_list|)
block|{
name|uint32_t
name|reg
init|=
literal|0
decl_stmt|;
name|KASSERT
argument_list|(
name|pmc
operator|<
name|mips_npmcs
argument_list|,
operator|(
literal|"[mips24k,%d] illegal PMC number %d"
operator|,
name|__LINE__
operator|,
name|pmc
operator|)
argument_list|)
expr_stmt|;
comment|/* The counter value is the next value after the control register. */
switch|switch
condition|(
name|pmc
condition|)
block|{
case|case
literal|0
case|:
name|reg
operator|=
name|mips_rd_perfcnt1
argument_list|()
expr_stmt|;
break|break;
case|case
literal|1
case|:
name|reg
operator|=
name|mips_rd_perfcnt3
argument_list|()
expr_stmt|;
break|break;
default|default:
return|return
literal|0
return|;
block|}
return|return
operator|(
name|reg
operator|)
return|;
block|}
end_function

begin_function
name|uint64_t
name|mips_pmcn_write
parameter_list|(
name|unsigned
name|int
name|pmc
parameter_list|,
name|uint64_t
name|reg
parameter_list|)
block|{
name|KASSERT
argument_list|(
name|pmc
operator|<
name|mips_npmcs
argument_list|,
operator|(
literal|"[mips24k,%d] illegal PMC number %d"
operator|,
name|__LINE__
operator|,
name|pmc
operator|)
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|pmc
condition|)
block|{
case|case
literal|0
case|:
name|mips_wr_perfcnt1
argument_list|(
name|reg
argument_list|)
expr_stmt|;
break|break;
case|case
literal|1
case|:
name|mips_wr_perfcnt3
argument_list|(
name|reg
argument_list|)
expr_stmt|;
break|break;
default|default:
return|return
literal|0
return|;
block|}
return|return
operator|(
name|reg
operator|)
return|;
block|}
end_function

begin_function
name|uint32_t
name|mips_get_perfctl
parameter_list|(
name|int
name|cpu
parameter_list|,
name|int
name|ri
parameter_list|,
name|uint32_t
name|event
parameter_list|,
name|uint32_t
name|caps
parameter_list|)
block|{
name|uint32_t
name|config
decl_stmt|;
name|config
operator|=
name|event
expr_stmt|;
name|config
operator|<<=
name|MIPS24K_PMC_SELECT
expr_stmt|;
if|if
condition|(
name|caps
operator|&
name|PMC_CAP_SYSTEM
condition|)
name|config
operator||=
operator|(
name|MIPS24K_PMC_SUPER_ENABLE
operator||
name|MIPS24K_PMC_KERNEL_ENABLE
operator|)
expr_stmt|;
if|if
condition|(
name|caps
operator|&
name|PMC_CAP_USER
condition|)
name|config
operator||=
name|MIPS24K_PMC_USER_ENABLE
expr_stmt|;
if|if
condition|(
operator|(
name|caps
operator|&
operator|(
name|PMC_CAP_USER
operator||
name|PMC_CAP_SYSTEM
operator|)
operator|)
operator|==
literal|0
condition|)
name|config
operator||=
name|MIPS24K_PMC_ENABLE
expr_stmt|;
if|if
condition|(
name|caps
operator|&
name|PMC_CAP_INTERRUPT
condition|)
name|config
operator||=
name|MIPS24K_PMC_INTERRUPT_ENABLE
expr_stmt|;
name|PMCDBG2
argument_list|(
name|MDP
argument_list|,
name|ALL
argument_list|,
literal|2
argument_list|,
literal|"mips24k-get_perfctl ri=%d -> config=0x%x"
argument_list|,
name|ri
argument_list|,
name|config
argument_list|)
expr_stmt|;
return|return
operator|(
name|config
operator|)
return|;
block|}
end_function

end_unit

