<?xml version="1.0" encoding="UTF-8"?>
<probeData version="1" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/delay_data[7]"/>
        <net name="configuration_logic/delay_data[6]"/>
        <net name="configuration_logic/delay_data[5]"/>
        <net name="configuration_logic/delay_data[4]"/>
        <net name="configuration_logic/delay_data[3]"/>
        <net name="configuration_logic/delay_data[2]"/>
        <net name="configuration_logic/delay_data[1]"/>
        <net name="configuration_logic/delay_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="8"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/start_vmm_conf_int"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="9"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/start_vmm_conf_synced"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="10"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/sig_out__0_1[10]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="11"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/FSM_sequential_rx_state_reg[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="12"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/sn[31]"/>
        <net name="configuration_logic/sn[30]"/>
        <net name="configuration_logic/sn[29]"/>
        <net name="configuration_logic/sn[28]"/>
        <net name="configuration_logic/sn[27]"/>
        <net name="configuration_logic/sn[26]"/>
        <net name="configuration_logic/sn[25]"/>
        <net name="configuration_logic/sn[24]"/>
        <net name="configuration_logic/sn[23]"/>
        <net name="configuration_logic/sn[22]"/>
        <net name="configuration_logic/sn[21]"/>
        <net name="configuration_logic/sn[20]"/>
        <net name="configuration_logic/sn[19]"/>
        <net name="configuration_logic/sn[18]"/>
        <net name="configuration_logic/sn[17]"/>
        <net name="configuration_logic/sn[16]"/>
        <net name="configuration_logic/sn[15]"/>
        <net name="configuration_logic/sn[14]"/>
        <net name="configuration_logic/sn[13]"/>
        <net name="configuration_logic/sn[12]"/>
        <net name="configuration_logic/sn[11]"/>
        <net name="configuration_logic/sn[10]"/>
        <net name="configuration_logic/sn[9]"/>
        <net name="configuration_logic/sn[8]"/>
        <net name="configuration_logic/sn[7]"/>
        <net name="configuration_logic/sn[6]"/>
        <net name="configuration_logic/sn[5]"/>
        <net name="configuration_logic/sn[4]"/>
        <net name="configuration_logic/sn[3]"/>
        <net name="configuration_logic/sn[2]"/>
        <net name="configuration_logic/sn[1]"/>
        <net name="configuration_logic/sn[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="44"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/vmm_id_int[15]"/>
        <net name="configuration_logic/vmm_id_int[14]"/>
        <net name="configuration_logic/vmm_id_int[13]"/>
        <net name="configuration_logic/vmm_id_int[12]"/>
        <net name="configuration_logic/vmm_id_int[11]"/>
        <net name="configuration_logic/vmm_id_int[10]"/>
        <net name="configuration_logic/vmm_id_int[9]"/>
        <net name="configuration_logic/vmm_id_int[8]"/>
        <net name="configuration_logic/vmm_id_int[7]"/>
        <net name="configuration_logic/vmm_id_int[6]"/>
        <net name="configuration_logic/vmm_id_int[5]"/>
        <net name="configuration_logic/vmm_id_int[4]"/>
        <net name="configuration_logic/vmm_id_int[3]"/>
        <net name="configuration_logic/vmm_id_int[2]"/>
        <net name="configuration_logic/vmm_id_int[1]"/>
        <net name="configuration_logic/vmm_id_int[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="60"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/cmd[15]"/>
        <net name="configuration_logic/cmd[14]"/>
        <net name="configuration_logic/cmd[13]"/>
        <net name="configuration_logic/cmd[12]"/>
        <net name="configuration_logic/cmd[11]"/>
        <net name="configuration_logic/cmd[10]"/>
        <net name="configuration_logic/cmd[9]"/>
        <net name="configuration_logic/cmd[8]"/>
        <net name="configuration_logic/cmd[7]"/>
        <net name="configuration_logic/cmd[6]"/>
        <net name="configuration_logic/cmd[5]"/>
        <net name="configuration_logic/cmd[4]"/>
        <net name="configuration_logic/cmd[3]"/>
        <net name="configuration_logic/cmd[2]"/>
        <net name="configuration_logic/cmd[1]"/>
        <net name="configuration_logic/cmd[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="76"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/count[7]"/>
        <net name="configuration_logic/count[6]"/>
        <net name="configuration_logic/count[5]"/>
        <net name="configuration_logic/count[4]"/>
        <net name="configuration_logic/count[3]"/>
        <net name="configuration_logic/count[2]"/>
        <net name="configuration_logic/count[1]"/>
        <net name="configuration_logic/count[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="84"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/cnt_array[7]"/>
        <net name="configuration_logic/cnt_array[6]"/>
        <net name="configuration_logic/cnt_array[5]"/>
        <net name="configuration_logic/cnt_array[4]"/>
        <net name="configuration_logic/cnt_array[3]"/>
        <net name="configuration_logic/cnt_array[2]"/>
        <net name="configuration_logic/cnt_array[1]"/>
        <net name="configuration_logic/cnt_array[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="92"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/user_last_int"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="93"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/sig_out__0_2[93]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="94"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/user_data_in_int[7]"/>
        <net name="configuration_logic/user_data_in_int[6]"/>
        <net name="configuration_logic/user_data_in_int[5]"/>
        <net name="configuration_logic/user_data_in_int[4]"/>
        <net name="configuration_logic/user_data_in_int[3]"/>
        <net name="configuration_logic/user_data_in_int[2]"/>
        <net name="configuration_logic/user_data_in_int[1]"/>
        <net name="configuration_logic/user_data_in_int[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="102"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/user_wr_en_int"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="103"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/vmm_cktk_i"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="104"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/cfg_bit_out_i"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="105"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/packet_length_int[7]"/>
        <net name="configuration_logic/packet_length_int[6]"/>
        <net name="configuration_logic/packet_length_int[5]"/>
        <net name="configuration_logic/packet_length_int[4]"/>
        <net name="configuration_logic/packet_length_int[3]"/>
        <net name="configuration_logic/packet_length_int[2]"/>
        <net name="configuration_logic/packet_length_int[1]"/>
        <net name="configuration_logic/packet_length_int[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="113"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/conf_done_i"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="114"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/status_int[3]"/>
        <net name="configuration_logic/status_int[2]"/>
        <net name="configuration_logic/status_int[1]"/>
        <net name="configuration_logic/status_int[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="118"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/sig_out__0[118]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="119"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/MainFSMstate[3]"/>
        <net name="configuration_logic/MainFSMstate[2]"/>
        <net name="configuration_logic/MainFSMstate[1]"/>
        <net name="configuration_logic/MainFSMstate[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="123"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/ConfFSMstate[3]"/>
        <net name="configuration_logic/ConfFSMstate[2]"/>
        <net name="configuration_logic/ConfFSMstate[1]"/>
        <net name="configuration_logic/ConfFSMstate[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="127"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/i[7]"/>
        <net name="configuration_logic/i[6]"/>
        <net name="configuration_logic/i[5]"/>
        <net name="configuration_logic/i[4]"/>
        <net name="configuration_logic/i[3]"/>
        <net name="configuration_logic/i[2]"/>
        <net name="configuration_logic/i[1]"/>
        <net name="configuration_logic/i[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="135"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/test_data_int[31]"/>
        <net name="configuration_logic/test_data_int[30]"/>
        <net name="configuration_logic/test_data_int[29]"/>
        <net name="configuration_logic/test_data_int[28]"/>
        <net name="configuration_logic/test_data_int[27]"/>
        <net name="configuration_logic/test_data_int[26]"/>
        <net name="configuration_logic/test_data_int[25]"/>
        <net name="configuration_logic/test_data_int[24]"/>
        <net name="configuration_logic/test_data_int[23]"/>
        <net name="configuration_logic/test_data_int[22]"/>
        <net name="configuration_logic/test_data_int[21]"/>
        <net name="configuration_logic/test_data_int[20]"/>
        <net name="configuration_logic/test_data_int[19]"/>
        <net name="configuration_logic/test_data_int[18]"/>
        <net name="configuration_logic/test_data_int[17]"/>
        <net name="configuration_logic/test_data_int[16]"/>
        <net name="configuration_logic/test_data_int[15]"/>
        <net name="configuration_logic/test_data_int[14]"/>
        <net name="configuration_logic/test_data_int[13]"/>
        <net name="configuration_logic/test_data_int[12]"/>
        <net name="configuration_logic/test_data_int[11]"/>
        <net name="configuration_logic/test_data_int[10]"/>
        <net name="configuration_logic/test_data_int[9]"/>
        <net name="configuration_logic/test_data_int[8]"/>
        <net name="configuration_logic/test_data_int[7]"/>
        <net name="configuration_logic/test_data_int[6]"/>
        <net name="configuration_logic/test_data_int[5]"/>
        <net name="configuration_logic/test_data_int[4]"/>
        <net name="configuration_logic/test_data_int[3]"/>
        <net name="configuration_logic/test_data_int[2]"/>
        <net name="configuration_logic/test_data_int[1]"/>
        <net name="configuration_logic/test_data_int[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="167"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/j[7]"/>
        <net name="configuration_logic/j[6]"/>
        <net name="configuration_logic/j[5]"/>
        <net name="configuration_logic/j[4]"/>
        <net name="configuration_logic/j[3]"/>
        <net name="configuration_logic/j[2]"/>
        <net name="configuration_logic/j[1]"/>
        <net name="configuration_logic/j[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="175"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/counter[15]"/>
        <net name="configuration_logic/counter[14]"/>
        <net name="configuration_logic/counter[13]"/>
        <net name="configuration_logic/counter[12]"/>
        <net name="configuration_logic/counter[11]"/>
        <net name="configuration_logic/counter[10]"/>
        <net name="configuration_logic/counter[9]"/>
        <net name="configuration_logic/counter[8]"/>
        <net name="configuration_logic/counter[7]"/>
        <net name="configuration_logic/counter[6]"/>
        <net name="configuration_logic/counter[5]"/>
        <net name="configuration_logic/counter[4]"/>
        <net name="configuration_logic/counter[3]"/>
        <net name="configuration_logic/counter[2]"/>
        <net name="configuration_logic/counter[1]"/>
        <net name="configuration_logic/counter[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="191"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="8"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/k[7]"/>
        <net name="configuration_logic/k[6]"/>
        <net name="configuration_logic/k[5]"/>
        <net name="configuration_logic/k[4]"/>
        <net name="configuration_logic/k[3]"/>
        <net name="configuration_logic/k[2]"/>
        <net name="configuration_logic/k[1]"/>
        <net name="configuration_logic/k[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="199"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/dest_port[15]"/>
        <net name="configuration_logic/dest_port[14]"/>
        <net name="configuration_logic/dest_port[13]"/>
        <net name="configuration_logic/dest_port[12]"/>
        <net name="configuration_logic/dest_port[11]"/>
        <net name="configuration_logic/dest_port[10]"/>
        <net name="configuration_logic/dest_port[9]"/>
        <net name="configuration_logic/dest_port[8]"/>
        <net name="configuration_logic/dest_port[7]"/>
        <net name="configuration_logic/dest_port[6]"/>
        <net name="configuration_logic/dest_port[5]"/>
        <net name="configuration_logic/dest_port[4]"/>
        <net name="configuration_logic/dest_port[3]"/>
        <net name="configuration_logic/dest_port[2]"/>
        <net name="configuration_logic/dest_port[1]"/>
        <net name="configuration_logic/dest_port[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="215"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/DAQ_START_STOP[31]"/>
        <net name="configuration_logic/DAQ_START_STOP[30]"/>
        <net name="configuration_logic/DAQ_START_STOP[29]"/>
        <net name="configuration_logic/DAQ_START_STOP[28]"/>
        <net name="configuration_logic/DAQ_START_STOP[27]"/>
        <net name="configuration_logic/DAQ_START_STOP[26]"/>
        <net name="configuration_logic/DAQ_START_STOP[25]"/>
        <net name="configuration_logic/DAQ_START_STOP[24]"/>
        <net name="configuration_logic/DAQ_START_STOP[23]"/>
        <net name="configuration_logic/DAQ_START_STOP[22]"/>
        <net name="configuration_logic/DAQ_START_STOP[21]"/>
        <net name="configuration_logic/DAQ_START_STOP[20]"/>
        <net name="configuration_logic/DAQ_START_STOP[19]"/>
        <net name="configuration_logic/DAQ_START_STOP[18]"/>
        <net name="configuration_logic/DAQ_START_STOP[17]"/>
        <net name="configuration_logic/DAQ_START_STOP[16]"/>
        <net name="configuration_logic/DAQ_START_STOP[15]"/>
        <net name="configuration_logic/DAQ_START_STOP[14]"/>
        <net name="configuration_logic/DAQ_START_STOP[13]"/>
        <net name="configuration_logic/DAQ_START_STOP[12]"/>
        <net name="configuration_logic/DAQ_START_STOP[11]"/>
        <net name="configuration_logic/DAQ_START_STOP[10]"/>
        <net name="configuration_logic/DAQ_START_STOP[9]"/>
        <net name="configuration_logic/DAQ_START_STOP[8]"/>
        <net name="configuration_logic/DAQ_START_STOP[7]"/>
        <net name="configuration_logic/DAQ_START_STOP[6]"/>
        <net name="configuration_logic/DAQ_START_STOP[5]"/>
        <net name="configuration_logic/DAQ_START_STOP[4]"/>
        <net name="configuration_logic/DAQ_START_STOP[3]"/>
        <net name="configuration_logic/DAQ_START_STOP[2]"/>
        <net name="configuration_logic/DAQ_START_STOP[1]"/>
        <net name="configuration_logic/DAQ_START_STOP[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="247"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/&lt;const0>_1"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="248"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/&lt;const0>_2"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="249"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/&lt;const0>_3"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="250"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/&lt;const0>_4"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="251"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/&lt;const0>_5"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="252"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/&lt;const0>_6"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="253"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/&lt;const0>_7"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="254"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/&lt;const0>_8"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="configuration_logic/ila_conf_logic"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="255"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="configuration_logic/&lt;const0>"/>
      </nets>
    </probe>
  </probeset>
</probeData>
