{
  "List_of_Intrinsics": {
    "Basic_intrinsics": {
      "Vector_arithmetic": {
        "Add": {
          "intrinsics": [
            {
              "name": "vadd_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_s8"
            },
            {
              "name": "vaddq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_s8"
            },
            {
              "name": "vadd_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_s16"
            },
            {
              "name": "vaddq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_s16"
            },
            {
              "name": "vadd_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_s32"
            },
            {
              "name": "vaddq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_s32"
            },
            {
              "name": "vadd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_s64"
            },
            {
              "name": "vaddq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_s64"
            },
            {
              "name": "vadd_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_u8"
            },
            {
              "name": "vaddq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_u8"
            },
            {
              "name": "vadd_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_u16"
            },
            {
              "name": "vaddq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_u16"
            },
            {
              "name": "vadd_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_u32"
            },
            {
              "name": "vaddq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_u32"
            },
            {
              "name": "vadd_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_u64"
            },
            {
              "name": "vaddq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_u64"
            },
            {
              "name": "vadd_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_f32"
            },
            {
              "name": "vaddq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_f32"
            },
            {
              "name": "vadd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_f64"
            },
            {
              "name": "vaddq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_f64"
            },
            {
              "name": "vaddd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddd_s64"
            },
            {
              "name": "vaddd_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddd_u64"
            },
            {
              "name": "vaddl_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_s8"
            },
            {
              "name": "vaddl_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_s16"
            },
            {
              "name": "vaddl_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_s32"
            },
            {
              "name": "vaddl_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_u8"
            },
            {
              "name": "vaddl_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_u16"
            },
            {
              "name": "vaddl_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_u32"
            },
            {
              "name": "vaddl_high_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_high_s8"
            },
            {
              "name": "vaddl_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_high_s16"
            },
            {
              "name": "vaddl_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_high_s32"
            },
            {
              "name": "vaddl_high_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_high_u8"
            },
            {
              "name": "vaddl_high_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_high_u16"
            },
            {
              "name": "vaddl_high_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddl_high_u32"
            },
            {
              "name": "vaddw_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_s8"
            },
            {
              "name": "vaddw_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_s16"
            },
            {
              "name": "vaddw_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_s32"
            },
            {
              "name": "vaddw_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_u8"
            },
            {
              "name": "vaddw_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_u16"
            },
            {
              "name": "vaddw_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_u32"
            },
            {
              "name": "vaddw_high_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_high_s8"
            },
            {
              "name": "vaddw_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_high_s16"
            },
            {
              "name": "vaddw_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_high_s32"
            },
            {
              "name": "vaddw_high_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_high_u8"
            },
            {
              "name": "vaddw_high_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_high_u16"
            },
            {
              "name": "vaddw_high_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddw_high_u32"
            },
            {
              "name": "vhadd_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhadd_s8"
            },
            {
              "name": "vhaddq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhaddq_s8"
            },
            {
              "name": "vhadd_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhadd_s16"
            },
            {
              "name": "vhaddq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhaddq_s16"
            },
            {
              "name": "vhadd_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhadd_s32"
            },
            {
              "name": "vhaddq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhaddq_s32"
            },
            {
              "name": "vhadd_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhadd_u8"
            },
            {
              "name": "vhaddq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhaddq_u8"
            },
            {
              "name": "vhadd_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhadd_u16"
            },
            {
              "name": "vhaddq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhaddq_u16"
            },
            {
              "name": "vhadd_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhadd_u32"
            },
            {
              "name": "vhaddq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhaddq_u32"
            },
            {
              "name": "vrhadd_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhadd_s8"
            },
            {
              "name": "vrhaddq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhaddq_s8"
            },
            {
              "name": "vrhadd_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhadd_s16"
            },
            {
              "name": "vrhaddq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhaddq_s16"
            },
            {
              "name": "vrhadd_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhadd_s32"
            },
            {
              "name": "vrhaddq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhaddq_s32"
            },
            {
              "name": "vrhadd_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhadd_u8"
            },
            {
              "name": "vrhaddq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhaddq_u8"
            },
            {
              "name": "vrhadd_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhadd_u16"
            },
            {
              "name": "vrhaddq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhaddq_u16"
            },
            {
              "name": "vrhadd_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhadd_u32"
            },
            {
              "name": "vrhaddq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrhaddq_u32"
            },
            {
              "name": "vaddhn_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_s16"
            },
            {
              "name": "vaddhn_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_s32"
            },
            {
              "name": "vaddhn_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_s64"
            },
            {
              "name": "vaddhn_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_u16"
            },
            {
              "name": "vaddhn_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_u32"
            },
            {
              "name": "vaddhn_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_u64"
            },
            {
              "name": "vaddhn_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_high_s16"
            },
            {
              "name": "vaddhn_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_high_s32"
            },
            {
              "name": "vaddhn_high_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_high_s64"
            },
            {
              "name": "vaddhn_high_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_high_u16"
            },
            {
              "name": "vaddhn_high_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_high_u32"
            },
            {
              "name": "vaddhn_high_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddhn_high_u64"
            },
            {
              "name": "vraddhn_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_s16"
            },
            {
              "name": "vraddhn_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_s32"
            },
            {
              "name": "vraddhn_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_s64"
            },
            {
              "name": "vraddhn_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_u16"
            },
            {
              "name": "vraddhn_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_u32"
            },
            {
              "name": "vraddhn_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_u64"
            },
            {
              "name": "vraddhn_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_high_s16"
            },
            {
              "name": "vraddhn_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_high_s32"
            },
            {
              "name": "vraddhn_high_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_high_s64"
            },
            {
              "name": "vraddhn_high_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_high_u16"
            },
            {
              "name": "vraddhn_high_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_high_u32"
            },
            {
              "name": "vraddhn_high_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vraddhn_high_u64"
            },
            {
              "name": "vqadd_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_s8"
            },
            {
              "name": "vqaddq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_s8"
            },
            {
              "name": "vqadd_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_s16"
            },
            {
              "name": "vqaddq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_s16"
            },
            {
              "name": "vqadd_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_s32"
            },
            {
              "name": "vqaddq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_s32"
            },
            {
              "name": "vqadd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_s64"
            },
            {
              "name": "vqaddq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_s64"
            },
            {
              "name": "vqadd_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_u8"
            },
            {
              "name": "vqaddq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_u8"
            },
            {
              "name": "vqadd_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_u16"
            },
            {
              "name": "vqaddq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_u16"
            },
            {
              "name": "vqadd_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_u32"
            },
            {
              "name": "vqaddq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_u32"
            },
            {
              "name": "vqadd_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadd_u64"
            },
            {
              "name": "vqaddq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddq_u64"
            },
            {
              "name": "vqaddb_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddb_s8"
            },
            {
              "name": "vqaddh_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddh_s16"
            },
            {
              "name": "vqadds_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadds_s32"
            },
            {
              "name": "vqaddd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddd_s64"
            },
            {
              "name": "vqaddb_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddb_u8"
            },
            {
              "name": "vqaddh_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddh_u16"
            },
            {
              "name": "vqadds_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqadds_u32"
            },
            {
              "name": "vqaddd_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqaddd_u64"
            },
            {
              "name": "vuqadd_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqadd_s8"
            },
            {
              "name": "vuqaddq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqaddq_s8"
            },
            {
              "name": "vuqadd_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqadd_s16"
            },
            {
              "name": "vuqaddq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqaddq_s16"
            },
            {
              "name": "vuqadd_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqadd_s32"
            },
            {
              "name": "vuqaddq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqaddq_s32"
            },
            {
              "name": "vuqadd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqadd_s64"
            },
            {
              "name": "vuqaddq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqaddq_s64"
            },
            {
              "name": "vuqaddb_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqaddb_s8"
            },
            {
              "name": "vuqaddh_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqaddh_s16"
            },
            {
              "name": "vuqadds_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqadds_s32"
            },
            {
              "name": "vuqaddd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuqaddd_s64"
            },
            {
              "name": "vsqadd_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqadd_u8"
            },
            {
              "name": "vsqaddq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqaddq_u8"
            },
            {
              "name": "vsqadd_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqadd_u16"
            },
            {
              "name": "vsqaddq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqaddq_u16"
            },
            {
              "name": "vsqadd_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqadd_u32"
            },
            {
              "name": "vsqaddq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqaddq_u32"
            },
            {
              "name": "vsqadd_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqadd_u64"
            },
            {
              "name": "vsqaddq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqaddq_u64"
            },
            {
              "name": "vsqaddb_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqaddb_u8"
            },
            {
              "name": "vsqaddh_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqaddh_u16"
            },
            {
              "name": "vsqadds_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqadds_u32"
            },
            {
              "name": "vsqaddd_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqaddd_u64"
            }
          ]
        },
        "Multiply": {
          "intrinsics": [
            {
              "name": "vmul_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_s8"
            },
            {
              "name": "vmulq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_s8"
            },
            {
              "name": "vmul_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_s16"
            },
            {
              "name": "vmulq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_s16"
            },
            {
              "name": "vmul_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_s32"
            },
            {
              "name": "vmulq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_s32"
            },
            {
              "name": "vmul_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_u8"
            },
            {
              "name": "vmulq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_u8"
            },
            {
              "name": "vmul_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_u16"
            },
            {
              "name": "vmulq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_u16"
            },
            {
              "name": "vmul_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_u32"
            },
            {
              "name": "vmulq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_u32"
            },
            {
              "name": "vmul_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_f32"
            },
            {
              "name": "vmulq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_f32"
            },
            {
              "name": "vmul_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_f64"
            },
            {
              "name": "vmulq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_f64"
            },
            {
              "name": "vmull_high_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_u32"
            },
            {
              "name": "vmulx_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulx_f32"
            },
            {
              "name": "vmulxq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxq_f32"
            },
            {
              "name": "vmulx_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulx_f64"
            },
            {
              "name": "vmulxq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxq_f64"
            },
            {
              "name": "vmulxs_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxs_f32"
            },
            {
              "name": "vmulxd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxd_f64"
            },
            {
              "name": "vmulx_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulx_lane_f32"
            },
            {
              "name": "vmulxq_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxq_lane_f32"
            },
            {
              "name": "vmulx_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulx_lane_f64"
            },
            {
              "name": "vmulxq_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxq_lane_f64"
            },
            {
              "name": "vmulxs_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxs_lane_f32"
            },
            {
              "name": "vmulxd_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxd_lane_f64"
            },
            {
              "name": "vmulx_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulx_laneq_f32"
            },
            {
              "name": "vmulxq_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxq_laneq_f32"
            },
            {
              "name": "vmulx_laneq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulx_laneq_f64"
            },
            {
              "name": "vmulxq_laneq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxq_laneq_f64"
            },
            {
              "name": "vmulxs_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxs_laneq_f32"
            },
            {
              "name": "vmulxd_laneq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxd_laneq_f64"
            },
            {
              "name": "vmla_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_s8"
            },
            {
              "name": "vmlaq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_s8"
            },
            {
              "name": "vmla_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_s16"
            },
            {
              "name": "vmlaq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_s16"
            },
            {
              "name": "vmla_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_s32"
            },
            {
              "name": "vmlaq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_s32"
            },
            {
              "name": "vmla_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_u8"
            },
            {
              "name": "vmlaq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_u8"
            },
            {
              "name": "vmla_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_u16"
            },
            {
              "name": "vmlaq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_u16"
            },
            {
              "name": "vmla_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_u32"
            },
            {
              "name": "vmlaq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_u32"
            },
            {
              "name": "vmla_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_f32"
            },
            {
              "name": "vmlaq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_f32"
            },
            {
              "name": "vmla_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_f64"
            },
            {
              "name": "vmlaq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_f64"
            },
            {
              "name": "vmls_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_s8"
            },
            {
              "name": "vmlsq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_s8"
            },
            {
              "name": "vmls_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_s16"
            },
            {
              "name": "vmlsq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_s16"
            },
            {
              "name": "vmls_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_s32"
            },
            {
              "name": "vmlsq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_s32"
            },
            {
              "name": "vmls_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_u8"
            },
            {
              "name": "vmlsq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_u8"
            },
            {
              "name": "vmls_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_u16"
            },
            {
              "name": "vmlsq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_u16"
            },
            {
              "name": "vmls_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_u32"
            },
            {
              "name": "vmlsq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_u32"
            },
            {
              "name": "vmls_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_f32"
            },
            {
              "name": "vmlsq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_f32"
            },
            {
              "name": "vmls_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_f64"
            },
            {
              "name": "vmlsq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_f64"
            },
            {
              "name": "vmlal_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_s8"
            },
            {
              "name": "vmlal_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_s16"
            },
            {
              "name": "vmlal_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_s32"
            },
            {
              "name": "vmlal_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_u8"
            },
            {
              "name": "vmlal_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_u16"
            },
            {
              "name": "vmlal_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_u32"
            },
            {
              "name": "vmlal_high_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_s8"
            },
            {
              "name": "vmlal_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_s16"
            },
            {
              "name": "vmlal_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_s32"
            },
            {
              "name": "vmlal_high_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_u8"
            },
            {
              "name": "vmlal_high_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_u16"
            },
            {
              "name": "vmlal_high_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_u32"
            },
            {
              "name": "vmlsl_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_s8"
            },
            {
              "name": "vmlsl_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_s16"
            },
            {
              "name": "vmlsl_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_s32"
            },
            {
              "name": "vmlsl_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_u8"
            },
            {
              "name": "vmlsl_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_u16"
            },
            {
              "name": "vmlsl_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_u32"
            },
            {
              "name": "vmlsl_high_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_s8"
            },
            {
              "name": "vmlsl_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_s16"
            },
            {
              "name": "vmlsl_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_s32"
            },
            {
              "name": "vmlsl_high_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_u8"
            },
            {
              "name": "vmlsl_high_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_u16"
            },
            {
              "name": "vmlsl_high_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_u32"
            },
            {
              "name": "vfma_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_f32"
            },
            {
              "name": "vfmaq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_f32"
            },
            {
              "name": "vfma_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_f64"
            },
            {
              "name": "vfmaq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_f64"
            },
            {
              "name": "vfma_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_lane_f32"
            },
            {
              "name": "vfmaq_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_lane_f32"
            },
            {
              "name": "vfma_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_lane_f64"
            },
            {
              "name": "vfmaq_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_lane_f64"
            },
            {
              "name": "vfmas_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmas_lane_f32"
            },
            {
              "name": "vfmad_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmad_lane_f64"
            },
            {
              "name": "vfma_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_laneq_f32"
            },
            {
              "name": "vfmaq_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_laneq_f32"
            },
            {
              "name": "vfma_laneq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_laneq_f64"
            },
            {
              "name": "vfmaq_laneq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_laneq_f64"
            },
            {
              "name": "vfmas_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmas_laneq_f32"
            },
            {
              "name": "vfmad_laneq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmad_laneq_f64"
            },
            {
              "name": "vfms_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_f32"
            },
            {
              "name": "vfmsq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_f32"
            },
            {
              "name": "vfms_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_f64"
            },
            {
              "name": "vfmsq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_f64"
            },
            {
              "name": "vfms_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_lane_f32"
            },
            {
              "name": "vfmsq_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_lane_f32"
            },
            {
              "name": "vfms_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_lane_f64"
            },
            {
              "name": "vfmsq_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_lane_f64"
            },
            {
              "name": "vfmss_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmss_lane_f32"
            },
            {
              "name": "vfmsd_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsd_lane_f64"
            },
            {
              "name": "vfms_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_laneq_f32"
            },
            {
              "name": "vfmsq_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_laneq_f32"
            },
            {
              "name": "vfms_laneq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_laneq_f64"
            },
            {
              "name": "vfmsq_laneq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_laneq_f64"
            },
            {
              "name": "vfmss_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmss_laneq_f32"
            },
            {
              "name": "vfmsd_laneq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsd_laneq_f64"
            },
            {
              "name": "vqdmulh_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulh_s16"
            },
            {
              "name": "vqdmulhq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhq_s16"
            },
            {
              "name": "vqdmulh_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulh_s32"
            },
            {
              "name": "vqdmulhq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhq_s32"
            },
            {
              "name": "vqdmulhh_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhh_s16"
            },
            {
              "name": "vqdmulhs_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhs_s32"
            },
            {
              "name": "vqrdmulh_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulh_s16"
            },
            {
              "name": "vqrdmulhq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhq_s16"
            },
            {
              "name": "vqrdmulh_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulh_s32"
            },
            {
              "name": "vqrdmulhq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhq_s32"
            },
            {
              "name": "vqrdmulhh_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhh_s16"
            },
            {
              "name": "vqrdmulhs_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhs_s32"
            },
            {
              "name": "vqdmull_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_s16"
            },
            {
              "name": "vqdmull_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_s32"
            },
            {
              "name": "vqdmullh_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmullh_s16"
            },
            {
              "name": "vqdmulls_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulls_s32"
            },
            {
              "name": "vqdmull_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_high_s16"
            },
            {
              "name": "vqdmull_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_high_s32"
            },
            {
              "name": "vqdmlal_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_s16"
            },
            {
              "name": "vqdmlal_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_s32"
            },
            {
              "name": "vqdmlalh_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlalh_s16"
            },
            {
              "name": "vqdmlals_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlals_s32"
            },
            {
              "name": "vqdmlal_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_high_s16"
            },
            {
              "name": "vqdmlal_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_high_s32"
            },
            {
              "name": "vqdmlsl_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_s16"
            },
            {
              "name": "vqdmlsl_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_s32"
            },
            {
              "name": "vqdmlslh_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlslh_s16"
            },
            {
              "name": "vqdmlsls_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsls_s32"
            },
            {
              "name": "vqdmlsl_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_high_s16"
            },
            {
              "name": "vqdmlsl_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_high_s32"
            },
            {
              "name": "vqdmlal_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_lane_s16"
            },
            {
              "name": "vqdmlal_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_lane_s32"
            },
            {
              "name": "vqdmlalh_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlalh_lane_s16"
            },
            {
              "name": "vqdmlals_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlals_lane_s32"
            },
            {
              "name": "vqdmlal_high_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_high_lane_s16"
            },
            {
              "name": "vqdmlal_high_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_high_lane_s32"
            },
            {
              "name": "vqdmlal_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_laneq_s16"
            },
            {
              "name": "vqdmlal_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_laneq_s32"
            },
            {
              "name": "vqdmlalh_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlalh_laneq_s16"
            },
            {
              "name": "vqdmlals_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlals_laneq_s32"
            },
            {
              "name": "vqdmlal_high_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_high_laneq_s16"
            },
            {
              "name": "vqdmlal_high_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_high_laneq_s32"
            },
            {
              "name": "vqdmlsl_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_lane_s16"
            },
            {
              "name": "vqdmlsl_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_lane_s32"
            },
            {
              "name": "vqdmlslh_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlslh_lane_s16"
            },
            {
              "name": "vqdmlsls_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsls_lane_s32"
            },
            {
              "name": "vqdmlsl_high_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_high_lane_s16"
            },
            {
              "name": "vqdmlsl_high_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_high_lane_s32"
            },
            {
              "name": "vqdmlsl_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_laneq_s16"
            },
            {
              "name": "vqdmlsl_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_laneq_s32"
            },
            {
              "name": "vqdmlslh_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlslh_laneq_s16"
            },
            {
              "name": "vqdmlsls_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsls_laneq_s32"
            },
            {
              "name": "vqdmlsl_high_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_high_laneq_s16"
            },
            {
              "name": "vqdmlsl_high_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_high_laneq_s32"
            },
            {
              "name": "vmull_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_s8"
            },
            {
              "name": "vmull_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_s16"
            },
            {
              "name": "vmull_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_s32"
            },
            {
              "name": "vmull_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_u8"
            },
            {
              "name": "vmull_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_u16"
            },
            {
              "name": "vmull_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_u32"
            },
            {
              "name": "vmull_high_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_s8"
            },
            {
              "name": "vmull_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_s16"
            },
            {
              "name": "vmull_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_s32"
            },
            {
              "name": "vmull_high_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_u8"
            },
            {
              "name": "vmull_high_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_u16"
            },
            {
              "name": "vqdmull_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_n_s16"
            },
            {
              "name": "vqdmull_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_n_s32"
            },
            {
              "name": "vqdmull_high_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_high_n_s16"
            },
            {
              "name": "vqdmull_high_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_high_n_s32"
            },
            {
              "name": "vqdmull_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_lane_s16"
            },
            {
              "name": "vqdmull_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_lane_s32"
            },
            {
              "name": "vqdmullh_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmullh_lane_s16"
            },
            {
              "name": "vqdmulls_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulls_lane_s32"
            },
            {
              "name": "vqdmull_high_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_high_lane_s16"
            },
            {
              "name": "vqdmull_high_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_high_lane_s32"
            },
            {
              "name": "vqdmull_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_laneq_s16"
            },
            {
              "name": "vqdmull_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_laneq_s32"
            },
            {
              "name": "vqdmullh_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmullh_laneq_s16"
            },
            {
              "name": "vqdmulls_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulls_laneq_s32"
            },
            {
              "name": "vqdmull_high_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_high_laneq_s16"
            },
            {
              "name": "vqdmull_high_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmull_high_laneq_s32"
            },
            {
              "name": "vqdmulh_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulh_n_s16"
            },
            {
              "name": "vqdmulhq_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhq_n_s16"
            },
            {
              "name": "vqdmulh_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulh_n_s32"
            },
            {
              "name": "vqdmulhq_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhq_n_s32"
            },
            {
              "name": "vqdmulh_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulh_lane_s16"
            },
            {
              "name": "vqdmulhq_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhq_lane_s16"
            },
            {
              "name": "vqdmulh_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulh_lane_s32"
            },
            {
              "name": "vqdmulhq_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhq_lane_s32"
            },
            {
              "name": "vqdmulhh_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhh_lane_s16"
            },
            {
              "name": "vqdmulhs_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhs_lane_s32"
            },
            {
              "name": "vqdmulh_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulh_laneq_s16"
            },
            {
              "name": "vqdmulhq_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhq_laneq_s16"
            },
            {
              "name": "vqdmulh_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulh_laneq_s32"
            },
            {
              "name": "vqdmulhq_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhq_laneq_s32"
            },
            {
              "name": "vqdmulhh_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhh_laneq_s16"
            },
            {
              "name": "vqdmulhs_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmulhs_laneq_s32"
            },
            {
              "name": "vqrdmulh_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulh_n_s16"
            },
            {
              "name": "vqrdmulhq_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhq_n_s16"
            },
            {
              "name": "vqrdmulh_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulh_n_s32"
            },
            {
              "name": "vqrdmulhq_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhq_n_s32"
            },
            {
              "name": "vqrdmulh_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulh_lane_s16"
            },
            {
              "name": "vqrdmulhq_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhq_lane_s16"
            },
            {
              "name": "vqrdmulh_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulh_lane_s32"
            },
            {
              "name": "vqrdmulhq_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhq_lane_s32"
            },
            {
              "name": "vqrdmulhh_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhh_lane_s16"
            },
            {
              "name": "vqrdmulhs_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhs_lane_s32"
            },
            {
              "name": "vqrdmulh_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulh_laneq_s16"
            },
            {
              "name": "vqrdmulhq_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhq_laneq_s16"
            },
            {
              "name": "vqrdmulh_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulh_laneq_s32"
            },
            {
              "name": "vqrdmulhq_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhq_laneq_s32"
            },
            {
              "name": "vqrdmulhh_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhh_laneq_s16"
            },
            {
              "name": "vqrdmulhs_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmulhs_laneq_s32"
            },
            {
              "name": "vqdmlal_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_n_s16"
            },
            {
              "name": "vqdmlal_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_n_s32"
            },
            {
              "name": "vqdmlal_high_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_high_n_s16"
            },
            {
              "name": "vqdmlal_high_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlal_high_n_s32"
            },
            {
              "name": "vqdmlsl_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_n_s16"
            },
            {
              "name": "vqdmlsl_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_n_s32"
            },
            {
              "name": "vqdmlsl_high_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_high_n_s16"
            },
            {
              "name": "vqdmlsl_high_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqdmlsl_high_n_s32"
            }
          ]
        },
        "Polynomial": {
          "intrinsics": [
            {
              "name": "vmul_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_p8"
            },
            {
              "name": "vmulq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_p8"
            },
            {
              "name": "vmull_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_p8"
            },
            {
              "name": "vmull_high_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_p8"
            }
          ]
        },
        "Division": {
          "intrinsics": [
            {
              "name": "vdiv_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdiv_f32"
            },
            {
              "name": "vdivq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdivq_f32"
            },
            {
              "name": "vdiv_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdiv_f64"
            },
            {
              "name": "vdivq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdivq_f64"
            }
          ]
        },
        "Subtract": {
          "intrinsics": [
            {
              "name": "vsub_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_s8"
            },
            {
              "name": "vsubq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_s8"
            },
            {
              "name": "vsub_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_s16"
            },
            {
              "name": "vsubq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_s16"
            },
            {
              "name": "vsub_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_s32"
            },
            {
              "name": "vsubq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_s32"
            },
            {
              "name": "vsub_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_s64"
            },
            {
              "name": "vsubq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_s64"
            },
            {
              "name": "vsub_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_u8"
            },
            {
              "name": "vsubq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_u8"
            },
            {
              "name": "vsub_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_u16"
            },
            {
              "name": "vsubq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_u16"
            },
            {
              "name": "vsub_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_u32"
            },
            {
              "name": "vsubq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_u32"
            },
            {
              "name": "vsub_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_u64"
            },
            {
              "name": "vsubq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_u64"
            },
            {
              "name": "vsub_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_f32"
            },
            {
              "name": "vsubq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_f32"
            },
            {
              "name": "vsub_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_f64"
            },
            {
              "name": "vsubq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_f64"
            },
            {
              "name": "vsubd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubd_s64"
            },
            {
              "name": "vsubd_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubd_u64"
            },
            {
              "name": "vsubl_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_s8"
            },
            {
              "name": "vsubl_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_s16"
            },
            {
              "name": "vsubl_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_s32"
            },
            {
              "name": "vsubl_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_u8"
            },
            {
              "name": "vsubl_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_u16"
            },
            {
              "name": "vsubl_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_u32"
            },
            {
              "name": "vsubl_high_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_high_s8"
            },
            {
              "name": "vsubl_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_high_s16"
            },
            {
              "name": "vsubl_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_high_s32"
            },
            {
              "name": "vsubl_high_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_high_u8"
            },
            {
              "name": "vsubl_high_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_high_u16"
            },
            {
              "name": "vsubl_high_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubl_high_u32"
            },
            {
              "name": "vsubw_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_s8"
            },
            {
              "name": "vsubw_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_s16"
            },
            {
              "name": "vsubw_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_s32"
            },
            {
              "name": "vsubw_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_u8"
            },
            {
              "name": "vsubw_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_u16"
            },
            {
              "name": "vsubw_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_u32"
            },
            {
              "name": "vsubw_high_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_high_s8"
            },
            {
              "name": "vsubw_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_high_s16"
            },
            {
              "name": "vsubw_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_high_s32"
            },
            {
              "name": "vsubw_high_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_high_u8"
            },
            {
              "name": "vsubw_high_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_high_u16"
            },
            {
              "name": "vsubw_high_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubw_high_u32"
            },
            {
              "name": "vhsub_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsub_s8"
            },
            {
              "name": "vhsubq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsubq_s8"
            },
            {
              "name": "vhsub_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsub_s16"
            },
            {
              "name": "vhsubq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsubq_s16"
            },
            {
              "name": "vhsub_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsub_s32"
            },
            {
              "name": "vhsubq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsubq_s32"
            },
            {
              "name": "vhsub_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsub_u8"
            },
            {
              "name": "vhsubq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsubq_u8"
            },
            {
              "name": "vhsub_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsub_u16"
            },
            {
              "name": "vhsubq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsubq_u16"
            },
            {
              "name": "vhsub_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsub_u32"
            },
            {
              "name": "vhsubq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vhsubq_u32"
            },
            {
              "name": "vsubhn_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_s16"
            },
            {
              "name": "vsubhn_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_s32"
            },
            {
              "name": "vsubhn_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_s64"
            },
            {
              "name": "vsubhn_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_u16"
            },
            {
              "name": "vsubhn_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_u32"
            },
            {
              "name": "vsubhn_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_u64"
            },
            {
              "name": "vsubhn_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_high_s16"
            },
            {
              "name": "vsubhn_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_high_s32"
            },
            {
              "name": "vsubhn_high_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_high_s64"
            },
            {
              "name": "vsubhn_high_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_high_u16"
            },
            {
              "name": "vsubhn_high_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_high_u32"
            },
            {
              "name": "vsubhn_high_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubhn_high_u64"
            },
            {
              "name": "vrsubhn_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_s16"
            },
            {
              "name": "vrsubhn_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_s32"
            },
            {
              "name": "vrsubhn_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_s64"
            },
            {
              "name": "vrsubhn_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_u16"
            },
            {
              "name": "vrsubhn_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_u32"
            },
            {
              "name": "vrsubhn_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_u64"
            },
            {
              "name": "vrsubhn_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_high_s16"
            },
            {
              "name": "vrsubhn_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_high_s32"
            },
            {
              "name": "vrsubhn_high_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_high_s64"
            },
            {
              "name": "vrsubhn_high_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_high_u16"
            },
            {
              "name": "vrsubhn_high_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_high_u32"
            },
            {
              "name": "vrsubhn_high_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsubhn_high_u64"
            },
            {
              "name": "vqsub_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_s8"
            },
            {
              "name": "vqsubq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_s8"
            },
            {
              "name": "vqsub_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_s16"
            },
            {
              "name": "vqsubq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_s16"
            },
            {
              "name": "vqsub_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_s32"
            },
            {
              "name": "vqsubq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_s32"
            },
            {
              "name": "vqsub_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_s64"
            },
            {
              "name": "vqsubq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_s64"
            },
            {
              "name": "vqsub_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_u8"
            },
            {
              "name": "vqsubq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_u8"
            },
            {
              "name": "vqsub_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_u16"
            },
            {
              "name": "vqsubq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_u16"
            },
            {
              "name": "vqsub_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_u32"
            },
            {
              "name": "vqsubq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_u32"
            },
            {
              "name": "vqsub_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsub_u64"
            },
            {
              "name": "vqsubq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubq_u64"
            },
            {
              "name": "vqsubb_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubb_s8"
            },
            {
              "name": "vqsubh_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubh_s16"
            },
            {
              "name": "vqsubs_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubs_s32"
            },
            {
              "name": "vqsubd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubd_s64"
            },
            {
              "name": "vqsubb_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubb_u8"
            },
            {
              "name": "vqsubh_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubh_u16"
            },
            {
              "name": "vqsubs_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubs_u32"
            },
            {
              "name": "vqsubd_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqsubd_u64"
            }
          ]
        },
        "Absolute": {
          "intrinsics": [
            {
              "name": "vabd_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_s8"
            },
            {
              "name": "vabdq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_s8"
            },
            {
              "name": "vabd_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_s16"
            },
            {
              "name": "vabdq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_s16"
            },
            {
              "name": "vabd_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_s32"
            },
            {
              "name": "vabdq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_s32"
            },
            {
              "name": "vabd_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_u8"
            },
            {
              "name": "vabdq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_u8"
            },
            {
              "name": "vabd_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_u16"
            },
            {
              "name": "vabdq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_u16"
            },
            {
              "name": "vabd_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_u32"
            },
            {
              "name": "vabdq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_u32"
            },
            {
              "name": "vabd_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_f32"
            },
            {
              "name": "vabdq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_f32"
            },
            {
              "name": "vabd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_f64"
            },
            {
              "name": "vabdq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_f64"
            },
            {
              "name": "vabds_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabds_f32"
            },
            {
              "name": "vabdd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdd_f64"
            },
            {
              "name": "vabdl_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_s8"
            },
            {
              "name": "vabdl_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_s16"
            },
            {
              "name": "vabdl_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_s32"
            },
            {
              "name": "vabdl_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_u8"
            },
            {
              "name": "vabdl_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_u16"
            },
            {
              "name": "vabdl_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_u32"
            },
            {
              "name": "vabdl_high_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_high_s8"
            },
            {
              "name": "vabdl_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_high_s16"
            },
            {
              "name": "vabdl_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_high_s32"
            },
            {
              "name": "vabdl_high_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_high_u8"
            },
            {
              "name": "vabdl_high_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_high_u16"
            },
            {
              "name": "vabdl_high_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdl_high_u32"
            },
            {
              "name": "vaba_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaba_s8"
            },
            {
              "name": "vabaq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabaq_s8"
            },
            {
              "name": "vaba_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaba_s16"
            },
            {
              "name": "vabaq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabaq_s16"
            },
            {
              "name": "vaba_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaba_s32"
            },
            {
              "name": "vabaq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabaq_s32"
            },
            {
              "name": "vaba_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaba_u8"
            },
            {
              "name": "vabaq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabaq_u8"
            },
            {
              "name": "vaba_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaba_u16"
            },
            {
              "name": "vabaq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabaq_u16"
            },
            {
              "name": "vaba_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaba_u32"
            },
            {
              "name": "vabaq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabaq_u32"
            },
            {
              "name": "vabal_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_s8"
            },
            {
              "name": "vabal_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_s16"
            },
            {
              "name": "vabal_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_s32"
            },
            {
              "name": "vabal_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_u8"
            },
            {
              "name": "vabal_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_u16"
            },
            {
              "name": "vabal_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_u32"
            },
            {
              "name": "vabal_high_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_high_s8"
            },
            {
              "name": "vabal_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_high_s16"
            },
            {
              "name": "vabal_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_high_s32"
            },
            {
              "name": "vabal_high_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_high_u8"
            },
            {
              "name": "vabal_high_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_high_u16"
            },
            {
              "name": "vabal_high_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabal_high_u32"
            },
            {
              "name": "vabs_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabs_s8"
            },
            {
              "name": "vabsq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_s8"
            },
            {
              "name": "vabs_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabs_s16"
            },
            {
              "name": "vabsq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_s16"
            },
            {
              "name": "vabs_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabs_s32"
            },
            {
              "name": "vabsq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_s32"
            },
            {
              "name": "vabs_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabs_f32"
            },
            {
              "name": "vabsq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_f32"
            },
            {
              "name": "vabs_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabs_s64"
            },
            {
              "name": "vabsd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsd_s64"
            },
            {
              "name": "vabsq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_s64"
            },
            {
              "name": "vabs_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabs_f64"
            },
            {
              "name": "vabsq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_f64"
            },
            {
              "name": "vqabs_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabs_s8"
            },
            {
              "name": "vqabsq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabsq_s8"
            },
            {
              "name": "vqabs_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabs_s16"
            },
            {
              "name": "vqabsq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabsq_s16"
            },
            {
              "name": "vqabs_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabs_s32"
            },
            {
              "name": "vqabsq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabsq_s32"
            },
            {
              "name": "vqabs_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabs_s64"
            },
            {
              "name": "vqabsq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabsq_s64"
            },
            {
              "name": "vqabsb_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabsb_s8"
            },
            {
              "name": "vqabsh_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabsh_s16"
            },
            {
              "name": "vqabss_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabss_s32"
            },
            {
              "name": "vqabsd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqabsd_s64"
            },
            {
              "name": "vamax_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vamax_f16"
            },
            {
              "name": "vamaxq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vamaxq_f16"
            },
            {
              "name": "vamax_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vamax_f32"
            },
            {
              "name": "vamaxq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vamaxq_f32"
            },
            {
              "name": "vamaxq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vamaxq_f64"
            },
            {
              "name": "vamin_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vamin_f16"
            },
            {
              "name": "vaminq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaminq_f16"
            },
            {
              "name": "vamin_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vamin_f32"
            },
            {
              "name": "vaminq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaminq_f32"
            },
            {
              "name": "vaminq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaminq_f64"
            }
          ]
        },
        "Maximum": {
          "intrinsics": [
            {
              "name": "vmax_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_s8"
            },
            {
              "name": "vmaxq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_s8"
            },
            {
              "name": "vmax_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_s16"
            },
            {
              "name": "vmaxq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_s16"
            },
            {
              "name": "vmax_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_s32"
            },
            {
              "name": "vmaxq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_s32"
            },
            {
              "name": "vmax_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_u8"
            },
            {
              "name": "vmaxq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_u8"
            },
            {
              "name": "vmax_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_u16"
            },
            {
              "name": "vmaxq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_u16"
            },
            {
              "name": "vmax_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_u32"
            },
            {
              "name": "vmaxq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_u32"
            },
            {
              "name": "vmax_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_f32"
            },
            {
              "name": "vmaxq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_f32"
            },
            {
              "name": "vmax_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_f64"
            },
            {
              "name": "vmaxq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_f64"
            }
          ]
        },
        "Minimum": {
          "intrinsics": [
            {
              "name": "vmin_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_s8"
            },
            {
              "name": "vminq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_s8"
            },
            {
              "name": "vmin_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_s16"
            },
            {
              "name": "vminq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_s16"
            },
            {
              "name": "vmin_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_s32"
            },
            {
              "name": "vminq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_s32"
            },
            {
              "name": "vmin_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_u8"
            },
            {
              "name": "vminq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_u8"
            },
            {
              "name": "vmin_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_u16"
            },
            {
              "name": "vminq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_u16"
            },
            {
              "name": "vmin_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_u32"
            },
            {
              "name": "vminq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_u32"
            },
            {
              "name": "vmin_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_f32"
            },
            {
              "name": "vminq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_f32"
            },
            {
              "name": "vmin_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_f64"
            },
            {
              "name": "vminq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_f64"
            },
            {
              "name": "vmaxnm_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnm_f32"
            },
            {
              "name": "vmaxnmq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnmq_f32"
            },
            {
              "name": "vmaxnm_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnm_f64"
            },
            {
              "name": "vmaxnmq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnmq_f64"
            },
            {
              "name": "vminnm_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnm_f32"
            },
            {
              "name": "vminnmq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnmq_f32"
            },
            {
              "name": "vminnm_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnm_f64"
            },
            {
              "name": "vminnmq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnmq_f64"
            }
          ]
        },
        "Rounding": {
          "intrinsics": [
            {
              "name": "vrnd_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd_f32"
            },
            {
              "name": "vrndq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndq_f32"
            },
            {
              "name": "vrnd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd_f64"
            },
            {
              "name": "vrndq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndq_f64"
            },
            {
              "name": "vrndn_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndn_f32"
            },
            {
              "name": "vrndnq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndnq_f32"
            },
            {
              "name": "vrndn_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndn_f64"
            },
            {
              "name": "vrndnq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndnq_f64"
            },
            {
              "name": "vrndns_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndns_f32"
            },
            {
              "name": "vrndm_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndm_f32"
            },
            {
              "name": "vrndmq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndmq_f32"
            },
            {
              "name": "vrndm_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndm_f64"
            },
            {
              "name": "vrndmq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndmq_f64"
            },
            {
              "name": "vrndp_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndp_f32"
            },
            {
              "name": "vrndpq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndpq_f32"
            },
            {
              "name": "vrndp_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndp_f64"
            },
            {
              "name": "vrndpq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndpq_f64"
            },
            {
              "name": "vrnda_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnda_f32"
            },
            {
              "name": "vrndaq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndaq_f32"
            },
            {
              "name": "vrnda_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnda_f64"
            },
            {
              "name": "vrndaq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndaq_f64"
            },
            {
              "name": "vrndi_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndi_f32"
            },
            {
              "name": "vrndiq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndiq_f32"
            },
            {
              "name": "vrndi_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndi_f64"
            },
            {
              "name": "vrndiq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndiq_f64"
            },
            {
              "name": "vrndx_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndx_f32"
            },
            {
              "name": "vrndxq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndxq_f32"
            },
            {
              "name": "vrndx_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndx_f64"
            },
            {
              "name": "vrndxq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndxq_f64"
            }
          ]
        },
        "Reciprocal": {
          "intrinsics": [
            {
              "name": "vrecpe_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpe_u32"
            },
            {
              "name": "vrecpeq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpeq_u32"
            },
            {
              "name": "vrecpe_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpe_f32"
            },
            {
              "name": "vrecpeq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpeq_f32"
            },
            {
              "name": "vrecpe_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpe_f64"
            },
            {
              "name": "vrecpeq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpeq_f64"
            },
            {
              "name": "vrecpes_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpes_f32"
            },
            {
              "name": "vrecped_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecped_f64"
            },
            {
              "name": "vrecps_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecps_f32"
            },
            {
              "name": "vrecpsq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpsq_f32"
            },
            {
              "name": "vrecps_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecps_f64"
            },
            {
              "name": "vrecpsq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpsq_f64"
            },
            {
              "name": "vrecpss_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpss_f32"
            },
            {
              "name": "vrecpsd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpsd_f64"
            },
            {
              "name": "vrsqrte_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrte_u32"
            },
            {
              "name": "vrsqrteq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrteq_u32"
            },
            {
              "name": "vrsqrte_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrte_f32"
            },
            {
              "name": "vrsqrteq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrteq_f32"
            },
            {
              "name": "vrsqrte_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrte_f64"
            },
            {
              "name": "vrsqrteq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrteq_f64"
            },
            {
              "name": "vrsqrtes_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrtes_f32"
            },
            {
              "name": "vrsqrted_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrted_f64"
            },
            {
              "name": "vrsqrts_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrts_f32"
            },
            {
              "name": "vrsqrtsq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrtsq_f32"
            },
            {
              "name": "vrsqrts_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrts_f64"
            },
            {
              "name": "vrsqrtsq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrtsq_f64"
            },
            {
              "name": "vrsqrtss_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrtss_f32"
            },
            {
              "name": "vrsqrtsd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrtsd_f64"
            },
            {
              "name": "vrecpxs_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpxs_f32"
            },
            {
              "name": "vrecpxd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpxd_f64"
            }
          ]
        },
        "Square_root": {
          "intrinsics": [
            {
              "name": "vsqrt_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqrt_f32"
            },
            {
              "name": "vsqrtq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqrtq_f32"
            },
            {
              "name": "vsqrt_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqrt_f64"
            },
            {
              "name": "vsqrtq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqrtq_f64"
            }
          ]
        },
        "Pairwise_arithmetic": {
          "intrinsics": [
            {
              "name": "vpadd_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_s8"
            },
            {
              "name": "vpadd_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_s16"
            },
            {
              "name": "vpadd_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_s32"
            },
            {
              "name": "vpadd_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_u8"
            },
            {
              "name": "vpadd_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_u16"
            },
            {
              "name": "vpadd_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_u32"
            },
            {
              "name": "vpadd_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_f32"
            },
            {
              "name": "vpaddq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_s8"
            },
            {
              "name": "vpaddq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_s16"
            },
            {
              "name": "vpaddq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_s32"
            },
            {
              "name": "vpaddq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_s64"
            },
            {
              "name": "vpaddq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_u8"
            },
            {
              "name": "vpaddq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_u16"
            },
            {
              "name": "vpaddq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_u32"
            },
            {
              "name": "vpaddq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_u64"
            },
            {
              "name": "vpaddq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_f32"
            },
            {
              "name": "vpaddq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_f64"
            },
            {
              "name": "vpaddd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddd_s64"
            },
            {
              "name": "vpaddd_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddd_u64"
            },
            {
              "name": "vpadds_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadds_f32"
            },
            {
              "name": "vpaddd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddd_f64"
            },
            {
              "name": "vpaddl_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddl_s8"
            },
            {
              "name": "vpaddlq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddlq_s8"
            },
            {
              "name": "vpaddl_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddl_s16"
            },
            {
              "name": "vpaddlq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddlq_s16"
            },
            {
              "name": "vpaddl_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddl_s32"
            },
            {
              "name": "vpaddlq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddlq_s32"
            },
            {
              "name": "vpaddl_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddl_u8"
            },
            {
              "name": "vpaddlq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddlq_u8"
            },
            {
              "name": "vpaddl_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddl_u16"
            },
            {
              "name": "vpaddlq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddlq_u16"
            },
            {
              "name": "vpaddl_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddl_u32"
            },
            {
              "name": "vpaddlq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddlq_u32"
            },
            {
              "name": "vpadal_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadal_s8"
            },
            {
              "name": "vpadalq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadalq_s8"
            },
            {
              "name": "vpadal_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadal_s16"
            },
            {
              "name": "vpadalq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadalq_s16"
            },
            {
              "name": "vpadal_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadal_s32"
            },
            {
              "name": "vpadalq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadalq_s32"
            },
            {
              "name": "vpadal_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadal_u8"
            },
            {
              "name": "vpadalq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadalq_u8"
            },
            {
              "name": "vpadal_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadal_u16"
            },
            {
              "name": "vpadalq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadalq_u16"
            },
            {
              "name": "vpadal_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadal_u32"
            },
            {
              "name": "vpadalq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadalq_u32"
            },
            {
              "name": "vpmax_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_s8"
            },
            {
              "name": "vpmax_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_s16"
            },
            {
              "name": "vpmax_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_s32"
            },
            {
              "name": "vpmax_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_u8"
            },
            {
              "name": "vpmax_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_u16"
            },
            {
              "name": "vpmax_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_u32"
            },
            {
              "name": "vpmax_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_f32"
            },
            {
              "name": "vpmaxq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxq_s8"
            },
            {
              "name": "vpmaxq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxq_s16"
            },
            {
              "name": "vpmaxq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxq_s32"
            },
            {
              "name": "vpmaxq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxq_u8"
            },
            {
              "name": "vpmaxq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxq_u16"
            },
            {
              "name": "vpmaxq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxq_u32"
            },
            {
              "name": "vpmaxq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxq_f32"
            },
            {
              "name": "vpmaxq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxq_f64"
            },
            {
              "name": "vpmaxs_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxs_f32"
            },
            {
              "name": "vpmaxqd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxqd_f64"
            },
            {
              "name": "vpmaxnms_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxnms_f32"
            },
            {
              "name": "vpmaxnmqd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxnmqd_f64"
            },
            {
              "name": "vpmin_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_s8"
            },
            {
              "name": "vpmin_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_s16"
            },
            {
              "name": "vpmin_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_s32"
            },
            {
              "name": "vpmin_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_u8"
            },
            {
              "name": "vpmin_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_u16"
            },
            {
              "name": "vpmin_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_u32"
            },
            {
              "name": "vpmin_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_f32"
            },
            {
              "name": "vpminq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminq_s8"
            },
            {
              "name": "vpminq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminq_s16"
            },
            {
              "name": "vpminq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminq_s32"
            },
            {
              "name": "vpminq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminq_u8"
            },
            {
              "name": "vpminq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminq_u16"
            },
            {
              "name": "vpminq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminq_u32"
            },
            {
              "name": "vpminq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminq_f32"
            },
            {
              "name": "vpminq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminq_f64"
            },
            {
              "name": "vpmins_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmins_f32"
            },
            {
              "name": "vpmaxnm_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxnm_f32"
            },
            {
              "name": "vpmaxnmq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxnmq_f32"
            },
            {
              "name": "vpmaxnmq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxnmq_f64"
            },
            {
              "name": "vpminnm_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminnm_f32"
            },
            {
              "name": "vpminnmq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminnmq_f32"
            },
            {
              "name": "vpminnmq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminnmq_f64"
            },
            {
              "name": "vpminqd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminqd_f64"
            },
            {
              "name": "vpminnms_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminnms_f32"
            },
            {
              "name": "vpminnmqd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminnmqd_f64"
            }
          ]
        },
        "Across_vector_arithmetic": {
          "intrinsics": [
            {
              "name": "vaddv_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddv_s8"
            },
            {
              "name": "vaddvq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_s8"
            },
            {
              "name": "vaddv_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddv_s16"
            },
            {
              "name": "vaddvq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_s16"
            },
            {
              "name": "vaddv_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddv_s32"
            },
            {
              "name": "vaddvq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_s32"
            },
            {
              "name": "vaddvq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_s64"
            },
            {
              "name": "vaddv_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddv_u8"
            },
            {
              "name": "vaddvq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_u8"
            },
            {
              "name": "vaddv_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddv_u16"
            },
            {
              "name": "vaddvq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_u16"
            },
            {
              "name": "vaddv_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddv_u32"
            },
            {
              "name": "vaddvq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_u32"
            },
            {
              "name": "vaddvq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_u64"
            },
            {
              "name": "vaddv_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddv_f32"
            },
            {
              "name": "vaddvq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_f32"
            },
            {
              "name": "vaddvq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddvq_f64"
            },
            {
              "name": "vaddlv_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlv_s8"
            },
            {
              "name": "vaddlvq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlvq_s8"
            },
            {
              "name": "vaddlv_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlv_s16"
            },
            {
              "name": "vaddlvq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlvq_s16"
            },
            {
              "name": "vaddlv_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlv_s32"
            },
            {
              "name": "vaddlvq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlvq_s32"
            },
            {
              "name": "vaddlv_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlv_u8"
            },
            {
              "name": "vaddlvq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlvq_u8"
            },
            {
              "name": "vaddlv_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlv_u16"
            },
            {
              "name": "vaddlvq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlvq_u16"
            },
            {
              "name": "vaddlv_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlv_u32"
            },
            {
              "name": "vaddlvq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddlvq_u32"
            },
            {
              "name": "vmaxv_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxv_s8"
            },
            {
              "name": "vmaxvq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxvq_s8"
            },
            {
              "name": "vmaxv_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxv_s16"
            },
            {
              "name": "vmaxvq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxvq_s16"
            },
            {
              "name": "vmaxv_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxv_s32"
            },
            {
              "name": "vmaxvq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxvq_s32"
            },
            {
              "name": "vmaxv_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxv_u8"
            },
            {
              "name": "vmaxvq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxvq_u8"
            },
            {
              "name": "vmaxv_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxv_u16"
            },
            {
              "name": "vmaxvq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxvq_u16"
            },
            {
              "name": "vmaxv_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxv_u32"
            },
            {
              "name": "vmaxvq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxvq_u32"
            },
            {
              "name": "vmaxv_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxv_f32"
            },
            {
              "name": "vmaxvq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxvq_f32"
            },
            {
              "name": "vmaxvq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxvq_f64"
            },
            {
              "name": "vminv_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminv_s8"
            },
            {
              "name": "vminvq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminvq_s8"
            },
            {
              "name": "vminv_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminv_s16"
            },
            {
              "name": "vminvq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminvq_s16"
            },
            {
              "name": "vminv_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminv_s32"
            },
            {
              "name": "vminvq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminvq_s32"
            },
            {
              "name": "vminv_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminv_u8"
            },
            {
              "name": "vminvq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminvq_u8"
            },
            {
              "name": "vminv_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminv_u16"
            },
            {
              "name": "vminvq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminvq_u16"
            },
            {
              "name": "vminv_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminv_u32"
            },
            {
              "name": "vminvq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminvq_u32"
            },
            {
              "name": "vminv_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminv_f32"
            },
            {
              "name": "vminvq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminvq_f32"
            },
            {
              "name": "vminvq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminvq_f64"
            },
            {
              "name": "vmaxnmv_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnmv_f32"
            },
            {
              "name": "vmaxnmvq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnmvq_f32"
            },
            {
              "name": "vmaxnmvq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnmvq_f64"
            },
            {
              "name": "vminnmv_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnmv_f32"
            },
            {
              "name": "vminnmvq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnmvq_f32"
            },
            {
              "name": "vminnmvq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnmvq_f64"
            }
          ]
        }
      },
      "Compare": {
        "Bitwise_equal": {
          "intrinsics": [
            {
              "name": "vceq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_s8"
            },
            {
              "name": "vceqq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_s8"
            },
            {
              "name": "vceq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_s16"
            },
            {
              "name": "vceqq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_s16"
            },
            {
              "name": "vceq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_s32"
            },
            {
              "name": "vceqq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_s32"
            },
            {
              "name": "vceq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_u8"
            },
            {
              "name": "vceqq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_u8"
            },
            {
              "name": "vceq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_u16"
            },
            {
              "name": "vceqq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_u16"
            },
            {
              "name": "vceq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_u32"
            },
            {
              "name": "vceqq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_u32"
            },
            {
              "name": "vceq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_f32"
            },
            {
              "name": "vceqq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_f32"
            },
            {
              "name": "vceq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_p8"
            },
            {
              "name": "vceqq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_p8"
            },
            {
              "name": "vceq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_s64"
            },
            {
              "name": "vceqq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_s64"
            },
            {
              "name": "vceq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_u64"
            },
            {
              "name": "vceqq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_u64"
            },
            {
              "name": "vceq_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_p64"
            },
            {
              "name": "vceqq_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_p64"
            },
            {
              "name": "vceq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_f64"
            },
            {
              "name": "vceqq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_f64"
            },
            {
              "name": "vceqd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqd_s64"
            },
            {
              "name": "vceqd_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqd_u64"
            },
            {
              "name": "vceqs_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqs_f32"
            },
            {
              "name": "vceqd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqd_f64"
            }
          ]
        },
        "Bitwise_equal_to_zero": {
          "intrinsics": [
            {
              "name": "vceqz_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_s8"
            },
            {
              "name": "vceqzq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_s8"
            },
            {
              "name": "vceqz_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_s16"
            },
            {
              "name": "vceqzq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_s16"
            },
            {
              "name": "vceqz_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_s32"
            },
            {
              "name": "vceqzq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_s32"
            },
            {
              "name": "vceqz_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_u8"
            },
            {
              "name": "vceqzq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_u8"
            },
            {
              "name": "vceqz_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_u16"
            },
            {
              "name": "vceqzq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_u16"
            },
            {
              "name": "vceqz_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_u32"
            },
            {
              "name": "vceqzq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_u32"
            },
            {
              "name": "vceqz_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_f32"
            },
            {
              "name": "vceqzq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_f32"
            },
            {
              "name": "vceqz_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_p8"
            },
            {
              "name": "vceqzq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_p8"
            },
            {
              "name": "vceqz_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_s64"
            },
            {
              "name": "vceqzq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_s64"
            },
            {
              "name": "vceqz_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_u64"
            },
            {
              "name": "vceqzq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_u64"
            },
            {
              "name": "vceqz_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_p64"
            },
            {
              "name": "vceqzq_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_p64"
            },
            {
              "name": "vceqz_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_f64"
            },
            {
              "name": "vceqzq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_f64"
            },
            {
              "name": "vceqzd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzd_s64"
            },
            {
              "name": "vceqzd_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzd_u64"
            },
            {
              "name": "vceqzs_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzs_f32"
            },
            {
              "name": "vceqzd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzd_f64"
            }
          ]
        },
        "Greater_than_or_equal_to": {
          "intrinsics": [
            {
              "name": "vcge_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_s8"
            },
            {
              "name": "vcgeq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_s8"
            },
            {
              "name": "vcge_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_s16"
            },
            {
              "name": "vcgeq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_s16"
            },
            {
              "name": "vcge_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_s32"
            },
            {
              "name": "vcgeq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_s32"
            },
            {
              "name": "vcge_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_u8"
            },
            {
              "name": "vcgeq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_u8"
            },
            {
              "name": "vcge_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_u16"
            },
            {
              "name": "vcgeq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_u16"
            },
            {
              "name": "vcge_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_u32"
            },
            {
              "name": "vcgeq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_u32"
            },
            {
              "name": "vcge_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_f32"
            },
            {
              "name": "vcgeq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_f32"
            },
            {
              "name": "vcge_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_s64"
            },
            {
              "name": "vcgeq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_s64"
            },
            {
              "name": "vcge_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_u64"
            },
            {
              "name": "vcgeq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_u64"
            },
            {
              "name": "vcge_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_f64"
            },
            {
              "name": "vcgeq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_f64"
            },
            {
              "name": "vcged_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcged_s64"
            },
            {
              "name": "vcged_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcged_u64"
            },
            {
              "name": "vcges_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcges_f32"
            },
            {
              "name": "vcged_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcged_f64"
            },
            {
              "name": "vcgez_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgez_s8"
            },
            {
              "name": "vcgezq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezq_s8"
            },
            {
              "name": "vcgez_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgez_s16"
            },
            {
              "name": "vcgezq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezq_s16"
            },
            {
              "name": "vcgez_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgez_s32"
            },
            {
              "name": "vcgezq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezq_s32"
            },
            {
              "name": "vcgez_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgez_s64"
            },
            {
              "name": "vcgezq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezq_s64"
            },
            {
              "name": "vcgez_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgez_f32"
            },
            {
              "name": "vcgezq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezq_f32"
            },
            {
              "name": "vcgez_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgez_f64"
            },
            {
              "name": "vcgezq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezq_f64"
            },
            {
              "name": "vcgezd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezd_s64"
            },
            {
              "name": "vcgezs_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezs_f32"
            },
            {
              "name": "vcgezd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezd_f64"
            }
          ]
        },
        "Less_than_or_equal_to": {
          "intrinsics": [
            {
              "name": "vcle_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_s8"
            },
            {
              "name": "vcleq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_s8"
            },
            {
              "name": "vcle_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_s16"
            },
            {
              "name": "vcleq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_s16"
            },
            {
              "name": "vcle_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_s32"
            },
            {
              "name": "vcleq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_s32"
            },
            {
              "name": "vcle_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_u8"
            },
            {
              "name": "vcleq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_u8"
            },
            {
              "name": "vcle_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_u16"
            },
            {
              "name": "vcleq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_u16"
            },
            {
              "name": "vcle_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_u32"
            },
            {
              "name": "vcleq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_u32"
            },
            {
              "name": "vcle_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_f32"
            },
            {
              "name": "vcleq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_f32"
            },
            {
              "name": "vcle_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_s64"
            },
            {
              "name": "vcleq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_s64"
            },
            {
              "name": "vcle_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_u64"
            },
            {
              "name": "vcleq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_u64"
            },
            {
              "name": "vcle_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_f64"
            },
            {
              "name": "vcleq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_f64"
            },
            {
              "name": "vcled_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcled_s64"
            },
            {
              "name": "vcled_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcled_u64"
            },
            {
              "name": "vcles_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcles_f32"
            },
            {
              "name": "vcled_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcled_f64"
            },
            {
              "name": "vclez_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclez_s8"
            },
            {
              "name": "vclezq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezq_s8"
            },
            {
              "name": "vclez_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclez_s16"
            },
            {
              "name": "vclezq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezq_s16"
            },
            {
              "name": "vclez_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclez_s32"
            },
            {
              "name": "vclezq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezq_s32"
            },
            {
              "name": "vclez_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclez_s64"
            },
            {
              "name": "vclezq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezq_s64"
            },
            {
              "name": "vclez_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclez_f32"
            },
            {
              "name": "vclezq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezq_f32"
            },
            {
              "name": "vclez_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclez_f64"
            },
            {
              "name": "vclezq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezq_f64"
            },
            {
              "name": "vclezd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezd_s64"
            },
            {
              "name": "vclezs_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezs_f32"
            },
            {
              "name": "vclezd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezd_f64"
            }
          ]
        },
        "Greater_than": {
          "intrinsics": [
            {
              "name": "vcgt_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_s8"
            },
            {
              "name": "vcgtq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_s8"
            },
            {
              "name": "vcgt_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_s16"
            },
            {
              "name": "vcgtq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_s16"
            },
            {
              "name": "vcgt_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_s32"
            },
            {
              "name": "vcgtq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_s32"
            },
            {
              "name": "vcgt_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_u8"
            },
            {
              "name": "vcgtq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_u8"
            },
            {
              "name": "vcgt_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_u16"
            },
            {
              "name": "vcgtq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_u16"
            },
            {
              "name": "vcgt_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_u32"
            },
            {
              "name": "vcgtq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_u32"
            },
            {
              "name": "vcgt_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_f32"
            },
            {
              "name": "vcgtq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_f32"
            },
            {
              "name": "vcgt_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_s64"
            },
            {
              "name": "vcgtq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_s64"
            },
            {
              "name": "vcgt_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_u64"
            },
            {
              "name": "vcgtq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_u64"
            },
            {
              "name": "vcgt_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_f64"
            },
            {
              "name": "vcgtq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_f64"
            },
            {
              "name": "vcgtd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtd_s64"
            },
            {
              "name": "vcgtd_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtd_u64"
            },
            {
              "name": "vcgts_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgts_f32"
            },
            {
              "name": "vcgtd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtd_f64"
            },
            {
              "name": "vcgtz_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtz_s8"
            },
            {
              "name": "vcgtzq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzq_s8"
            },
            {
              "name": "vcgtz_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtz_s16"
            },
            {
              "name": "vcgtzq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzq_s16"
            },
            {
              "name": "vcgtz_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtz_s32"
            },
            {
              "name": "vcgtzq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzq_s32"
            },
            {
              "name": "vcgtz_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtz_s64"
            },
            {
              "name": "vcgtzq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzq_s64"
            },
            {
              "name": "vcgtz_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtz_f32"
            },
            {
              "name": "vcgtzq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzq_f32"
            },
            {
              "name": "vcgtz_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtz_f64"
            },
            {
              "name": "vcgtzq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzq_f64"
            },
            {
              "name": "vcgtzd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzd_s64"
            },
            {
              "name": "vcgtzs_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzs_f32"
            },
            {
              "name": "vcgtzd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzd_f64"
            }
          ]
        },
        "Less_than": {
          "intrinsics": [
            {
              "name": "vclt_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_s8"
            },
            {
              "name": "vcltq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_s8"
            },
            {
              "name": "vclt_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_s16"
            },
            {
              "name": "vcltq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_s16"
            },
            {
              "name": "vclt_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_s32"
            },
            {
              "name": "vcltq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_s32"
            },
            {
              "name": "vclt_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_u8"
            },
            {
              "name": "vcltq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_u8"
            },
            {
              "name": "vclt_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_u16"
            },
            {
              "name": "vcltq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_u16"
            },
            {
              "name": "vclt_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_u32"
            },
            {
              "name": "vcltq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_u32"
            },
            {
              "name": "vclt_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_f32"
            },
            {
              "name": "vcltq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_f32"
            },
            {
              "name": "vclt_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_s64"
            },
            {
              "name": "vcltq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_s64"
            },
            {
              "name": "vclt_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_u64"
            },
            {
              "name": "vcltq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_u64"
            },
            {
              "name": "vclt_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_f64"
            },
            {
              "name": "vcltq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_f64"
            },
            {
              "name": "vcltd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltd_s64"
            },
            {
              "name": "vcltd_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltd_u64"
            },
            {
              "name": "vclts_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclts_f32"
            },
            {
              "name": "vcltd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltd_f64"
            },
            {
              "name": "vcltz_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltz_s8"
            },
            {
              "name": "vcltzq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzq_s8"
            },
            {
              "name": "vcltz_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltz_s16"
            },
            {
              "name": "vcltzq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzq_s16"
            },
            {
              "name": "vcltz_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltz_s32"
            },
            {
              "name": "vcltzq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzq_s32"
            },
            {
              "name": "vcltz_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltz_s64"
            },
            {
              "name": "vcltzq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzq_s64"
            },
            {
              "name": "vcltz_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltz_f32"
            },
            {
              "name": "vcltzq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzq_f32"
            },
            {
              "name": "vcltz_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltz_f64"
            },
            {
              "name": "vcltzq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzq_f64"
            },
            {
              "name": "vcltzd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzd_s64"
            },
            {
              "name": "vcltzs_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzs_f32"
            },
            {
              "name": "vcltzd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzd_f64"
            }
          ]
        },
        "Absolute_greater_than_or_equal_to": {
          "intrinsics": [
            {
              "name": "vcage_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcage_f32"
            },
            {
              "name": "vcageq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcageq_f32"
            },
            {
              "name": "vcage_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcage_f64"
            },
            {
              "name": "vcageq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcageq_f64"
            },
            {
              "name": "vcages_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcages_f32"
            },
            {
              "name": "vcaged_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaged_f64"
            }
          ]
        },
        "Absolute_less_than_or_equal_to": {
          "intrinsics": [
            {
              "name": "vcale_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcale_f32"
            },
            {
              "name": "vcaleq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaleq_f32"
            },
            {
              "name": "vcale_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcale_f64"
            },
            {
              "name": "vcaleq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaleq_f64"
            },
            {
              "name": "vcales_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcales_f32"
            },
            {
              "name": "vcaled_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaled_f64"
            }
          ]
        },
        "Absolute_greater_than": {
          "intrinsics": [
            {
              "name": "vcagt_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcagt_f32"
            },
            {
              "name": "vcagtq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcagtq_f32"
            },
            {
              "name": "vcagt_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcagt_f64"
            },
            {
              "name": "vcagtq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcagtq_f64"
            },
            {
              "name": "vcagts_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcagts_f32"
            },
            {
              "name": "vcagtd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcagtd_f64"
            }
          ]
        },
        "Absolute_less_than": {
          "intrinsics": [
            {
              "name": "vcalt_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcalt_f32"
            },
            {
              "name": "vcaltq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaltq_f32"
            },
            {
              "name": "vcalt_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcalt_f64"
            },
            {
              "name": "vcaltq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaltq_f64"
            },
            {
              "name": "vcalts_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcalts_f32"
            },
            {
              "name": "vcaltd_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaltd_f64"
            }
          ]
        },
        "Bitwise_not_equal_to_zero": {
          "intrinsics": [
            {
              "name": "vtst_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_s8"
            },
            {
              "name": "vtstq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_s8"
            },
            {
              "name": "vtst_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_s16"
            },
            {
              "name": "vtstq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_s16"
            },
            {
              "name": "vtst_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_s32"
            },
            {
              "name": "vtstq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_s32"
            },
            {
              "name": "vtst_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_u8"
            },
            {
              "name": "vtstq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_u8"
            },
            {
              "name": "vtst_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_u16"
            },
            {
              "name": "vtstq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_u16"
            },
            {
              "name": "vtst_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_u32"
            },
            {
              "name": "vtstq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_u32"
            },
            {
              "name": "vtst_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_p8"
            },
            {
              "name": "vtstq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_p8"
            },
            {
              "name": "vtst_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_s64"
            },
            {
              "name": "vtstq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_s64"
            },
            {
              "name": "vtst_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_u64"
            },
            {
              "name": "vtstq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_u64"
            },
            {
              "name": "vtst_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtst_p64"
            },
            {
              "name": "vtstq_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstq_p64"
            },
            {
              "name": "vtstd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstd_s64"
            },
            {
              "name": "vtstd_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtstd_u64"
            }
          ]
        }
      },
      "Shift": {
        "Left": {
          "intrinsics": [
            {
              "name": "vshl_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_s8"
            },
            {
              "name": "vshlq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_s8"
            },
            {
              "name": "vshl_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_s16"
            },
            {
              "name": "vshlq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_s16"
            },
            {
              "name": "vshl_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_s32"
            },
            {
              "name": "vshlq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_s32"
            },
            {
              "name": "vshl_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_s64"
            },
            {
              "name": "vshlq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_s64"
            },
            {
              "name": "vshl_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_u8"
            },
            {
              "name": "vshlq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_u8"
            },
            {
              "name": "vshl_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_u16"
            },
            {
              "name": "vshlq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_u16"
            },
            {
              "name": "vshl_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_u32"
            },
            {
              "name": "vshlq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_u32"
            },
            {
              "name": "vshl_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_u64"
            },
            {
              "name": "vshlq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_u64"
            },
            {
              "name": "vshld_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshld_s64"
            },
            {
              "name": "vshld_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshld_u64"
            },
            {
              "name": "vshl_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_s8"
            },
            {
              "name": "vshlq_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_s8"
            },
            {
              "name": "vshl_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_s16"
            },
            {
              "name": "vshlq_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_s16"
            },
            {
              "name": "vshl_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_s32"
            },
            {
              "name": "vshlq_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_s32"
            },
            {
              "name": "vshl_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_s64"
            },
            {
              "name": "vshlq_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_s64"
            },
            {
              "name": "vshl_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_u8"
            },
            {
              "name": "vshlq_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_u8"
            },
            {
              "name": "vshl_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_u16"
            },
            {
              "name": "vshlq_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_u16"
            },
            {
              "name": "vshl_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_u32"
            },
            {
              "name": "vshlq_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_u32"
            },
            {
              "name": "vshl_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshl_n_u64"
            },
            {
              "name": "vshlq_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshlq_n_u64"
            },
            {
              "name": "vshld_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshld_n_s64"
            },
            {
              "name": "vshld_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshld_n_u64"
            },
            {
              "name": "vqshl_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_s8"
            },
            {
              "name": "vqshlq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_s8"
            },
            {
              "name": "vqshl_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_s16"
            },
            {
              "name": "vqshlq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_s16"
            },
            {
              "name": "vqshl_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_s32"
            },
            {
              "name": "vqshlq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_s32"
            },
            {
              "name": "vqshl_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_s64"
            },
            {
              "name": "vqshlq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_s64"
            },
            {
              "name": "vqshl_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_u8"
            },
            {
              "name": "vqshlq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_u8"
            },
            {
              "name": "vqshl_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_u16"
            },
            {
              "name": "vqshlq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_u16"
            },
            {
              "name": "vqshl_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_u32"
            },
            {
              "name": "vqshlq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_u32"
            },
            {
              "name": "vqshl_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_u64"
            },
            {
              "name": "vqshlq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_u64"
            },
            {
              "name": "vqshlb_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlb_s8"
            },
            {
              "name": "vqshlh_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlh_s16"
            },
            {
              "name": "vqshls_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshls_s32"
            },
            {
              "name": "vqshld_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshld_s64"
            },
            {
              "name": "vqshlb_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlb_u8"
            },
            {
              "name": "vqshlh_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlh_u16"
            },
            {
              "name": "vqshls_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshls_u32"
            },
            {
              "name": "vqshld_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshld_u64"
            },
            {
              "name": "vqshl_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_s8"
            },
            {
              "name": "vqshlq_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_s8"
            },
            {
              "name": "vqshl_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_s16"
            },
            {
              "name": "vqshlq_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_s16"
            },
            {
              "name": "vqshl_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_s32"
            },
            {
              "name": "vqshlq_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_s32"
            },
            {
              "name": "vqshl_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_s64"
            },
            {
              "name": "vqshlq_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_s64"
            },
            {
              "name": "vqshl_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_u8"
            },
            {
              "name": "vqshlq_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_u8"
            },
            {
              "name": "vqshl_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_u16"
            },
            {
              "name": "vqshlq_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_u16"
            },
            {
              "name": "vqshl_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_u32"
            },
            {
              "name": "vqshlq_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_u32"
            },
            {
              "name": "vqshl_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshl_n_u64"
            },
            {
              "name": "vqshlq_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlq_n_u64"
            },
            {
              "name": "vqshlb_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlb_n_s8"
            },
            {
              "name": "vqshlh_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlh_n_s16"
            },
            {
              "name": "vqshls_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshls_n_s32"
            },
            {
              "name": "vqshld_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshld_n_s64"
            },
            {
              "name": "vqshlb_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlb_n_u8"
            },
            {
              "name": "vqshlh_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlh_n_u16"
            },
            {
              "name": "vqshls_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshls_n_u32"
            },
            {
              "name": "vqshld_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshld_n_u64"
            },
            {
              "name": "vqshlu_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlu_n_s8"
            },
            {
              "name": "vqshluq_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshluq_n_s8"
            },
            {
              "name": "vqshlu_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlu_n_s16"
            },
            {
              "name": "vqshluq_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshluq_n_s16"
            },
            {
              "name": "vqshlu_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlu_n_s32"
            },
            {
              "name": "vqshluq_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshluq_n_s32"
            },
            {
              "name": "vqshlu_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlu_n_s64"
            },
            {
              "name": "vqshluq_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshluq_n_s64"
            },
            {
              "name": "vqshlub_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlub_n_s8"
            },
            {
              "name": "vqshluh_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshluh_n_s16"
            },
            {
              "name": "vqshlus_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlus_n_s32"
            },
            {
              "name": "vqshlud_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshlud_n_s64"
            },
            {
              "name": "vrshl_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_s8"
            },
            {
              "name": "vrshlq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_s8"
            },
            {
              "name": "vrshl_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_s16"
            },
            {
              "name": "vrshlq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_s16"
            },
            {
              "name": "vrshl_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_s32"
            },
            {
              "name": "vrshlq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_s32"
            },
            {
              "name": "vrshl_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_s64"
            },
            {
              "name": "vrshlq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_s64"
            },
            {
              "name": "vrshl_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_u8"
            },
            {
              "name": "vrshlq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_u8"
            },
            {
              "name": "vrshl_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_u16"
            },
            {
              "name": "vrshlq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_u16"
            },
            {
              "name": "vrshl_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_u32"
            },
            {
              "name": "vrshlq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_u32"
            },
            {
              "name": "vrshl_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshl_u64"
            },
            {
              "name": "vrshlq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshlq_u64"
            },
            {
              "name": "vrshld_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshld_s64"
            },
            {
              "name": "vrshld_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshld_u64"
            },
            {
              "name": "vqrshl_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_s8"
            },
            {
              "name": "vqrshlq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_s8"
            },
            {
              "name": "vqrshl_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_s16"
            },
            {
              "name": "vqrshlq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_s16"
            },
            {
              "name": "vqrshl_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_s32"
            },
            {
              "name": "vqrshlq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_s32"
            },
            {
              "name": "vqrshl_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_s64"
            },
            {
              "name": "vqrshlq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_s64"
            },
            {
              "name": "vqrshl_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_u8"
            },
            {
              "name": "vqrshlq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_u8"
            },
            {
              "name": "vqrshl_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_u16"
            },
            {
              "name": "vqrshlq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_u16"
            },
            {
              "name": "vqrshl_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_u32"
            },
            {
              "name": "vqrshlq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_u32"
            },
            {
              "name": "vqrshl_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshl_u64"
            },
            {
              "name": "vqrshlq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlq_u64"
            },
            {
              "name": "vqrshlb_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlb_s8"
            },
            {
              "name": "vqrshlh_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlh_s16"
            },
            {
              "name": "vqrshls_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshls_s32"
            },
            {
              "name": "vqrshld_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshld_s64"
            },
            {
              "name": "vqrshlb_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlb_u8"
            },
            {
              "name": "vqrshlh_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshlh_u16"
            },
            {
              "name": "vqrshls_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshls_u32"
            },
            {
              "name": "vqrshld_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshld_u64"
            },
            {
              "name": "vshll_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_s8"
            },
            {
              "name": "vshll_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_s16"
            },
            {
              "name": "vshll_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_s32"
            },
            {
              "name": "vshll_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_u8"
            },
            {
              "name": "vshll_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_u16"
            },
            {
              "name": "vshll_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_u32"
            },
            {
              "name": "vshll_high_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_s8"
            },
            {
              "name": "vshll_high_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_s16"
            },
            {
              "name": "vshll_high_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_s32"
            },
            {
              "name": "vshll_high_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_u8"
            },
            {
              "name": "vshll_high_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_u16"
            },
            {
              "name": "vshll_high_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_u32"
            },
            {
              "name": "vshll_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_s8"
            },
            {
              "name": "vshll_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_s16"
            },
            {
              "name": "vshll_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_s32"
            },
            {
              "name": "vshll_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_u8"
            },
            {
              "name": "vshll_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_u16"
            },
            {
              "name": "vshll_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_n_u32"
            },
            {
              "name": "vshll_high_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_s8"
            },
            {
              "name": "vshll_high_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_s16"
            },
            {
              "name": "vshll_high_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_s32"
            },
            {
              "name": "vshll_high_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_u8"
            },
            {
              "name": "vshll_high_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_u16"
            },
            {
              "name": "vshll_high_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshll_high_n_u32"
            },
            {
              "name": "vsli_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_s8"
            },
            {
              "name": "vsliq_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_s8"
            },
            {
              "name": "vsli_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_s16"
            },
            {
              "name": "vsliq_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_s16"
            },
            {
              "name": "vsli_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_s32"
            },
            {
              "name": "vsliq_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_s32"
            },
            {
              "name": "vsli_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_s64"
            },
            {
              "name": "vsliq_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_s64"
            },
            {
              "name": "vsli_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_u8"
            },
            {
              "name": "vsliq_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_u8"
            },
            {
              "name": "vsli_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_u16"
            },
            {
              "name": "vsliq_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_u16"
            },
            {
              "name": "vsli_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_u32"
            },
            {
              "name": "vsliq_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_u32"
            },
            {
              "name": "vsli_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_u64"
            },
            {
              "name": "vsliq_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_u64"
            },
            {
              "name": "vsli_n_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_p64"
            },
            {
              "name": "vsliq_n_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_p64"
            },
            {
              "name": "vsli_n_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_p8"
            },
            {
              "name": "vsliq_n_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_p8"
            },
            {
              "name": "vsli_n_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsli_n_p16"
            },
            {
              "name": "vsliq_n_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsliq_n_p16"
            },
            {
              "name": "vslid_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vslid_n_s64"
            },
            {
              "name": "vslid_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vslid_n_u64"
            }
          ]
        },
        "Right": {
          "intrinsics": [
            {
              "name": "vshr_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_s8"
            },
            {
              "name": "vshrq_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_s8"
            },
            {
              "name": "vshr_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_s16"
            },
            {
              "name": "vshrq_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_s16"
            },
            {
              "name": "vshr_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_s32"
            },
            {
              "name": "vshrq_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_s32"
            },
            {
              "name": "vshr_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_s64"
            },
            {
              "name": "vshrq_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_s64"
            },
            {
              "name": "vshr_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_u8"
            },
            {
              "name": "vshrq_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_u8"
            },
            {
              "name": "vshr_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_u16"
            },
            {
              "name": "vshrq_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_u16"
            },
            {
              "name": "vshr_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_u32"
            },
            {
              "name": "vshrq_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_u32"
            },
            {
              "name": "vshr_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshr_n_u64"
            },
            {
              "name": "vshrq_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrq_n_u64"
            },
            {
              "name": "vshrd_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrd_n_s64"
            },
            {
              "name": "vshrd_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrd_n_u64"
            },
            {
              "name": "vrshr_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_s8"
            },
            {
              "name": "vrshrq_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_s8"
            },
            {
              "name": "vrshr_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_s16"
            },
            {
              "name": "vrshrq_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_s16"
            },
            {
              "name": "vrshr_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_s32"
            },
            {
              "name": "vrshrq_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_s32"
            },
            {
              "name": "vrshr_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_s64"
            },
            {
              "name": "vrshrq_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_s64"
            },
            {
              "name": "vrshr_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_u8"
            },
            {
              "name": "vrshrq_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_u8"
            },
            {
              "name": "vrshr_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_u16"
            },
            {
              "name": "vrshrq_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_u16"
            },
            {
              "name": "vrshr_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_u32"
            },
            {
              "name": "vrshrq_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_u32"
            },
            {
              "name": "vrshr_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshr_n_u64"
            },
            {
              "name": "vrshrq_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrq_n_u64"
            },
            {
              "name": "vrshrd_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrd_n_s64"
            },
            {
              "name": "vrshrd_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrd_n_u64"
            },
            {
              "name": "vsra_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_s8"
            },
            {
              "name": "vsraq_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_s8"
            },
            {
              "name": "vsra_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_s16"
            },
            {
              "name": "vsraq_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_s16"
            },
            {
              "name": "vsra_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_s32"
            },
            {
              "name": "vsraq_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_s32"
            },
            {
              "name": "vsra_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_s64"
            },
            {
              "name": "vsraq_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_s64"
            },
            {
              "name": "vsra_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_u8"
            },
            {
              "name": "vsraq_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_u8"
            },
            {
              "name": "vsra_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_u16"
            },
            {
              "name": "vsraq_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_u16"
            },
            {
              "name": "vsra_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_u32"
            },
            {
              "name": "vsraq_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_u32"
            },
            {
              "name": "vsra_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsra_n_u64"
            },
            {
              "name": "vsraq_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsraq_n_u64"
            },
            {
              "name": "vsrad_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsrad_n_s64"
            },
            {
              "name": "vsrad_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsrad_n_u64"
            },
            {
              "name": "vrsra_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_s8"
            },
            {
              "name": "vrsraq_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_s8"
            },
            {
              "name": "vrsra_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_s16"
            },
            {
              "name": "vrsraq_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_s16"
            },
            {
              "name": "vrsra_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_s32"
            },
            {
              "name": "vrsraq_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_s32"
            },
            {
              "name": "vrsra_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_s64"
            },
            {
              "name": "vrsraq_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_s64"
            },
            {
              "name": "vrsra_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_u8"
            },
            {
              "name": "vrsraq_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_u8"
            },
            {
              "name": "vrsra_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_u16"
            },
            {
              "name": "vrsraq_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_u16"
            },
            {
              "name": "vrsra_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_u32"
            },
            {
              "name": "vrsraq_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_u32"
            },
            {
              "name": "vrsra_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsra_n_u64"
            },
            {
              "name": "vrsraq_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsraq_n_u64"
            },
            {
              "name": "vrsrad_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsrad_n_s64"
            },
            {
              "name": "vrsrad_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsrad_n_u64"
            },
            {
              "name": "vshrn_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_n_s16"
            },
            {
              "name": "vshrn_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_n_s32"
            },
            {
              "name": "vshrn_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_n_s64"
            },
            {
              "name": "vshrn_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_n_u16"
            },
            {
              "name": "vshrn_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_n_u32"
            },
            {
              "name": "vshrn_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_n_u64"
            },
            {
              "name": "vshrn_high_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_high_n_s16"
            },
            {
              "name": "vshrn_high_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_high_n_s32"
            },
            {
              "name": "vshrn_high_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_high_n_s64"
            },
            {
              "name": "vshrn_high_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_high_n_u16"
            },
            {
              "name": "vshrn_high_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_high_n_u32"
            },
            {
              "name": "vshrn_high_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vshrn_high_n_u64"
            },
            {
              "name": "vqshrun_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrun_n_s16"
            },
            {
              "name": "vqshrun_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrun_n_s32"
            },
            {
              "name": "vqshrun_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrun_n_s64"
            },
            {
              "name": "vqshrunh_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrunh_n_s16"
            },
            {
              "name": "vqshruns_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshruns_n_s32"
            },
            {
              "name": "vqshrund_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrund_n_s64"
            },
            {
              "name": "vqshrun_high_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrun_high_n_s16"
            },
            {
              "name": "vqshrun_high_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrun_high_n_s32"
            },
            {
              "name": "vqshrun_high_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrun_high_n_s64"
            },
            {
              "name": "vqshrn_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_n_s16"
            },
            {
              "name": "vqshrn_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_n_s32"
            },
            {
              "name": "vqshrn_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_n_s64"
            },
            {
              "name": "vqshrn_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_n_u16"
            },
            {
              "name": "vqshrn_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_n_u32"
            },
            {
              "name": "vqshrn_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_n_u64"
            },
            {
              "name": "vqshrnh_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrnh_n_s16"
            },
            {
              "name": "vqshrns_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrns_n_s32"
            },
            {
              "name": "vqshrnd_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrnd_n_s64"
            },
            {
              "name": "vqshrnh_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrnh_n_u16"
            },
            {
              "name": "vqshrns_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrns_n_u32"
            },
            {
              "name": "vqshrnd_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrnd_n_u64"
            },
            {
              "name": "vqshrn_high_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_high_n_s16"
            },
            {
              "name": "vqshrn_high_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_high_n_s32"
            },
            {
              "name": "vqshrn_high_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_high_n_s64"
            },
            {
              "name": "vqshrn_high_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_high_n_u16"
            },
            {
              "name": "vqshrn_high_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_high_n_u32"
            },
            {
              "name": "vqshrn_high_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqshrn_high_n_u64"
            },
            {
              "name": "vqrshrun_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrun_n_s16"
            },
            {
              "name": "vqrshrun_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrun_n_s32"
            },
            {
              "name": "vqrshrun_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrun_n_s64"
            },
            {
              "name": "vqrshrunh_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrunh_n_s16"
            },
            {
              "name": "vqrshruns_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshruns_n_s32"
            },
            {
              "name": "vqrshrund_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrund_n_s64"
            },
            {
              "name": "vqrshrun_high_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrun_high_n_s16"
            },
            {
              "name": "vqrshrun_high_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrun_high_n_s32"
            },
            {
              "name": "vqrshrun_high_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrun_high_n_s64"
            },
            {
              "name": "vqrshrn_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_n_s16"
            },
            {
              "name": "vqrshrn_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_n_s32"
            },
            {
              "name": "vqrshrn_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_n_s64"
            },
            {
              "name": "vqrshrn_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_n_u16"
            },
            {
              "name": "vqrshrn_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_n_u32"
            },
            {
              "name": "vqrshrn_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_n_u64"
            },
            {
              "name": "vqrshrnh_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrnh_n_s16"
            },
            {
              "name": "vqrshrns_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrns_n_s32"
            },
            {
              "name": "vqrshrnd_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrnd_n_s64"
            },
            {
              "name": "vqrshrnh_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrnh_n_u16"
            },
            {
              "name": "vqrshrns_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrns_n_u32"
            },
            {
              "name": "vqrshrnd_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrnd_n_u64"
            },
            {
              "name": "vqrshrn_high_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_high_n_s16"
            },
            {
              "name": "vqrshrn_high_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_high_n_s32"
            },
            {
              "name": "vqrshrn_high_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_high_n_s64"
            },
            {
              "name": "vqrshrn_high_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_high_n_u16"
            },
            {
              "name": "vqrshrn_high_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_high_n_u32"
            },
            {
              "name": "vqrshrn_high_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrshrn_high_n_u64"
            },
            {
              "name": "vrshrn_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_n_s16"
            },
            {
              "name": "vrshrn_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_n_s32"
            },
            {
              "name": "vrshrn_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_n_s64"
            },
            {
              "name": "vrshrn_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_n_u16"
            },
            {
              "name": "vrshrn_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_n_u32"
            },
            {
              "name": "vrshrn_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_n_u64"
            },
            {
              "name": "vrshrn_high_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_high_n_s16"
            },
            {
              "name": "vrshrn_high_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_high_n_s32"
            },
            {
              "name": "vrshrn_high_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_high_n_s64"
            },
            {
              "name": "vrshrn_high_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_high_n_u16"
            },
            {
              "name": "vrshrn_high_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_high_n_u32"
            },
            {
              "name": "vrshrn_high_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrshrn_high_n_u64"
            },
            {
              "name": "vsri_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_s8"
            },
            {
              "name": "vsriq_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_s8"
            },
            {
              "name": "vsri_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_s16"
            },
            {
              "name": "vsriq_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_s16"
            },
            {
              "name": "vsri_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_s32"
            },
            {
              "name": "vsriq_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_s32"
            },
            {
              "name": "vsri_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_s64"
            },
            {
              "name": "vsriq_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_s64"
            },
            {
              "name": "vsri_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_u8"
            },
            {
              "name": "vsriq_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_u8"
            },
            {
              "name": "vsri_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_u16"
            },
            {
              "name": "vsriq_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_u16"
            },
            {
              "name": "vsri_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_u32"
            },
            {
              "name": "vsriq_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_u32"
            },
            {
              "name": "vsri_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_u64"
            },
            {
              "name": "vsriq_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_u64"
            },
            {
              "name": "vsri_n_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_p64"
            },
            {
              "name": "vsriq_n_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_p64"
            },
            {
              "name": "vsri_n_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_p8"
            },
            {
              "name": "vsriq_n_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_p8"
            },
            {
              "name": "vsri_n_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsri_n_p16"
            },
            {
              "name": "vsriq_n_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsriq_n_p16"
            },
            {
              "name": "vsrid_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsrid_n_s64"
            },
            {
              "name": "vsrid_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsrid_n_u64"
            }
          ]
        }
      },
      "Data_type_conversion": {
        "Conversions": {
          "intrinsics": [
            {
              "name": "vcvt_s32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_s32_f32"
            },
            {
              "name": "vcvtq_s32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_s32_f32"
            },
            {
              "name": "vcvt_u32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_u32_f32"
            },
            {
              "name": "vcvtq_u32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_u32_f32"
            },
            {
              "name": "vcvtn_s32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtn_s32_f32"
            },
            {
              "name": "vcvtnq_s32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnq_s32_f32"
            },
            {
              "name": "vcvtn_u32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtn_u32_f32"
            },
            {
              "name": "vcvtnq_u32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnq_u32_f32"
            },
            {
              "name": "vcvtm_s32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtm_s32_f32"
            },
            {
              "name": "vcvtmq_s32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmq_s32_f32"
            },
            {
              "name": "vcvtm_u32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtm_u32_f32"
            },
            {
              "name": "vcvtmq_u32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmq_u32_f32"
            },
            {
              "name": "vcvtp_s32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtp_s32_f32"
            },
            {
              "name": "vcvtpq_s32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtpq_s32_f32"
            },
            {
              "name": "vcvtp_u32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtp_u32_f32"
            },
            {
              "name": "vcvtpq_u32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtpq_u32_f32"
            },
            {
              "name": "vcvta_s32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvta_s32_f32"
            },
            {
              "name": "vcvtaq_s32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtaq_s32_f32"
            },
            {
              "name": "vcvta_u32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvta_u32_f32"
            },
            {
              "name": "vcvtaq_u32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtaq_u32_f32"
            },
            {
              "name": "vcvts_s32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvts_s32_f32"
            },
            {
              "name": "vcvts_u32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvts_u32_f32"
            },
            {
              "name": "vcvtns_s32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtns_s32_f32"
            },
            {
              "name": "vcvtns_u32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtns_u32_f32"
            },
            {
              "name": "vcvtms_s32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtms_s32_f32"
            },
            {
              "name": "vcvtms_u32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtms_u32_f32"
            },
            {
              "name": "vcvtps_s32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtps_s32_f32"
            },
            {
              "name": "vcvtps_u32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtps_u32_f32"
            },
            {
              "name": "vcvtas_s32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtas_s32_f32"
            },
            {
              "name": "vcvtas_u32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtas_u32_f32"
            },
            {
              "name": "vcvt_s64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_s64_f64"
            },
            {
              "name": "vcvtq_s64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_s64_f64"
            },
            {
              "name": "vcvt_u64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_u64_f64"
            },
            {
              "name": "vcvtq_u64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_u64_f64"
            },
            {
              "name": "vcvtn_s64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtn_s64_f64"
            },
            {
              "name": "vcvtnq_s64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnq_s64_f64"
            },
            {
              "name": "vcvtn_u64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtn_u64_f64"
            },
            {
              "name": "vcvtnq_u64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnq_u64_f64"
            },
            {
              "name": "vcvtm_s64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtm_s64_f64"
            },
            {
              "name": "vcvtmq_s64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmq_s64_f64"
            },
            {
              "name": "vcvtm_u64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtm_u64_f64"
            },
            {
              "name": "vcvtmq_u64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmq_u64_f64"
            },
            {
              "name": "vcvtp_s64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtp_s64_f64"
            },
            {
              "name": "vcvtpq_s64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtpq_s64_f64"
            },
            {
              "name": "vcvtp_u64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtp_u64_f64"
            },
            {
              "name": "vcvtpq_u64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtpq_u64_f64"
            },
            {
              "name": "vcvta_s64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvta_s64_f64"
            },
            {
              "name": "vcvtaq_s64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtaq_s64_f64"
            },
            {
              "name": "vcvta_u64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvta_u64_f64"
            },
            {
              "name": "vcvtaq_u64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtaq_u64_f64"
            },
            {
              "name": "vcvtd_s64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtd_s64_f64"
            },
            {
              "name": "vcvtd_u64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtd_u64_f64"
            },
            {
              "name": "vcvtnd_s64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnd_s64_f64"
            },
            {
              "name": "vcvtnd_u64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnd_u64_f64"
            },
            {
              "name": "vcvtmd_s64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmd_s64_f64"
            },
            {
              "name": "vcvtmd_u64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmd_u64_f64"
            },
            {
              "name": "vcvtpd_s64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtpd_s64_f64"
            },
            {
              "name": "vcvtpd_u64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtpd_u64_f64"
            },
            {
              "name": "vcvtad_s64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtad_s64_f64"
            },
            {
              "name": "vcvtad_u64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtad_u64_f64"
            },
            {
              "name": "vcvt_n_s32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_s32_f32"
            },
            {
              "name": "vcvtq_n_s32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_s32_f32"
            },
            {
              "name": "vcvt_n_u32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_u32_f32"
            },
            {
              "name": "vcvtq_n_u32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_u32_f32"
            },
            {
              "name": "vcvts_n_s32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvts_n_s32_f32"
            },
            {
              "name": "vcvts_n_u32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvts_n_u32_f32"
            },
            {
              "name": "vcvt_n_s64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_s64_f64"
            },
            {
              "name": "vcvtq_n_s64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_s64_f64"
            },
            {
              "name": "vcvt_n_u64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_u64_f64"
            },
            {
              "name": "vcvtq_n_u64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_u64_f64"
            },
            {
              "name": "vcvtd_n_s64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtd_n_s64_f64"
            },
            {
              "name": "vcvtd_n_u64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtd_n_u64_f64"
            },
            {
              "name": "vcvt_f32_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f32_s32"
            },
            {
              "name": "vcvtq_f32_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_f32_s32"
            },
            {
              "name": "vcvt_f32_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f32_u32"
            },
            {
              "name": "vcvtq_f32_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_f32_u32"
            },
            {
              "name": "vcvts_f32_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvts_f32_s32"
            },
            {
              "name": "vcvts_f32_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvts_f32_u32"
            },
            {
              "name": "vcvt_f64_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f64_s64"
            },
            {
              "name": "vcvtq_f64_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_f64_s64"
            },
            {
              "name": "vcvt_f64_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f64_u64"
            },
            {
              "name": "vcvtq_f64_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_f64_u64"
            },
            {
              "name": "vcvtd_f64_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtd_f64_s64"
            },
            {
              "name": "vcvtd_f64_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtd_f64_u64"
            },
            {
              "name": "vcvt_n_f32_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_f32_s32"
            },
            {
              "name": "vcvtq_n_f32_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_f32_s32"
            },
            {
              "name": "vcvt_n_f32_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_f32_u32"
            },
            {
              "name": "vcvtq_n_f32_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_f32_u32"
            },
            {
              "name": "vcvts_n_f32_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvts_n_f32_s32"
            },
            {
              "name": "vcvts_n_f32_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvts_n_f32_u32"
            },
            {
              "name": "vcvt_n_f64_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_f64_s64"
            },
            {
              "name": "vcvtq_n_f64_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_f64_s64"
            },
            {
              "name": "vcvt_n_f64_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_f64_u64"
            },
            {
              "name": "vcvtq_n_f64_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_f64_u64"
            },
            {
              "name": "vcvtd_n_f64_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtd_n_f64_s64"
            },
            {
              "name": "vcvtd_n_f64_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtd_n_f64_u64"
            },
            {
              "name": "vcvt_f16_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f16_f32"
            },
            {
              "name": "vcvt_high_f16_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_high_f16_f32"
            },
            {
              "name": "vcvt_f32_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f32_f64"
            },
            {
              "name": "vcvt_high_f32_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_high_f32_f64"
            },
            {
              "name": "vcvt_f32_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f32_f16"
            },
            {
              "name": "vcvt_high_f32_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_high_f32_f16"
            },
            {
              "name": "vcvt_f64_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f64_f32"
            },
            {
              "name": "vcvt_high_f64_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_high_f64_f32"
            },
            {
              "name": "vcvtx_f32_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtx_f32_f64"
            },
            {
              "name": "vcvtxd_f32_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtxd_f32_f64"
            },
            {
              "name": "vcvtx_high_f32_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtx_high_f32_f64"
            }
          ]
        },
        "Reinterpret_casts": {
          "intrinsics": [
            {
              "name": "vreinterpret_s16_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_s8"
            },
            {
              "name": "vreinterpret_s32_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_s8"
            },
            {
              "name": "vreinterpret_f32_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_s8"
            },
            {
              "name": "vreinterpret_u8_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_s8"
            },
            {
              "name": "vreinterpret_u16_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_s8"
            },
            {
              "name": "vreinterpret_u32_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_s8"
            },
            {
              "name": "vreinterpret_p8_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_s8"
            },
            {
              "name": "vreinterpret_p16_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_s8"
            },
            {
              "name": "vreinterpret_mf8_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_s8"
            },
            {
              "name": "vreinterpret_u64_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_s8"
            },
            {
              "name": "vreinterpret_s64_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_s8"
            },
            {
              "name": "vreinterpret_f64_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_s8"
            },
            {
              "name": "vreinterpret_p64_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_s8"
            },
            {
              "name": "vreinterpret_f16_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_s8"
            },
            {
              "name": "vreinterpret_s8_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_s16"
            },
            {
              "name": "vreinterpret_s32_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_s16"
            },
            {
              "name": "vreinterpret_f32_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_s16"
            },
            {
              "name": "vreinterpret_u8_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_s16"
            },
            {
              "name": "vreinterpret_u16_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_s16"
            },
            {
              "name": "vreinterpret_u32_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_s16"
            },
            {
              "name": "vreinterpret_p8_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_s16"
            },
            {
              "name": "vreinterpret_p16_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_s16"
            },
            {
              "name": "vreinterpret_mf8_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_s16"
            },
            {
              "name": "vreinterpret_u64_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_s16"
            },
            {
              "name": "vreinterpret_s64_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_s16"
            },
            {
              "name": "vreinterpret_f64_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_s16"
            },
            {
              "name": "vreinterpret_p64_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_s16"
            },
            {
              "name": "vreinterpret_f16_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_s16"
            },
            {
              "name": "vreinterpret_s8_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_s32"
            },
            {
              "name": "vreinterpret_s16_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_s32"
            },
            {
              "name": "vreinterpret_f32_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_s32"
            },
            {
              "name": "vreinterpret_u8_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_s32"
            },
            {
              "name": "vreinterpret_u16_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_s32"
            },
            {
              "name": "vreinterpret_u32_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_s32"
            },
            {
              "name": "vreinterpret_p8_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_s32"
            },
            {
              "name": "vreinterpret_p16_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_s32"
            },
            {
              "name": "vreinterpret_mf8_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_s32"
            },
            {
              "name": "vreinterpret_u64_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_s32"
            },
            {
              "name": "vreinterpret_s64_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_s32"
            },
            {
              "name": "vreinterpret_f64_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_s32"
            },
            {
              "name": "vreinterpret_p64_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_s32"
            },
            {
              "name": "vreinterpret_f16_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_s32"
            },
            {
              "name": "vreinterpret_s8_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_f32"
            },
            {
              "name": "vreinterpret_s16_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_f32"
            },
            {
              "name": "vreinterpret_s32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_f32"
            },
            {
              "name": "vreinterpret_u8_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_f32"
            },
            {
              "name": "vreinterpret_u16_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_f32"
            },
            {
              "name": "vreinterpret_u32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_f32"
            },
            {
              "name": "vreinterpret_p8_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_f32"
            },
            {
              "name": "vreinterpret_p16_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_f32"
            },
            {
              "name": "vreinterpret_mf8_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_f32"
            },
            {
              "name": "vreinterpret_u64_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_f32"
            },
            {
              "name": "vreinterpret_s64_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_f32"
            },
            {
              "name": "vreinterpret_f64_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_f32"
            },
            {
              "name": "vreinterpret_p64_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_f32"
            },
            {
              "name": "vreinterpret_p64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_f64"
            },
            {
              "name": "vreinterpret_f16_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_f32"
            },
            {
              "name": "vreinterpret_s8_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_u8"
            },
            {
              "name": "vreinterpret_s16_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_u8"
            },
            {
              "name": "vreinterpret_s32_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_u8"
            },
            {
              "name": "vreinterpret_f32_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_u8"
            },
            {
              "name": "vreinterpret_u16_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_u8"
            },
            {
              "name": "vreinterpret_u32_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_u8"
            },
            {
              "name": "vreinterpret_p8_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_u8"
            },
            {
              "name": "vreinterpret_p16_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_u8"
            },
            {
              "name": "vreinterpret_mf8_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_u8"
            },
            {
              "name": "vreinterpret_u64_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_u8"
            },
            {
              "name": "vreinterpret_s64_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_u8"
            },
            {
              "name": "vreinterpret_f64_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_u8"
            },
            {
              "name": "vreinterpret_p64_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_u8"
            },
            {
              "name": "vreinterpret_f16_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_u8"
            },
            {
              "name": "vreinterpret_s8_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_u16"
            },
            {
              "name": "vreinterpret_s16_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_u16"
            },
            {
              "name": "vreinterpret_s32_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_u16"
            },
            {
              "name": "vreinterpret_f32_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_u16"
            },
            {
              "name": "vreinterpret_u8_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_u16"
            },
            {
              "name": "vreinterpret_u32_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_u16"
            },
            {
              "name": "vreinterpret_p8_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_u16"
            },
            {
              "name": "vreinterpret_p16_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_u16"
            },
            {
              "name": "vreinterpret_mf8_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_u16"
            },
            {
              "name": "vreinterpret_u64_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_u16"
            },
            {
              "name": "vreinterpret_s64_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_u16"
            },
            {
              "name": "vreinterpret_f64_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_u16"
            },
            {
              "name": "vreinterpret_p64_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_u16"
            },
            {
              "name": "vreinterpret_f16_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_u16"
            },
            {
              "name": "vreinterpret_s8_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_u32"
            },
            {
              "name": "vreinterpret_s16_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_u32"
            },
            {
              "name": "vreinterpret_s32_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_u32"
            },
            {
              "name": "vreinterpret_f32_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_u32"
            },
            {
              "name": "vreinterpret_u8_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_u32"
            },
            {
              "name": "vreinterpret_u16_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_u32"
            },
            {
              "name": "vreinterpret_p8_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_u32"
            },
            {
              "name": "vreinterpret_p16_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_u32"
            },
            {
              "name": "vreinterpret_mf8_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_u32"
            },
            {
              "name": "vreinterpret_u64_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_u32"
            },
            {
              "name": "vreinterpret_s64_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_u32"
            },
            {
              "name": "vreinterpret_f64_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_u32"
            },
            {
              "name": "vreinterpret_p64_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_u32"
            },
            {
              "name": "vreinterpret_f16_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_u32"
            },
            {
              "name": "vreinterpret_s8_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_p8"
            },
            {
              "name": "vreinterpret_s16_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_p8"
            },
            {
              "name": "vreinterpret_s32_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_p8"
            },
            {
              "name": "vreinterpret_f32_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_p8"
            },
            {
              "name": "vreinterpret_u8_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_p8"
            },
            {
              "name": "vreinterpret_u16_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_p8"
            },
            {
              "name": "vreinterpret_u32_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_p8"
            },
            {
              "name": "vreinterpret_p16_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_p8"
            },
            {
              "name": "vreinterpret_u64_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_p8"
            },
            {
              "name": "vreinterpret_s64_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_p8"
            },
            {
              "name": "vreinterpret_f64_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_p8"
            },
            {
              "name": "vreinterpret_p64_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_p8"
            },
            {
              "name": "vreinterpret_f16_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_p8"
            },
            {
              "name": "vreinterpret_s8_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_mf8"
            },
            {
              "name": "vreinterpret_s16_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_mf8"
            },
            {
              "name": "vreinterpret_s32_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_mf8"
            },
            {
              "name": "vreinterpret_f32_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_mf8"
            },
            {
              "name": "vreinterpret_u8_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_mf8"
            },
            {
              "name": "vreinterpret_u16_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_mf8"
            },
            {
              "name": "vreinterpret_u32_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_mf8"
            },
            {
              "name": "vreinterpret_p16_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_mf8"
            },
            {
              "name": "vreinterpret_u64_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_mf8"
            },
            {
              "name": "vreinterpret_s64_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_mf8"
            },
            {
              "name": "vreinterpret_f64_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_mf8"
            },
            {
              "name": "vreinterpret_p64_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_mf8"
            },
            {
              "name": "vreinterpret_f16_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_mf8"
            },
            {
              "name": "vreinterpret_s8_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_p16"
            },
            {
              "name": "vreinterpret_s16_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_p16"
            },
            {
              "name": "vreinterpret_s32_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_p16"
            },
            {
              "name": "vreinterpret_f32_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_p16"
            },
            {
              "name": "vreinterpret_u8_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_p16"
            },
            {
              "name": "vreinterpret_u16_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_p16"
            },
            {
              "name": "vreinterpret_u32_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_p16"
            },
            {
              "name": "vreinterpret_p8_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_p16"
            },
            {
              "name": "vreinterpret_mf8_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_p16"
            },
            {
              "name": "vreinterpret_u64_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_p16"
            },
            {
              "name": "vreinterpret_s64_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_p16"
            },
            {
              "name": "vreinterpret_f64_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_p16"
            },
            {
              "name": "vreinterpret_p64_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_p16"
            },
            {
              "name": "vreinterpret_f16_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_p16"
            },
            {
              "name": "vreinterpret_s8_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_u64"
            },
            {
              "name": "vreinterpret_s16_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_u64"
            },
            {
              "name": "vreinterpret_s32_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_u64"
            },
            {
              "name": "vreinterpret_f32_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_u64"
            },
            {
              "name": "vreinterpret_u8_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_u64"
            },
            {
              "name": "vreinterpret_u16_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_u64"
            },
            {
              "name": "vreinterpret_u32_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_u64"
            },
            {
              "name": "vreinterpret_p8_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_u64"
            },
            {
              "name": "vreinterpret_p16_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_u64"
            },
            {
              "name": "vreinterpret_mf8_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_u64"
            },
            {
              "name": "vreinterpret_s64_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_u64"
            },
            {
              "name": "vreinterpret_f64_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_u64"
            },
            {
              "name": "vreinterpret_p64_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_u64"
            },
            {
              "name": "vreinterpret_f16_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_u64"
            },
            {
              "name": "vreinterpret_s8_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_s64"
            },
            {
              "name": "vreinterpret_s16_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_s64"
            },
            {
              "name": "vreinterpret_s32_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_s64"
            },
            {
              "name": "vreinterpret_f32_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_s64"
            },
            {
              "name": "vreinterpret_u8_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_s64"
            },
            {
              "name": "vreinterpret_u16_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_s64"
            },
            {
              "name": "vreinterpret_u32_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_s64"
            },
            {
              "name": "vreinterpret_p8_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_s64"
            },
            {
              "name": "vreinterpret_p16_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_s64"
            },
            {
              "name": "vreinterpret_mf8_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_s64"
            },
            {
              "name": "vreinterpret_u64_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_s64"
            },
            {
              "name": "vreinterpret_f64_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_s64"
            },
            {
              "name": "vreinterpret_u64_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_p64"
            },
            {
              "name": "vreinterpret_f16_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_s64"
            },
            {
              "name": "vreinterpret_s8_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_f16"
            },
            {
              "name": "vreinterpret_s16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_f16"
            },
            {
              "name": "vreinterpret_s32_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_f16"
            },
            {
              "name": "vreinterpret_f32_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_f16"
            },
            {
              "name": "vreinterpret_u8_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_f16"
            },
            {
              "name": "vreinterpret_u16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_f16"
            },
            {
              "name": "vreinterpret_u32_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_f16"
            },
            {
              "name": "vreinterpret_p8_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_f16"
            },
            {
              "name": "vreinterpret_p16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_f16"
            },
            {
              "name": "vreinterpret_mf8_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_f16"
            },
            {
              "name": "vreinterpret_u64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_f16"
            },
            {
              "name": "vreinterpret_s64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_f16"
            },
            {
              "name": "vreinterpret_f64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_f16"
            },
            {
              "name": "vreinterpret_p64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_f16"
            },
            {
              "name": "vreinterpretq_s16_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_s8"
            },
            {
              "name": "vreinterpretq_s32_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_s8"
            },
            {
              "name": "vreinterpretq_f32_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_s8"
            },
            {
              "name": "vreinterpretq_u8_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_s8"
            },
            {
              "name": "vreinterpretq_u16_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_s8"
            },
            {
              "name": "vreinterpretq_u32_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_s8"
            },
            {
              "name": "vreinterpretq_p8_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_s8"
            },
            {
              "name": "vreinterpretq_p16_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_s8"
            },
            {
              "name": "vreinterpretq_mf8_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_s8"
            },
            {
              "name": "vreinterpretq_u64_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_s8"
            },
            {
              "name": "vreinterpretq_s64_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_s8"
            },
            {
              "name": "vreinterpretq_f64_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_s8"
            },
            {
              "name": "vreinterpretq_p64_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_s8"
            },
            {
              "name": "vreinterpretq_p128_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_s8"
            },
            {
              "name": "vreinterpretq_f16_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_s8"
            },
            {
              "name": "vreinterpretq_s8_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_s16"
            },
            {
              "name": "vreinterpretq_s32_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_s16"
            },
            {
              "name": "vreinterpretq_f32_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_s16"
            },
            {
              "name": "vreinterpretq_u8_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_s16"
            },
            {
              "name": "vreinterpretq_u16_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_s16"
            },
            {
              "name": "vreinterpretq_u32_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_s16"
            },
            {
              "name": "vreinterpretq_p8_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_s16"
            },
            {
              "name": "vreinterpretq_p16_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_s16"
            },
            {
              "name": "vreinterpretq_mf8_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_s16"
            },
            {
              "name": "vreinterpretq_u64_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_s16"
            },
            {
              "name": "vreinterpretq_s64_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_s16"
            },
            {
              "name": "vreinterpretq_f64_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_s16"
            },
            {
              "name": "vreinterpretq_p64_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_s16"
            },
            {
              "name": "vreinterpretq_p128_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_s16"
            },
            {
              "name": "vreinterpretq_f16_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_s16"
            },
            {
              "name": "vreinterpretq_s8_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_s32"
            },
            {
              "name": "vreinterpretq_s16_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_s32"
            },
            {
              "name": "vreinterpretq_f32_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_s32"
            },
            {
              "name": "vreinterpretq_u8_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_s32"
            },
            {
              "name": "vreinterpretq_u16_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_s32"
            },
            {
              "name": "vreinterpretq_u32_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_s32"
            },
            {
              "name": "vreinterpretq_p8_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_s32"
            },
            {
              "name": "vreinterpretq_p16_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_s32"
            },
            {
              "name": "vreinterpretq_mf8_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_s32"
            },
            {
              "name": "vreinterpretq_u64_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_s32"
            },
            {
              "name": "vreinterpretq_s64_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_s32"
            },
            {
              "name": "vreinterpretq_f64_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_s32"
            },
            {
              "name": "vreinterpretq_p64_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_s32"
            },
            {
              "name": "vreinterpretq_p128_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_s32"
            },
            {
              "name": "vreinterpretq_f16_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_s32"
            },
            {
              "name": "vreinterpretq_s8_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_f32"
            },
            {
              "name": "vreinterpretq_s16_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_f32"
            },
            {
              "name": "vreinterpretq_s32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_f32"
            },
            {
              "name": "vreinterpretq_u8_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_f32"
            },
            {
              "name": "vreinterpretq_u16_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_f32"
            },
            {
              "name": "vreinterpretq_u32_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_f32"
            },
            {
              "name": "vreinterpretq_p8_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_f32"
            },
            {
              "name": "vreinterpretq_p16_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_f32"
            },
            {
              "name": "vreinterpretq_mf8_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_f32"
            },
            {
              "name": "vreinterpretq_u64_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_f32"
            },
            {
              "name": "vreinterpretq_s64_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_f32"
            },
            {
              "name": "vreinterpretq_f64_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_f32"
            },
            {
              "name": "vreinterpretq_p64_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_f32"
            },
            {
              "name": "vreinterpretq_p128_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_f32"
            },
            {
              "name": "vreinterpretq_p64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_f64"
            },
            {
              "name": "vreinterpretq_p128_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_f64"
            },
            {
              "name": "vreinterpretq_f16_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_f32"
            },
            {
              "name": "vreinterpretq_s8_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_u8"
            },
            {
              "name": "vreinterpretq_s16_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_u8"
            },
            {
              "name": "vreinterpretq_s32_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_u8"
            },
            {
              "name": "vreinterpretq_f32_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_u8"
            },
            {
              "name": "vreinterpretq_u16_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_u8"
            },
            {
              "name": "vreinterpretq_u32_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_u8"
            },
            {
              "name": "vreinterpretq_p8_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_u8"
            },
            {
              "name": "vreinterpretq_p16_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_u8"
            },
            {
              "name": "vreinterpretq_mf8_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_u8"
            },
            {
              "name": "vreinterpretq_u64_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_u8"
            },
            {
              "name": "vreinterpretq_s64_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_u8"
            },
            {
              "name": "vreinterpretq_f64_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_u8"
            },
            {
              "name": "vreinterpretq_p64_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_u8"
            },
            {
              "name": "vreinterpretq_p128_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_u8"
            },
            {
              "name": "vreinterpretq_f16_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_u8"
            },
            {
              "name": "vreinterpretq_s8_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_u16"
            },
            {
              "name": "vreinterpretq_s16_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_u16"
            },
            {
              "name": "vreinterpretq_s32_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_u16"
            },
            {
              "name": "vreinterpretq_f32_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_u16"
            },
            {
              "name": "vreinterpretq_u8_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_u16"
            },
            {
              "name": "vreinterpretq_u32_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_u16"
            },
            {
              "name": "vreinterpretq_p8_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_u16"
            },
            {
              "name": "vreinterpretq_p16_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_u16"
            },
            {
              "name": "vreinterpretq_mf8_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_u16"
            },
            {
              "name": "vreinterpretq_u64_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_u16"
            },
            {
              "name": "vreinterpretq_s64_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_u16"
            },
            {
              "name": "vreinterpretq_f64_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_u16"
            },
            {
              "name": "vreinterpretq_p64_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_u16"
            },
            {
              "name": "vreinterpretq_p128_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_u16"
            },
            {
              "name": "vreinterpretq_f16_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_u16"
            },
            {
              "name": "vreinterpretq_s8_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_u32"
            },
            {
              "name": "vreinterpretq_s16_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_u32"
            },
            {
              "name": "vreinterpretq_s32_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_u32"
            },
            {
              "name": "vreinterpretq_f32_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_u32"
            },
            {
              "name": "vreinterpretq_u8_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_u32"
            },
            {
              "name": "vreinterpretq_u16_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_u32"
            },
            {
              "name": "vreinterpretq_p8_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_u32"
            },
            {
              "name": "vreinterpretq_p16_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_u32"
            },
            {
              "name": "vreinterpretq_mf8_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_u32"
            },
            {
              "name": "vreinterpretq_u64_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_u32"
            },
            {
              "name": "vreinterpretq_s64_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_u32"
            },
            {
              "name": "vreinterpretq_f64_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_u32"
            },
            {
              "name": "vreinterpretq_p64_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_u32"
            },
            {
              "name": "vreinterpretq_p128_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_u32"
            },
            {
              "name": "vreinterpretq_f16_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_u32"
            },
            {
              "name": "vreinterpretq_s8_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_p8"
            },
            {
              "name": "vreinterpretq_s16_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_p8"
            },
            {
              "name": "vreinterpretq_s32_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_p8"
            },
            {
              "name": "vreinterpretq_f32_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_p8"
            },
            {
              "name": "vreinterpretq_u8_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_p8"
            },
            {
              "name": "vreinterpretq_u16_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_p8"
            },
            {
              "name": "vreinterpretq_u32_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_p8"
            },
            {
              "name": "vreinterpretq_p16_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_p8"
            },
            {
              "name": "vreinterpretq_u64_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_p8"
            },
            {
              "name": "vreinterpretq_s64_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_p8"
            },
            {
              "name": "vreinterpretq_f64_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_p8"
            },
            {
              "name": "vreinterpretq_p64_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_p8"
            },
            {
              "name": "vreinterpretq_p128_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_p8"
            },
            {
              "name": "vreinterpretq_f16_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_p8"
            },
            {
              "name": "vreinterpretq_s8_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_mf8"
            },
            {
              "name": "vreinterpretq_s16_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_mf8"
            },
            {
              "name": "vreinterpretq_s32_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_mf8"
            },
            {
              "name": "vreinterpretq_f32_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_mf8"
            },
            {
              "name": "vreinterpretq_u8_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_mf8"
            },
            {
              "name": "vreinterpretq_u16_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_mf8"
            },
            {
              "name": "vreinterpretq_u32_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_mf8"
            },
            {
              "name": "vreinterpretq_p16_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_mf8"
            },
            {
              "name": "vreinterpretq_u64_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_mf8"
            },
            {
              "name": "vreinterpretq_s64_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_mf8"
            },
            {
              "name": "vreinterpretq_f64_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_mf8"
            },
            {
              "name": "vreinterpretq_p64_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_mf8"
            },
            {
              "name": "vreinterpretq_p128_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_mf8"
            },
            {
              "name": "vreinterpretq_f16_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_mf8"
            },
            {
              "name": "vreinterpretq_s8_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_p16"
            },
            {
              "name": "vreinterpretq_s16_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_p16"
            },
            {
              "name": "vreinterpretq_s32_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_p16"
            },
            {
              "name": "vreinterpretq_f32_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_p16"
            },
            {
              "name": "vreinterpretq_u8_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_p16"
            },
            {
              "name": "vreinterpretq_u16_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_p16"
            },
            {
              "name": "vreinterpretq_u32_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_p16"
            },
            {
              "name": "vreinterpretq_p8_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_p16"
            },
            {
              "name": "vreinterpretq_mf8_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_p16"
            },
            {
              "name": "vreinterpretq_u64_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_p16"
            },
            {
              "name": "vreinterpretq_s64_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_p16"
            },
            {
              "name": "vreinterpretq_f64_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_p16"
            },
            {
              "name": "vreinterpretq_p64_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_p16"
            },
            {
              "name": "vreinterpretq_p128_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_p16"
            },
            {
              "name": "vreinterpretq_f16_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_p16"
            },
            {
              "name": "vreinterpretq_s8_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_u64"
            },
            {
              "name": "vreinterpretq_s16_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_u64"
            },
            {
              "name": "vreinterpretq_s32_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_u64"
            },
            {
              "name": "vreinterpretq_f32_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_u64"
            },
            {
              "name": "vreinterpretq_u8_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_u64"
            },
            {
              "name": "vreinterpretq_u16_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_u64"
            },
            {
              "name": "vreinterpretq_u32_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_u64"
            },
            {
              "name": "vreinterpretq_p8_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_u64"
            },
            {
              "name": "vreinterpretq_p16_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_u64"
            },
            {
              "name": "vreinterpretq_mf8_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_u64"
            },
            {
              "name": "vreinterpretq_s64_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_u64"
            },
            {
              "name": "vreinterpretq_f64_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_u64"
            },
            {
              "name": "vreinterpretq_f64_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_s64"
            },
            {
              "name": "vreinterpretq_p64_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_s64"
            },
            {
              "name": "vreinterpretq_p128_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_s64"
            },
            {
              "name": "vreinterpretq_p64_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_u64"
            },
            {
              "name": "vreinterpretq_p128_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_u64"
            },
            {
              "name": "vreinterpretq_f16_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_u64"
            },
            {
              "name": "vreinterpretq_s8_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_s64"
            },
            {
              "name": "vreinterpretq_s16_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_s64"
            },
            {
              "name": "vreinterpretq_s32_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_s64"
            },
            {
              "name": "vreinterpretq_f32_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_s64"
            },
            {
              "name": "vreinterpretq_u8_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_s64"
            },
            {
              "name": "vreinterpretq_u16_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_s64"
            },
            {
              "name": "vreinterpretq_u32_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_s64"
            },
            {
              "name": "vreinterpretq_p8_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_s64"
            },
            {
              "name": "vreinterpretq_p16_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_s64"
            },
            {
              "name": "vreinterpretq_mf8_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_s64"
            },
            {
              "name": "vreinterpretq_u64_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_s64"
            },
            {
              "name": "vreinterpretq_u64_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_p64"
            },
            {
              "name": "vreinterpretq_f16_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_s64"
            },
            {
              "name": "vreinterpretq_s8_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_f16"
            },
            {
              "name": "vreinterpretq_s16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_f16"
            },
            {
              "name": "vreinterpretq_s32_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_f16"
            },
            {
              "name": "vreinterpretq_f32_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_f16"
            },
            {
              "name": "vreinterpretq_u8_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_f16"
            },
            {
              "name": "vreinterpretq_u16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_f16"
            },
            {
              "name": "vreinterpretq_u32_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_f16"
            },
            {
              "name": "vreinterpretq_p8_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_f16"
            },
            {
              "name": "vreinterpretq_p16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_f16"
            },
            {
              "name": "vreinterpretq_mf8_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_f16"
            },
            {
              "name": "vreinterpretq_u64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_f16"
            },
            {
              "name": "vreinterpretq_s64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_f16"
            },
            {
              "name": "vreinterpretq_f64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_f16"
            },
            {
              "name": "vreinterpretq_p64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_f16"
            },
            {
              "name": "vreinterpretq_p128_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_f16"
            },
            {
              "name": "vreinterpret_s8_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_f64"
            },
            {
              "name": "vreinterpret_s16_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_f64"
            },
            {
              "name": "vreinterpret_s32_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_f64"
            },
            {
              "name": "vreinterpret_u8_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_f64"
            },
            {
              "name": "vreinterpret_u16_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_f64"
            },
            {
              "name": "vreinterpret_u32_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_f64"
            },
            {
              "name": "vreinterpret_p8_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_f64"
            },
            {
              "name": "vreinterpret_p16_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_f64"
            },
            {
              "name": "vreinterpret_mf8_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_f64"
            },
            {
              "name": "vreinterpret_u64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_f64"
            },
            {
              "name": "vreinterpret_s64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_f64"
            },
            {
              "name": "vreinterpret_f16_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_f64"
            },
            {
              "name": "vreinterpret_f32_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_f64"
            },
            {
              "name": "vreinterpretq_s8_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_f64"
            },
            {
              "name": "vreinterpretq_s16_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_f64"
            },
            {
              "name": "vreinterpretq_s32_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_f64"
            },
            {
              "name": "vreinterpretq_u8_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_f64"
            },
            {
              "name": "vreinterpretq_u16_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_f64"
            },
            {
              "name": "vreinterpretq_u32_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_f64"
            },
            {
              "name": "vreinterpretq_p8_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_f64"
            },
            {
              "name": "vreinterpretq_p16_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_f64"
            },
            {
              "name": "vreinterpretq_mf8_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_f64"
            },
            {
              "name": "vreinterpretq_u64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_f64"
            },
            {
              "name": "vreinterpretq_s64_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_f64"
            },
            {
              "name": "vreinterpretq_f16_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_f64"
            },
            {
              "name": "vreinterpretq_f32_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_f64"
            },
            {
              "name": "vreinterpret_s8_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_p64"
            },
            {
              "name": "vreinterpret_s16_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_p64"
            },
            {
              "name": "vreinterpret_s32_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_p64"
            },
            {
              "name": "vreinterpret_u8_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_p64"
            },
            {
              "name": "vreinterpret_u16_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_p64"
            },
            {
              "name": "vreinterpret_u32_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_p64"
            },
            {
              "name": "vreinterpret_p8_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_p64"
            },
            {
              "name": "vreinterpret_p16_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_p64"
            },
            {
              "name": "vreinterpret_mf8_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_p64"
            },
            {
              "name": "vreinterpret_s64_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_p64"
            },
            {
              "name": "vreinterpret_f64_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_p64"
            },
            {
              "name": "vreinterpret_f16_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f16_p64"
            },
            {
              "name": "vreinterpretq_s8_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_p64"
            },
            {
              "name": "vreinterpretq_s16_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_p64"
            },
            {
              "name": "vreinterpretq_s32_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_p64"
            },
            {
              "name": "vreinterpretq_u8_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_p64"
            },
            {
              "name": "vreinterpretq_u16_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_p64"
            },
            {
              "name": "vreinterpretq_u32_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_p64"
            },
            {
              "name": "vreinterpretq_p8_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_p64"
            },
            {
              "name": "vreinterpretq_p16_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_p64"
            },
            {
              "name": "vreinterpretq_mf8_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_p64"
            },
            {
              "name": "vreinterpretq_s64_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_p64"
            },
            {
              "name": "vreinterpretq_f64_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_p64"
            },
            {
              "name": "vreinterpretq_f16_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_p64"
            },
            {
              "name": "vreinterpretq_s8_p128",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_p128"
            },
            {
              "name": "vreinterpretq_s16_p128",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_p128"
            },
            {
              "name": "vreinterpretq_s32_p128",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_p128"
            },
            {
              "name": "vreinterpretq_u8_p128",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_p128"
            },
            {
              "name": "vreinterpretq_u16_p128",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_p128"
            },
            {
              "name": "vreinterpretq_u32_p128",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_p128"
            },
            {
              "name": "vreinterpretq_p8_p128",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_p128"
            },
            {
              "name": "vreinterpretq_p16_p128",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_p128"
            },
            {
              "name": "vreinterpretq_mf8_p128",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_p128"
            },
            {
              "name": "vreinterpretq_u64_p128",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_p128"
            },
            {
              "name": "vreinterpretq_s64_p128",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_p128"
            },
            {
              "name": "vreinterpretq_f64_p128",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_p128"
            },
            {
              "name": "vreinterpretq_f16_p128",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f16_p128"
            },
            {
              "name": "vreinterpret_mf8_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_u8"
            },
            {
              "name": "vreinterpretq_mf8_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_u8"
            },
            {
              "name": "vreinterpret_u8_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_mf8"
            },
            {
              "name": "vreinterpretq_u8_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_mf8"
            }
          ]
        }
      },
      "Move": {
        "Narrow": {
          "intrinsics": [
            {
              "name": "vmovn_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_s16"
            },
            {
              "name": "vmovn_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_s32"
            },
            {
              "name": "vmovn_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_s64"
            },
            {
              "name": "vmovn_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_u16"
            },
            {
              "name": "vmovn_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_u32"
            },
            {
              "name": "vmovn_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_u64"
            },
            {
              "name": "vmovn_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_high_s16"
            },
            {
              "name": "vmovn_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_high_s32"
            },
            {
              "name": "vmovn_high_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_high_s64"
            },
            {
              "name": "vmovn_high_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_high_u16"
            },
            {
              "name": "vmovn_high_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_high_u32"
            },
            {
              "name": "vmovn_high_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovn_high_u64"
            }
          ]
        },
        "Widen": {
          "intrinsics": [
            {
              "name": "vmovl_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_s8"
            },
            {
              "name": "vmovl_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_s16"
            },
            {
              "name": "vmovl_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_s32"
            },
            {
              "name": "vmovl_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_u8"
            },
            {
              "name": "vmovl_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_u16"
            },
            {
              "name": "vmovl_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_u32"
            },
            {
              "name": "vmovl_high_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_high_s8"
            },
            {
              "name": "vmovl_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_high_s16"
            },
            {
              "name": "vmovl_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_high_s32"
            },
            {
              "name": "vmovl_high_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_high_u8"
            },
            {
              "name": "vmovl_high_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_high_u16"
            },
            {
              "name": "vmovl_high_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovl_high_u32"
            }
          ]
        },
        "Saturating_narrow": {
          "intrinsics": [
            {
              "name": "vqmovn_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_s16"
            },
            {
              "name": "vqmovn_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_s32"
            },
            {
              "name": "vqmovn_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_s64"
            },
            {
              "name": "vqmovn_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_u16"
            },
            {
              "name": "vqmovn_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_u32"
            },
            {
              "name": "vqmovn_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_u64"
            },
            {
              "name": "vqmovnh_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovnh_s16"
            },
            {
              "name": "vqmovns_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovns_s32"
            },
            {
              "name": "vqmovnd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovnd_s64"
            },
            {
              "name": "vqmovnh_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovnh_u16"
            },
            {
              "name": "vqmovns_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovns_u32"
            },
            {
              "name": "vqmovnd_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovnd_u64"
            },
            {
              "name": "vqmovn_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_high_s16"
            },
            {
              "name": "vqmovn_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_high_s32"
            },
            {
              "name": "vqmovn_high_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_high_s64"
            },
            {
              "name": "vqmovn_high_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_high_u16"
            },
            {
              "name": "vqmovn_high_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_high_u32"
            },
            {
              "name": "vqmovn_high_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovn_high_u64"
            },
            {
              "name": "vqmovun_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovun_s16"
            },
            {
              "name": "vqmovun_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovun_s32"
            },
            {
              "name": "vqmovun_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovun_s64"
            },
            {
              "name": "vqmovunh_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovunh_s16"
            },
            {
              "name": "vqmovuns_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovuns_s32"
            },
            {
              "name": "vqmovund_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovund_s64"
            },
            {
              "name": "vqmovun_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovun_high_s16"
            },
            {
              "name": "vqmovun_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovun_high_s32"
            },
            {
              "name": "vqmovun_high_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqmovun_high_s64"
            }
          ]
        }
      },
      "Scalar_arithmetic": {
        "Vector_multiply-accumulate_by_scalar": {
          "intrinsics": [
            {
              "name": "vmla_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_lane_s16"
            },
            {
              "name": "vmlaq_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_lane_s16"
            },
            {
              "name": "vmla_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_lane_s32"
            },
            {
              "name": "vmlaq_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_lane_s32"
            },
            {
              "name": "vmla_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_lane_u16"
            },
            {
              "name": "vmlaq_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_lane_u16"
            },
            {
              "name": "vmla_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_lane_u32"
            },
            {
              "name": "vmlaq_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_lane_u32"
            },
            {
              "name": "vmla_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_lane_f32"
            },
            {
              "name": "vmlaq_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_lane_f32"
            },
            {
              "name": "vmla_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_laneq_s16"
            },
            {
              "name": "vmlaq_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_laneq_s16"
            },
            {
              "name": "vmla_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_laneq_s32"
            },
            {
              "name": "vmlaq_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_laneq_s32"
            },
            {
              "name": "vmla_laneq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_laneq_u16"
            },
            {
              "name": "vmlaq_laneq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_laneq_u16"
            },
            {
              "name": "vmla_laneq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_laneq_u32"
            },
            {
              "name": "vmlaq_laneq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_laneq_u32"
            },
            {
              "name": "vmla_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_laneq_f32"
            },
            {
              "name": "vmlaq_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_laneq_f32"
            },
            {
              "name": "vmlal_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_lane_s16"
            },
            {
              "name": "vmlal_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_lane_s32"
            },
            {
              "name": "vmlal_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_lane_u16"
            },
            {
              "name": "vmlal_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_lane_u32"
            },
            {
              "name": "vmlal_high_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_lane_s16"
            },
            {
              "name": "vmlal_high_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_lane_s32"
            },
            {
              "name": "vmlal_high_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_lane_u16"
            },
            {
              "name": "vmlal_high_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_lane_u32"
            },
            {
              "name": "vmlal_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_laneq_s16"
            },
            {
              "name": "vmlal_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_laneq_s32"
            },
            {
              "name": "vmlal_laneq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_laneq_u16"
            },
            {
              "name": "vmlal_laneq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_laneq_u32"
            },
            {
              "name": "vmlal_high_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_laneq_s16"
            },
            {
              "name": "vmlal_high_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_laneq_s32"
            },
            {
              "name": "vmlal_high_laneq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_laneq_u16"
            },
            {
              "name": "vmlal_high_laneq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_laneq_u32"
            },
            {
              "name": "vmla_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_n_s16"
            },
            {
              "name": "vmlaq_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_n_s16"
            },
            {
              "name": "vmla_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_n_s32"
            },
            {
              "name": "vmlaq_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_n_s32"
            },
            {
              "name": "vmla_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_n_u16"
            },
            {
              "name": "vmlaq_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_n_u16"
            },
            {
              "name": "vmla_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_n_u32"
            },
            {
              "name": "vmlaq_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_n_u32"
            },
            {
              "name": "vmla_n_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmla_n_f32"
            },
            {
              "name": "vmlaq_n_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaq_n_f32"
            }
          ]
        },
        "Vector_multiply-subtract_by_scalar": {
          "intrinsics": [
            {
              "name": "vmls_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_lane_s16"
            },
            {
              "name": "vmlsq_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_lane_s16"
            },
            {
              "name": "vmls_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_lane_s32"
            },
            {
              "name": "vmlsq_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_lane_s32"
            },
            {
              "name": "vmls_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_lane_u16"
            },
            {
              "name": "vmlsq_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_lane_u16"
            },
            {
              "name": "vmls_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_lane_u32"
            },
            {
              "name": "vmlsq_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_lane_u32"
            },
            {
              "name": "vmls_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_lane_f32"
            },
            {
              "name": "vmlsq_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_lane_f32"
            },
            {
              "name": "vmls_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_laneq_s16"
            },
            {
              "name": "vmlsq_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_laneq_s16"
            },
            {
              "name": "vmls_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_laneq_s32"
            },
            {
              "name": "vmlsq_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_laneq_s32"
            },
            {
              "name": "vmls_laneq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_laneq_u16"
            },
            {
              "name": "vmlsq_laneq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_laneq_u16"
            },
            {
              "name": "vmls_laneq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_laneq_u32"
            },
            {
              "name": "vmlsq_laneq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_laneq_u32"
            },
            {
              "name": "vmls_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_laneq_f32"
            },
            {
              "name": "vmlsq_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_laneq_f32"
            },
            {
              "name": "vmlsl_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_lane_s16"
            },
            {
              "name": "vmlsl_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_lane_s32"
            },
            {
              "name": "vmlsl_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_lane_u16"
            },
            {
              "name": "vmlsl_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_lane_u32"
            },
            {
              "name": "vmlsl_high_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_lane_s16"
            },
            {
              "name": "vmlsl_high_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_lane_s32"
            },
            {
              "name": "vmlsl_high_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_lane_u16"
            },
            {
              "name": "vmlsl_high_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_lane_u32"
            },
            {
              "name": "vmlsl_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_laneq_s16"
            },
            {
              "name": "vmlsl_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_laneq_s32"
            },
            {
              "name": "vmlsl_laneq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_laneq_u16"
            },
            {
              "name": "vmlsl_laneq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_laneq_u32"
            },
            {
              "name": "vmlsl_high_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_laneq_s16"
            },
            {
              "name": "vmlsl_high_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_laneq_s32"
            },
            {
              "name": "vmlsl_high_laneq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_laneq_u16"
            },
            {
              "name": "vmlsl_high_laneq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_laneq_u32"
            }
          ]
        },
        "Vector_multiply_by_scalar": {
          "intrinsics": [
            {
              "name": "vmul_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_n_s16"
            },
            {
              "name": "vmulq_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_n_s16"
            },
            {
              "name": "vmul_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_n_s32"
            },
            {
              "name": "vmulq_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_n_s32"
            },
            {
              "name": "vmul_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_n_u16"
            },
            {
              "name": "vmulq_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_n_u16"
            },
            {
              "name": "vmul_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_n_u32"
            },
            {
              "name": "vmulq_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_n_u32"
            },
            {
              "name": "vmul_n_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_n_f32"
            },
            {
              "name": "vmulq_n_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_n_f32"
            },
            {
              "name": "vmul_n_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_n_f64"
            },
            {
              "name": "vmulq_n_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_n_f64"
            },
            {
              "name": "vmul_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_lane_s16"
            },
            {
              "name": "vmulq_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_lane_s16"
            },
            {
              "name": "vmul_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_lane_s32"
            },
            {
              "name": "vmulq_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_lane_s32"
            },
            {
              "name": "vmul_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_lane_u16"
            },
            {
              "name": "vmulq_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_lane_u16"
            },
            {
              "name": "vmul_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_lane_u32"
            },
            {
              "name": "vmulq_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_lane_u32"
            },
            {
              "name": "vmul_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_lane_f32"
            },
            {
              "name": "vmulq_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_lane_f32"
            },
            {
              "name": "vmul_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_lane_f64"
            },
            {
              "name": "vmulq_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_lane_f64"
            },
            {
              "name": "vmuls_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmuls_lane_f32"
            },
            {
              "name": "vmuld_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmuld_lane_f64"
            },
            {
              "name": "vmul_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_laneq_s16"
            },
            {
              "name": "vmulq_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_laneq_s16"
            },
            {
              "name": "vmul_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_laneq_s32"
            },
            {
              "name": "vmulq_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_laneq_s32"
            },
            {
              "name": "vmul_laneq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_laneq_u16"
            },
            {
              "name": "vmulq_laneq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_laneq_u16"
            },
            {
              "name": "vmul_laneq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_laneq_u32"
            },
            {
              "name": "vmulq_laneq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_laneq_u32"
            },
            {
              "name": "vmul_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_laneq_f32"
            },
            {
              "name": "vmulq_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_laneq_f32"
            },
            {
              "name": "vmul_laneq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_laneq_f64"
            },
            {
              "name": "vmulq_laneq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_laneq_f64"
            },
            {
              "name": "vmuls_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmuls_laneq_f32"
            },
            {
              "name": "vmuld_laneq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmuld_laneq_f64"
            }
          ]
        },
        "Vector_multiply_by_scalar_and_widen": {
          "intrinsics": [
            {
              "name": "vmull_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_n_s16"
            },
            {
              "name": "vmull_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_n_s32"
            },
            {
              "name": "vmull_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_n_u16"
            },
            {
              "name": "vmull_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_n_u32"
            },
            {
              "name": "vmull_high_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_n_s16"
            },
            {
              "name": "vmull_high_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_n_s32"
            },
            {
              "name": "vmull_high_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_n_u16"
            },
            {
              "name": "vmull_high_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_n_u32"
            },
            {
              "name": "vmull_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_lane_s16"
            },
            {
              "name": "vmull_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_lane_s32"
            },
            {
              "name": "vmull_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_lane_u16"
            },
            {
              "name": "vmull_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_lane_u32"
            },
            {
              "name": "vmull_high_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_lane_s16"
            },
            {
              "name": "vmull_high_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_lane_s32"
            },
            {
              "name": "vmull_high_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_lane_u16"
            },
            {
              "name": "vmull_high_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_lane_u32"
            },
            {
              "name": "vmull_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_laneq_s16"
            },
            {
              "name": "vmull_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_laneq_s32"
            },
            {
              "name": "vmull_laneq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_laneq_u16"
            },
            {
              "name": "vmull_laneq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_laneq_u32"
            },
            {
              "name": "vmull_high_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_laneq_s16"
            },
            {
              "name": "vmull_high_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_laneq_s32"
            },
            {
              "name": "vmull_high_laneq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_laneq_u16"
            },
            {
              "name": "vmull_high_laneq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_laneq_u32"
            }
          ]
        },
        "Vector_multiply-accumulate_by_scalar_and_widen": {
          "intrinsics": [
            {
              "name": "vmlal_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_n_s16"
            },
            {
              "name": "vmlal_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_n_s32"
            },
            {
              "name": "vmlal_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_n_u16"
            },
            {
              "name": "vmlal_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_n_u32"
            },
            {
              "name": "vmlal_high_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_n_s16"
            },
            {
              "name": "vmlal_high_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_n_s32"
            },
            {
              "name": "vmlal_high_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_n_u16"
            },
            {
              "name": "vmlal_high_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlal_high_n_u32"
            },
            {
              "name": "vmls_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_n_s16"
            },
            {
              "name": "vmlsq_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_n_s16"
            },
            {
              "name": "vmls_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_n_s32"
            },
            {
              "name": "vmlsq_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_n_s32"
            },
            {
              "name": "vmls_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_n_u16"
            },
            {
              "name": "vmlsq_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_n_u16"
            },
            {
              "name": "vmls_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_n_u32"
            },
            {
              "name": "vmlsq_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_n_u32"
            },
            {
              "name": "vmls_n_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmls_n_f32"
            },
            {
              "name": "vmlsq_n_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsq_n_f32"
            },
            {
              "name": "vmlsl_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_n_s16"
            },
            {
              "name": "vmlsl_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_n_s32"
            },
            {
              "name": "vmlsl_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_n_u16"
            },
            {
              "name": "vmlsl_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_n_u32"
            },
            {
              "name": "vmlsl_high_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_n_s16"
            },
            {
              "name": "vmlsl_high_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_n_s32"
            },
            {
              "name": "vmlsl_high_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_n_u16"
            },
            {
              "name": "vmlsl_high_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlsl_high_n_u32"
            }
          ]
        },
        "Fused_multiply-accumulate_by_scalar": {
          "intrinsics": [
            {
              "name": "vfma_n_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_n_f32"
            },
            {
              "name": "vfmaq_n_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_n_f32"
            },
            {
              "name": "vfms_n_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_n_f32"
            },
            {
              "name": "vfmsq_n_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_n_f32"
            },
            {
              "name": "vfma_n_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_n_f64"
            },
            {
              "name": "vfmaq_n_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_n_f64"
            },
            {
              "name": "vfms_n_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_n_f64"
            },
            {
              "name": "vfmsq_n_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_n_f64"
            }
          ]
        }
      },
      "Logical": {
        "Negate": {
          "intrinsics": [
            {
              "name": "vneg_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vneg_s8"
            },
            {
              "name": "vnegq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_s8"
            },
            {
              "name": "vneg_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vneg_s16"
            },
            {
              "name": "vnegq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_s16"
            },
            {
              "name": "vneg_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vneg_s32"
            },
            {
              "name": "vnegq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_s32"
            },
            {
              "name": "vneg_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vneg_f32"
            },
            {
              "name": "vnegq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_f32"
            },
            {
              "name": "vneg_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vneg_s64"
            },
            {
              "name": "vnegd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegd_s64"
            },
            {
              "name": "vnegq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_s64"
            },
            {
              "name": "vneg_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vneg_f64"
            },
            {
              "name": "vnegq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_f64"
            }
          ]
        },
        "Saturating_Negate": {
          "intrinsics": [
            {
              "name": "vqneg_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqneg_s8"
            },
            {
              "name": "vqnegq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqnegq_s8"
            },
            {
              "name": "vqneg_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqneg_s16"
            },
            {
              "name": "vqnegq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqnegq_s16"
            },
            {
              "name": "vqneg_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqneg_s32"
            },
            {
              "name": "vqnegq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqnegq_s32"
            },
            {
              "name": "vqneg_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqneg_s64"
            },
            {
              "name": "vqnegq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqnegq_s64"
            },
            {
              "name": "vqnegb_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqnegb_s8"
            },
            {
              "name": "vqnegh_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqnegh_s16"
            },
            {
              "name": "vqnegs_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqnegs_s32"
            },
            {
              "name": "vqnegd_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqnegd_s64"
            }
          ]
        },
        "Bitwise_NOT": {
          "intrinsics": [
            {
              "name": "vmvn_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_s8"
            },
            {
              "name": "vmvnq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_s8"
            },
            {
              "name": "vmvn_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_s16"
            },
            {
              "name": "vmvnq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_s16"
            },
            {
              "name": "vmvn_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_s32"
            },
            {
              "name": "vmvnq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_s32"
            },
            {
              "name": "vmvn_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_u8"
            },
            {
              "name": "vmvnq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u8"
            },
            {
              "name": "vmvn_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_u16"
            },
            {
              "name": "vmvnq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u16"
            },
            {
              "name": "vmvn_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_u32"
            },
            {
              "name": "vmvnq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_u32"
            },
            {
              "name": "vmvn_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvn_p8"
            },
            {
              "name": "vmvnq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmvnq_p8"
            }
          ]
        },
        "AND": {
          "intrinsics": [
            {
              "name": "vand_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_s8"
            },
            {
              "name": "vandq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_s8"
            },
            {
              "name": "vand_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_s16"
            },
            {
              "name": "vandq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_s16"
            },
            {
              "name": "vand_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_s32"
            },
            {
              "name": "vandq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_s32"
            },
            {
              "name": "vand_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_s64"
            },
            {
              "name": "vandq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_s64"
            },
            {
              "name": "vand_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_u8"
            },
            {
              "name": "vandq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u8"
            },
            {
              "name": "vand_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_u16"
            },
            {
              "name": "vandq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u16"
            },
            {
              "name": "vand_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_u32"
            },
            {
              "name": "vandq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u32"
            },
            {
              "name": "vand_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vand_u64"
            },
            {
              "name": "vandq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vandq_u64"
            }
          ]
        },
        "OR": {
          "intrinsics": [
            {
              "name": "vorr_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_s8"
            },
            {
              "name": "vorrq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_s8"
            },
            {
              "name": "vorr_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_s16"
            },
            {
              "name": "vorrq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_s16"
            },
            {
              "name": "vorr_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_s32"
            },
            {
              "name": "vorrq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_s32"
            },
            {
              "name": "vorr_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_s64"
            },
            {
              "name": "vorrq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_s64"
            },
            {
              "name": "vorr_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_u8"
            },
            {
              "name": "vorrq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u8"
            },
            {
              "name": "vorr_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_u16"
            },
            {
              "name": "vorrq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u16"
            },
            {
              "name": "vorr_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_u32"
            },
            {
              "name": "vorrq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u32"
            },
            {
              "name": "vorr_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorr_u64"
            },
            {
              "name": "vorrq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorrq_u64"
            }
          ]
        },
        "Exclusive_OR": {
          "intrinsics": [
            {
              "name": "veor_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_s8"
            },
            {
              "name": "veorq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_s8"
            },
            {
              "name": "veor_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_s16"
            },
            {
              "name": "veorq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_s16"
            },
            {
              "name": "veor_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_s32"
            },
            {
              "name": "veorq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_s32"
            },
            {
              "name": "veor_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_s64"
            },
            {
              "name": "veorq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_s64"
            },
            {
              "name": "veor_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_u8"
            },
            {
              "name": "veorq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u8"
            },
            {
              "name": "veor_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_u16"
            },
            {
              "name": "veorq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u16"
            },
            {
              "name": "veor_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_u32"
            },
            {
              "name": "veorq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u32"
            },
            {
              "name": "veor_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veor_u64"
            },
            {
              "name": "veorq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veorq_u64"
            }
          ]
        },
        "OR-NOT": {
          "intrinsics": [
            {
              "name": "vorn_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_s8"
            },
            {
              "name": "vornq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_s8"
            },
            {
              "name": "vorn_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_s16"
            },
            {
              "name": "vornq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_s16"
            },
            {
              "name": "vorn_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_s32"
            },
            {
              "name": "vornq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_s32"
            },
            {
              "name": "vorn_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_s64"
            },
            {
              "name": "vornq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_s64"
            },
            {
              "name": "vorn_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_u8"
            },
            {
              "name": "vornq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_u8"
            },
            {
              "name": "vorn_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_u16"
            },
            {
              "name": "vornq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_u16"
            },
            {
              "name": "vorn_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_u32"
            },
            {
              "name": "vornq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_u32"
            },
            {
              "name": "vorn_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vorn_u64"
            },
            {
              "name": "vornq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vornq_u64"
            }
          ]
        }
      },
      "Bit_manipulation": {
        "Count_leading_sign_bits": {
          "intrinsics": [
            {
              "name": "vcls_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcls_s8"
            },
            {
              "name": "vclsq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclsq_s8"
            },
            {
              "name": "vcls_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcls_s16"
            },
            {
              "name": "vclsq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclsq_s16"
            },
            {
              "name": "vcls_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcls_s32"
            },
            {
              "name": "vclsq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclsq_s32"
            },
            {
              "name": "vcls_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcls_u8"
            },
            {
              "name": "vclsq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclsq_u8"
            },
            {
              "name": "vcls_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcls_u16"
            },
            {
              "name": "vclsq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclsq_u16"
            },
            {
              "name": "vcls_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcls_u32"
            },
            {
              "name": "vclsq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclsq_u32"
            }
          ]
        },
        "Count_leading_zeros": {
          "intrinsics": [
            {
              "name": "vclz_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclz_s8"
            },
            {
              "name": "vclzq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclzq_s8"
            },
            {
              "name": "vclz_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclz_s16"
            },
            {
              "name": "vclzq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclzq_s16"
            },
            {
              "name": "vclz_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclz_s32"
            },
            {
              "name": "vclzq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclzq_s32"
            },
            {
              "name": "vclz_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclz_u8"
            },
            {
              "name": "vclzq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclzq_u8"
            },
            {
              "name": "vclz_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclz_u16"
            },
            {
              "name": "vclzq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclzq_u16"
            },
            {
              "name": "vclz_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclz_u32"
            },
            {
              "name": "vclzq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclzq_u32"
            }
          ]
        },
        "Population_count": {
          "intrinsics": [
            {
              "name": "vcnt_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcnt_s8"
            },
            {
              "name": "vcntq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcntq_s8"
            },
            {
              "name": "vcnt_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcnt_u8"
            },
            {
              "name": "vcntq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcntq_u8"
            },
            {
              "name": "vcnt_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcnt_p8"
            },
            {
              "name": "vcntq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcntq_p8"
            }
          ]
        },
        "Bitwise_clear": {
          "intrinsics": [
            {
              "name": "vbic_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_s8"
            },
            {
              "name": "vbicq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_s8"
            },
            {
              "name": "vbic_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_s16"
            },
            {
              "name": "vbicq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_s16"
            },
            {
              "name": "vbic_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_s32"
            },
            {
              "name": "vbicq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_s32"
            },
            {
              "name": "vbic_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_s64"
            },
            {
              "name": "vbicq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_s64"
            },
            {
              "name": "vbic_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_u8"
            },
            {
              "name": "vbicq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u8"
            },
            {
              "name": "vbic_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_u16"
            },
            {
              "name": "vbicq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u16"
            },
            {
              "name": "vbic_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_u32"
            },
            {
              "name": "vbicq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u32"
            },
            {
              "name": "vbic_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbic_u64"
            },
            {
              "name": "vbicq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbicq_u64"
            }
          ]
        },
        "Bitwise_select": {
          "intrinsics": [
            {
              "name": "vbsl_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_s8"
            },
            {
              "name": "vbslq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_s8"
            },
            {
              "name": "vbsl_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_s16"
            },
            {
              "name": "vbslq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_s16"
            },
            {
              "name": "vbsl_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_s32"
            },
            {
              "name": "vbslq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_s32"
            },
            {
              "name": "vbsl_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_s64"
            },
            {
              "name": "vbslq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_s64"
            },
            {
              "name": "vbsl_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_u8"
            },
            {
              "name": "vbslq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_u8"
            },
            {
              "name": "vbsl_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_u16"
            },
            {
              "name": "vbslq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_u16"
            },
            {
              "name": "vbsl_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_u32"
            },
            {
              "name": "vbslq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_u32"
            },
            {
              "name": "vbsl_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_u64"
            },
            {
              "name": "vbslq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_u64"
            },
            {
              "name": "vbsl_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_p64"
            },
            {
              "name": "vbslq_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_p64"
            },
            {
              "name": "vbsl_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_f32"
            },
            {
              "name": "vbslq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_f32"
            },
            {
              "name": "vbsl_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_p8"
            },
            {
              "name": "vbslq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_p8"
            },
            {
              "name": "vbsl_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_p16"
            },
            {
              "name": "vbslq_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_p16"
            },
            {
              "name": "vbsl_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_f64"
            },
            {
              "name": "vbslq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_f64"
            },
            {
              "name": "vbsl_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_mf8"
            },
            {
              "name": "vbslq_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_mf8"
            }
          ]
        }
      },
      "Vector_manipulation": {
        "Copy_vector_lane": {
          "intrinsics": [
            {
              "name": "vcopy_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_s8"
            },
            {
              "name": "vcopyq_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_s8"
            },
            {
              "name": "vcopy_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_s16"
            },
            {
              "name": "vcopyq_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_s16"
            },
            {
              "name": "vcopy_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_s32"
            },
            {
              "name": "vcopyq_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_s32"
            },
            {
              "name": "vcopy_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_s64"
            },
            {
              "name": "vcopyq_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_s64"
            },
            {
              "name": "vcopy_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_u8"
            },
            {
              "name": "vcopyq_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_u8"
            },
            {
              "name": "vcopy_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_u16"
            },
            {
              "name": "vcopyq_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_u16"
            },
            {
              "name": "vcopy_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_u32"
            },
            {
              "name": "vcopyq_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_u32"
            },
            {
              "name": "vcopy_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_u64"
            },
            {
              "name": "vcopyq_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_u64"
            },
            {
              "name": "vcopy_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_p64"
            },
            {
              "name": "vcopyq_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_p64"
            },
            {
              "name": "vcopy_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_f32"
            },
            {
              "name": "vcopyq_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_f32"
            },
            {
              "name": "vcopy_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_f64"
            },
            {
              "name": "vcopyq_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_f64"
            },
            {
              "name": "vcopy_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_p8"
            },
            {
              "name": "vcopyq_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_p8"
            },
            {
              "name": "vcopy_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_p16"
            },
            {
              "name": "vcopyq_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_p16"
            },
            {
              "name": "vcopy_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_mf8"
            },
            {
              "name": "vcopyq_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_mf8"
            },
            {
              "name": "vcopy_laneq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_s8"
            },
            {
              "name": "vcopyq_laneq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_s8"
            },
            {
              "name": "vcopy_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_s16"
            },
            {
              "name": "vcopyq_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_s16"
            },
            {
              "name": "vcopy_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_s32"
            },
            {
              "name": "vcopyq_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_s32"
            },
            {
              "name": "vcopy_laneq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_s64"
            },
            {
              "name": "vcopyq_laneq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_s64"
            },
            {
              "name": "vcopy_laneq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_u8"
            },
            {
              "name": "vcopyq_laneq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_u8"
            },
            {
              "name": "vcopy_laneq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_u16"
            },
            {
              "name": "vcopyq_laneq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_u16"
            },
            {
              "name": "vcopy_laneq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_u32"
            },
            {
              "name": "vcopyq_laneq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_u32"
            },
            {
              "name": "vcopy_laneq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_u64"
            },
            {
              "name": "vcopyq_laneq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_u64"
            },
            {
              "name": "vcopy_laneq_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_p64"
            },
            {
              "name": "vcopyq_laneq_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_p64"
            },
            {
              "name": "vcopy_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_f32"
            },
            {
              "name": "vcopyq_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_f32"
            },
            {
              "name": "vcopy_laneq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_f64"
            },
            {
              "name": "vcopyq_laneq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_f64"
            },
            {
              "name": "vcopy_laneq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_p8"
            },
            {
              "name": "vcopyq_laneq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_p8"
            },
            {
              "name": "vcopy_laneq_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_p16"
            },
            {
              "name": "vcopyq_laneq_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_p16"
            },
            {
              "name": "vcopy_laneq_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_mf8"
            },
            {
              "name": "vcopyq_laneq_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_mf8"
            }
          ]
        },
        "Reverse_bits_within_elements": {
          "intrinsics": [
            {
              "name": "vrbit_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrbit_s8"
            },
            {
              "name": "vrbitq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrbitq_s8"
            },
            {
              "name": "vrbit_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrbit_u8"
            },
            {
              "name": "vrbitq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrbitq_u8"
            },
            {
              "name": "vrbit_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrbit_p8"
            },
            {
              "name": "vrbitq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrbitq_p8"
            }
          ]
        },
        "Create_vector": {
          "intrinsics": [
            {
              "name": "vcreate_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_s8"
            },
            {
              "name": "vcreate_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_s16"
            },
            {
              "name": "vcreate_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_s32"
            },
            {
              "name": "vcreate_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_s64"
            },
            {
              "name": "vcreate_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_u8"
            },
            {
              "name": "vcreate_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_u16"
            },
            {
              "name": "vcreate_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_u32"
            },
            {
              "name": "vcreate_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_u64"
            },
            {
              "name": "vcreate_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_p64"
            },
            {
              "name": "vcreate_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_f16"
            },
            {
              "name": "vcreate_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_f32"
            },
            {
              "name": "vcreate_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_p8"
            },
            {
              "name": "vcreate_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_p16"
            },
            {
              "name": "vcreate_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_f64"
            },
            {
              "name": "vcreate_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_mf8"
            }
          ]
        },
        "Set_all_lanes_to_the_same_value": {
          "intrinsics": [
            {
              "name": "vdup_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_s8"
            },
            {
              "name": "vdupq_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_s8"
            },
            {
              "name": "vdup_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_s16"
            },
            {
              "name": "vdupq_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_s16"
            },
            {
              "name": "vdup_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_s32"
            },
            {
              "name": "vdupq_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_s32"
            },
            {
              "name": "vdup_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_s64"
            },
            {
              "name": "vdupq_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_s64"
            },
            {
              "name": "vdup_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_u8"
            },
            {
              "name": "vdupq_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_u8"
            },
            {
              "name": "vdup_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_u16"
            },
            {
              "name": "vdupq_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_u16"
            },
            {
              "name": "vdup_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_u32"
            },
            {
              "name": "vdupq_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_u32"
            },
            {
              "name": "vdup_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_u64"
            },
            {
              "name": "vdupq_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_u64"
            },
            {
              "name": "vdup_n_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_p64"
            },
            {
              "name": "vdupq_n_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_p64"
            },
            {
              "name": "vdup_n_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_f32"
            },
            {
              "name": "vdupq_n_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_f32"
            },
            {
              "name": "vdup_n_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_p8"
            },
            {
              "name": "vdupq_n_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_p8"
            },
            {
              "name": "vdup_n_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_p16"
            },
            {
              "name": "vdupq_n_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_p16"
            },
            {
              "name": "vdup_n_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_f64"
            },
            {
              "name": "vdupq_n_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_f64"
            },
            {
              "name": "vdup_n_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_mf8"
            },
            {
              "name": "vdupq_n_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_mf8"
            },
            {
              "name": "vmov_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_s8"
            },
            {
              "name": "vmovq_n_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_s8"
            },
            {
              "name": "vmov_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_s16"
            },
            {
              "name": "vmovq_n_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_s16"
            },
            {
              "name": "vmov_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_s32"
            },
            {
              "name": "vmovq_n_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_s32"
            },
            {
              "name": "vmov_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_s64"
            },
            {
              "name": "vmovq_n_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_s64"
            },
            {
              "name": "vmov_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_u8"
            },
            {
              "name": "vmovq_n_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_u8"
            },
            {
              "name": "vmov_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_u16"
            },
            {
              "name": "vmovq_n_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_u16"
            },
            {
              "name": "vmov_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_u32"
            },
            {
              "name": "vmovq_n_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_u32"
            },
            {
              "name": "vmov_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_u64"
            },
            {
              "name": "vmovq_n_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_u64"
            },
            {
              "name": "vmov_n_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_f32"
            },
            {
              "name": "vmovq_n_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_f32"
            },
            {
              "name": "vmov_n_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_p8"
            },
            {
              "name": "vmovq_n_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_p8"
            },
            {
              "name": "vmov_n_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_p16"
            },
            {
              "name": "vmovq_n_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_p16"
            },
            {
              "name": "vmov_n_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_f64"
            },
            {
              "name": "vmovq_n_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_f64"
            },
            {
              "name": "vmov_n_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_mf8"
            },
            {
              "name": "vmovq_n_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_mf8"
            },
            {
              "name": "vdup_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_s8"
            },
            {
              "name": "vdupq_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_s8"
            },
            {
              "name": "vdup_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_s16"
            },
            {
              "name": "vdupq_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_s16"
            },
            {
              "name": "vdup_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_s32"
            },
            {
              "name": "vdupq_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_s32"
            },
            {
              "name": "vdup_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_s64"
            },
            {
              "name": "vdupq_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_s64"
            },
            {
              "name": "vdup_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_u8"
            },
            {
              "name": "vdupq_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_u8"
            },
            {
              "name": "vdup_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_u16"
            },
            {
              "name": "vdupq_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_u16"
            },
            {
              "name": "vdup_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_u32"
            },
            {
              "name": "vdupq_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_u32"
            },
            {
              "name": "vdup_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_u64"
            },
            {
              "name": "vdupq_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_u64"
            },
            {
              "name": "vdup_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_p64"
            },
            {
              "name": "vdupq_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_p64"
            },
            {
              "name": "vdup_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_f32"
            },
            {
              "name": "vdupq_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_f32"
            },
            {
              "name": "vdup_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_p8"
            },
            {
              "name": "vdupq_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_p8"
            },
            {
              "name": "vdup_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_p16"
            },
            {
              "name": "vdupq_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_p16"
            },
            {
              "name": "vdup_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_f64"
            },
            {
              "name": "vdupq_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_f64"
            },
            {
              "name": "vdup_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_mf8"
            },
            {
              "name": "vdupq_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_mf8"
            },
            {
              "name": "vdup_laneq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_s8"
            },
            {
              "name": "vdupq_laneq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_s8"
            },
            {
              "name": "vdup_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_s16"
            },
            {
              "name": "vdupq_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_s16"
            },
            {
              "name": "vdup_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_s32"
            },
            {
              "name": "vdupq_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_s32"
            },
            {
              "name": "vdup_laneq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_s64"
            },
            {
              "name": "vdupq_laneq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_s64"
            },
            {
              "name": "vdup_laneq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_u8"
            },
            {
              "name": "vdupq_laneq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_u8"
            },
            {
              "name": "vdup_laneq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_u16"
            },
            {
              "name": "vdupq_laneq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_u16"
            },
            {
              "name": "vdup_laneq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_u32"
            },
            {
              "name": "vdupq_laneq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_u32"
            },
            {
              "name": "vdup_laneq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_u64"
            },
            {
              "name": "vdupq_laneq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_u64"
            },
            {
              "name": "vdup_laneq_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_p64"
            },
            {
              "name": "vdupq_laneq_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_p64"
            },
            {
              "name": "vdup_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_f32"
            },
            {
              "name": "vdupq_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_f32"
            },
            {
              "name": "vdup_laneq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_p8"
            },
            {
              "name": "vdupq_laneq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_p8"
            },
            {
              "name": "vdup_laneq_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_p16"
            },
            {
              "name": "vdupq_laneq_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_p16"
            },
            {
              "name": "vdup_laneq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_f64"
            },
            {
              "name": "vdupq_laneq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_f64"
            },
            {
              "name": "vdup_laneq_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_mf8"
            },
            {
              "name": "vdupq_laneq_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_mf8"
            }
          ]
        },
        "Combine_vectors": {
          "intrinsics": [
            {
              "name": "vcombine_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_s8"
            },
            {
              "name": "vcombine_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_s16"
            },
            {
              "name": "vcombine_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_s32"
            },
            {
              "name": "vcombine_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_s64"
            },
            {
              "name": "vcombine_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_u8"
            },
            {
              "name": "vcombine_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_u16"
            },
            {
              "name": "vcombine_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_u32"
            },
            {
              "name": "vcombine_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_u64"
            },
            {
              "name": "vcombine_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_p64"
            },
            {
              "name": "vcombine_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_f16"
            },
            {
              "name": "vcombine_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_f32"
            },
            {
              "name": "vcombine_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_p8"
            },
            {
              "name": "vcombine_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_p16"
            },
            {
              "name": "vcombine_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_f64"
            },
            {
              "name": "vcombine_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_mf8"
            }
          ]
        },
        "Split_vectors": {
          "intrinsics": [
            {
              "name": "vget_high_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_s8"
            },
            {
              "name": "vget_high_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_s16"
            },
            {
              "name": "vget_high_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_s32"
            },
            {
              "name": "vget_high_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_s64"
            },
            {
              "name": "vget_high_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_u8"
            },
            {
              "name": "vget_high_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_u16"
            },
            {
              "name": "vget_high_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_u32"
            },
            {
              "name": "vget_high_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_u64"
            },
            {
              "name": "vget_high_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_p64"
            },
            {
              "name": "vget_high_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_f16"
            },
            {
              "name": "vget_high_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_f32"
            },
            {
              "name": "vget_high_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_p8"
            },
            {
              "name": "vget_high_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_p16"
            },
            {
              "name": "vget_high_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_f64"
            },
            {
              "name": "vget_high_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_mf8"
            },
            {
              "name": "vget_low_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_s8"
            },
            {
              "name": "vget_low_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_s16"
            },
            {
              "name": "vget_low_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_s32"
            },
            {
              "name": "vget_low_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_s64"
            },
            {
              "name": "vget_low_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_u8"
            },
            {
              "name": "vget_low_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_u16"
            },
            {
              "name": "vget_low_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_u32"
            },
            {
              "name": "vget_low_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_u64"
            },
            {
              "name": "vget_low_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_p64"
            },
            {
              "name": "vget_low_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_f16"
            },
            {
              "name": "vget_low_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_f32"
            },
            {
              "name": "vget_low_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_p8"
            },
            {
              "name": "vget_low_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_p16"
            },
            {
              "name": "vget_low_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_f64"
            },
            {
              "name": "vget_low_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_mf8"
            }
          ]
        },
        "Extract_one_element_from_vector": {
          "intrinsics": [
            {
              "name": "vdupb_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupb_lane_s8"
            },
            {
              "name": "vduph_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vduph_lane_s16"
            },
            {
              "name": "vdups_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdups_lane_s32"
            },
            {
              "name": "vdupd_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupd_lane_s64"
            },
            {
              "name": "vdupb_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupb_lane_u8"
            },
            {
              "name": "vduph_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vduph_lane_u16"
            },
            {
              "name": "vdups_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdups_lane_u32"
            },
            {
              "name": "vdupd_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupd_lane_u64"
            },
            {
              "name": "vdups_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdups_lane_f32"
            },
            {
              "name": "vdupd_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupd_lane_f64"
            },
            {
              "name": "vdupb_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupb_lane_p8"
            },
            {
              "name": "vduph_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vduph_lane_p16"
            },
            {
              "name": "vdupb_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupb_lane_mf8"
            },
            {
              "name": "vdupb_laneq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupb_laneq_s8"
            },
            {
              "name": "vduph_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vduph_laneq_s16"
            },
            {
              "name": "vdups_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdups_laneq_s32"
            },
            {
              "name": "vdupd_laneq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupd_laneq_s64"
            },
            {
              "name": "vdupb_laneq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupb_laneq_u8"
            },
            {
              "name": "vduph_laneq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vduph_laneq_u16"
            },
            {
              "name": "vdups_laneq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdups_laneq_u32"
            },
            {
              "name": "vdupd_laneq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupd_laneq_u64"
            },
            {
              "name": "vdups_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdups_laneq_f32"
            },
            {
              "name": "vdupd_laneq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupd_laneq_f64"
            },
            {
              "name": "vdupb_laneq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupb_laneq_p8"
            },
            {
              "name": "vduph_laneq_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vduph_laneq_p16"
            },
            {
              "name": "vdupb_laneq_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupb_laneq_mf8"
            },
            {
              "name": "vget_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_u8"
            },
            {
              "name": "vget_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_u16"
            },
            {
              "name": "vget_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_u32"
            },
            {
              "name": "vget_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_u64"
            },
            {
              "name": "vget_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_p64"
            },
            {
              "name": "vget_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_s8"
            },
            {
              "name": "vget_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_s16"
            },
            {
              "name": "vget_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_s32"
            },
            {
              "name": "vget_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_s64"
            },
            {
              "name": "vget_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_p8"
            },
            {
              "name": "vget_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_p16"
            },
            {
              "name": "vget_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_mf8"
            },
            {
              "name": "vget_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_f16"
            },
            {
              "name": "vget_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_f32"
            },
            {
              "name": "vget_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_f64"
            },
            {
              "name": "vgetq_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_u8"
            },
            {
              "name": "vgetq_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_u16"
            },
            {
              "name": "vgetq_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_u32"
            },
            {
              "name": "vgetq_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_u64"
            },
            {
              "name": "vgetq_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_p64"
            },
            {
              "name": "vgetq_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_s8"
            },
            {
              "name": "vgetq_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_s16"
            },
            {
              "name": "vgetq_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_s32"
            },
            {
              "name": "vgetq_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_s64"
            },
            {
              "name": "vgetq_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_p8"
            },
            {
              "name": "vgetq_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_p16"
            },
            {
              "name": "vgetq_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_mf8"
            },
            {
              "name": "vgetq_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_f16"
            },
            {
              "name": "vgetq_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_f32"
            },
            {
              "name": "vgetq_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_f64"
            }
          ]
        },
        "Extract_vector_from_a_pair_of_vectors": {
          "intrinsics": [
            {
              "name": "vext_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_s8"
            },
            {
              "name": "vextq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_s8"
            },
            {
              "name": "vext_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_s16"
            },
            {
              "name": "vextq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_s16"
            },
            {
              "name": "vext_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_s32"
            },
            {
              "name": "vextq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_s32"
            },
            {
              "name": "vext_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_s64"
            },
            {
              "name": "vextq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_s64"
            },
            {
              "name": "vext_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_u8"
            },
            {
              "name": "vextq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_u8"
            },
            {
              "name": "vext_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_u16"
            },
            {
              "name": "vextq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_u16"
            },
            {
              "name": "vext_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_u32"
            },
            {
              "name": "vextq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_u32"
            },
            {
              "name": "vext_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_u64"
            },
            {
              "name": "vextq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_u64"
            },
            {
              "name": "vext_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_p64"
            },
            {
              "name": "vextq_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_p64"
            },
            {
              "name": "vext_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_f32"
            },
            {
              "name": "vextq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_f32"
            },
            {
              "name": "vext_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_f64"
            },
            {
              "name": "vextq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_f64"
            },
            {
              "name": "vext_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_p8"
            },
            {
              "name": "vextq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_p8"
            },
            {
              "name": "vext_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_p16"
            },
            {
              "name": "vextq_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_p16"
            },
            {
              "name": "vext_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_mf8"
            },
            {
              "name": "vextq_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_mf8"
            }
          ]
        },
        "Reverse_elements": {
          "intrinsics": [
            {
              "name": "vrev64_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_s8"
            },
            {
              "name": "vrev64q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_s8"
            },
            {
              "name": "vrev64_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_s16"
            },
            {
              "name": "vrev64q_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_s16"
            },
            {
              "name": "vrev64_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_s32"
            },
            {
              "name": "vrev64q_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_s32"
            },
            {
              "name": "vrev64_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_u8"
            },
            {
              "name": "vrev64q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_u8"
            },
            {
              "name": "vrev64_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_u16"
            },
            {
              "name": "vrev64q_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_u16"
            },
            {
              "name": "vrev64_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_u32"
            },
            {
              "name": "vrev64q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_u32"
            },
            {
              "name": "vrev64_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_f32"
            },
            {
              "name": "vrev64q_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_f32"
            },
            {
              "name": "vrev64_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_p8"
            },
            {
              "name": "vrev64q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_p8"
            },
            {
              "name": "vrev64_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_p16"
            },
            {
              "name": "vrev64q_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_p16"
            },
            {
              "name": "vrev64_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_mf8"
            },
            {
              "name": "vrev64q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_mf8"
            },
            {
              "name": "vrev32_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32_s8"
            },
            {
              "name": "vrev32q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32q_s8"
            },
            {
              "name": "vrev32_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32_s16"
            },
            {
              "name": "vrev32q_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32q_s16"
            },
            {
              "name": "vrev32_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32_u8"
            },
            {
              "name": "vrev32q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32q_u8"
            },
            {
              "name": "vrev32_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32_u16"
            },
            {
              "name": "vrev32q_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32q_u16"
            },
            {
              "name": "vrev32_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32_p8"
            },
            {
              "name": "vrev32q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32q_p8"
            },
            {
              "name": "vrev32_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32_p16"
            },
            {
              "name": "vrev32q_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32q_p16"
            },
            {
              "name": "vrev32_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32_mf8"
            },
            {
              "name": "vrev32q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev32q_mf8"
            },
            {
              "name": "vrev16_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev16_s8"
            },
            {
              "name": "vrev16q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev16q_s8"
            },
            {
              "name": "vrev16_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev16_u8"
            },
            {
              "name": "vrev16q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev16q_u8"
            },
            {
              "name": "vrev16_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev16_p8"
            },
            {
              "name": "vrev16q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev16q_p8"
            },
            {
              "name": "vrev16_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev16_mf8"
            },
            {
              "name": "vrev16q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev16q_mf8"
            }
          ]
        },
        "Zip_elements": {
          "intrinsics": [
            {
              "name": "vzip1_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_s8"
            },
            {
              "name": "vzip1q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_s8"
            },
            {
              "name": "vzip1_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_s16"
            },
            {
              "name": "vzip1q_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_s16"
            },
            {
              "name": "vzip1_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_s32"
            },
            {
              "name": "vzip1q_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_s32"
            },
            {
              "name": "vzip1q_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_s64"
            },
            {
              "name": "vzip1_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_u8"
            },
            {
              "name": "vzip1q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_u8"
            },
            {
              "name": "vzip1_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_u16"
            },
            {
              "name": "vzip1q_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_u16"
            },
            {
              "name": "vzip1_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_u32"
            },
            {
              "name": "vzip1q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_u32"
            },
            {
              "name": "vzip1q_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_u64"
            },
            {
              "name": "vzip1q_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_p64"
            },
            {
              "name": "vzip1_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_f32"
            },
            {
              "name": "vzip1q_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_f32"
            },
            {
              "name": "vzip1q_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_f64"
            },
            {
              "name": "vzip1_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_p8"
            },
            {
              "name": "vzip1q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_p8"
            },
            {
              "name": "vzip1_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_p16"
            },
            {
              "name": "vzip1q_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_p16"
            },
            {
              "name": "vzip1_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_mf8"
            },
            {
              "name": "vzip1q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_mf8"
            },
            {
              "name": "vzip2_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_s8"
            },
            {
              "name": "vzip2q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_s8"
            },
            {
              "name": "vzip2_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_s16"
            },
            {
              "name": "vzip2q_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_s16"
            },
            {
              "name": "vzip2_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_s32"
            },
            {
              "name": "vzip2q_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_s32"
            },
            {
              "name": "vzip2q_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_s64"
            },
            {
              "name": "vzip2_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_u8"
            },
            {
              "name": "vzip2q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_u8"
            },
            {
              "name": "vzip2_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_u16"
            },
            {
              "name": "vzip2q_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_u16"
            },
            {
              "name": "vzip2_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_u32"
            },
            {
              "name": "vzip2q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_u32"
            },
            {
              "name": "vzip2q_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_u64"
            },
            {
              "name": "vzip2q_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_p64"
            },
            {
              "name": "vzip2_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_f32"
            },
            {
              "name": "vzip2q_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_f32"
            },
            {
              "name": "vzip2q_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_f64"
            },
            {
              "name": "vzip2_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_p8"
            },
            {
              "name": "vzip2q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_p8"
            },
            {
              "name": "vzip2_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_p16"
            },
            {
              "name": "vzip2q_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_p16"
            },
            {
              "name": "vzip2_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_mf8"
            },
            {
              "name": "vzip2q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_mf8"
            },
            {
              "name": "vzip_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_s8"
            },
            {
              "name": "vzip_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_s16"
            },
            {
              "name": "vzip_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_u8"
            },
            {
              "name": "vzip_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_u16"
            },
            {
              "name": "vzip_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_p8"
            },
            {
              "name": "vzip_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_p16"
            },
            {
              "name": "vzip_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_mf8"
            },
            {
              "name": "vzip_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_s32"
            },
            {
              "name": "vzip_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_f32"
            },
            {
              "name": "vzip_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_u32"
            },
            {
              "name": "vzipq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_s8"
            },
            {
              "name": "vzipq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_s16"
            },
            {
              "name": "vzipq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_s32"
            },
            {
              "name": "vzipq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_f32"
            },
            {
              "name": "vzipq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_u8"
            },
            {
              "name": "vzipq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_u16"
            },
            {
              "name": "vzipq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_u32"
            },
            {
              "name": "vzipq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_p8"
            },
            {
              "name": "vzipq_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_p16"
            },
            {
              "name": "vzipq_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_mf8"
            }
          ]
        },
        "Unzip_elements": {
          "intrinsics": [
            {
              "name": "vuzp1_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_s8"
            },
            {
              "name": "vuzp1q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_s8"
            },
            {
              "name": "vuzp1_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_s16"
            },
            {
              "name": "vuzp1q_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_s16"
            },
            {
              "name": "vuzp1_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_s32"
            },
            {
              "name": "vuzp1q_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_s32"
            },
            {
              "name": "vuzp1q_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_s64"
            },
            {
              "name": "vuzp1_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_u8"
            },
            {
              "name": "vuzp1q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_u8"
            },
            {
              "name": "vuzp1_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_u16"
            },
            {
              "name": "vuzp1q_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_u16"
            },
            {
              "name": "vuzp1_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_u32"
            },
            {
              "name": "vuzp1q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_u32"
            },
            {
              "name": "vuzp1q_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_u64"
            },
            {
              "name": "vuzp1q_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_p64"
            },
            {
              "name": "vuzp1_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_f32"
            },
            {
              "name": "vuzp1q_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_f32"
            },
            {
              "name": "vuzp1q_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_f64"
            },
            {
              "name": "vuzp1_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_p8"
            },
            {
              "name": "vuzp1q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_p8"
            },
            {
              "name": "vuzp1_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_p16"
            },
            {
              "name": "vuzp1q_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_p16"
            },
            {
              "name": "vuzp1_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_mf8"
            },
            {
              "name": "vuzp1q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_mf8"
            },
            {
              "name": "vuzp2_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_s8"
            },
            {
              "name": "vuzp2q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_s8"
            },
            {
              "name": "vuzp2_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_s16"
            },
            {
              "name": "vuzp2q_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_s16"
            },
            {
              "name": "vuzp2_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_s32"
            },
            {
              "name": "vuzp2q_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_s32"
            },
            {
              "name": "vuzp2q_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_s64"
            },
            {
              "name": "vuzp2_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_u8"
            },
            {
              "name": "vuzp2q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_u8"
            },
            {
              "name": "vuzp2_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_u16"
            },
            {
              "name": "vuzp2q_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_u16"
            },
            {
              "name": "vuzp2_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_u32"
            },
            {
              "name": "vuzp2q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_u32"
            },
            {
              "name": "vuzp2q_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_u64"
            },
            {
              "name": "vuzp2q_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_p64"
            },
            {
              "name": "vuzp2_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_f32"
            },
            {
              "name": "vuzp2q_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_f32"
            },
            {
              "name": "vuzp2q_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_f64"
            },
            {
              "name": "vuzp2_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_p8"
            },
            {
              "name": "vuzp2q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_p8"
            },
            {
              "name": "vuzp2_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_p16"
            },
            {
              "name": "vuzp2q_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_p16"
            },
            {
              "name": "vuzp2_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_mf8"
            },
            {
              "name": "vuzp2q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_mf8"
            },
            {
              "name": "vuzp_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_s8"
            },
            {
              "name": "vuzp_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_s16"
            },
            {
              "name": "vuzp_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_s32"
            },
            {
              "name": "vuzp_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_f32"
            },
            {
              "name": "vuzp_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_u8"
            },
            {
              "name": "vuzp_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_u16"
            },
            {
              "name": "vuzp_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_u32"
            },
            {
              "name": "vuzp_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_p8"
            },
            {
              "name": "vuzp_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_p16"
            },
            {
              "name": "vuzp_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_mf8"
            },
            {
              "name": "vuzpq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_s8"
            },
            {
              "name": "vuzpq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_s16"
            },
            {
              "name": "vuzpq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_s32"
            },
            {
              "name": "vuzpq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_f32"
            },
            {
              "name": "vuzpq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_u8"
            },
            {
              "name": "vuzpq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_u32"
            },
            {
              "name": "vuzpq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_p8"
            },
            {
              "name": "vuzpq_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_p16"
            },
            {
              "name": "vuzpq_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_mf8"
            }
          ]
        },
        "Transpose_elements": {
          "intrinsics": [
            {
              "name": "vtrn1_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_s8"
            },
            {
              "name": "vtrn1q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_s8"
            },
            {
              "name": "vtrn1_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_s16"
            },
            {
              "name": "vtrn1q_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_s16"
            },
            {
              "name": "vtrn1_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_s32"
            },
            {
              "name": "vtrn1q_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_s32"
            },
            {
              "name": "vtrn1q_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_s64"
            },
            {
              "name": "vtrn1_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_u8"
            },
            {
              "name": "vtrn1q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_u8"
            },
            {
              "name": "vtrn1_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_u16"
            },
            {
              "name": "vtrn1q_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_u16"
            },
            {
              "name": "vtrn1_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_u32"
            },
            {
              "name": "vtrn1q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_u32"
            },
            {
              "name": "vtrn1q_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_u64"
            },
            {
              "name": "vtrn1q_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_p64"
            },
            {
              "name": "vtrn1_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_f32"
            },
            {
              "name": "vtrn1q_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_f32"
            },
            {
              "name": "vtrn1q_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_f64"
            },
            {
              "name": "vtrn1_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_p8"
            },
            {
              "name": "vtrn1q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_p8"
            },
            {
              "name": "vtrn1_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_p16"
            },
            {
              "name": "vtrn1q_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_p16"
            },
            {
              "name": "vtrn1_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_mf8"
            },
            {
              "name": "vtrn1q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_mf8"
            },
            {
              "name": "vtrn2_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_s8"
            },
            {
              "name": "vtrn2q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_s8"
            },
            {
              "name": "vtrn2_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_s16"
            },
            {
              "name": "vtrn2q_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_s16"
            },
            {
              "name": "vtrn2_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_s32"
            },
            {
              "name": "vtrn2q_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_s32"
            },
            {
              "name": "vtrn2q_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_s64"
            },
            {
              "name": "vtrn2_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_u8"
            },
            {
              "name": "vtrn2q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_u8"
            },
            {
              "name": "vtrn2_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_u16"
            },
            {
              "name": "vtrn2q_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_u16"
            },
            {
              "name": "vtrn2_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_u32"
            },
            {
              "name": "vtrn2q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_u32"
            },
            {
              "name": "vtrn2q_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_u64"
            },
            {
              "name": "vtrn2q_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_p64"
            },
            {
              "name": "vtrn2_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_f32"
            },
            {
              "name": "vtrn2q_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_f32"
            },
            {
              "name": "vtrn2q_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_f64"
            },
            {
              "name": "vtrn2_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_p8"
            },
            {
              "name": "vtrn2q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_p8"
            },
            {
              "name": "vtrn2_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_p16"
            },
            {
              "name": "vtrn2q_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_p16"
            },
            {
              "name": "vtrn2_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_mf8"
            },
            {
              "name": "vtrn2q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_mf8"
            },
            {
              "name": "vtrn_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_s8"
            },
            {
              "name": "vtrn_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_s16"
            },
            {
              "name": "vtrn_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_u8"
            },
            {
              "name": "vtrn_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_u16"
            },
            {
              "name": "vtrn_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_p8"
            },
            {
              "name": "vtrn_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_p16"
            },
            {
              "name": "vtrn_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_s32"
            },
            {
              "name": "vtrn_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_f32"
            },
            {
              "name": "vtrn_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_u32"
            },
            {
              "name": "vtrn_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_mf8"
            },
            {
              "name": "vtrnq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_s8"
            },
            {
              "name": "vtrnq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_s16"
            },
            {
              "name": "vtrnq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_s32"
            },
            {
              "name": "vtrnq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_f32"
            },
            {
              "name": "vtrnq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_u8"
            },
            {
              "name": "vtrnq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_u16"
            },
            {
              "name": "vtrnq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_u32"
            },
            {
              "name": "vtrnq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_p8"
            },
            {
              "name": "vtrnq_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_p16"
            },
            {
              "name": "vtrnq_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_mf8"
            }
          ]
        },
        "Set_vector_lane": {
          "intrinsics": [
            {
              "name": "vset_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_u8"
            },
            {
              "name": "vset_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_u16"
            },
            {
              "name": "vset_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_u32"
            },
            {
              "name": "vset_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_u64"
            },
            {
              "name": "vset_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_p64"
            },
            {
              "name": "vset_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_s8"
            },
            {
              "name": "vset_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_s16"
            },
            {
              "name": "vset_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_s32"
            },
            {
              "name": "vset_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_s64"
            },
            {
              "name": "vset_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_p8"
            },
            {
              "name": "vset_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_p16"
            },
            {
              "name": "vset_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_f16"
            },
            {
              "name": "vsetq_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_f16"
            },
            {
              "name": "vset_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_f32"
            },
            {
              "name": "vset_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_f64"
            },
            {
              "name": "vset_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_mf8"
            },
            {
              "name": "vsetq_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_u8"
            },
            {
              "name": "vsetq_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_u16"
            },
            {
              "name": "vsetq_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_u32"
            },
            {
              "name": "vsetq_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_u64"
            },
            {
              "name": "vsetq_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_p64"
            },
            {
              "name": "vsetq_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_s8"
            },
            {
              "name": "vsetq_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_s16"
            },
            {
              "name": "vsetq_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_s32"
            },
            {
              "name": "vsetq_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_s64"
            },
            {
              "name": "vsetq_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_p8"
            },
            {
              "name": "vsetq_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_p16"
            },
            {
              "name": "vsetq_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_f32"
            },
            {
              "name": "vsetq_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_f64"
            },
            {
              "name": "vsetq_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_mf8"
            }
          ]
        },
        "Unzip_elements`": {
          "intrinsics": [
            {
              "name": "vuzpq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_u16"
            }
          ]
        }
      },
      "Load": {
        "Stride": {
          "intrinsics": [
            {
              "name": "vld1_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s8"
            },
            {
              "name": "vld1q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s8"
            },
            {
              "name": "vld1_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s16"
            },
            {
              "name": "vld1q_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s16"
            },
            {
              "name": "vld1_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s32"
            },
            {
              "name": "vld1q_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s32"
            },
            {
              "name": "vld1_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s64"
            },
            {
              "name": "vld1q_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s64"
            },
            {
              "name": "vld1_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u8"
            },
            {
              "name": "vld1q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u8"
            },
            {
              "name": "vld1_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u16"
            },
            {
              "name": "vld1q_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u16"
            },
            {
              "name": "vld1_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u32"
            },
            {
              "name": "vld1q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u32"
            },
            {
              "name": "vld1_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u64"
            },
            {
              "name": "vld1q_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u64"
            },
            {
              "name": "vld1_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p64"
            },
            {
              "name": "vld1q_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p64"
            },
            {
              "name": "vld1_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f16"
            },
            {
              "name": "vld1q_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f16"
            },
            {
              "name": "vld1_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f32"
            },
            {
              "name": "vld1q_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f32"
            },
            {
              "name": "vld1_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p8"
            },
            {
              "name": "vld1q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p8"
            },
            {
              "name": "vld1_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p16"
            },
            {
              "name": "vld1q_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p16"
            },
            {
              "name": "vld1_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f64"
            },
            {
              "name": "vld1q_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f64"
            },
            {
              "name": "vld1_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_mf8"
            },
            {
              "name": "vld1q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_mf8"
            },
            {
              "name": "vld1_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_s8"
            },
            {
              "name": "vld1q_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_s8"
            },
            {
              "name": "vld1_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_s16"
            },
            {
              "name": "vld1q_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_s16"
            },
            {
              "name": "vld1_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_s32"
            },
            {
              "name": "vld1q_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_s32"
            },
            {
              "name": "vld1_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_s64"
            },
            {
              "name": "vld1q_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_s64"
            },
            {
              "name": "vld1_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_u8"
            },
            {
              "name": "vld1q_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_u8"
            },
            {
              "name": "vld1_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_u16"
            },
            {
              "name": "vld1q_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_u16"
            },
            {
              "name": "vld1_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_u32"
            },
            {
              "name": "vld1q_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_u32"
            },
            {
              "name": "vld1_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_u64"
            },
            {
              "name": "vld1q_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_u64"
            },
            {
              "name": "vld1_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_p64"
            },
            {
              "name": "vld1q_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_p64"
            },
            {
              "name": "vld1_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_f16"
            },
            {
              "name": "vld1q_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_f16"
            },
            {
              "name": "vld1_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_f32"
            },
            {
              "name": "vld1q_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_f32"
            },
            {
              "name": "vld1_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_p8"
            },
            {
              "name": "vld1q_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_p8"
            },
            {
              "name": "vld1_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_p16"
            },
            {
              "name": "vld1q_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_p16"
            },
            {
              "name": "vld1_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_f64"
            },
            {
              "name": "vld1q_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_f64"
            },
            {
              "name": "vld1_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_mf8"
            },
            {
              "name": "vld1q_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_mf8"
            },
            {
              "name": "vldap1_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vldap1_lane_u64"
            },
            {
              "name": "vldap1q_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vldap1q_lane_u64"
            },
            {
              "name": "vldap1_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vldap1_lane_s64"
            },
            {
              "name": "vldap1q_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vldap1q_lane_s64"
            },
            {
              "name": "vldap1_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vldap1_lane_f64"
            },
            {
              "name": "vldap1q_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vldap1q_lane_f64"
            },
            {
              "name": "vldap1_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vldap1_lane_p64"
            },
            {
              "name": "vldap1q_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vldap1q_lane_p64"
            },
            {
              "name": "vld1_dup_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_s8"
            },
            {
              "name": "vld1q_dup_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_s8"
            },
            {
              "name": "vld1_dup_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_s16"
            },
            {
              "name": "vld1q_dup_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_s16"
            },
            {
              "name": "vld1_dup_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_s32"
            },
            {
              "name": "vld1q_dup_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_s32"
            },
            {
              "name": "vld1_dup_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_s64"
            },
            {
              "name": "vld1q_dup_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_s64"
            },
            {
              "name": "vld1_dup_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_u8"
            },
            {
              "name": "vld1q_dup_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_u8"
            },
            {
              "name": "vld1_dup_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_u16"
            },
            {
              "name": "vld1q_dup_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_u16"
            },
            {
              "name": "vld1_dup_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_u32"
            },
            {
              "name": "vld1q_dup_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_u32"
            },
            {
              "name": "vld1_dup_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_u64"
            },
            {
              "name": "vld1q_dup_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_u64"
            },
            {
              "name": "vld1_dup_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_p64"
            },
            {
              "name": "vld1q_dup_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_p64"
            },
            {
              "name": "vld1_dup_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_f16"
            },
            {
              "name": "vld1q_dup_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_f16"
            },
            {
              "name": "vld1_dup_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_f32"
            },
            {
              "name": "vld1q_dup_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_f32"
            },
            {
              "name": "vld1_dup_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_p8"
            },
            {
              "name": "vld1q_dup_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_p8"
            },
            {
              "name": "vld1_dup_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_p16"
            },
            {
              "name": "vld1q_dup_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_p16"
            },
            {
              "name": "vld1_dup_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_f64"
            },
            {
              "name": "vld1q_dup_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_f64"
            },
            {
              "name": "vld1_dup_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_mf8"
            },
            {
              "name": "vld1q_dup_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_mf8"
            },
            {
              "name": "vstl1_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vstl1_lane_u64"
            },
            {
              "name": "vstl1q_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vstl1q_lane_u64"
            },
            {
              "name": "vstl1_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vstl1_lane_s64"
            },
            {
              "name": "vstl1q_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vstl1q_lane_s64"
            },
            {
              "name": "vstl1_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vstl1_lane_f64"
            },
            {
              "name": "vstl1q_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vstl1q_lane_f64"
            },
            {
              "name": "vstl1_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vstl1_lane_p64"
            },
            {
              "name": "vstl1q_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vstl1q_lane_p64"
            },
            {
              "name": "vld2_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_s8"
            },
            {
              "name": "vld2q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_s8"
            },
            {
              "name": "vld2_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_s16"
            },
            {
              "name": "vld2q_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_s16"
            },
            {
              "name": "vld2_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_s32"
            },
            {
              "name": "vld2q_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_s32"
            },
            {
              "name": "vld2_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_u8"
            },
            {
              "name": "vld2q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_u8"
            },
            {
              "name": "vld2_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_u16"
            },
            {
              "name": "vld2q_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_u16"
            },
            {
              "name": "vld2_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_u32"
            },
            {
              "name": "vld2q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_u32"
            },
            {
              "name": "vld2_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_f16"
            },
            {
              "name": "vld2q_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_f16"
            },
            {
              "name": "vld2_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_f32"
            },
            {
              "name": "vld2q_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_f32"
            },
            {
              "name": "vld2_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_p8"
            },
            {
              "name": "vld2q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_p8"
            },
            {
              "name": "vld2_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_p16"
            },
            {
              "name": "vld2q_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_p16"
            },
            {
              "name": "vld2_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_s64"
            },
            {
              "name": "vld2_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_u64"
            },
            {
              "name": "vld2_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_p64"
            },
            {
              "name": "vld2q_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_s64"
            },
            {
              "name": "vld2q_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_u64"
            },
            {
              "name": "vld2q_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_p64"
            },
            {
              "name": "vld2_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_f64"
            },
            {
              "name": "vld2q_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_f64"
            },
            {
              "name": "vld2_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_mf8"
            },
            {
              "name": "vld2q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_mf8"
            },
            {
              "name": "vld3_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_s8"
            },
            {
              "name": "vld3q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_s8"
            },
            {
              "name": "vld3_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_s16"
            },
            {
              "name": "vld3q_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_s16"
            },
            {
              "name": "vld3_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_s32"
            },
            {
              "name": "vld3q_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_s32"
            },
            {
              "name": "vld3_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_u8"
            },
            {
              "name": "vld3q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_u8"
            },
            {
              "name": "vld3_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_u16"
            },
            {
              "name": "vld3q_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_u16"
            },
            {
              "name": "vld3_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_u32"
            },
            {
              "name": "vld3q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_u32"
            },
            {
              "name": "vld3_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_f16"
            },
            {
              "name": "vld3q_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_f16"
            },
            {
              "name": "vld3_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_f32"
            },
            {
              "name": "vld3q_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_f32"
            },
            {
              "name": "vld3_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_p8"
            },
            {
              "name": "vld3q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_p8"
            },
            {
              "name": "vld3_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_p16"
            },
            {
              "name": "vld3q_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_p16"
            },
            {
              "name": "vld3_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_s64"
            },
            {
              "name": "vld3_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_u64"
            },
            {
              "name": "vld3_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_p64"
            },
            {
              "name": "vld3q_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_s64"
            },
            {
              "name": "vld3q_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_u64"
            },
            {
              "name": "vld3q_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_p64"
            },
            {
              "name": "vld3_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_f64"
            },
            {
              "name": "vld3q_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_f64"
            },
            {
              "name": "vld3_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_mf8"
            },
            {
              "name": "vld3q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_mf8"
            },
            {
              "name": "vld4_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_s8"
            },
            {
              "name": "vld4q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_s8"
            },
            {
              "name": "vld4_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_s16"
            },
            {
              "name": "vld4q_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_s16"
            },
            {
              "name": "vld4_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_s32"
            },
            {
              "name": "vld4q_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_s32"
            },
            {
              "name": "vld4_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_u8"
            },
            {
              "name": "vld4q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_u8"
            },
            {
              "name": "vld4_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_u16"
            },
            {
              "name": "vld4q_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_u16"
            },
            {
              "name": "vld4_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_u32"
            },
            {
              "name": "vld4q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_u32"
            },
            {
              "name": "vld4_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_f16"
            },
            {
              "name": "vld4q_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_f16"
            },
            {
              "name": "vld4_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_f32"
            },
            {
              "name": "vld4q_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_f32"
            },
            {
              "name": "vld4_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_p8"
            },
            {
              "name": "vld4q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_p8"
            },
            {
              "name": "vld4_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_p16"
            },
            {
              "name": "vld4q_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_p16"
            },
            {
              "name": "vld4_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_s64"
            },
            {
              "name": "vld4_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_u64"
            },
            {
              "name": "vld4_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_p64"
            },
            {
              "name": "vld4q_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_s64"
            },
            {
              "name": "vld4q_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_u64"
            },
            {
              "name": "vld4q_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_p64"
            },
            {
              "name": "vld4_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_f64"
            },
            {
              "name": "vld4q_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_f64"
            },
            {
              "name": "vld4_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_mf8"
            },
            {
              "name": "vld4q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_mf8"
            },
            {
              "name": "vld2_dup_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_s8"
            },
            {
              "name": "vld2q_dup_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_s8"
            },
            {
              "name": "vld2_dup_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_s16"
            },
            {
              "name": "vld2q_dup_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_s16"
            },
            {
              "name": "vld2_dup_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_s32"
            },
            {
              "name": "vld2q_dup_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_s32"
            },
            {
              "name": "vld2_dup_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_u8"
            },
            {
              "name": "vld2q_dup_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_u8"
            },
            {
              "name": "vld2_dup_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_u16"
            },
            {
              "name": "vld2q_dup_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_u16"
            },
            {
              "name": "vld2_dup_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_u32"
            },
            {
              "name": "vld2q_dup_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_u32"
            },
            {
              "name": "vld2_dup_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_f16"
            },
            {
              "name": "vld2q_dup_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_f16"
            },
            {
              "name": "vld2_dup_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_f32"
            },
            {
              "name": "vld2q_dup_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_f32"
            },
            {
              "name": "vld2_dup_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_p8"
            },
            {
              "name": "vld2q_dup_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_p8"
            },
            {
              "name": "vld2_dup_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_p16"
            },
            {
              "name": "vld2q_dup_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_p16"
            },
            {
              "name": "vld2_dup_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_s64"
            },
            {
              "name": "vld2_dup_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_u64"
            },
            {
              "name": "vld2_dup_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_p64"
            },
            {
              "name": "vld2q_dup_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_s64"
            },
            {
              "name": "vld2q_dup_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_u64"
            },
            {
              "name": "vld2q_dup_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_p64"
            },
            {
              "name": "vld2_dup_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_f64"
            },
            {
              "name": "vld2q_dup_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_f64"
            },
            {
              "name": "vld2_dup_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_mf8"
            },
            {
              "name": "vld2q_dup_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_mf8"
            },
            {
              "name": "vld3_dup_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_s8"
            },
            {
              "name": "vld3q_dup_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_s8"
            },
            {
              "name": "vld3_dup_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_s16"
            },
            {
              "name": "vld3q_dup_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_s16"
            },
            {
              "name": "vld3_dup_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_s32"
            },
            {
              "name": "vld3q_dup_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_s32"
            },
            {
              "name": "vld3_dup_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_u8"
            },
            {
              "name": "vld3q_dup_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_u8"
            },
            {
              "name": "vld3_dup_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_u16"
            },
            {
              "name": "vld3q_dup_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_u16"
            },
            {
              "name": "vld3_dup_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_u32"
            },
            {
              "name": "vld3q_dup_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_u32"
            },
            {
              "name": "vld3_dup_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_f16"
            },
            {
              "name": "vld3q_dup_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_f16"
            },
            {
              "name": "vld3_dup_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_f32"
            },
            {
              "name": "vld3q_dup_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_f32"
            },
            {
              "name": "vld3_dup_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_p8"
            },
            {
              "name": "vld3q_dup_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_p8"
            },
            {
              "name": "vld3_dup_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_p16"
            },
            {
              "name": "vld3q_dup_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_p16"
            },
            {
              "name": "vld3_dup_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_s64"
            },
            {
              "name": "vld3_dup_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_u64"
            },
            {
              "name": "vld3_dup_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_p64"
            },
            {
              "name": "vld3q_dup_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_s64"
            },
            {
              "name": "vld3q_dup_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_u64"
            },
            {
              "name": "vld3q_dup_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_p64"
            },
            {
              "name": "vld3_dup_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_f64"
            },
            {
              "name": "vld3q_dup_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_f64"
            },
            {
              "name": "vld3_dup_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_mf8"
            },
            {
              "name": "vld3q_dup_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_mf8"
            },
            {
              "name": "vld4_dup_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_s8"
            },
            {
              "name": "vld4q_dup_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_s8"
            },
            {
              "name": "vld4_dup_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_s16"
            },
            {
              "name": "vld4q_dup_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_s16"
            },
            {
              "name": "vld4_dup_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_s32"
            },
            {
              "name": "vld4q_dup_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_s32"
            },
            {
              "name": "vld4_dup_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_u8"
            },
            {
              "name": "vld4q_dup_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_u8"
            },
            {
              "name": "vld4_dup_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_u16"
            },
            {
              "name": "vld4q_dup_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_u16"
            },
            {
              "name": "vld4_dup_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_u32"
            },
            {
              "name": "vld4q_dup_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_u32"
            },
            {
              "name": "vld4_dup_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_f16"
            },
            {
              "name": "vld4q_dup_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_f16"
            },
            {
              "name": "vld4_dup_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_f32"
            },
            {
              "name": "vld4q_dup_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_f32"
            },
            {
              "name": "vld4_dup_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_p8"
            },
            {
              "name": "vld4q_dup_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_p8"
            },
            {
              "name": "vld4_dup_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_p16"
            },
            {
              "name": "vld4q_dup_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_p16"
            },
            {
              "name": "vld4_dup_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_s64"
            },
            {
              "name": "vld4_dup_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_u64"
            },
            {
              "name": "vld4_dup_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_p64"
            },
            {
              "name": "vld4q_dup_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_s64"
            },
            {
              "name": "vld4q_dup_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_u64"
            },
            {
              "name": "vld4q_dup_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_p64"
            },
            {
              "name": "vld4_dup_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_f64"
            },
            {
              "name": "vld4q_dup_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_f64"
            },
            {
              "name": "vld4_dup_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_mf8"
            },
            {
              "name": "vld4q_dup_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_mf8"
            },
            {
              "name": "vld2_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_s16"
            },
            {
              "name": "vld2q_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_s16"
            },
            {
              "name": "vld2_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_s32"
            },
            {
              "name": "vld2q_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_s32"
            },
            {
              "name": "vld2_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_u16"
            },
            {
              "name": "vld2q_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_u16"
            },
            {
              "name": "vld2_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_u32"
            },
            {
              "name": "vld2q_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_u32"
            },
            {
              "name": "vld2_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_f16"
            },
            {
              "name": "vld2q_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_f16"
            },
            {
              "name": "vld2_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_f32"
            },
            {
              "name": "vld2q_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_f32"
            },
            {
              "name": "vld2_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_p16"
            },
            {
              "name": "vld2q_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_p16"
            },
            {
              "name": "vld2_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_s8"
            },
            {
              "name": "vld2_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_u8"
            },
            {
              "name": "vld2_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_p8"
            },
            {
              "name": "vld2q_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_s8"
            },
            {
              "name": "vld2q_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_u8"
            },
            {
              "name": "vld2q_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_p8"
            },
            {
              "name": "vld2_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_s64"
            },
            {
              "name": "vld2q_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_s64"
            },
            {
              "name": "vld2_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_u64"
            },
            {
              "name": "vld2q_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_u64"
            },
            {
              "name": "vld2_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_p64"
            },
            {
              "name": "vld2q_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_p64"
            },
            {
              "name": "vld2_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_f64"
            },
            {
              "name": "vld2q_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_f64"
            },
            {
              "name": "vld2_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_mf8"
            },
            {
              "name": "vld2q_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_mf8"
            },
            {
              "name": "vld3_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_s16"
            },
            {
              "name": "vld3q_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_s16"
            },
            {
              "name": "vld3_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_s32"
            },
            {
              "name": "vld3q_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_s32"
            },
            {
              "name": "vld3_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_u16"
            },
            {
              "name": "vld3q_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_u16"
            },
            {
              "name": "vld3_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_u32"
            },
            {
              "name": "vld3q_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_u32"
            },
            {
              "name": "vld3_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_f16"
            },
            {
              "name": "vld3q_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_f16"
            },
            {
              "name": "vld3_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_f32"
            },
            {
              "name": "vld3q_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_f32"
            },
            {
              "name": "vld3_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_p16"
            },
            {
              "name": "vld3q_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_p16"
            },
            {
              "name": "vld3_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_s8"
            },
            {
              "name": "vld3_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_u8"
            },
            {
              "name": "vld3_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_p8"
            },
            {
              "name": "vld3q_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_s8"
            },
            {
              "name": "vld3q_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_u8"
            },
            {
              "name": "vld3q_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_p8"
            },
            {
              "name": "vld3_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_s64"
            },
            {
              "name": "vld3q_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_s64"
            },
            {
              "name": "vld3_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_u64"
            },
            {
              "name": "vld3q_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_u64"
            },
            {
              "name": "vld3_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_p64"
            },
            {
              "name": "vld3q_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_p64"
            },
            {
              "name": "vld3_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_f64"
            },
            {
              "name": "vld3q_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_f64"
            },
            {
              "name": "vld3_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_mf8"
            },
            {
              "name": "vld3q_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_mf8"
            },
            {
              "name": "vld4_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_s16"
            },
            {
              "name": "vld4q_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_s16"
            },
            {
              "name": "vld4_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_s32"
            },
            {
              "name": "vld4q_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_s32"
            },
            {
              "name": "vld4_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_u16"
            },
            {
              "name": "vld4q_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_u16"
            },
            {
              "name": "vld4_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_u32"
            },
            {
              "name": "vld4q_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_u32"
            },
            {
              "name": "vld4_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_f16"
            },
            {
              "name": "vld4q_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_f16"
            },
            {
              "name": "vld4_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_f32"
            },
            {
              "name": "vld4q_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_f32"
            },
            {
              "name": "vld4_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_p16"
            },
            {
              "name": "vld4q_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_p16"
            },
            {
              "name": "vld4_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_s8"
            },
            {
              "name": "vld4_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_u8"
            },
            {
              "name": "vld4_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_p8"
            },
            {
              "name": "vld4q_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_s8"
            },
            {
              "name": "vld4q_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_u8"
            },
            {
              "name": "vld4q_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_p8"
            },
            {
              "name": "vld4_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_s64"
            },
            {
              "name": "vld4q_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_s64"
            },
            {
              "name": "vld4_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_u64"
            },
            {
              "name": "vld4q_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_u64"
            },
            {
              "name": "vld4_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_p64"
            },
            {
              "name": "vld4q_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_p64"
            },
            {
              "name": "vld4_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_f64"
            },
            {
              "name": "vld4q_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_f64"
            },
            {
              "name": "vld4_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_mf8"
            },
            {
              "name": "vld4q_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_mf8"
            },
            {
              "name": "vld1_s8_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s8_x2"
            },
            {
              "name": "vld1q_s8_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s8_x2"
            },
            {
              "name": "vld1_s16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s16_x2"
            },
            {
              "name": "vld1q_s16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s16_x2"
            },
            {
              "name": "vld1_s32_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s32_x2"
            },
            {
              "name": "vld1q_s32_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s32_x2"
            },
            {
              "name": "vld1_u8_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u8_x2"
            },
            {
              "name": "vld1q_u8_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u8_x2"
            },
            {
              "name": "vld1_u16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u16_x2"
            },
            {
              "name": "vld1q_u16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u16_x2"
            },
            {
              "name": "vld1_u32_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u32_x2"
            },
            {
              "name": "vld1q_u32_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u32_x2"
            },
            {
              "name": "vld1_f16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f16_x2"
            },
            {
              "name": "vld1q_f16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f16_x2"
            },
            {
              "name": "vld1_f32_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f32_x2"
            },
            {
              "name": "vld1q_f32_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f32_x2"
            },
            {
              "name": "vld1_p8_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p8_x2"
            },
            {
              "name": "vld1q_p8_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p8_x2"
            },
            {
              "name": "vld1_p16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p16_x2"
            },
            {
              "name": "vld1q_p16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p16_x2"
            },
            {
              "name": "vld1_s64_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s64_x2"
            },
            {
              "name": "vld1_u64_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u64_x2"
            },
            {
              "name": "vld1_p64_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p64_x2"
            },
            {
              "name": "vld1q_s64_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s64_x2"
            },
            {
              "name": "vld1q_u64_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u64_x2"
            },
            {
              "name": "vld1q_p64_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p64_x2"
            },
            {
              "name": "vld1_f64_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f64_x2"
            },
            {
              "name": "vld1q_f64_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f64_x2"
            },
            {
              "name": "vld1_mf8_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_mf8_x2"
            },
            {
              "name": "vld1q_mf8_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_mf8_x2"
            },
            {
              "name": "vld1_s8_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s8_x3"
            },
            {
              "name": "vld1q_s8_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s8_x3"
            },
            {
              "name": "vld1_s16_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s16_x3"
            },
            {
              "name": "vld1q_s16_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s16_x3"
            },
            {
              "name": "vld1_s32_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s32_x3"
            },
            {
              "name": "vld1q_s32_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s32_x3"
            },
            {
              "name": "vld1_u8_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u8_x3"
            },
            {
              "name": "vld1q_u8_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u8_x3"
            },
            {
              "name": "vld1_u16_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u16_x3"
            },
            {
              "name": "vld1q_u16_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u16_x3"
            },
            {
              "name": "vld1_u32_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u32_x3"
            },
            {
              "name": "vld1q_u32_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u32_x3"
            },
            {
              "name": "vld1_f16_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f16_x3"
            },
            {
              "name": "vld1q_f16_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f16_x3"
            },
            {
              "name": "vld1_f32_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f32_x3"
            },
            {
              "name": "vld1q_f32_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f32_x3"
            },
            {
              "name": "vld1_p8_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p8_x3"
            },
            {
              "name": "vld1q_p8_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p8_x3"
            },
            {
              "name": "vld1_p16_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p16_x3"
            },
            {
              "name": "vld1q_p16_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p16_x3"
            },
            {
              "name": "vld1_s64_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s64_x3"
            },
            {
              "name": "vld1_u64_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u64_x3"
            },
            {
              "name": "vld1_p64_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p64_x3"
            },
            {
              "name": "vld1q_s64_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s64_x3"
            },
            {
              "name": "vld1q_u64_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u64_x3"
            },
            {
              "name": "vld1q_p64_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p64_x3"
            },
            {
              "name": "vld1_f64_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f64_x3"
            },
            {
              "name": "vld1q_f64_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f64_x3"
            },
            {
              "name": "vld1_mf8_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_mf8_x3"
            },
            {
              "name": "vld1q_mf8_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_mf8_x3"
            },
            {
              "name": "vld1_s8_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s8_x4"
            },
            {
              "name": "vld1q_s8_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s8_x4"
            },
            {
              "name": "vld1_s16_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s16_x4"
            },
            {
              "name": "vld1q_s16_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s16_x4"
            },
            {
              "name": "vld1_s32_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s32_x4"
            },
            {
              "name": "vld1q_s32_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s32_x4"
            },
            {
              "name": "vld1_u8_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u8_x4"
            },
            {
              "name": "vld1q_u8_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u8_x4"
            },
            {
              "name": "vld1_u16_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u16_x4"
            },
            {
              "name": "vld1q_u16_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u16_x4"
            },
            {
              "name": "vld1_u32_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u32_x4"
            },
            {
              "name": "vld1q_u32_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u32_x4"
            },
            {
              "name": "vld1_f16_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f16_x4"
            },
            {
              "name": "vld1q_f16_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f16_x4"
            },
            {
              "name": "vld1_f32_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f32_x4"
            },
            {
              "name": "vld1q_f32_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f32_x4"
            },
            {
              "name": "vld1_p8_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p8_x4"
            },
            {
              "name": "vld1q_p8_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p8_x4"
            },
            {
              "name": "vld1_p16_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p16_x4"
            },
            {
              "name": "vld1q_p16_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p16_x4"
            },
            {
              "name": "vld1_s64_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_s64_x4"
            },
            {
              "name": "vld1_u64_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_u64_x4"
            },
            {
              "name": "vld1_p64_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_p64_x4"
            },
            {
              "name": "vld1q_s64_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_s64_x4"
            },
            {
              "name": "vld1q_u64_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_u64_x4"
            },
            {
              "name": "vld1q_p64_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_p64_x4"
            },
            {
              "name": "vld1_f64_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_f64_x4"
            },
            {
              "name": "vld1q_f64_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_f64_x4"
            },
            {
              "name": "vld1_mf8_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_mf8_x4"
            },
            {
              "name": "vld1q_mf8_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_mf8_x4"
            }
          ]
        },
        "Load": {
          "intrinsics": [
            {
              "name": "vldrq_p128",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vldrq_p128"
            }
          ]
        }
      },
      "Store": {
        "Stride": {
          "intrinsics": [
            {
              "name": "vst1_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s8"
            },
            {
              "name": "vst1q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s8"
            },
            {
              "name": "vst1_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s16"
            },
            {
              "name": "vst1q_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s16"
            },
            {
              "name": "vst1_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s32"
            },
            {
              "name": "vst1q_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s32"
            },
            {
              "name": "vst1_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s64"
            },
            {
              "name": "vst1q_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s64"
            },
            {
              "name": "vst1_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u8"
            },
            {
              "name": "vst1q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u8"
            },
            {
              "name": "vst1_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u16"
            },
            {
              "name": "vst1q_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u16"
            },
            {
              "name": "vst1_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u32"
            },
            {
              "name": "vst1q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u32"
            },
            {
              "name": "vst1_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u64"
            },
            {
              "name": "vst1q_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u64"
            },
            {
              "name": "vst1_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p64"
            },
            {
              "name": "vst1q_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p64"
            },
            {
              "name": "vst1_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f16"
            },
            {
              "name": "vst1q_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f16"
            },
            {
              "name": "vst1_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f32"
            },
            {
              "name": "vst1q_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f32"
            },
            {
              "name": "vst1_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p8"
            },
            {
              "name": "vst1q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p8"
            },
            {
              "name": "vst1_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p16"
            },
            {
              "name": "vst1q_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p16"
            },
            {
              "name": "vst1_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f64"
            },
            {
              "name": "vst1q_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f64"
            },
            {
              "name": "vst1_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_mf8"
            },
            {
              "name": "vst1q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_mf8"
            },
            {
              "name": "vst1_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_s8"
            },
            {
              "name": "vst1q_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_s8"
            },
            {
              "name": "vst1_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_s16"
            },
            {
              "name": "vst1q_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_s16"
            },
            {
              "name": "vst1_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_s32"
            },
            {
              "name": "vst1q_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_s32"
            },
            {
              "name": "vst1_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_s64"
            },
            {
              "name": "vst1q_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_s64"
            },
            {
              "name": "vst1_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_u8"
            },
            {
              "name": "vst1q_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_u8"
            },
            {
              "name": "vst1_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_u16"
            },
            {
              "name": "vst1q_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_u16"
            },
            {
              "name": "vst1_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_u32"
            },
            {
              "name": "vst1q_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_u32"
            },
            {
              "name": "vst1_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_u64"
            },
            {
              "name": "vst1q_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_u64"
            },
            {
              "name": "vst1_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_p64"
            },
            {
              "name": "vst1q_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_p64"
            },
            {
              "name": "vst1_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_f16"
            },
            {
              "name": "vst1q_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_f16"
            },
            {
              "name": "vst1_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_f32"
            },
            {
              "name": "vst1q_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_f32"
            },
            {
              "name": "vst1_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_p8"
            },
            {
              "name": "vst1q_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_p8"
            },
            {
              "name": "vst1_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_p16"
            },
            {
              "name": "vst1q_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_p16"
            },
            {
              "name": "vst1_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_f64"
            },
            {
              "name": "vst1q_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_f64"
            },
            {
              "name": "vst1_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_mf8"
            },
            {
              "name": "vst1q_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_mf8"
            },
            {
              "name": "vst2_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_s8"
            },
            {
              "name": "vst2q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_s8"
            },
            {
              "name": "vst2_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_s16"
            },
            {
              "name": "vst2q_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_s16"
            },
            {
              "name": "vst2_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_s32"
            },
            {
              "name": "vst2q_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_s32"
            },
            {
              "name": "vst2_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_u8"
            },
            {
              "name": "vst2q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_u8"
            },
            {
              "name": "vst2_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_u16"
            },
            {
              "name": "vst2q_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_u16"
            },
            {
              "name": "vst2_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_u32"
            },
            {
              "name": "vst2q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_u32"
            },
            {
              "name": "vst2_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_f16"
            },
            {
              "name": "vst2q_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_f16"
            },
            {
              "name": "vst2_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_f32"
            },
            {
              "name": "vst2q_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_f32"
            },
            {
              "name": "vst2_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_p8"
            },
            {
              "name": "vst2q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_p8"
            },
            {
              "name": "vst2_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_p16"
            },
            {
              "name": "vst2q_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_p16"
            },
            {
              "name": "vst2_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_s64"
            },
            {
              "name": "vst2_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_u64"
            },
            {
              "name": "vst2_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_p64"
            },
            {
              "name": "vst2q_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_s64"
            },
            {
              "name": "vst2q_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_u64"
            },
            {
              "name": "vst2q_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_p64"
            },
            {
              "name": "vst2_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_f64"
            },
            {
              "name": "vst2q_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_f64"
            },
            {
              "name": "vst2_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_mf8"
            },
            {
              "name": "vst2q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_mf8"
            },
            {
              "name": "vst3_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_s8"
            },
            {
              "name": "vst3q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_s8"
            },
            {
              "name": "vst3_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_s16"
            },
            {
              "name": "vst3q_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_s16"
            },
            {
              "name": "vst3_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_s32"
            },
            {
              "name": "vst3q_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_s32"
            },
            {
              "name": "vst3_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_u8"
            },
            {
              "name": "vst3q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_u8"
            },
            {
              "name": "vst3_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_u16"
            },
            {
              "name": "vst3q_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_u16"
            },
            {
              "name": "vst3_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_u32"
            },
            {
              "name": "vst3q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_u32"
            },
            {
              "name": "vst3_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_f16"
            },
            {
              "name": "vst3q_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_f16"
            },
            {
              "name": "vst3_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_f32"
            },
            {
              "name": "vst3q_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_f32"
            },
            {
              "name": "vst3_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_p8"
            },
            {
              "name": "vst3q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_p8"
            },
            {
              "name": "vst3_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_p16"
            },
            {
              "name": "vst3q_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_p16"
            },
            {
              "name": "vst3_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_s64"
            },
            {
              "name": "vst3_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_u64"
            },
            {
              "name": "vst3_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_p64"
            },
            {
              "name": "vst3q_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_s64"
            },
            {
              "name": "vst3q_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_u64"
            },
            {
              "name": "vst3q_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_p64"
            },
            {
              "name": "vst3_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_f64"
            },
            {
              "name": "vst3q_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_f64"
            },
            {
              "name": "vst3_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_mf8"
            },
            {
              "name": "vst3q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_mf8"
            },
            {
              "name": "vst4_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_s8"
            },
            {
              "name": "vst4q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_s8"
            },
            {
              "name": "vst4_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_s16"
            },
            {
              "name": "vst4q_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_s16"
            },
            {
              "name": "vst4_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_s32"
            },
            {
              "name": "vst4q_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_s32"
            },
            {
              "name": "vst4_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_u8"
            },
            {
              "name": "vst4q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_u8"
            },
            {
              "name": "vst4_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_u16"
            },
            {
              "name": "vst4q_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_u16"
            },
            {
              "name": "vst4_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_u32"
            },
            {
              "name": "vst4q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_u32"
            },
            {
              "name": "vst4_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_f16"
            },
            {
              "name": "vst4q_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_f16"
            },
            {
              "name": "vst4_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_f32"
            },
            {
              "name": "vst4q_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_f32"
            },
            {
              "name": "vst4_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_p8"
            },
            {
              "name": "vst4q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_p8"
            },
            {
              "name": "vst4_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_p16"
            },
            {
              "name": "vst4q_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_p16"
            },
            {
              "name": "vst4_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_s64"
            },
            {
              "name": "vst4_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_u64"
            },
            {
              "name": "vst4_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_p64"
            },
            {
              "name": "vst4q_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_s64"
            },
            {
              "name": "vst4q_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_u64"
            },
            {
              "name": "vst4q_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_p64"
            },
            {
              "name": "vst4_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_f64"
            },
            {
              "name": "vst4q_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_f64"
            },
            {
              "name": "vst4_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_mf8"
            },
            {
              "name": "vst4q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_mf8"
            },
            {
              "name": "vst2_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_s8"
            },
            {
              "name": "vst2_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_u8"
            },
            {
              "name": "vst2_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_p8"
            },
            {
              "name": "vst2_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_mf8"
            },
            {
              "name": "vst3_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_s8"
            },
            {
              "name": "vst3_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_u8"
            },
            {
              "name": "vst3_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_p8"
            },
            {
              "name": "vst3_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_mf8"
            },
            {
              "name": "vst4_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_s8"
            },
            {
              "name": "vst4_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_u8"
            },
            {
              "name": "vst4_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_p8"
            },
            {
              "name": "vst4_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_mf8"
            },
            {
              "name": "vst2_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_s16"
            },
            {
              "name": "vst2q_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_s16"
            },
            {
              "name": "vst2_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_s32"
            },
            {
              "name": "vst2q_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_s32"
            },
            {
              "name": "vst2_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_u16"
            },
            {
              "name": "vst2q_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_u16"
            },
            {
              "name": "vst2_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_u32"
            },
            {
              "name": "vst2q_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_u32"
            },
            {
              "name": "vst2_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_f16"
            },
            {
              "name": "vst2q_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_f16"
            },
            {
              "name": "vst2_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_f32"
            },
            {
              "name": "vst2q_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_f32"
            },
            {
              "name": "vst2_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_p16"
            },
            {
              "name": "vst2q_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_p16"
            },
            {
              "name": "vst2q_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_s8"
            },
            {
              "name": "vst2q_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_u8"
            },
            {
              "name": "vst2q_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_p8"
            },
            {
              "name": "vst2q_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_mf8"
            },
            {
              "name": "vst2_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_s64"
            },
            {
              "name": "vst2q_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_s64"
            },
            {
              "name": "vst2_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_u64"
            },
            {
              "name": "vst2q_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_u64"
            },
            {
              "name": "vst2_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_p64"
            },
            {
              "name": "vst2q_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_p64"
            },
            {
              "name": "vst2_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_f64"
            },
            {
              "name": "vst2q_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_f64"
            },
            {
              "name": "vst3_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_s16"
            },
            {
              "name": "vst3q_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_s16"
            },
            {
              "name": "vst3_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_s32"
            },
            {
              "name": "vst3q_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_s32"
            },
            {
              "name": "vst3_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_u16"
            },
            {
              "name": "vst3q_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_u16"
            },
            {
              "name": "vst3_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_u32"
            },
            {
              "name": "vst3q_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_u32"
            },
            {
              "name": "vst3_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_f16"
            },
            {
              "name": "vst3q_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_f16"
            },
            {
              "name": "vst3_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_f32"
            },
            {
              "name": "vst3q_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_f32"
            },
            {
              "name": "vst3_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_p16"
            },
            {
              "name": "vst3q_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_p16"
            },
            {
              "name": "vst3q_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_s8"
            },
            {
              "name": "vst3q_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_u8"
            },
            {
              "name": "vst3q_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_p8"
            },
            {
              "name": "vst3_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_s64"
            },
            {
              "name": "vst3q_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_s64"
            },
            {
              "name": "vst3_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_u64"
            },
            {
              "name": "vst3q_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_u64"
            },
            {
              "name": "vst3_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_p64"
            },
            {
              "name": "vst3q_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_p64"
            },
            {
              "name": "vst3_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_f64"
            },
            {
              "name": "vst3q_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_f64"
            },
            {
              "name": "vst3q_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_mf8"
            },
            {
              "name": "vst4_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_s16"
            },
            {
              "name": "vst4q_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_s16"
            },
            {
              "name": "vst4_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_s32"
            },
            {
              "name": "vst4q_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_s32"
            },
            {
              "name": "vst4_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_u16"
            },
            {
              "name": "vst4q_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_u16"
            },
            {
              "name": "vst4_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_u32"
            },
            {
              "name": "vst4q_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_u32"
            },
            {
              "name": "vst4_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_f16"
            },
            {
              "name": "vst4q_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_f16"
            },
            {
              "name": "vst4_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_f32"
            },
            {
              "name": "vst4q_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_f32"
            },
            {
              "name": "vst4_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_p16"
            },
            {
              "name": "vst4q_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_p16"
            },
            {
              "name": "vst4q_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_s8"
            },
            {
              "name": "vst4q_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_u8"
            },
            {
              "name": "vst4q_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_p8"
            },
            {
              "name": "vst4_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_s64"
            },
            {
              "name": "vst4q_lane_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_s64"
            },
            {
              "name": "vst4_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_u64"
            },
            {
              "name": "vst4q_lane_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_u64"
            },
            {
              "name": "vst4_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_p64"
            },
            {
              "name": "vst4q_lane_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_p64"
            },
            {
              "name": "vst4_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_f64"
            },
            {
              "name": "vst4q_lane_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_f64"
            },
            {
              "name": "vst4q_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_mf8"
            },
            {
              "name": "vst1_s8_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s8_x2"
            },
            {
              "name": "vst1q_s8_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s8_x2"
            },
            {
              "name": "vst1_s16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s16_x2"
            },
            {
              "name": "vst1q_s16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s16_x2"
            },
            {
              "name": "vst1_s32_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s32_x2"
            },
            {
              "name": "vst1q_s32_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s32_x2"
            },
            {
              "name": "vst1_u8_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u8_x2"
            },
            {
              "name": "vst1q_u8_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u8_x2"
            },
            {
              "name": "vst1_u16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u16_x2"
            },
            {
              "name": "vst1q_u16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u16_x2"
            },
            {
              "name": "vst1_u32_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u32_x2"
            },
            {
              "name": "vst1q_u32_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u32_x2"
            },
            {
              "name": "vst1_f16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f16_x2"
            },
            {
              "name": "vst1q_f16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f16_x2"
            },
            {
              "name": "vst1_f32_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f32_x2"
            },
            {
              "name": "vst1q_f32_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f32_x2"
            },
            {
              "name": "vst1_p8_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p8_x2"
            },
            {
              "name": "vst1q_p8_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p8_x2"
            },
            {
              "name": "vst1_p16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p16_x2"
            },
            {
              "name": "vst1q_p16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p16_x2"
            },
            {
              "name": "vst1_s64_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s64_x2"
            },
            {
              "name": "vst1_u64_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u64_x2"
            },
            {
              "name": "vst1_p64_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p64_x2"
            },
            {
              "name": "vst1q_s64_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s64_x2"
            },
            {
              "name": "vst1q_u64_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u64_x2"
            },
            {
              "name": "vst1q_p64_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p64_x2"
            },
            {
              "name": "vst1_f64_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f64_x2"
            },
            {
              "name": "vst1q_f64_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f64_x2"
            },
            {
              "name": "vst1_mf8_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_mf8_x2"
            },
            {
              "name": "vst1q_mf8_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_mf8_x2"
            },
            {
              "name": "vst1_s8_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s8_x3"
            },
            {
              "name": "vst1q_s8_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s8_x3"
            },
            {
              "name": "vst1_s16_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s16_x3"
            },
            {
              "name": "vst1q_s16_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s16_x3"
            },
            {
              "name": "vst1_s32_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s32_x3"
            },
            {
              "name": "vst1q_s32_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s32_x3"
            },
            {
              "name": "vst1_u8_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u8_x3"
            },
            {
              "name": "vst1q_u8_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u8_x3"
            },
            {
              "name": "vst1_u16_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u16_x3"
            },
            {
              "name": "vst1q_u16_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u16_x3"
            },
            {
              "name": "vst1_u32_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u32_x3"
            },
            {
              "name": "vst1q_u32_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u32_x3"
            },
            {
              "name": "vst1_f16_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f16_x3"
            },
            {
              "name": "vst1q_f16_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f16_x3"
            },
            {
              "name": "vst1_f32_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f32_x3"
            },
            {
              "name": "vst1q_f32_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f32_x3"
            },
            {
              "name": "vst1_p8_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p8_x3"
            },
            {
              "name": "vst1q_p8_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p8_x3"
            },
            {
              "name": "vst1_p16_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p16_x3"
            },
            {
              "name": "vst1q_p16_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p16_x3"
            },
            {
              "name": "vst1_s64_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s64_x3"
            },
            {
              "name": "vst1_u64_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u64_x3"
            },
            {
              "name": "vst1_p64_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p64_x3"
            },
            {
              "name": "vst1q_s64_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s64_x3"
            },
            {
              "name": "vst1q_u64_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u64_x3"
            },
            {
              "name": "vst1q_p64_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p64_x3"
            },
            {
              "name": "vst1_f64_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f64_x3"
            },
            {
              "name": "vst1q_f64_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f64_x3"
            },
            {
              "name": "vst1_mf8_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_mf8_x3"
            },
            {
              "name": "vst1q_mf8_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_mf8_x3"
            },
            {
              "name": "vst1_s8_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s8_x4"
            },
            {
              "name": "vst1q_s8_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s8_x4"
            },
            {
              "name": "vst1_s16_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s16_x4"
            },
            {
              "name": "vst1q_s16_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s16_x4"
            },
            {
              "name": "vst1_s32_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s32_x4"
            },
            {
              "name": "vst1q_s32_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s32_x4"
            },
            {
              "name": "vst1_u8_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u8_x4"
            },
            {
              "name": "vst1q_u8_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u8_x4"
            },
            {
              "name": "vst1_u16_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u16_x4"
            },
            {
              "name": "vst1q_u16_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u16_x4"
            },
            {
              "name": "vst1_u32_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u32_x4"
            },
            {
              "name": "vst1q_u32_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u32_x4"
            },
            {
              "name": "vst1_f16_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f16_x4"
            },
            {
              "name": "vst1q_f16_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f16_x4"
            },
            {
              "name": "vst1_f32_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f32_x4"
            },
            {
              "name": "vst1q_f32_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f32_x4"
            },
            {
              "name": "vst1_p8_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p8_x4"
            },
            {
              "name": "vst1q_p8_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p8_x4"
            },
            {
              "name": "vst1_p16_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p16_x4"
            },
            {
              "name": "vst1q_p16_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p16_x4"
            },
            {
              "name": "vst1_s64_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_s64_x4"
            },
            {
              "name": "vst1_u64_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_u64_x4"
            },
            {
              "name": "vst1_p64_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_p64_x4"
            },
            {
              "name": "vst1q_s64_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_s64_x4"
            },
            {
              "name": "vst1q_u64_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_u64_x4"
            },
            {
              "name": "vst1q_p64_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_p64_x4"
            },
            {
              "name": "vst1_f64_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_f64_x4"
            },
            {
              "name": "vst1q_f64_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_f64_x4"
            },
            {
              "name": "vst1_mf8_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_mf8_x4"
            },
            {
              "name": "vst1q_mf8_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_mf8_x4"
            }
          ]
        },
        "Store": {
          "intrinsics": [
            {
              "name": "vstrq_p128",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vstrq_p128"
            }
          ]
        }
      },
      "Table_lookup": {
        "Table_lookup": {
          "intrinsics": [
            {
              "name": "vtbl1_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl1_s8"
            },
            {
              "name": "vtbl1_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl1_u8"
            },
            {
              "name": "vtbl1_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl1_p8"
            },
            {
              "name": "vtbl1_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl1_mf8"
            },
            {
              "name": "vtbx1_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx1_s8"
            },
            {
              "name": "vtbx1_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx1_u8"
            },
            {
              "name": "vtbx1_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx1_p8"
            },
            {
              "name": "vtbx1_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx1_mf8"
            },
            {
              "name": "vtbl2_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl2_s8"
            },
            {
              "name": "vtbl2_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl2_u8"
            },
            {
              "name": "vtbl2_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl2_p8"
            },
            {
              "name": "vtbl2_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl2_mf8"
            },
            {
              "name": "vtbl3_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl3_s8"
            },
            {
              "name": "vtbl3_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl3_u8"
            },
            {
              "name": "vtbl3_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl3_p8"
            },
            {
              "name": "vtbl3_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl3_mf8"
            },
            {
              "name": "vtbl4_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl4_s8"
            },
            {
              "name": "vtbl4_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl4_u8"
            },
            {
              "name": "vtbl4_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl4_p8"
            },
            {
              "name": "vtbl4_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbl4_mf8"
            },
            {
              "name": "vqtbl1_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl1_s8"
            },
            {
              "name": "vqtbl1q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl1q_s8"
            },
            {
              "name": "vqtbl1_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl1_u8"
            },
            {
              "name": "vqtbl1q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl1q_u8"
            },
            {
              "name": "vqtbl1_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl1_p8"
            },
            {
              "name": "vqtbl1q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl1q_p8"
            },
            {
              "name": "vqtbl1_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl1_mf8"
            },
            {
              "name": "vqtbl1q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl1q_mf8"
            },
            {
              "name": "vqtbl2_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl2_s8"
            },
            {
              "name": "vqtbl2q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl2q_s8"
            },
            {
              "name": "vqtbl2_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl2_u8"
            },
            {
              "name": "vqtbl2q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl2q_u8"
            },
            {
              "name": "vqtbl2_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl2_p8"
            },
            {
              "name": "vqtbl2q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl2q_p8"
            },
            {
              "name": "vqtbl2_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl2_mf8"
            },
            {
              "name": "vqtbl2q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl2q_mf8"
            },
            {
              "name": "vqtbl3_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl3_s8"
            },
            {
              "name": "vqtbl3q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl3q_s8"
            },
            {
              "name": "vqtbl3_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl3_u8"
            },
            {
              "name": "vqtbl3q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl3q_u8"
            },
            {
              "name": "vqtbl3_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl3_p8"
            },
            {
              "name": "vqtbl3q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl3q_p8"
            },
            {
              "name": "vqtbl3_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl3_mf8"
            },
            {
              "name": "vqtbl3q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl3q_mf8"
            },
            {
              "name": "vqtbl4_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl4_s8"
            },
            {
              "name": "vqtbl4q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl4q_s8"
            },
            {
              "name": "vqtbl4_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl4_u8"
            },
            {
              "name": "vqtbl4q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl4q_u8"
            },
            {
              "name": "vqtbl4_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl4_p8"
            },
            {
              "name": "vqtbl4q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl4q_p8"
            },
            {
              "name": "vqtbl4_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl4_mf8"
            },
            {
              "name": "vqtbl4q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbl4q_mf8"
            }
          ]
        },
        "Extended_table_lookup": {
          "intrinsics": [
            {
              "name": "vtbx2_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx2_s8"
            },
            {
              "name": "vtbx2_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx2_u8"
            },
            {
              "name": "vtbx2_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx2_p8"
            },
            {
              "name": "vtbx2_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx2_mf8"
            },
            {
              "name": "vtbx3_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx3_s8"
            },
            {
              "name": "vtbx3_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx3_u8"
            },
            {
              "name": "vtbx3_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx3_p8"
            },
            {
              "name": "vtbx3_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx3_mf8"
            },
            {
              "name": "vtbx4_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx4_s8"
            },
            {
              "name": "vtbx4_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx4_u8"
            },
            {
              "name": "vtbx4_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx4_p8"
            },
            {
              "name": "vtbx4_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtbx4_mf8"
            },
            {
              "name": "vqtbx1_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx1_s8"
            },
            {
              "name": "vqtbx1q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx1q_s8"
            },
            {
              "name": "vqtbx1_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx1_u8"
            },
            {
              "name": "vqtbx1q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx1q_u8"
            },
            {
              "name": "vqtbx1_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx1_p8"
            },
            {
              "name": "vqtbx1q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx1q_p8"
            },
            {
              "name": "vqtbx1_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx1_mf8"
            },
            {
              "name": "vqtbx1q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx1q_mf8"
            },
            {
              "name": "vqtbx2_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx2_s8"
            },
            {
              "name": "vqtbx2q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx2q_s8"
            },
            {
              "name": "vqtbx2_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx2_u8"
            },
            {
              "name": "vqtbx2q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx2q_u8"
            },
            {
              "name": "vqtbx2_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx2_p8"
            },
            {
              "name": "vqtbx2q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx2q_p8"
            },
            {
              "name": "vqtbx2_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx2_mf8"
            },
            {
              "name": "vqtbx2q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx2q_mf8"
            },
            {
              "name": "vqtbx3_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx3_s8"
            },
            {
              "name": "vqtbx3q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx3q_s8"
            },
            {
              "name": "vqtbx3_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx3_u8"
            },
            {
              "name": "vqtbx3q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx3q_u8"
            },
            {
              "name": "vqtbx3_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx3_p8"
            },
            {
              "name": "vqtbx3q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx3q_p8"
            },
            {
              "name": "vqtbx3_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx3_mf8"
            },
            {
              "name": "vqtbx3q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx3q_mf8"
            },
            {
              "name": "vqtbx4_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx4_s8"
            },
            {
              "name": "vqtbx4q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx4q_s8"
            },
            {
              "name": "vqtbx4_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx4_u8"
            },
            {
              "name": "vqtbx4q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx4q_u8"
            },
            {
              "name": "vqtbx4_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx4_p8"
            },
            {
              "name": "vqtbx4q_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx4q_p8"
            },
            {
              "name": "vqtbx4_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx4_mf8"
            },
            {
              "name": "vqtbx4q_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqtbx4q_mf8"
            }
          ]
        },
        "Lookup_table_read_with_2-bit_indices": {
          "intrinsics": [
            {
              "name": "vluti2_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_lane_u8"
            },
            {
              "name": "vluti2_laneq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_laneq_u8"
            },
            {
              "name": "vluti2q_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_lane_u8"
            },
            {
              "name": "vluti2q_laneq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_laneq_u8"
            },
            {
              "name": "vluti2_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_lane_s8"
            },
            {
              "name": "vluti2_laneq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_laneq_s8"
            },
            {
              "name": "vluti2q_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_lane_s8"
            },
            {
              "name": "vluti2q_laneq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_laneq_s8"
            },
            {
              "name": "vluti2_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_lane_p8"
            },
            {
              "name": "vluti2_laneq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_laneq_p8"
            },
            {
              "name": "vluti2q_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_lane_p8"
            },
            {
              "name": "vluti2q_laneq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_laneq_p8"
            },
            {
              "name": "vluti2_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_lane_mf8"
            },
            {
              "name": "vluti2_laneq_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_laneq_mf8"
            },
            {
              "name": "vluti2q_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_lane_mf8"
            },
            {
              "name": "vluti2q_laneq_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_laneq_mf8"
            },
            {
              "name": "vluti2_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_lane_u16"
            },
            {
              "name": "vluti2_laneq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_laneq_u16"
            },
            {
              "name": "vluti2q_lane_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_lane_u16"
            },
            {
              "name": "vluti2q_laneq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_laneq_u16"
            },
            {
              "name": "vluti2_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_lane_s16"
            },
            {
              "name": "vluti2_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_laneq_s16"
            },
            {
              "name": "vluti2q_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_lane_s16"
            },
            {
              "name": "vluti2q_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_laneq_s16"
            },
            {
              "name": "vluti2_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_lane_f16"
            },
            {
              "name": "vluti2_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_laneq_f16"
            },
            {
              "name": "vluti2q_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_lane_f16"
            },
            {
              "name": "vluti2q_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_laneq_f16"
            },
            {
              "name": "vluti2_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_lane_bf16"
            },
            {
              "name": "vluti2_laneq_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_laneq_bf16"
            },
            {
              "name": "vluti2q_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_lane_bf16"
            },
            {
              "name": "vluti2q_laneq_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_laneq_bf16"
            },
            {
              "name": "vluti2_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_lane_p16"
            },
            {
              "name": "vluti2_laneq_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2_laneq_p16"
            },
            {
              "name": "vluti2q_lane_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_lane_p16"
            },
            {
              "name": "vluti2q_laneq_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti2q_laneq_p16"
            }
          ]
        },
        "Lookup_table_read_with_4-bit_indices": {
          "intrinsics": [
            {
              "name": "vluti4q_lane_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_lane_u8"
            },
            {
              "name": "vluti4q_laneq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_laneq_u8"
            },
            {
              "name": "vluti4q_lane_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_lane_s8"
            },
            {
              "name": "vluti4q_laneq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_laneq_s8"
            },
            {
              "name": "vluti4q_lane_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_lane_p8"
            },
            {
              "name": "vluti4q_laneq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_laneq_p8"
            },
            {
              "name": "vluti4q_lane_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_lane_mf8"
            },
            {
              "name": "vluti4q_laneq_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_laneq_mf8"
            },
            {
              "name": "vluti4q_lane_u16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_lane_u16_x2"
            },
            {
              "name": "vluti4q_laneq_u16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_laneq_u16_x2"
            },
            {
              "name": "vluti4q_lane_s16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_lane_s16_x2"
            },
            {
              "name": "vluti4q_laneq_s16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_laneq_s16_x2"
            },
            {
              "name": "vluti4q_lane_f16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_lane_f16_x2"
            },
            {
              "name": "vluti4q_laneq_f16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_laneq_f16_x2"
            },
            {
              "name": "vluti4q_lane_bf16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_lane_bf16_x2"
            },
            {
              "name": "vluti4q_laneq_bf16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_laneq_bf16_x2"
            },
            {
              "name": "vluti4q_lane_p16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_lane_p16_x2"
            },
            {
              "name": "vluti4q_laneq_p16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vluti4q_laneq_p16_x2"
            }
          ]
        }
      }
    },
    "Crypto": {
      "Cryptography": {
        "AES": {
          "intrinsics": [
            {
              "name": "vaeseq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaeseq_u8"
            },
            {
              "name": "vaesdq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaesdq_u8"
            },
            {
              "name": "vaesmcq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaesmcq_u8"
            },
            {
              "name": "vaesimcq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaesimcq_u8"
            }
          ]
        },
        "SHA1": {
          "intrinsics": [
            {
              "name": "vsha1cq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha1cq_u32"
            },
            {
              "name": "vsha1pq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha1pq_u32"
            },
            {
              "name": "vsha1mq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha1mq_u32"
            },
            {
              "name": "vsha1h_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha1h_u32"
            },
            {
              "name": "vsha1su0q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha1su0q_u32"
            },
            {
              "name": "vsha1su1q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha1su1q_u32"
            }
          ]
        },
        "SHA256": {
          "intrinsics": [
            {
              "name": "vsha256hq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha256hq_u32"
            },
            {
              "name": "vsha256h2q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha256h2q_u32"
            },
            {
              "name": "vsha256su0q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha256su0q_u32"
            },
            {
              "name": "vsha256su1q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha256su1q_u32"
            }
          ]
        }
      },
      "Vector_arithmetic": {
        "Polynomial": {
          "intrinsics": [
            {
              "name": "vmull_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_p64"
            },
            {
              "name": "vmull_high_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmull_high_p64"
            },
            {
              "name": "vadd_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_p8"
            },
            {
              "name": "vadd_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_p16"
            },
            {
              "name": "vadd_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_p64"
            },
            {
              "name": "vaddq_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_p8"
            },
            {
              "name": "vaddq_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_p16"
            },
            {
              "name": "vaddq_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_p64"
            },
            {
              "name": "vaddq_p128",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_p128"
            }
          ]
        }
      }
    },
    "CRC32": {
      "Cryptography": {
        "CRC32": {
          "intrinsics": [
            {
              "name": "__crc32b",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/__crc32b"
            },
            {
              "name": "__crc32h",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/__crc32h"
            },
            {
              "name": "__crc32w",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/__crc32w"
            },
            {
              "name": "__crc32d",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/__crc32d"
            },
            {
              "name": "__crc32cb",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/__crc32cb"
            },
            {
              "name": "__crc32ch",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/__crc32ch"
            },
            {
              "name": "__crc32cw",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/__crc32cw"
            },
            {
              "name": "__crc32cd",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/__crc32cd"
            }
          ]
        }
      }
    },
    "sqrdmlah_intrinsics_(From_ARMv8.1-A)": {
      "Vector_arithmetic": {
        "Multiply": {
          "intrinsics": [
            {
              "name": "vqrdmlah_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlah_s16"
            },
            {
              "name": "vqrdmlah_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlah_s32"
            },
            {
              "name": "vqrdmlahq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahq_s16"
            },
            {
              "name": "vqrdmlahq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahq_s32"
            },
            {
              "name": "vqrdmlsh_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlsh_s16"
            },
            {
              "name": "vqrdmlsh_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlsh_s32"
            },
            {
              "name": "vqrdmlshq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshq_s16"
            },
            {
              "name": "vqrdmlshq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshq_s32"
            },
            {
              "name": "vqrdmlahh_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahh_s16"
            },
            {
              "name": "vqrdmlahs_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahs_s32"
            },
            {
              "name": "vqrdmlshh_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshh_s16"
            },
            {
              "name": "vqrdmlshs_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshs_s32"
            },
            {
              "name": "vqrdmlah_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlah_lane_s16"
            },
            {
              "name": "vqrdmlahq_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahq_lane_s16"
            },
            {
              "name": "vqrdmlah_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlah_laneq_s16"
            },
            {
              "name": "vqrdmlahq_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahq_laneq_s16"
            },
            {
              "name": "vqrdmlah_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlah_lane_s32"
            },
            {
              "name": "vqrdmlahq_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahq_lane_s32"
            },
            {
              "name": "vqrdmlah_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlah_laneq_s32"
            },
            {
              "name": "vqrdmlahq_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahq_laneq_s32"
            },
            {
              "name": "vqrdmlsh_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlsh_lane_s16"
            },
            {
              "name": "vqrdmlshq_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshq_lane_s16"
            },
            {
              "name": "vqrdmlsh_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlsh_laneq_s16"
            },
            {
              "name": "vqrdmlshq_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshq_laneq_s16"
            },
            {
              "name": "vqrdmlsh_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlsh_lane_s32"
            },
            {
              "name": "vqrdmlshq_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshq_lane_s32"
            },
            {
              "name": "vqrdmlsh_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlsh_laneq_s32"
            },
            {
              "name": "vqrdmlshq_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshq_laneq_s32"
            },
            {
              "name": "vqrdmlahh_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahh_lane_s16"
            },
            {
              "name": "vqrdmlahh_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahh_laneq_s16"
            },
            {
              "name": "vqrdmlahs_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahs_lane_s32"
            },
            {
              "name": "vqrdmlahs_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlahs_laneq_s32"
            },
            {
              "name": "vqrdmlshh_lane_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshh_lane_s16"
            },
            {
              "name": "vqrdmlshh_laneq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshh_laneq_s16"
            },
            {
              "name": "vqrdmlshs_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshs_lane_s32"
            },
            {
              "name": "vqrdmlshs_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vqrdmlshs_laneq_s32"
            }
          ]
        }
      }
    },
    "fp16_scalar_intrinsics_(available_through_<arm_fp16.h>_from_ARMv8.2-A)": {
      "Vector_arithmetic": {
        "Absolute": {
          "intrinsics": [
            {
              "name": "vabsh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsh_f16"
            },
            {
              "name": "vabdh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdh_f16"
            }
          ]
        },
        "Reciprocal": {
          "intrinsics": [
            {
              "name": "vrecpeh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpeh_f16"
            },
            {
              "name": "vrecpxh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpxh_f16"
            },
            {
              "name": "vrsqrteh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrteh_f16"
            },
            {
              "name": "vrsqrtsh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrtsh_f16"
            },
            {
              "name": "vrecpsh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpsh_f16"
            }
          ]
        },
        "Rounding": {
          "intrinsics": [
            {
              "name": "vrndh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndh_f16"
            },
            {
              "name": "vrndah_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndah_f16"
            },
            {
              "name": "vrndih_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndih_f16"
            },
            {
              "name": "vrndmh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndmh_f16"
            },
            {
              "name": "vrndnh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndnh_f16"
            },
            {
              "name": "vrndph_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndph_f16"
            },
            {
              "name": "vrndxh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndxh_f16"
            }
          ]
        },
        "Square_root": {
          "intrinsics": [
            {
              "name": "vsqrth_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqrth_f16"
            }
          ]
        },
        "Add": {
          "intrinsics": [
            {
              "name": "vaddh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddh_f16"
            }
          ]
        },
        "Division": {
          "intrinsics": [
            {
              "name": "vdivh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdivh_f16"
            }
          ]
        },
        "Maximum": {
          "intrinsics": [
            {
              "name": "vmaxh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxh_f16"
            },
            {
              "name": "vmaxnmh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnmh_f16"
            }
          ]
        },
        "Minimum": {
          "intrinsics": [
            {
              "name": "vminh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminh_f16"
            },
            {
              "name": "vminnmh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnmh_f16"
            }
          ]
        },
        "Multiply": {
          "intrinsics": [
            {
              "name": "vmulh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulh_f16"
            },
            {
              "name": "vmulxh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxh_f16"
            },
            {
              "name": "vfmah_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmah_f16"
            },
            {
              "name": "vfmsh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsh_f16"
            }
          ]
        },
        "Subtract": {
          "intrinsics": [
            {
              "name": "vsubh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubh_f16"
            }
          ]
        }
      },
      "Compare": {
        "Bitwise_equal_to_zero": {
          "intrinsics": [
            {
              "name": "vceqzh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzh_f16"
            }
          ]
        },
        "Greater_than_or_equal_to_zero": {
          "intrinsics": [
            {
              "name": "vcgezh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezh_f16"
            }
          ]
        },
        "Greater_than_zero": {
          "intrinsics": [
            {
              "name": "vcgtzh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzh_f16"
            }
          ]
        },
        "Less_than_or_equal_to_zero": {
          "intrinsics": [
            {
              "name": "vclezh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezh_f16"
            }
          ]
        },
        "Less_than_zero": {
          "intrinsics": [
            {
              "name": "vcltzh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzh_f16"
            }
          ]
        },
        "Absolute_greater_than_or_equal_to": {
          "intrinsics": [
            {
              "name": "vcageh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcageh_f16"
            }
          ]
        },
        "Absolute_greater_than": {
          "intrinsics": [
            {
              "name": "vcagth_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcagth_f16"
            }
          ]
        },
        "Absolute_less_than_or_equal_to": {
          "intrinsics": [
            {
              "name": "vcaleh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaleh_f16"
            }
          ]
        },
        "Absolute_less_than": {
          "intrinsics": [
            {
              "name": "vcalth_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcalth_f16"
            }
          ]
        },
        "Equal_to": {
          "intrinsics": [
            {
              "name": "vceqh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqh_f16"
            }
          ]
        },
        "Greater_than_or_equal_to": {
          "intrinsics": [
            {
              "name": "vcgeh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeh_f16"
            }
          ]
        },
        "Greater_than": {
          "intrinsics": [
            {
              "name": "vcgth_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgth_f16"
            }
          ]
        },
        "Less_than_or_equal_to": {
          "intrinsics": [
            {
              "name": "vcleh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleh_f16"
            }
          ]
        },
        "Less_than": {
          "intrinsics": [
            {
              "name": "vclth_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclth_f16"
            }
          ]
        }
      },
      "Data_type_conversion": {
        "Conversions": {
          "intrinsics": [
            {
              "name": "vcvth_f16_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_f16_s16"
            },
            {
              "name": "vcvth_f16_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_f16_s32"
            },
            {
              "name": "vcvth_f16_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_f16_s64"
            },
            {
              "name": "vcvth_f16_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_f16_u16"
            },
            {
              "name": "vcvth_f16_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_f16_u32"
            },
            {
              "name": "vcvth_f16_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_f16_u64"
            },
            {
              "name": "vcvth_s16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_s16_f16"
            },
            {
              "name": "vcvth_s32_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_s32_f16"
            },
            {
              "name": "vcvth_s64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_s64_f16"
            },
            {
              "name": "vcvth_u16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_u16_f16"
            },
            {
              "name": "vcvth_u32_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_u32_f16"
            },
            {
              "name": "vcvth_u64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_u64_f16"
            },
            {
              "name": "vcvtah_s16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtah_s16_f16"
            },
            {
              "name": "vcvtah_s32_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtah_s32_f16"
            },
            {
              "name": "vcvtah_s64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtah_s64_f16"
            },
            {
              "name": "vcvtah_u16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtah_u16_f16"
            },
            {
              "name": "vcvtah_u32_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtah_u32_f16"
            },
            {
              "name": "vcvtah_u64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtah_u64_f16"
            },
            {
              "name": "vcvtmh_s16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmh_s16_f16"
            },
            {
              "name": "vcvtmh_s32_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmh_s32_f16"
            },
            {
              "name": "vcvtmh_s64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmh_s64_f16"
            },
            {
              "name": "vcvtmh_u16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmh_u16_f16"
            },
            {
              "name": "vcvtmh_u32_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmh_u32_f16"
            },
            {
              "name": "vcvtmh_u64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmh_u64_f16"
            },
            {
              "name": "vcvtnh_s16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnh_s16_f16"
            },
            {
              "name": "vcvtnh_s32_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnh_s32_f16"
            },
            {
              "name": "vcvtnh_s64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnh_s64_f16"
            },
            {
              "name": "vcvtnh_u16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnh_u16_f16"
            },
            {
              "name": "vcvtnh_u32_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnh_u32_f16"
            },
            {
              "name": "vcvtnh_u64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnh_u64_f16"
            },
            {
              "name": "vcvtph_s16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtph_s16_f16"
            },
            {
              "name": "vcvtph_s32_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtph_s32_f16"
            },
            {
              "name": "vcvtph_s64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtph_s64_f16"
            },
            {
              "name": "vcvtph_u16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtph_u16_f16"
            },
            {
              "name": "vcvtph_u32_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtph_u32_f16"
            },
            {
              "name": "vcvtph_u64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtph_u64_f16"
            },
            {
              "name": "vcvth_n_f16_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_f16_s16"
            },
            {
              "name": "vcvth_n_f16_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_f16_s32"
            },
            {
              "name": "vcvth_n_f16_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_f16_s64"
            },
            {
              "name": "vcvth_n_f16_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_f16_u16"
            },
            {
              "name": "vcvth_n_f16_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_f16_u32"
            },
            {
              "name": "vcvth_n_f16_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_f16_u64"
            },
            {
              "name": "vcvth_n_s16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_s16_f16"
            },
            {
              "name": "vcvth_n_s32_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_s32_f16"
            },
            {
              "name": "vcvth_n_s64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_s64_f16"
            },
            {
              "name": "vcvth_n_u16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_u16_f16"
            },
            {
              "name": "vcvth_n_u32_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_u32_f16"
            },
            {
              "name": "vcvth_n_u64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_n_u64_f16"
            }
          ]
        }
      },
      "Logical": {
        "Negate": {
          "intrinsics": [
            {
              "name": "vnegh_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegh_f16"
            }
          ]
        }
      }
    },
    "fp16_vector_intrinsics_(from_ARMv8.2-A)": {
      "Vector_arithmetic": {
        "Absolute": {
          "intrinsics": [
            {
              "name": "vabs_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabs_f16"
            },
            {
              "name": "vabsq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabsq_f16"
            },
            {
              "name": "vabd_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabd_f16"
            },
            {
              "name": "vabdq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vabdq_f16"
            }
          ]
        },
        "Reciprocal": {
          "intrinsics": [
            {
              "name": "vrecpe_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpe_f16"
            },
            {
              "name": "vrecpeq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpeq_f16"
            },
            {
              "name": "vrsqrte_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrte_f16"
            },
            {
              "name": "vrsqrteq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrteq_f16"
            },
            {
              "name": "vrsqrts_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrts_f16"
            },
            {
              "name": "vrsqrtsq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrsqrtsq_f16"
            },
            {
              "name": "vrecps_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecps_f16"
            },
            {
              "name": "vrecpsq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrecpsq_f16"
            }
          ]
        },
        "Rounding": {
          "intrinsics": [
            {
              "name": "vrnd_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd_f16"
            },
            {
              "name": "vrndq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndq_f16"
            },
            {
              "name": "vrnda_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnda_f16"
            },
            {
              "name": "vrndaq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndaq_f16"
            },
            {
              "name": "vrndi_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndi_f16"
            },
            {
              "name": "vrndiq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndiq_f16"
            },
            {
              "name": "vrndm_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndm_f16"
            },
            {
              "name": "vrndmq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndmq_f16"
            },
            {
              "name": "vrndn_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndn_f16"
            },
            {
              "name": "vrndnq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndnq_f16"
            },
            {
              "name": "vrndp_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndp_f16"
            },
            {
              "name": "vrndpq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndpq_f16"
            },
            {
              "name": "vrndx_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndx_f16"
            },
            {
              "name": "vrndxq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrndxq_f16"
            }
          ]
        },
        "Square_root": {
          "intrinsics": [
            {
              "name": "vsqrt_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqrt_f16"
            },
            {
              "name": "vsqrtq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsqrtq_f16"
            }
          ]
        },
        "Add": {
          "intrinsics": [
            {
              "name": "vadd_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vadd_f16"
            },
            {
              "name": "vaddq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vaddq_f16"
            }
          ]
        },
        "Division": {
          "intrinsics": [
            {
              "name": "vdiv_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdiv_f16"
            },
            {
              "name": "vdivq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdivq_f16"
            }
          ]
        },
        "Maximum": {
          "intrinsics": [
            {
              "name": "vmax_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmax_f16"
            },
            {
              "name": "vmaxq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxq_f16"
            },
            {
              "name": "vmaxnm_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnm_f16"
            },
            {
              "name": "vmaxnmq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnmq_f16"
            },
            {
              "name": "vmaxv_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxv_f16"
            },
            {
              "name": "vmaxvq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxvq_f16"
            },
            {
              "name": "vmaxnmv_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnmv_f16"
            },
            {
              "name": "vmaxnmvq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmaxnmvq_f16"
            }
          ]
        },
        "Minimum": {
          "intrinsics": [
            {
              "name": "vmin_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmin_f16"
            },
            {
              "name": "vminq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminq_f16"
            },
            {
              "name": "vminnm_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnm_f16"
            },
            {
              "name": "vminnmq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnmq_f16"
            },
            {
              "name": "vminv_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminv_f16"
            },
            {
              "name": "vminvq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminvq_f16"
            },
            {
              "name": "vminnmv_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnmv_f16"
            },
            {
              "name": "vminnmvq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vminnmvq_f16"
            }
          ]
        },
        "Multiply": {
          "intrinsics": [
            {
              "name": "vmul_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_f16"
            },
            {
              "name": "vmulq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_f16"
            },
            {
              "name": "vmul_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_lane_f16"
            },
            {
              "name": "vmulq_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_lane_f16"
            },
            {
              "name": "vmul_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_laneq_f16"
            },
            {
              "name": "vmulq_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_laneq_f16"
            },
            {
              "name": "vmul_n_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmul_n_f16"
            },
            {
              "name": "vmulq_n_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulq_n_f16"
            },
            {
              "name": "vmulh_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulh_lane_f16"
            },
            {
              "name": "vmulh_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulh_laneq_f16"
            },
            {
              "name": "vmulx_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulx_f16"
            },
            {
              "name": "vmulxq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxq_f16"
            },
            {
              "name": "vmulx_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulx_lane_f16"
            },
            {
              "name": "vmulxq_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxq_lane_f16"
            },
            {
              "name": "vmulx_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulx_laneq_f16"
            },
            {
              "name": "vmulxq_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxq_laneq_f16"
            },
            {
              "name": "vmulx_n_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulx_n_f16"
            },
            {
              "name": "vmulxq_n_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxq_n_f16"
            },
            {
              "name": "vmulxh_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxh_lane_f16"
            },
            {
              "name": "vmulxh_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmulxh_laneq_f16"
            },
            {
              "name": "vfma_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_f16"
            },
            {
              "name": "vfmaq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_f16"
            },
            {
              "name": "vfms_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_f16"
            },
            {
              "name": "vfmsq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_f16"
            },
            {
              "name": "vfma_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_lane_f16"
            },
            {
              "name": "vfmaq_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_lane_f16"
            },
            {
              "name": "vfma_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_laneq_f16"
            },
            {
              "name": "vfmaq_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_laneq_f16"
            },
            {
              "name": "vfma_n_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfma_n_f16"
            },
            {
              "name": "vfmaq_n_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmaq_n_f16"
            },
            {
              "name": "vfmah_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmah_lane_f16"
            },
            {
              "name": "vfmah_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmah_laneq_f16"
            },
            {
              "name": "vfms_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_lane_f16"
            },
            {
              "name": "vfmsq_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_lane_f16"
            },
            {
              "name": "vfms_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_laneq_f16"
            },
            {
              "name": "vfmsq_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_laneq_f16"
            },
            {
              "name": "vfms_n_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfms_n_f16"
            },
            {
              "name": "vfmsq_n_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsq_n_f16"
            },
            {
              "name": "vfmsh_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsh_lane_f16"
            },
            {
              "name": "vfmsh_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmsh_laneq_f16"
            }
          ]
        },
        "Pairwise_arithmetic": {
          "intrinsics": [
            {
              "name": "vpadd_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpadd_f16"
            },
            {
              "name": "vpaddq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpaddq_f16"
            },
            {
              "name": "vpmax_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmax_f16"
            },
            {
              "name": "vpmaxq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxq_f16"
            },
            {
              "name": "vpmaxnm_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxnm_f16"
            },
            {
              "name": "vpmaxnmq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmaxnmq_f16"
            },
            {
              "name": "vpmin_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpmin_f16"
            },
            {
              "name": "vpminq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminq_f16"
            },
            {
              "name": "vpminnm_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminnm_f16"
            },
            {
              "name": "vpminnmq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vpminnmq_f16"
            }
          ]
        },
        "Subtract": {
          "intrinsics": [
            {
              "name": "vsub_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsub_f16"
            },
            {
              "name": "vsubq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsubq_f16"
            }
          ]
        }
      },
      "Compare": {
        "Bitwise_equal_to_zero": {
          "intrinsics": [
            {
              "name": "vceqz_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqz_f16"
            },
            {
              "name": "vceqzq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqzq_f16"
            }
          ]
        },
        "Greater_than_or_equal_to_zero": {
          "intrinsics": [
            {
              "name": "vcgez_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgez_f16"
            },
            {
              "name": "vcgezq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgezq_f16"
            }
          ]
        },
        "Greater_than_zero": {
          "intrinsics": [
            {
              "name": "vcgtz_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtz_f16"
            },
            {
              "name": "vcgtzq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtzq_f16"
            }
          ]
        },
        "Less_than_or_equal_to_zero": {
          "intrinsics": [
            {
              "name": "vclez_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclez_f16"
            },
            {
              "name": "vclezq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclezq_f16"
            }
          ]
        },
        "Less_than_zero": {
          "intrinsics": [
            {
              "name": "vcltz_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltz_f16"
            },
            {
              "name": "vcltzq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltzq_f16"
            }
          ]
        },
        "Absolute_greater_than_or_equal_to": {
          "intrinsics": [
            {
              "name": "vcage_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcage_f16"
            },
            {
              "name": "vcageq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcageq_f16"
            }
          ]
        },
        "Absolute_greater_than": {
          "intrinsics": [
            {
              "name": "vcagt_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcagt_f16"
            },
            {
              "name": "vcagtq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcagtq_f16"
            }
          ]
        },
        "Absolute_less_than_or_equal_to": {
          "intrinsics": [
            {
              "name": "vcale_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcale_f16"
            },
            {
              "name": "vcaleq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaleq_f16"
            }
          ]
        },
        "Absolute_less_than": {
          "intrinsics": [
            {
              "name": "vcalt_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcalt_f16"
            },
            {
              "name": "vcaltq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaltq_f16"
            }
          ]
        },
        "Equal_to": {
          "intrinsics": [
            {
              "name": "vceq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_f16"
            },
            {
              "name": "vceqq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_f16"
            }
          ]
        },
        "Greater_than_or_equal_to": {
          "intrinsics": [
            {
              "name": "vcge_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcge_f16"
            },
            {
              "name": "vcgeq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgeq_f16"
            }
          ]
        },
        "Greater_than": {
          "intrinsics": [
            {
              "name": "vcgt_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgt_f16"
            },
            {
              "name": "vcgtq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcgtq_f16"
            }
          ]
        },
        "Less_than_or_equal_to": {
          "intrinsics": [
            {
              "name": "vcle_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcle_f16"
            },
            {
              "name": "vcleq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcleq_f16"
            }
          ]
        },
        "Less_than": {
          "intrinsics": [
            {
              "name": "vclt_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vclt_f16"
            },
            {
              "name": "vcltq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcltq_f16"
            }
          ]
        }
      },
      "Data_type_conversion": {
        "Conversions": {
          "intrinsics": [
            {
              "name": "vcvt_f16_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f16_s16"
            },
            {
              "name": "vcvtq_f16_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_f16_s16"
            },
            {
              "name": "vcvt_f16_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f16_u16"
            },
            {
              "name": "vcvtq_f16_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_f16_u16"
            },
            {
              "name": "vcvt_s16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_s16_f16"
            },
            {
              "name": "vcvtq_s16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_s16_f16"
            },
            {
              "name": "vcvt_u16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_u16_f16"
            },
            {
              "name": "vcvtq_u16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_u16_f16"
            },
            {
              "name": "vcvta_s16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvta_s16_f16"
            },
            {
              "name": "vcvtaq_s16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtaq_s16_f16"
            },
            {
              "name": "vcvta_u16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvta_u16_f16"
            },
            {
              "name": "vcvtaq_u16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtaq_u16_f16"
            },
            {
              "name": "vcvtm_s16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtm_s16_f16"
            },
            {
              "name": "vcvtmq_s16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmq_s16_f16"
            },
            {
              "name": "vcvtm_u16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtm_u16_f16"
            },
            {
              "name": "vcvtmq_u16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtmq_u16_f16"
            },
            {
              "name": "vcvtn_s16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtn_s16_f16"
            },
            {
              "name": "vcvtnq_s16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnq_s16_f16"
            },
            {
              "name": "vcvtn_u16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtn_u16_f16"
            },
            {
              "name": "vcvtnq_u16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtnq_u16_f16"
            },
            {
              "name": "vcvtp_s16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtp_s16_f16"
            },
            {
              "name": "vcvtpq_s16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtpq_s16_f16"
            },
            {
              "name": "vcvtp_u16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtp_u16_f16"
            },
            {
              "name": "vcvtpq_u16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtpq_u16_f16"
            },
            {
              "name": "vcvt_n_f16_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_f16_s16"
            },
            {
              "name": "vcvtq_n_f16_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_f16_s16"
            },
            {
              "name": "vcvt_n_f16_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_f16_u16"
            },
            {
              "name": "vcvtq_n_f16_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_f16_u16"
            },
            {
              "name": "vcvt_n_s16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_s16_f16"
            },
            {
              "name": "vcvtq_n_s16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_s16_f16"
            },
            {
              "name": "vcvt_n_u16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_n_u16_f16"
            },
            {
              "name": "vcvtq_n_u16_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_n_u16_f16"
            }
          ]
        }
      },
      "Logical": {
        "Negate": {
          "intrinsics": [
            {
              "name": "vneg_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vneg_f16"
            },
            {
              "name": "vnegq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vnegq_f16"
            }
          ]
        }
      }
    },
    "Additional_intrinsics_added_in_ACLE_3.0_for_data_processing_(Always_available)": {
      "Bit_manipulation": {
        "Bitwise_select": {
          "intrinsics": [
            {
              "name": "vbsl_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbsl_f16"
            },
            {
              "name": "vbslq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbslq_f16"
            }
          ]
        }
      },
      "Vector_manipulation": {
        "Zip_elements": {
          "intrinsics": [
            {
              "name": "vzip_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip_f16"
            },
            {
              "name": "vzipq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzipq_f16"
            },
            {
              "name": "vzip1_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1_f16"
            },
            {
              "name": "vzip1q_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip1q_f16"
            },
            {
              "name": "vzip2_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2_f16"
            },
            {
              "name": "vzip2q_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vzip2q_f16"
            }
          ]
        },
        "Unzip_elements": {
          "intrinsics": [
            {
              "name": "vuzp_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp_f16"
            },
            {
              "name": "vuzpq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzpq_f16"
            },
            {
              "name": "vuzp1_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1_f16"
            },
            {
              "name": "vuzp1q_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp1q_f16"
            },
            {
              "name": "vuzp2_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2_f16"
            },
            {
              "name": "vuzp2q_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vuzp2q_f16"
            }
          ]
        },
        "Transpose_elements": {
          "intrinsics": [
            {
              "name": "vtrn_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn_f16"
            },
            {
              "name": "vtrnq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrnq_f16"
            },
            {
              "name": "vtrn1_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1_f16"
            },
            {
              "name": "vtrn1q_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn1q_f16"
            },
            {
              "name": "vtrn2_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2_f16"
            },
            {
              "name": "vtrn2q_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vtrn2q_f16"
            }
          ]
        },
        "Set_all_lanes_to_the_same_value": {
          "intrinsics": [
            {
              "name": "vdup_n_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_f16"
            },
            {
              "name": "vdupq_n_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_f16"
            },
            {
              "name": "vdup_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_f16"
            },
            {
              "name": "vdupq_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_f16"
            },
            {
              "name": "vdup_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_f16"
            },
            {
              "name": "vdupq_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_f16"
            },
            {
              "name": "vduph_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vduph_lane_f16"
            },
            {
              "name": "vduph_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vduph_laneq_f16"
            }
          ]
        },
        "Extract_vector_from_a_pair_of_vectors": {
          "intrinsics": [
            {
              "name": "vext_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vext_f16"
            },
            {
              "name": "vextq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vextq_f16"
            }
          ]
        },
        "Reverse_elements": {
          "intrinsics": [
            {
              "name": "vrev64_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64_f16"
            },
            {
              "name": "vrev64q_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrev64q_f16"
            }
          ]
        }
      },
      "Move": {
        "Vector_move": {
          "intrinsics": [
            {
              "name": "vmov_n_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmov_n_f16"
            },
            {
              "name": "vmovq_n_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmovq_n_f16"
            }
          ]
        }
      }
    },
    "Dot_Product_intrinsics_added_for_ARMv8.2-a_and_newer._Requires_the_+dotprod_architecture_extension.": {
      "Vector_arithmetic": {
        "Dot_product": {
          "intrinsics": [
            {
              "name": "vdot_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_u32"
            },
            {
              "name": "vdot_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_s32"
            },
            {
              "name": "vdotq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_u32"
            },
            {
              "name": "vdotq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_s32"
            },
            {
              "name": "vdot_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_lane_u32"
            },
            {
              "name": "vdot_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_lane_s32"
            },
            {
              "name": "vdotq_laneq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_laneq_u32"
            },
            {
              "name": "vdotq_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_laneq_s32"
            },
            {
              "name": "vdot_laneq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_laneq_u32"
            },
            {
              "name": "vdot_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_laneq_s32"
            },
            {
              "name": "vdotq_lane_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_lane_u32"
            },
            {
              "name": "vdotq_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_lane_s32"
            }
          ]
        }
      }
    },
    "Armv8.4-a_intrinsics.": {
      "Cryptography": {
        "SHA512": {
          "intrinsics": [
            {
              "name": "vsha512hq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha512hq_u64"
            },
            {
              "name": "vsha512h2q_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha512h2q_u64"
            },
            {
              "name": "vsha512su0q_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha512su0q_u64"
            },
            {
              "name": "vsha512su1q_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsha512su1q_u64"
            }
          ]
        },
        "SM3": {
          "intrinsics": [
            {
              "name": "vsm3ss1q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsm3ss1q_u32"
            },
            {
              "name": "vsm3tt1aq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsm3tt1aq_u32"
            },
            {
              "name": "vsm3tt1bq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsm3tt1bq_u32"
            },
            {
              "name": "vsm3tt2aq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsm3tt2aq_u32"
            },
            {
              "name": "vsm3tt2bq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsm3tt2bq_u32"
            },
            {
              "name": "vsm3partw1q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsm3partw1q_u32"
            },
            {
              "name": "vsm3partw2q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsm3partw2q_u32"
            }
          ]
        },
        "SM4": {
          "intrinsics": [
            {
              "name": "vsm4eq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsm4eq_u32"
            },
            {
              "name": "vsm4ekeyq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsm4ekeyq_u32"
            }
          ]
        }
      },
      "Logical": {
        "Exclusive_OR": {
          "intrinsics": [
            {
              "name": "veor3q_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veor3q_u8"
            },
            {
              "name": "veor3q_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veor3q_u16"
            },
            {
              "name": "veor3q_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veor3q_u32"
            },
            {
              "name": "veor3q_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veor3q_u64"
            },
            {
              "name": "veor3q_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veor3q_s8"
            },
            {
              "name": "veor3q_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veor3q_s16"
            },
            {
              "name": "veor3q_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veor3q_s32"
            },
            {
              "name": "veor3q_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/veor3q_s64"
            }
          ]
        },
        "Rotate_and_exclusive_OR": {
          "intrinsics": [
            {
              "name": "vrax1q_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrax1q_u64"
            }
          ]
        },
        "Exclusive_OR_and_rotate": {
          "intrinsics": [
            {
              "name": "vxarq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vxarq_u64"
            }
          ]
        },
        "Bit_clear_and_exclusive_OR": {
          "intrinsics": [
            {
              "name": "vbcaxq_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbcaxq_u8"
            },
            {
              "name": "vbcaxq_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbcaxq_u16"
            },
            {
              "name": "vbcaxq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbcaxq_u32"
            },
            {
              "name": "vbcaxq_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbcaxq_u64"
            },
            {
              "name": "vbcaxq_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbcaxq_s8"
            },
            {
              "name": "vbcaxq_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbcaxq_s16"
            },
            {
              "name": "vbcaxq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbcaxq_s32"
            },
            {
              "name": "vbcaxq_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbcaxq_s64"
            }
          ]
        }
      }
    },
    "FP16_Armv8.4-a": {
      "Vector_arithmetic": {
        "Multiply": {
          "intrinsics": [
            {
              "name": "vfmlal_low_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlal_low_f16"
            },
            {
              "name": "vfmlsl_low_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlsl_low_f16"
            },
            {
              "name": "vfmlalq_low_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlalq_low_f16"
            },
            {
              "name": "vfmlslq_low_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlslq_low_f16"
            },
            {
              "name": "vfmlal_high_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlal_high_f16"
            },
            {
              "name": "vfmlsl_high_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlsl_high_f16"
            },
            {
              "name": "vfmlalq_high_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlalq_high_f16"
            },
            {
              "name": "vfmlslq_high_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlslq_high_f16"
            },
            {
              "name": "vfmlal_lane_low_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlal_lane_low_f16"
            },
            {
              "name": "vfmlal_laneq_low_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlal_laneq_low_f16"
            },
            {
              "name": "vfmlalq_lane_low_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlalq_lane_low_f16"
            },
            {
              "name": "vfmlalq_laneq_low_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlalq_laneq_low_f16"
            },
            {
              "name": "vfmlsl_lane_low_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlsl_lane_low_f16"
            },
            {
              "name": "vfmlsl_laneq_low_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlsl_laneq_low_f16"
            },
            {
              "name": "vfmlslq_lane_low_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlslq_lane_low_f16"
            },
            {
              "name": "vfmlslq_laneq_low_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlslq_laneq_low_f16"
            },
            {
              "name": "vfmlal_lane_high_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlal_lane_high_f16"
            },
            {
              "name": "vfmlsl_lane_high_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlsl_lane_high_f16"
            },
            {
              "name": "vfmlalq_lane_high_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlalq_lane_high_f16"
            },
            {
              "name": "vfmlslq_lane_high_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlslq_lane_high_f16"
            },
            {
              "name": "vfmlal_laneq_high_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlal_laneq_high_f16"
            },
            {
              "name": "vfmlsl_laneq_high_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlsl_laneq_high_f16"
            },
            {
              "name": "vfmlalq_laneq_high_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlalq_laneq_high_f16"
            },
            {
              "name": "vfmlslq_laneq_high_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vfmlslq_laneq_high_f16"
            }
          ]
        }
      }
    },
    "Complex_operations_from_Armv8.3-a": {
      "Complex_arithmetic": {
        "Complex_addition": {
          "intrinsics": [
            {
              "name": "vcadd_rot90_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcadd_rot90_f16"
            },
            {
              "name": "vcadd_rot90_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcadd_rot90_f32"
            },
            {
              "name": "vcaddq_rot90_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaddq_rot90_f16"
            },
            {
              "name": "vcaddq_rot90_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaddq_rot90_f32"
            },
            {
              "name": "vcaddq_rot90_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaddq_rot90_f64"
            },
            {
              "name": "vcadd_rot270_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcadd_rot270_f16"
            },
            {
              "name": "vcadd_rot270_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcadd_rot270_f32"
            },
            {
              "name": "vcaddq_rot270_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaddq_rot270_f16"
            },
            {
              "name": "vcaddq_rot270_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaddq_rot270_f32"
            },
            {
              "name": "vcaddq_rot270_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcaddq_rot270_f64"
            }
          ]
        },
        "Complex_multiply-accumulate": {
          "intrinsics": [
            {
              "name": "vcmla_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_f16"
            },
            {
              "name": "vcmla_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_f32"
            },
            {
              "name": "vcmlaq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_f16"
            },
            {
              "name": "vcmlaq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_f32"
            },
            {
              "name": "vcmlaq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_f64"
            },
            {
              "name": "vcmla_rot90_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot90_f16"
            },
            {
              "name": "vcmla_rot90_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot90_f32"
            },
            {
              "name": "vcmlaq_rot90_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot90_f16"
            },
            {
              "name": "vcmlaq_rot90_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot90_f32"
            },
            {
              "name": "vcmlaq_rot90_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot90_f64"
            },
            {
              "name": "vcmla_rot180_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot180_f16"
            },
            {
              "name": "vcmla_rot180_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot180_f32"
            },
            {
              "name": "vcmlaq_rot180_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot180_f16"
            },
            {
              "name": "vcmlaq_rot180_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot180_f32"
            },
            {
              "name": "vcmlaq_rot180_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot180_f64"
            },
            {
              "name": "vcmla_rot270_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot270_f16"
            },
            {
              "name": "vcmla_rot270_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot270_f32"
            },
            {
              "name": "vcmlaq_rot270_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot270_f16"
            },
            {
              "name": "vcmlaq_rot270_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot270_f32"
            },
            {
              "name": "vcmlaq_rot270_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot270_f64"
            }
          ]
        },
        "Complex_multiply-accumulate_by_scalar": {
          "intrinsics": [
            {
              "name": "vcmla_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_lane_f16"
            },
            {
              "name": "vcmla_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_lane_f32"
            },
            {
              "name": "vcmla_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_laneq_f16"
            },
            {
              "name": "vcmla_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_laneq_f16"
            },
            {
              "name": "vcmla_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_laneq_f32"
            },
            {
              "name": "vcmlaq_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_lane_f16"
            },
            {
              "name": "vcmlaq_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_lane_f32"
            },
            {
              "name": "vcmlaq_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_laneq_f16"
            },
            {
              "name": "vcmlaq_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_laneq_f32"
            },
            {
              "name": "vcmla_rot90_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot90_lane_f16"
            },
            {
              "name": "vcmla_rot90_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot90_lane_f32"
            },
            {
              "name": "vcmla_rot90_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot90_laneq_f16"
            },
            {
              "name": "vcmla_rot90_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot90_laneq_f16"
            },
            {
              "name": "vcmla_rot90_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot90_laneq_f32"
            },
            {
              "name": "vcmlaq_rot90_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot90_lane_f16"
            },
            {
              "name": "vcmlaq_rot90_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot90_lane_f32"
            },
            {
              "name": "vcmlaq_rot90_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot90_laneq_f16"
            },
            {
              "name": "vcmlaq_rot90_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot90_laneq_f32"
            },
            {
              "name": "vcmla_rot180_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot180_lane_f16"
            },
            {
              "name": "vcmla_rot180_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot180_lane_f32"
            },
            {
              "name": "vcmla_rot180_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot180_laneq_f16"
            },
            {
              "name": "vcmla_rot180_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot180_laneq_f16"
            },
            {
              "name": "vcmla_rot180_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot180_laneq_f32"
            },
            {
              "name": "vcmlaq_rot180_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot180_lane_f16"
            },
            {
              "name": "vcmlaq_rot180_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot180_lane_f32"
            },
            {
              "name": "vcmlaq_rot180_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot180_laneq_f16"
            },
            {
              "name": "vcmlaq_rot180_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot180_laneq_f32"
            },
            {
              "name": "vcmla_rot270_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot270_lane_f16"
            },
            {
              "name": "vcmla_rot270_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot270_lane_f32"
            },
            {
              "name": "vcmla_rot270_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot270_laneq_f16"
            },
            {
              "name": "vcmla_rot270_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot270_laneq_f16"
            },
            {
              "name": "vcmla_rot270_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmla_rot270_laneq_f32"
            },
            {
              "name": "vcmlaq_rot270_lane_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot270_lane_f16"
            },
            {
              "name": "vcmlaq_rot270_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot270_lane_f32"
            },
            {
              "name": "vcmlaq_rot270_laneq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot270_laneq_f16"
            },
            {
              "name": "vcmlaq_rot270_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcmlaq_rot270_laneq_f32"
            }
          ]
        }
      }
    },
    "Floating-point_rounding_intrinsics_from_Armv8.5-A": {
      "Vector_arithmetic": {
        "Rounding": {
          "intrinsics": [
            {
              "name": "vrnd32z_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd32z_f32"
            },
            {
              "name": "vrnd32zq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd32zq_f32"
            },
            {
              "name": "vrnd32z_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd32z_f64"
            },
            {
              "name": "vrnd32zq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd32zq_f64"
            },
            {
              "name": "vrnd64z_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd64z_f32"
            },
            {
              "name": "vrnd64zq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd64zq_f32"
            },
            {
              "name": "vrnd64z_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd64z_f64"
            },
            {
              "name": "vrnd64zq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd64zq_f64"
            },
            {
              "name": "vrnd32x_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd32x_f32"
            },
            {
              "name": "vrnd32xq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd32xq_f32"
            },
            {
              "name": "vrnd32x_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd32x_f64"
            },
            {
              "name": "vrnd32xq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd32xq_f64"
            },
            {
              "name": "vrnd64x_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd64x_f32"
            },
            {
              "name": "vrnd64xq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd64xq_f32"
            },
            {
              "name": "vrnd64x_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd64x_f64"
            },
            {
              "name": "vrnd64xq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vrnd64xq_f64"
            }
          ]
        }
      }
    },
    "Matrix_multiplication_intrinsics_from_Armv8.6-A": {
      "Vector_arithmetic": {
        "Matrix_multiply": {
          "intrinsics": [
            {
              "name": "vmmlaq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmmlaq_s32"
            },
            {
              "name": "vmmlaq_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmmlaq_u32"
            },
            {
              "name": "vusmmlaq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vusmmlaq_s32"
            }
          ]
        },
        "Dot_product": {
          "intrinsics": [
            {
              "name": "vusdot_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vusdot_s32"
            },
            {
              "name": "vusdot_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vusdot_lane_s32"
            },
            {
              "name": "vsudot_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsudot_lane_s32"
            },
            {
              "name": "vusdot_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vusdot_laneq_s32"
            },
            {
              "name": "vsudot_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsudot_laneq_s32"
            },
            {
              "name": "vusdotq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vusdotq_s32"
            },
            {
              "name": "vusdotq_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vusdotq_lane_s32"
            },
            {
              "name": "vsudotq_lane_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsudotq_lane_s32"
            },
            {
              "name": "vusdotq_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vusdotq_laneq_s32"
            },
            {
              "name": "vsudotq_laneq_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsudotq_laneq_s32"
            }
          ]
        }
      }
    },
    "Bfloat16_intrinsics_Requires_the_+bf16_architecture_extension.": {
      "Vector_manipulation": {
        "Create_vector": {
          "intrinsics": [
            {
              "name": "vcreate_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcreate_bf16"
            }
          ]
        },
        "Set_all_lanes_to_the_same_value": {
          "intrinsics": [
            {
              "name": "vdup_n_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_n_bf16"
            },
            {
              "name": "vdupq_n_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_n_bf16"
            },
            {
              "name": "vdup_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_lane_bf16"
            },
            {
              "name": "vdupq_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_lane_bf16"
            },
            {
              "name": "vdup_laneq_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdup_laneq_bf16"
            },
            {
              "name": "vdupq_laneq_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdupq_laneq_bf16"
            },
            {
              "name": "vduph_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vduph_lane_bf16"
            },
            {
              "name": "vduph_laneq_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vduph_laneq_bf16"
            }
          ]
        },
        "Combine_vectors": {
          "intrinsics": [
            {
              "name": "vcombine_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcombine_bf16"
            }
          ]
        },
        "Split_vectors": {
          "intrinsics": [
            {
              "name": "vget_high_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_high_bf16"
            },
            {
              "name": "vget_low_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_low_bf16"
            },
            {
              "name": "vget_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vget_lane_bf16"
            },
            {
              "name": "vgetq_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vgetq_lane_bf16"
            }
          ]
        },
        "Set_vector_lane": {
          "intrinsics": [
            {
              "name": "vset_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vset_lane_bf16"
            },
            {
              "name": "vsetq_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vsetq_lane_bf16"
            }
          ]
        },
        "Copy_vector_lane": {
          "intrinsics": [
            {
              "name": "vcopy_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_lane_bf16"
            },
            {
              "name": "vcopyq_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_lane_bf16"
            },
            {
              "name": "vcopy_laneq_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopy_laneq_bf16"
            },
            {
              "name": "vcopyq_laneq_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcopyq_laneq_bf16"
            }
          ]
        }
      },
      "Load": {
        "Stride": {
          "intrinsics": [
            {
              "name": "vld1_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_bf16"
            },
            {
              "name": "vld1q_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_bf16"
            },
            {
              "name": "vld1_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_lane_bf16"
            },
            {
              "name": "vld1q_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_lane_bf16"
            },
            {
              "name": "vld1_dup_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_dup_bf16"
            },
            {
              "name": "vld1q_dup_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_dup_bf16"
            },
            {
              "name": "vld2_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_bf16"
            },
            {
              "name": "vld2q_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_bf16"
            },
            {
              "name": "vld3_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_bf16"
            },
            {
              "name": "vld3q_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_bf16"
            },
            {
              "name": "vld4_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_bf16"
            },
            {
              "name": "vld4q_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_bf16"
            },
            {
              "name": "vld2_dup_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_dup_bf16"
            },
            {
              "name": "vld2q_dup_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_dup_bf16"
            },
            {
              "name": "vld3_dup_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_dup_bf16"
            },
            {
              "name": "vld3q_dup_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_dup_bf16"
            },
            {
              "name": "vld4_dup_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_dup_bf16"
            },
            {
              "name": "vld4q_dup_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_dup_bf16"
            },
            {
              "name": "vld2_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2_lane_bf16"
            },
            {
              "name": "vld2q_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld2q_lane_bf16"
            },
            {
              "name": "vld3_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3_lane_bf16"
            },
            {
              "name": "vld3q_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld3q_lane_bf16"
            },
            {
              "name": "vld4_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4_lane_bf16"
            },
            {
              "name": "vld4q_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld4q_lane_bf16"
            },
            {
              "name": "vld1_bf16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_bf16_x2"
            },
            {
              "name": "vld1q_bf16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_bf16_x2"
            },
            {
              "name": "vld1_bf16_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_bf16_x3"
            },
            {
              "name": "vld1q_bf16_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_bf16_x3"
            },
            {
              "name": "vld1_bf16_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1_bf16_x4"
            },
            {
              "name": "vld1q_bf16_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vld1q_bf16_x4"
            }
          ]
        }
      },
      "Store": {
        "Stride": {
          "intrinsics": [
            {
              "name": "vst1_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_bf16"
            },
            {
              "name": "vst1q_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_bf16"
            },
            {
              "name": "vst1_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_lane_bf16"
            },
            {
              "name": "vst1q_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_lane_bf16"
            },
            {
              "name": "vst2_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_bf16"
            },
            {
              "name": "vst2q_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_bf16"
            },
            {
              "name": "vst3_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_bf16"
            },
            {
              "name": "vst3q_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_bf16"
            },
            {
              "name": "vst4_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_bf16"
            },
            {
              "name": "vst4q_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_bf16"
            },
            {
              "name": "vst2_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2_lane_bf16"
            },
            {
              "name": "vst2q_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst2q_lane_bf16"
            },
            {
              "name": "vst3_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3_lane_bf16"
            },
            {
              "name": "vst3q_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst3q_lane_bf16"
            },
            {
              "name": "vst4_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4_lane_bf16"
            },
            {
              "name": "vst4q_lane_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst4q_lane_bf16"
            },
            {
              "name": "vst1_bf16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_bf16_x2"
            },
            {
              "name": "vst1q_bf16_x2",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_bf16_x2"
            },
            {
              "name": "vst1_bf16_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_bf16_x3"
            },
            {
              "name": "vst1q_bf16_x3",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_bf16_x3"
            },
            {
              "name": "vst1_bf16_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1_bf16_x4"
            },
            {
              "name": "vst1q_bf16_x4",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vst1q_bf16_x4"
            }
          ]
        }
      },
      "Data_type_conversion": {
        "Reinterpret_casts": {
          "intrinsics": [
            {
              "name": "vreinterpret_bf16_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_s8"
            },
            {
              "name": "vreinterpret_bf16_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_s16"
            },
            {
              "name": "vreinterpret_bf16_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_s32"
            },
            {
              "name": "vreinterpret_bf16_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_f32"
            },
            {
              "name": "vreinterpret_bf16_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_u8"
            },
            {
              "name": "vreinterpret_bf16_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_u16"
            },
            {
              "name": "vreinterpret_bf16_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_u32"
            },
            {
              "name": "vreinterpret_bf16_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_p8"
            },
            {
              "name": "vreinterpret_bf16_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_p16"
            },
            {
              "name": "vreinterpret_bf16_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_mf8"
            },
            {
              "name": "vreinterpret_bf16_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_u64"
            },
            {
              "name": "vreinterpret_bf16_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_s64"
            },
            {
              "name": "vreinterpretq_bf16_s8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_s8"
            },
            {
              "name": "vreinterpretq_bf16_s16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_s16"
            },
            {
              "name": "vreinterpretq_bf16_s32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_s32"
            },
            {
              "name": "vreinterpretq_bf16_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_f32"
            },
            {
              "name": "vreinterpretq_bf16_u8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_u8"
            },
            {
              "name": "vreinterpretq_bf16_u16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_u16"
            },
            {
              "name": "vreinterpretq_bf16_u32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_u32"
            },
            {
              "name": "vreinterpretq_bf16_p8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_p8"
            },
            {
              "name": "vreinterpretq_bf16_p16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_p16"
            },
            {
              "name": "vreinterpretq_bf16_mf8",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_mf8"
            },
            {
              "name": "vreinterpretq_bf16_u64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_u64"
            },
            {
              "name": "vreinterpretq_bf16_s64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_s64"
            },
            {
              "name": "vreinterpret_bf16_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_f64"
            },
            {
              "name": "vreinterpretq_bf16_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_f64"
            },
            {
              "name": "vreinterpret_bf16_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_bf16_p64"
            },
            {
              "name": "vreinterpretq_bf16_p64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_p64"
            },
            {
              "name": "vreinterpretq_bf16_p128",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_bf16_p128"
            },
            {
              "name": "vreinterpret_s8_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s8_bf16"
            },
            {
              "name": "vreinterpret_s16_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s16_bf16"
            },
            {
              "name": "vreinterpret_s32_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s32_bf16"
            },
            {
              "name": "vreinterpret_f32_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f32_bf16"
            },
            {
              "name": "vreinterpret_u8_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u8_bf16"
            },
            {
              "name": "vreinterpret_u16_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u16_bf16"
            },
            {
              "name": "vreinterpret_u32_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u32_bf16"
            },
            {
              "name": "vreinterpret_p8_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p8_bf16"
            },
            {
              "name": "vreinterpret_p16_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p16_bf16"
            },
            {
              "name": "vreinterpret_mf8_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_mf8_bf16"
            },
            {
              "name": "vreinterpret_u64_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_u64_bf16"
            },
            {
              "name": "vreinterpret_s64_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_s64_bf16"
            },
            {
              "name": "vreinterpret_f64_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_f64_bf16"
            },
            {
              "name": "vreinterpret_p64_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpret_p64_bf16"
            },
            {
              "name": "vreinterpretq_s8_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s8_bf16"
            },
            {
              "name": "vreinterpretq_s16_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s16_bf16"
            },
            {
              "name": "vreinterpretq_s32_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s32_bf16"
            },
            {
              "name": "vreinterpretq_f32_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f32_bf16"
            },
            {
              "name": "vreinterpretq_u8_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u8_bf16"
            },
            {
              "name": "vreinterpretq_u16_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u16_bf16"
            },
            {
              "name": "vreinterpretq_u32_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u32_bf16"
            },
            {
              "name": "vreinterpretq_p8_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p8_bf16"
            },
            {
              "name": "vreinterpretq_p16_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p16_bf16"
            },
            {
              "name": "vreinterpretq_mf8_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_mf8_bf16"
            },
            {
              "name": "vreinterpretq_u64_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_u64_bf16"
            },
            {
              "name": "vreinterpretq_s64_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_s64_bf16"
            },
            {
              "name": "vreinterpretq_f64_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_f64_bf16"
            },
            {
              "name": "vreinterpretq_p64_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p64_bf16"
            },
            {
              "name": "vreinterpretq_p128_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vreinterpretq_p128_bf16"
            }
          ]
        },
        "Conversions": {
          "intrinsics": [
            {
              "name": "vcvt_f32_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_f32_bf16"
            },
            {
              "name": "vcvtq_low_f32_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_low_f32_bf16"
            },
            {
              "name": "vcvtq_high_f32_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_high_f32_bf16"
            },
            {
              "name": "vcvt_bf16_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_bf16_f32"
            },
            {
              "name": "vcvtq_low_bf16_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_low_bf16_f32"
            },
            {
              "name": "vcvtq_high_bf16_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_high_bf16_f32"
            },
            {
              "name": "vcvth_bf16_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvth_bf16_f32"
            },
            {
              "name": "vcvtah_f32_bf16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtah_f32_bf16"
            }
          ]
        }
      },
      "Vector_arithmetic": {
        "Dot_product": {
          "intrinsics": [
            {
              "name": "vbfdot_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfdot_f32"
            },
            {
              "name": "vbfdotq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfdotq_f32"
            },
            {
              "name": "vbfdot_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfdot_lane_f32"
            },
            {
              "name": "vbfdotq_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfdotq_laneq_f32"
            },
            {
              "name": "vbfdot_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfdot_laneq_f32"
            },
            {
              "name": "vbfdotq_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfdotq_lane_f32"
            }
          ]
        },
        "Matrix_multiply": {
          "intrinsics": [
            {
              "name": "vbfmmlaq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfmmlaq_f32"
            }
          ]
        },
        "Multiply": {
          "intrinsics": [
            {
              "name": "vbfmlalbq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfmlalbq_f32"
            },
            {
              "name": "vbfmlaltq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfmlaltq_f32"
            }
          ]
        }
      },
      "Scalar_arithmetic": {
        "Vector_multiply-accumulate_by_scalar": {
          "intrinsics": [
            {
              "name": "vbfmlalbq_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfmlalbq_lane_f32"
            },
            {
              "name": "vbfmlalbq_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfmlalbq_laneq_f32"
            },
            {
              "name": "vbfmlaltq_lane_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfmlaltq_lane_f32"
            },
            {
              "name": "vbfmlaltq_laneq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vbfmlaltq_laneq_f32"
            }
          ]
        }
      }
    },
    "Modal_8-bit_floating-point_intrinsics": {
      "Data_type_conversion": {
        "Conversions": {
          "intrinsics": [
            {
              "name": "vcvt1_bf16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt1_bf16_mf8_fpm"
            },
            {
              "name": "vcvt1_low_bf16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt1_low_bf16_mf8_fpm"
            },
            {
              "name": "vcvt2_bf16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt2_bf16_mf8_fpm"
            },
            {
              "name": "vcvt2_low_bf16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt2_low_bf16_mf8_fpm"
            },
            {
              "name": "vcvt1_high_bf16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt1_high_bf16_mf8_fpm"
            },
            {
              "name": "vcvt2_high_bf16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt2_high_bf16_mf8_fpm"
            },
            {
              "name": "vcvt1_f16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt1_f16_mf8_fpm"
            },
            {
              "name": "vcvt1_low_f16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt1_low_f16_mf8_fpm"
            },
            {
              "name": "vcvt2_f16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt2_f16_mf8_fpm"
            },
            {
              "name": "vcvt2_low_f16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt2_low_f16_mf8_fpm"
            },
            {
              "name": "vcvt1_high_f16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt1_high_f16_mf8_fpm"
            },
            {
              "name": "vcvt2_high_f16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt2_high_f16_mf8_fpm"
            },
            {
              "name": "vcvt_mf8_f32_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_mf8_f32_fpm"
            },
            {
              "name": "vcvt_high_mf8_f32_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_high_mf8_f32_fpm"
            },
            {
              "name": "vcvt_mf8_f16_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvt_mf8_f16_fpm"
            },
            {
              "name": "vcvtq_mf8_f16_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vcvtq_mf8_f16_fpm"
            }
          ]
        }
      },
      "Vector_arithmetic": {
        "Exponent": {
          "intrinsics": [
            {
              "name": "vscale_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vscale_f16"
            },
            {
              "name": "vscaleq_f16",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vscaleq_f16"
            },
            {
              "name": "vscale_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vscale_f32"
            },
            {
              "name": "vscaleq_f32",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vscaleq_f32"
            },
            {
              "name": "vscaleq_f64",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vscaleq_f64"
            }
          ]
        },
        "Dot_product": {
          "intrinsics": [
            {
              "name": "vdot_f32_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_f32_mf8_fpm"
            },
            {
              "name": "vdotq_f32_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_f32_mf8_fpm"
            },
            {
              "name": "vdot_lane_f32_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_lane_f32_mf8_fpm"
            },
            {
              "name": "vdot_laneq_f32_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_laneq_f32_mf8_fpm"
            },
            {
              "name": "vdotq_lane_f32_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_lane_f32_mf8_fpm"
            },
            {
              "name": "vdotq_laneq_f32_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_laneq_f32_mf8_fpm"
            },
            {
              "name": "vdot_f16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_f16_mf8_fpm"
            },
            {
              "name": "vdotq_f16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_f16_mf8_fpm"
            },
            {
              "name": "vdot_lane_f16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_lane_f16_mf8_fpm"
            },
            {
              "name": "vdot_laneq_f16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdot_laneq_f16_mf8_fpm"
            },
            {
              "name": "vdotq_lane_f16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_lane_f16_mf8_fpm"
            },
            {
              "name": "vdotq_laneq_f16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vdotq_laneq_f16_mf8_fpm"
            }
          ]
        },
        "Multiply": {
          "intrinsics": [
            {
              "name": "vmlalbq_f16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlalbq_f16_mf8_fpm"
            },
            {
              "name": "vmlaltq_f16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaltq_f16_mf8_fpm"
            },
            {
              "name": "vmlalbq_lane_f16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlalbq_lane_f16_mf8_fpm"
            },
            {
              "name": "vmlalbq_laneq_f16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlalbq_laneq_f16_mf8_fpm"
            },
            {
              "name": "vmlaltq_lane_f16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaltq_lane_f16_mf8_fpm"
            },
            {
              "name": "vmlaltq_laneq_f16_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlaltq_laneq_f16_mf8_fpm"
            },
            {
              "name": "vmlallbbq_f32_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlallbbq_f32_mf8_fpm"
            },
            {
              "name": "vmlallbtq_f32_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlallbtq_f32_mf8_fpm"
            },
            {
              "name": "vmlalltbq_f32_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlalltbq_f32_mf8_fpm"
            },
            {
              "name": "vmlallttq_f32_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlallttq_f32_mf8_fpm"
            },
            {
              "name": "vmlallbbq_lane_f32_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlallbbq_lane_f32_mf8_fpm"
            },
            {
              "name": "vmlallbbq_laneq_f32_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlallbbq_laneq_f32_mf8_fpm"
            },
            {
              "name": "vmlallbtq_lane_f32_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlallbtq_lane_f32_mf8_fpm"
            },
            {
              "name": "vmlallbtq_laneq_f32_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlallbtq_laneq_f32_mf8_fpm"
            },
            {
              "name": "vmlalltbq_lane_f32_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlalltbq_lane_f32_mf8_fpm"
            },
            {
              "name": "vmlalltbq_laneq_f32_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlalltbq_laneq_f32_mf8_fpm"
            },
            {
              "name": "vmlallttq_lane_f32_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlallttq_lane_f32_mf8_fpm"
            },
            {
              "name": "vmlallttq_laneq_f32_mf8_fpm",
              "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vmlallttq_laneq_f32_mf8_fpm"
            }
          ]
        }
      }
    }
  }
}