{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669277583986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669277583987 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 13:43:03 2022 " "Processing started: Thu Nov 24 13:43:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669277583987 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277583987 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277583987 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669277585016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669277585016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-Behave " "Found design unit 1: RF-Behave" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669277605593 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669277605593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_shubham.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mem_shubham.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_Data-ARC " "Found design unit 1: Memory_Data-ARC" {  } { { "Mem_Shubham.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/Mem_Shubham.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669277605596 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_Data " "Found entity 1: Memory_Data" {  } { { "Mem_Shubham.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/Mem_Shubham.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669277605596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iitb_cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file iitb_cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_CPU-Behave " "Found design unit 1: IITB_CPU-Behave" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669277605599 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_CPU " "Found entity 1: IITB_CPU" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669277605599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-built " "Found design unit 1: ALU-built" {  } { { "ALU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/ALU.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669277605602 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669277605602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605602 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_CPU " "Elaborating entity \"IITB_CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669277605635 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "T1 IITB_CPU.vhdl(18) " "VHDL Signal Declaration warning at IITB_CPU.vhdl(18): used implicit default value for signal \"T1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669277605642 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Output2 IITB_CPU.vhdl(29) " "Verilog HDL or VHDL warning at IITB_CPU.vhdl(29): object \"Output2\" assigned a value but never read" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669277605642 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "n_T1 IITB_CPU.vhdl(80) " "Verilog HDL or VHDL warning at IITB_CPU.vhdl(80): object \"n_T1\" assigned a value but never read" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669277605642 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mem_Dout IITB_CPU.vhdl(94) " "VHDL Process Statement warning at IITB_CPU.vhdl(94): signal \"Mem_Dout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605642 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Output1 IITB_CPU.vhdl(98) " "VHDL Process Statement warning at IITB_CPU.vhdl(98): signal \"Output1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605643 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Read_D_1 IITB_CPU.vhdl(114) " "VHDL Process Statement warning at IITB_CPU.vhdl(114): signal \"Read_D_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605643 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Read_D_2 IITB_CPU.vhdl(115) " "VHDL Process Statement warning at IITB_CPU.vhdl(115): signal \"Read_D_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605643 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Output1 IITB_CPU.vhdl(182) " "VHDL Process Statement warning at IITB_CPU.vhdl(182): signal \"Output1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605643 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Out1Bit_1 IITB_CPU.vhdl(183) " "VHDL Process Statement warning at IITB_CPU.vhdl(183): signal \"Out1Bit_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605643 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Out1Bit_2 IITB_CPU.vhdl(196) " "VHDL Process Statement warning at IITB_CPU.vhdl(196): signal \"Out1Bit_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605643 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Output1 IITB_CPU.vhdl(233) " "VHDL Process Statement warning at IITB_CPU.vhdl(233): signal \"Output1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605643 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Output1 IITB_CPU.vhdl(246) " "VHDL Process Statement warning at IITB_CPU.vhdl(246): signal \"Output1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605643 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Out1Bit_1 IITB_CPU.vhdl(247) " "VHDL Process Statement warning at IITB_CPU.vhdl(247): signal \"Out1Bit_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605643 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Out1Bit_1 IITB_CPU.vhdl(275) " "VHDL Process Statement warning at IITB_CPU.vhdl(275): signal \"Out1Bit_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605643 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Output1 IITB_CPU.vhdl(287) " "VHDL Process Statement warning at IITB_CPU.vhdl(287): signal \"Output1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605643 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Output1 IITB_CPU.vhdl(306) " "VHDL Process Statement warning at IITB_CPU.vhdl(306): signal \"Output1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605643 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Output1 IITB_CPU.vhdl(341) " "VHDL Process Statement warning at IITB_CPU.vhdl(341): signal \"Output1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605643 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Output1 IITB_CPU.vhdl(367) " "VHDL Process Statement warning at IITB_CPU.vhdl(367): signal \"Output1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 367 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605643 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mem_Dout IITB_CPU.vhdl(383) " "VHDL Process Statement warning at IITB_CPU.vhdl(383): signal \"Mem_Dout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605643 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Mem_Dout IITB_CPU.vhdl(410) " "VHDL Process Statement warning at IITB_CPU.vhdl(410): signal \"Mem_Dout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Output1 IITB_CPU.vhdl(415) " "VHDL Process Statement warning at IITB_CPU.vhdl(415): signal \"Output1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 415 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Read_D_1 IITB_CPU.vhdl(425) " "VHDL Process Statement warning at IITB_CPU.vhdl(425): signal \"Read_D_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Read_D_1 IITB_CPU.vhdl(443) " "VHDL Process Statement warning at IITB_CPU.vhdl(443): signal \"Read_D_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 443 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Output1 IITB_CPU.vhdl(449) " "VHDL Process Statement warning at IITB_CPU.vhdl(449): signal \"Output1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 449 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_W IITB_CPU.vhdl(78) " "VHDL Process Statement warning at IITB_CPU.vhdl(78): inferring latch(es) for signal or variable \"Mem_W\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Address IITB_CPU.vhdl(78) " "VHDL Process Statement warning at IITB_CPU.vhdl(78): inferring latch(es) for signal or variable \"Address\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_Din IITB_CPU.vhdl(78) " "VHDL Process Statement warning at IITB_CPU.vhdl(78): inferring latch(es) for signal or variable \"Mem_Din\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IR IITB_CPU.vhdl(78) " "VHDL Process Statement warning at IITB_CPU.vhdl(78): inferring latch(es) for signal or variable \"IR\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Opr1 IITB_CPU.vhdl(78) " "VHDL Process Statement warning at IITB_CPU.vhdl(78): inferring latch(es) for signal or variable \"Opr1\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "A1 IITB_CPU.vhdl(78) " "VHDL Process Statement warning at IITB_CPU.vhdl(78): inferring latch(es) for signal or variable \"A1\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B1 IITB_CPU.vhdl(78) " "VHDL Process Statement warning at IITB_CPU.vhdl(78): inferring latch(es) for signal or variable \"B1\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "n_PC IITB_CPU.vhdl(78) " "VHDL Process Statement warning at IITB_CPU.vhdl(78): inferring latch(es) for signal or variable \"n_PC\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "n_state IITB_CPU.vhdl(78) " "VHDL Process Statement warning at IITB_CPU.vhdl(78): inferring latch(es) for signal or variable \"n_state\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_W IITB_CPU.vhdl(78) " "VHDL Process Statement warning at IITB_CPU.vhdl(78): inferring latch(es) for signal or variable \"RF_W\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Read_S_1 IITB_CPU.vhdl(78) " "VHDL Process Statement warning at IITB_CPU.vhdl(78): inferring latch(es) for signal or variable \"Read_S_1\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Read_S_2 IITB_CPU.vhdl(78) " "VHDL Process Statement warning at IITB_CPU.vhdl(78): inferring latch(es) for signal or variable \"Read_S_2\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Write_S IITB_CPU.vhdl(78) " "VHDL Process Statement warning at IITB_CPU.vhdl(78): inferring latch(es) for signal or variable \"Write_S\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Write_D IITB_CPU.vhdl(78) " "VHDL Process Statement warning at IITB_CPU.vhdl(78): inferring latch(es) for signal or variable \"Write_D\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C IITB_CPU.vhdl(78) " "VHDL Process Statement warning at IITB_CPU.vhdl(78): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Opr2 IITB_CPU.vhdl(78) " "VHDL Process Statement warning at IITB_CPU.vhdl(78): inferring latch(es) for signal or variable \"Opr2\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "B2 IITB_CPU.vhdl(78) " "VHDL Process Statement warning at IITB_CPU.vhdl(78): inferring latch(es) for signal or variable \"B2\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z IITB_CPU.vhdl(78) " "VHDL Process Statement warning at IITB_CPU.vhdl(78): inferring latch(es) for signal or variable \"Z\", which holds its previous value in one or more paths through the process" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "A2 IITB_CPU.vhdl(29) " "Using initial value X (don't care) for net \"A2\" at IITB_CPU.vhdl(29)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z IITB_CPU.vhdl(78) " "Inferred latch for \"Z\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[0\] IITB_CPU.vhdl(78) " "Inferred latch for \"B2\[0\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605644 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[1\] IITB_CPU.vhdl(78) " "Inferred latch for \"B2\[1\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[2\] IITB_CPU.vhdl(78) " "Inferred latch for \"B2\[2\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[3\] IITB_CPU.vhdl(78) " "Inferred latch for \"B2\[3\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[4\] IITB_CPU.vhdl(78) " "Inferred latch for \"B2\[4\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[5\] IITB_CPU.vhdl(78) " "Inferred latch for \"B2\[5\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[6\] IITB_CPU.vhdl(78) " "Inferred latch for \"B2\[6\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[7\] IITB_CPU.vhdl(78) " "Inferred latch for \"B2\[7\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[8\] IITB_CPU.vhdl(78) " "Inferred latch for \"B2\[8\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[9\] IITB_CPU.vhdl(78) " "Inferred latch for \"B2\[9\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[10\] IITB_CPU.vhdl(78) " "Inferred latch for \"B2\[10\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[11\] IITB_CPU.vhdl(78) " "Inferred latch for \"B2\[11\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[12\] IITB_CPU.vhdl(78) " "Inferred latch for \"B2\[12\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[13\] IITB_CPU.vhdl(78) " "Inferred latch for \"B2\[13\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[14\] IITB_CPU.vhdl(78) " "Inferred latch for \"B2\[14\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B2\[15\] IITB_CPU.vhdl(78) " "Inferred latch for \"B2\[15\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Opr2\[0\] IITB_CPU.vhdl(78) " "Inferred latch for \"Opr2\[0\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Opr2\[1\] IITB_CPU.vhdl(78) " "Inferred latch for \"Opr2\[1\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C IITB_CPU.vhdl(78) " "Inferred latch for \"C\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_D\[0\] IITB_CPU.vhdl(78) " "Inferred latch for \"Write_D\[0\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_D\[1\] IITB_CPU.vhdl(78) " "Inferred latch for \"Write_D\[1\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_D\[2\] IITB_CPU.vhdl(78) " "Inferred latch for \"Write_D\[2\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_D\[3\] IITB_CPU.vhdl(78) " "Inferred latch for \"Write_D\[3\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605645 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_D\[4\] IITB_CPU.vhdl(78) " "Inferred latch for \"Write_D\[4\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_D\[5\] IITB_CPU.vhdl(78) " "Inferred latch for \"Write_D\[5\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_D\[6\] IITB_CPU.vhdl(78) " "Inferred latch for \"Write_D\[6\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_D\[7\] IITB_CPU.vhdl(78) " "Inferred latch for \"Write_D\[7\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_D\[8\] IITB_CPU.vhdl(78) " "Inferred latch for \"Write_D\[8\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_D\[9\] IITB_CPU.vhdl(78) " "Inferred latch for \"Write_D\[9\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_D\[10\] IITB_CPU.vhdl(78) " "Inferred latch for \"Write_D\[10\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_D\[11\] IITB_CPU.vhdl(78) " "Inferred latch for \"Write_D\[11\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_D\[12\] IITB_CPU.vhdl(78) " "Inferred latch for \"Write_D\[12\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_D\[13\] IITB_CPU.vhdl(78) " "Inferred latch for \"Write_D\[13\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_D\[14\] IITB_CPU.vhdl(78) " "Inferred latch for \"Write_D\[14\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_D\[15\] IITB_CPU.vhdl(78) " "Inferred latch for \"Write_D\[15\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_S\[0\] IITB_CPU.vhdl(78) " "Inferred latch for \"Write_S\[0\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_S\[1\] IITB_CPU.vhdl(78) " "Inferred latch for \"Write_S\[1\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Write_S\[2\] IITB_CPU.vhdl(78) " "Inferred latch for \"Write_S\[2\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_S_2\[0\] IITB_CPU.vhdl(78) " "Inferred latch for \"Read_S_2\[0\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_S_2\[1\] IITB_CPU.vhdl(78) " "Inferred latch for \"Read_S_2\[1\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_S_2\[2\] IITB_CPU.vhdl(78) " "Inferred latch for \"Read_S_2\[2\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_S_1\[0\] IITB_CPU.vhdl(78) " "Inferred latch for \"Read_S_1\[0\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_S_1\[1\] IITB_CPU.vhdl(78) " "Inferred latch for \"Read_S_1\[1\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Read_S_1\[2\] IITB_CPU.vhdl(78) " "Inferred latch for \"Read_S_1\[2\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_W IITB_CPU.vhdl(78) " "Inferred latch for \"RF_W\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S25 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S25\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S24 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S24\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S23 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S23\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S22 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S22\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S21 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S21\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S20 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S20\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S19 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S19\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S18 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S18\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S17 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S17\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S16 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S16\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605646 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S15 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S15\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S14 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S14\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S13 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S13\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S12 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S12\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S11 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S11\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S10 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S10\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S9 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S9\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S8 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S8\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S7 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S7\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S6 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S6\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S5 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S5\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S4 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S4\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S3 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S3\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S2 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S2\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S1 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S1\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state.S0 IITB_CPU.vhdl(78) " "Inferred latch for \"n_state.S0\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_PC\[0\] IITB_CPU.vhdl(78) " "Inferred latch for \"n_PC\[0\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_PC\[1\] IITB_CPU.vhdl(78) " "Inferred latch for \"n_PC\[1\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_PC\[2\] IITB_CPU.vhdl(78) " "Inferred latch for \"n_PC\[2\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_PC\[3\] IITB_CPU.vhdl(78) " "Inferred latch for \"n_PC\[3\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_PC\[4\] IITB_CPU.vhdl(78) " "Inferred latch for \"n_PC\[4\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_PC\[5\] IITB_CPU.vhdl(78) " "Inferred latch for \"n_PC\[5\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_PC\[6\] IITB_CPU.vhdl(78) " "Inferred latch for \"n_PC\[6\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_PC\[7\] IITB_CPU.vhdl(78) " "Inferred latch for \"n_PC\[7\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_PC\[8\] IITB_CPU.vhdl(78) " "Inferred latch for \"n_PC\[8\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_PC\[9\] IITB_CPU.vhdl(78) " "Inferred latch for \"n_PC\[9\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_PC\[10\] IITB_CPU.vhdl(78) " "Inferred latch for \"n_PC\[10\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_PC\[11\] IITB_CPU.vhdl(78) " "Inferred latch for \"n_PC\[11\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_PC\[12\] IITB_CPU.vhdl(78) " "Inferred latch for \"n_PC\[12\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_PC\[13\] IITB_CPU.vhdl(78) " "Inferred latch for \"n_PC\[13\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_PC\[14\] IITB_CPU.vhdl(78) " "Inferred latch for \"n_PC\[14\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_PC\[15\] IITB_CPU.vhdl(78) " "Inferred latch for \"n_PC\[15\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[0\] IITB_CPU.vhdl(78) " "Inferred latch for \"B1\[0\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[1\] IITB_CPU.vhdl(78) " "Inferred latch for \"B1\[1\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605647 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[2\] IITB_CPU.vhdl(78) " "Inferred latch for \"B1\[2\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[3\] IITB_CPU.vhdl(78) " "Inferred latch for \"B1\[3\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[4\] IITB_CPU.vhdl(78) " "Inferred latch for \"B1\[4\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[5\] IITB_CPU.vhdl(78) " "Inferred latch for \"B1\[5\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[6\] IITB_CPU.vhdl(78) " "Inferred latch for \"B1\[6\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[7\] IITB_CPU.vhdl(78) " "Inferred latch for \"B1\[7\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[8\] IITB_CPU.vhdl(78) " "Inferred latch for \"B1\[8\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[9\] IITB_CPU.vhdl(78) " "Inferred latch for \"B1\[9\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[10\] IITB_CPU.vhdl(78) " "Inferred latch for \"B1\[10\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[11\] IITB_CPU.vhdl(78) " "Inferred latch for \"B1\[11\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[12\] IITB_CPU.vhdl(78) " "Inferred latch for \"B1\[12\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[13\] IITB_CPU.vhdl(78) " "Inferred latch for \"B1\[13\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[14\] IITB_CPU.vhdl(78) " "Inferred latch for \"B1\[14\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "B1\[15\] IITB_CPU.vhdl(78) " "Inferred latch for \"B1\[15\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[0\] IITB_CPU.vhdl(78) " "Inferred latch for \"A1\[0\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[1\] IITB_CPU.vhdl(78) " "Inferred latch for \"A1\[1\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[2\] IITB_CPU.vhdl(78) " "Inferred latch for \"A1\[2\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[3\] IITB_CPU.vhdl(78) " "Inferred latch for \"A1\[3\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[4\] IITB_CPU.vhdl(78) " "Inferred latch for \"A1\[4\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[5\] IITB_CPU.vhdl(78) " "Inferred latch for \"A1\[5\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[6\] IITB_CPU.vhdl(78) " "Inferred latch for \"A1\[6\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[7\] IITB_CPU.vhdl(78) " "Inferred latch for \"A1\[7\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[8\] IITB_CPU.vhdl(78) " "Inferred latch for \"A1\[8\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[9\] IITB_CPU.vhdl(78) " "Inferred latch for \"A1\[9\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[10\] IITB_CPU.vhdl(78) " "Inferred latch for \"A1\[10\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[11\] IITB_CPU.vhdl(78) " "Inferred latch for \"A1\[11\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[12\] IITB_CPU.vhdl(78) " "Inferred latch for \"A1\[12\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[13\] IITB_CPU.vhdl(78) " "Inferred latch for \"A1\[13\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[14\] IITB_CPU.vhdl(78) " "Inferred latch for \"A1\[14\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A1\[15\] IITB_CPU.vhdl(78) " "Inferred latch for \"A1\[15\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Opr1\[0\] IITB_CPU.vhdl(78) " "Inferred latch for \"Opr1\[0\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Opr1\[1\] IITB_CPU.vhdl(78) " "Inferred latch for \"Opr1\[1\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[0\] IITB_CPU.vhdl(78) " "Inferred latch for \"IR\[0\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605648 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[1\] IITB_CPU.vhdl(78) " "Inferred latch for \"IR\[1\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[2\] IITB_CPU.vhdl(78) " "Inferred latch for \"IR\[2\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[3\] IITB_CPU.vhdl(78) " "Inferred latch for \"IR\[3\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[4\] IITB_CPU.vhdl(78) " "Inferred latch for \"IR\[4\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[5\] IITB_CPU.vhdl(78) " "Inferred latch for \"IR\[5\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[6\] IITB_CPU.vhdl(78) " "Inferred latch for \"IR\[6\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[7\] IITB_CPU.vhdl(78) " "Inferred latch for \"IR\[7\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[8\] IITB_CPU.vhdl(78) " "Inferred latch for \"IR\[8\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[9\] IITB_CPU.vhdl(78) " "Inferred latch for \"IR\[9\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[10\] IITB_CPU.vhdl(78) " "Inferred latch for \"IR\[10\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[11\] IITB_CPU.vhdl(78) " "Inferred latch for \"IR\[11\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[12\] IITB_CPU.vhdl(78) " "Inferred latch for \"IR\[12\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[13\] IITB_CPU.vhdl(78) " "Inferred latch for \"IR\[13\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[14\] IITB_CPU.vhdl(78) " "Inferred latch for \"IR\[14\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR\[15\] IITB_CPU.vhdl(78) " "Inferred latch for \"IR\[15\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_Din\[0\] IITB_CPU.vhdl(78) " "Inferred latch for \"Mem_Din\[0\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_Din\[1\] IITB_CPU.vhdl(78) " "Inferred latch for \"Mem_Din\[1\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_Din\[2\] IITB_CPU.vhdl(78) " "Inferred latch for \"Mem_Din\[2\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_Din\[3\] IITB_CPU.vhdl(78) " "Inferred latch for \"Mem_Din\[3\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_Din\[4\] IITB_CPU.vhdl(78) " "Inferred latch for \"Mem_Din\[4\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_Din\[5\] IITB_CPU.vhdl(78) " "Inferred latch for \"Mem_Din\[5\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_Din\[6\] IITB_CPU.vhdl(78) " "Inferred latch for \"Mem_Din\[6\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_Din\[7\] IITB_CPU.vhdl(78) " "Inferred latch for \"Mem_Din\[7\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_Din\[8\] IITB_CPU.vhdl(78) " "Inferred latch for \"Mem_Din\[8\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_Din\[9\] IITB_CPU.vhdl(78) " "Inferred latch for \"Mem_Din\[9\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_Din\[10\] IITB_CPU.vhdl(78) " "Inferred latch for \"Mem_Din\[10\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_Din\[11\] IITB_CPU.vhdl(78) " "Inferred latch for \"Mem_Din\[11\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_Din\[12\] IITB_CPU.vhdl(78) " "Inferred latch for \"Mem_Din\[12\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_Din\[13\] IITB_CPU.vhdl(78) " "Inferred latch for \"Mem_Din\[13\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_Din\[14\] IITB_CPU.vhdl(78) " "Inferred latch for \"Mem_Din\[14\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_Din\[15\] IITB_CPU.vhdl(78) " "Inferred latch for \"Mem_Din\[15\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[0\] IITB_CPU.vhdl(78) " "Inferred latch for \"Address\[0\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[1\] IITB_CPU.vhdl(78) " "Inferred latch for \"Address\[1\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605649 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[2\] IITB_CPU.vhdl(78) " "Inferred latch for \"Address\[2\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605650 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[3\] IITB_CPU.vhdl(78) " "Inferred latch for \"Address\[3\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605650 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[4\] IITB_CPU.vhdl(78) " "Inferred latch for \"Address\[4\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605650 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[5\] IITB_CPU.vhdl(78) " "Inferred latch for \"Address\[5\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605650 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[6\] IITB_CPU.vhdl(78) " "Inferred latch for \"Address\[6\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605650 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[7\] IITB_CPU.vhdl(78) " "Inferred latch for \"Address\[7\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605650 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[8\] IITB_CPU.vhdl(78) " "Inferred latch for \"Address\[8\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605650 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[9\] IITB_CPU.vhdl(78) " "Inferred latch for \"Address\[9\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605650 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[10\] IITB_CPU.vhdl(78) " "Inferred latch for \"Address\[10\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605650 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[11\] IITB_CPU.vhdl(78) " "Inferred latch for \"Address\[11\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605650 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[12\] IITB_CPU.vhdl(78) " "Inferred latch for \"Address\[12\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605650 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[13\] IITB_CPU.vhdl(78) " "Inferred latch for \"Address\[13\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605650 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[14\] IITB_CPU.vhdl(78) " "Inferred latch for \"Address\[14\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605650 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Address\[15\] IITB_CPU.vhdl(78) " "Inferred latch for \"Address\[15\]\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605650 "|IITB_CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_W IITB_CPU.vhdl(78) " "Inferred latch for \"Mem_W\" at IITB_CPU.vhdl(78)" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605650 "|IITB_CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:RF1 " "Elaborating entity \"RF\" for hierarchy \"RF:RF1\"" {  } { { "IITB_CPU.vhdl" "RF1" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669277605651 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R0 RF.vhdl(46) " "VHDL Process Statement warning at RF.vhdl(46): inferring latch(es) for signal or variable \"R0\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605654 "|IITB_CPU|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R1 RF.vhdl(46) " "VHDL Process Statement warning at RF.vhdl(46): inferring latch(es) for signal or variable \"R1\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605654 "|IITB_CPU|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R2 RF.vhdl(46) " "VHDL Process Statement warning at RF.vhdl(46): inferring latch(es) for signal or variable \"R2\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605654 "|IITB_CPU|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R3 RF.vhdl(46) " "VHDL Process Statement warning at RF.vhdl(46): inferring latch(es) for signal or variable \"R3\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605654 "|IITB_CPU|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R4 RF.vhdl(46) " "VHDL Process Statement warning at RF.vhdl(46): inferring latch(es) for signal or variable \"R4\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605654 "|IITB_CPU|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R5 RF.vhdl(46) " "VHDL Process Statement warning at RF.vhdl(46): inferring latch(es) for signal or variable \"R5\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605654 "|IITB_CPU|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R6 RF.vhdl(46) " "VHDL Process Statement warning at RF.vhdl(46): inferring latch(es) for signal or variable \"R6\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605654 "|IITB_CPU|RF:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R7 RF.vhdl(46) " "VHDL Process Statement warning at RF.vhdl(46): inferring latch(es) for signal or variable \"R7\", which holds its previous value in one or more paths through the process" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669277605654 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[0\] RF.vhdl(46) " "Inferred latch for \"R7\[0\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605654 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[1\] RF.vhdl(46) " "Inferred latch for \"R7\[1\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605654 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[2\] RF.vhdl(46) " "Inferred latch for \"R7\[2\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605654 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[3\] RF.vhdl(46) " "Inferred latch for \"R7\[3\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[4\] RF.vhdl(46) " "Inferred latch for \"R7\[4\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[5\] RF.vhdl(46) " "Inferred latch for \"R7\[5\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[6\] RF.vhdl(46) " "Inferred latch for \"R7\[6\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[7\] RF.vhdl(46) " "Inferred latch for \"R7\[7\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[8\] RF.vhdl(46) " "Inferred latch for \"R7\[8\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[9\] RF.vhdl(46) " "Inferred latch for \"R7\[9\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[10\] RF.vhdl(46) " "Inferred latch for \"R7\[10\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[11\] RF.vhdl(46) " "Inferred latch for \"R7\[11\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[12\] RF.vhdl(46) " "Inferred latch for \"R7\[12\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[13\] RF.vhdl(46) " "Inferred latch for \"R7\[13\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[14\] RF.vhdl(46) " "Inferred latch for \"R7\[14\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R7\[15\] RF.vhdl(46) " "Inferred latch for \"R7\[15\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[0\] RF.vhdl(46) " "Inferred latch for \"R6\[0\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[1\] RF.vhdl(46) " "Inferred latch for \"R6\[1\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[2\] RF.vhdl(46) " "Inferred latch for \"R6\[2\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[3\] RF.vhdl(46) " "Inferred latch for \"R6\[3\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[4\] RF.vhdl(46) " "Inferred latch for \"R6\[4\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[5\] RF.vhdl(46) " "Inferred latch for \"R6\[5\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[6\] RF.vhdl(46) " "Inferred latch for \"R6\[6\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[7\] RF.vhdl(46) " "Inferred latch for \"R6\[7\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[8\] RF.vhdl(46) " "Inferred latch for \"R6\[8\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[9\] RF.vhdl(46) " "Inferred latch for \"R6\[9\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[10\] RF.vhdl(46) " "Inferred latch for \"R6\[10\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[11\] RF.vhdl(46) " "Inferred latch for \"R6\[11\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[12\] RF.vhdl(46) " "Inferred latch for \"R6\[12\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[13\] RF.vhdl(46) " "Inferred latch for \"R6\[13\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[14\] RF.vhdl(46) " "Inferred latch for \"R6\[14\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R6\[15\] RF.vhdl(46) " "Inferred latch for \"R6\[15\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[0\] RF.vhdl(46) " "Inferred latch for \"R5\[0\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[1\] RF.vhdl(46) " "Inferred latch for \"R5\[1\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[2\] RF.vhdl(46) " "Inferred latch for \"R5\[2\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[3\] RF.vhdl(46) " "Inferred latch for \"R5\[3\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[4\] RF.vhdl(46) " "Inferred latch for \"R5\[4\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[5\] RF.vhdl(46) " "Inferred latch for \"R5\[5\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[6\] RF.vhdl(46) " "Inferred latch for \"R5\[6\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605655 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[7\] RF.vhdl(46) " "Inferred latch for \"R5\[7\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[8\] RF.vhdl(46) " "Inferred latch for \"R5\[8\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[9\] RF.vhdl(46) " "Inferred latch for \"R5\[9\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[10\] RF.vhdl(46) " "Inferred latch for \"R5\[10\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[11\] RF.vhdl(46) " "Inferred latch for \"R5\[11\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[12\] RF.vhdl(46) " "Inferred latch for \"R5\[12\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[13\] RF.vhdl(46) " "Inferred latch for \"R5\[13\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[14\] RF.vhdl(46) " "Inferred latch for \"R5\[14\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R5\[15\] RF.vhdl(46) " "Inferred latch for \"R5\[15\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[0\] RF.vhdl(46) " "Inferred latch for \"R4\[0\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[1\] RF.vhdl(46) " "Inferred latch for \"R4\[1\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[2\] RF.vhdl(46) " "Inferred latch for \"R4\[2\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[3\] RF.vhdl(46) " "Inferred latch for \"R4\[3\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[4\] RF.vhdl(46) " "Inferred latch for \"R4\[4\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[5\] RF.vhdl(46) " "Inferred latch for \"R4\[5\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[6\] RF.vhdl(46) " "Inferred latch for \"R4\[6\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[7\] RF.vhdl(46) " "Inferred latch for \"R4\[7\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[8\] RF.vhdl(46) " "Inferred latch for \"R4\[8\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[9\] RF.vhdl(46) " "Inferred latch for \"R4\[9\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[10\] RF.vhdl(46) " "Inferred latch for \"R4\[10\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[11\] RF.vhdl(46) " "Inferred latch for \"R4\[11\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[12\] RF.vhdl(46) " "Inferred latch for \"R4\[12\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[13\] RF.vhdl(46) " "Inferred latch for \"R4\[13\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[14\] RF.vhdl(46) " "Inferred latch for \"R4\[14\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R4\[15\] RF.vhdl(46) " "Inferred latch for \"R4\[15\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[0\] RF.vhdl(46) " "Inferred latch for \"R3\[0\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[1\] RF.vhdl(46) " "Inferred latch for \"R3\[1\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[2\] RF.vhdl(46) " "Inferred latch for \"R3\[2\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[3\] RF.vhdl(46) " "Inferred latch for \"R3\[3\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[4\] RF.vhdl(46) " "Inferred latch for \"R3\[4\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[5\] RF.vhdl(46) " "Inferred latch for \"R3\[5\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[6\] RF.vhdl(46) " "Inferred latch for \"R3\[6\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605656 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[7\] RF.vhdl(46) " "Inferred latch for \"R3\[7\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[8\] RF.vhdl(46) " "Inferred latch for \"R3\[8\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[9\] RF.vhdl(46) " "Inferred latch for \"R3\[9\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[10\] RF.vhdl(46) " "Inferred latch for \"R3\[10\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[11\] RF.vhdl(46) " "Inferred latch for \"R3\[11\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[12\] RF.vhdl(46) " "Inferred latch for \"R3\[12\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[13\] RF.vhdl(46) " "Inferred latch for \"R3\[13\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[14\] RF.vhdl(46) " "Inferred latch for \"R3\[14\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R3\[15\] RF.vhdl(46) " "Inferred latch for \"R3\[15\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[0\] RF.vhdl(46) " "Inferred latch for \"R2\[0\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[1\] RF.vhdl(46) " "Inferred latch for \"R2\[1\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[2\] RF.vhdl(46) " "Inferred latch for \"R2\[2\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[3\] RF.vhdl(46) " "Inferred latch for \"R2\[3\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[4\] RF.vhdl(46) " "Inferred latch for \"R2\[4\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[5\] RF.vhdl(46) " "Inferred latch for \"R2\[5\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[6\] RF.vhdl(46) " "Inferred latch for \"R2\[6\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[7\] RF.vhdl(46) " "Inferred latch for \"R2\[7\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[8\] RF.vhdl(46) " "Inferred latch for \"R2\[8\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[9\] RF.vhdl(46) " "Inferred latch for \"R2\[9\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[10\] RF.vhdl(46) " "Inferred latch for \"R2\[10\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[11\] RF.vhdl(46) " "Inferred latch for \"R2\[11\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[12\] RF.vhdl(46) " "Inferred latch for \"R2\[12\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[13\] RF.vhdl(46) " "Inferred latch for \"R2\[13\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[14\] RF.vhdl(46) " "Inferred latch for \"R2\[14\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R2\[15\] RF.vhdl(46) " "Inferred latch for \"R2\[15\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[0\] RF.vhdl(46) " "Inferred latch for \"R1\[0\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[1\] RF.vhdl(46) " "Inferred latch for \"R1\[1\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[2\] RF.vhdl(46) " "Inferred latch for \"R1\[2\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[3\] RF.vhdl(46) " "Inferred latch for \"R1\[3\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[4\] RF.vhdl(46) " "Inferred latch for \"R1\[4\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[5\] RF.vhdl(46) " "Inferred latch for \"R1\[5\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605657 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[6\] RF.vhdl(46) " "Inferred latch for \"R1\[6\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605658 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[7\] RF.vhdl(46) " "Inferred latch for \"R1\[7\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605658 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[8\] RF.vhdl(46) " "Inferred latch for \"R1\[8\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605658 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[9\] RF.vhdl(46) " "Inferred latch for \"R1\[9\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[10\] RF.vhdl(46) " "Inferred latch for \"R1\[10\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[11\] RF.vhdl(46) " "Inferred latch for \"R1\[11\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[12\] RF.vhdl(46) " "Inferred latch for \"R1\[12\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[13\] RF.vhdl(46) " "Inferred latch for \"R1\[13\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[14\] RF.vhdl(46) " "Inferred latch for \"R1\[14\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1\[15\] RF.vhdl(46) " "Inferred latch for \"R1\[15\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[0\] RF.vhdl(46) " "Inferred latch for \"R0\[0\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[1\] RF.vhdl(46) " "Inferred latch for \"R0\[1\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[2\] RF.vhdl(46) " "Inferred latch for \"R0\[2\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[3\] RF.vhdl(46) " "Inferred latch for \"R0\[3\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[4\] RF.vhdl(46) " "Inferred latch for \"R0\[4\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[5\] RF.vhdl(46) " "Inferred latch for \"R0\[5\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[6\] RF.vhdl(46) " "Inferred latch for \"R0\[6\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[7\] RF.vhdl(46) " "Inferred latch for \"R0\[7\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[8\] RF.vhdl(46) " "Inferred latch for \"R0\[8\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[9\] RF.vhdl(46) " "Inferred latch for \"R0\[9\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[10\] RF.vhdl(46) " "Inferred latch for \"R0\[10\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[11\] RF.vhdl(46) " "Inferred latch for \"R0\[11\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[12\] RF.vhdl(46) " "Inferred latch for \"R0\[12\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[13\] RF.vhdl(46) " "Inferred latch for \"R0\[13\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[14\] RF.vhdl(46) " "Inferred latch for \"R0\[14\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0\[15\] RF.vhdl(46) " "Inferred latch for \"R0\[15\]\" at RF.vhdl(46)" {  } { { "RF.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/RF.vhdl" 46 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277605659 "|IITB_CPU|RF:RF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Data Memory_Data:Mem1 " "Elaborating entity \"Memory_Data\" for hierarchy \"Memory_Data:Mem1\"" {  } { { "IITB_CPU.vhdl" "Mem1" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669277605660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "IITB_CPU.vhdl" "ALU1" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669277605661 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "Equality ALU.vhdl(20) " "VHDL Variable Declaration warning at ALU.vhdl(20): used initial value expression for variable \"Equality\" because variable was never assigned a value" {  } { { "ALU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/ALU.vhdl" 20 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1669277605662 "|IITB_CPU|ALU:ALU1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Memory_Data:Mem1\|Memory " "RAM logic \"Memory_Data:Mem1\|Memory\" is uninferred because MIF is not supported for the selected family" {  } { { "Mem_Shubham.vhdl" "Memory" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/Mem_Shubham.vhdl" 20 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1669277606532 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1669277606532 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "67 " "67 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669277608228 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669277609299 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669277609299 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669277609635 "|IITB_CPU|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "IITB_CPU.vhdl" "" { Text "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/IITB_CPU.vhdl" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669277609635 "|IITB_CPU|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669277609635 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669277609637 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669277609637 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669277609637 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669277609930 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 13:43:29 2022 " "Processing ended: Thu Nov 24 13:43:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669277609930 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669277609930 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669277609930 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669277609930 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1669277616411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669277616413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 13:43:33 2022 " "Processing started: Thu Nov 24 13:43:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669277616413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669277616413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669277616413 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669277616834 ""}
{ "Info" "0" "" "Project  = IITB_CPU" {  } {  } 0 0 "Project  = IITB_CPU" 0 0 "Fitter" 0 0 1669277616834 ""}
{ "Info" "0" "" "Revision = IITB_CPU" {  } {  } 0 0 "Revision = IITB_CPU" 0 0 "Fitter" 0 0 1669277616834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669277617360 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669277617364 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "IITB_CPU 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"IITB_CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669277617411 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669277617517 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669277617517 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669277618426 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669277618496 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1669277619240 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669277619311 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669277619311 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669277619311 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669277619311 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1669277619311 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669277619322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669277619322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669277619322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669277619322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669277619322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669277619322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669277619322 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669277619322 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1669277619322 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669277619326 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669277619326 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669277619328 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669277619328 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669277619330 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1669277619739 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB_CPU.sdc " "Synopsys Design Constraints File file not found: 'IITB_CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669277620831 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669277620833 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1669277620833 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1669277620833 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669277620834 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1669277620834 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1669277620834 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669277620834 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669277620836 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669277620836 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669277620836 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669277620836 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669277620836 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669277620836 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669277620836 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669277620836 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1669277620836 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669277620836 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1669277620840 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1669277620840 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1669277620840 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669277620840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669277620840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669277620840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669277620840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669277620840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669277620840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669277620840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669277620840 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669277620840 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1669277620840 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1669277620840 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669277620842 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1669277620851 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669277624362 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669277624489 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669277624578 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669277625261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669277625261 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669277628191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X24_Y24 X35_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y24 to location X35_Y36" {  } { { "loc" "" { Generic "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y24 to location X35_Y36"} { { 12 { 0 ""} 24 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669277628840 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669277628840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669277628883 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1669277628883 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669277628883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669277628886 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669277629062 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669277629070 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669277629247 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669277629247 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669277629506 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669277630469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/output_files/IITB_CPU.fit.smsg " "Generated suppressed messages file C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/output_files/IITB_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669277630932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5577 " "Peak virtual memory: 5577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669277631329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 13:43:51 2022 " "Processing ended: Thu Nov 24 13:43:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669277631329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669277631329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669277631329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669277631329 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1669277632400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669277632400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 13:43:52 2022 " "Processing started: Thu Nov 24 13:43:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669277632400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1669277632400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1669277632400 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1669277632718 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1669277633563 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1669277633619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669277634144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 13:43:54 2022 " "Processing ended: Thu Nov 24 13:43:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669277634144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669277634144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669277634144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1669277634144 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1669277636811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669277636815 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 13:43:55 2022 " "Processing started: Thu Nov 24 13:43:55 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669277636815 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1669277636815 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU " "Command: quartus_pow --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1669277636815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1669277639110 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1669277639116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1669277639117 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB_CPU.sdc " "Synopsys Design Constraints File file not found: 'IITB_CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1669277640997 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1669277640997 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1669277641020 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1669277641020 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1669277641028 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1669277642279 ""}
{ "Warning" "WPAN_PAN_NO_THERMAL_MODEL_SELECTED" "" "No board thermal model was selected.  Analyzing without board thermal modeling." {  } {  } 0 215044 "No board thermal model was selected.  Analyzing without board thermal modeling." 0 0 "Power Analyzer" 0 -1 1669277642281 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1669277642473 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1669277643679 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1669277645846 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "229.80 mW " "Total thermal power estimate for the design is 229.80 mW" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1669277645960 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669277646177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 13:44:06 2022 " "Processing ended: Thu Nov 24 13:44:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669277646177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669277646177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669277646177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1669277646177 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1669277649305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669277649306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 13:44:07 2022 " "Processing started: Thu Nov 24 13:44:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669277649306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669277649306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IITB_CPU -c IITB_CPU " "Command: quartus_sta IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669277649306 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669277650328 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1669277651518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669277651518 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669277651552 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669277651552 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB_CPU.sdc " "Synopsys Design Constraints File file not found: 'IITB_CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1669277652372 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669277652372 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1669277652377 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1669277652379 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669277652380 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1669277652380 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669277652383 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1669277652479 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669277652493 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669277652520 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1669277652539 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669277652575 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669277652624 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669277652631 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669277652639 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669277652647 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669277652654 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669277652806 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669277657033 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669277657092 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1669277657092 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1669277657092 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1669277657092 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669277657093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669277657109 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669277657112 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669277657121 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669277657126 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669277657134 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669277657139 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669277657299 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1669277657299 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1669277657302 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1669277657302 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669277657306 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669277657314 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669277657317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669277657322 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669277657325 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669277657994 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669277657995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669277658064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 13:44:18 2022 " "Processing ended: Thu Nov 24 13:44:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669277658064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669277658064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669277658064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669277658064 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1669277662068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669277662071 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 13:44:21 2022 " "Processing started: Thu Nov 24 13:44:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669277662071 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669277662071 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IITB_CPU -c IITB_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669277662072 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1669277664612 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IITB_CPU.vho C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/simulation/modelsim/ simulation " "Generated file IITB_CPU.vho in folder \"C:/Users/Satush/OneDrive - Indian Institute of Technology Bombay/3rd sem/EE 224/Project/MyProject/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1669277664701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669277664904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 13:44:24 2022 " "Processing ended: Thu Nov 24 13:44:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669277664904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669277664904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669277664904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669277664904 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 75 s " "Quartus Prime Full Compilation was successful. 0 errors, 75 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669277666978 ""}
