--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml PRINCIPAL.twx PRINCIPAL.ncd -o PRINCIPAL.twr PRINCIPAL.pcf
-ucf UCFCONT.ucf

Design file:              PRINCIPAL.ncd
Physical constraint file: PRINCIPAL.pcf
Device,package,speed:     xc7a100t,csg324,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 76 paths analyzed, 56 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.212ns.
--------------------------------------------------------------------------------

Paths for end point CONTB/Q_1 (SLICE_X3Y74.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG/Q_0 (FF)
  Destination:          CONTB/Q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.710 - 0.678)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: REG/Q_0 to CONTB/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y75.AQ      Tcko                  0.379   REG/Q<3>
                                                       REG/Q_0
    SLICE_X15Y74.C2      net (fanout=2)        0.933   REG/Q<0>
    SLICE_X15Y74.C       Tilo                  0.105   CONTB/_n0014_inv
                                                       CONTB/_n0014_inv1
    SLICE_X3Y74.CE       net (fanout=1)        0.624   CONTB/_n0014_inv
    SLICE_X3Y74.CLK      Tceck                 0.168   CONTB/Q<2>
                                                       CONTB/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.209ns (0.652ns logic, 1.557ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CTRL/EDO_ACT_FSM_FFd2 (FF)
  Destination:          CONTB/Q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.710 - 0.678)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CTRL/EDO_ACT_FSM_FFd2 to CONTB/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.CQ      Tcko                  0.379   CTRL/EDO_ACT_FSM_FFd2
                                                       CTRL/EDO_ACT_FSM_FFd2
    SLICE_X15Y74.C3      net (fanout=13)       0.892   CTRL/EDO_ACT_FSM_FFd2
    SLICE_X15Y74.C       Tilo                  0.105   CONTB/_n0014_inv
                                                       CONTB/_n0014_inv1
    SLICE_X3Y74.CE       net (fanout=1)        0.624   CONTB/_n0014_inv
    SLICE_X3Y74.CLK      Tceck                 0.168   CONTB/Q<2>
                                                       CONTB/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.168ns (0.652ns logic, 1.516ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CTRL/EDO_ACT_FSM_FFd1 (FF)
  Destination:          CONTB/Q_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.710 - 0.678)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CTRL/EDO_ACT_FSM_FFd1 to CONTB/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.AQ      Tcko                  0.379   CTRL/EDO_ACT_FSM_FFd2
                                                       CTRL/EDO_ACT_FSM_FFd1
    SLICE_X15Y74.C5      net (fanout=15)       0.860   CTRL/EDO_ACT_FSM_FFd1
    SLICE_X15Y74.C       Tilo                  0.105   CONTB/_n0014_inv
                                                       CONTB/_n0014_inv1
    SLICE_X3Y74.CE       net (fanout=1)        0.624   CONTB/_n0014_inv
    SLICE_X3Y74.CLK      Tceck                 0.168   CONTB/Q<2>
                                                       CONTB/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (0.652ns logic, 1.484ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point CONTB/Q_0 (SLICE_X3Y74.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG/Q_0 (FF)
  Destination:          CONTB/Q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.710 - 0.678)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: REG/Q_0 to CONTB/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y75.AQ      Tcko                  0.379   REG/Q<3>
                                                       REG/Q_0
    SLICE_X15Y74.C2      net (fanout=2)        0.933   REG/Q<0>
    SLICE_X15Y74.C       Tilo                  0.105   CONTB/_n0014_inv
                                                       CONTB/_n0014_inv1
    SLICE_X3Y74.CE       net (fanout=1)        0.624   CONTB/_n0014_inv
    SLICE_X3Y74.CLK      Tceck                 0.168   CONTB/Q<2>
                                                       CONTB/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.209ns (0.652ns logic, 1.557ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CTRL/EDO_ACT_FSM_FFd2 (FF)
  Destination:          CONTB/Q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.710 - 0.678)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CTRL/EDO_ACT_FSM_FFd2 to CONTB/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.CQ      Tcko                  0.379   CTRL/EDO_ACT_FSM_FFd2
                                                       CTRL/EDO_ACT_FSM_FFd2
    SLICE_X15Y74.C3      net (fanout=13)       0.892   CTRL/EDO_ACT_FSM_FFd2
    SLICE_X15Y74.C       Tilo                  0.105   CONTB/_n0014_inv
                                                       CONTB/_n0014_inv1
    SLICE_X3Y74.CE       net (fanout=1)        0.624   CONTB/_n0014_inv
    SLICE_X3Y74.CLK      Tceck                 0.168   CONTB/Q<2>
                                                       CONTB/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.168ns (0.652ns logic, 1.516ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CTRL/EDO_ACT_FSM_FFd1 (FF)
  Destination:          CONTB/Q_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.710 - 0.678)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CTRL/EDO_ACT_FSM_FFd1 to CONTB/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.AQ      Tcko                  0.379   CTRL/EDO_ACT_FSM_FFd2
                                                       CTRL/EDO_ACT_FSM_FFd1
    SLICE_X15Y74.C5      net (fanout=15)       0.860   CTRL/EDO_ACT_FSM_FFd1
    SLICE_X15Y74.C       Tilo                  0.105   CONTB/_n0014_inv
                                                       CONTB/_n0014_inv1
    SLICE_X3Y74.CE       net (fanout=1)        0.624   CONTB/_n0014_inv
    SLICE_X3Y74.CLK      Tceck                 0.168   CONTB/Q<2>
                                                       CONTB/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (0.652ns logic, 1.484ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Paths for end point CONTB/Q_3 (SLICE_X3Y74.CE), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.788ns (requirement - (data path - clock path skew + uncertainty))
  Source:               REG/Q_0 (FF)
  Destination:          CONTB/Q_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.209ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.710 - 0.678)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: REG/Q_0 to CONTB/Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y75.AQ      Tcko                  0.379   REG/Q<3>
                                                       REG/Q_0
    SLICE_X15Y74.C2      net (fanout=2)        0.933   REG/Q<0>
    SLICE_X15Y74.C       Tilo                  0.105   CONTB/_n0014_inv
                                                       CONTB/_n0014_inv1
    SLICE_X3Y74.CE       net (fanout=1)        0.624   CONTB/_n0014_inv
    SLICE_X3Y74.CLK      Tceck                 0.168   CONTB/Q<2>
                                                       CONTB/Q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.209ns (0.652ns logic, 1.557ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CTRL/EDO_ACT_FSM_FFd2 (FF)
  Destination:          CONTB/Q_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.710 - 0.678)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CTRL/EDO_ACT_FSM_FFd2 to CONTB/Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.CQ      Tcko                  0.379   CTRL/EDO_ACT_FSM_FFd2
                                                       CTRL/EDO_ACT_FSM_FFd2
    SLICE_X15Y74.C3      net (fanout=13)       0.892   CTRL/EDO_ACT_FSM_FFd2
    SLICE_X15Y74.C       Tilo                  0.105   CONTB/_n0014_inv
                                                       CONTB/_n0014_inv1
    SLICE_X3Y74.CE       net (fanout=1)        0.624   CONTB/_n0014_inv
    SLICE_X3Y74.CLK      Tceck                 0.168   CONTB/Q<2>
                                                       CONTB/Q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.168ns (0.652ns logic, 1.516ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.861ns (requirement - (data path - clock path skew + uncertainty))
  Source:               CTRL/EDO_ACT_FSM_FFd1 (FF)
  Destination:          CONTB/Q_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.032ns (0.710 - 0.678)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: CTRL/EDO_ACT_FSM_FFd1 to CONTB/Q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.AQ      Tcko                  0.379   CTRL/EDO_ACT_FSM_FFd2
                                                       CTRL/EDO_ACT_FSM_FFd1
    SLICE_X15Y74.C5      net (fanout=15)       0.860   CTRL/EDO_ACT_FSM_FFd1
    SLICE_X15Y74.C       Tilo                  0.105   CONTB/_n0014_inv
                                                       CONTB/_n0014_inv1
    SLICE_X3Y74.CE       net (fanout=1)        0.624   CONTB/_n0014_inv
    SLICE_X3Y74.CLK      Tceck                 0.168   CONTB/Q<2>
                                                       CONTB/Q_3
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (0.652ns logic, 1.484ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point CTRL/EDO_ACT_FSM_FFd1 (SLICE_X29Y75.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               REG/Q_0 (FF)
  Destination:          CTRL/EDO_ACT_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.192ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: REG/Q_0 to CTRL/EDO_ACT_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y75.AQ      Tcko                  0.141   REG/Q<3>
                                                       REG/Q_0
    SLICE_X29Y75.A5      net (fanout=2)        0.097   REG/Q<0>
    SLICE_X29Y75.CLK     Tah         (-Th)     0.046   CTRL/EDO_ACT_FSM_FFd2
                                                       CTRL/EDO_ACT_FSM_FFd1-In
                                                       CTRL/EDO_ACT_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.192ns (0.095ns logic, 0.097ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point REG/Q_1 (SLICE_X28Y75.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.227ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CTRL/EDO_ACT_FSM_FFd2 (FF)
  Destination:          REG/Q_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.240ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CTRL/EDO_ACT_FSM_FFd2 to REG/Q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.CQ      Tcko                  0.141   CTRL/EDO_ACT_FSM_FFd2
                                                       CTRL/EDO_ACT_FSM_FFd2
    SLICE_X28Y75.B6      net (fanout=13)       0.146   CTRL/EDO_ACT_FSM_FFd2
    SLICE_X28Y75.CLK     Tah         (-Th)     0.047   REG/Q<3>
                                                       REG/mux1111
                                                       REG/Q_1
    -------------------------------------------------  ---------------------------
    Total                                      0.240ns (0.094ns logic, 0.146ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point REG/Q_0 (SLICE_X28Y75.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.228ns (requirement - (clock path skew + uncertainty - data path))
  Source:               CTRL/EDO_ACT_FSM_FFd2 (FF)
  Destination:          REG/Q_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.241ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.071 - 0.058)
  Source Clock:         CLK_BUFGP rising at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: CTRL/EDO_ACT_FSM_FFd2 to REG/Q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y75.CQ      Tcko                  0.141   CTRL/EDO_ACT_FSM_FFd2
                                                       CTRL/EDO_ACT_FSM_FFd2
    SLICE_X28Y75.A6      net (fanout=13)       0.146   CTRL/EDO_ACT_FSM_FFd2
    SLICE_X28Y75.CLK     Tah         (-Th)     0.046   REG/Q<3>
                                                       REG/mux111
                                                       REG/Q_0
    -------------------------------------------------  ---------------------------
    Total                                      0.241ns (0.095ns logic, 0.146ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: CONTB/Q<2>/CLK
  Logical resource: CONTB/Q_1/CK
  Location pin: SLICE_X3Y74.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: CONTB/Q<2>/CLK
  Logical resource: CONTB/Q_1/CK
  Location pin: SLICE_X3Y74.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    2.212|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 76 paths, 0 nets, and 56 connections

Design statistics:
   Minimum period:   2.212ns{1}   (Maximum frequency: 452.080MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 30 11:52:35 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5002 MB



