
build/debug/MotorSurucuC8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c4c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  08007d5c  08007d5c  00008d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007e08  08007e08  00008e08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007e10  08007e10  00008e10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007e14  08007e14  00008e14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001dc  20000000  08007e18  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000017a0  200001dc  08007ff4  000091dc  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  2000197c  08007ff4  0000997c  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000091dc  2**0
                  CONTENTS, READONLY
 10 .comment      00000026  00000000  00000000  00009205  2**0
                  CONTENTS, READONLY
 11 .debug_info   0002359b  00000000  00000000  0000922b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000069e0  00000000  00000000  0002c7c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_loclists 0000d426  00000000  00000000  000331a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015b0  00000000  00000000  000405d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001182  00000000  00000000  00041b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00015304  00000000  00000000  00042d02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00006184  00000000  00000000  00058006  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_frame  0000351c  00000000  00000000  0005e18c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000175  00000000  00000000  000616a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <deregister_tm_clones>:
 8000110:	4803      	ldr	r0, [pc, #12]	@ (8000120 <deregister_tm_clones+0x10>)
 8000112:	4b04      	ldr	r3, [pc, #16]	@ (8000124 <deregister_tm_clones+0x14>)
 8000114:	4283      	cmp	r3, r0
 8000116:	d002      	beq.n	800011e <deregister_tm_clones+0xe>
 8000118:	4b03      	ldr	r3, [pc, #12]	@ (8000128 <deregister_tm_clones+0x18>)
 800011a:	b103      	cbz	r3, 800011e <deregister_tm_clones+0xe>
 800011c:	4718      	bx	r3
 800011e:	4770      	bx	lr
 8000120:	200001dc 	.word	0x200001dc
 8000124:	200001dc 	.word	0x200001dc
 8000128:	00000000 	.word	0x00000000

0800012c <register_tm_clones>:
 800012c:	4805      	ldr	r0, [pc, #20]	@ (8000144 <register_tm_clones+0x18>)
 800012e:	4b06      	ldr	r3, [pc, #24]	@ (8000148 <register_tm_clones+0x1c>)
 8000130:	1a1b      	subs	r3, r3, r0
 8000132:	0fd9      	lsrs	r1, r3, #31
 8000134:	eb01 01a3 	add.w	r1, r1, r3, asr #2
 8000138:	1049      	asrs	r1, r1, #1
 800013a:	d002      	beq.n	8000142 <register_tm_clones+0x16>
 800013c:	4b03      	ldr	r3, [pc, #12]	@ (800014c <register_tm_clones+0x20>)
 800013e:	b103      	cbz	r3, 8000142 <register_tm_clones+0x16>
 8000140:	4718      	bx	r3
 8000142:	4770      	bx	lr
 8000144:	200001dc 	.word	0x200001dc
 8000148:	200001dc 	.word	0x200001dc
 800014c:	00000000 	.word	0x00000000

08000150 <__do_global_dtors_aux>:
 8000150:	b510      	push	{r4, lr}
 8000152:	4c06      	ldr	r4, [pc, #24]	@ (800016c <__do_global_dtors_aux+0x1c>)
 8000154:	7823      	ldrb	r3, [r4, #0]
 8000156:	b943      	cbnz	r3, 800016a <__do_global_dtors_aux+0x1a>
 8000158:	f7ff ffda 	bl	8000110 <deregister_tm_clones>
 800015c:	4b04      	ldr	r3, [pc, #16]	@ (8000170 <__do_global_dtors_aux+0x20>)
 800015e:	b113      	cbz	r3, 8000166 <__do_global_dtors_aux+0x16>
 8000160:	4804      	ldr	r0, [pc, #16]	@ (8000174 <__do_global_dtors_aux+0x24>)
 8000162:	f3af 8000 	nop.w
 8000166:	2301      	movs	r3, #1
 8000168:	7023      	strb	r3, [r4, #0]
 800016a:	bd10      	pop	{r4, pc}
 800016c:	200001dc 	.word	0x200001dc
 8000170:	00000000 	.word	0x00000000
 8000174:	08007d44 	.word	0x08007d44

08000178 <frame_dummy>:
 8000178:	b508      	push	{r3, lr}
 800017a:	4b04      	ldr	r3, [pc, #16]	@ (800018c <frame_dummy+0x14>)
 800017c:	b11b      	cbz	r3, 8000186 <frame_dummy+0xe>
 800017e:	4904      	ldr	r1, [pc, #16]	@ (8000190 <frame_dummy+0x18>)
 8000180:	4804      	ldr	r0, [pc, #16]	@ (8000194 <frame_dummy+0x1c>)
 8000182:	f3af 8000 	nop.w
 8000186:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800018a:	e7cf      	b.n	800012c <register_tm_clones>
 800018c:	00000000 	.word	0x00000000
 8000190:	200001e0 	.word	0x200001e0
 8000194:	08007d44 	.word	0x08007d44

08000198 <__errno>:
 8000198:	4b01      	ldr	r3, [pc, #4]	@ (80001a0 <__errno+0x8>)
 800019a:	6818      	ldr	r0, [r3, #0]
 800019c:	4770      	bx	lr
 800019e:	bf00      	nop
 80001a0:	20000000 	.word	0x20000000

080001a4 <__libc_init_array>:
 80001a4:	b570      	push	{r4, r5, r6, lr}
 80001a6:	4b0f      	ldr	r3, [pc, #60]	@ (80001e4 <__libc_init_array+0x40>)
 80001a8:	4d0f      	ldr	r5, [pc, #60]	@ (80001e8 <__libc_init_array+0x44>)
 80001aa:	42ab      	cmp	r3, r5
 80001ac:	eba3 0605 	sub.w	r6, r3, r5
 80001b0:	d007      	beq.n	80001c2 <__libc_init_array+0x1e>
 80001b2:	2400      	movs	r4, #0
 80001b4:	10b6      	asrs	r6, r6, #2
 80001b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80001ba:	3401      	adds	r4, #1
 80001bc:	4798      	blx	r3
 80001be:	42a6      	cmp	r6, r4
 80001c0:	d8f9      	bhi.n	80001b6 <__libc_init_array+0x12>
 80001c2:	f007 fdbf 	bl	8007d44 <_init>
 80001c6:	4d09      	ldr	r5, [pc, #36]	@ (80001ec <__libc_init_array+0x48>)
 80001c8:	4b09      	ldr	r3, [pc, #36]	@ (80001f0 <__libc_init_array+0x4c>)
 80001ca:	1b5e      	subs	r6, r3, r5
 80001cc:	42ab      	cmp	r3, r5
 80001ce:	ea4f 06a6 	mov.w	r6, r6, asr #2
 80001d2:	d006      	beq.n	80001e2 <__libc_init_array+0x3e>
 80001d4:	2400      	movs	r4, #0
 80001d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80001da:	3401      	adds	r4, #1
 80001dc:	4798      	blx	r3
 80001de:	42a6      	cmp	r6, r4
 80001e0:	d8f9      	bhi.n	80001d6 <__libc_init_array+0x32>
 80001e2:	bd70      	pop	{r4, r5, r6, pc}
 80001e4:	08007e10 	.word	0x08007e10
 80001e8:	08007e10 	.word	0x08007e10
 80001ec:	08007e10 	.word	0x08007e10
 80001f0:	08007e14 	.word	0x08007e14

080001f4 <memset>:
 80001f4:	b570      	push	{r4, r5, r6, lr}
 80001f6:	0786      	lsls	r6, r0, #30
 80001f8:	d047      	beq.n	800028a <memset+0x96>
 80001fa:	1e54      	subs	r4, r2, #1
 80001fc:	2a00      	cmp	r2, #0
 80001fe:	d03e      	beq.n	800027e <memset+0x8a>
 8000200:	4603      	mov	r3, r0
 8000202:	b2ca      	uxtb	r2, r1
 8000204:	e001      	b.n	800020a <memset+0x16>
 8000206:	3c01      	subs	r4, #1
 8000208:	d339      	bcc.n	800027e <memset+0x8a>
 800020a:	f803 2b01 	strb.w	r2, [r3], #1
 800020e:	079d      	lsls	r5, r3, #30
 8000210:	d1f9      	bne.n	8000206 <memset+0x12>
 8000212:	2c03      	cmp	r4, #3
 8000214:	d92c      	bls.n	8000270 <memset+0x7c>
 8000216:	b2cd      	uxtb	r5, r1
 8000218:	eb05 2505 	add.w	r5, r5, r5, lsl #8
 800021c:	2c0f      	cmp	r4, #15
 800021e:	461a      	mov	r2, r3
 8000220:	eb05 4505 	add.w	r5, r5, r5, lsl #16
 8000224:	d934      	bls.n	8000290 <memset+0x9c>
 8000226:	f1a4 0c10 	sub.w	ip, r4, #16
 800022a:	f02c 060f 	bic.w	r6, ip, #15
 800022e:	f103 0e10 	add.w	lr, r3, #16
 8000232:	44b6      	add	lr, r6
 8000234:	ea4f 1c1c 	mov.w	ip, ip, lsr #4
 8000238:	e9c2 5500 	strd	r5, r5, [r2]
 800023c:	e9c2 5502 	strd	r5, r5, [r2, #8]
 8000240:	3210      	adds	r2, #16
 8000242:	4572      	cmp	r2, lr
 8000244:	d1f8      	bne.n	8000238 <memset+0x44>
 8000246:	f10c 0201 	add.w	r2, ip, #1
 800024a:	f014 0f0c 	tst.w	r4, #12
 800024e:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8000252:	f004 0c0f 	and.w	ip, r4, #15
 8000256:	d013      	beq.n	8000280 <memset+0x8c>
 8000258:	f1ac 0304 	sub.w	r3, ip, #4
 800025c:	f023 0303 	bic.w	r3, r3, #3
 8000260:	3304      	adds	r3, #4
 8000262:	4413      	add	r3, r2
 8000264:	f842 5b04 	str.w	r5, [r2], #4
 8000268:	4293      	cmp	r3, r2
 800026a:	d1fb      	bne.n	8000264 <memset+0x70>
 800026c:	f00c 0403 	and.w	r4, ip, #3
 8000270:	b12c      	cbz	r4, 800027e <memset+0x8a>
 8000272:	b2c9      	uxtb	r1, r1
 8000274:	441c      	add	r4, r3
 8000276:	f803 1b01 	strb.w	r1, [r3], #1
 800027a:	42a3      	cmp	r3, r4
 800027c:	d1fb      	bne.n	8000276 <memset+0x82>
 800027e:	bd70      	pop	{r4, r5, r6, pc}
 8000280:	4664      	mov	r4, ip
 8000282:	4613      	mov	r3, r2
 8000284:	2c00      	cmp	r4, #0
 8000286:	d1f4      	bne.n	8000272 <memset+0x7e>
 8000288:	e7f9      	b.n	800027e <memset+0x8a>
 800028a:	4603      	mov	r3, r0
 800028c:	4614      	mov	r4, r2
 800028e:	e7c0      	b.n	8000212 <memset+0x1e>
 8000290:	46a4      	mov	ip, r4
 8000292:	e7e1      	b.n	8000258 <memset+0x64>

08000294 <_sniprintf_r>:
 8000294:	b408      	push	{r3}
 8000296:	b510      	push	{r4, lr}
 8000298:	2a00      	cmp	r2, #0
 800029a:	4604      	mov	r4, r0
 800029c:	b09d      	sub	sp, #116	@ 0x74
 800029e:	db34      	blt.n	800030a <_sniprintf_r+0x76>
 80002a0:	f44f 7c02 	mov.w	ip, #520	@ 0x208
 80002a4:	f04f 0300 	mov.w	r3, #0
 80002a8:	f8ad c014 	strh.w	ip, [sp, #20]
 80002ac:	931b      	str	r3, [sp, #108]	@ 0x6c
 80002ae:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 80002b2:	9102      	str	r1, [sp, #8]
 80002b4:	9106      	str	r1, [sp, #24]
 80002b6:	ab20      	add	r3, sp, #128	@ 0x80
 80002b8:	d015      	beq.n	80002e6 <_sniprintf_r+0x52>
 80002ba:	3a01      	subs	r2, #1
 80002bc:	9204      	str	r2, [sp, #16]
 80002be:	9207      	str	r2, [sp, #28]
 80002c0:	a902      	add	r1, sp, #8
 80002c2:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 80002c4:	9301      	str	r3, [sp, #4]
 80002c6:	f8ad c016 	strh.w	ip, [sp, #22]
 80002ca:	f000 f951 	bl	8000570 <_svfiprintf_r>
 80002ce:	1c42      	adds	r2, r0, #1
 80002d0:	da01      	bge.n	80002d6 <_sniprintf_r+0x42>
 80002d2:	238b      	movs	r3, #139	@ 0x8b
 80002d4:	6023      	str	r3, [r4, #0]
 80002d6:	2200      	movs	r2, #0
 80002d8:	9b02      	ldr	r3, [sp, #8]
 80002da:	701a      	strb	r2, [r3, #0]
 80002dc:	b01d      	add	sp, #116	@ 0x74
 80002de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80002e2:	b001      	add	sp, #4
 80002e4:	4770      	bx	lr
 80002e6:	9204      	str	r2, [sp, #16]
 80002e8:	9207      	str	r2, [sp, #28]
 80002ea:	a902      	add	r1, sp, #8
 80002ec:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 80002ee:	9301      	str	r3, [sp, #4]
 80002f0:	f8ad c016 	strh.w	ip, [sp, #22]
 80002f4:	f000 f93c 	bl	8000570 <_svfiprintf_r>
 80002f8:	1c43      	adds	r3, r0, #1
 80002fa:	da01      	bge.n	8000300 <_sniprintf_r+0x6c>
 80002fc:	238b      	movs	r3, #139	@ 0x8b
 80002fe:	6023      	str	r3, [r4, #0]
 8000300:	b01d      	add	sp, #116	@ 0x74
 8000302:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000306:	b001      	add	sp, #4
 8000308:	4770      	bx	lr
 800030a:	238b      	movs	r3, #139	@ 0x8b
 800030c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000310:	6023      	str	r3, [r4, #0]
 8000312:	e7f5      	b.n	8000300 <_sniprintf_r+0x6c>

08000314 <sniprintf>:
 8000314:	b40c      	push	{r2, r3}
 8000316:	b510      	push	{r4, lr}
 8000318:	4b20      	ldr	r3, [pc, #128]	@ (800039c <sniprintf+0x88>)
 800031a:	2900      	cmp	r1, #0
 800031c:	681c      	ldr	r4, [r3, #0]
 800031e:	b09c      	sub	sp, #112	@ 0x70
 8000320:	db36      	blt.n	8000390 <sniprintf+0x7c>
 8000322:	f04f 0300 	mov.w	r3, #0
 8000326:	f44f 7202 	mov.w	r2, #520	@ 0x208
 800032a:	931b      	str	r3, [sp, #108]	@ 0x6c
 800032c:	f64f 7cff 	movw	ip, #65535	@ 0xffff
 8000330:	9002      	str	r0, [sp, #8]
 8000332:	9006      	str	r0, [sp, #24]
 8000334:	f8ad 2014 	strh.w	r2, [sp, #20]
 8000338:	ab1f      	add	r3, sp, #124	@ 0x7c
 800033a:	d016      	beq.n	800036a <sniprintf+0x56>
 800033c:	3901      	subs	r1, #1
 800033e:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8000340:	9104      	str	r1, [sp, #16]
 8000342:	9107      	str	r1, [sp, #28]
 8000344:	4620      	mov	r0, r4
 8000346:	a902      	add	r1, sp, #8
 8000348:	9301      	str	r3, [sp, #4]
 800034a:	f8ad c016 	strh.w	ip, [sp, #22]
 800034e:	f000 f90f 	bl	8000570 <_svfiprintf_r>
 8000352:	1c42      	adds	r2, r0, #1
 8000354:	da01      	bge.n	800035a <sniprintf+0x46>
 8000356:	238b      	movs	r3, #139	@ 0x8b
 8000358:	6023      	str	r3, [r4, #0]
 800035a:	2200      	movs	r2, #0
 800035c:	9b02      	ldr	r3, [sp, #8]
 800035e:	701a      	strb	r2, [r3, #0]
 8000360:	b01c      	add	sp, #112	@ 0x70
 8000362:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000366:	b002      	add	sp, #8
 8000368:	4770      	bx	lr
 800036a:	9104      	str	r1, [sp, #16]
 800036c:	9107      	str	r1, [sp, #28]
 800036e:	4620      	mov	r0, r4
 8000370:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8000372:	a902      	add	r1, sp, #8
 8000374:	9301      	str	r3, [sp, #4]
 8000376:	f8ad c016 	strh.w	ip, [sp, #22]
 800037a:	f000 f8f9 	bl	8000570 <_svfiprintf_r>
 800037e:	1c43      	adds	r3, r0, #1
 8000380:	da01      	bge.n	8000386 <sniprintf+0x72>
 8000382:	238b      	movs	r3, #139	@ 0x8b
 8000384:	6023      	str	r3, [r4, #0]
 8000386:	b01c      	add	sp, #112	@ 0x70
 8000388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800038c:	b002      	add	sp, #8
 800038e:	4770      	bx	lr
 8000390:	238b      	movs	r3, #139	@ 0x8b
 8000392:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000396:	6023      	str	r3, [r4, #0]
 8000398:	e7f5      	b.n	8000386 <sniprintf+0x72>
 800039a:	bf00      	nop
 800039c:	20000000 	.word	0x20000000

080003a0 <__ssputs_r>:
 80003a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003a4:	461d      	mov	r5, r3
 80003a6:	688f      	ldr	r7, [r1, #8]
 80003a8:	460c      	mov	r4, r1
 80003aa:	42af      	cmp	r7, r5
 80003ac:	4616      	mov	r6, r2
 80003ae:	680b      	ldr	r3, [r1, #0]
 80003b0:	d836      	bhi.n	8000420 <__ssputs_r+0x80>
 80003b2:	f9b1 c00c 	ldrsh.w	ip, [r1, #12]
 80003b6:	f41c 6f90 	tst.w	ip, #1152	@ 0x480
 80003ba:	d10e      	bne.n	80003da <__ssputs_r+0x3a>
 80003bc:	463d      	mov	r5, r7
 80003be:	4618      	mov	r0, r3
 80003c0:	4631      	mov	r1, r6
 80003c2:	462a      	mov	r2, r5
 80003c4:	f000 fdbc 	bl	8000f40 <memmove>
 80003c8:	2000      	movs	r0, #0
 80003ca:	68a3      	ldr	r3, [r4, #8]
 80003cc:	1bdf      	subs	r7, r3, r7
 80003ce:	6823      	ldr	r3, [r4, #0]
 80003d0:	60a7      	str	r7, [r4, #8]
 80003d2:	442b      	add	r3, r5
 80003d4:	6023      	str	r3, [r4, #0]
 80003d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003da:	694a      	ldr	r2, [r1, #20]
 80003dc:	6909      	ldr	r1, [r1, #16]
 80003de:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 80003e2:	1a5f      	subs	r7, r3, r1
 80003e4:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 80003e8:	1c6b      	adds	r3, r5, #1
 80003ea:	1052      	asrs	r2, r2, #1
 80003ec:	443b      	add	r3, r7
 80003ee:	4293      	cmp	r3, r2
 80003f0:	bf92      	itee	ls
 80003f2:	4691      	movls	r9, r2
 80003f4:	4699      	movhi	r9, r3
 80003f6:	461a      	movhi	r2, r3
 80003f8:	f41c 6f80 	tst.w	ip, #1024	@ 0x400
 80003fc:	4680      	mov	r8, r0
 80003fe:	d011      	beq.n	8000424 <__ssputs_r+0x84>
 8000400:	4611      	mov	r1, r2
 8000402:	f000 fa3f 	bl	8000884 <_malloc_r>
 8000406:	4682      	mov	sl, r0
 8000408:	b300      	cbz	r0, 800044c <__ssputs_r+0xac>
 800040a:	463a      	mov	r2, r7
 800040c:	6921      	ldr	r1, [r4, #16]
 800040e:	f000 fab9 	bl	8000984 <memcpy>
 8000412:	89a3      	ldrh	r3, [r4, #12]
 8000414:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8000418:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800041c:	81a3      	strh	r3, [r4, #12]
 800041e:	e005      	b.n	800042c <__ssputs_r+0x8c>
 8000420:	462f      	mov	r7, r5
 8000422:	e7cc      	b.n	80003be <__ssputs_r+0x1e>
 8000424:	f000 fb82 	bl	8000b2c <_realloc_r>
 8000428:	4682      	mov	sl, r0
 800042a:	b158      	cbz	r0, 8000444 <__ssputs_r+0xa4>
 800042c:	eb0a 0307 	add.w	r3, sl, r7
 8000430:	eba9 0707 	sub.w	r7, r9, r7
 8000434:	60a7      	str	r7, [r4, #8]
 8000436:	f8c4 a010 	str.w	sl, [r4, #16]
 800043a:	462f      	mov	r7, r5
 800043c:	f8c4 9014 	str.w	r9, [r4, #20]
 8000440:	6023      	str	r3, [r4, #0]
 8000442:	e7bc      	b.n	80003be <__ssputs_r+0x1e>
 8000444:	4640      	mov	r0, r8
 8000446:	6921      	ldr	r1, [r4, #16]
 8000448:	f000 fb12 	bl	8000a70 <_free_r>
 800044c:	220c      	movs	r2, #12
 800044e:	89a3      	ldrh	r3, [r4, #12]
 8000450:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000454:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000458:	f8c8 2000 	str.w	r2, [r8]
 800045c:	81a3      	strh	r3, [r4, #12]
 800045e:	e7ba      	b.n	80003d6 <__ssputs_r+0x36>

08000460 <__ssprint_r>:
 8000460:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000464:	6893      	ldr	r3, [r2, #8]
 8000466:	b083      	sub	sp, #12
 8000468:	4692      	mov	sl, r2
 800046a:	6817      	ldr	r7, [r2, #0]
 800046c:	9001      	str	r0, [sp, #4]
 800046e:	2b00      	cmp	r3, #0
 8000470:	d076      	beq.n	8000560 <__ssprint_r+0x100>
 8000472:	f04f 0b00 	mov.w	fp, #0
 8000476:	460c      	mov	r4, r1
 8000478:	465d      	mov	r5, fp
 800047a:	688b      	ldr	r3, [r1, #8]
 800047c:	680a      	ldr	r2, [r1, #0]
 800047e:	e048      	b.n	8000512 <__ssprint_r+0xb2>
 8000480:	f9b4 c00c 	ldrsh.w	ip, [r4, #12]
 8000484:	f41c 6f90 	tst.w	ip, #1152	@ 0x480
 8000488:	d02f      	beq.n	80004ea <__ssprint_r+0x8a>
 800048a:	e9d4 0304 	ldrd	r0, r3, [r4, #16]
 800048e:	eba2 0800 	sub.w	r8, r2, r0
 8000492:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 8000496:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 800049a:	f108 0101 	add.w	r1, r8, #1
 800049e:	1052      	asrs	r2, r2, #1
 80004a0:	4429      	add	r1, r5
 80004a2:	4291      	cmp	r1, r2
 80004a4:	bf92      	itee	ls
 80004a6:	4691      	movls	r9, r2
 80004a8:	4689      	movhi	r9, r1
 80004aa:	460a      	movhi	r2, r1
 80004ac:	f41c 6f80 	tst.w	ip, #1024	@ 0x400
 80004b0:	d039      	beq.n	8000526 <__ssprint_r+0xc6>
 80004b2:	4611      	mov	r1, r2
 80004b4:	9801      	ldr	r0, [sp, #4]
 80004b6:	f000 f9e5 	bl	8000884 <_malloc_r>
 80004ba:	4606      	mov	r6, r0
 80004bc:	2800      	cmp	r0, #0
 80004be:	d03d      	beq.n	800053c <__ssprint_r+0xdc>
 80004c0:	4642      	mov	r2, r8
 80004c2:	6921      	ldr	r1, [r4, #16]
 80004c4:	f000 fa5e 	bl	8000984 <memcpy>
 80004c8:	89a2      	ldrh	r2, [r4, #12]
 80004ca:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 80004ce:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80004d2:	81a2      	strh	r2, [r4, #12]
 80004d4:	eb06 0008 	add.w	r0, r6, r8
 80004d8:	eba9 0208 	sub.w	r2, r9, r8
 80004dc:	6126      	str	r6, [r4, #16]
 80004de:	46a8      	mov	r8, r5
 80004e0:	462e      	mov	r6, r5
 80004e2:	60a2      	str	r2, [r4, #8]
 80004e4:	6020      	str	r0, [r4, #0]
 80004e6:	f8c4 9014 	str.w	r9, [r4, #20]
 80004ea:	4632      	mov	r2, r6
 80004ec:	4659      	mov	r1, fp
 80004ee:	f000 fd27 	bl	8000f40 <memmove>
 80004f2:	f8da 1008 	ldr.w	r1, [sl, #8]
 80004f6:	68a3      	ldr	r3, [r4, #8]
 80004f8:	6822      	ldr	r2, [r4, #0]
 80004fa:	eba3 0308 	sub.w	r3, r3, r8
 80004fe:	4432      	add	r2, r6
 8000500:	1b49      	subs	r1, r1, r5
 8000502:	60a3      	str	r3, [r4, #8]
 8000504:	6022      	str	r2, [r4, #0]
 8000506:	f8ca 1008 	str.w	r1, [sl, #8]
 800050a:	b349      	cbz	r1, 8000560 <__ssprint_r+0x100>
 800050c:	e9d7 b500 	ldrd	fp, r5, [r7]
 8000510:	3708      	adds	r7, #8
 8000512:	4698      	mov	r8, r3
 8000514:	4610      	mov	r0, r2
 8000516:	2d00      	cmp	r5, #0
 8000518:	d0f8      	beq.n	800050c <__ssprint_r+0xac>
 800051a:	429d      	cmp	r5, r3
 800051c:	461e      	mov	r6, r3
 800051e:	d2af      	bcs.n	8000480 <__ssprint_r+0x20>
 8000520:	46a8      	mov	r8, r5
 8000522:	462e      	mov	r6, r5
 8000524:	e7e1      	b.n	80004ea <__ssprint_r+0x8a>
 8000526:	4601      	mov	r1, r0
 8000528:	9801      	ldr	r0, [sp, #4]
 800052a:	f000 faff 	bl	8000b2c <_realloc_r>
 800052e:	4606      	mov	r6, r0
 8000530:	2800      	cmp	r0, #0
 8000532:	d1cf      	bne.n	80004d4 <__ssprint_r+0x74>
 8000534:	9801      	ldr	r0, [sp, #4]
 8000536:	6921      	ldr	r1, [r4, #16]
 8000538:	f000 fa9a 	bl	8000a70 <_free_r>
 800053c:	210c      	movs	r1, #12
 800053e:	89a3      	ldrh	r3, [r4, #12]
 8000540:	9d01      	ldr	r5, [sp, #4]
 8000542:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000546:	6029      	str	r1, [r5, #0]
 8000548:	2200      	movs	r2, #0
 800054a:	81a3      	strh	r3, [r4, #12]
 800054c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000550:	2300      	movs	r3, #0
 8000552:	f8ca 2008 	str.w	r2, [sl, #8]
 8000556:	f8ca 3004 	str.w	r3, [sl, #4]
 800055a:	b003      	add	sp, #12
 800055c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000560:	2000      	movs	r0, #0
 8000562:	2300      	movs	r3, #0
 8000564:	f8ca 3004 	str.w	r3, [sl, #4]
 8000568:	b003      	add	sp, #12
 800056a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800056e:	bf00      	nop

08000570 <_svfiprintf_r>:
 8000570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000574:	461c      	mov	r4, r3
 8000576:	898b      	ldrh	r3, [r1, #12]
 8000578:	4689      	mov	r9, r1
 800057a:	061d      	lsls	r5, r3, #24
 800057c:	4682      	mov	sl, r0
 800057e:	4693      	mov	fp, r2
 8000580:	b09d      	sub	sp, #116	@ 0x74
 8000582:	d503      	bpl.n	800058c <_svfiprintf_r+0x1c>
 8000584:	690b      	ldr	r3, [r1, #16]
 8000586:	2b00      	cmp	r3, #0
 8000588:	f000 80ee 	beq.w	8000768 <_svfiprintf_r+0x1f8>
 800058c:	2300      	movs	r3, #0
 800058e:	f243 0220 	movw	r2, #12320	@ 0x3020
 8000592:	9309      	str	r3, [sp, #36]	@ 0x24
 8000594:	f89b 3000 	ldrb.w	r3, [fp]
 8000598:	2701      	movs	r7, #1
 800059a:	4e7c      	ldr	r6, [pc, #496]	@ (800078c <_svfiprintf_r+0x21c>)
 800059c:	9403      	str	r4, [sp, #12]
 800059e:	f8ad 2029 	strh.w	r2, [sp, #41]	@ 0x29
 80005a2:	2b00      	cmp	r3, #0
 80005a4:	d071      	beq.n	800068a <_svfiprintf_r+0x11a>
 80005a6:	465d      	mov	r5, fp
 80005a8:	e003      	b.n	80005b2 <_svfiprintf_r+0x42>
 80005aa:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d073      	beq.n	800069a <_svfiprintf_r+0x12a>
 80005b2:	2b25      	cmp	r3, #37	@ 0x25
 80005b4:	d1f9      	bne.n	80005aa <_svfiprintf_r+0x3a>
 80005b6:	ebb5 040b 	subs.w	r4, r5, fp
 80005ba:	d171      	bne.n	80006a0 <_svfiprintf_r+0x130>
 80005bc:	782a      	ldrb	r2, [r5, #0]
 80005be:	2a00      	cmp	r2, #0
 80005c0:	d063      	beq.n	800068a <_svfiprintf_r+0x11a>
 80005c2:	2300      	movs	r3, #0
 80005c4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80005c8:	3501      	adds	r5, #1
 80005ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80005ce:	9304      	str	r3, [sp, #16]
 80005d0:	9307      	str	r3, [sp, #28]
 80005d2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80005d6:	931a      	str	r3, [sp, #104]	@ 0x68
 80005d8:	e006      	b.n	80005e8 <_svfiprintf_r+0x78>
 80005da:	4625      	mov	r5, r4
 80005dc:	9b04      	ldr	r3, [sp, #16]
 80005de:	1b80      	subs	r0, r0, r6
 80005e0:	fa07 f000 	lsl.w	r0, r7, r0
 80005e4:	4303      	orrs	r3, r0
 80005e6:	9304      	str	r3, [sp, #16]
 80005e8:	462c      	mov	r4, r5
 80005ea:	2205      	movs	r2, #5
 80005ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80005f0:	4630      	mov	r0, r6
 80005f2:	f000 f8d5 	bl	80007a0 <memchr>
 80005f6:	46a3      	mov	fp, r4
 80005f8:	2800      	cmp	r0, #0
 80005fa:	d1ee      	bne.n	80005da <_svfiprintf_r+0x6a>
 80005fc:	9b04      	ldr	r3, [sp, #16]
 80005fe:	06d9      	lsls	r1, r3, #27
 8000600:	bf44      	itt	mi
 8000602:	2220      	movmi	r2, #32
 8000604:	f88d 2053 	strbmi.w	r2, [sp, #83]	@ 0x53
 8000608:	071a      	lsls	r2, r3, #28
 800060a:	bf48      	it	mi
 800060c:	222b      	movmi	r2, #43	@ 0x2b
 800060e:	7829      	ldrb	r1, [r5, #0]
 8000610:	bf48      	it	mi
 8000612:	f88d 2053 	strbmi.w	r2, [sp, #83]	@ 0x53
 8000616:	292a      	cmp	r1, #42	@ 0x2a
 8000618:	d14f      	bne.n	80006ba <_svfiprintf_r+0x14a>
 800061a:	9a03      	ldr	r2, [sp, #12]
 800061c:	6811      	ldr	r1, [r2, #0]
 800061e:	3204      	adds	r2, #4
 8000620:	2900      	cmp	r1, #0
 8000622:	9203      	str	r2, [sp, #12]
 8000624:	db7b      	blt.n	800071e <_svfiprintf_r+0x1ae>
 8000626:	9107      	str	r1, [sp, #28]
 8000628:	7869      	ldrb	r1, [r5, #1]
 800062a:	292e      	cmp	r1, #46	@ 0x2e
 800062c:	d05b      	beq.n	80006e6 <_svfiprintf_r+0x176>
 800062e:	4c58      	ldr	r4, [pc, #352]	@ (8000790 <_svfiprintf_r+0x220>)
 8000630:	2203      	movs	r2, #3
 8000632:	4620      	mov	r0, r4
 8000634:	f000 f8b4 	bl	80007a0 <memchr>
 8000638:	b138      	cbz	r0, 800064a <_svfiprintf_r+0xda>
 800063a:	2240      	movs	r2, #64	@ 0x40
 800063c:	9b04      	ldr	r3, [sp, #16]
 800063e:	1b00      	subs	r0, r0, r4
 8000640:	4082      	lsls	r2, r0
 8000642:	4313      	orrs	r3, r2
 8000644:	f10b 0b01 	add.w	fp, fp, #1
 8000648:	9304      	str	r3, [sp, #16]
 800064a:	f81b 1b01 	ldrb.w	r1, [fp], #1
 800064e:	2206      	movs	r2, #6
 8000650:	4850      	ldr	r0, [pc, #320]	@ (8000794 <_svfiprintf_r+0x224>)
 8000652:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8000656:	f000 f8a3 	bl	80007a0 <memchr>
 800065a:	2800      	cmp	r0, #0
 800065c:	d065      	beq.n	800072a <_svfiprintf_r+0x1ba>
 800065e:	4b4e      	ldr	r3, [pc, #312]	@ (8000798 <_svfiprintf_r+0x228>)
 8000660:	2b00      	cmp	r3, #0
 8000662:	d055      	beq.n	8000710 <_svfiprintf_r+0x1a0>
 8000664:	a903      	add	r1, sp, #12
 8000666:	9100      	str	r1, [sp, #0]
 8000668:	464a      	mov	r2, r9
 800066a:	4650      	mov	r0, sl
 800066c:	4b4b      	ldr	r3, [pc, #300]	@ (800079c <_svfiprintf_r+0x22c>)
 800066e:	a904      	add	r1, sp, #16
 8000670:	f3af 8000 	nop.w
 8000674:	4680      	mov	r8, r0
 8000676:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 800067a:	d006      	beq.n	800068a <_svfiprintf_r+0x11a>
 800067c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800067e:	4443      	add	r3, r8
 8000680:	9309      	str	r3, [sp, #36]	@ 0x24
 8000682:	f89b 3000 	ldrb.w	r3, [fp]
 8000686:	2b00      	cmp	r3, #0
 8000688:	d18d      	bne.n	80005a6 <_svfiprintf_r+0x36>
 800068a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800068e:	065b      	lsls	r3, r3, #25
 8000690:	d479      	bmi.n	8000786 <_svfiprintf_r+0x216>
 8000692:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8000694:	b01d      	add	sp, #116	@ 0x74
 8000696:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800069a:	ebb5 040b 	subs.w	r4, r5, fp
 800069e:	d0f4      	beq.n	800068a <_svfiprintf_r+0x11a>
 80006a0:	4623      	mov	r3, r4
 80006a2:	465a      	mov	r2, fp
 80006a4:	4649      	mov	r1, r9
 80006a6:	4650      	mov	r0, sl
 80006a8:	f7ff fe7a 	bl	80003a0 <__ssputs_r>
 80006ac:	3001      	adds	r0, #1
 80006ae:	d0ec      	beq.n	800068a <_svfiprintf_r+0x11a>
 80006b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80006b2:	782a      	ldrb	r2, [r5, #0]
 80006b4:	4423      	add	r3, r4
 80006b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80006b8:	e781      	b.n	80005be <_svfiprintf_r+0x4e>
 80006ba:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80006be:	2a09      	cmp	r2, #9
 80006c0:	bf88      	it	hi
 80006c2:	46ab      	movhi	fp, r5
 80006c4:	d8b1      	bhi.n	800062a <_svfiprintf_r+0xba>
 80006c6:	9b07      	ldr	r3, [sp, #28]
 80006c8:	e000      	b.n	80006cc <_svfiprintf_r+0x15c>
 80006ca:	3401      	adds	r4, #1
 80006cc:	7821      	ldrb	r1, [r4, #0]
 80006ce:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80006d2:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 80006d6:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80006da:	2a09      	cmp	r2, #9
 80006dc:	d9f5      	bls.n	80006ca <_svfiprintf_r+0x15a>
 80006de:	292e      	cmp	r1, #46	@ 0x2e
 80006e0:	46a3      	mov	fp, r4
 80006e2:	9307      	str	r3, [sp, #28]
 80006e4:	d1a3      	bne.n	800062e <_svfiprintf_r+0xbe>
 80006e6:	f89b 1001 	ldrb.w	r1, [fp, #1]
 80006ea:	292a      	cmp	r1, #42	@ 0x2a
 80006ec:	d127      	bne.n	800073e <_svfiprintf_r+0x1ce>
 80006ee:	9b03      	ldr	r3, [sp, #12]
 80006f0:	f10b 0002 	add.w	r0, fp, #2
 80006f4:	681a      	ldr	r2, [r3, #0]
 80006f6:	3304      	adds	r3, #4
 80006f8:	2a00      	cmp	r2, #0
 80006fa:	9303      	str	r3, [sp, #12]
 80006fc:	bfb8      	it	lt
 80006fe:	f04f 33ff 	movlt.w	r3, #4294967295	@ 0xffffffff
 8000702:	f89b 1002 	ldrb.w	r1, [fp, #2]
 8000706:	9205      	str	r2, [sp, #20]
 8000708:	4683      	mov	fp, r0
 800070a:	bfb8      	it	lt
 800070c:	9305      	strlt	r3, [sp, #20]
 800070e:	e78e      	b.n	800062e <_svfiprintf_r+0xbe>
 8000710:	9b03      	ldr	r3, [sp, #12]
 8000712:	3307      	adds	r3, #7
 8000714:	f023 0307 	bic.w	r3, r3, #7
 8000718:	3308      	adds	r3, #8
 800071a:	9303      	str	r3, [sp, #12]
 800071c:	e7ae      	b.n	800067c <_svfiprintf_r+0x10c>
 800071e:	4249      	negs	r1, r1
 8000720:	f043 0302 	orr.w	r3, r3, #2
 8000724:	9107      	str	r1, [sp, #28]
 8000726:	9304      	str	r3, [sp, #16]
 8000728:	e77e      	b.n	8000628 <_svfiprintf_r+0xb8>
 800072a:	a903      	add	r1, sp, #12
 800072c:	9100      	str	r1, [sp, #0]
 800072e:	464a      	mov	r2, r9
 8000730:	4650      	mov	r0, sl
 8000732:	4b1a      	ldr	r3, [pc, #104]	@ (800079c <_svfiprintf_r+0x22c>)
 8000734:	a904      	add	r1, sp, #16
 8000736:	f000 fabd 	bl	8000cb4 <_printf_i>
 800073a:	4680      	mov	r8, r0
 800073c:	e79b      	b.n	8000676 <_svfiprintf_r+0x106>
 800073e:	2300      	movs	r3, #0
 8000740:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8000744:	2a09      	cmp	r2, #9
 8000746:	f10b 0b01 	add.w	fp, fp, #1
 800074a:	9305      	str	r3, [sp, #20]
 800074c:	f63f af6f 	bhi.w	800062e <_svfiprintf_r+0xbe>
 8000750:	f81b 1f01 	ldrb.w	r1, [fp, #1]!
 8000754:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000758:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 800075c:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8000760:	2a09      	cmp	r2, #9
 8000762:	d9f5      	bls.n	8000750 <_svfiprintf_r+0x1e0>
 8000764:	9305      	str	r3, [sp, #20]
 8000766:	e762      	b.n	800062e <_svfiprintf_r+0xbe>
 8000768:	2140      	movs	r1, #64	@ 0x40
 800076a:	f000 f88b 	bl	8000884 <_malloc_r>
 800076e:	f8c9 0000 	str.w	r0, [r9]
 8000772:	f8c9 0010 	str.w	r0, [r9, #16]
 8000776:	b118      	cbz	r0, 8000780 <_svfiprintf_r+0x210>
 8000778:	2340      	movs	r3, #64	@ 0x40
 800077a:	f8c9 3014 	str.w	r3, [r9, #20]
 800077e:	e705      	b.n	800058c <_svfiprintf_r+0x1c>
 8000780:	230c      	movs	r3, #12
 8000782:	f8ca 3000 	str.w	r3, [sl]
 8000786:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800078a:	e783      	b.n	8000694 <_svfiprintf_r+0x124>
 800078c:	08007da8 	.word	0x08007da8
 8000790:	08007db0 	.word	0x08007db0
 8000794:	08007db4 	.word	0x08007db4
 8000798:	00000000 	.word	0x00000000
 800079c:	080003a1 	.word	0x080003a1

080007a0 <memchr>:
 80007a0:	fa5f fc81 	uxtb.w	ip, r1
 80007a4:	0781      	lsls	r1, r0, #30
 80007a6:	d044      	beq.n	8000832 <memchr+0x92>
 80007a8:	4603      	mov	r3, r0
 80007aa:	1e51      	subs	r1, r2, #1
 80007ac:	b922      	cbnz	r2, 80007b8 <memchr+0x18>
 80007ae:	e009      	b.n	80007c4 <memchr+0x24>
 80007b0:	079a      	lsls	r2, r3, #30
 80007b2:	d009      	beq.n	80007c8 <memchr+0x28>
 80007b4:	3901      	subs	r1, #1
 80007b6:	d305      	bcc.n	80007c4 <memchr+0x24>
 80007b8:	4618      	mov	r0, r3
 80007ba:	7802      	ldrb	r2, [r0, #0]
 80007bc:	3301      	adds	r3, #1
 80007be:	4562      	cmp	r2, ip
 80007c0:	d1f6      	bne.n	80007b0 <memchr+0x10>
 80007c2:	4770      	bx	lr
 80007c4:	2000      	movs	r0, #0
 80007c6:	4770      	bx	lr
 80007c8:	4618      	mov	r0, r3
 80007ca:	2903      	cmp	r1, #3
 80007cc:	d80c      	bhi.n	80007e8 <memchr+0x48>
 80007ce:	2900      	cmp	r1, #0
 80007d0:	d0f8      	beq.n	80007c4 <memchr+0x24>
 80007d2:	4603      	mov	r3, r0
 80007d4:	4401      	add	r1, r0
 80007d6:	e001      	b.n	80007dc <memchr+0x3c>
 80007d8:	428b      	cmp	r3, r1
 80007da:	d0f3      	beq.n	80007c4 <memchr+0x24>
 80007dc:	4618      	mov	r0, r3
 80007de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80007e2:	4562      	cmp	r2, ip
 80007e4:	d1f8      	bne.n	80007d8 <memchr+0x38>
 80007e6:	4770      	bx	lr
 80007e8:	b510      	push	{r4, lr}
 80007ea:	eb0c 240c 	add.w	r4, ip, ip, lsl #8
 80007ee:	4602      	mov	r2, r0
 80007f0:	eb04 4404 	add.w	r4, r4, r4, lsl #16
 80007f4:	e002      	b.n	80007fc <memchr+0x5c>
 80007f6:	3904      	subs	r1, #4
 80007f8:	2903      	cmp	r1, #3
 80007fa:	d915      	bls.n	8000828 <memchr+0x88>
 80007fc:	4610      	mov	r0, r2
 80007fe:	f852 3b04 	ldr.w	r3, [r2], #4
 8000802:	4063      	eors	r3, r4
 8000804:	f1a3 3e01 	sub.w	lr, r3, #16843009	@ 0x1010101
 8000808:	ea2e 0303 	bic.w	r3, lr, r3
 800080c:	f013 3f80 	tst.w	r3, #2155905152	@ 0x80808080
 8000810:	d0f1      	beq.n	80007f6 <memchr+0x56>
 8000812:	4603      	mov	r3, r0
 8000814:	4401      	add	r1, r0
 8000816:	e001      	b.n	800081c <memchr+0x7c>
 8000818:	428b      	cmp	r3, r1
 800081a:	d008      	beq.n	800082e <memchr+0x8e>
 800081c:	4618      	mov	r0, r3
 800081e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000822:	4562      	cmp	r2, ip
 8000824:	d1f8      	bne.n	8000818 <memchr+0x78>
 8000826:	bd10      	pop	{r4, pc}
 8000828:	4610      	mov	r0, r2
 800082a:	2900      	cmp	r1, #0
 800082c:	d1f1      	bne.n	8000812 <memchr+0x72>
 800082e:	2000      	movs	r0, #0
 8000830:	bd10      	pop	{r4, pc}
 8000832:	4611      	mov	r1, r2
 8000834:	e7c9      	b.n	80007ca <memchr+0x2a>
 8000836:	bf00      	nop

08000838 <sbrk_aligned>:
 8000838:	b570      	push	{r4, r5, r6, lr}
 800083a:	4e11      	ldr	r6, [pc, #68]	@ (8000880 <sbrk_aligned+0x48>)
 800083c:	4605      	mov	r5, r0
 800083e:	6833      	ldr	r3, [r6, #0]
 8000840:	460c      	mov	r4, r1
 8000842:	b1bb      	cbz	r3, 8000874 <sbrk_aligned+0x3c>
 8000844:	4621      	mov	r1, r4
 8000846:	4628      	mov	r0, r5
 8000848:	f000 fbf8 	bl	800103c <_sbrk_r>
 800084c:	1c43      	adds	r3, r0, #1
 800084e:	4601      	mov	r1, r0
 8000850:	d00c      	beq.n	800086c <sbrk_aligned+0x34>
 8000852:	1cc4      	adds	r4, r0, #3
 8000854:	f024 0403 	bic.w	r4, r4, #3
 8000858:	42a0      	cmp	r0, r4
 800085a:	d005      	beq.n	8000868 <sbrk_aligned+0x30>
 800085c:	4628      	mov	r0, r5
 800085e:	1a61      	subs	r1, r4, r1
 8000860:	f000 fbec 	bl	800103c <_sbrk_r>
 8000864:	3001      	adds	r0, #1
 8000866:	d001      	beq.n	800086c <sbrk_aligned+0x34>
 8000868:	4620      	mov	r0, r4
 800086a:	bd70      	pop	{r4, r5, r6, pc}
 800086c:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000870:	4620      	mov	r0, r4
 8000872:	bd70      	pop	{r4, r5, r6, pc}
 8000874:	4619      	mov	r1, r3
 8000876:	f000 fbe1 	bl	800103c <_sbrk_r>
 800087a:	6030      	str	r0, [r6, #0]
 800087c:	e7e2      	b.n	8000844 <sbrk_aligned+0xc>
 800087e:	bf00      	nop
 8000880:	20000334 	.word	0x20000334

08000884 <_malloc_r>:
 8000884:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000888:	1ccd      	adds	r5, r1, #3
 800088a:	f025 0503 	bic.w	r5, r5, #3
 800088e:	3508      	adds	r5, #8
 8000890:	2d0c      	cmp	r5, #12
 8000892:	bf38      	it	cc
 8000894:	250c      	movcc	r5, #12
 8000896:	2d00      	cmp	r5, #0
 8000898:	4606      	mov	r6, r0
 800089a:	db18      	blt.n	80008ce <_malloc_r+0x4a>
 800089c:	42a9      	cmp	r1, r5
 800089e:	d816      	bhi.n	80008ce <_malloc_r+0x4a>
 80008a0:	f8df 80dc 	ldr.w	r8, [pc, #220]	@ 8000980 <_malloc_r+0xfc>
 80008a4:	f000 fb48 	bl	8000f38 <__malloc_lock>
 80008a8:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80008ac:	b1a2      	cbz	r2, 80008d8 <_malloc_r+0x54>
 80008ae:	4614      	mov	r4, r2
 80008b0:	e003      	b.n	80008ba <_malloc_r+0x36>
 80008b2:	6863      	ldr	r3, [r4, #4]
 80008b4:	4622      	mov	r2, r4
 80008b6:	b17b      	cbz	r3, 80008d8 <_malloc_r+0x54>
 80008b8:	461c      	mov	r4, r3
 80008ba:	6823      	ldr	r3, [r4, #0]
 80008bc:	1b5b      	subs	r3, r3, r5
 80008be:	d4f8      	bmi.n	80008b2 <_malloc_r+0x2e>
 80008c0:	2b0b      	cmp	r3, #11
 80008c2:	d81f      	bhi.n	8000904 <_malloc_r+0x80>
 80008c4:	4294      	cmp	r4, r2
 80008c6:	6863      	ldr	r3, [r4, #4]
 80008c8:	d054      	beq.n	8000974 <_malloc_r+0xf0>
 80008ca:	6053      	str	r3, [r2, #4]
 80008cc:	e00c      	b.n	80008e8 <_malloc_r+0x64>
 80008ce:	230c      	movs	r3, #12
 80008d0:	6033      	str	r3, [r6, #0]
 80008d2:	2000      	movs	r0, #0
 80008d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80008d8:	4629      	mov	r1, r5
 80008da:	4630      	mov	r0, r6
 80008dc:	f7ff ffac 	bl	8000838 <sbrk_aligned>
 80008e0:	1c43      	adds	r3, r0, #1
 80008e2:	4604      	mov	r4, r0
 80008e4:	d019      	beq.n	800091a <_malloc_r+0x96>
 80008e6:	6005      	str	r5, [r0, #0]
 80008e8:	4630      	mov	r0, r6
 80008ea:	f000 fb27 	bl	8000f3c <__malloc_unlock>
 80008ee:	f104 000b 	add.w	r0, r4, #11
 80008f2:	1d23      	adds	r3, r4, #4
 80008f4:	f020 0007 	bic.w	r0, r0, #7
 80008f8:	1ac2      	subs	r2, r0, r3
 80008fa:	bf1c      	itt	ne
 80008fc:	1a1b      	subne	r3, r3, r0
 80008fe:	50a3      	strne	r3, [r4, r2]
 8000900:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000904:	1961      	adds	r1, r4, r5
 8000906:	4294      	cmp	r4, r2
 8000908:	6025      	str	r5, [r4, #0]
 800090a:	bf14      	ite	ne
 800090c:	6051      	strne	r1, [r2, #4]
 800090e:	f8c8 1004 	streq.w	r1, [r8, #4]
 8000912:	5163      	str	r3, [r4, r5]
 8000914:	6863      	ldr	r3, [r4, #4]
 8000916:	604b      	str	r3, [r1, #4]
 8000918:	e7e6      	b.n	80008e8 <_malloc_r+0x64>
 800091a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800091e:	b31f      	cbz	r7, 8000968 <_malloc_r+0xe4>
 8000920:	463c      	mov	r4, r7
 8000922:	687f      	ldr	r7, [r7, #4]
 8000924:	2f00      	cmp	r7, #0
 8000926:	d1fb      	bne.n	8000920 <_malloc_r+0x9c>
 8000928:	6823      	ldr	r3, [r4, #0]
 800092a:	4639      	mov	r1, r7
 800092c:	4630      	mov	r0, r6
 800092e:	eb04 0903 	add.w	r9, r4, r3
 8000932:	f000 fb83 	bl	800103c <_sbrk_r>
 8000936:	4581      	cmp	r9, r0
 8000938:	d116      	bne.n	8000968 <_malloc_r+0xe4>
 800093a:	6823      	ldr	r3, [r4, #0]
 800093c:	4630      	mov	r0, r6
 800093e:	1aed      	subs	r5, r5, r3
 8000940:	4629      	mov	r1, r5
 8000942:	f7ff ff79 	bl	8000838 <sbrk_aligned>
 8000946:	3001      	adds	r0, #1
 8000948:	d00e      	beq.n	8000968 <_malloc_r+0xe4>
 800094a:	6823      	ldr	r3, [r4, #0]
 800094c:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8000950:	442b      	add	r3, r5
 8000952:	6023      	str	r3, [r4, #0]
 8000954:	6853      	ldr	r3, [r2, #4]
 8000956:	b183      	cbz	r3, 800097a <_malloc_r+0xf6>
 8000958:	42a3      	cmp	r3, r4
 800095a:	d003      	beq.n	8000964 <_malloc_r+0xe0>
 800095c:	461a      	mov	r2, r3
 800095e:	685b      	ldr	r3, [r3, #4]
 8000960:	429c      	cmp	r4, r3
 8000962:	d1fb      	bne.n	800095c <_malloc_r+0xd8>
 8000964:	2300      	movs	r3, #0
 8000966:	e7b0      	b.n	80008ca <_malloc_r+0x46>
 8000968:	230c      	movs	r3, #12
 800096a:	4630      	mov	r0, r6
 800096c:	6033      	str	r3, [r6, #0]
 800096e:	f000 fae5 	bl	8000f3c <__malloc_unlock>
 8000972:	e7ae      	b.n	80008d2 <_malloc_r+0x4e>
 8000974:	f8c8 3004 	str.w	r3, [r8, #4]
 8000978:	e7b6      	b.n	80008e8 <_malloc_r+0x64>
 800097a:	f8c8 7004 	str.w	r7, [r8, #4]
 800097e:	e7b3      	b.n	80008e8 <_malloc_r+0x64>
 8000980:	20000334 	.word	0x20000334

08000984 <memcpy>:
 8000984:	4684      	mov	ip, r0
 8000986:	ea41 0300 	orr.w	r3, r1, r0
 800098a:	f013 0303 	ands.w	r3, r3, #3
 800098e:	d149      	bne.n	8000a24 <memcpy+0xa0>
 8000990:	3a40      	subs	r2, #64	@ 0x40
 8000992:	d323      	bcc.n	80009dc <memcpy+0x58>
 8000994:	680b      	ldr	r3, [r1, #0]
 8000996:	6003      	str	r3, [r0, #0]
 8000998:	684b      	ldr	r3, [r1, #4]
 800099a:	6043      	str	r3, [r0, #4]
 800099c:	688b      	ldr	r3, [r1, #8]
 800099e:	6083      	str	r3, [r0, #8]
 80009a0:	68cb      	ldr	r3, [r1, #12]
 80009a2:	60c3      	str	r3, [r0, #12]
 80009a4:	690b      	ldr	r3, [r1, #16]
 80009a6:	6103      	str	r3, [r0, #16]
 80009a8:	694b      	ldr	r3, [r1, #20]
 80009aa:	6143      	str	r3, [r0, #20]
 80009ac:	698b      	ldr	r3, [r1, #24]
 80009ae:	6183      	str	r3, [r0, #24]
 80009b0:	69cb      	ldr	r3, [r1, #28]
 80009b2:	61c3      	str	r3, [r0, #28]
 80009b4:	6a0b      	ldr	r3, [r1, #32]
 80009b6:	6203      	str	r3, [r0, #32]
 80009b8:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 80009ba:	6243      	str	r3, [r0, #36]	@ 0x24
 80009bc:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 80009be:	6283      	str	r3, [r0, #40]	@ 0x28
 80009c0:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 80009c2:	62c3      	str	r3, [r0, #44]	@ 0x2c
 80009c4:	6b0b      	ldr	r3, [r1, #48]	@ 0x30
 80009c6:	6303      	str	r3, [r0, #48]	@ 0x30
 80009c8:	6b4b      	ldr	r3, [r1, #52]	@ 0x34
 80009ca:	6343      	str	r3, [r0, #52]	@ 0x34
 80009cc:	6b8b      	ldr	r3, [r1, #56]	@ 0x38
 80009ce:	6383      	str	r3, [r0, #56]	@ 0x38
 80009d0:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 80009d2:	63c3      	str	r3, [r0, #60]	@ 0x3c
 80009d4:	3040      	adds	r0, #64	@ 0x40
 80009d6:	3140      	adds	r1, #64	@ 0x40
 80009d8:	3a40      	subs	r2, #64	@ 0x40
 80009da:	d2db      	bcs.n	8000994 <memcpy+0x10>
 80009dc:	3230      	adds	r2, #48	@ 0x30
 80009de:	d30b      	bcc.n	80009f8 <memcpy+0x74>
 80009e0:	680b      	ldr	r3, [r1, #0]
 80009e2:	6003      	str	r3, [r0, #0]
 80009e4:	684b      	ldr	r3, [r1, #4]
 80009e6:	6043      	str	r3, [r0, #4]
 80009e8:	688b      	ldr	r3, [r1, #8]
 80009ea:	6083      	str	r3, [r0, #8]
 80009ec:	68cb      	ldr	r3, [r1, #12]
 80009ee:	60c3      	str	r3, [r0, #12]
 80009f0:	3010      	adds	r0, #16
 80009f2:	3110      	adds	r1, #16
 80009f4:	3a10      	subs	r2, #16
 80009f6:	d2f3      	bcs.n	80009e0 <memcpy+0x5c>
 80009f8:	320c      	adds	r2, #12
 80009fa:	d305      	bcc.n	8000a08 <memcpy+0x84>
 80009fc:	f851 3b04 	ldr.w	r3, [r1], #4
 8000a00:	f840 3b04 	str.w	r3, [r0], #4
 8000a04:	3a04      	subs	r2, #4
 8000a06:	d2f9      	bcs.n	80009fc <memcpy+0x78>
 8000a08:	3204      	adds	r2, #4
 8000a0a:	d008      	beq.n	8000a1e <memcpy+0x9a>
 8000a0c:	07d2      	lsls	r2, r2, #31
 8000a0e:	bf1c      	itt	ne
 8000a10:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000a14:	f800 3b01 	strbne.w	r3, [r0], #1
 8000a18:	d301      	bcc.n	8000a1e <memcpy+0x9a>
 8000a1a:	880b      	ldrh	r3, [r1, #0]
 8000a1c:	8003      	strh	r3, [r0, #0]
 8000a1e:	4660      	mov	r0, ip
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop
 8000a24:	2a08      	cmp	r2, #8
 8000a26:	d313      	bcc.n	8000a50 <memcpy+0xcc>
 8000a28:	078b      	lsls	r3, r1, #30
 8000a2a:	d0b1      	beq.n	8000990 <memcpy+0xc>
 8000a2c:	f010 0303 	ands.w	r3, r0, #3
 8000a30:	d0ae      	beq.n	8000990 <memcpy+0xc>
 8000a32:	f1c3 0304 	rsb	r3, r3, #4
 8000a36:	1ad2      	subs	r2, r2, r3
 8000a38:	07db      	lsls	r3, r3, #31
 8000a3a:	bf1c      	itt	ne
 8000a3c:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000a40:	f800 3b01 	strbne.w	r3, [r0], #1
 8000a44:	d3a4      	bcc.n	8000990 <memcpy+0xc>
 8000a46:	f831 3b02 	ldrh.w	r3, [r1], #2
 8000a4a:	f820 3b02 	strh.w	r3, [r0], #2
 8000a4e:	e79f      	b.n	8000990 <memcpy+0xc>
 8000a50:	3a04      	subs	r2, #4
 8000a52:	d3d9      	bcc.n	8000a08 <memcpy+0x84>
 8000a54:	3a01      	subs	r2, #1
 8000a56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000a5a:	f800 3b01 	strb.w	r3, [r0], #1
 8000a5e:	d2f9      	bcs.n	8000a54 <memcpy+0xd0>
 8000a60:	780b      	ldrb	r3, [r1, #0]
 8000a62:	7003      	strb	r3, [r0, #0]
 8000a64:	784b      	ldrb	r3, [r1, #1]
 8000a66:	7043      	strb	r3, [r0, #1]
 8000a68:	788b      	ldrb	r3, [r1, #2]
 8000a6a:	7083      	strb	r3, [r0, #2]
 8000a6c:	4660      	mov	r0, ip
 8000a6e:	4770      	bx	lr

08000a70 <_free_r>:
 8000a70:	2900      	cmp	r1, #0
 8000a72:	d050      	beq.n	8000b16 <_free_r+0xa6>
 8000a74:	b538      	push	{r3, r4, r5, lr}
 8000a76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000a7a:	1f0c      	subs	r4, r1, #4
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	bfb8      	it	lt
 8000a80:	18e4      	addlt	r4, r4, r3
 8000a82:	4605      	mov	r5, r0
 8000a84:	f000 fa58 	bl	8000f38 <__malloc_lock>
 8000a88:	4a27      	ldr	r2, [pc, #156]	@ (8000b28 <_free_r+0xb8>)
 8000a8a:	6813      	ldr	r3, [r2, #0]
 8000a8c:	b12b      	cbz	r3, 8000a9a <_free_r+0x2a>
 8000a8e:	42a3      	cmp	r3, r4
 8000a90:	d90c      	bls.n	8000aac <_free_r+0x3c>
 8000a92:	6821      	ldr	r1, [r4, #0]
 8000a94:	1860      	adds	r0, r4, r1
 8000a96:	4283      	cmp	r3, r0
 8000a98:	d02c      	beq.n	8000af4 <_free_r+0x84>
 8000a9a:	4628      	mov	r0, r5
 8000a9c:	6063      	str	r3, [r4, #4]
 8000a9e:	6014      	str	r4, [r2, #0]
 8000aa0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000aa4:	f000 ba4a 	b.w	8000f3c <__malloc_unlock>
 8000aa8:	42a3      	cmp	r3, r4
 8000aaa:	d80f      	bhi.n	8000acc <_free_r+0x5c>
 8000aac:	461a      	mov	r2, r3
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d1f9      	bne.n	8000aa8 <_free_r+0x38>
 8000ab4:	6811      	ldr	r1, [r2, #0]
 8000ab6:	1850      	adds	r0, r2, r1
 8000ab8:	4284      	cmp	r4, r0
 8000aba:	d017      	beq.n	8000aec <_free_r+0x7c>
 8000abc:	d32c      	bcc.n	8000b18 <_free_r+0xa8>
 8000abe:	6063      	str	r3, [r4, #4]
 8000ac0:	6054      	str	r4, [r2, #4]
 8000ac2:	4628      	mov	r0, r5
 8000ac4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ac8:	f000 ba38 	b.w	8000f3c <__malloc_unlock>
 8000acc:	6811      	ldr	r1, [r2, #0]
 8000ace:	1850      	adds	r0, r2, r1
 8000ad0:	42a0      	cmp	r0, r4
 8000ad2:	d014      	beq.n	8000afe <_free_r+0x8e>
 8000ad4:	d820      	bhi.n	8000b18 <_free_r+0xa8>
 8000ad6:	6821      	ldr	r1, [r4, #0]
 8000ad8:	1860      	adds	r0, r4, r1
 8000ada:	4283      	cmp	r3, r0
 8000adc:	d1ef      	bne.n	8000abe <_free_r+0x4e>
 8000ade:	6818      	ldr	r0, [r3, #0]
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	4408      	add	r0, r1
 8000ae4:	e9c4 0300 	strd	r0, r3, [r4]
 8000ae8:	6054      	str	r4, [r2, #4]
 8000aea:	e7ea      	b.n	8000ac2 <_free_r+0x52>
 8000aec:	6823      	ldr	r3, [r4, #0]
 8000aee:	440b      	add	r3, r1
 8000af0:	6013      	str	r3, [r2, #0]
 8000af2:	e7e6      	b.n	8000ac2 <_free_r+0x52>
 8000af4:	6818      	ldr	r0, [r3, #0]
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	4408      	add	r0, r1
 8000afa:	6020      	str	r0, [r4, #0]
 8000afc:	e7cd      	b.n	8000a9a <_free_r+0x2a>
 8000afe:	6820      	ldr	r0, [r4, #0]
 8000b00:	4401      	add	r1, r0
 8000b02:	1850      	adds	r0, r2, r1
 8000b04:	4283      	cmp	r3, r0
 8000b06:	6011      	str	r1, [r2, #0]
 8000b08:	d1db      	bne.n	8000ac2 <_free_r+0x52>
 8000b0a:	e9d3 0400 	ldrd	r0, r4, [r3]
 8000b0e:	4401      	add	r1, r0
 8000b10:	e9c2 1400 	strd	r1, r4, [r2]
 8000b14:	e7d5      	b.n	8000ac2 <_free_r+0x52>
 8000b16:	4770      	bx	lr
 8000b18:	230c      	movs	r3, #12
 8000b1a:	4628      	mov	r0, r5
 8000b1c:	602b      	str	r3, [r5, #0]
 8000b1e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b22:	f000 ba0b 	b.w	8000f3c <__malloc_unlock>
 8000b26:	bf00      	nop
 8000b28:	20000338 	.word	0x20000338

08000b2c <_realloc_r>:
 8000b2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000b30:	4614      	mov	r4, r2
 8000b32:	b341      	cbz	r1, 8000b86 <_realloc_r+0x5a>
 8000b34:	b30a      	cbz	r2, 8000b7a <_realloc_r+0x4e>
 8000b36:	4606      	mov	r6, r0
 8000b38:	460d      	mov	r5, r1
 8000b3a:	f000 fa91 	bl	8001060 <_malloc_usable_size_r>
 8000b3e:	4284      	cmp	r4, r0
 8000b40:	4607      	mov	r7, r0
 8000b42:	d802      	bhi.n	8000b4a <_realloc_r+0x1e>
 8000b44:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8000b48:	d813      	bhi.n	8000b72 <_realloc_r+0x46>
 8000b4a:	4621      	mov	r1, r4
 8000b4c:	4630      	mov	r0, r6
 8000b4e:	f7ff fe99 	bl	8000884 <_malloc_r>
 8000b52:	4680      	mov	r8, r0
 8000b54:	b150      	cbz	r0, 8000b6c <_realloc_r+0x40>
 8000b56:	42bc      	cmp	r4, r7
 8000b58:	4622      	mov	r2, r4
 8000b5a:	4629      	mov	r1, r5
 8000b5c:	bf28      	it	cs
 8000b5e:	463a      	movcs	r2, r7
 8000b60:	f7ff ff10 	bl	8000984 <memcpy>
 8000b64:	4629      	mov	r1, r5
 8000b66:	4630      	mov	r0, r6
 8000b68:	f7ff ff82 	bl	8000a70 <_free_r>
 8000b6c:	4640      	mov	r0, r8
 8000b6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000b72:	46a8      	mov	r8, r5
 8000b74:	4640      	mov	r0, r8
 8000b76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000b7a:	46a0      	mov	r8, r4
 8000b7c:	f7ff ff78 	bl	8000a70 <_free_r>
 8000b80:	4640      	mov	r0, r8
 8000b82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000b86:	4611      	mov	r1, r2
 8000b88:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8000b8c:	f7ff be7a 	b.w	8000884 <_malloc_r>

08000b90 <_printf_common>:
 8000b90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b94:	4692      	mov	sl, r2
 8000b96:	461f      	mov	r7, r3
 8000b98:	690a      	ldr	r2, [r1, #16]
 8000b9a:	688b      	ldr	r3, [r1, #8]
 8000b9c:	460c      	mov	r4, r1
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	bfb8      	it	lt
 8000ba2:	461a      	movlt	r2, r3
 8000ba4:	f8ca 2000 	str.w	r2, [sl]
 8000ba8:	f891 3043 	ldrb.w	r3, [r1, #67]	@ 0x43
 8000bac:	4606      	mov	r6, r0
 8000bae:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 8000bb2:	b113      	cbz	r3, 8000bba <_printf_common+0x2a>
 8000bb4:	3201      	adds	r2, #1
 8000bb6:	f8ca 2000 	str.w	r2, [sl]
 8000bba:	6822      	ldr	r2, [r4, #0]
 8000bbc:	0691      	lsls	r1, r2, #26
 8000bbe:	d55f      	bpl.n	8000c80 <_printf_common+0xf0>
 8000bc0:	f8da 3000 	ldr.w	r3, [sl]
 8000bc4:	3302      	adds	r3, #2
 8000bc6:	f8ca 3000 	str.w	r3, [sl]
 8000bca:	6822      	ldr	r2, [r4, #0]
 8000bcc:	f012 0f06 	tst.w	r2, #6
 8000bd0:	4611      	mov	r1, r2
 8000bd2:	d11d      	bne.n	8000c10 <_printf_common+0x80>
 8000bd4:	68e1      	ldr	r1, [r4, #12]
 8000bd6:	4299      	cmp	r1, r3
 8000bd8:	bfd8      	it	le
 8000bda:	4611      	movle	r1, r2
 8000bdc:	dd18      	ble.n	8000c10 <_printf_common+0x80>
 8000bde:	f04f 0800 	mov.w	r8, #0
 8000be2:	f104 0b19 	add.w	fp, r4, #25
 8000be6:	e005      	b.n	8000bf4 <_printf_common+0x64>
 8000be8:	68e5      	ldr	r5, [r4, #12]
 8000bea:	f8da 3000 	ldr.w	r3, [sl]
 8000bee:	1aed      	subs	r5, r5, r3
 8000bf0:	4545      	cmp	r5, r8
 8000bf2:	dd0c      	ble.n	8000c0e <_printf_common+0x7e>
 8000bf4:	2301      	movs	r3, #1
 8000bf6:	465a      	mov	r2, fp
 8000bf8:	4639      	mov	r1, r7
 8000bfa:	4630      	mov	r0, r6
 8000bfc:	47c8      	blx	r9
 8000bfe:	3001      	adds	r0, #1
 8000c00:	f108 0801 	add.w	r8, r8, #1
 8000c04:	d1f0      	bne.n	8000be8 <_printf_common+0x58>
 8000c06:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c0a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c0e:	6821      	ldr	r1, [r4, #0]
 8000c10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8000c14:	3b00      	subs	r3, #0
 8000c16:	bf18      	it	ne
 8000c18:	2301      	movne	r3, #1
 8000c1a:	068a      	lsls	r2, r1, #26
 8000c1c:	d50a      	bpl.n	8000c34 <_printf_common+0xa4>
 8000c1e:	2130      	movs	r1, #48	@ 0x30
 8000c20:	18e2      	adds	r2, r4, r3
 8000c22:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8000c26:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8000c2a:	1c5a      	adds	r2, r3, #1
 8000c2c:	4422      	add	r2, r4
 8000c2e:	3302      	adds	r3, #2
 8000c30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8000c34:	4639      	mov	r1, r7
 8000c36:	4630      	mov	r0, r6
 8000c38:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8000c3c:	47c8      	blx	r9
 8000c3e:	3001      	adds	r0, #1
 8000c40:	d0e1      	beq.n	8000c06 <_printf_common+0x76>
 8000c42:	e9d4 2002 	ldrd	r2, r0, [r4, #8]
 8000c46:	6823      	ldr	r3, [r4, #0]
 8000c48:	f8da 5000 	ldr.w	r5, [sl]
 8000c4c:	f003 0306 	and.w	r3, r3, #6
 8000c50:	2b04      	cmp	r3, #4
 8000c52:	6921      	ldr	r1, [r4, #16]
 8000c54:	d01b      	beq.n	8000c8e <_printf_common+0xfe>
 8000c56:	428a      	cmp	r2, r1
 8000c58:	dd20      	ble.n	8000c9c <_printf_common+0x10c>
 8000c5a:	f04f 0800 	mov.w	r8, #0
 8000c5e:	1a52      	subs	r2, r2, r1
 8000c60:	4490      	add	r8, r2
 8000c62:	2500      	movs	r5, #0
 8000c64:	341a      	adds	r4, #26
 8000c66:	e001      	b.n	8000c6c <_printf_common+0xdc>
 8000c68:	4545      	cmp	r5, r8
 8000c6a:	da17      	bge.n	8000c9c <_printf_common+0x10c>
 8000c6c:	2301      	movs	r3, #1
 8000c6e:	4622      	mov	r2, r4
 8000c70:	4639      	mov	r1, r7
 8000c72:	4630      	mov	r0, r6
 8000c74:	47c8      	blx	r9
 8000c76:	3001      	adds	r0, #1
 8000c78:	f105 0501 	add.w	r5, r5, #1
 8000c7c:	d1f4      	bne.n	8000c68 <_printf_common+0xd8>
 8000c7e:	e7c2      	b.n	8000c06 <_printf_common+0x76>
 8000c80:	f012 0f06 	tst.w	r2, #6
 8000c84:	d00d      	beq.n	8000ca2 <_printf_common+0x112>
 8000c86:	3b00      	subs	r3, #0
 8000c88:	bf18      	it	ne
 8000c8a:	2301      	movne	r3, #1
 8000c8c:	e7d2      	b.n	8000c34 <_printf_common+0xa4>
 8000c8e:	1b40      	subs	r0, r0, r5
 8000c90:	428a      	cmp	r2, r1
 8000c92:	ea20 78e0 	bic.w	r8, r0, r0, asr #31
 8000c96:	dce2      	bgt.n	8000c5e <_printf_common+0xce>
 8000c98:	2800      	cmp	r0, #0
 8000c9a:	dce2      	bgt.n	8000c62 <_printf_common+0xd2>
 8000c9c:	2000      	movs	r0, #0
 8000c9e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000ca2:	68e1      	ldr	r1, [r4, #12]
 8000ca4:	f8da 3000 	ldr.w	r3, [sl]
 8000ca8:	4299      	cmp	r1, r3
 8000caa:	bfd8      	it	le
 8000cac:	4611      	movle	r1, r2
 8000cae:	dc96      	bgt.n	8000bde <_printf_common+0x4e>
 8000cb0:	e7ae      	b.n	8000c10 <_printf_common+0x80>
 8000cb2:	bf00      	nop

08000cb4 <_printf_i>:
 8000cb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cb8:	4617      	mov	r7, r2
 8000cba:	7e0a      	ldrb	r2, [r1, #24]
 8000cbc:	b084      	sub	sp, #16
 8000cbe:	460c      	mov	r4, r1
 8000cc0:	4606      	mov	r6, r0
 8000cc2:	4698      	mov	r8, r3
 8000cc4:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 8000cc6:	f101 0c43 	add.w	ip, r1, #67	@ 0x43
 8000cca:	2a00      	cmp	r2, #0
 8000ccc:	d035      	beq.n	8000d3a <_printf_i+0x86>
 8000cce:	f1a2 0358 	sub.w	r3, r2, #88	@ 0x58
 8000cd2:	b2d9      	uxtb	r1, r3
 8000cd4:	2920      	cmp	r1, #32
 8000cd6:	d869      	bhi.n	8000dac <_printf_i+0xf8>
 8000cd8:	2b20      	cmp	r3, #32
 8000cda:	d867      	bhi.n	8000dac <_printf_i+0xf8>
 8000cdc:	e8df f013 	tbh	[pc, r3, lsl #1]
 8000ce0:	006600e6 	.word	0x006600e6
 8000ce4:	00660066 	.word	0x00660066
 8000ce8:	00660066 	.word	0x00660066
 8000cec:	00660066 	.word	0x00660066
 8000cf0:	00660066 	.word	0x00660066
 8000cf4:	00ac0066 	.word	0x00ac0066
 8000cf8:	00660070 	.word	0x00660070
 8000cfc:	00660066 	.word	0x00660066
 8000d00:	00700066 	.word	0x00700066
 8000d04:	00660066 	.word	0x00660066
 8000d08:	00660066 	.word	0x00660066
 8000d0c:	00830021 	.word	0x00830021
 8000d10:	006600c6 	.word	0x006600c6
 8000d14:	00b60066 	.word	0x00b60066
 8000d18:	00830066 	.word	0x00830066
 8000d1c:	00660066 	.word	0x00660066
 8000d20:	00ec      	.short	0x00ec
 8000d22:	682b      	ldr	r3, [r5, #0]
 8000d24:	6822      	ldr	r2, [r4, #0]
 8000d26:	1d18      	adds	r0, r3, #4
 8000d28:	6961      	ldr	r1, [r4, #20]
 8000d2a:	6028      	str	r0, [r5, #0]
 8000d2c:	0610      	lsls	r0, r2, #24
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	d402      	bmi.n	8000d38 <_printf_i+0x84>
 8000d32:	0652      	lsls	r2, r2, #25
 8000d34:	f100 80e0 	bmi.w	8000ef8 <_printf_i+0x244>
 8000d38:	6019      	str	r1, [r3, #0]
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	46e1      	mov	r9, ip
 8000d3e:	6123      	str	r3, [r4, #16]
 8000d40:	463b      	mov	r3, r7
 8000d42:	4621      	mov	r1, r4
 8000d44:	4630      	mov	r0, r6
 8000d46:	f8cd 8000 	str.w	r8, [sp]
 8000d4a:	aa03      	add	r2, sp, #12
 8000d4c:	f7ff ff20 	bl	8000b90 <_printf_common>
 8000d50:	3001      	adds	r0, #1
 8000d52:	d020      	beq.n	8000d96 <_printf_i+0xe2>
 8000d54:	464a      	mov	r2, r9
 8000d56:	4639      	mov	r1, r7
 8000d58:	4630      	mov	r0, r6
 8000d5a:	6923      	ldr	r3, [r4, #16]
 8000d5c:	47c0      	blx	r8
 8000d5e:	3001      	adds	r0, #1
 8000d60:	d019      	beq.n	8000d96 <_printf_i+0xe2>
 8000d62:	6823      	ldr	r3, [r4, #0]
 8000d64:	68e0      	ldr	r0, [r4, #12]
 8000d66:	079b      	lsls	r3, r3, #30
 8000d68:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8000d6c:	d518      	bpl.n	8000da0 <_printf_i+0xec>
 8000d6e:	4548      	cmp	r0, r9
 8000d70:	dd16      	ble.n	8000da0 <_printf_i+0xec>
 8000d72:	2500      	movs	r5, #0
 8000d74:	f104 0a19 	add.w	sl, r4, #25
 8000d78:	e004      	b.n	8000d84 <_printf_i+0xd0>
 8000d7a:	68e0      	ldr	r0, [r4, #12]
 8000d7c:	eba0 0309 	sub.w	r3, r0, r9
 8000d80:	42ab      	cmp	r3, r5
 8000d82:	dd0d      	ble.n	8000da0 <_printf_i+0xec>
 8000d84:	2301      	movs	r3, #1
 8000d86:	4652      	mov	r2, sl
 8000d88:	4639      	mov	r1, r7
 8000d8a:	4630      	mov	r0, r6
 8000d8c:	47c0      	blx	r8
 8000d8e:	3001      	adds	r0, #1
 8000d90:	f105 0501 	add.w	r5, r5, #1
 8000d94:	d1f1      	bne.n	8000d7a <_printf_i+0xc6>
 8000d96:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000d9a:	b004      	add	sp, #16
 8000d9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000da0:	4548      	cmp	r0, r9
 8000da2:	bfb8      	it	lt
 8000da4:	4648      	movlt	r0, r9
 8000da6:	b004      	add	sp, #16
 8000da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dac:	2001      	movs	r0, #1
 8000dae:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
 8000db2:	f104 0942 	add.w	r9, r4, #66	@ 0x42
 8000db6:	2300      	movs	r3, #0
 8000db8:	6120      	str	r0, [r4, #16]
 8000dba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8000dbe:	e7bf      	b.n	8000d40 <_printf_i+0x8c>
 8000dc0:	682a      	ldr	r2, [r5, #0]
 8000dc2:	6823      	ldr	r3, [r4, #0]
 8000dc4:	1d11      	adds	r1, r2, #4
 8000dc6:	0618      	lsls	r0, r3, #24
 8000dc8:	6029      	str	r1, [r5, #0]
 8000dca:	d402      	bmi.n	8000dd2 <_printf_i+0x11e>
 8000dcc:	0659      	lsls	r1, r3, #25
 8000dce:	f100 8095 	bmi.w	8000efc <_printf_i+0x248>
 8000dd2:	6810      	ldr	r0, [r2, #0]
 8000dd4:	4601      	mov	r1, r0
 8000dd6:	2800      	cmp	r0, #0
 8000dd8:	6862      	ldr	r2, [r4, #4]
 8000dda:	f2c0 8093 	blt.w	8000f04 <_printf_i+0x250>
 8000dde:	f04f 0e0a 	mov.w	lr, #10
 8000de2:	4853      	ldr	r0, [pc, #332]	@ (8000f30 <_printf_i+0x27c>)
 8000de4:	e015      	b.n	8000e12 <_printf_i+0x15e>
 8000de6:	6820      	ldr	r0, [r4, #0]
 8000de8:	682b      	ldr	r3, [r5, #0]
 8000dea:	f010 0f80 	tst.w	r0, #128	@ 0x80
 8000dee:	f853 1b04 	ldr.w	r1, [r3], #4
 8000df2:	d102      	bne.n	8000dfa <_printf_i+0x146>
 8000df4:	0640      	lsls	r0, r0, #25
 8000df6:	bf48      	it	mi
 8000df8:	b289      	uxthmi	r1, r1
 8000dfa:	2a6f      	cmp	r2, #111	@ 0x6f
 8000dfc:	bf14      	ite	ne
 8000dfe:	f04f 0e0a 	movne.w	lr, #10
 8000e02:	f04f 0e08 	moveq.w	lr, #8
 8000e06:	484a      	ldr	r0, [pc, #296]	@ (8000f30 <_printf_i+0x27c>)
 8000e08:	602b      	str	r3, [r5, #0]
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	6862      	ldr	r2, [r4, #4]
 8000e0e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	60a2      	str	r2, [r4, #8]
 8000e16:	db51      	blt.n	8000ebc <_printf_i+0x208>
 8000e18:	6823      	ldr	r3, [r4, #0]
 8000e1a:	f023 0304 	bic.w	r3, r3, #4
 8000e1e:	6023      	str	r3, [r4, #0]
 8000e20:	2900      	cmp	r1, #0
 8000e22:	d14b      	bne.n	8000ebc <_printf_i+0x208>
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	d17b      	bne.n	8000f20 <_printf_i+0x26c>
 8000e28:	46e1      	mov	r9, ip
 8000e2a:	f1be 0f08 	cmp.w	lr, #8
 8000e2e:	d056      	beq.n	8000ede <_printf_i+0x22a>
 8000e30:	ebac 0309 	sub.w	r3, ip, r9
 8000e34:	6123      	str	r3, [r4, #16]
 8000e36:	e783      	b.n	8000d40 <_printf_i+0x8c>
 8000e38:	682a      	ldr	r2, [r5, #0]
 8000e3a:	2001      	movs	r0, #1
 8000e3c:	6811      	ldr	r1, [r2, #0]
 8000e3e:	3204      	adds	r2, #4
 8000e40:	602a      	str	r2, [r5, #0]
 8000e42:	f104 0942 	add.w	r9, r4, #66	@ 0x42
 8000e46:	f884 1042 	strb.w	r1, [r4, #66]	@ 0x42
 8000e4a:	e7b4      	b.n	8000db6 <_printf_i+0x102>
 8000e4c:	682b      	ldr	r3, [r5, #0]
 8000e4e:	2100      	movs	r1, #0
 8000e50:	1d1a      	adds	r2, r3, #4
 8000e52:	602a      	str	r2, [r5, #0]
 8000e54:	f8d3 9000 	ldr.w	r9, [r3]
 8000e58:	6862      	ldr	r2, [r4, #4]
 8000e5a:	4648      	mov	r0, r9
 8000e5c:	f7ff fca0 	bl	80007a0 <memchr>
 8000e60:	2800      	cmp	r0, #0
 8000e62:	d063      	beq.n	8000f2c <_printf_i+0x278>
 8000e64:	eba0 0009 	sub.w	r0, r0, r9
 8000e68:	6060      	str	r0, [r4, #4]
 8000e6a:	e7a4      	b.n	8000db6 <_printf_i+0x102>
 8000e6c:	6823      	ldr	r3, [r4, #0]
 8000e6e:	f043 0320 	orr.w	r3, r3, #32
 8000e72:	6023      	str	r3, [r4, #0]
 8000e74:	2278      	movs	r2, #120	@ 0x78
 8000e76:	482f      	ldr	r0, [pc, #188]	@ (8000f34 <_printf_i+0x280>)
 8000e78:	f884 2045 	strb.w	r2, [r4, #69]	@ 0x45
 8000e7c:	682a      	ldr	r2, [r5, #0]
 8000e7e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8000e82:	f852 1b04 	ldr.w	r1, [r2], #4
 8000e86:	d103      	bne.n	8000e90 <_printf_i+0x1dc>
 8000e88:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8000e8c:	bf18      	it	ne
 8000e8e:	b289      	uxthne	r1, r1
 8000e90:	602a      	str	r2, [r5, #0]
 8000e92:	07da      	lsls	r2, r3, #31
 8000e94:	bf44      	itt	mi
 8000e96:	f043 0320 	orrmi.w	r3, r3, #32
 8000e9a:	6023      	strmi	r3, [r4, #0]
 8000e9c:	b919      	cbnz	r1, 8000ea6 <_printf_i+0x1f2>
 8000e9e:	6823      	ldr	r3, [r4, #0]
 8000ea0:	f023 0320 	bic.w	r3, r3, #32
 8000ea4:	6023      	str	r3, [r4, #0]
 8000ea6:	f04f 0e10 	mov.w	lr, #16
 8000eaa:	e7ae      	b.n	8000e0a <_printf_i+0x156>
 8000eac:	2358      	movs	r3, #88	@ 0x58
 8000eae:	4820      	ldr	r0, [pc, #128]	@ (8000f30 <_printf_i+0x27c>)
 8000eb0:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8000eb4:	6823      	ldr	r3, [r4, #0]
 8000eb6:	e7e1      	b.n	8000e7c <_printf_i+0x1c8>
 8000eb8:	6823      	ldr	r3, [r4, #0]
 8000eba:	e7db      	b.n	8000e74 <_printf_i+0x1c0>
 8000ebc:	4675      	mov	r5, lr
 8000ebe:	46e1      	mov	r9, ip
 8000ec0:	fbb1 f3f5 	udiv	r3, r1, r5
 8000ec4:	460a      	mov	r2, r1
 8000ec6:	fb05 1a13 	mls	sl, r5, r3, r1
 8000eca:	4619      	mov	r1, r3
 8000ecc:	f810 300a 	ldrb.w	r3, [r0, sl]
 8000ed0:	42aa      	cmp	r2, r5
 8000ed2:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8000ed6:	d2f3      	bcs.n	8000ec0 <_printf_i+0x20c>
 8000ed8:	f1be 0f08 	cmp.w	lr, #8
 8000edc:	d1a8      	bne.n	8000e30 <_printf_i+0x17c>
 8000ede:	6823      	ldr	r3, [r4, #0]
 8000ee0:	07dd      	lsls	r5, r3, #31
 8000ee2:	d5a5      	bpl.n	8000e30 <_printf_i+0x17c>
 8000ee4:	6862      	ldr	r2, [r4, #4]
 8000ee6:	6923      	ldr	r3, [r4, #16]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	dca1      	bgt.n	8000e30 <_printf_i+0x17c>
 8000eec:	2330      	movs	r3, #48	@ 0x30
 8000eee:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8000ef2:	f889 3000 	strb.w	r3, [r9]
 8000ef6:	e79b      	b.n	8000e30 <_printf_i+0x17c>
 8000ef8:	8019      	strh	r1, [r3, #0]
 8000efa:	e71e      	b.n	8000d3a <_printf_i+0x86>
 8000efc:	f9b2 1000 	ldrsh.w	r1, [r2]
 8000f00:	4608      	mov	r0, r1
 8000f02:	e768      	b.n	8000dd6 <_printf_i+0x122>
 8000f04:	202d      	movs	r0, #45	@ 0x2d
 8000f06:	2a00      	cmp	r2, #0
 8000f08:	60a2      	str	r2, [r4, #8]
 8000f0a:	f884 0043 	strb.w	r0, [r4, #67]	@ 0x43
 8000f0e:	db02      	blt.n	8000f16 <_printf_i+0x262>
 8000f10:	f023 0304 	bic.w	r3, r3, #4
 8000f14:	6023      	str	r3, [r4, #0]
 8000f16:	250a      	movs	r5, #10
 8000f18:	4805      	ldr	r0, [pc, #20]	@ (8000f30 <_printf_i+0x27c>)
 8000f1a:	46ae      	mov	lr, r5
 8000f1c:	4249      	negs	r1, r1
 8000f1e:	e7ce      	b.n	8000ebe <_printf_i+0x20a>
 8000f20:	7803      	ldrb	r3, [r0, #0]
 8000f22:	f104 0942 	add.w	r9, r4, #66	@ 0x42
 8000f26:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8000f2a:	e77e      	b.n	8000e2a <_printf_i+0x176>
 8000f2c:	6860      	ldr	r0, [r4, #4]
 8000f2e:	e742      	b.n	8000db6 <_printf_i+0x102>
 8000f30:	08007dbc 	.word	0x08007dbc
 8000f34:	08007dd0 	.word	0x08007dd0

08000f38 <__malloc_lock>:
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop

08000f3c <__malloc_unlock>:
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <memmove>:
 8000f40:	4288      	cmp	r0, r1
 8000f42:	d90e      	bls.n	8000f62 <memmove+0x22>
 8000f44:	188b      	adds	r3, r1, r2
 8000f46:	4283      	cmp	r3, r0
 8000f48:	d90b      	bls.n	8000f62 <memmove+0x22>
 8000f4a:	eb00 0c02 	add.w	ip, r0, r2
 8000f4e:	2a00      	cmp	r2, #0
 8000f50:	d06d      	beq.n	800102e <memmove+0xee>
 8000f52:	4662      	mov	r2, ip
 8000f54:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
 8000f58:	4299      	cmp	r1, r3
 8000f5a:	f802 cd01 	strb.w	ip, [r2, #-1]!
 8000f5e:	d1f9      	bne.n	8000f54 <memmove+0x14>
 8000f60:	4770      	bx	lr
 8000f62:	2a0f      	cmp	r2, #15
 8000f64:	d80f      	bhi.n	8000f86 <memmove+0x46>
 8000f66:	4603      	mov	r3, r0
 8000f68:	f102 3cff 	add.w	ip, r2, #4294967295	@ 0xffffffff
 8000f6c:	2a00      	cmp	r2, #0
 8000f6e:	d05e      	beq.n	800102e <memmove+0xee>
 8000f70:	f10c 0c01 	add.w	ip, ip, #1
 8000f74:	3b01      	subs	r3, #1
 8000f76:	448c      	add	ip, r1
 8000f78:	f811 2b01 	ldrb.w	r2, [r1], #1
 8000f7c:	4561      	cmp	r1, ip
 8000f7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8000f82:	d1f9      	bne.n	8000f78 <memmove+0x38>
 8000f84:	4770      	bx	lr
 8000f86:	ea40 0301 	orr.w	r3, r0, r1
 8000f8a:	079b      	lsls	r3, r3, #30
 8000f8c:	d150      	bne.n	8001030 <memmove+0xf0>
 8000f8e:	f1a2 0310 	sub.w	r3, r2, #16
 8000f92:	b570      	push	{r4, r5, r6, lr}
 8000f94:	f101 0c20 	add.w	ip, r1, #32
 8000f98:	f023 050f 	bic.w	r5, r3, #15
 8000f9c:	f101 0e10 	add.w	lr, r1, #16
 8000fa0:	f100 0410 	add.w	r4, r0, #16
 8000fa4:	44ac      	add	ip, r5
 8000fa6:	091b      	lsrs	r3, r3, #4
 8000fa8:	f85e 5c10 	ldr.w	r5, [lr, #-16]
 8000fac:	f10e 0e10 	add.w	lr, lr, #16
 8000fb0:	f844 5c10 	str.w	r5, [r4, #-16]
 8000fb4:	f85e 5c1c 	ldr.w	r5, [lr, #-28]
 8000fb8:	3410      	adds	r4, #16
 8000fba:	f844 5c1c 	str.w	r5, [r4, #-28]
 8000fbe:	f85e 5c18 	ldr.w	r5, [lr, #-24]
 8000fc2:	f844 5c18 	str.w	r5, [r4, #-24]
 8000fc6:	f85e 5c14 	ldr.w	r5, [lr, #-20]
 8000fca:	45e6      	cmp	lr, ip
 8000fcc:	f844 5c14 	str.w	r5, [r4, #-20]
 8000fd0:	d1ea      	bne.n	8000fa8 <memmove+0x68>
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	f012 0f0c 	tst.w	r2, #12
 8000fd8:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 8000fdc:	f002 040f 	and.w	r4, r2, #15
 8000fe0:	eb00 1303 	add.w	r3, r0, r3, lsl #4
 8000fe4:	d028      	beq.n	8001038 <memmove+0xf8>
 8000fe6:	468e      	mov	lr, r1
 8000fe8:	3c04      	subs	r4, #4
 8000fea:	f024 0603 	bic.w	r6, r4, #3
 8000fee:	ea4f 0c94 	mov.w	ip, r4, lsr #2
 8000ff2:	441e      	add	r6, r3
 8000ff4:	1f1c      	subs	r4, r3, #4
 8000ff6:	f85e 5b04 	ldr.w	r5, [lr], #4
 8000ffa:	f844 5f04 	str.w	r5, [r4, #4]!
 8000ffe:	42b4      	cmp	r4, r6
 8001000:	d1f9      	bne.n	8000ff6 <memmove+0xb6>
 8001002:	f10c 0401 	add.w	r4, ip, #1
 8001006:	f002 0203 	and.w	r2, r2, #3
 800100a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800100e:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8001012:	f102 3cff 	add.w	ip, r2, #4294967295	@ 0xffffffff
 8001016:	b14a      	cbz	r2, 800102c <memmove+0xec>
 8001018:	f10c 0c01 	add.w	ip, ip, #1
 800101c:	3b01      	subs	r3, #1
 800101e:	448c      	add	ip, r1
 8001020:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001024:	4561      	cmp	r1, ip
 8001026:	f803 2f01 	strb.w	r2, [r3, #1]!
 800102a:	d1f9      	bne.n	8001020 <memmove+0xe0>
 800102c:	bd70      	pop	{r4, r5, r6, pc}
 800102e:	4770      	bx	lr
 8001030:	4603      	mov	r3, r0
 8001032:	f102 3cff 	add.w	ip, r2, #4294967295	@ 0xffffffff
 8001036:	e79b      	b.n	8000f70 <memmove+0x30>
 8001038:	4622      	mov	r2, r4
 800103a:	e7ea      	b.n	8001012 <memmove+0xd2>

0800103c <_sbrk_r>:
 800103c:	2200      	movs	r2, #0
 800103e:	b538      	push	{r3, r4, r5, lr}
 8001040:	4d06      	ldr	r5, [pc, #24]	@ (800105c <_sbrk_r+0x20>)
 8001042:	4604      	mov	r4, r0
 8001044:	4608      	mov	r0, r1
 8001046:	602a      	str	r2, [r5, #0]
 8001048:	f005 fbc6 	bl	80067d8 <_sbrk>
 800104c:	1c43      	adds	r3, r0, #1
 800104e:	d000      	beq.n	8001052 <_sbrk_r+0x16>
 8001050:	bd38      	pop	{r3, r4, r5, pc}
 8001052:	682b      	ldr	r3, [r5, #0]
 8001054:	2b00      	cmp	r3, #0
 8001056:	d0fb      	beq.n	8001050 <_sbrk_r+0x14>
 8001058:	6023      	str	r3, [r4, #0]
 800105a:	bd38      	pop	{r3, r4, r5, pc}
 800105c:	2000033c 	.word	0x2000033c

08001060 <_malloc_usable_size_r>:
 8001060:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001064:	1f18      	subs	r0, r3, #4
 8001066:	2b00      	cmp	r3, #0
 8001068:	bfbc      	itt	lt
 800106a:	580b      	ldrlt	r3, [r1, r0]
 800106c:	18c0      	addlt	r0, r0, r3
 800106e:	4770      	bx	lr

08001070 <__aeabi_drsub>:
 8001070:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8001074:	e002      	b.n	800107c <__adddf3>
 8001076:	bf00      	nop

08001078 <__aeabi_dsub>:
 8001078:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800107c <__adddf3>:
 800107c:	b530      	push	{r4, r5, lr}
 800107e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8001082:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8001086:	ea94 0f05 	teq	r4, r5
 800108a:	bf08      	it	eq
 800108c:	ea90 0f02 	teqeq	r0, r2
 8001090:	bf1f      	itttt	ne
 8001092:	ea54 0c00 	orrsne.w	ip, r4, r0
 8001096:	ea55 0c02 	orrsne.w	ip, r5, r2
 800109a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800109e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80010a2:	f000 80e2 	beq.w	800126a <__adddf3+0x1ee>
 80010a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80010aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80010ae:	bfb8      	it	lt
 80010b0:	426d      	neglt	r5, r5
 80010b2:	dd0c      	ble.n	80010ce <__adddf3+0x52>
 80010b4:	442c      	add	r4, r5
 80010b6:	ea80 0202 	eor.w	r2, r0, r2
 80010ba:	ea81 0303 	eor.w	r3, r1, r3
 80010be:	ea82 0000 	eor.w	r0, r2, r0
 80010c2:	ea83 0101 	eor.w	r1, r3, r1
 80010c6:	ea80 0202 	eor.w	r2, r0, r2
 80010ca:	ea81 0303 	eor.w	r3, r1, r3
 80010ce:	2d36      	cmp	r5, #54	@ 0x36
 80010d0:	bf88      	it	hi
 80010d2:	bd30      	pophi	{r4, r5, pc}
 80010d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80010d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80010dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80010e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80010e4:	d002      	beq.n	80010ec <__adddf3+0x70>
 80010e6:	4240      	negs	r0, r0
 80010e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80010f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80010f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80010f8:	d002      	beq.n	8001100 <__adddf3+0x84>
 80010fa:	4252      	negs	r2, r2
 80010fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001100:	ea94 0f05 	teq	r4, r5
 8001104:	f000 80a7 	beq.w	8001256 <__adddf3+0x1da>
 8001108:	f1a4 0401 	sub.w	r4, r4, #1
 800110c:	f1d5 0e20 	rsbs	lr, r5, #32
 8001110:	db0d      	blt.n	800112e <__adddf3+0xb2>
 8001112:	fa02 fc0e 	lsl.w	ip, r2, lr
 8001116:	fa22 f205 	lsr.w	r2, r2, r5
 800111a:	1880      	adds	r0, r0, r2
 800111c:	f141 0100 	adc.w	r1, r1, #0
 8001120:	fa03 f20e 	lsl.w	r2, r3, lr
 8001124:	1880      	adds	r0, r0, r2
 8001126:	fa43 f305 	asr.w	r3, r3, r5
 800112a:	4159      	adcs	r1, r3
 800112c:	e00e      	b.n	800114c <__adddf3+0xd0>
 800112e:	f1a5 0520 	sub.w	r5, r5, #32
 8001132:	f10e 0e20 	add.w	lr, lr, #32
 8001136:	2a01      	cmp	r2, #1
 8001138:	fa03 fc0e 	lsl.w	ip, r3, lr
 800113c:	bf28      	it	cs
 800113e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8001142:	fa43 f305 	asr.w	r3, r3, r5
 8001146:	18c0      	adds	r0, r0, r3
 8001148:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800114c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8001150:	d507      	bpl.n	8001162 <__adddf3+0xe6>
 8001152:	f04f 0e00 	mov.w	lr, #0
 8001156:	f1dc 0c00 	rsbs	ip, ip, #0
 800115a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800115e:	eb6e 0101 	sbc.w	r1, lr, r1
 8001162:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8001166:	d31b      	bcc.n	80011a0 <__adddf3+0x124>
 8001168:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800116c:	d30c      	bcc.n	8001188 <__adddf3+0x10c>
 800116e:	0849      	lsrs	r1, r1, #1
 8001170:	ea5f 0030 	movs.w	r0, r0, rrx
 8001174:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8001178:	f104 0401 	add.w	r4, r4, #1
 800117c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8001180:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8001184:	f080 809a 	bcs.w	80012bc <__adddf3+0x240>
 8001188:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800118c:	bf08      	it	eq
 800118e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8001192:	f150 0000 	adcs.w	r0, r0, #0
 8001196:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800119a:	ea41 0105 	orr.w	r1, r1, r5
 800119e:	bd30      	pop	{r4, r5, pc}
 80011a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80011a4:	4140      	adcs	r0, r0
 80011a6:	eb41 0101 	adc.w	r1, r1, r1
 80011aa:	3c01      	subs	r4, #1
 80011ac:	bf28      	it	cs
 80011ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80011b2:	d2e9      	bcs.n	8001188 <__adddf3+0x10c>
 80011b4:	f091 0f00 	teq	r1, #0
 80011b8:	bf04      	itt	eq
 80011ba:	4601      	moveq	r1, r0
 80011bc:	2000      	moveq	r0, #0
 80011be:	fab1 f381 	clz	r3, r1
 80011c2:	bf08      	it	eq
 80011c4:	3320      	addeq	r3, #32
 80011c6:	f1a3 030b 	sub.w	r3, r3, #11
 80011ca:	f1b3 0220 	subs.w	r2, r3, #32
 80011ce:	da0c      	bge.n	80011ea <__adddf3+0x16e>
 80011d0:	320c      	adds	r2, #12
 80011d2:	dd08      	ble.n	80011e6 <__adddf3+0x16a>
 80011d4:	f102 0c14 	add.w	ip, r2, #20
 80011d8:	f1c2 020c 	rsb	r2, r2, #12
 80011dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80011e0:	fa21 f102 	lsr.w	r1, r1, r2
 80011e4:	e00c      	b.n	8001200 <__adddf3+0x184>
 80011e6:	f102 0214 	add.w	r2, r2, #20
 80011ea:	bfd8      	it	le
 80011ec:	f1c2 0c20 	rsble	ip, r2, #32
 80011f0:	fa01 f102 	lsl.w	r1, r1, r2
 80011f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80011f8:	bfdc      	itt	le
 80011fa:	ea41 010c 	orrle.w	r1, r1, ip
 80011fe:	4090      	lslle	r0, r2
 8001200:	1ae4      	subs	r4, r4, r3
 8001202:	bfa2      	ittt	ge
 8001204:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8001208:	4329      	orrge	r1, r5
 800120a:	bd30      	popge	{r4, r5, pc}
 800120c:	ea6f 0404 	mvn.w	r4, r4
 8001210:	3c1f      	subs	r4, #31
 8001212:	da1c      	bge.n	800124e <__adddf3+0x1d2>
 8001214:	340c      	adds	r4, #12
 8001216:	dc0e      	bgt.n	8001236 <__adddf3+0x1ba>
 8001218:	f104 0414 	add.w	r4, r4, #20
 800121c:	f1c4 0220 	rsb	r2, r4, #32
 8001220:	fa20 f004 	lsr.w	r0, r0, r4
 8001224:	fa01 f302 	lsl.w	r3, r1, r2
 8001228:	ea40 0003 	orr.w	r0, r0, r3
 800122c:	fa21 f304 	lsr.w	r3, r1, r4
 8001230:	ea45 0103 	orr.w	r1, r5, r3
 8001234:	bd30      	pop	{r4, r5, pc}
 8001236:	f1c4 040c 	rsb	r4, r4, #12
 800123a:	f1c4 0220 	rsb	r2, r4, #32
 800123e:	fa20 f002 	lsr.w	r0, r0, r2
 8001242:	fa01 f304 	lsl.w	r3, r1, r4
 8001246:	ea40 0003 	orr.w	r0, r0, r3
 800124a:	4629      	mov	r1, r5
 800124c:	bd30      	pop	{r4, r5, pc}
 800124e:	fa21 f004 	lsr.w	r0, r1, r4
 8001252:	4629      	mov	r1, r5
 8001254:	bd30      	pop	{r4, r5, pc}
 8001256:	f094 0f00 	teq	r4, #0
 800125a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800125e:	bf06      	itte	eq
 8001260:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8001264:	3401      	addeq	r4, #1
 8001266:	3d01      	subne	r5, #1
 8001268:	e74e      	b.n	8001108 <__adddf3+0x8c>
 800126a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800126e:	bf18      	it	ne
 8001270:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8001274:	d029      	beq.n	80012ca <__adddf3+0x24e>
 8001276:	ea94 0f05 	teq	r4, r5
 800127a:	bf08      	it	eq
 800127c:	ea90 0f02 	teqeq	r0, r2
 8001280:	d005      	beq.n	800128e <__adddf3+0x212>
 8001282:	ea54 0c00 	orrs.w	ip, r4, r0
 8001286:	bf04      	itt	eq
 8001288:	4619      	moveq	r1, r3
 800128a:	4610      	moveq	r0, r2
 800128c:	bd30      	pop	{r4, r5, pc}
 800128e:	ea91 0f03 	teq	r1, r3
 8001292:	bf1e      	ittt	ne
 8001294:	2100      	movne	r1, #0
 8001296:	2000      	movne	r0, #0
 8001298:	bd30      	popne	{r4, r5, pc}
 800129a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800129e:	d105      	bne.n	80012ac <__adddf3+0x230>
 80012a0:	0040      	lsls	r0, r0, #1
 80012a2:	4149      	adcs	r1, r1
 80012a4:	bf28      	it	cs
 80012a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80012aa:	bd30      	pop	{r4, r5, pc}
 80012ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80012b0:	bf3c      	itt	cc
 80012b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80012b6:	bd30      	popcc	{r4, r5, pc}
 80012b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80012bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80012c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80012c4:	f04f 0000 	mov.w	r0, #0
 80012c8:	bd30      	pop	{r4, r5, pc}
 80012ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80012ce:	bf1a      	itte	ne
 80012d0:	4619      	movne	r1, r3
 80012d2:	4610      	movne	r0, r2
 80012d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80012d8:	bf1c      	itt	ne
 80012da:	460b      	movne	r3, r1
 80012dc:	4602      	movne	r2, r0
 80012de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80012e2:	bf06      	itte	eq
 80012e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80012e8:	ea91 0f03 	teqeq	r1, r3
 80012ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80012f0:	bd30      	pop	{r4, r5, pc}
 80012f2:	bf00      	nop

080012f4 <__aeabi_ui2d>:
 80012f4:	f090 0f00 	teq	r0, #0
 80012f8:	bf04      	itt	eq
 80012fa:	2100      	moveq	r1, #0
 80012fc:	4770      	bxeq	lr
 80012fe:	b530      	push	{r4, r5, lr}
 8001300:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8001304:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8001308:	f04f 0500 	mov.w	r5, #0
 800130c:	f04f 0100 	mov.w	r1, #0
 8001310:	e750      	b.n	80011b4 <__adddf3+0x138>
 8001312:	bf00      	nop

08001314 <__aeabi_i2d>:
 8001314:	f090 0f00 	teq	r0, #0
 8001318:	bf04      	itt	eq
 800131a:	2100      	moveq	r1, #0
 800131c:	4770      	bxeq	lr
 800131e:	b530      	push	{r4, r5, lr}
 8001320:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8001324:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8001328:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800132c:	bf48      	it	mi
 800132e:	4240      	negmi	r0, r0
 8001330:	f04f 0100 	mov.w	r1, #0
 8001334:	e73e      	b.n	80011b4 <__adddf3+0x138>
 8001336:	bf00      	nop

08001338 <__aeabi_f2d>:
 8001338:	0042      	lsls	r2, r0, #1
 800133a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800133e:	ea4f 0131 	mov.w	r1, r1, rrx
 8001342:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8001346:	bf1f      	itttt	ne
 8001348:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800134c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8001350:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8001354:	4770      	bxne	lr
 8001356:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800135a:	bf08      	it	eq
 800135c:	4770      	bxeq	lr
 800135e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8001362:	bf04      	itt	eq
 8001364:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8001368:	4770      	bxeq	lr
 800136a:	b530      	push	{r4, r5, lr}
 800136c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8001370:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8001374:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8001378:	e71c      	b.n	80011b4 <__adddf3+0x138>
 800137a:	bf00      	nop

0800137c <__aeabi_ul2d>:
 800137c:	ea50 0201 	orrs.w	r2, r0, r1
 8001380:	bf08      	it	eq
 8001382:	4770      	bxeq	lr
 8001384:	b530      	push	{r4, r5, lr}
 8001386:	f04f 0500 	mov.w	r5, #0
 800138a:	e00a      	b.n	80013a2 <__aeabi_l2d+0x16>

0800138c <__aeabi_l2d>:
 800138c:	ea50 0201 	orrs.w	r2, r0, r1
 8001390:	bf08      	it	eq
 8001392:	4770      	bxeq	lr
 8001394:	b530      	push	{r4, r5, lr}
 8001396:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800139a:	d502      	bpl.n	80013a2 <__aeabi_l2d+0x16>
 800139c:	4240      	negs	r0, r0
 800139e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80013a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80013a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80013aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80013ae:	f43f aed8 	beq.w	8001162 <__adddf3+0xe6>
 80013b2:	f04f 0203 	mov.w	r2, #3
 80013b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80013ba:	bf18      	it	ne
 80013bc:	3203      	addne	r2, #3
 80013be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80013c2:	bf18      	it	ne
 80013c4:	3203      	addne	r2, #3
 80013c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80013ca:	f1c2 0320 	rsb	r3, r2, #32
 80013ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80013d2:	fa20 f002 	lsr.w	r0, r0, r2
 80013d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80013da:	ea40 000e 	orr.w	r0, r0, lr
 80013de:	fa21 f102 	lsr.w	r1, r1, r2
 80013e2:	4414      	add	r4, r2
 80013e4:	e6bd      	b.n	8001162 <__adddf3+0xe6>
 80013e6:	bf00      	nop

080013e8 <__aeabi_dmul>:
 80013e8:	b570      	push	{r4, r5, r6, lr}
 80013ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80013ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80013f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80013f6:	bf1d      	ittte	ne
 80013f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80013fc:	ea94 0f0c 	teqne	r4, ip
 8001400:	ea95 0f0c 	teqne	r5, ip
 8001404:	f000 f8de 	bleq	80015c4 <__aeabi_dmul+0x1dc>
 8001408:	442c      	add	r4, r5
 800140a:	ea81 0603 	eor.w	r6, r1, r3
 800140e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8001412:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8001416:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800141a:	bf18      	it	ne
 800141c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8001420:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8001424:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001428:	d038      	beq.n	800149c <__aeabi_dmul+0xb4>
 800142a:	fba0 ce02 	umull	ip, lr, r0, r2
 800142e:	f04f 0500 	mov.w	r5, #0
 8001432:	fbe1 e502 	umlal	lr, r5, r1, r2
 8001436:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800143a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800143e:	f04f 0600 	mov.w	r6, #0
 8001442:	fbe1 5603 	umlal	r5, r6, r1, r3
 8001446:	f09c 0f00 	teq	ip, #0
 800144a:	bf18      	it	ne
 800144c:	f04e 0e01 	orrne.w	lr, lr, #1
 8001450:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8001454:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8001458:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800145c:	d204      	bcs.n	8001468 <__aeabi_dmul+0x80>
 800145e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8001462:	416d      	adcs	r5, r5
 8001464:	eb46 0606 	adc.w	r6, r6, r6
 8001468:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800146c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8001470:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8001474:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8001478:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800147c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8001480:	bf88      	it	hi
 8001482:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8001486:	d81e      	bhi.n	80014c6 <__aeabi_dmul+0xde>
 8001488:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800148c:	bf08      	it	eq
 800148e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8001492:	f150 0000 	adcs.w	r0, r0, #0
 8001496:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800149a:	bd70      	pop	{r4, r5, r6, pc}
 800149c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80014a0:	ea46 0101 	orr.w	r1, r6, r1
 80014a4:	ea40 0002 	orr.w	r0, r0, r2
 80014a8:	ea81 0103 	eor.w	r1, r1, r3
 80014ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80014b0:	bfc2      	ittt	gt
 80014b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80014b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80014ba:	bd70      	popgt	{r4, r5, r6, pc}
 80014bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80014c0:	f04f 0e00 	mov.w	lr, #0
 80014c4:	3c01      	subs	r4, #1
 80014c6:	f300 80ab 	bgt.w	8001620 <__aeabi_dmul+0x238>
 80014ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80014ce:	bfde      	ittt	le
 80014d0:	2000      	movle	r0, #0
 80014d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80014d6:	bd70      	pople	{r4, r5, r6, pc}
 80014d8:	f1c4 0400 	rsb	r4, r4, #0
 80014dc:	3c20      	subs	r4, #32
 80014de:	da35      	bge.n	800154c <__aeabi_dmul+0x164>
 80014e0:	340c      	adds	r4, #12
 80014e2:	dc1b      	bgt.n	800151c <__aeabi_dmul+0x134>
 80014e4:	f104 0414 	add.w	r4, r4, #20
 80014e8:	f1c4 0520 	rsb	r5, r4, #32
 80014ec:	fa00 f305 	lsl.w	r3, r0, r5
 80014f0:	fa20 f004 	lsr.w	r0, r0, r4
 80014f4:	fa01 f205 	lsl.w	r2, r1, r5
 80014f8:	ea40 0002 	orr.w	r0, r0, r2
 80014fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8001500:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8001504:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8001508:	fa21 f604 	lsr.w	r6, r1, r4
 800150c:	eb42 0106 	adc.w	r1, r2, r6
 8001510:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8001514:	bf08      	it	eq
 8001516:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800151a:	bd70      	pop	{r4, r5, r6, pc}
 800151c:	f1c4 040c 	rsb	r4, r4, #12
 8001520:	f1c4 0520 	rsb	r5, r4, #32
 8001524:	fa00 f304 	lsl.w	r3, r0, r4
 8001528:	fa20 f005 	lsr.w	r0, r0, r5
 800152c:	fa01 f204 	lsl.w	r2, r1, r4
 8001530:	ea40 0002 	orr.w	r0, r0, r2
 8001534:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8001538:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800153c:	f141 0100 	adc.w	r1, r1, #0
 8001540:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8001544:	bf08      	it	eq
 8001546:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800154a:	bd70      	pop	{r4, r5, r6, pc}
 800154c:	f1c4 0520 	rsb	r5, r4, #32
 8001550:	fa00 f205 	lsl.w	r2, r0, r5
 8001554:	ea4e 0e02 	orr.w	lr, lr, r2
 8001558:	fa20 f304 	lsr.w	r3, r0, r4
 800155c:	fa01 f205 	lsl.w	r2, r1, r5
 8001560:	ea43 0302 	orr.w	r3, r3, r2
 8001564:	fa21 f004 	lsr.w	r0, r1, r4
 8001568:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800156c:	fa21 f204 	lsr.w	r2, r1, r4
 8001570:	ea20 0002 	bic.w	r0, r0, r2
 8001574:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8001578:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800157c:	bf08      	it	eq
 800157e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8001582:	bd70      	pop	{r4, r5, r6, pc}
 8001584:	f094 0f00 	teq	r4, #0
 8001588:	d10f      	bne.n	80015aa <__aeabi_dmul+0x1c2>
 800158a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800158e:	0040      	lsls	r0, r0, #1
 8001590:	eb41 0101 	adc.w	r1, r1, r1
 8001594:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8001598:	bf08      	it	eq
 800159a:	3c01      	subeq	r4, #1
 800159c:	d0f7      	beq.n	800158e <__aeabi_dmul+0x1a6>
 800159e:	ea41 0106 	orr.w	r1, r1, r6
 80015a2:	f095 0f00 	teq	r5, #0
 80015a6:	bf18      	it	ne
 80015a8:	4770      	bxne	lr
 80015aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80015ae:	0052      	lsls	r2, r2, #1
 80015b0:	eb43 0303 	adc.w	r3, r3, r3
 80015b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80015b8:	bf08      	it	eq
 80015ba:	3d01      	subeq	r5, #1
 80015bc:	d0f7      	beq.n	80015ae <__aeabi_dmul+0x1c6>
 80015be:	ea43 0306 	orr.w	r3, r3, r6
 80015c2:	4770      	bx	lr
 80015c4:	ea94 0f0c 	teq	r4, ip
 80015c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80015cc:	bf18      	it	ne
 80015ce:	ea95 0f0c 	teqne	r5, ip
 80015d2:	d00c      	beq.n	80015ee <__aeabi_dmul+0x206>
 80015d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80015d8:	bf18      	it	ne
 80015da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80015de:	d1d1      	bne.n	8001584 <__aeabi_dmul+0x19c>
 80015e0:	ea81 0103 	eor.w	r1, r1, r3
 80015e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80015e8:	f04f 0000 	mov.w	r0, #0
 80015ec:	bd70      	pop	{r4, r5, r6, pc}
 80015ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80015f2:	bf06      	itte	eq
 80015f4:	4610      	moveq	r0, r2
 80015f6:	4619      	moveq	r1, r3
 80015f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80015fc:	d019      	beq.n	8001632 <__aeabi_dmul+0x24a>
 80015fe:	ea94 0f0c 	teq	r4, ip
 8001602:	d102      	bne.n	800160a <__aeabi_dmul+0x222>
 8001604:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8001608:	d113      	bne.n	8001632 <__aeabi_dmul+0x24a>
 800160a:	ea95 0f0c 	teq	r5, ip
 800160e:	d105      	bne.n	800161c <__aeabi_dmul+0x234>
 8001610:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8001614:	bf1c      	itt	ne
 8001616:	4610      	movne	r0, r2
 8001618:	4619      	movne	r1, r3
 800161a:	d10a      	bne.n	8001632 <__aeabi_dmul+0x24a>
 800161c:	ea81 0103 	eor.w	r1, r1, r3
 8001620:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8001624:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8001628:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800162c:	f04f 0000 	mov.w	r0, #0
 8001630:	bd70      	pop	{r4, r5, r6, pc}
 8001632:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8001636:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800163a:	bd70      	pop	{r4, r5, r6, pc}

0800163c <__aeabi_ddiv>:
 800163c:	b570      	push	{r4, r5, r6, lr}
 800163e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8001642:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8001646:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800164a:	bf1d      	ittte	ne
 800164c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8001650:	ea94 0f0c 	teqne	r4, ip
 8001654:	ea95 0f0c 	teqne	r5, ip
 8001658:	f000 f8a7 	bleq	80017aa <__aeabi_ddiv+0x16e>
 800165c:	eba4 0405 	sub.w	r4, r4, r5
 8001660:	ea81 0e03 	eor.w	lr, r1, r3
 8001664:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8001668:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800166c:	f000 8088 	beq.w	8001780 <__aeabi_ddiv+0x144>
 8001670:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8001674:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8001678:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800167c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8001680:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8001684:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8001688:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800168c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8001690:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8001694:	429d      	cmp	r5, r3
 8001696:	bf08      	it	eq
 8001698:	4296      	cmpeq	r6, r2
 800169a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800169e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80016a2:	d202      	bcs.n	80016aa <__aeabi_ddiv+0x6e>
 80016a4:	085b      	lsrs	r3, r3, #1
 80016a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80016aa:	1ab6      	subs	r6, r6, r2
 80016ac:	eb65 0503 	sbc.w	r5, r5, r3
 80016b0:	085b      	lsrs	r3, r3, #1
 80016b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80016b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80016ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80016be:	ebb6 0e02 	subs.w	lr, r6, r2
 80016c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80016c6:	bf22      	ittt	cs
 80016c8:	1ab6      	subcs	r6, r6, r2
 80016ca:	4675      	movcs	r5, lr
 80016cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80016d0:	085b      	lsrs	r3, r3, #1
 80016d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80016d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80016da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80016de:	bf22      	ittt	cs
 80016e0:	1ab6      	subcs	r6, r6, r2
 80016e2:	4675      	movcs	r5, lr
 80016e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80016e8:	085b      	lsrs	r3, r3, #1
 80016ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80016ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80016f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80016f6:	bf22      	ittt	cs
 80016f8:	1ab6      	subcs	r6, r6, r2
 80016fa:	4675      	movcs	r5, lr
 80016fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001700:	085b      	lsrs	r3, r3, #1
 8001702:	ea4f 0232 	mov.w	r2, r2, rrx
 8001706:	ebb6 0e02 	subs.w	lr, r6, r2
 800170a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800170e:	bf22      	ittt	cs
 8001710:	1ab6      	subcs	r6, r6, r2
 8001712:	4675      	movcs	r5, lr
 8001714:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001718:	ea55 0e06 	orrs.w	lr, r5, r6
 800171c:	d018      	beq.n	8001750 <__aeabi_ddiv+0x114>
 800171e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8001722:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8001726:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800172a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800172e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8001732:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8001736:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800173a:	d1c0      	bne.n	80016be <__aeabi_ddiv+0x82>
 800173c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8001740:	d10b      	bne.n	800175a <__aeabi_ddiv+0x11e>
 8001742:	ea41 0100 	orr.w	r1, r1, r0
 8001746:	f04f 0000 	mov.w	r0, #0
 800174a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800174e:	e7b6      	b.n	80016be <__aeabi_ddiv+0x82>
 8001750:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8001754:	bf04      	itt	eq
 8001756:	4301      	orreq	r1, r0
 8001758:	2000      	moveq	r0, #0
 800175a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800175e:	bf88      	it	hi
 8001760:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8001764:	f63f aeaf 	bhi.w	80014c6 <__aeabi_dmul+0xde>
 8001768:	ebb5 0c03 	subs.w	ip, r5, r3
 800176c:	bf04      	itt	eq
 800176e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8001772:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8001776:	f150 0000 	adcs.w	r0, r0, #0
 800177a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800177e:	bd70      	pop	{r4, r5, r6, pc}
 8001780:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8001784:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8001788:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800178c:	bfc2      	ittt	gt
 800178e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8001792:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8001796:	bd70      	popgt	{r4, r5, r6, pc}
 8001798:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800179c:	f04f 0e00 	mov.w	lr, #0
 80017a0:	3c01      	subs	r4, #1
 80017a2:	e690      	b.n	80014c6 <__aeabi_dmul+0xde>
 80017a4:	ea45 0e06 	orr.w	lr, r5, r6
 80017a8:	e68d      	b.n	80014c6 <__aeabi_dmul+0xde>
 80017aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80017ae:	ea94 0f0c 	teq	r4, ip
 80017b2:	bf08      	it	eq
 80017b4:	ea95 0f0c 	teqeq	r5, ip
 80017b8:	f43f af3b 	beq.w	8001632 <__aeabi_dmul+0x24a>
 80017bc:	ea94 0f0c 	teq	r4, ip
 80017c0:	d10a      	bne.n	80017d8 <__aeabi_ddiv+0x19c>
 80017c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80017c6:	f47f af34 	bne.w	8001632 <__aeabi_dmul+0x24a>
 80017ca:	ea95 0f0c 	teq	r5, ip
 80017ce:	f47f af25 	bne.w	800161c <__aeabi_dmul+0x234>
 80017d2:	4610      	mov	r0, r2
 80017d4:	4619      	mov	r1, r3
 80017d6:	e72c      	b.n	8001632 <__aeabi_dmul+0x24a>
 80017d8:	ea95 0f0c 	teq	r5, ip
 80017dc:	d106      	bne.n	80017ec <__aeabi_ddiv+0x1b0>
 80017de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80017e2:	f43f aefd 	beq.w	80015e0 <__aeabi_dmul+0x1f8>
 80017e6:	4610      	mov	r0, r2
 80017e8:	4619      	mov	r1, r3
 80017ea:	e722      	b.n	8001632 <__aeabi_dmul+0x24a>
 80017ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80017f0:	bf18      	it	ne
 80017f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80017f6:	f47f aec5 	bne.w	8001584 <__aeabi_dmul+0x19c>
 80017fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80017fe:	f47f af0d 	bne.w	800161c <__aeabi_dmul+0x234>
 8001802:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8001806:	f47f aeeb 	bne.w	80015e0 <__aeabi_dmul+0x1f8>
 800180a:	e712      	b.n	8001632 <__aeabi_dmul+0x24a>

0800180c <__aeabi_d2uiz>:
 800180c:	004a      	lsls	r2, r1, #1
 800180e:	d211      	bcs.n	8001834 <__aeabi_d2uiz+0x28>
 8001810:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8001814:	d211      	bcs.n	800183a <__aeabi_d2uiz+0x2e>
 8001816:	d50d      	bpl.n	8001834 <__aeabi_d2uiz+0x28>
 8001818:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800181c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8001820:	d40e      	bmi.n	8001840 <__aeabi_d2uiz+0x34>
 8001822:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8001826:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800182a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800182e:	fa23 f002 	lsr.w	r0, r3, r2
 8001832:	4770      	bx	lr
 8001834:	f04f 0000 	mov.w	r0, #0
 8001838:	4770      	bx	lr
 800183a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800183e:	d102      	bne.n	8001846 <__aeabi_d2uiz+0x3a>
 8001840:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001844:	4770      	bx	lr
 8001846:	f04f 0000 	mov.w	r0, #0
 800184a:	4770      	bx	lr

0800184c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800184c:	b500      	push	{lr}
 800184e:	b085      	sub	sp, #20

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001850:	2300      	movs	r3, #0
 8001852:	9301      	str	r3, [sp, #4]
 8001854:	9302      	str	r3, [sp, #8]
 8001856:	9303      	str	r3, [sp, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001858:	4838      	ldr	r0, [pc, #224]	@ (800193c <MX_ADC1_Init+0xf0>)
 800185a:	4a39      	ldr	r2, [pc, #228]	@ (8001940 <MX_ADC1_Init+0xf4>)
 800185c:	6002      	str	r2, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800185e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001862:	6082      	str	r2, [r0, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001864:	2201      	movs	r2, #1
 8001866:	7302      	strb	r2, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001868:	7503      	strb	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800186a:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800186e:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001870:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 7;
 8001872:	2307      	movs	r3, #7
 8001874:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001876:	f001 fbc7 	bl	8003008 <HAL_ADC_Init>
 800187a:	2800      	cmp	r0, #0
 800187c:	d146      	bne.n	800190c <MX_ADC1_Init+0xc0>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800187e:	2305      	movs	r3, #5
 8001880:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001882:	2201      	movs	r2, #1
 8001884:	9202      	str	r2, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 8001886:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001888:	a901      	add	r1, sp, #4
 800188a:	482c      	ldr	r0, [pc, #176]	@ (800193c <MX_ADC1_Init+0xf0>)
 800188c:	f001 fa14 	bl	8002cb8 <HAL_ADC_ConfigChannel>
 8001890:	2800      	cmp	r0, #0
 8001892:	d13e      	bne.n	8001912 <MX_ADC1_Init+0xc6>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001894:	2308      	movs	r3, #8
 8001896:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001898:	2302      	movs	r3, #2
 800189a:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800189c:	a901      	add	r1, sp, #4
 800189e:	4827      	ldr	r0, [pc, #156]	@ (800193c <MX_ADC1_Init+0xf0>)
 80018a0:	f001 fa0a 	bl	8002cb8 <HAL_ADC_ConfigChannel>
 80018a4:	2800      	cmp	r0, #0
 80018a6:	d137      	bne.n	8001918 <MX_ADC1_Init+0xcc>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80018a8:	2304      	movs	r3, #4
 80018aa:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80018ac:	2303      	movs	r3, #3
 80018ae:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018b0:	a901      	add	r1, sp, #4
 80018b2:	4822      	ldr	r0, [pc, #136]	@ (800193c <MX_ADC1_Init+0xf0>)
 80018b4:	f001 fa00 	bl	8002cb8 <HAL_ADC_ConfigChannel>
 80018b8:	2800      	cmp	r0, #0
 80018ba:	d130      	bne.n	800191e <MX_ADC1_Init+0xd2>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80018bc:	2306      	movs	r3, #6
 80018be:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80018c0:	2304      	movs	r3, #4
 80018c2:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018c4:	eb0d 0103 	add.w	r1, sp, r3
 80018c8:	481c      	ldr	r0, [pc, #112]	@ (800193c <MX_ADC1_Init+0xf0>)
 80018ca:	f001 f9f5 	bl	8002cb8 <HAL_ADC_ConfigChannel>
 80018ce:	bb48      	cbnz	r0, 8001924 <MX_ADC1_Init+0xd8>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80018d0:	2307      	movs	r3, #7
 80018d2:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80018d4:	2305      	movs	r3, #5
 80018d6:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018d8:	a901      	add	r1, sp, #4
 80018da:	4818      	ldr	r0, [pc, #96]	@ (800193c <MX_ADC1_Init+0xf0>)
 80018dc:	f001 f9ec 	bl	8002cb8 <HAL_ADC_ConfigChannel>
 80018e0:	bb18      	cbnz	r0, 800192a <MX_ADC1_Init+0xde>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80018e2:	2309      	movs	r3, #9
 80018e4:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80018e6:	2306      	movs	r3, #6
 80018e8:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018ea:	a901      	add	r1, sp, #4
 80018ec:	4813      	ldr	r0, [pc, #76]	@ (800193c <MX_ADC1_Init+0xf0>)
 80018ee:	f001 f9e3 	bl	8002cb8 <HAL_ADC_ConfigChannel>
 80018f2:	b9e8      	cbnz	r0, 8001930 <MX_ADC1_Init+0xe4>
    Error_Handler();
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80018f4:	2303      	movs	r3, #3
 80018f6:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80018f8:	2307      	movs	r3, #7
 80018fa:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018fc:	a901      	add	r1, sp, #4
 80018fe:	480f      	ldr	r0, [pc, #60]	@ (800193c <MX_ADC1_Init+0xf0>)
 8001900:	f001 f9da 	bl	8002cb8 <HAL_ADC_ConfigChannel>
 8001904:	b9b8      	cbnz	r0, 8001936 <MX_ADC1_Init+0xea>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001906:	b005      	add	sp, #20
 8001908:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800190c:	f000 fc66 	bl	80021dc <Error_Handler>
 8001910:	e7b5      	b.n	800187e <MX_ADC1_Init+0x32>
    Error_Handler();
 8001912:	f000 fc63 	bl	80021dc <Error_Handler>
 8001916:	e7bd      	b.n	8001894 <MX_ADC1_Init+0x48>
    Error_Handler();
 8001918:	f000 fc60 	bl	80021dc <Error_Handler>
 800191c:	e7c4      	b.n	80018a8 <MX_ADC1_Init+0x5c>
    Error_Handler();
 800191e:	f000 fc5d 	bl	80021dc <Error_Handler>
 8001922:	e7cb      	b.n	80018bc <MX_ADC1_Init+0x70>
    Error_Handler();
 8001924:	f000 fc5a 	bl	80021dc <Error_Handler>
 8001928:	e7d2      	b.n	80018d0 <MX_ADC1_Init+0x84>
    Error_Handler();
 800192a:	f000 fc57 	bl	80021dc <Error_Handler>
 800192e:	e7d8      	b.n	80018e2 <MX_ADC1_Init+0x96>
    Error_Handler();
 8001930:	f000 fc54 	bl	80021dc <Error_Handler>
 8001934:	e7de      	b.n	80018f4 <MX_ADC1_Init+0xa8>
    Error_Handler();
 8001936:	f000 fc51 	bl	80021dc <Error_Handler>
}
 800193a:	e7e4      	b.n	8001906 <MX_ADC1_Init+0xba>
 800193c:	20000384 	.word	0x20000384
 8001940:	40012400 	.word	0x40012400

08001944 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001944:	b530      	push	{r4, r5, lr}
 8001946:	b089      	sub	sp, #36	@ 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001948:	2300      	movs	r3, #0
 800194a:	9304      	str	r3, [sp, #16]
 800194c:	9305      	str	r3, [sp, #20]
 800194e:	9306      	str	r3, [sp, #24]
 8001950:	9307      	str	r3, [sp, #28]
  if(adcHandle->Instance==ADC1)
 8001952:	6802      	ldr	r2, [r0, #0]
 8001954:	4b25      	ldr	r3, [pc, #148]	@ (80019ec <HAL_ADC_MspInit+0xa8>)
 8001956:	429a      	cmp	r2, r3
 8001958:	d001      	beq.n	800195e <HAL_ADC_MspInit+0x1a>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800195a:	b009      	add	sp, #36	@ 0x24
 800195c:	bd30      	pop	{r4, r5, pc}
 800195e:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001960:	f503 436c 	add.w	r3, r3, #60416	@ 0xec00
 8001964:	699a      	ldr	r2, [r3, #24]
 8001966:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800196a:	619a      	str	r2, [r3, #24]
 800196c:	699a      	ldr	r2, [r3, #24]
 800196e:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8001972:	9201      	str	r2, [sp, #4]
 8001974:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001976:	699a      	ldr	r2, [r3, #24]
 8001978:	f042 0204 	orr.w	r2, r2, #4
 800197c:	619a      	str	r2, [r3, #24]
 800197e:	699a      	ldr	r2, [r3, #24]
 8001980:	f002 0204 	and.w	r2, r2, #4
 8001984:	9202      	str	r2, [sp, #8]
 8001986:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001988:	699a      	ldr	r2, [r3, #24]
 800198a:	f042 0208 	orr.w	r2, r2, #8
 800198e:	619a      	str	r2, [r3, #24]
 8001990:	699b      	ldr	r3, [r3, #24]
 8001992:	f003 0308 	and.w	r3, r3, #8
 8001996:	9303      	str	r3, [sp, #12]
 8001998:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 800199a:	23f8      	movs	r3, #248	@ 0xf8
 800199c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800199e:	2503      	movs	r5, #3
 80019a0:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a2:	a904      	add	r1, sp, #16
 80019a4:	4812      	ldr	r0, [pc, #72]	@ (80019f0 <HAL_ADC_MspInit+0xac>)
 80019a6:	f001 fd53 	bl	8003450 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = Current_Pin|GPIO_PIN_1;
 80019aa:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019ac:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ae:	a904      	add	r1, sp, #16
 80019b0:	4810      	ldr	r0, [pc, #64]	@ (80019f4 <HAL_ADC_MspInit+0xb0>)
 80019b2:	f001 fd4d 	bl	8003450 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 80019b6:	4810      	ldr	r0, [pc, #64]	@ (80019f8 <HAL_ADC_MspInit+0xb4>)
 80019b8:	4b10      	ldr	r3, [pc, #64]	@ (80019fc <HAL_ADC_MspInit+0xb8>)
 80019ba:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019bc:	2300      	movs	r3, #0
 80019be:	6043      	str	r3, [r0, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80019c0:	6083      	str	r3, [r0, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80019c2:	2280      	movs	r2, #128	@ 0x80
 80019c4:	60c2      	str	r2, [r0, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80019c6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80019ca:	6102      	str	r2, [r0, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80019cc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80019d0:	6142      	str	r2, [r0, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80019d2:	2220      	movs	r2, #32
 80019d4:	6182      	str	r2, [r0, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80019d6:	61c3      	str	r3, [r0, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80019d8:	f001 fc28 	bl	800322c <HAL_DMA_Init>
 80019dc:	b918      	cbnz	r0, 80019e6 <HAL_ADC_MspInit+0xa2>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80019de:	4b06      	ldr	r3, [pc, #24]	@ (80019f8 <HAL_ADC_MspInit+0xb4>)
 80019e0:	6223      	str	r3, [r4, #32]
 80019e2:	625c      	str	r4, [r3, #36]	@ 0x24
}
 80019e4:	e7b9      	b.n	800195a <HAL_ADC_MspInit+0x16>
      Error_Handler();
 80019e6:	f000 fbf9 	bl	80021dc <Error_Handler>
 80019ea:	e7f8      	b.n	80019de <HAL_ADC_MspInit+0x9a>
 80019ec:	40012400 	.word	0x40012400
 80019f0:	40010800 	.word	0x40010800
 80019f4:	40010c00 	.word	0x40010c00
 80019f8:	20000340 	.word	0x20000340
 80019fc:	40020008 	.word	0x40020008

08001a00 <decide_step>:
uint16_t a, b, c, d, e, f = 0;

void decide_step(uint8_t _a, uint8_t _b, uint8_t _c)
{

    if (_a && !_b && _c && (oldValue[0] && !oldValue[1] && !oldValue[2]))
 8001a00:	4603      	mov	r3, r0
 8001a02:	2800      	cmp	r0, #0
 8001a04:	d02b      	beq.n	8001a5e <decide_step+0x5e>
 8001a06:	b9a1      	cbnz	r1, 8001a32 <decide_step+0x32>
 8001a08:	b19a      	cbz	r2, 8001a32 <decide_step+0x32>
 8001a0a:	4848      	ldr	r0, [pc, #288]	@ (8001b2c <decide_step+0x12c>)
 8001a0c:	7800      	ldrb	r0, [r0, #0]
 8001a0e:	b180      	cbz	r0, 8001a32 <decide_step+0x32>
 8001a10:	4846      	ldr	r0, [pc, #280]	@ (8001b2c <decide_step+0x12c>)
 8001a12:	7840      	ldrb	r0, [r0, #1]
 8001a14:	b968      	cbnz	r0, 8001a32 <decide_step+0x32>
 8001a16:	4845      	ldr	r0, [pc, #276]	@ (8001b2c <decide_step+0x12c>)
 8001a18:	7880      	ldrb	r0, [r0, #2]
 8001a1a:	b950      	cbnz	r0, 8001a32 <decide_step+0x32>
    // 101'den 100'e gei
    {
        oldValue[0] = 1;
 8001a1c:	4a43      	ldr	r2, [pc, #268]	@ (8001b2c <decide_step+0x12c>)
 8001a1e:	2301      	movs	r3, #1
 8001a20:	7013      	strb	r3, [r2, #0]
        oldValue[1] = 0;
 8001a22:	7051      	strb	r1, [r2, #1]
        oldValue[2] = 1;
 8001a24:	7093      	strb	r3, [r2, #2]
        step = 4;
 8001a26:	4a42      	ldr	r2, [pc, #264]	@ (8001b30 <decide_step+0x130>)
 8001a28:	2104      	movs	r1, #4
 8001a2a:	6011      	str	r1, [r2, #0]
        bemf_execute_flag = 1;
 8001a2c:	4a41      	ldr	r2, [pc, #260]	@ (8001b34 <decide_step+0x134>)
 8001a2e:	7013      	strb	r3, [r2, #0]
 8001a30:	4770      	bx	lr
    }
    else if (_a && !_b && !_c && (oldValue[0] && oldValue[1] && !oldValue[2])) // 100'den 110'a gei
 8001a32:	b9a1      	cbnz	r1, 8001a5e <decide_step+0x5e>
 8001a34:	b99a      	cbnz	r2, 8001a5e <decide_step+0x5e>
 8001a36:	483d      	ldr	r0, [pc, #244]	@ (8001b2c <decide_step+0x12c>)
 8001a38:	7800      	ldrb	r0, [r0, #0]
 8001a3a:	b180      	cbz	r0, 8001a5e <decide_step+0x5e>
 8001a3c:	483b      	ldr	r0, [pc, #236]	@ (8001b2c <decide_step+0x12c>)
 8001a3e:	7840      	ldrb	r0, [r0, #1]
 8001a40:	b168      	cbz	r0, 8001a5e <decide_step+0x5e>
 8001a42:	483a      	ldr	r0, [pc, #232]	@ (8001b2c <decide_step+0x12c>)
 8001a44:	7880      	ldrb	r0, [r0, #2]
 8001a46:	b950      	cbnz	r0, 8001a5e <decide_step+0x5e>
    {
        oldValue[0] = 1;
 8001a48:	4b38      	ldr	r3, [pc, #224]	@ (8001b2c <decide_step+0x12c>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	701a      	strb	r2, [r3, #0]
        oldValue[1] = 0;
 8001a4e:	7059      	strb	r1, [r3, #1]
        oldValue[2] = 0;
 8001a50:	7099      	strb	r1, [r3, #2]
        step = 5;
 8001a52:	4b37      	ldr	r3, [pc, #220]	@ (8001b30 <decide_step+0x130>)
 8001a54:	2105      	movs	r1, #5
 8001a56:	6019      	str	r1, [r3, #0]
        bemf_execute_flag = 1;
 8001a58:	4b36      	ldr	r3, [pc, #216]	@ (8001b34 <decide_step+0x134>)
 8001a5a:	701a      	strb	r2, [r3, #0]
 8001a5c:	4770      	bx	lr
    }

    else if (_a && _b && !_c && (!oldValue[0] && oldValue[1] && !oldValue[2])) // 100'den 110'a gei
 8001a5e:	b1db      	cbz	r3, 8001a98 <decide_step+0x98>
 8001a60:	2900      	cmp	r1, #0
 8001a62:	d05f      	beq.n	8001b24 <decide_step+0x124>
 8001a64:	2a00      	cmp	r2, #0
 8001a66:	d15d      	bne.n	8001b24 <decide_step+0x124>
 8001a68:	4b30      	ldr	r3, [pc, #192]	@ (8001b2c <decide_step+0x12c>)
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d159      	bne.n	8001b24 <decide_step+0x124>
 8001a70:	4b2e      	ldr	r3, [pc, #184]	@ (8001b2c <decide_step+0x12c>)
 8001a72:	785b      	ldrb	r3, [r3, #1]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d055      	beq.n	8001b24 <decide_step+0x124>
 8001a78:	4b2c      	ldr	r3, [pc, #176]	@ (8001b2c <decide_step+0x12c>)
 8001a7a:	789b      	ldrb	r3, [r3, #2]
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d151      	bne.n	8001b24 <decide_step+0x124>
    {
        oldValue[0] = 1;
 8001a80:	4a2a      	ldr	r2, [pc, #168]	@ (8001b2c <decide_step+0x12c>)
 8001a82:	2301      	movs	r3, #1
 8001a84:	7013      	strb	r3, [r2, #0]
        oldValue[1] = 1;
 8001a86:	7053      	strb	r3, [r2, #1]
        oldValue[2] = 0;
 8001a88:	2100      	movs	r1, #0
 8001a8a:	7091      	strb	r1, [r2, #2]
        step = 6;
 8001a8c:	4a28      	ldr	r2, [pc, #160]	@ (8001b30 <decide_step+0x130>)
 8001a8e:	2106      	movs	r1, #6
 8001a90:	6011      	str	r1, [r2, #0]
        bemf_execute_flag = 1;
 8001a92:	4a28      	ldr	r2, [pc, #160]	@ (8001b34 <decide_step+0x134>)
 8001a94:	7013      	strb	r3, [r2, #0]
 8001a96:	4770      	bx	lr
    }

    else if (!_a && _b && !_c && (!oldValue[0] && oldValue[1] && oldValue[2])) // 100'den 110'a gei
 8001a98:	b1a1      	cbz	r1, 8001ac4 <decide_step+0xc4>
 8001a9a:	b99a      	cbnz	r2, 8001ac4 <decide_step+0xc4>
 8001a9c:	4823      	ldr	r0, [pc, #140]	@ (8001b2c <decide_step+0x12c>)
 8001a9e:	7800      	ldrb	r0, [r0, #0]
 8001aa0:	b980      	cbnz	r0, 8001ac4 <decide_step+0xc4>
 8001aa2:	4822      	ldr	r0, [pc, #136]	@ (8001b2c <decide_step+0x12c>)
 8001aa4:	7840      	ldrb	r0, [r0, #1]
 8001aa6:	b168      	cbz	r0, 8001ac4 <decide_step+0xc4>
 8001aa8:	4820      	ldr	r0, [pc, #128]	@ (8001b2c <decide_step+0x12c>)
 8001aaa:	7880      	ldrb	r0, [r0, #2]
 8001aac:	b150      	cbz	r0, 8001ac4 <decide_step+0xc4>
    {
        oldValue[0] = 0;
 8001aae:	4a1f      	ldr	r2, [pc, #124]	@ (8001b2c <decide_step+0x12c>)
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	7011      	strb	r1, [r2, #0]
        oldValue[1] = 1;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	7053      	strb	r3, [r2, #1]
        oldValue[2] = 0;
 8001ab8:	7091      	strb	r1, [r2, #2]
        step = 1;
 8001aba:	4a1d      	ldr	r2, [pc, #116]	@ (8001b30 <decide_step+0x130>)
 8001abc:	6013      	str	r3, [r2, #0]
        bemf_execute_flag = 1;
 8001abe:	4a1d      	ldr	r2, [pc, #116]	@ (8001b34 <decide_step+0x134>)
 8001ac0:	7013      	strb	r3, [r2, #0]
 8001ac2:	4770      	bx	lr
    }

    else if (!_a && _b && _c && (!oldValue[0] && !oldValue[1] && oldValue[2])) // 100'den 110'a gei
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d12d      	bne.n	8001b24 <decide_step+0x124>
 8001ac8:	b1a9      	cbz	r1, 8001af6 <decide_step+0xf6>
 8001aca:	b1a2      	cbz	r2, 8001af6 <decide_step+0xf6>
 8001acc:	4b17      	ldr	r3, [pc, #92]	@ (8001b2c <decide_step+0x12c>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	b98b      	cbnz	r3, 8001af6 <decide_step+0xf6>
 8001ad2:	4b16      	ldr	r3, [pc, #88]	@ (8001b2c <decide_step+0x12c>)
 8001ad4:	785b      	ldrb	r3, [r3, #1]
 8001ad6:	b973      	cbnz	r3, 8001af6 <decide_step+0xf6>
 8001ad8:	4b14      	ldr	r3, [pc, #80]	@ (8001b2c <decide_step+0x12c>)
 8001ada:	789b      	ldrb	r3, [r3, #2]
 8001adc:	b15b      	cbz	r3, 8001af6 <decide_step+0xf6>
    {
        oldValue[0] = 0;
 8001ade:	4a13      	ldr	r2, [pc, #76]	@ (8001b2c <decide_step+0x12c>)
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	7013      	strb	r3, [r2, #0]
        oldValue[1] = 1;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	7053      	strb	r3, [r2, #1]
        oldValue[2] = 1;
 8001ae8:	7093      	strb	r3, [r2, #2]
        step = 2;
 8001aea:	4a11      	ldr	r2, [pc, #68]	@ (8001b30 <decide_step+0x130>)
 8001aec:	2102      	movs	r1, #2
 8001aee:	6011      	str	r1, [r2, #0]
        bemf_execute_flag = 1;
 8001af0:	4a10      	ldr	r2, [pc, #64]	@ (8001b34 <decide_step+0x134>)
 8001af2:	7013      	strb	r3, [r2, #0]
 8001af4:	4770      	bx	lr
    }
    else if (!_a && !_b && _c && (oldValue[0] && !oldValue[1] && oldValue[2])) // 100'den 110'a gei
 8001af6:	b9a9      	cbnz	r1, 8001b24 <decide_step+0x124>
 8001af8:	b1a2      	cbz	r2, 8001b24 <decide_step+0x124>
 8001afa:	4b0c      	ldr	r3, [pc, #48]	@ (8001b2c <decide_step+0x12c>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	b18b      	cbz	r3, 8001b24 <decide_step+0x124>
 8001b00:	4b0a      	ldr	r3, [pc, #40]	@ (8001b2c <decide_step+0x12c>)
 8001b02:	785b      	ldrb	r3, [r3, #1]
 8001b04:	b973      	cbnz	r3, 8001b24 <decide_step+0x124>
 8001b06:	4b09      	ldr	r3, [pc, #36]	@ (8001b2c <decide_step+0x12c>)
 8001b08:	789b      	ldrb	r3, [r3, #2]
 8001b0a:	b15b      	cbz	r3, 8001b24 <decide_step+0x124>
    {
        oldValue[0] = 0;
 8001b0c:	4b07      	ldr	r3, [pc, #28]	@ (8001b2c <decide_step+0x12c>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	701a      	strb	r2, [r3, #0]
        oldValue[1] = 0;
 8001b12:	705a      	strb	r2, [r3, #1]
        oldValue[2] = 1;
 8001b14:	2201      	movs	r2, #1
 8001b16:	709a      	strb	r2, [r3, #2]
        step = 3;
 8001b18:	4b05      	ldr	r3, [pc, #20]	@ (8001b30 <decide_step+0x130>)
 8001b1a:	2103      	movs	r1, #3
 8001b1c:	6019      	str	r1, [r3, #0]
        bemf_execute_flag = 1;
 8001b1e:	4b05      	ldr	r3, [pc, #20]	@ (8001b34 <decide_step+0x134>)
 8001b20:	701a      	strb	r2, [r3, #0]
 8001b22:	4770      	bx	lr
    }
    else
    {
        bemf_execute_flag = 0;
 8001b24:	4b03      	ldr	r3, [pc, #12]	@ (8001b34 <decide_step+0x134>)
 8001b26:	2200      	movs	r2, #0
 8001b28:	701a      	strb	r2, [r3, #0]
    }
}
 8001b2a:	4770      	bx	lr
 8001b2c:	20000670 	.word	0x20000670
 8001b30:	20000644 	.word	0x20000644
 8001b34:	200005c0 	.word	0x200005c0

08001b38 <abc>:
void abc()
{
 8001b38:	b508      	push	{r3, lr}
    if (rpm > 1000)
 8001b3a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b64 <abc+0x2c>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001b42:	d800      	bhi.n	8001b46 <abc+0xe>
    {
        decide_step(polarity_A, polarity_B, polarity_C);
        execute_step(step);
    }
}
 8001b44:	bd08      	pop	{r3, pc}
        decide_step(polarity_A, polarity_B, polarity_C);
 8001b46:	4b08      	ldr	r3, [pc, #32]	@ (8001b68 <abc+0x30>)
 8001b48:	781a      	ldrb	r2, [r3, #0]
 8001b4a:	4b08      	ldr	r3, [pc, #32]	@ (8001b6c <abc+0x34>)
 8001b4c:	7819      	ldrb	r1, [r3, #0]
 8001b4e:	4b08      	ldr	r3, [pc, #32]	@ (8001b70 <abc+0x38>)
 8001b50:	7818      	ldrb	r0, [r3, #0]
 8001b52:	f7ff ff55 	bl	8001a00 <decide_step>
        execute_step(step);
 8001b56:	4b07      	ldr	r3, [pc, #28]	@ (8001b74 <abc+0x3c>)
 8001b58:	6818      	ldr	r0, [r3, #0]
 8001b5a:	b2c0      	uxtb	r0, r0
 8001b5c:	f000 ff96 	bl	8002a8c <execute_step>
}
 8001b60:	e7f0      	b.n	8001b44 <abc+0xc>
 8001b62:	bf00      	nop
 8001b64:	2000062c 	.word	0x2000062c
 8001b68:	200005cb 	.word	0x200005cb
 8001b6c:	200005cc 	.word	0x200005cc
 8001b70:	200005cd 	.word	0x200005cd
 8001b74:	20000644 	.word	0x20000644

08001b78 <log_var_analysis>:
    }
}

void log_var_analysis()
{
    if (rpm > 900 && 0)
 8001b78:	4b01      	ldr	r3, [pc, #4]	@ (8001b80 <log_var_analysis+0x8>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
            LOG_VAR(d);
            LOG_VAR(e);
            LOG_VAR(f);
        }
    }
}
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	2000062c 	.word	0x2000062c

08001b84 <phaseControlBemf>:
{
 8001b84:	b510      	push	{r4, lr}
    if (polarity_A + polarity_A_old == 1)
 8001b86:	4b32      	ldr	r3, [pc, #200]	@ (8001c50 <phaseControlBemf+0xcc>)
 8001b88:	781b      	ldrb	r3, [r3, #0]
 8001b8a:	4a32      	ldr	r2, [pc, #200]	@ (8001c54 <phaseControlBemf+0xd0>)
 8001b8c:	7812      	ldrb	r2, [r2, #0]
 8001b8e:	4413      	add	r3, r2
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d00e      	beq.n	8001bb2 <phaseControlBemf+0x2e>
    else if (polarity_B + polarity_B_old == 1)
 8001b94:	4b30      	ldr	r3, [pc, #192]	@ (8001c58 <phaseControlBemf+0xd4>)
 8001b96:	781b      	ldrb	r3, [r3, #0]
 8001b98:	4a30      	ldr	r2, [pc, #192]	@ (8001c5c <phaseControlBemf+0xd8>)
 8001b9a:	7812      	ldrb	r2, [r2, #0]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d021      	beq.n	8001be6 <phaseControlBemf+0x62>
    else if (polarity_C + polarity_C_old == 1)
 8001ba2:	4b2f      	ldr	r3, [pc, #188]	@ (8001c60 <phaseControlBemf+0xdc>)
 8001ba4:	781b      	ldrb	r3, [r3, #0]
 8001ba6:	4a2f      	ldr	r2, [pc, #188]	@ (8001c64 <phaseControlBemf+0xe0>)
 8001ba8:	7812      	ldrb	r2, [r2, #0]
 8001baa:	4413      	add	r3, r2
 8001bac:	2b01      	cmp	r3, #1
 8001bae:	d034      	beq.n	8001c1a <phaseControlBemf+0x96>
}
 8001bb0:	bd10      	pop	{r4, pc}
        intersection_interval = __HAL_TIM_GET_COUNTER(&htim4);
 8001bb2:	4c2d      	ldr	r4, [pc, #180]	@ (8001c68 <phaseControlBemf+0xe4>)
 8001bb4:	6823      	ldr	r3, [r4, #0]
 8001bb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bb8:	4a2c      	ldr	r2, [pc, #176]	@ (8001c6c <phaseControlBemf+0xe8>)
 8001bba:	6013      	str	r3, [r2, #0]
        __HAL_TIM_SET_AUTORELOAD(&htim3, (intersection_interval * 2) / 3);
 8001bbc:	005b      	lsls	r3, r3, #1
 8001bbe:	482c      	ldr	r0, [pc, #176]	@ (8001c70 <phaseControlBemf+0xec>)
 8001bc0:	6801      	ldr	r1, [r0, #0]
 8001bc2:	4a2c      	ldr	r2, [pc, #176]	@ (8001c74 <phaseControlBemf+0xf0>)
 8001bc4:	fba2 2303 	umull	r2, r3, r2, r3
 8001bc8:	085b      	lsrs	r3, r3, #1
 8001bca:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8001bcc:	60c3      	str	r3, [r0, #12]
        HAL_TIM_Base_Start_IT(&htim3);
 8001bce:	f003 fa0f 	bl	8004ff0 <HAL_TIM_Base_Start_IT>
        __HAL_TIM_SET_COUNTER(&htim4, 0);
 8001bd2:	6823      	ldr	r3, [r4, #0]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	625a      	str	r2, [r3, #36]	@ 0x24
        polarity_A_old = polarity_A;
 8001bd8:	4b1d      	ldr	r3, [pc, #116]	@ (8001c50 <phaseControlBemf+0xcc>)
 8001bda:	781a      	ldrb	r2, [r3, #0]
 8001bdc:	4b1d      	ldr	r3, [pc, #116]	@ (8001c54 <phaseControlBemf+0xd0>)
 8001bde:	701a      	strb	r2, [r3, #0]
        log_var_analysis();
 8001be0:	f7ff ffca 	bl	8001b78 <log_var_analysis>
        set_step();
 8001be4:	e7e4      	b.n	8001bb0 <phaseControlBemf+0x2c>
        intersection_interval = __HAL_TIM_GET_COUNTER(&htim4);
 8001be6:	4c20      	ldr	r4, [pc, #128]	@ (8001c68 <phaseControlBemf+0xe4>)
 8001be8:	6823      	ldr	r3, [r4, #0]
 8001bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bec:	4a1f      	ldr	r2, [pc, #124]	@ (8001c6c <phaseControlBemf+0xe8>)
 8001bee:	6013      	str	r3, [r2, #0]
        __HAL_TIM_SET_AUTORELOAD(&htim3, (intersection_interval * 2) / 3);
 8001bf0:	005b      	lsls	r3, r3, #1
 8001bf2:	481f      	ldr	r0, [pc, #124]	@ (8001c70 <phaseControlBemf+0xec>)
 8001bf4:	6801      	ldr	r1, [r0, #0]
 8001bf6:	4a1f      	ldr	r2, [pc, #124]	@ (8001c74 <phaseControlBemf+0xf0>)
 8001bf8:	fba2 2303 	umull	r2, r3, r2, r3
 8001bfc:	085b      	lsrs	r3, r3, #1
 8001bfe:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8001c00:	60c3      	str	r3, [r0, #12]
        HAL_TIM_Base_Start_IT(&htim3);
 8001c02:	f003 f9f5 	bl	8004ff0 <HAL_TIM_Base_Start_IT>
        __HAL_TIM_SET_COUNTER(&htim4, 0);
 8001c06:	6823      	ldr	r3, [r4, #0]
 8001c08:	2200      	movs	r2, #0
 8001c0a:	625a      	str	r2, [r3, #36]	@ 0x24
        polarity_B_old = polarity_B;
 8001c0c:	4b12      	ldr	r3, [pc, #72]	@ (8001c58 <phaseControlBemf+0xd4>)
 8001c0e:	781a      	ldrb	r2, [r3, #0]
 8001c10:	4b12      	ldr	r3, [pc, #72]	@ (8001c5c <phaseControlBemf+0xd8>)
 8001c12:	701a      	strb	r2, [r3, #0]
        log_var_analysis();
 8001c14:	f7ff ffb0 	bl	8001b78 <log_var_analysis>
        set_step();
 8001c18:	e7ca      	b.n	8001bb0 <phaseControlBemf+0x2c>
        intersection_interval = __HAL_TIM_GET_COUNTER(&htim4);
 8001c1a:	4c13      	ldr	r4, [pc, #76]	@ (8001c68 <phaseControlBemf+0xe4>)
 8001c1c:	6823      	ldr	r3, [r4, #0]
 8001c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c20:	4a12      	ldr	r2, [pc, #72]	@ (8001c6c <phaseControlBemf+0xe8>)
 8001c22:	6013      	str	r3, [r2, #0]
        __HAL_TIM_SET_AUTORELOAD(&htim3, (intersection_interval * 2) / 3);
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	4812      	ldr	r0, [pc, #72]	@ (8001c70 <phaseControlBemf+0xec>)
 8001c28:	6801      	ldr	r1, [r0, #0]
 8001c2a:	4a12      	ldr	r2, [pc, #72]	@ (8001c74 <phaseControlBemf+0xf0>)
 8001c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8001c30:	085b      	lsrs	r3, r3, #1
 8001c32:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8001c34:	60c3      	str	r3, [r0, #12]
        HAL_TIM_Base_Start_IT(&htim3);
 8001c36:	f003 f9db 	bl	8004ff0 <HAL_TIM_Base_Start_IT>
        __HAL_TIM_SET_COUNTER(&htim4, 0);
 8001c3a:	6823      	ldr	r3, [r4, #0]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	625a      	str	r2, [r3, #36]	@ 0x24
        polarity_C_old = polarity_C;
 8001c40:	4b07      	ldr	r3, [pc, #28]	@ (8001c60 <phaseControlBemf+0xdc>)
 8001c42:	781a      	ldrb	r2, [r3, #0]
 8001c44:	4b07      	ldr	r3, [pc, #28]	@ (8001c64 <phaseControlBemf+0xe0>)
 8001c46:	701a      	strb	r2, [r3, #0]
        log_var_analysis();
 8001c48:	f7ff ff96 	bl	8001b78 <log_var_analysis>
}
 8001c4c:	e7b0      	b.n	8001bb0 <phaseControlBemf+0x2c>
 8001c4e:	bf00      	nop
 8001c50:	200005cd 	.word	0x200005cd
 8001c54:	200005ca 	.word	0x200005ca
 8001c58:	200005cc 	.word	0x200005cc
 8001c5c:	200005c9 	.word	0x200005c9
 8001c60:	200005cb 	.word	0x200005cb
 8001c64:	200005c8 	.word	0x200005c8
 8001c68:	2000069c 	.word	0x2000069c
 8001c6c:	200005c4 	.word	0x200005c4
 8001c70:	200006e4 	.word	0x200006e4
 8001c74:	aaaaaaab 	.word	0xaaaaaaab

08001c78 <log_variable>:
#include "usb_device.h"

char log_buffer[BUFFER_SIZE];
int log_length = 0;

void log_variable(const char *name, unsigned int value) {
 8001c78:	b530      	push	{r4, r5, lr}
 8001c7a:	b083      	sub	sp, #12
 8001c7c:	4603      	mov	r3, r0
    int len = snprintf(log_buffer + log_length, BUFFER_SIZE - log_length, "%s:%u,", name, value);
 8001c7e:	4c07      	ldr	r4, [pc, #28]	@ (8001c9c <log_variable+0x24>)
 8001c80:	6825      	ldr	r5, [r4, #0]
 8001c82:	9100      	str	r1, [sp, #0]
 8001c84:	4a06      	ldr	r2, [pc, #24]	@ (8001ca0 <log_variable+0x28>)
 8001c86:	f5c5 7100 	rsb	r1, r5, #512	@ 0x200
 8001c8a:	4806      	ldr	r0, [pc, #24]	@ (8001ca4 <log_variable+0x2c>)
 8001c8c:	4428      	add	r0, r5
 8001c8e:	f7fe fb41 	bl	8000314 <sniprintf>
    log_length += len;
 8001c92:	6823      	ldr	r3, [r4, #0]
 8001c94:	4403      	add	r3, r0
 8001c96:	6023      	str	r3, [r4, #0]
}
 8001c98:	b003      	add	sp, #12
 8001c9a:	bd30      	pop	{r4, r5, pc}
 8001c9c:	200003b4 	.word	0x200003b4
 8001ca0:	08007d5c 	.word	0x08007d5c
 8001ca4:	200003b8 	.word	0x200003b8

08001ca8 <LOG_POST>:

void LOG_POST() {
 8001ca8:	b508      	push	{r3, lr}
    if (log_length > 0) {
 8001caa:	4b09      	ldr	r3, [pc, #36]	@ (8001cd0 <LOG_POST+0x28>)
 8001cac:	6819      	ldr	r1, [r3, #0]
 8001cae:	2900      	cmp	r1, #0
 8001cb0:	dc05      	bgt.n	8001cbe <LOG_POST+0x16>
        log_buffer[log_length - 1] = '\n';
        CDC_Transmit_FS((uint8_t *)log_buffer, log_length);
    }
    log_length = 0; 
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	4a06      	ldr	r2, [pc, #24]	@ (8001cd0 <LOG_POST+0x28>)
 8001cb6:	6013      	str	r3, [r2, #0]
    log_buffer[0] = '\0';
 8001cb8:	4a06      	ldr	r2, [pc, #24]	@ (8001cd4 <LOG_POST+0x2c>)
 8001cba:	7013      	strb	r3, [r2, #0]
 8001cbc:	bd08      	pop	{r3, pc}
        log_buffer[log_length - 1] = '\n';
 8001cbe:	1e4b      	subs	r3, r1, #1
 8001cc0:	4804      	ldr	r0, [pc, #16]	@ (8001cd4 <LOG_POST+0x2c>)
 8001cc2:	220a      	movs	r2, #10
 8001cc4:	54c2      	strb	r2, [r0, r3]
        CDC_Transmit_FS((uint8_t *)log_buffer, log_length);
 8001cc6:	b289      	uxth	r1, r1
 8001cc8:	f005 f972 	bl	8006fb0 <CDC_Transmit_FS>
 8001ccc:	e7f1      	b.n	8001cb2 <LOG_POST+0xa>
 8001cce:	bf00      	nop
 8001cd0:	200003b4 	.word	0x200003b4
 8001cd4:	200003b8 	.word	0x200003b8

08001cd8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001cd8:	b500      	push	{lr}
 8001cda:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001cdc:	4b0a      	ldr	r3, [pc, #40]	@ (8001d08 <MX_DMA_Init+0x30>)
 8001cde:	695a      	ldr	r2, [r3, #20]
 8001ce0:	f042 0201 	orr.w	r2, r2, #1
 8001ce4:	615a      	str	r2, [r3, #20]
 8001ce6:	695b      	ldr	r3, [r3, #20]
 8001ce8:	f003 0301 	and.w	r3, r3, #1
 8001cec:	9301      	str	r3, [sp, #4]
 8001cee:	9b01      	ldr	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	4611      	mov	r1, r2
 8001cf4:	200b      	movs	r0, #11
 8001cf6:	f001 fa51 	bl	800319c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001cfa:	200b      	movs	r0, #11
 8001cfc:	f001 fa5e 	bl	80031bc <HAL_NVIC_EnableIRQ>

}
 8001d00:	b003      	add	sp, #12
 8001d02:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d06:	bf00      	nop
 8001d08:	40021000 	.word	0x40021000

08001d0c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001d0c:	b530      	push	{r4, r5, lr}
 8001d0e:	b089      	sub	sp, #36	@ 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d10:	2400      	movs	r4, #0
 8001d12:	9404      	str	r4, [sp, #16]
 8001d14:	9405      	str	r4, [sp, #20]
 8001d16:	9406      	str	r4, [sp, #24]
 8001d18:	9407      	str	r4, [sp, #28]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d1a:	4b31      	ldr	r3, [pc, #196]	@ (8001de0 <MX_GPIO_Init+0xd4>)
 8001d1c:	699a      	ldr	r2, [r3, #24]
 8001d1e:	f042 0210 	orr.w	r2, r2, #16
 8001d22:	619a      	str	r2, [r3, #24]
 8001d24:	699a      	ldr	r2, [r3, #24]
 8001d26:	f002 0210 	and.w	r2, r2, #16
 8001d2a:	9200      	str	r2, [sp, #0]
 8001d2c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d2e:	699a      	ldr	r2, [r3, #24]
 8001d30:	f042 0220 	orr.w	r2, r2, #32
 8001d34:	619a      	str	r2, [r3, #24]
 8001d36:	699a      	ldr	r2, [r3, #24]
 8001d38:	f002 0220 	and.w	r2, r2, #32
 8001d3c:	9201      	str	r2, [sp, #4]
 8001d3e:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d40:	699a      	ldr	r2, [r3, #24]
 8001d42:	f042 0204 	orr.w	r2, r2, #4
 8001d46:	619a      	str	r2, [r3, #24]
 8001d48:	699a      	ldr	r2, [r3, #24]
 8001d4a:	f002 0204 	and.w	r2, r2, #4
 8001d4e:	9202      	str	r2, [sp, #8]
 8001d50:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d52:	699a      	ldr	r2, [r3, #24]
 8001d54:	f042 0208 	orr.w	r2, r2, #8
 8001d58:	619a      	str	r2, [r3, #24]
 8001d5a:	699b      	ldr	r3, [r3, #24]
 8001d5c:	f003 0308 	and.w	r3, r3, #8
 8001d60:	9303      	str	r3, [sp, #12]
 8001d62:	9b03      	ldr	r3, [sp, #12]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8001d64:	4d1f      	ldr	r5, [pc, #124]	@ (8001de4 <MX_GPIO_Init+0xd8>)
 8001d66:	4622      	mov	r2, r4
 8001d68:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8001d6c:	4628      	mov	r0, r5
 8001d6e:	f001 fc84 	bl	800367a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001d72:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8001d76:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d78:	2301      	movs	r3, #1
 8001d7a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d7e:	2302      	movs	r3, #2
 8001d80:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d82:	a904      	add	r1, sp, #16
 8001d84:	4628      	mov	r0, r5
 8001d86:	f001 fb63 	bl	8003450 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = HALL_1_Pin|HALL_2_Pin|HALL_3_Pin;
 8001d8a:	2507      	movs	r5, #7
 8001d8c:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001d8e:	4b16      	ldr	r3, [pc, #88]	@ (8001de8 <MX_GPIO_Init+0xdc>)
 8001d90:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d92:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d94:	a904      	add	r1, sp, #16
 8001d96:	4815      	ldr	r0, [pc, #84]	@ (8001dec <MX_GPIO_Init+0xe0>)
 8001d98:	f001 fb5a 	bl	8003450 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUMBA_Pin;
 8001d9c:	2320      	movs	r3, #32
 8001d9e:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001da0:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da2:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(BUMBA_GPIO_Port, &GPIO_InitStruct);
 8001da4:	a904      	add	r1, sp, #16
 8001da6:	4812      	ldr	r0, [pc, #72]	@ (8001df0 <MX_GPIO_Init+0xe4>)
 8001da8:	f001 fb52 	bl	8003450 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 3, 0);
 8001dac:	4622      	mov	r2, r4
 8001dae:	2103      	movs	r1, #3
 8001db0:	2006      	movs	r0, #6
 8001db2:	f001 f9f3 	bl	800319c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001db6:	2006      	movs	r0, #6
 8001db8:	f001 fa00 	bl	80031bc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 3, 0);
 8001dbc:	4622      	mov	r2, r4
 8001dbe:	2103      	movs	r1, #3
 8001dc0:	4628      	mov	r0, r5
 8001dc2:	f001 f9eb 	bl	800319c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001dc6:	4628      	mov	r0, r5
 8001dc8:	f001 f9f8 	bl	80031bc <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 3, 0);
 8001dcc:	4622      	mov	r2, r4
 8001dce:	2103      	movs	r1, #3
 8001dd0:	2008      	movs	r0, #8
 8001dd2:	f001 f9e3 	bl	800319c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001dd6:	2008      	movs	r0, #8
 8001dd8:	f001 f9f0 	bl	80031bc <HAL_NVIC_EnableIRQ>

}
 8001ddc:	b009      	add	sp, #36	@ 0x24
 8001dde:	bd30      	pop	{r4, r5, pc}
 8001de0:	40021000 	.word	0x40021000
 8001de4:	40011000 	.word	0x40011000
 8001de8:	10310000 	.word	0x10310000
 8001dec:	40010800 	.word	0x40010800
 8001df0:	40010c00 	.word	0x40010c00

08001df4 <HAL_GPIO_EXTI_Callback>:
#include "main.h"
#include <debug_monitor.h>


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001df4:	b510      	push	{r4, lr}

  hall_A = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8001df6:	4c43      	ldr	r4, [pc, #268]	@ (8001f04 <HAL_GPIO_EXTI_Callback+0x110>)
 8001df8:	2101      	movs	r1, #1
 8001dfa:	4620      	mov	r0, r4
 8001dfc:	f001 fc36 	bl	800366c <HAL_GPIO_ReadPin>
 8001e00:	3800      	subs	r0, #0
 8001e02:	bf18      	it	ne
 8001e04:	2001      	movne	r0, #1
 8001e06:	4b40      	ldr	r3, [pc, #256]	@ (8001f08 <HAL_GPIO_EXTI_Callback+0x114>)
 8001e08:	7018      	strb	r0, [r3, #0]
  hall_B = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);
 8001e0a:	2102      	movs	r1, #2
 8001e0c:	4620      	mov	r0, r4
 8001e0e:	f001 fc2d 	bl	800366c <HAL_GPIO_ReadPin>
 8001e12:	3800      	subs	r0, #0
 8001e14:	bf18      	it	ne
 8001e16:	2001      	movne	r0, #1
 8001e18:	4b3c      	ldr	r3, [pc, #240]	@ (8001f0c <HAL_GPIO_EXTI_Callback+0x118>)
 8001e1a:	7018      	strb	r0, [r3, #0]
  hall_C = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 8001e1c:	2104      	movs	r1, #4
 8001e1e:	4620      	mov	r0, r4
 8001e20:	f001 fc24 	bl	800366c <HAL_GPIO_ReadPin>
 8001e24:	3800      	subs	r0, #0
 8001e26:	bf18      	it	ne
 8001e28:	2001      	movne	r0, #1
 8001e2a:	4b39      	ldr	r3, [pc, #228]	@ (8001f10 <HAL_GPIO_EXTI_Callback+0x11c>)
 8001e2c:	7018      	strb	r0, [r3, #0]
  first_step_flag = 1;
 8001e2e:	4b39      	ldr	r3, [pc, #228]	@ (8001f14 <HAL_GPIO_EXTI_Callback+0x120>)
 8001e30:	2201      	movs	r2, #1
 8001e32:	701a      	strb	r2, [r3, #0]
  // if (hall_A != oncekiDegerler[0] || hall_B != oncekiDegerler[1] || hall_C != oncekiDegerler[2])
  // {
  // rpm_counter++;
  difference_two_coummutation_time = __HAL_TIM_GET_COUNTER(&htim2);
 8001e34:	4b38      	ldr	r3, [pc, #224]	@ (8001f18 <HAL_GPIO_EXTI_Callback+0x124>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001e3a:	4b38      	ldr	r3, [pc, #224]	@ (8001f1c <HAL_GPIO_EXTI_Callback+0x128>)
 8001e3c:	601a      	str	r2, [r3, #0]
  rpm = get_rpm(difference_two_coummutation_time);
 8001e3e:	6818      	ldr	r0, [r3, #0]
 8001e40:	f000 fd8c 	bl	800295c <get_rpm>
 8001e44:	4b36      	ldr	r3, [pc, #216]	@ (8001f20 <HAL_GPIO_EXTI_Callback+0x12c>)
 8001e46:	6018      	str	r0, [r3, #0]

  for (int i = 0; i < 30; i++)
 8001e48:	2300      	movs	r3, #0
 8001e4a:	e000      	b.n	8001e4e <HAL_GPIO_EXTI_Callback+0x5a>
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	2b1d      	cmp	r3, #29
 8001e50:	dc13      	bgt.n	8001e7a <HAL_GPIO_EXTI_Callback+0x86>
  {
    if (rpm > (i * 100) && rpm <= ((i + 1) * 100))
 8001e52:	2264      	movs	r2, #100	@ 0x64
 8001e54:	fb03 f202 	mul.w	r2, r3, r2
 8001e58:	4931      	ldr	r1, [pc, #196]	@ (8001f20 <HAL_GPIO_EXTI_Callback+0x12c>)
 8001e5a:	6809      	ldr	r1, [r1, #0]
 8001e5c:	428a      	cmp	r2, r1
 8001e5e:	d2f5      	bcs.n	8001e4c <HAL_GPIO_EXTI_Callback+0x58>
 8001e60:	2264      	movs	r2, #100	@ 0x64
 8001e62:	fb03 2202 	mla	r2, r3, r2, r2
 8001e66:	492e      	ldr	r1, [pc, #184]	@ (8001f20 <HAL_GPIO_EXTI_Callback+0x12c>)
 8001e68:	6809      	ldr	r1, [r1, #0]
 8001e6a:	428a      	cmp	r2, r1
 8001e6c:	d3ee      	bcc.n	8001e4c <HAL_GPIO_EXTI_Callback+0x58>
    {
      saved_pwm_rpm[i] = pwm_value;
 8001e6e:	4a2d      	ldr	r2, [pc, #180]	@ (8001f24 <HAL_GPIO_EXTI_Callback+0x130>)
 8001e70:	6812      	ldr	r2, [r2, #0]
 8001e72:	b292      	uxth	r2, r2
 8001e74:	492c      	ldr	r1, [pc, #176]	@ (8001f28 <HAL_GPIO_EXTI_Callback+0x134>)
 8001e76:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
      break;
    }
  }

  __HAL_TIM_SET_COUNTER(&htim2, 0);
 8001e7a:	4b27      	ldr	r3, [pc, #156]	@ (8001f18 <HAL_GPIO_EXTI_Callback+0x124>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2200      	movs	r2, #0
 8001e80:	625a      	str	r2, [r3, #36]	@ 0x24
  // }

  if (run_status)
 8001e82:	4b2a      	ldr	r3, [pc, #168]	@ (8001f2c <HAL_GPIO_EXTI_Callback+0x138>)
 8001e84:	781b      	ldrb	r3, [r3, #0]
 8001e86:	b1a3      	cbz	r3, 8001eb2 <HAL_GPIO_EXTI_Callback+0xbe>
  {
    if ((hall_A == hall_C) && (hall_A == hall_B))
 8001e88:	4b1f      	ldr	r3, [pc, #124]	@ (8001f08 <HAL_GPIO_EXTI_Callback+0x114>)
 8001e8a:	781a      	ldrb	r2, [r3, #0]
 8001e8c:	b2d2      	uxtb	r2, r2
 8001e8e:	4b20      	ldr	r3, [pc, #128]	@ (8001f10 <HAL_GPIO_EXTI_Callback+0x11c>)
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d010      	beq.n	8001eba <HAL_GPIO_EXTI_Callback+0xc6>
      hall_B = oncekiDegerler[1];
      hall_C = oncekiDegerler[2];
    }
    else
    {
      oncekiDegerler[0] = hall_A;
 8001e98:	4b1b      	ldr	r3, [pc, #108]	@ (8001f08 <HAL_GPIO_EXTI_Callback+0x114>)
 8001e9a:	781a      	ldrb	r2, [r3, #0]
 8001e9c:	b2d2      	uxtb	r2, r2
 8001e9e:	4b24      	ldr	r3, [pc, #144]	@ (8001f30 <HAL_GPIO_EXTI_Callback+0x13c>)
 8001ea0:	701a      	strb	r2, [r3, #0]
      oncekiDegerler[1] = hall_B;
 8001ea2:	4a1a      	ldr	r2, [pc, #104]	@ (8001f0c <HAL_GPIO_EXTI_Callback+0x118>)
 8001ea4:	7812      	ldrb	r2, [r2, #0]
 8001ea6:	b2d2      	uxtb	r2, r2
 8001ea8:	705a      	strb	r2, [r3, #1]
      oncekiDegerler[2] = hall_C;
 8001eaa:	4a19      	ldr	r2, [pc, #100]	@ (8001f10 <HAL_GPIO_EXTI_Callback+0x11c>)
 8001eac:	7812      	ldrb	r2, [r2, #0]
 8001eae:	b2d2      	uxtb	r2, r2
 8001eb0:	709a      	strb	r2, [r3, #2]
    }
  }
  // sample_phase_data(rpm, (uint16_t)phase_A, (uint16_t)phase_B, (uint16_t)phase_C);
  if (!backEMF_mode)
 8001eb2:	4b20      	ldr	r3, [pc, #128]	@ (8001f34 <HAL_GPIO_EXTI_Callback+0x140>)
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	b1e3      	cbz	r3, 8001ef2 <HAL_GPIO_EXTI_Callback+0xfe>
  {
    set_old_value();
    execute_step(step);
  }
  // analyze_step_counter++;
}
 8001eb8:	bd10      	pop	{r4, pc}
    if ((hall_A == hall_C) && (hall_A == hall_B))
 8001eba:	4b13      	ldr	r3, [pc, #76]	@ (8001f08 <HAL_GPIO_EXTI_Callback+0x114>)
 8001ebc:	781a      	ldrb	r2, [r3, #0]
 8001ebe:	b2d2      	uxtb	r2, r2
 8001ec0:	4b12      	ldr	r3, [pc, #72]	@ (8001f0c <HAL_GPIO_EXTI_Callback+0x118>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	d1e6      	bne.n	8001e98 <HAL_GPIO_EXTI_Callback+0xa4>
      hall_A = oncekiDegerler[0];
 8001eca:	4b19      	ldr	r3, [pc, #100]	@ (8001f30 <HAL_GPIO_EXTI_Callback+0x13c>)
 8001ecc:	781a      	ldrb	r2, [r3, #0]
 8001ece:	3a00      	subs	r2, #0
 8001ed0:	bf18      	it	ne
 8001ed2:	2201      	movne	r2, #1
 8001ed4:	490c      	ldr	r1, [pc, #48]	@ (8001f08 <HAL_GPIO_EXTI_Callback+0x114>)
 8001ed6:	700a      	strb	r2, [r1, #0]
      hall_B = oncekiDegerler[1];
 8001ed8:	785a      	ldrb	r2, [r3, #1]
 8001eda:	3a00      	subs	r2, #0
 8001edc:	bf18      	it	ne
 8001ede:	2201      	movne	r2, #1
 8001ee0:	490a      	ldr	r1, [pc, #40]	@ (8001f0c <HAL_GPIO_EXTI_Callback+0x118>)
 8001ee2:	700a      	strb	r2, [r1, #0]
      hall_C = oncekiDegerler[2];
 8001ee4:	789b      	ldrb	r3, [r3, #2]
 8001ee6:	3b00      	subs	r3, #0
 8001ee8:	bf18      	it	ne
 8001eea:	2301      	movne	r3, #1
 8001eec:	4a08      	ldr	r2, [pc, #32]	@ (8001f10 <HAL_GPIO_EXTI_Callback+0x11c>)
 8001eee:	7013      	strb	r3, [r2, #0]
 8001ef0:	e7df      	b.n	8001eb2 <HAL_GPIO_EXTI_Callback+0xbe>
    set_old_value();
 8001ef2:	f000 fb87 	bl	8002604 <set_old_value>
    execute_step(step);
 8001ef6:	4b10      	ldr	r3, [pc, #64]	@ (8001f38 <HAL_GPIO_EXTI_Callback+0x144>)
 8001ef8:	6818      	ldr	r0, [r3, #0]
 8001efa:	b2c0      	uxtb	r0, r0
 8001efc:	f000 fdc6 	bl	8002a8c <execute_step>
}
 8001f00:	e7da      	b.n	8001eb8 <HAL_GPIO_EXTI_Callback+0xc4>
 8001f02:	bf00      	nop
 8001f04:	40010800 	.word	0x40010800
 8001f08:	2000064a 	.word	0x2000064a
 8001f0c:	20000649 	.word	0x20000649
 8001f10:	20000648 	.word	0x20000648
 8001f14:	20000060 	.word	0x20000060
 8001f18:	2000072c 	.word	0x2000072c
 8001f1c:	20000058 	.word	0x20000058
 8001f20:	2000062c 	.word	0x2000062c
 8001f24:	20000640 	.word	0x20000640
 8001f28:	200005e4 	.word	0x200005e4
 8001f2c:	2000064b 	.word	0x2000064b
 8001f30:	20000638 	.word	0x20000638
 8001f34:	200005ce 	.word	0x200005ce
 8001f38:	20000644 	.word	0x20000644

08001f3c <map>:

// VARIABLE END

long map(long x, long in_min, long in_max, long out_min, long out_max)
{
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001f3c:	eba0 0c01 	sub.w	ip, r0, r1
 8001f40:	9800      	ldr	r0, [sp, #0]
 8001f42:	1ac0      	subs	r0, r0, r3
 8001f44:	fb00 fc0c 	mul.w	ip, r0, ip
 8001f48:	1a52      	subs	r2, r2, r1
 8001f4a:	fb9c fcf2 	sdiv	ip, ip, r2
}
 8001f4e:	eb0c 0003 	add.w	r0, ip, r3
 8001f52:	4770      	bx	lr

08001f54 <ema_filter0>:

uint16_t ema_filter0(uint16_t new_value)
{
  static uint16_t filtered_value0 = 0;

  if (filtered_value0 == 0)
 8001f54:	4b06      	ldr	r3, [pc, #24]	@ (8001f70 <ema_filter0+0x1c>)
 8001f56:	881b      	ldrh	r3, [r3, #0]
 8001f58:	b90b      	cbnz	r3, 8001f5e <ema_filter0+0xa>
    filtered_value0 = new_value;
 8001f5a:	4b05      	ldr	r3, [pc, #20]	@ (8001f70 <ema_filter0+0x1c>)
 8001f5c:	8018      	strh	r0, [r3, #0]

  filtered_value0 = filtered_value0 + ((new_value - filtered_value0) >> ALPHA_SHIFT);
 8001f5e:	4a04      	ldr	r2, [pc, #16]	@ (8001f70 <ema_filter0+0x1c>)
 8001f60:	8813      	ldrh	r3, [r2, #0]
 8001f62:	1ac0      	subs	r0, r0, r3
 8001f64:	eb03 1020 	add.w	r0, r3, r0, asr #4
 8001f68:	b280      	uxth	r0, r0
 8001f6a:	8010      	strh	r0, [r2, #0]

  return filtered_value0;
}
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	200005be 	.word	0x200005be

08001f74 <ema_filter1>:

uint16_t ema_filter1(uint16_t new_value)
{
  static uint16_t filtered_value1 = 0;

  if (filtered_value1 == 0)
 8001f74:	4b06      	ldr	r3, [pc, #24]	@ (8001f90 <ema_filter1+0x1c>)
 8001f76:	881b      	ldrh	r3, [r3, #0]
 8001f78:	b90b      	cbnz	r3, 8001f7e <ema_filter1+0xa>
    filtered_value1 = new_value;
 8001f7a:	4b05      	ldr	r3, [pc, #20]	@ (8001f90 <ema_filter1+0x1c>)
 8001f7c:	8018      	strh	r0, [r3, #0]

  filtered_value1 = filtered_value1 + ((new_value - filtered_value1) >> ALPHA_SHIFT);
 8001f7e:	4a04      	ldr	r2, [pc, #16]	@ (8001f90 <ema_filter1+0x1c>)
 8001f80:	8813      	ldrh	r3, [r2, #0]
 8001f82:	1ac0      	subs	r0, r0, r3
 8001f84:	eb03 1020 	add.w	r0, r3, r0, asr #4
 8001f88:	b280      	uxth	r0, r0
 8001f8a:	8010      	strh	r0, [r2, #0]

  return filtered_value1;
}
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	200005bc 	.word	0x200005bc

08001f94 <ema_filter2>:

uint16_t ema_filter2(uint16_t new_value)
{
  static uint16_t filtered_value2 = 0;

  if (filtered_value2 == 0)
 8001f94:	4b06      	ldr	r3, [pc, #24]	@ (8001fb0 <ema_filter2+0x1c>)
 8001f96:	881b      	ldrh	r3, [r3, #0]
 8001f98:	b90b      	cbnz	r3, 8001f9e <ema_filter2+0xa>
    filtered_value2 = new_value;
 8001f9a:	4b05      	ldr	r3, [pc, #20]	@ (8001fb0 <ema_filter2+0x1c>)
 8001f9c:	8018      	strh	r0, [r3, #0]

  filtered_value2 = filtered_value2 + ((new_value - filtered_value2) >> ALPHA_SHIFT);
 8001f9e:	4a04      	ldr	r2, [pc, #16]	@ (8001fb0 <ema_filter2+0x1c>)
 8001fa0:	8813      	ldrh	r3, [r2, #0]
 8001fa2:	1ac0      	subs	r0, r0, r3
 8001fa4:	eb03 1020 	add.w	r0, r3, r0, asr #4
 8001fa8:	b280      	uxth	r0, r0
 8001faa:	8010      	strh	r0, [r2, #0]

  return filtered_value2;
}
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop
 8001fb0:	200005ba 	.word	0x200005ba

08001fb4 <ema_filter3>:

uint16_t ema_filter3(uint16_t new_value)
{
  static uint16_t filtered_value3 = 0;

  if (filtered_value3 == 0)
 8001fb4:	4b06      	ldr	r3, [pc, #24]	@ (8001fd0 <ema_filter3+0x1c>)
 8001fb6:	881b      	ldrh	r3, [r3, #0]
 8001fb8:	b90b      	cbnz	r3, 8001fbe <ema_filter3+0xa>
    filtered_value3 = new_value;
 8001fba:	4b05      	ldr	r3, [pc, #20]	@ (8001fd0 <ema_filter3+0x1c>)
 8001fbc:	8018      	strh	r0, [r3, #0]

  filtered_value3 = filtered_value3 + ((new_value - filtered_value3) >> ALPHA_SHIFT);
 8001fbe:	4a04      	ldr	r2, [pc, #16]	@ (8001fd0 <ema_filter3+0x1c>)
 8001fc0:	8813      	ldrh	r3, [r2, #0]
 8001fc2:	1ac0      	subs	r0, r0, r3
 8001fc4:	eb03 1020 	add.w	r0, r3, r0, asr #4
 8001fc8:	b280      	uxth	r0, r0
 8001fca:	8010      	strh	r0, [r2, #0]

  return filtered_value3;
}
 8001fcc:	4770      	bx	lr
 8001fce:	bf00      	nop
 8001fd0:	200005b8 	.word	0x200005b8
 8001fd4:	00000000 	.word	0x00000000

08001fd8 <HAL_ADC_ConvCpltCallback>:
  return average;
}

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{ // ADC DMA LEMLER
  if (hadc->Instance == ADC1)
 8001fd8:	6802      	ldr	r2, [r0, #0]
 8001fda:	4b6b      	ldr	r3, [pc, #428]	@ (8002188 <HAL_ADC_ConvCpltCallback+0x1b0>)
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d000      	beq.n	8001fe2 <HAL_ADC_ConvCpltCallback+0xa>
 8001fe0:	4770      	bx	lr
{ // ADC DMA LEMLER
 8001fe2:	b530      	push	{r4, r5, lr}
 8001fe4:	b083      	sub	sp, #12
  {

    battery_voltage = adcbuffer[5] * 0.03843902;
 8001fe6:	4c69      	ldr	r4, [pc, #420]	@ (800218c <HAL_ADC_ConvCpltCallback+0x1b4>)
 8001fe8:	6960      	ldr	r0, [r4, #20]
 8001fea:	f7ff f983 	bl	80012f4 <__aeabi_ui2d>
 8001fee:	a364      	add	r3, pc, #400	@ (adr r3, 8002180 <HAL_ADC_ConvCpltCallback+0x1a8>)
 8001ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff4:	f7ff f9f8 	bl	80013e8 <__aeabi_dmul>
 8001ff8:	f7ff fc08 	bl	800180c <__aeabi_d2uiz>
 8001ffc:	4b64      	ldr	r3, [pc, #400]	@ (8002190 <HAL_ADC_ConvCpltCallback+0x1b8>)
 8001ffe:	8018      	strh	r0, [r3, #0]
    if ((GPIOA->IDR & GPIO_PIN_8) + (GPIOA->IDR & GPIO_PIN_9) + (GPIOA->IDR & GPIO_PIN_10) == 0)
 8002000:	4b64      	ldr	r3, [pc, #400]	@ (8002194 <HAL_ADC_ConvCpltCallback+0x1bc>)
 8002002:	689a      	ldr	r2, [r3, #8]
 8002004:	689a      	ldr	r2, [r3, #8]
 8002006:	689b      	ldr	r3, [r3, #8]
      //     polarity_C = 0;
      // }
    }

    // A
    phase_A = ema_filter1(adcbuffer[3]);
 8002008:	89a0      	ldrh	r0, [r4, #12]
 800200a:	f7ff ffb3 	bl	8001f74 <ema_filter1>
 800200e:	4d62      	ldr	r5, [pc, #392]	@ (8002198 <HAL_ADC_ConvCpltCallback+0x1c0>)
 8002010:	6028      	str	r0, [r5, #0]
    notr = ema_filter0(adcbuffer[6]);
 8002012:	8b20      	ldrh	r0, [r4, #24]
 8002014:	f7ff ff9e 	bl	8001f54 <ema_filter0>
 8002018:	4b60      	ldr	r3, [pc, #384]	@ (800219c <HAL_ADC_ConvCpltCallback+0x1c4>)
 800201a:	8018      	strh	r0, [r3, #0]
    if (phase_A > notr)
 800201c:	682b      	ldr	r3, [r5, #0]
 800201e:	4298      	cmp	r0, r3
 8002020:	d25e      	bcs.n	80020e0 <HAL_ADC_ConvCpltCallback+0x108>
      polarity_A = 1;
 8002022:	4b5f      	ldr	r3, [pc, #380]	@ (80021a0 <HAL_ADC_ConvCpltCallback+0x1c8>)
 8002024:	2201      	movs	r2, #1
 8002026:	701a      	strb	r2, [r3, #0]
    else
      polarity_A = 0;

    // B
    phase_B = ema_filter2(adcbuffer[4]);
 8002028:	4d58      	ldr	r5, [pc, #352]	@ (800218c <HAL_ADC_ConvCpltCallback+0x1b4>)
 800202a:	8a28      	ldrh	r0, [r5, #16]
 800202c:	f7ff ffb2 	bl	8001f94 <ema_filter2>
 8002030:	4c5c      	ldr	r4, [pc, #368]	@ (80021a4 <HAL_ADC_ConvCpltCallback+0x1cc>)
 8002032:	6020      	str	r0, [r4, #0]
    notr = ema_filter0(adcbuffer[6]);
 8002034:	8b28      	ldrh	r0, [r5, #24]
 8002036:	f7ff ff8d 	bl	8001f54 <ema_filter0>
 800203a:	4b58      	ldr	r3, [pc, #352]	@ (800219c <HAL_ADC_ConvCpltCallback+0x1c4>)
 800203c:	8018      	strh	r0, [r3, #0]
    if (phase_B > notr)
 800203e:	6823      	ldr	r3, [r4, #0]
 8002040:	4298      	cmp	r0, r3
 8002042:	d251      	bcs.n	80020e8 <HAL_ADC_ConvCpltCallback+0x110>
      polarity_B = 1;
 8002044:	4b58      	ldr	r3, [pc, #352]	@ (80021a8 <HAL_ADC_ConvCpltCallback+0x1d0>)
 8002046:	2201      	movs	r2, #1
 8002048:	701a      	strb	r2, [r3, #0]
    else
      polarity_B = 0;

    // C
    phase_C = ema_filter3(adcbuffer[2]);
 800204a:	4d50      	ldr	r5, [pc, #320]	@ (800218c <HAL_ADC_ConvCpltCallback+0x1b4>)
 800204c:	8928      	ldrh	r0, [r5, #8]
 800204e:	f7ff ffb1 	bl	8001fb4 <ema_filter3>
 8002052:	4c56      	ldr	r4, [pc, #344]	@ (80021ac <HAL_ADC_ConvCpltCallback+0x1d4>)
 8002054:	6020      	str	r0, [r4, #0]
    notr = ema_filter0(adcbuffer[6]);
 8002056:	8b28      	ldrh	r0, [r5, #24]
 8002058:	f7ff ff7c 	bl	8001f54 <ema_filter0>
 800205c:	4b4f      	ldr	r3, [pc, #316]	@ (800219c <HAL_ADC_ConvCpltCallback+0x1c4>)
 800205e:	8018      	strh	r0, [r3, #0]
    if (phase_C > notr)
 8002060:	6823      	ldr	r3, [r4, #0]
 8002062:	4298      	cmp	r0, r3
 8002064:	d244      	bcs.n	80020f0 <HAL_ADC_ConvCpltCallback+0x118>
      polarity_C = 1;
 8002066:	4b52      	ldr	r3, [pc, #328]	@ (80021b0 <HAL_ADC_ConvCpltCallback+0x1d8>)
 8002068:	2201      	movs	r2, #1
 800206a:	701a      	strb	r2, [r3, #0]
    else
      polarity_C = 0;

    uint16_t average_phase = (uint16_t)((phase_A + phase_B + phase_C) / 3);
 800206c:	4b4a      	ldr	r3, [pc, #296]	@ (8002198 <HAL_ADC_ConvCpltCallback+0x1c0>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a4c      	ldr	r2, [pc, #304]	@ (80021a4 <HAL_ADC_ConvCpltCallback+0x1cc>)
 8002072:	6812      	ldr	r2, [r2, #0]
 8002074:	4413      	add	r3, r2
 8002076:	4a4d      	ldr	r2, [pc, #308]	@ (80021ac <HAL_ADC_ConvCpltCallback+0x1d4>)
 8002078:	6812      	ldr	r2, [r2, #0]
 800207a:	4413      	add	r3, r2
 800207c:	4a4d      	ldr	r2, [pc, #308]	@ (80021b4 <HAL_ADC_ConvCpltCallback+0x1dc>)
 800207e:	fba2 2303 	umull	r2, r3, r2, r3
 8002082:	f3c3 034f 	ubfx	r3, r3, #1, #16
    // motor_voltage = filtreye_koy(average_phase);
    // motor_voltage = ema_filter(average_phase);
    motor_voltage = average_phase * 10;
 8002086:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800208a:	005b      	lsls	r3, r3, #1
 800208c:	b29b      	uxth	r3, r3
 800208e:	4a4a      	ldr	r2, [pc, #296]	@ (80021b8 <HAL_ADC_ConvCpltCallback+0x1e0>)
 8002090:	8013      	strh	r3, [r2, #0]

    currentValue = adcbuffer[1];
 8002092:	4b3e      	ldr	r3, [pc, #248]	@ (800218c <HAL_ADC_ConvCpltCallback+0x1b4>)
 8002094:	889a      	ldrh	r2, [r3, #4]
 8002096:	4b49      	ldr	r3, [pc, #292]	@ (80021bc <HAL_ADC_ConvCpltCallback+0x1e4>)
 8002098:	801a      	strh	r2, [r3, #0]
    filtered_current = 4500 - currentValue;
 800209a:	881b      	ldrh	r3, [r3, #0]
 800209c:	b29b      	uxth	r3, r3
 800209e:	f5c3 538c 	rsb	r3, r3, #4480	@ 0x1180
 80020a2:	3314      	adds	r3, #20
 80020a4:	b29b      	uxth	r3, r3
 80020a6:	4a46      	ldr	r2, [pc, #280]	@ (80021c0 <HAL_ADC_ConvCpltCallback+0x1e8>)
 80020a8:	8013      	strh	r3, [r2, #0]

    // TEMPORARY DEVELOPING LINES
    if (filtered_current <= 1600 && filtered_current >= 1300)
 80020aa:	8813      	ldrh	r3, [r2, #0]
 80020ac:	b29b      	uxth	r3, r3
 80020ae:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80020b2:	d821      	bhi.n	80020f8 <HAL_ADC_ConvCpltCallback+0x120>
 80020b4:	8813      	ldrh	r3, [r2, #0]
 80020b6:	b29b      	uxth	r3, r3
 80020b8:	f240 5213 	movw	r2, #1299	@ 0x513
 80020bc:	4293      	cmp	r3, r2
 80020be:	d91b      	bls.n	80020f8 <HAL_ADC_ConvCpltCallback+0x120>
      temporary_current_value = map(filtered_current, 1300, 1600, 0, 4430);
 80020c0:	4b3f      	ldr	r3, [pc, #252]	@ (80021c0 <HAL_ADC_ConvCpltCallback+0x1e8>)
 80020c2:	8818      	ldrh	r0, [r3, #0]
 80020c4:	f241 134e 	movw	r3, #4430	@ 0x114e
 80020c8:	9300      	str	r3, [sp, #0]
 80020ca:	2300      	movs	r3, #0
 80020cc:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 80020d0:	f240 5114 	movw	r1, #1300	@ 0x514
 80020d4:	b280      	uxth	r0, r0
 80020d6:	f7ff ff31 	bl	8001f3c <map>
 80020da:	4b3a      	ldr	r3, [pc, #232]	@ (80021c4 <HAL_ADC_ConvCpltCallback+0x1ec>)
 80020dc:	8018      	strh	r0, [r3, #0]
 80020de:	e015      	b.n	800210c <HAL_ADC_ConvCpltCallback+0x134>
      polarity_A = 0;
 80020e0:	4b2f      	ldr	r3, [pc, #188]	@ (80021a0 <HAL_ADC_ConvCpltCallback+0x1c8>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	701a      	strb	r2, [r3, #0]
 80020e6:	e79f      	b.n	8002028 <HAL_ADC_ConvCpltCallback+0x50>
      polarity_B = 0;
 80020e8:	4b2f      	ldr	r3, [pc, #188]	@ (80021a8 <HAL_ADC_ConvCpltCallback+0x1d0>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	701a      	strb	r2, [r3, #0]
 80020ee:	e7ac      	b.n	800204a <HAL_ADC_ConvCpltCallback+0x72>
      polarity_C = 0;
 80020f0:	4b2f      	ldr	r3, [pc, #188]	@ (80021b0 <HAL_ADC_ConvCpltCallback+0x1d8>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	701a      	strb	r2, [r3, #0]
 80020f6:	e7b9      	b.n	800206c <HAL_ADC_ConvCpltCallback+0x94>
    else if (filtered_current > 1600)
 80020f8:	4b31      	ldr	r3, [pc, #196]	@ (80021c0 <HAL_ADC_ConvCpltCallback+0x1e8>)
 80020fa:	881b      	ldrh	r3, [r3, #0]
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8002102:	d92c      	bls.n	800215e <HAL_ADC_ConvCpltCallback+0x186>
      temporary_current_value = 4430;
 8002104:	4b2f      	ldr	r3, [pc, #188]	@ (80021c4 <HAL_ADC_ConvCpltCallback+0x1ec>)
 8002106:	f241 124e 	movw	r2, #4430	@ 0x114e
 800210a:	801a      	strh	r2, [r3, #0]
    else
      temporary_current_value = 1300;
    // END

    speedInAdc = adcbuffer[0];
 800210c:	4b1f      	ldr	r3, [pc, #124]	@ (800218c <HAL_ADC_ConvCpltCallback+0x1b4>)
 800210e:	881a      	ldrh	r2, [r3, #0]
 8002110:	4b2d      	ldr	r3, [pc, #180]	@ (80021c8 <HAL_ADC_ConvCpltCallback+0x1f0>)
 8002112:	801a      	strh	r2, [r3, #0]

    // target_rpm

    if ((currentValue <= 1500) && (pwm_value > 100))
 8002114:	4b29      	ldr	r3, [pc, #164]	@ (80021bc <HAL_ADC_ConvCpltCallback+0x1e4>)
 8002116:	881b      	ldrh	r3, [r3, #0]
 8002118:	b29b      	uxth	r3, r3
 800211a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800211e:	4293      	cmp	r3, r2
 8002120:	d803      	bhi.n	800212a <HAL_ADC_ConvCpltCallback+0x152>
 8002122:	4b2a      	ldr	r3, [pc, #168]	@ (80021cc <HAL_ADC_ConvCpltCallback+0x1f4>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	2b64      	cmp	r3, #100	@ 0x64
 8002128:	d81e      	bhi.n	8002168 <HAL_ADC_ConvCpltCallback+0x190>
    {
      pwm_value = pwm_value - 1;
      LOG_VAR(pwm_value);
    }

    if (minCurrent > filtered_current)
 800212a:	4b29      	ldr	r3, [pc, #164]	@ (80021d0 <HAL_ADC_ConvCpltCallback+0x1f8>)
 800212c:	881a      	ldrh	r2, [r3, #0]
 800212e:	4b24      	ldr	r3, [pc, #144]	@ (80021c0 <HAL_ADC_ConvCpltCallback+0x1e8>)
 8002130:	881b      	ldrh	r3, [r3, #0]
 8002132:	b29b      	uxth	r3, r3
 8002134:	429a      	cmp	r2, r3
 8002136:	d903      	bls.n	8002140 <HAL_ADC_ConvCpltCallback+0x168>
      minCurrent = filtered_current;
 8002138:	4b21      	ldr	r3, [pc, #132]	@ (80021c0 <HAL_ADC_ConvCpltCallback+0x1e8>)
 800213a:	881a      	ldrh	r2, [r3, #0]
 800213c:	4b24      	ldr	r3, [pc, #144]	@ (80021d0 <HAL_ADC_ConvCpltCallback+0x1f8>)
 800213e:	801a      	strh	r2, [r3, #0]
    if (maxCurrent < filtered_current)
 8002140:	4b24      	ldr	r3, [pc, #144]	@ (80021d4 <HAL_ADC_ConvCpltCallback+0x1fc>)
 8002142:	881a      	ldrh	r2, [r3, #0]
 8002144:	4b1e      	ldr	r3, [pc, #120]	@ (80021c0 <HAL_ADC_ConvCpltCallback+0x1e8>)
 8002146:	881b      	ldrh	r3, [r3, #0]
 8002148:	b29b      	uxth	r3, r3
 800214a:	429a      	cmp	r2, r3
 800214c:	d203      	bcs.n	8002156 <HAL_ADC_ConvCpltCallback+0x17e>
      maxCurrent = filtered_current;
 800214e:	4b1c      	ldr	r3, [pc, #112]	@ (80021c0 <HAL_ADC_ConvCpltCallback+0x1e8>)
 8002150:	881a      	ldrh	r2, [r3, #0]
 8002152:	4b20      	ldr	r3, [pc, #128]	@ (80021d4 <HAL_ADC_ConvCpltCallback+0x1fc>)
 8002154:	801a      	strh	r2, [r3, #0]
    phaseControlBemf();
 8002156:	f7ff fd15 	bl	8001b84 <phaseControlBemf>
  }
}
 800215a:	b003      	add	sp, #12
 800215c:	bd30      	pop	{r4, r5, pc}
      temporary_current_value = 1300;
 800215e:	4b19      	ldr	r3, [pc, #100]	@ (80021c4 <HAL_ADC_ConvCpltCallback+0x1ec>)
 8002160:	f240 5214 	movw	r2, #1300	@ 0x514
 8002164:	801a      	strh	r2, [r3, #0]
 8002166:	e7d1      	b.n	800210c <HAL_ADC_ConvCpltCallback+0x134>
      pwm_value = pwm_value - 1;
 8002168:	4b18      	ldr	r3, [pc, #96]	@ (80021cc <HAL_ADC_ConvCpltCallback+0x1f4>)
 800216a:	681a      	ldr	r2, [r3, #0]
 800216c:	3a01      	subs	r2, #1
 800216e:	601a      	str	r2, [r3, #0]
      LOG_VAR(pwm_value);
 8002170:	6819      	ldr	r1, [r3, #0]
 8002172:	4819      	ldr	r0, [pc, #100]	@ (80021d8 <HAL_ADC_ConvCpltCallback+0x200>)
 8002174:	f7ff fd80 	bl	8001c78 <log_variable>
 8002178:	e7d7      	b.n	800212a <HAL_ADC_ConvCpltCallback+0x152>
 800217a:	bf00      	nop
 800217c:	f3af 8000 	nop.w
 8002180:	7b94a0e1 	.word	0x7b94a0e1
 8002184:	3fa3ae47 	.word	0x3fa3ae47
 8002188:	40012400 	.word	0x40012400
 800218c:	20000654 	.word	0x20000654
 8002190:	200005d2 	.word	0x200005d2
 8002194:	40010800 	.word	0x40010800
 8002198:	200005e0 	.word	0x200005e0
 800219c:	200005c2 	.word	0x200005c2
 80021a0:	200005cd 	.word	0x200005cd
 80021a4:	200005dc 	.word	0x200005dc
 80021a8:	200005cc 	.word	0x200005cc
 80021ac:	200005d8 	.word	0x200005d8
 80021b0:	200005cb 	.word	0x200005cb
 80021b4:	aaaaaaab 	.word	0xaaaaaaab
 80021b8:	200005d0 	.word	0x200005d0
 80021bc:	2000064e 	.word	0x2000064e
 80021c0:	2000064c 	.word	0x2000064c
 80021c4:	20000622 	.word	0x20000622
 80021c8:	20000650 	.word	0x20000650
 80021cc:	20000640 	.word	0x20000640
 80021d0:	20000054 	.word	0x20000054
 80021d4:	20000624 	.word	0x20000624
 80021d8:	08007d64 	.word	0x08007d64

080021dc <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021dc:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021de:	e7fe      	b.n	80021de <Error_Handler+0x2>

080021e0 <SystemClock_Config>:
{
 80021e0:	b500      	push	{lr}
 80021e2:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80021e4:	2228      	movs	r2, #40	@ 0x28
 80021e6:	2100      	movs	r1, #0
 80021e8:	eb0d 0002 	add.w	r0, sp, r2
 80021ec:	f7fe f802 	bl	80001f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80021f0:	2300      	movs	r3, #0
 80021f2:	9305      	str	r3, [sp, #20]
 80021f4:	9306      	str	r3, [sp, #24]
 80021f6:	9307      	str	r3, [sp, #28]
 80021f8:	9308      	str	r3, [sp, #32]
 80021fa:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021fc:	9301      	str	r3, [sp, #4]
 80021fe:	9302      	str	r3, [sp, #8]
 8002200:	9303      	str	r3, [sp, #12]
 8002202:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002204:	2201      	movs	r2, #1
 8002206:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002208:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800220c:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800220e:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002210:	2202      	movs	r2, #2
 8002212:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002214:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002216:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800221a:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800221c:	a80a      	add	r0, sp, #40	@ 0x28
 800221e:	f002 fa9b 	bl	8004758 <HAL_RCC_OscConfig>
 8002222:	b9d8      	cbnz	r0, 800225c <SystemClock_Config+0x7c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002224:	230f      	movs	r3, #15
 8002226:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002228:	2102      	movs	r1, #2
 800222a:	9106      	str	r1, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800222c:	2300      	movs	r3, #0
 800222e:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002230:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002234:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002236:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002238:	a805      	add	r0, sp, #20
 800223a:	f002 fcbf 	bl	8004bbc <HAL_RCC_ClockConfig>
 800223e:	b978      	cbnz	r0, 8002260 <SystemClock_Config+0x80>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_USB;
 8002240:	2312      	movs	r3, #18
 8002242:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002244:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002248:	9303      	str	r3, [sp, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 800224a:	2300      	movs	r3, #0
 800224c:	9304      	str	r3, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800224e:	a801      	add	r0, sp, #4
 8002250:	f002 fd6a 	bl	8004d28 <HAL_RCCEx_PeriphCLKConfig>
 8002254:	b930      	cbnz	r0, 8002264 <SystemClock_Config+0x84>
}
 8002256:	b015      	add	sp, #84	@ 0x54
 8002258:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800225c:	f7ff ffbe 	bl	80021dc <Error_Handler>
    Error_Handler();
 8002260:	f7ff ffbc 	bl	80021dc <Error_Handler>
    Error_Handler();
 8002264:	f7ff ffba 	bl	80021dc <Error_Handler>

08002268 <main>:
{
 8002268:	b500      	push	{lr}
 800226a:	b083      	sub	sp, #12
  HAL_Init();
 800226c:	f000 fcae 	bl	8002bcc <HAL_Init>
  SystemClock_Config();
 8002270:	f7ff ffb6 	bl	80021e0 <SystemClock_Config>
  MX_GPIO_Init();
 8002274:	f7ff fd4a 	bl	8001d0c <MX_GPIO_Init>
  MX_DMA_Init();
 8002278:	f7ff fd2e 	bl	8001cd8 <MX_DMA_Init>
  MX_ADC1_Init();
 800227c:	f7ff fae6 	bl	800184c <MX_ADC1_Init>
  MX_TIM1_Init();
 8002280:	f004 fc2a 	bl	8006ad8 <MX_TIM1_Init>
  MX_USB_DEVICE_Init();
 8002284:	f004 fcb2 	bl	8006bec <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 8002288:	f004 facc 	bl	8006824 <MX_TIM2_Init>
  MX_TIM3_Init();
 800228c:	f004 fb02 	bl	8006894 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002290:	f004 fb38 	bl	8006904 <MX_TIM4_Init>
  HAL_ADC_Start_DMA(&hadc1, adcbuffer, 7);
 8002294:	2207      	movs	r2, #7
 8002296:	4940      	ldr	r1, [pc, #256]	@ (8002398 <main+0x130>)
 8002298:	4840      	ldr	r0, [pc, #256]	@ (800239c <main+0x134>)
 800229a:	f000 fdf1 	bl	8002e80 <HAL_ADC_Start_DMA>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800229e:	4c40      	ldr	r4, [pc, #256]	@ (80023a0 <main+0x138>)
 80022a0:	2100      	movs	r1, #0
 80022a2:	4620      	mov	r0, r4
 80022a4:	f003 f976 	bl	8005594 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 80022a8:	2100      	movs	r1, #0
 80022aa:	4620      	mov	r0, r4
 80022ac:	f003 f9f0 	bl	8005690 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80022b0:	2104      	movs	r1, #4
 80022b2:	4620      	mov	r0, r4
 80022b4:	f003 f96e 	bl	8005594 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 80022b8:	2104      	movs	r1, #4
 80022ba:	4620      	mov	r0, r4
 80022bc:	f003 f9e8 	bl	8005690 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80022c0:	2108      	movs	r1, #8
 80022c2:	4620      	mov	r0, r4
 80022c4:	f003 f966 	bl	8005594 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 80022c8:	2108      	movs	r1, #8
 80022ca:	4620      	mov	r0, r4
 80022cc:	f003 f9e0 	bl	8005690 <HAL_TIMEx_PWMN_Start>
  HAL_TIM_Base_Start(&htim2);
 80022d0:	4834      	ldr	r0, [pc, #208]	@ (80023a4 <main+0x13c>)
 80022d2:	f002 fe5f 	bl	8004f94 <HAL_TIM_Base_Start>
  HAL_Delay(1000);
 80022d6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80022da:	f000 fc9b 	bl	8002c14 <HAL_Delay>
  TIM1->CCER = 0x0000;
 80022de:	2400      	movs	r4, #0
 80022e0:	4b31      	ldr	r3, [pc, #196]	@ (80023a8 <main+0x140>)
 80022e2:	621c      	str	r4, [r3, #32]
  previousTime2 = HAL_GetTick();
 80022e4:	f000 fc90 	bl	8002c08 <HAL_GetTick>
 80022e8:	4b30      	ldr	r3, [pc, #192]	@ (80023ac <main+0x144>)
 80022ea:	6018      	str	r0, [r3, #0]
  previousTime3 = HAL_GetTick();
 80022ec:	f000 fc8c 	bl	8002c08 <HAL_GetTick>
 80022f0:	4b2f      	ldr	r3, [pc, #188]	@ (80023b0 <main+0x148>)
 80022f2:	6018      	str	r0, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim3);
 80022f4:	4d2f      	ldr	r5, [pc, #188]	@ (80023b4 <main+0x14c>)
 80022f6:	4628      	mov	r0, r5
 80022f8:	f002 fe7a 	bl	8004ff0 <HAL_TIM_Base_Start_IT>
  __HAL_TIM_SET_COUNTER(&htim3, 0);
 80022fc:	682b      	ldr	r3, [r5, #0]
 80022fe:	625c      	str	r4, [r3, #36]	@ 0x24
  HAL_TIM_Base_Start_IT(&htim4);
 8002300:	4d2d      	ldr	r5, [pc, #180]	@ (80023b8 <main+0x150>)
 8002302:	4628      	mov	r0, r5
 8002304:	f002 fe74 	bl	8004ff0 <HAL_TIM_Base_Start_IT>
  __HAL_TIM_SET_COUNTER(&htim4, 0);
 8002308:	682b      	ldr	r3, [r5, #0]
 800230a:	625c      	str	r4, [r3, #36]	@ 0x24
 800230c:	e084      	b.n	8002418 <main+0x1b0>
      LOG_VAR(rpm);
 800230e:	4b2b      	ldr	r3, [pc, #172]	@ (80023bc <main+0x154>)
 8002310:	6819      	ldr	r1, [r3, #0]
 8002312:	482b      	ldr	r0, [pc, #172]	@ (80023c0 <main+0x158>)
 8002314:	f7ff fcb0 	bl	8001c78 <log_variable>
      LOG_POST();
 8002318:	f7ff fcc6 	bl	8001ca8 <LOG_POST>
      step_atlandi = 0;
 800231c:	4b29      	ldr	r3, [pc, #164]	@ (80023c4 <main+0x15c>)
 800231e:	2200      	movs	r2, #0
 8002320:	701a      	strb	r2, [r3, #0]
      previousTime3 = HAL_GetTick();
 8002322:	f000 fc71 	bl	8002c08 <HAL_GetTick>
 8002326:	4b22      	ldr	r3, [pc, #136]	@ (80023b0 <main+0x148>)
 8002328:	6018      	str	r0, [r3, #0]
 800232a:	e0b8      	b.n	800249e <main+0x236>
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 800232c:	4b1c      	ldr	r3, [pc, #112]	@ (80023a0 <main+0x138>)
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	2300      	movs	r3, #0
 8002332:	63d3      	str	r3, [r2, #60]	@ 0x3c
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8002334:	6393      	str	r3, [r2, #56]	@ 0x38
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8002336:	6353      	str	r3, [r2, #52]	@ 0x34
      TIM1->CCER = 0x0000;
 8002338:	4a1b      	ldr	r2, [pc, #108]	@ (80023a8 <main+0x140>)
 800233a:	6213      	str	r3, [r2, #32]
      previousTime2 = HAL_GetTick();
 800233c:	f000 fc64 	bl	8002c08 <HAL_GetTick>
 8002340:	4b1a      	ldr	r3, [pc, #104]	@ (80023ac <main+0x144>)
 8002342:	6018      	str	r0, [r3, #0]
 8002344:	e0b9      	b.n	80024ba <main+0x252>
        target_rpm = map(speedInAdc, 700, 3600, 0, max_rpm_limit);
 8002346:	4b20      	ldr	r3, [pc, #128]	@ (80023c8 <main+0x160>)
 8002348:	8818      	ldrh	r0, [r3, #0]
 800234a:	4b20      	ldr	r3, [pc, #128]	@ (80023cc <main+0x164>)
 800234c:	881b      	ldrh	r3, [r3, #0]
 800234e:	9300      	str	r3, [sp, #0]
 8002350:	2300      	movs	r3, #0
 8002352:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8002356:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 800235a:	b280      	uxth	r0, r0
 800235c:	f7ff fdee 	bl	8001f3c <map>
 8002360:	4b1b      	ldr	r3, [pc, #108]	@ (80023d0 <main+0x168>)
 8002362:	8018      	strh	r0, [r3, #0]
 8002364:	e0cd      	b.n	8002502 <main+0x29a>
          pwm_value = min_pwm_limit;
 8002366:	4a1b      	ldr	r2, [pc, #108]	@ (80023d4 <main+0x16c>)
 8002368:	6013      	str	r3, [r2, #0]
 800236a:	e0df      	b.n	800252c <main+0x2c4>
        if (pwm_value < min_pwm_limit)
 800236c:	4b1a      	ldr	r3, [pc, #104]	@ (80023d8 <main+0x170>)
 800236e:	881b      	ldrh	r3, [r3, #0]
 8002370:	4a18      	ldr	r2, [pc, #96]	@ (80023d4 <main+0x16c>)
 8002372:	6812      	ldr	r2, [r2, #0]
 8002374:	4293      	cmp	r3, r2
 8002376:	d902      	bls.n	800237e <main+0x116>
          pwm_value = min_pwm_limit;
 8002378:	4a16      	ldr	r2, [pc, #88]	@ (80023d4 <main+0x16c>)
 800237a:	6013      	str	r3, [r2, #0]
 800237c:	e0d6      	b.n	800252c <main+0x2c4>
        else if (pwm_value < 1167)
 800237e:	4b15      	ldr	r3, [pc, #84]	@ (80023d4 <main+0x16c>)
 8002380:	681a      	ldr	r2, [r3, #0]
 8002382:	f240 438e 	movw	r3, #1166	@ 0x48e
 8002386:	429a      	cmp	r2, r3
 8002388:	f200 80d0 	bhi.w	800252c <main+0x2c4>
          pwm_value += 1;
 800238c:	4a11      	ldr	r2, [pc, #68]	@ (80023d4 <main+0x16c>)
 800238e:	6813      	ldr	r3, [r2, #0]
 8002390:	3301      	adds	r3, #1
 8002392:	6013      	str	r3, [r2, #0]
 8002394:	e0ca      	b.n	800252c <main+0x2c4>
 8002396:	bf00      	nop
 8002398:	20000654 	.word	0x20000654
 800239c:	20000384 	.word	0x20000384
 80023a0:	20000774 	.word	0x20000774
 80023a4:	2000072c 	.word	0x2000072c
 80023a8:	40012c00 	.word	0x40012c00
 80023ac:	2000063c 	.word	0x2000063c
 80023b0:	20000628 	.word	0x20000628
 80023b4:	200006e4 	.word	0x200006e4
 80023b8:	2000069c 	.word	0x2000069c
 80023bc:	2000062c 	.word	0x2000062c
 80023c0:	08007d70 	.word	0x08007d70
 80023c4:	200005cf 	.word	0x200005cf
 80023c8:	20000650 	.word	0x20000650
 80023cc:	20000052 	.word	0x20000052
 80023d0:	200005d4 	.word	0x200005d4
 80023d4:	20000640 	.word	0x20000640
 80023d8:	2000005c 	.word	0x2000005c
    else if ((run_status) && (speedInAdc < 800))
 80023dc:	4b70      	ldr	r3, [pc, #448]	@ (80025a0 <main+0x338>)
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	b1d3      	cbz	r3, 8002418 <main+0x1b0>
 80023e2:	4b70      	ldr	r3, [pc, #448]	@ (80025a4 <main+0x33c>)
 80023e4:	881b      	ldrh	r3, [r3, #0]
 80023e6:	b29b      	uxth	r3, r3
 80023e8:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 80023ec:	d214      	bcs.n	8002418 <main+0x1b0>
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0); // Mosfetleri kapatyoruz
 80023ee:	4b6e      	ldr	r3, [pc, #440]	@ (80025a8 <main+0x340>)
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	2300      	movs	r3, #0
 80023f4:	6353      	str	r3, [r2, #52]	@ 0x34
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 80023f6:	6393      	str	r3, [r2, #56]	@ 0x38
      __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 80023f8:	63d3      	str	r3, [r2, #60]	@ 0x3c
      TIM1->CCER = 0x0000;
 80023fa:	4a6c      	ldr	r2, [pc, #432]	@ (80025ac <main+0x344>)
 80023fc:	6213      	str	r3, [r2, #32]
      flagg = 1;
 80023fe:	2301      	movs	r3, #1
 8002400:	4a6b      	ldr	r2, [pc, #428]	@ (80025b0 <main+0x348>)
 8002402:	7013      	strb	r3, [r2, #0]
      first_step_flag = 1;
 8002404:	4a6b      	ldr	r2, [pc, #428]	@ (80025b4 <main+0x34c>)
 8002406:	7013      	strb	r3, [r2, #0]
      if (timeForRotorStopStatusMsFlag)
 8002408:	4b6b      	ldr	r3, [pc, #428]	@ (80025b8 <main+0x350>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2b00      	cmp	r3, #0
 800240e:	f040 80be 	bne.w	800258e <main+0x326>
      run_status = false;
 8002412:	4b63      	ldr	r3, [pc, #396]	@ (80025a0 <main+0x338>)
 8002414:	2200      	movs	r2, #0
 8002416:	701a      	strb	r2, [r3, #0]
    hall_A = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8002418:	4c68      	ldr	r4, [pc, #416]	@ (80025bc <main+0x354>)
 800241a:	2101      	movs	r1, #1
 800241c:	4620      	mov	r0, r4
 800241e:	f001 f925 	bl	800366c <HAL_GPIO_ReadPin>
 8002422:	3800      	subs	r0, #0
 8002424:	bf18      	it	ne
 8002426:	2001      	movne	r0, #1
 8002428:	4b65      	ldr	r3, [pc, #404]	@ (80025c0 <main+0x358>)
 800242a:	7018      	strb	r0, [r3, #0]
    hall_B = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);
 800242c:	2102      	movs	r1, #2
 800242e:	4620      	mov	r0, r4
 8002430:	f001 f91c 	bl	800366c <HAL_GPIO_ReadPin>
 8002434:	3800      	subs	r0, #0
 8002436:	bf18      	it	ne
 8002438:	2001      	movne	r0, #1
 800243a:	4b62      	ldr	r3, [pc, #392]	@ (80025c4 <main+0x35c>)
 800243c:	7018      	strb	r0, [r3, #0]
    hall_C = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 800243e:	2104      	movs	r1, #4
 8002440:	4620      	mov	r0, r4
 8002442:	f001 f913 	bl	800366c <HAL_GPIO_ReadPin>
 8002446:	3800      	subs	r0, #0
 8002448:	bf18      	it	ne
 800244a:	2001      	movne	r0, #1
 800244c:	4b5e      	ldr	r3, [pc, #376]	@ (80025c8 <main+0x360>)
 800244e:	7018      	strb	r0, [r3, #0]
    if (!run_status)
 8002450:	4b53      	ldr	r3, [pc, #332]	@ (80025a0 <main+0x338>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	b9c3      	cbnz	r3, 8002488 <main+0x220>
      pwm_value = 10.50 * motor_voltage / battery_voltage;
 8002456:	4b5d      	ldr	r3, [pc, #372]	@ (80025cc <main+0x364>)
 8002458:	8818      	ldrh	r0, [r3, #0]
 800245a:	b280      	uxth	r0, r0
 800245c:	f7fe ff5a 	bl	8001314 <__aeabi_i2d>
 8002460:	2200      	movs	r2, #0
 8002462:	4b5b      	ldr	r3, [pc, #364]	@ (80025d0 <main+0x368>)
 8002464:	f7fe ffc0 	bl	80013e8 <__aeabi_dmul>
 8002468:	4604      	mov	r4, r0
 800246a:	460d      	mov	r5, r1
 800246c:	4b59      	ldr	r3, [pc, #356]	@ (80025d4 <main+0x36c>)
 800246e:	8818      	ldrh	r0, [r3, #0]
 8002470:	f7fe ff50 	bl	8001314 <__aeabi_i2d>
 8002474:	4602      	mov	r2, r0
 8002476:	460b      	mov	r3, r1
 8002478:	4620      	mov	r0, r4
 800247a:	4629      	mov	r1, r5
 800247c:	f7ff f8de 	bl	800163c <__aeabi_ddiv>
 8002480:	f7ff f9c4 	bl	800180c <__aeabi_d2uiz>
 8002484:	4b54      	ldr	r3, [pc, #336]	@ (80025d8 <main+0x370>)
 8002486:	6018      	str	r0, [r3, #0]
    average = 0;
 8002488:	4b54      	ldr	r3, [pc, #336]	@ (80025dc <main+0x374>)
 800248a:	2200      	movs	r2, #0
 800248c:	801a      	strh	r2, [r3, #0]
    if (HAL_GetTick() - previousTime3 > 50) // && rpm_max_limit_flag)
 800248e:	f000 fbbb 	bl	8002c08 <HAL_GetTick>
 8002492:	4b53      	ldr	r3, [pc, #332]	@ (80025e0 <main+0x378>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	1ac0      	subs	r0, r0, r3
 8002498:	2832      	cmp	r0, #50	@ 0x32
 800249a:	f63f af38 	bhi.w	800230e <main+0xa6>
    if (HAL_GetTick() - previousTime2 > 1500 && run_status)
 800249e:	f000 fbb3 	bl	8002c08 <HAL_GetTick>
 80024a2:	4b50      	ldr	r3, [pc, #320]	@ (80025e4 <main+0x37c>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	1ac0      	subs	r0, r0, r3
 80024a8:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80024ac:	4298      	cmp	r0, r3
 80024ae:	d904      	bls.n	80024ba <main+0x252>
 80024b0:	4b3b      	ldr	r3, [pc, #236]	@ (80025a0 <main+0x338>)
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	f47f af39 	bne.w	800232c <main+0xc4>
    if (speedInAdc >= 900) // Checked
 80024ba:	4b3a      	ldr	r3, [pc, #232]	@ (80025a4 <main+0x33c>)
 80024bc:	881b      	ldrh	r3, [r3, #0]
 80024be:	b29b      	uxth	r3, r3
 80024c0:	f5b3 7f61 	cmp.w	r3, #900	@ 0x384
 80024c4:	d38a      	bcc.n	80023dc <main+0x174>
      timeForRotorStopStatusMsFlag = 1;
 80024c6:	4b3c      	ldr	r3, [pc, #240]	@ (80025b8 <main+0x350>)
 80024c8:	2201      	movs	r2, #1
 80024ca:	601a      	str	r2, [r3, #0]
      mode = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5); // Nitro mod
 80024cc:	2120      	movs	r1, #32
 80024ce:	4846      	ldr	r0, [pc, #280]	@ (80025e8 <main+0x380>)
 80024d0:	f001 f8cc 	bl	800366c <HAL_GPIO_ReadPin>
 80024d4:	2800      	cmp	r0, #0
 80024d6:	bf14      	ite	ne
 80024d8:	2201      	movne	r2, #1
 80024da:	2200      	moveq	r2, #0
 80024dc:	4b43      	ldr	r3, [pc, #268]	@ (80025ec <main+0x384>)
 80024de:	701a      	strb	r2, [r3, #0]
      if (mode == 0)
 80024e0:	f47f af31 	bne.w	8002346 <main+0xde>
        target_rpm = map(speedInAdc, 700, 3600, 0, max_rpm_limit);
 80024e4:	4b2f      	ldr	r3, [pc, #188]	@ (80025a4 <main+0x33c>)
 80024e6:	8818      	ldrh	r0, [r3, #0]
 80024e8:	4b41      	ldr	r3, [pc, #260]	@ (80025f0 <main+0x388>)
 80024ea:	881b      	ldrh	r3, [r3, #0]
 80024ec:	9300      	str	r3, [sp, #0]
 80024ee:	2300      	movs	r3, #0
 80024f0:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80024f4:	f44f 712f 	mov.w	r1, #700	@ 0x2bc
 80024f8:	b280      	uxth	r0, r0
 80024fa:	f7ff fd1f 	bl	8001f3c <map>
 80024fe:	4b3d      	ldr	r3, [pc, #244]	@ (80025f4 <main+0x38c>)
 8002500:	8018      	strh	r0, [r3, #0]
      HAL_Delay(1); // Kaldrlabilir
 8002502:	2001      	movs	r0, #1
 8002504:	f000 fb86 	bl	8002c14 <HAL_Delay>
      if (rpm > target_rpm) // if (filtered_current > pedal_value_mapped)
 8002508:	4b3a      	ldr	r3, [pc, #232]	@ (80025f4 <main+0x38c>)
 800250a:	881a      	ldrh	r2, [r3, #0]
 800250c:	4b3a      	ldr	r3, [pc, #232]	@ (80025f8 <main+0x390>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	429a      	cmp	r2, r3
 8002512:	f4bf af2b 	bcs.w	800236c <main+0x104>
        if (pwm_value > min_pwm_limit)
 8002516:	4b39      	ldr	r3, [pc, #228]	@ (80025fc <main+0x394>)
 8002518:	881b      	ldrh	r3, [r3, #0]
 800251a:	4a2f      	ldr	r2, [pc, #188]	@ (80025d8 <main+0x370>)
 800251c:	6812      	ldr	r2, [r2, #0]
 800251e:	4293      	cmp	r3, r2
 8002520:	f4bf af21 	bcs.w	8002366 <main+0xfe>
          pwm_value -= 1;
 8002524:	4a2c      	ldr	r2, [pc, #176]	@ (80025d8 <main+0x370>)
 8002526:	6813      	ldr	r3, [r2, #0]
 8002528:	3b01      	subs	r3, #1
 800252a:	6013      	str	r3, [r2, #0]
      if (!run_status)
 800252c:	4b1c      	ldr	r3, [pc, #112]	@ (80025a0 <main+0x338>)
 800252e:	781b      	ldrb	r3, [r3, #0]
 8002530:	2b00      	cmp	r3, #0
 8002532:	f47f af71 	bne.w	8002418 <main+0x1b0>
        run_status = true;
 8002536:	2101      	movs	r1, #1
 8002538:	4b19      	ldr	r3, [pc, #100]	@ (80025a0 <main+0x338>)
 800253a:	7019      	strb	r1, [r3, #0]
        hall_A = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 800253c:	4c1f      	ldr	r4, [pc, #124]	@ (80025bc <main+0x354>)
 800253e:	4620      	mov	r0, r4
 8002540:	f001 f894 	bl	800366c <HAL_GPIO_ReadPin>
 8002544:	3800      	subs	r0, #0
 8002546:	bf18      	it	ne
 8002548:	2001      	movne	r0, #1
 800254a:	4b1d      	ldr	r3, [pc, #116]	@ (80025c0 <main+0x358>)
 800254c:	7018      	strb	r0, [r3, #0]
        hall_B = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);
 800254e:	2102      	movs	r1, #2
 8002550:	4620      	mov	r0, r4
 8002552:	f001 f88b 	bl	800366c <HAL_GPIO_ReadPin>
 8002556:	3800      	subs	r0, #0
 8002558:	bf18      	it	ne
 800255a:	2001      	movne	r0, #1
 800255c:	4b19      	ldr	r3, [pc, #100]	@ (80025c4 <main+0x35c>)
 800255e:	7018      	strb	r0, [r3, #0]
        hall_C = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2);
 8002560:	2104      	movs	r1, #4
 8002562:	4620      	mov	r0, r4
 8002564:	f001 f882 	bl	800366c <HAL_GPIO_ReadPin>
 8002568:	3800      	subs	r0, #0
 800256a:	bf18      	it	ne
 800256c:	2001      	movne	r0, #1
 800256e:	4b16      	ldr	r3, [pc, #88]	@ (80025c8 <main+0x360>)
 8002570:	7018      	strb	r0, [r3, #0]
        if (motor_voltage < 150)
 8002572:	4b16      	ldr	r3, [pc, #88]	@ (80025cc <main+0x364>)
 8002574:	881b      	ldrh	r3, [r3, #0]
 8002576:	b29b      	uxth	r3, r3
 8002578:	2b95      	cmp	r3, #149	@ 0x95
 800257a:	f63f af4d 	bhi.w	8002418 <main+0x1b0>
          pwm_value = min_pwm_limit;
 800257e:	4b1f      	ldr	r3, [pc, #124]	@ (80025fc <main+0x394>)
 8002580:	881a      	ldrh	r2, [r3, #0]
 8002582:	4b15      	ldr	r3, [pc, #84]	@ (80025d8 <main+0x370>)
 8002584:	601a      	str	r2, [r3, #0]
          HAL_GPIO_EXTI_Callback(GPIO_PIN_2);
 8002586:	2004      	movs	r0, #4
 8002588:	f7ff fc34 	bl	8001df4 <HAL_GPIO_EXTI_Callback>
 800258c:	e744      	b.n	8002418 <main+0x1b0>
        timeForRotorStopStatusMs = HAL_GetTick();
 800258e:	f000 fb3b 	bl	8002c08 <HAL_GetTick>
 8002592:	4b1b      	ldr	r3, [pc, #108]	@ (8002600 <main+0x398>)
 8002594:	6018      	str	r0, [r3, #0]
        timeForRotorStopStatusMsFlag = 0;
 8002596:	4b08      	ldr	r3, [pc, #32]	@ (80025b8 <main+0x350>)
 8002598:	2200      	movs	r2, #0
 800259a:	601a      	str	r2, [r3, #0]
 800259c:	e739      	b.n	8002412 <main+0x1aa>
 800259e:	bf00      	nop
 80025a0:	2000064b 	.word	0x2000064b
 80025a4:	20000650 	.word	0x20000650
 80025a8:	20000774 	.word	0x20000774
 80025ac:	40012c00 	.word	0x40012c00
 80025b0:	2000005f 	.word	0x2000005f
 80025b4:	20000060 	.word	0x20000060
 80025b8:	20000630 	.word	0x20000630
 80025bc:	40010800 	.word	0x40010800
 80025c0:	2000064a 	.word	0x2000064a
 80025c4:	20000649 	.word	0x20000649
 80025c8:	20000648 	.word	0x20000648
 80025cc:	200005d0 	.word	0x200005d0
 80025d0:	40250000 	.word	0x40250000
 80025d4:	200005d2 	.word	0x200005d2
 80025d8:	20000640 	.word	0x20000640
 80025dc:	20000620 	.word	0x20000620
 80025e0:	20000628 	.word	0x20000628
 80025e4:	2000063c 	.word	0x2000063c
 80025e8:	40010c00 	.word	0x40010c00
 80025ec:	20000061 	.word	0x20000061
 80025f0:	20000052 	.word	0x20000052
 80025f4:	200005d4 	.word	0x200005d4
 80025f8:	2000062c 	.word	0x2000062c
 80025fc:	2000005c 	.word	0x2000005c
 8002600:	20000634 	.word	0x20000634

08002604 <set_old_value>:
uint8_t sender_flag = 0;

void set_old_value()
{

    if (!geri_vites)
 8002604:	4b68      	ldr	r3, [pc, #416]	@ (80027a8 <set_old_value+0x1a4>)
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	2b00      	cmp	r3, #0
 800260a:	f040 80db 	bne.w	80027c4 <set_old_value+0x1c0>
    { // LER YN ADIMLARI

        if ((hall_A && !hall_B && hall_C) &&
 800260e:	4b67      	ldr	r3, [pc, #412]	@ (80027ac <set_old_value+0x1a8>)
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	b1eb      	cbz	r3, 8002650 <set_old_value+0x4c>
 8002614:	4b66      	ldr	r3, [pc, #408]	@ (80027b0 <set_old_value+0x1ac>)
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	b9d3      	cbnz	r3, 8002650 <set_old_value+0x4c>
 800261a:	4b66      	ldr	r3, [pc, #408]	@ (80027b4 <set_old_value+0x1b0>)
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	b1bb      	cbz	r3, 8002650 <set_old_value+0x4c>
            ((oldValue[0] && !oldValue[1] && !oldValue[2]) || flagg))
 8002620:	4b65      	ldr	r3, [pc, #404]	@ (80027b8 <set_old_value+0x1b4>)
 8002622:	781b      	ldrb	r3, [r3, #0]
        if ((hall_A && !hall_B && hall_C) &&
 8002624:	b12b      	cbz	r3, 8002632 <set_old_value+0x2e>
            ((oldValue[0] && !oldValue[1] && !oldValue[2]) || flagg))
 8002626:	4b64      	ldr	r3, [pc, #400]	@ (80027b8 <set_old_value+0x1b4>)
 8002628:	785b      	ldrb	r3, [r3, #1]
 800262a:	b913      	cbnz	r3, 8002632 <set_old_value+0x2e>
 800262c:	4b62      	ldr	r3, [pc, #392]	@ (80027b8 <set_old_value+0x1b4>)
 800262e:	789b      	ldrb	r3, [r3, #2]
 8002630:	b113      	cbz	r3, 8002638 <set_old_value+0x34>
 8002632:	4b62      	ldr	r3, [pc, #392]	@ (80027bc <set_old_value+0x1b8>)
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	b15b      	cbz	r3, 8002650 <set_old_value+0x4c>
        // 101'den 100'e gei
        {
            step = 4;
 8002638:	4b61      	ldr	r3, [pc, #388]	@ (80027c0 <set_old_value+0x1bc>)
 800263a:	2204      	movs	r2, #4
 800263c:	601a      	str	r2, [r3, #0]
            oldValue[0] = 1;
 800263e:	4a5e      	ldr	r2, [pc, #376]	@ (80027b8 <set_old_value+0x1b4>)
 8002640:	2301      	movs	r3, #1
 8002642:	7013      	strb	r3, [r2, #0]
            oldValue[1] = 0;
 8002644:	2100      	movs	r1, #0
 8002646:	7051      	strb	r1, [r2, #1]
            oldValue[2] = 1;
 8002648:	7093      	strb	r3, [r2, #2]
            flagg = 1;
 800264a:	4a5c      	ldr	r2, [pc, #368]	@ (80027bc <set_old_value+0x1b8>)
 800264c:	7013      	strb	r3, [r2, #0]
 800264e:	4770      	bx	lr
        }
        else if ((hall_A && !hall_B && !hall_C) &&
 8002650:	4b56      	ldr	r3, [pc, #344]	@ (80027ac <set_old_value+0x1a8>)
 8002652:	781b      	ldrb	r3, [r3, #0]
 8002654:	b1eb      	cbz	r3, 8002692 <set_old_value+0x8e>
 8002656:	4b56      	ldr	r3, [pc, #344]	@ (80027b0 <set_old_value+0x1ac>)
 8002658:	781b      	ldrb	r3, [r3, #0]
 800265a:	b9d3      	cbnz	r3, 8002692 <set_old_value+0x8e>
 800265c:	4b55      	ldr	r3, [pc, #340]	@ (80027b4 <set_old_value+0x1b0>)
 800265e:	781b      	ldrb	r3, [r3, #0]
 8002660:	b9bb      	cbnz	r3, 8002692 <set_old_value+0x8e>
                 ((oldValue[0] && oldValue[1] && !oldValue[2]) || flagg)) // 100'den 110'a gei
 8002662:	4b55      	ldr	r3, [pc, #340]	@ (80027b8 <set_old_value+0x1b4>)
 8002664:	781b      	ldrb	r3, [r3, #0]
        else if ((hall_A && !hall_B && !hall_C) &&
 8002666:	b12b      	cbz	r3, 8002674 <set_old_value+0x70>
                 ((oldValue[0] && oldValue[1] && !oldValue[2]) || flagg)) // 100'den 110'a gei
 8002668:	4b53      	ldr	r3, [pc, #332]	@ (80027b8 <set_old_value+0x1b4>)
 800266a:	785b      	ldrb	r3, [r3, #1]
 800266c:	b113      	cbz	r3, 8002674 <set_old_value+0x70>
 800266e:	4b52      	ldr	r3, [pc, #328]	@ (80027b8 <set_old_value+0x1b4>)
 8002670:	789b      	ldrb	r3, [r3, #2]
 8002672:	b113      	cbz	r3, 800267a <set_old_value+0x76>
 8002674:	4b51      	ldr	r3, [pc, #324]	@ (80027bc <set_old_value+0x1b8>)
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	b15b      	cbz	r3, 8002692 <set_old_value+0x8e>
        {
            step = 5;
 800267a:	4b51      	ldr	r3, [pc, #324]	@ (80027c0 <set_old_value+0x1bc>)
 800267c:	2205      	movs	r2, #5
 800267e:	601a      	str	r2, [r3, #0]
            oldValue[0] = 1;
 8002680:	4b4d      	ldr	r3, [pc, #308]	@ (80027b8 <set_old_value+0x1b4>)
 8002682:	2201      	movs	r2, #1
 8002684:	701a      	strb	r2, [r3, #0]
            oldValue[1] = 0;
 8002686:	2100      	movs	r1, #0
 8002688:	7059      	strb	r1, [r3, #1]
            oldValue[2] = 0;
 800268a:	7099      	strb	r1, [r3, #2]
            flagg = 1;
 800268c:	4b4b      	ldr	r3, [pc, #300]	@ (80027bc <set_old_value+0x1b8>)
 800268e:	701a      	strb	r2, [r3, #0]
 8002690:	4770      	bx	lr
        }
        else if ((hall_A && hall_B && !hall_C) &&
 8002692:	4b46      	ldr	r3, [pc, #280]	@ (80027ac <set_old_value+0x1a8>)
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	b1eb      	cbz	r3, 80026d4 <set_old_value+0xd0>
 8002698:	4b45      	ldr	r3, [pc, #276]	@ (80027b0 <set_old_value+0x1ac>)
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	b1d3      	cbz	r3, 80026d4 <set_old_value+0xd0>
 800269e:	4b45      	ldr	r3, [pc, #276]	@ (80027b4 <set_old_value+0x1b0>)
 80026a0:	781b      	ldrb	r3, [r3, #0]
 80026a2:	b9bb      	cbnz	r3, 80026d4 <set_old_value+0xd0>
                 ((!oldValue[0] && oldValue[1] && !oldValue[2]) || flagg)) // 110'dan 010'a gei
 80026a4:	4b44      	ldr	r3, [pc, #272]	@ (80027b8 <set_old_value+0x1b4>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
        else if ((hall_A && hall_B && !hall_C) &&
 80026a8:	b92b      	cbnz	r3, 80026b6 <set_old_value+0xb2>
                 ((!oldValue[0] && oldValue[1] && !oldValue[2]) || flagg)) // 110'dan 010'a gei
 80026aa:	4b43      	ldr	r3, [pc, #268]	@ (80027b8 <set_old_value+0x1b4>)
 80026ac:	785b      	ldrb	r3, [r3, #1]
 80026ae:	b113      	cbz	r3, 80026b6 <set_old_value+0xb2>
 80026b0:	4b41      	ldr	r3, [pc, #260]	@ (80027b8 <set_old_value+0x1b4>)
 80026b2:	789b      	ldrb	r3, [r3, #2]
 80026b4:	b113      	cbz	r3, 80026bc <set_old_value+0xb8>
 80026b6:	4b41      	ldr	r3, [pc, #260]	@ (80027bc <set_old_value+0x1b8>)
 80026b8:	781b      	ldrb	r3, [r3, #0]
 80026ba:	b15b      	cbz	r3, 80026d4 <set_old_value+0xd0>
        {
            step = 6;
 80026bc:	4b40      	ldr	r3, [pc, #256]	@ (80027c0 <set_old_value+0x1bc>)
 80026be:	2206      	movs	r2, #6
 80026c0:	601a      	str	r2, [r3, #0]
            oldValue[0] = 1;
 80026c2:	4a3d      	ldr	r2, [pc, #244]	@ (80027b8 <set_old_value+0x1b4>)
 80026c4:	2301      	movs	r3, #1
 80026c6:	7013      	strb	r3, [r2, #0]
            oldValue[1] = 1;
 80026c8:	7053      	strb	r3, [r2, #1]
            oldValue[2] = 0;
 80026ca:	2100      	movs	r1, #0
 80026cc:	7091      	strb	r1, [r2, #2]
            flagg = 1;
 80026ce:	4a3b      	ldr	r2, [pc, #236]	@ (80027bc <set_old_value+0x1b8>)
 80026d0:	7013      	strb	r3, [r2, #0]
 80026d2:	4770      	bx	lr
        }
        else if ((!hall_A && hall_B && !hall_C) &&
 80026d4:	4b35      	ldr	r3, [pc, #212]	@ (80027ac <set_old_value+0x1a8>)
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	b9e3      	cbnz	r3, 8002714 <set_old_value+0x110>
 80026da:	4b35      	ldr	r3, [pc, #212]	@ (80027b0 <set_old_value+0x1ac>)
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	b1cb      	cbz	r3, 8002714 <set_old_value+0x110>
 80026e0:	4b34      	ldr	r3, [pc, #208]	@ (80027b4 <set_old_value+0x1b0>)
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	b9b3      	cbnz	r3, 8002714 <set_old_value+0x110>
                 ((!oldValue[0] && oldValue[1] && oldValue[2]) || flagg)) // 010'dan 011'e gei
 80026e6:	4b34      	ldr	r3, [pc, #208]	@ (80027b8 <set_old_value+0x1b4>)
 80026e8:	781b      	ldrb	r3, [r3, #0]
        else if ((!hall_A && hall_B && !hall_C) &&
 80026ea:	b92b      	cbnz	r3, 80026f8 <set_old_value+0xf4>
                 ((!oldValue[0] && oldValue[1] && oldValue[2]) || flagg)) // 010'dan 011'e gei
 80026ec:	4b32      	ldr	r3, [pc, #200]	@ (80027b8 <set_old_value+0x1b4>)
 80026ee:	785b      	ldrb	r3, [r3, #1]
 80026f0:	b113      	cbz	r3, 80026f8 <set_old_value+0xf4>
 80026f2:	4b31      	ldr	r3, [pc, #196]	@ (80027b8 <set_old_value+0x1b4>)
 80026f4:	789b      	ldrb	r3, [r3, #2]
 80026f6:	b913      	cbnz	r3, 80026fe <set_old_value+0xfa>
 80026f8:	4b30      	ldr	r3, [pc, #192]	@ (80027bc <set_old_value+0x1b8>)
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	b153      	cbz	r3, 8002714 <set_old_value+0x110>
        {
            step = 1;
 80026fe:	2301      	movs	r3, #1
 8002700:	4a2f      	ldr	r2, [pc, #188]	@ (80027c0 <set_old_value+0x1bc>)
 8002702:	6013      	str	r3, [r2, #0]
            oldValue[0] = 0;
 8002704:	4a2c      	ldr	r2, [pc, #176]	@ (80027b8 <set_old_value+0x1b4>)
 8002706:	2100      	movs	r1, #0
 8002708:	7011      	strb	r1, [r2, #0]
            oldValue[1] = 1;
 800270a:	7053      	strb	r3, [r2, #1]
            oldValue[2] = 0;
 800270c:	7091      	strb	r1, [r2, #2]
            flagg = 1;
 800270e:	4a2b      	ldr	r2, [pc, #172]	@ (80027bc <set_old_value+0x1b8>)
 8002710:	7013      	strb	r3, [r2, #0]
 8002712:	4770      	bx	lr
        }
        else if ((!hall_A && hall_B && hall_C) &&
 8002714:	4b25      	ldr	r3, [pc, #148]	@ (80027ac <set_old_value+0x1a8>)
 8002716:	781b      	ldrb	r3, [r3, #0]
 8002718:	b9eb      	cbnz	r3, 8002756 <set_old_value+0x152>
 800271a:	4b25      	ldr	r3, [pc, #148]	@ (80027b0 <set_old_value+0x1ac>)
 800271c:	781b      	ldrb	r3, [r3, #0]
 800271e:	b1d3      	cbz	r3, 8002756 <set_old_value+0x152>
 8002720:	4b24      	ldr	r3, [pc, #144]	@ (80027b4 <set_old_value+0x1b0>)
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	b1bb      	cbz	r3, 8002756 <set_old_value+0x152>
                 ((!oldValue[0] && !oldValue[1] && oldValue[2]) || flagg)) // 011'den 001'e gei
 8002726:	4b24      	ldr	r3, [pc, #144]	@ (80027b8 <set_old_value+0x1b4>)
 8002728:	781b      	ldrb	r3, [r3, #0]
        else if ((!hall_A && hall_B && hall_C) &&
 800272a:	b92b      	cbnz	r3, 8002738 <set_old_value+0x134>
                 ((!oldValue[0] && !oldValue[1] && oldValue[2]) || flagg)) // 011'den 001'e gei
 800272c:	4b22      	ldr	r3, [pc, #136]	@ (80027b8 <set_old_value+0x1b4>)
 800272e:	785b      	ldrb	r3, [r3, #1]
 8002730:	b913      	cbnz	r3, 8002738 <set_old_value+0x134>
 8002732:	4b21      	ldr	r3, [pc, #132]	@ (80027b8 <set_old_value+0x1b4>)
 8002734:	789b      	ldrb	r3, [r3, #2]
 8002736:	b913      	cbnz	r3, 800273e <set_old_value+0x13a>
 8002738:	4b20      	ldr	r3, [pc, #128]	@ (80027bc <set_old_value+0x1b8>)
 800273a:	781b      	ldrb	r3, [r3, #0]
 800273c:	b15b      	cbz	r3, 8002756 <set_old_value+0x152>
        {
            step = 2;
 800273e:	4b20      	ldr	r3, [pc, #128]	@ (80027c0 <set_old_value+0x1bc>)
 8002740:	2202      	movs	r2, #2
 8002742:	601a      	str	r2, [r3, #0]
            oldValue[0] = 0;
 8002744:	4a1c      	ldr	r2, [pc, #112]	@ (80027b8 <set_old_value+0x1b4>)
 8002746:	2300      	movs	r3, #0
 8002748:	7013      	strb	r3, [r2, #0]
            oldValue[1] = 1;
 800274a:	2301      	movs	r3, #1
 800274c:	7053      	strb	r3, [r2, #1]
            oldValue[2] = 1;
 800274e:	7093      	strb	r3, [r2, #2]
            flagg = 1;
 8002750:	4a1a      	ldr	r2, [pc, #104]	@ (80027bc <set_old_value+0x1b8>)
 8002752:	7013      	strb	r3, [r2, #0]
 8002754:	4770      	bx	lr
        }
        else if ((!hall_A && !hall_B && hall_C) &&
 8002756:	4b15      	ldr	r3, [pc, #84]	@ (80027ac <set_old_value+0x1a8>)
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	2b00      	cmp	r3, #0
 800275c:	f040 80f1 	bne.w	8002942 <set_old_value+0x33e>
 8002760:	4b13      	ldr	r3, [pc, #76]	@ (80027b0 <set_old_value+0x1ac>)
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	2b00      	cmp	r3, #0
 8002766:	f040 80ec 	bne.w	8002942 <set_old_value+0x33e>
 800276a:	4b12      	ldr	r3, [pc, #72]	@ (80027b4 <set_old_value+0x1b0>)
 800276c:	781b      	ldrb	r3, [r3, #0]
 800276e:	2b00      	cmp	r3, #0
 8002770:	f000 80e7 	beq.w	8002942 <set_old_value+0x33e>
                 ((oldValue[0] && !oldValue[1] && oldValue[2]) || flagg)) // 001'den 101'e gei
 8002774:	4b10      	ldr	r3, [pc, #64]	@ (80027b8 <set_old_value+0x1b4>)
 8002776:	781b      	ldrb	r3, [r3, #0]
        else if ((!hall_A && !hall_B && hall_C) &&
 8002778:	b12b      	cbz	r3, 8002786 <set_old_value+0x182>
                 ((oldValue[0] && !oldValue[1] && oldValue[2]) || flagg)) // 001'den 101'e gei
 800277a:	4b0f      	ldr	r3, [pc, #60]	@ (80027b8 <set_old_value+0x1b4>)
 800277c:	785b      	ldrb	r3, [r3, #1]
 800277e:	b913      	cbnz	r3, 8002786 <set_old_value+0x182>
 8002780:	4b0d      	ldr	r3, [pc, #52]	@ (80027b8 <set_old_value+0x1b4>)
 8002782:	789b      	ldrb	r3, [r3, #2]
 8002784:	b923      	cbnz	r3, 8002790 <set_old_value+0x18c>
 8002786:	4b0d      	ldr	r3, [pc, #52]	@ (80027bc <set_old_value+0x1b8>)
 8002788:	781b      	ldrb	r3, [r3, #0]
 800278a:	2b00      	cmp	r3, #0
 800278c:	f000 80d9 	beq.w	8002942 <set_old_value+0x33e>
        {
            step = 3;
 8002790:	4b0b      	ldr	r3, [pc, #44]	@ (80027c0 <set_old_value+0x1bc>)
 8002792:	2203      	movs	r2, #3
 8002794:	601a      	str	r2, [r3, #0]
            oldValue[0] = 0;
 8002796:	4b08      	ldr	r3, [pc, #32]	@ (80027b8 <set_old_value+0x1b4>)
 8002798:	2200      	movs	r2, #0
 800279a:	701a      	strb	r2, [r3, #0]
            oldValue[1] = 0;
 800279c:	705a      	strb	r2, [r3, #1]
            oldValue[2] = 1;
 800279e:	2201      	movs	r2, #1
 80027a0:	709a      	strb	r2, [r3, #2]
            flagg = 1;
 80027a2:	4b06      	ldr	r3, [pc, #24]	@ (80027bc <set_old_value+0x1b8>)
 80027a4:	701a      	strb	r2, [r3, #0]
 80027a6:	4770      	bx	lr
 80027a8:	2000005e 	.word	0x2000005e
 80027ac:	2000064a 	.word	0x2000064a
 80027b0:	20000649 	.word	0x20000649
 80027b4:	20000648 	.word	0x20000648
 80027b8:	20000670 	.word	0x20000670
 80027bc:	2000005f 	.word	0x2000005f
 80027c0:	20000644 	.word	0x20000644
        }
    }

    else // Geri yon
    {
        if ((hall_A && !hall_B && hall_C) && ((!oldValue[0] && !oldValue[1] && oldValue[2]) || flagg))
 80027c4:	4b5f      	ldr	r3, [pc, #380]	@ (8002944 <set_old_value+0x340>)
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	b1db      	cbz	r3, 8002802 <set_old_value+0x1fe>
 80027ca:	4b5f      	ldr	r3, [pc, #380]	@ (8002948 <set_old_value+0x344>)
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	b9c3      	cbnz	r3, 8002802 <set_old_value+0x1fe>
 80027d0:	4b5e      	ldr	r3, [pc, #376]	@ (800294c <set_old_value+0x348>)
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	b1ab      	cbz	r3, 8002802 <set_old_value+0x1fe>
 80027d6:	4b5e      	ldr	r3, [pc, #376]	@ (8002950 <set_old_value+0x34c>)
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	b92b      	cbnz	r3, 80027e8 <set_old_value+0x1e4>
 80027dc:	4b5c      	ldr	r3, [pc, #368]	@ (8002950 <set_old_value+0x34c>)
 80027de:	785b      	ldrb	r3, [r3, #1]
 80027e0:	b913      	cbnz	r3, 80027e8 <set_old_value+0x1e4>
 80027e2:	4b5b      	ldr	r3, [pc, #364]	@ (8002950 <set_old_value+0x34c>)
 80027e4:	789b      	ldrb	r3, [r3, #2]
 80027e6:	b913      	cbnz	r3, 80027ee <set_old_value+0x1ea>
 80027e8:	4b5a      	ldr	r3, [pc, #360]	@ (8002954 <set_old_value+0x350>)
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	b14b      	cbz	r3, 8002802 <set_old_value+0x1fe>
        { // 010
            step = 1;
 80027ee:	2301      	movs	r3, #1
 80027f0:	4a59      	ldr	r2, [pc, #356]	@ (8002958 <set_old_value+0x354>)
 80027f2:	6013      	str	r3, [r2, #0]
            oldValue[0] = 1;
 80027f4:	4a56      	ldr	r2, [pc, #344]	@ (8002950 <set_old_value+0x34c>)
 80027f6:	7013      	strb	r3, [r2, #0]
            oldValue[1] = 0;
 80027f8:	2100      	movs	r1, #0
 80027fa:	7051      	strb	r1, [r2, #1]
            oldValue[2] = 1;
 80027fc:	7093      	strb	r3, [r2, #2]
            flagg = 1;
 80027fe:	4a55      	ldr	r2, [pc, #340]	@ (8002954 <set_old_value+0x350>)
 8002800:	7013      	strb	r3, [r2, #0]
        }
        if ((hall_A && !hall_B && !hall_C) && ((oldValue[0] && !oldValue[1] && oldValue[2]) || flagg))
 8002802:	4b50      	ldr	r3, [pc, #320]	@ (8002944 <set_old_value+0x340>)
 8002804:	781b      	ldrb	r3, [r3, #0]
 8002806:	b1e3      	cbz	r3, 8002842 <set_old_value+0x23e>
 8002808:	4b4f      	ldr	r3, [pc, #316]	@ (8002948 <set_old_value+0x344>)
 800280a:	781b      	ldrb	r3, [r3, #0]
 800280c:	b9cb      	cbnz	r3, 8002842 <set_old_value+0x23e>
 800280e:	4b4f      	ldr	r3, [pc, #316]	@ (800294c <set_old_value+0x348>)
 8002810:	781b      	ldrb	r3, [r3, #0]
 8002812:	b9b3      	cbnz	r3, 8002842 <set_old_value+0x23e>
 8002814:	4b4e      	ldr	r3, [pc, #312]	@ (8002950 <set_old_value+0x34c>)
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	b12b      	cbz	r3, 8002826 <set_old_value+0x222>
 800281a:	4b4d      	ldr	r3, [pc, #308]	@ (8002950 <set_old_value+0x34c>)
 800281c:	785b      	ldrb	r3, [r3, #1]
 800281e:	b913      	cbnz	r3, 8002826 <set_old_value+0x222>
 8002820:	4b4b      	ldr	r3, [pc, #300]	@ (8002950 <set_old_value+0x34c>)
 8002822:	789b      	ldrb	r3, [r3, #2]
 8002824:	b913      	cbnz	r3, 800282c <set_old_value+0x228>
 8002826:	4b4b      	ldr	r3, [pc, #300]	@ (8002954 <set_old_value+0x350>)
 8002828:	781b      	ldrb	r3, [r3, #0]
 800282a:	b153      	cbz	r3, 8002842 <set_old_value+0x23e>
        { // 011
            step = 2;
 800282c:	4b4a      	ldr	r3, [pc, #296]	@ (8002958 <set_old_value+0x354>)
 800282e:	2202      	movs	r2, #2
 8002830:	601a      	str	r2, [r3, #0]
            oldValue[0] = 1;
 8002832:	4b47      	ldr	r3, [pc, #284]	@ (8002950 <set_old_value+0x34c>)
 8002834:	2201      	movs	r2, #1
 8002836:	701a      	strb	r2, [r3, #0]
            oldValue[1] = 0;
 8002838:	2100      	movs	r1, #0
 800283a:	7059      	strb	r1, [r3, #1]
            oldValue[2] = 0;
 800283c:	7099      	strb	r1, [r3, #2]
            flagg = 1;
 800283e:	4b45      	ldr	r3, [pc, #276]	@ (8002954 <set_old_value+0x350>)
 8002840:	701a      	strb	r2, [r3, #0]
        }
        if ((hall_A && hall_B && !hall_C) && ((oldValue[0] && !oldValue[1] && !oldValue[2]) || flagg))
 8002842:	4b40      	ldr	r3, [pc, #256]	@ (8002944 <set_old_value+0x340>)
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	b1e3      	cbz	r3, 8002882 <set_old_value+0x27e>
 8002848:	4b3f      	ldr	r3, [pc, #252]	@ (8002948 <set_old_value+0x344>)
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	b1cb      	cbz	r3, 8002882 <set_old_value+0x27e>
 800284e:	4b3f      	ldr	r3, [pc, #252]	@ (800294c <set_old_value+0x348>)
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	b9b3      	cbnz	r3, 8002882 <set_old_value+0x27e>
 8002854:	4b3e      	ldr	r3, [pc, #248]	@ (8002950 <set_old_value+0x34c>)
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	b12b      	cbz	r3, 8002866 <set_old_value+0x262>
 800285a:	4b3d      	ldr	r3, [pc, #244]	@ (8002950 <set_old_value+0x34c>)
 800285c:	785b      	ldrb	r3, [r3, #1]
 800285e:	b913      	cbnz	r3, 8002866 <set_old_value+0x262>
 8002860:	4b3b      	ldr	r3, [pc, #236]	@ (8002950 <set_old_value+0x34c>)
 8002862:	789b      	ldrb	r3, [r3, #2]
 8002864:	b113      	cbz	r3, 800286c <set_old_value+0x268>
 8002866:	4b3b      	ldr	r3, [pc, #236]	@ (8002954 <set_old_value+0x350>)
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	b153      	cbz	r3, 8002882 <set_old_value+0x27e>
        { // 001
            step = 3;
 800286c:	4b3a      	ldr	r3, [pc, #232]	@ (8002958 <set_old_value+0x354>)
 800286e:	2203      	movs	r2, #3
 8002870:	601a      	str	r2, [r3, #0]
            oldValue[0] = 1;
 8002872:	4a37      	ldr	r2, [pc, #220]	@ (8002950 <set_old_value+0x34c>)
 8002874:	2301      	movs	r3, #1
 8002876:	7013      	strb	r3, [r2, #0]
            oldValue[1] = 1;
 8002878:	7053      	strb	r3, [r2, #1]
            oldValue[2] = 0;
 800287a:	2100      	movs	r1, #0
 800287c:	7091      	strb	r1, [r2, #2]
            flagg = 1;
 800287e:	4a35      	ldr	r2, [pc, #212]	@ (8002954 <set_old_value+0x350>)
 8002880:	7013      	strb	r3, [r2, #0]
        }
        if ((!hall_A && hall_B && !hall_C) && ((oldValue[0] && oldValue[1] && !oldValue[2]) || flagg))
 8002882:	4b30      	ldr	r3, [pc, #192]	@ (8002944 <set_old_value+0x340>)
 8002884:	781b      	ldrb	r3, [r3, #0]
 8002886:	b9e3      	cbnz	r3, 80028c2 <set_old_value+0x2be>
 8002888:	4b2f      	ldr	r3, [pc, #188]	@ (8002948 <set_old_value+0x344>)
 800288a:	781b      	ldrb	r3, [r3, #0]
 800288c:	b1cb      	cbz	r3, 80028c2 <set_old_value+0x2be>
 800288e:	4b2f      	ldr	r3, [pc, #188]	@ (800294c <set_old_value+0x348>)
 8002890:	781b      	ldrb	r3, [r3, #0]
 8002892:	b9b3      	cbnz	r3, 80028c2 <set_old_value+0x2be>
 8002894:	4b2e      	ldr	r3, [pc, #184]	@ (8002950 <set_old_value+0x34c>)
 8002896:	781b      	ldrb	r3, [r3, #0]
 8002898:	b12b      	cbz	r3, 80028a6 <set_old_value+0x2a2>
 800289a:	4b2d      	ldr	r3, [pc, #180]	@ (8002950 <set_old_value+0x34c>)
 800289c:	785b      	ldrb	r3, [r3, #1]
 800289e:	b113      	cbz	r3, 80028a6 <set_old_value+0x2a2>
 80028a0:	4b2b      	ldr	r3, [pc, #172]	@ (8002950 <set_old_value+0x34c>)
 80028a2:	789b      	ldrb	r3, [r3, #2]
 80028a4:	b113      	cbz	r3, 80028ac <set_old_value+0x2a8>
 80028a6:	4b2b      	ldr	r3, [pc, #172]	@ (8002954 <set_old_value+0x350>)
 80028a8:	781b      	ldrb	r3, [r3, #0]
 80028aa:	b153      	cbz	r3, 80028c2 <set_old_value+0x2be>
        { // 101
            step = 4;
 80028ac:	4b2a      	ldr	r3, [pc, #168]	@ (8002958 <set_old_value+0x354>)
 80028ae:	2204      	movs	r2, #4
 80028b0:	601a      	str	r2, [r3, #0]
            oldValue[0] = 0;
 80028b2:	4b27      	ldr	r3, [pc, #156]	@ (8002950 <set_old_value+0x34c>)
 80028b4:	2100      	movs	r1, #0
 80028b6:	7019      	strb	r1, [r3, #0]
            oldValue[1] = 1;
 80028b8:	2201      	movs	r2, #1
 80028ba:	705a      	strb	r2, [r3, #1]
            oldValue[2] = 0;
 80028bc:	7099      	strb	r1, [r3, #2]
            flagg = 1;
 80028be:	4b25      	ldr	r3, [pc, #148]	@ (8002954 <set_old_value+0x350>)
 80028c0:	701a      	strb	r2, [r3, #0]
        }
        if ((!hall_A && hall_B && hall_C) && ((!oldValue[0] && oldValue[1] && !oldValue[2]) || flagg))
 80028c2:	4b20      	ldr	r3, [pc, #128]	@ (8002944 <set_old_value+0x340>)
 80028c4:	781b      	ldrb	r3, [r3, #0]
 80028c6:	b9e3      	cbnz	r3, 8002902 <set_old_value+0x2fe>
 80028c8:	4b1f      	ldr	r3, [pc, #124]	@ (8002948 <set_old_value+0x344>)
 80028ca:	781b      	ldrb	r3, [r3, #0]
 80028cc:	b1cb      	cbz	r3, 8002902 <set_old_value+0x2fe>
 80028ce:	4b1f      	ldr	r3, [pc, #124]	@ (800294c <set_old_value+0x348>)
 80028d0:	781b      	ldrb	r3, [r3, #0]
 80028d2:	b1b3      	cbz	r3, 8002902 <set_old_value+0x2fe>
 80028d4:	4b1e      	ldr	r3, [pc, #120]	@ (8002950 <set_old_value+0x34c>)
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	b92b      	cbnz	r3, 80028e6 <set_old_value+0x2e2>
 80028da:	4b1d      	ldr	r3, [pc, #116]	@ (8002950 <set_old_value+0x34c>)
 80028dc:	785b      	ldrb	r3, [r3, #1]
 80028de:	b113      	cbz	r3, 80028e6 <set_old_value+0x2e2>
 80028e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002950 <set_old_value+0x34c>)
 80028e2:	789b      	ldrb	r3, [r3, #2]
 80028e4:	b113      	cbz	r3, 80028ec <set_old_value+0x2e8>
 80028e6:	4b1b      	ldr	r3, [pc, #108]	@ (8002954 <set_old_value+0x350>)
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	b153      	cbz	r3, 8002902 <set_old_value+0x2fe>
        { // 100
            step = 5;
 80028ec:	4b1a      	ldr	r3, [pc, #104]	@ (8002958 <set_old_value+0x354>)
 80028ee:	2205      	movs	r2, #5
 80028f0:	601a      	str	r2, [r3, #0]
            oldValue[0] = 0;
 80028f2:	4a17      	ldr	r2, [pc, #92]	@ (8002950 <set_old_value+0x34c>)
 80028f4:	2300      	movs	r3, #0
 80028f6:	7013      	strb	r3, [r2, #0]
            oldValue[1] = 1;
 80028f8:	2301      	movs	r3, #1
 80028fa:	7053      	strb	r3, [r2, #1]
            oldValue[2] = 1;
 80028fc:	7093      	strb	r3, [r2, #2]
            flagg = 1;
 80028fe:	4a15      	ldr	r2, [pc, #84]	@ (8002954 <set_old_value+0x350>)
 8002900:	7013      	strb	r3, [r2, #0]
        }
        if ((!hall_A && !hall_B && hall_C) && ((!oldValue[0] && oldValue[1] && oldValue[2]) || flagg))
 8002902:	4b10      	ldr	r3, [pc, #64]	@ (8002944 <set_old_value+0x340>)
 8002904:	781b      	ldrb	r3, [r3, #0]
 8002906:	b9e3      	cbnz	r3, 8002942 <set_old_value+0x33e>
 8002908:	4b0f      	ldr	r3, [pc, #60]	@ (8002948 <set_old_value+0x344>)
 800290a:	781b      	ldrb	r3, [r3, #0]
 800290c:	b9cb      	cbnz	r3, 8002942 <set_old_value+0x33e>
 800290e:	4b0f      	ldr	r3, [pc, #60]	@ (800294c <set_old_value+0x348>)
 8002910:	781b      	ldrb	r3, [r3, #0]
 8002912:	b1b3      	cbz	r3, 8002942 <set_old_value+0x33e>
 8002914:	4b0e      	ldr	r3, [pc, #56]	@ (8002950 <set_old_value+0x34c>)
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	b92b      	cbnz	r3, 8002926 <set_old_value+0x322>
 800291a:	4b0d      	ldr	r3, [pc, #52]	@ (8002950 <set_old_value+0x34c>)
 800291c:	785b      	ldrb	r3, [r3, #1]
 800291e:	b113      	cbz	r3, 8002926 <set_old_value+0x322>
 8002920:	4b0b      	ldr	r3, [pc, #44]	@ (8002950 <set_old_value+0x34c>)
 8002922:	789b      	ldrb	r3, [r3, #2]
 8002924:	b913      	cbnz	r3, 800292c <set_old_value+0x328>
 8002926:	4b0b      	ldr	r3, [pc, #44]	@ (8002954 <set_old_value+0x350>)
 8002928:	781b      	ldrb	r3, [r3, #0]
 800292a:	b153      	cbz	r3, 8002942 <set_old_value+0x33e>
        { // 110
            step = 6;
 800292c:	4b0a      	ldr	r3, [pc, #40]	@ (8002958 <set_old_value+0x354>)
 800292e:	2206      	movs	r2, #6
 8002930:	601a      	str	r2, [r3, #0]
            oldValue[0] = 0;
 8002932:	4b07      	ldr	r3, [pc, #28]	@ (8002950 <set_old_value+0x34c>)
 8002934:	2200      	movs	r2, #0
 8002936:	701a      	strb	r2, [r3, #0]
            oldValue[1] = 0;
 8002938:	705a      	strb	r2, [r3, #1]
            oldValue[2] = 1;
 800293a:	2201      	movs	r2, #1
 800293c:	709a      	strb	r2, [r3, #2]
            flagg = 1;
 800293e:	4b05      	ldr	r3, [pc, #20]	@ (8002954 <set_old_value+0x350>)
 8002940:	701a      	strb	r2, [r3, #0]
    //         {
    //             sender_flag = 1;
    //         }
    //     }
    // }
}
 8002942:	4770      	bx	lr
 8002944:	2000064a 	.word	0x2000064a
 8002948:	20000649 	.word	0x20000649
 800294c:	20000648 	.word	0x20000648
 8002950:	20000670 	.word	0x20000670
 8002954:	2000005f 	.word	0x2000005f
 8002958:	20000644 	.word	0x20000644

0800295c <get_rpm>:
uint16_t filtered_rpm = 0;
uint32_t tim4Counter = 0;

uint16_t get_rpm(int32_t _difference_two_coummutation_time)
{
    if (_difference_two_coummutation_time == -1)
 800295c:	f1b0 3fff 	cmp.w	r0, #4294967295	@ 0xffffffff
 8002960:	d053      	beq.n	8002a0a <get_rpm+0xae>
    {
        return 0;
    }
    rpm_sampling_array[array_index++] = _difference_two_coummutation_time;
 8002962:	492b      	ldr	r1, [pc, #172]	@ (8002a10 <get_rpm+0xb4>)
 8002964:	780a      	ldrb	r2, [r1, #0]
 8002966:	1c53      	adds	r3, r2, #1
 8002968:	b2db      	uxtb	r3, r3
 800296a:	700b      	strb	r3, [r1, #0]
 800296c:	4929      	ldr	r1, [pc, #164]	@ (8002a14 <get_rpm+0xb8>)
 800296e:	f841 0022 	str.w	r0, [r1, r2, lsl #2]

    if (array_index == 6)
 8002972:	2b06      	cmp	r3, #6
 8002974:	d001      	beq.n	800297a <get_rpm+0x1e>
    {
        array_index = 0;
    }

    uint32_t sum = 0;
    for (uint8_t i = 0; i < first_filterless_count; i++)
 8002976:	2300      	movs	r3, #0
 8002978:	e005      	b.n	8002986 <get_rpm+0x2a>
        array_index = 0;
 800297a:	4b25      	ldr	r3, [pc, #148]	@ (8002a10 <get_rpm+0xb4>)
 800297c:	2200      	movs	r2, #0
 800297e:	701a      	strb	r2, [r3, #0]
 8002980:	e7f9      	b.n	8002976 <get_rpm+0x1a>
    for (uint8_t i = 0; i < first_filterless_count; i++)
 8002982:	3301      	adds	r3, #1
 8002984:	b2db      	uxtb	r3, r3
 8002986:	4a24      	ldr	r2, [pc, #144]	@ (8002a18 <get_rpm+0xbc>)
 8002988:	7812      	ldrb	r2, [r2, #0]
 800298a:	429a      	cmp	r2, r3
 800298c:	d8f9      	bhi.n	8002982 <get_rpm+0x26>
    {
        sum += rpm_sampling_array[i];
    }

    if (first_filterless_count < 6)
 800298e:	2a05      	cmp	r2, #5
 8002990:	d828      	bhi.n	80029e4 <get_rpm+0x88>
    {
        filtered_rpm = rpm_sampling_array[first_filterless_count++];
 8002992:	1c51      	adds	r1, r2, #1
 8002994:	4b20      	ldr	r3, [pc, #128]	@ (8002a18 <get_rpm+0xbc>)
 8002996:	7019      	strb	r1, [r3, #0]
 8002998:	4b1e      	ldr	r3, [pc, #120]	@ (8002a14 <get_rpm+0xb8>)
 800299a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800299e:	4b1f      	ldr	r3, [pc, #124]	@ (8002a1c <get_rpm+0xc0>)
 80029a0:	801a      	strh	r2, [r3, #0]
        filtered_rpm = (rpm_sampling_array[0] + rpm_sampling_array[1] + rpm_sampling_array[2] +
                        rpm_sampling_array[3] + rpm_sampling_array[4] + rpm_sampling_array[5]) /
                       6; // x microsecond / 10
    }

    if (filtered_rpm == 0)
 80029a2:	4b1e      	ldr	r3, [pc, #120]	@ (8002a1c <get_rpm+0xc0>)
 80029a4:	8818      	ldrh	r0, [r3, #0]
 80029a6:	2800      	cmp	r0, #0
 80029a8:	d030      	beq.n	8002a0c <get_rpm+0xb0>
    {
        return 0;
    }

    filtered_rpm = (TIMER_SETTING / (filtered_rpm * COMMUTATIONS_PER_REVOLUTION));
 80029aa:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80029ae:	00c0      	lsls	r0, r0, #3
 80029b0:	4b1b      	ldr	r3, [pc, #108]	@ (8002a20 <get_rpm+0xc4>)
 80029b2:	fb93 f3f0 	sdiv	r3, r3, r0
 80029b6:	b298      	uxth	r0, r3
 80029b8:	4b18      	ldr	r3, [pc, #96]	@ (8002a1c <get_rpm+0xc0>)
 80029ba:	8018      	strh	r0, [r3, #0]
    if (filtered_rpm > 1450)
 80029bc:	f240 53aa 	movw	r3, #1450	@ 0x5aa
 80029c0:	4298      	cmp	r0, r3
 80029c2:	d902      	bls.n	80029ca <get_rpm+0x6e>
        rpm_max_limit_flag = 0;
 80029c4:	4b17      	ldr	r3, [pc, #92]	@ (8002a24 <get_rpm+0xc8>)
 80029c6:	2200      	movs	r2, #0
 80029c8:	801a      	strh	r2, [r3, #0]
    if (filtered_rpm > 1000)
 80029ca:	f5b0 7f7a 	cmp.w	r0, #1000	@ 0x3e8
 80029ce:	d902      	bls.n	80029d6 <get_rpm+0x7a>
        backEMF_mode = 0;
 80029d0:	4b15      	ldr	r3, [pc, #84]	@ (8002a28 <get_rpm+0xcc>)
 80029d2:	2200      	movs	r2, #0
 80029d4:	701a      	strb	r2, [r3, #0]
    if (filtered_rpm < 900)
 80029d6:	f5b0 7f61 	cmp.w	r0, #900	@ 0x384
 80029da:	d217      	bcs.n	8002a0c <get_rpm+0xb0>
        backEMF_mode = 0; // DEECEK
 80029dc:	4b12      	ldr	r3, [pc, #72]	@ (8002a28 <get_rpm+0xcc>)
 80029de:	2200      	movs	r2, #0
 80029e0:	701a      	strb	r2, [r3, #0]
 80029e2:	4770      	bx	lr
        filtered_rpm = (rpm_sampling_array[0] + rpm_sampling_array[1] + rpm_sampling_array[2] +
 80029e4:	4a0b      	ldr	r2, [pc, #44]	@ (8002a14 <get_rpm+0xb8>)
 80029e6:	6813      	ldr	r3, [r2, #0]
 80029e8:	6851      	ldr	r1, [r2, #4]
 80029ea:	440b      	add	r3, r1
 80029ec:	6891      	ldr	r1, [r2, #8]
 80029ee:	440b      	add	r3, r1
                        rpm_sampling_array[3] + rpm_sampling_array[4] + rpm_sampling_array[5]) /
 80029f0:	68d1      	ldr	r1, [r2, #12]
        filtered_rpm = (rpm_sampling_array[0] + rpm_sampling_array[1] + rpm_sampling_array[2] +
 80029f2:	440b      	add	r3, r1
                        rpm_sampling_array[3] + rpm_sampling_array[4] + rpm_sampling_array[5]) /
 80029f4:	6911      	ldr	r1, [r2, #16]
 80029f6:	440b      	add	r3, r1
 80029f8:	6952      	ldr	r2, [r2, #20]
 80029fa:	4413      	add	r3, r2
 80029fc:	4a0b      	ldr	r2, [pc, #44]	@ (8002a2c <get_rpm+0xd0>)
 80029fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002a02:	089b      	lsrs	r3, r3, #2
        filtered_rpm = (rpm_sampling_array[0] + rpm_sampling_array[1] + rpm_sampling_array[2] +
 8002a04:	4a05      	ldr	r2, [pc, #20]	@ (8002a1c <get_rpm+0xc0>)
 8002a06:	8013      	strh	r3, [r2, #0]
 8002a08:	e7cb      	b.n	80029a2 <get_rpm+0x46>
        return 0;
 8002a0a:	2000      	movs	r0, #0
    return filtered_rpm;
}
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	2000067b 	.word	0x2000067b
 8002a14:	2000067c 	.word	0x2000067c
 8002a18:	2000067a 	.word	0x2000067a
 8002a1c:	20000678 	.word	0x20000678
 8002a20:	005b8d80 	.word	0x005b8d80
 8002a24:	20000050 	.word	0x20000050
 8002a28:	200005ce 	.word	0x200005ce
 8002a2c:	aaaaaaab 	.word	0xaaaaaaab

08002a30 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002a30:	b510      	push	{r4, lr}
 8002a32:	4604      	mov	r4, r0

    if (htim->Instance == TIM2)
 8002a34:	6803      	ldr	r3, [r0, #0]
 8002a36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a3a:	d008      	beq.n	8002a4e <HAL_TIM_PeriodElapsedCallback+0x1e>
    {
        rpm = 0;
    }

    if (htim->Instance == TIM3) // TIMx yerine kullandnz timer yazn (rnein TIM2)
 8002a3c:	6822      	ldr	r2, [r4, #0]
 8002a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8002a74 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d008      	beq.n	8002a56 <HAL_TIM_PeriodElapsedCallback+0x26>
            abc();
            // HAL_GPIO_EXTI_Callback(GPIO_PIN_1);
        }
    }

    if (htim->Instance == TIM4)
 8002a44:	6822      	ldr	r2, [r4, #0]
 8002a46:	4b0c      	ldr	r3, [pc, #48]	@ (8002a78 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d00e      	beq.n	8002a6a <HAL_TIM_PeriodElapsedCallback+0x3a>
    {
        tim4Counter++;
    }
 8002a4c:	bd10      	pop	{r4, pc}
        rpm = 0;
 8002a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8002a7c <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]
 8002a54:	e7f2      	b.n	8002a3c <HAL_TIM_PeriodElapsedCallback+0xc>
        HAL_TIM_Base_Stop_IT(&htim3);
 8002a56:	480a      	ldr	r0, [pc, #40]	@ (8002a80 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8002a58:	f002 fafe 	bl	8005058 <HAL_TIM_Base_Stop_IT>
        if (bemf_execute_flag)
 8002a5c:	4b09      	ldr	r3, [pc, #36]	@ (8002a84 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d0ef      	beq.n	8002a44 <HAL_TIM_PeriodElapsedCallback+0x14>
            abc();
 8002a64:	f7ff f868 	bl	8001b38 <abc>
 8002a68:	e7ec      	b.n	8002a44 <HAL_TIM_PeriodElapsedCallback+0x14>
        tim4Counter++;
 8002a6a:	4a07      	ldr	r2, [pc, #28]	@ (8002a88 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8002a6c:	6813      	ldr	r3, [r2, #0]
 8002a6e:	3301      	adds	r3, #1
 8002a70:	6013      	str	r3, [r2, #0]
 8002a72:	e7eb      	b.n	8002a4c <HAL_TIM_PeriodElapsedCallback+0x1c>
 8002a74:	40000400 	.word	0x40000400
 8002a78:	40000800 	.word	0x40000800
 8002a7c:	2000062c 	.word	0x2000062c
 8002a80:	200006e4 	.word	0x200006e4
 8002a84:	200005c0 	.word	0x200005c0
 8002a88:	20000674 	.word	0x20000674

08002a8c <execute_step>:

#include "steps.h"

void execute_step(uint8_t _step)
{
 8002a8c:	b508      	push	{r3, lr}
    if (run_status)
 8002a8e:	4b37      	ldr	r3, [pc, #220]	@ (8002b6c <execute_step+0xe0>)
 8002a90:	781b      	ldrb	r3, [r3, #0]
 8002a92:	b1b3      	cbz	r3, 8002ac2 <execute_step+0x36>
    {
        switch (_step)
 8002a94:	3801      	subs	r0, #1
 8002a96:	2805      	cmp	r0, #5
 8002a98:	d813      	bhi.n	8002ac2 <execute_step+0x36>
 8002a9a:	e8df f000 	tbb	[pc, r0]
 8002a9e:	1303      	.short	0x1303
 8002aa0:	56453524 	.word	0x56453524
        {
        case 1:
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8002aa4:	4b32      	ldr	r3, [pc, #200]	@ (8002b70 <execute_step+0xe4>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	63da      	str	r2, [r3, #60]	@ 0x3c
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8002aac:	639a      	str	r2, [r3, #56]	@ 0x38
            TIM1->CCER = 0x00C5;
 8002aae:	4a31      	ldr	r2, [pc, #196]	@ (8002b74 <execute_step+0xe8>)
 8002ab0:	21c5      	movs	r1, #197	@ 0xc5
 8002ab2:	6211      	str	r1, [r2, #32]
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm_value);
 8002ab4:	4a30      	ldr	r2, [pc, #192]	@ (8002b78 <execute_step+0xec>)
 8002ab6:	6812      	ldr	r2, [r2, #0]
 8002ab8:	635a      	str	r2, [r3, #52]	@ 0x34
            previousTime2 = HAL_GetTick();
 8002aba:	f000 f8a5 	bl	8002c08 <HAL_GetTick>
 8002abe:	4b2f      	ldr	r3, [pc, #188]	@ (8002b7c <execute_step+0xf0>)
 8002ac0:	6018      	str	r0, [r3, #0]
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pwm_value);
            previousTime2 = HAL_GetTick();
            break;
        }
    }
 8002ac2:	bd08      	pop	{r3, pc}
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8002ac4:	4b2a      	ldr	r3, [pc, #168]	@ (8002b70 <execute_step+0xe4>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	63da      	str	r2, [r3, #60]	@ 0x3c
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8002acc:	639a      	str	r2, [r3, #56]	@ 0x38
            TIM1->CCER = 0x0C05;
 8002ace:	4a29      	ldr	r2, [pc, #164]	@ (8002b74 <execute_step+0xe8>)
 8002ad0:	f640 4105 	movw	r1, #3077	@ 0xc05
 8002ad4:	6211      	str	r1, [r2, #32]
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm_value);
 8002ad6:	4a28      	ldr	r2, [pc, #160]	@ (8002b78 <execute_step+0xec>)
 8002ad8:	6812      	ldr	r2, [r2, #0]
 8002ada:	635a      	str	r2, [r3, #52]	@ 0x34
            previousTime2 = HAL_GetTick();
 8002adc:	f000 f894 	bl	8002c08 <HAL_GetTick>
 8002ae0:	4b26      	ldr	r3, [pc, #152]	@ (8002b7c <execute_step+0xf0>)
 8002ae2:	6018      	str	r0, [r3, #0]
            break;
 8002ae4:	e7ed      	b.n	8002ac2 <execute_step+0x36>
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8002ae6:	4b22      	ldr	r3, [pc, #136]	@ (8002b70 <execute_step+0xe4>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	2200      	movs	r2, #0
 8002aec:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8002aee:	63da      	str	r2, [r3, #60]	@ 0x3c
            TIM1->CCER = 0x0C50;
 8002af0:	4a20      	ldr	r2, [pc, #128]	@ (8002b74 <execute_step+0xe8>)
 8002af2:	f44f 6145 	mov.w	r1, #3152	@ 0xc50
 8002af6:	6211      	str	r1, [r2, #32]
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwm_value);
 8002af8:	4a1f      	ldr	r2, [pc, #124]	@ (8002b78 <execute_step+0xec>)
 8002afa:	6812      	ldr	r2, [r2, #0]
 8002afc:	639a      	str	r2, [r3, #56]	@ 0x38
            previousTime2 = HAL_GetTick();
 8002afe:	f000 f883 	bl	8002c08 <HAL_GetTick>
 8002b02:	4b1e      	ldr	r3, [pc, #120]	@ (8002b7c <execute_step+0xf0>)
 8002b04:	6018      	str	r0, [r3, #0]
            break;
 8002b06:	e7dc      	b.n	8002ac2 <execute_step+0x36>
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8002b08:	4b19      	ldr	r3, [pc, #100]	@ (8002b70 <execute_step+0xe4>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8002b10:	63da      	str	r2, [r3, #60]	@ 0x3c
            TIM1->CCER = 0x005C;
 8002b12:	4a18      	ldr	r2, [pc, #96]	@ (8002b74 <execute_step+0xe8>)
 8002b14:	215c      	movs	r1, #92	@ 0x5c
 8002b16:	6211      	str	r1, [r2, #32]
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, pwm_value);
 8002b18:	4a17      	ldr	r2, [pc, #92]	@ (8002b78 <execute_step+0xec>)
 8002b1a:	6812      	ldr	r2, [r2, #0]
 8002b1c:	639a      	str	r2, [r3, #56]	@ 0x38
            previousTime2 = HAL_GetTick();
 8002b1e:	f000 f873 	bl	8002c08 <HAL_GetTick>
 8002b22:	4b16      	ldr	r3, [pc, #88]	@ (8002b7c <execute_step+0xf0>)
 8002b24:	6018      	str	r0, [r3, #0]
            break;
 8002b26:	e7cc      	b.n	8002ac2 <execute_step+0x36>
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8002b28:	4b11      	ldr	r3, [pc, #68]	@ (8002b70 <execute_step+0xe4>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8002b30:	639a      	str	r2, [r3, #56]	@ 0x38
            TIM1->CCER = 0x050C;
 8002b32:	4a10      	ldr	r2, [pc, #64]	@ (8002b74 <execute_step+0xe8>)
 8002b34:	f240 510c 	movw	r1, #1292	@ 0x50c
 8002b38:	6211      	str	r1, [r2, #32]
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pwm_value);
 8002b3a:	4a0f      	ldr	r2, [pc, #60]	@ (8002b78 <execute_step+0xec>)
 8002b3c:	6812      	ldr	r2, [r2, #0]
 8002b3e:	63da      	str	r2, [r3, #60]	@ 0x3c
            previousTime2 = HAL_GetTick();
 8002b40:	f000 f862 	bl	8002c08 <HAL_GetTick>
 8002b44:	4b0d      	ldr	r3, [pc, #52]	@ (8002b7c <execute_step+0xf0>)
 8002b46:	6018      	str	r0, [r3, #0]
            break;
 8002b48:	e7bb      	b.n	8002ac2 <execute_step+0x36>
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8002b4a:	4b09      	ldr	r3, [pc, #36]	@ (8002b70 <execute_step+0xe4>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0);
 8002b52:	639a      	str	r2, [r3, #56]	@ 0x38
            TIM1->CCER = 0x05C0;
 8002b54:	4a07      	ldr	r2, [pc, #28]	@ (8002b74 <execute_step+0xe8>)
 8002b56:	f44f 61b8 	mov.w	r1, #1472	@ 0x5c0
 8002b5a:	6211      	str	r1, [r2, #32]
            __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, pwm_value);
 8002b5c:	4a06      	ldr	r2, [pc, #24]	@ (8002b78 <execute_step+0xec>)
 8002b5e:	6812      	ldr	r2, [r2, #0]
 8002b60:	63da      	str	r2, [r3, #60]	@ 0x3c
            previousTime2 = HAL_GetTick();
 8002b62:	f000 f851 	bl	8002c08 <HAL_GetTick>
 8002b66:	4b05      	ldr	r3, [pc, #20]	@ (8002b7c <execute_step+0xf0>)
 8002b68:	6018      	str	r0, [r3, #0]
 8002b6a:	e7aa      	b.n	8002ac2 <execute_step+0x36>
 8002b6c:	2000064b 	.word	0x2000064b
 8002b70:	20000774 	.word	0x20000774
 8002b74:	40012c00 	.word	0x40012c00
 8002b78:	20000640 	.word	0x20000640
 8002b7c:	2000063c 	.word	0x2000063c

08002b80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b80:	b510      	push	{r4, lr}
 8002b82:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b84:	4b0e      	ldr	r3, [pc, #56]	@ (8002bc0 <HAL_InitTick+0x40>)
 8002b86:	781a      	ldrb	r2, [r3, #0]
 8002b88:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b8c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002b90:	4a0c      	ldr	r2, [pc, #48]	@ (8002bc4 <HAL_InitTick+0x44>)
 8002b92:	6810      	ldr	r0, [r2, #0]
 8002b94:	fbb0 f0f3 	udiv	r0, r0, r3
 8002b98:	f000 fb1e 	bl	80031d8 <HAL_SYSTICK_Config>
 8002b9c:	b968      	cbnz	r0, 8002bba <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b9e:	2c0f      	cmp	r4, #15
 8002ba0:	d901      	bls.n	8002ba6 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 8002ba2:	2001      	movs	r0, #1
 8002ba4:	e00a      	b.n	8002bbc <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	4621      	mov	r1, r4
 8002baa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002bae:	f000 faf5 	bl	800319c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bb2:	4b05      	ldr	r3, [pc, #20]	@ (8002bc8 <HAL_InitTick+0x48>)
 8002bb4:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002bb6:	2000      	movs	r0, #0
 8002bb8:	e000      	b.n	8002bbc <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8002bba:	2001      	movs	r0, #1
}
 8002bbc:	bd10      	pop	{r4, pc}
 8002bbe:	bf00      	nop
 8002bc0:	20000062 	.word	0x20000062
 8002bc4:	20000068 	.word	0x20000068
 8002bc8:	20000064 	.word	0x20000064

08002bcc <HAL_Init>:
{
 8002bcc:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002bce:	4a07      	ldr	r2, [pc, #28]	@ (8002bec <HAL_Init+0x20>)
 8002bd0:	6813      	ldr	r3, [r2, #0]
 8002bd2:	f043 0310 	orr.w	r3, r3, #16
 8002bd6:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bd8:	2003      	movs	r0, #3
 8002bda:	f000 facd 	bl	8003178 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8002bde:	200f      	movs	r0, #15
 8002be0:	f7ff ffce 	bl	8002b80 <HAL_InitTick>
  HAL_MspInit();
 8002be4:	f000 fd5e 	bl	80036a4 <HAL_MspInit>
}
 8002be8:	2000      	movs	r0, #0
 8002bea:	bd08      	pop	{r3, pc}
 8002bec:	40022000 	.word	0x40022000

08002bf0 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002bf0:	4a03      	ldr	r2, [pc, #12]	@ (8002c00 <HAL_IncTick+0x10>)
 8002bf2:	6811      	ldr	r1, [r2, #0]
 8002bf4:	4b03      	ldr	r3, [pc, #12]	@ (8002c04 <HAL_IncTick+0x14>)
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	440b      	add	r3, r1
 8002bfa:	6013      	str	r3, [r2, #0]
}
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	20000694 	.word	0x20000694
 8002c04:	20000062 	.word	0x20000062

08002c08 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002c08:	4b01      	ldr	r3, [pc, #4]	@ (8002c10 <HAL_GetTick+0x8>)
 8002c0a:	6818      	ldr	r0, [r3, #0]
}
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	20000694 	.word	0x20000694

08002c14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c14:	b538      	push	{r3, r4, r5, lr}
 8002c16:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002c18:	f7ff fff6 	bl	8002c08 <HAL_GetTick>
 8002c1c:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c1e:	f1b4 3fff 	cmp.w	r4, #4294967295	@ 0xffffffff
 8002c22:	d002      	beq.n	8002c2a <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c24:	4b04      	ldr	r3, [pc, #16]	@ (8002c38 <HAL_Delay+0x24>)
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	441c      	add	r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002c2a:	f7ff ffed 	bl	8002c08 <HAL_GetTick>
 8002c2e:	1b40      	subs	r0, r0, r5
 8002c30:	42a0      	cmp	r0, r4
 8002c32:	d3fa      	bcc.n	8002c2a <HAL_Delay+0x16>
  {
  }
}
 8002c34:	bd38      	pop	{r3, r4, r5, pc}
 8002c36:	bf00      	nop
 8002c38:	20000062 	.word	0x20000062

08002c3c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002c3c:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c3e:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002c40:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c42:	f012 0f50 	tst.w	r2, #80	@ 0x50
 8002c46:	d11e      	bne.n	8002c86 <ADC_DMAConvCplt+0x4a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c48:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c4e:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c50:	681a      	ldr	r2, [r3, #0]
 8002c52:	6892      	ldr	r2, [r2, #8]
 8002c54:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 8002c58:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 8002c5c:	d003      	beq.n	8002c66 <ADC_DMAConvCplt+0x2a>
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f7ff f9ba 	bl	8001fd8 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002c64:	bd08      	pop	{r3, pc}
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002c66:	7b1a      	ldrb	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c68:	2a00      	cmp	r2, #0
 8002c6a:	d1f8      	bne.n	8002c5e <ADC_DMAConvCplt+0x22>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002c6c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c6e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c72:	629a      	str	r2, [r3, #40]	@ 0x28
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c74:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c76:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 8002c7a:	d1f0      	bne.n	8002c5e <ADC_DMAConvCplt+0x22>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c7c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c7e:	f042 0201 	orr.w	r2, r2, #1
 8002c82:	629a      	str	r2, [r3, #40]	@ 0x28
 8002c84:	e7eb      	b.n	8002c5e <ADC_DMAConvCplt+0x22>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002c86:	6a1b      	ldr	r3, [r3, #32]
 8002c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8a:	4798      	blx	r3
}
 8002c8c:	e7ea      	b.n	8002c64 <ADC_DMAConvCplt+0x28>

08002c8e <HAL_ADC_ConvHalfCpltCallback>:
}
 8002c8e:	4770      	bx	lr

08002c90 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002c90:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002c92:	6a40      	ldr	r0, [r0, #36]	@ 0x24
 8002c94:	f7ff fffb 	bl	8002c8e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002c98:	bd08      	pop	{r3, pc}

08002c9a <HAL_ADC_ErrorCallback>:
}
 8002c9a:	4770      	bx	lr

08002c9c <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002c9c:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002c9e:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002ca0:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8002ca2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002ca6:	6283      	str	r3, [r0, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002ca8:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8002caa:	f043 0304 	orr.w	r3, r3, #4
 8002cae:	62c3      	str	r3, [r0, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002cb0:	f7ff fff3 	bl	8002c9a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002cb4:	bd08      	pop	{r3, pc}
	...

08002cb8 <HAL_ADC_ConfigChannel>:
{ 
 8002cb8:	b430      	push	{r4, r5}
 8002cba:	b082      	sub	sp, #8
  __IO uint32_t wait_loop_index = 0U;
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8002cc0:	f890 2024 	ldrb.w	r2, [r0, #36]	@ 0x24
 8002cc4:	2a01      	cmp	r2, #1
 8002cc6:	f000 808f 	beq.w	8002de8 <HAL_ADC_ConfigChannel+0x130>
 8002cca:	4603      	mov	r3, r0
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f880 2024 	strb.w	r2, [r0, #36]	@ 0x24
  if (sConfig->Rank < 7U)
 8002cd2:	684a      	ldr	r2, [r1, #4]
 8002cd4:	2a06      	cmp	r2, #6
 8002cd6:	d82d      	bhi.n	8002d34 <HAL_ADC_ConfigChannel+0x7c>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002cd8:	6804      	ldr	r4, [r0, #0]
 8002cda:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8002cdc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002ce0:	3a05      	subs	r2, #5
 8002ce2:	f04f 0c1f 	mov.w	ip, #31
 8002ce6:	fa0c fc02 	lsl.w	ip, ip, r2
 8002cea:	ea20 000c 	bic.w	r0, r0, ip
 8002cee:	680d      	ldr	r5, [r1, #0]
 8002cf0:	fa05 f202 	lsl.w	r2, r5, r2
 8002cf4:	4302      	orrs	r2, r0
 8002cf6:	6362      	str	r2, [r4, #52]	@ 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002cf8:	680a      	ldr	r2, [r1, #0]
 8002cfa:	2a09      	cmp	r2, #9
 8002cfc:	d938      	bls.n	8002d70 <HAL_ADC_ConfigChannel+0xb8>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002cfe:	681c      	ldr	r4, [r3, #0]
 8002d00:	68e0      	ldr	r0, [r4, #12]
 8002d02:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002d06:	3a1e      	subs	r2, #30
 8002d08:	f04f 0c07 	mov.w	ip, #7
 8002d0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8002d10:	ea20 000c 	bic.w	r0, r0, ip
 8002d14:	688d      	ldr	r5, [r1, #8]
 8002d16:	fa05 f202 	lsl.w	r2, r5, r2
 8002d1a:	4302      	orrs	r2, r0
 8002d1c:	60e2      	str	r2, [r4, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002d1e:	680a      	ldr	r2, [r1, #0]
 8002d20:	3a10      	subs	r2, #16
 8002d22:	2a01      	cmp	r2, #1
 8002d24:	d934      	bls.n	8002d90 <HAL_ADC_ConfigChannel+0xd8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d26:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 8002d2e:	b002      	add	sp, #8
 8002d30:	bc30      	pop	{r4, r5}
 8002d32:	4770      	bx	lr
  else if (sConfig->Rank < 13U)
 8002d34:	2a0c      	cmp	r2, #12
 8002d36:	d80d      	bhi.n	8002d54 <HAL_ADC_ConfigChannel+0x9c>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002d38:	6805      	ldr	r5, [r0, #0]
 8002d3a:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8002d3c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002d40:	3a23      	subs	r2, #35	@ 0x23
 8002d42:	241f      	movs	r4, #31
 8002d44:	4094      	lsls	r4, r2
 8002d46:	ea20 0004 	bic.w	r0, r0, r4
 8002d4a:	680c      	ldr	r4, [r1, #0]
 8002d4c:	4094      	lsls	r4, r2
 8002d4e:	4320      	orrs	r0, r4
 8002d50:	6328      	str	r0, [r5, #48]	@ 0x30
 8002d52:	e7d1      	b.n	8002cf8 <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002d54:	6805      	ldr	r5, [r0, #0]
 8002d56:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8002d58:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002d5c:	3a41      	subs	r2, #65	@ 0x41
 8002d5e:	241f      	movs	r4, #31
 8002d60:	4094      	lsls	r4, r2
 8002d62:	ea20 0004 	bic.w	r0, r0, r4
 8002d66:	680c      	ldr	r4, [r1, #0]
 8002d68:	4094      	lsls	r4, r2
 8002d6a:	4320      	orrs	r0, r4
 8002d6c:	62e8      	str	r0, [r5, #44]	@ 0x2c
 8002d6e:	e7c3      	b.n	8002cf8 <HAL_ADC_ConfigChannel+0x40>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002d70:	681c      	ldr	r4, [r3, #0]
 8002d72:	6920      	ldr	r0, [r4, #16]
 8002d74:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8002d78:	f04f 0c07 	mov.w	ip, #7
 8002d7c:	fa0c fc02 	lsl.w	ip, ip, r2
 8002d80:	ea20 000c 	bic.w	r0, r0, ip
 8002d84:	688d      	ldr	r5, [r1, #8]
 8002d86:	fa05 f202 	lsl.w	r2, r5, r2
 8002d8a:	4302      	orrs	r2, r0
 8002d8c:	6122      	str	r2, [r4, #16]
 8002d8e:	e7c6      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x66>
    if (hadc->Instance == ADC1)
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	4816      	ldr	r0, [pc, #88]	@ (8002dec <HAL_ADC_ConfigChannel+0x134>)
 8002d94:	4282      	cmp	r2, r0
 8002d96:	d005      	beq.n	8002da4 <HAL_ADC_ConfigChannel+0xec>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d98:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002d9a:	f042 0220 	orr.w	r2, r2, #32
 8002d9e:	629a      	str	r2, [r3, #40]	@ 0x28
      tmp_hal_status = HAL_ERROR;
 8002da0:	2001      	movs	r0, #1
 8002da2:	e7c1      	b.n	8002d28 <HAL_ADC_ConfigChannel+0x70>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002da4:	6890      	ldr	r0, [r2, #8]
 8002da6:	f410 0f00 	tst.w	r0, #8388608	@ 0x800000
 8002daa:	d11b      	bne.n	8002de4 <HAL_ADC_ConfigChannel+0x12c>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002dac:	6890      	ldr	r0, [r2, #8]
 8002dae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8002db2:	6090      	str	r0, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002db4:	680a      	ldr	r2, [r1, #0]
 8002db6:	2a10      	cmp	r2, #16
 8002db8:	d001      	beq.n	8002dbe <HAL_ADC_ConfigChannel+0x106>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002dba:	2000      	movs	r0, #0
 8002dbc:	e7b4      	b.n	8002d28 <HAL_ADC_ConfigChannel+0x70>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002dbe:	4a0c      	ldr	r2, [pc, #48]	@ (8002df0 <HAL_ADC_ConfigChannel+0x138>)
 8002dc0:	6812      	ldr	r2, [r2, #0]
 8002dc2:	490c      	ldr	r1, [pc, #48]	@ (8002df4 <HAL_ADC_ConfigChannel+0x13c>)
 8002dc4:	fba1 1202 	umull	r1, r2, r1, r2
 8002dc8:	0c92      	lsrs	r2, r2, #18
 8002dca:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002dce:	0052      	lsls	r2, r2, #1
 8002dd0:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8002dd2:	e002      	b.n	8002dda <HAL_ADC_ConfigChannel+0x122>
            wait_loop_index--;
 8002dd4:	9a01      	ldr	r2, [sp, #4]
 8002dd6:	3a01      	subs	r2, #1
 8002dd8:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8002dda:	9a01      	ldr	r2, [sp, #4]
 8002ddc:	2a00      	cmp	r2, #0
 8002dde:	d1f9      	bne.n	8002dd4 <HAL_ADC_ConfigChannel+0x11c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002de0:	2000      	movs	r0, #0
 8002de2:	e7a1      	b.n	8002d28 <HAL_ADC_ConfigChannel+0x70>
 8002de4:	2000      	movs	r0, #0
 8002de6:	e79f      	b.n	8002d28 <HAL_ADC_ConfigChannel+0x70>
  __HAL_LOCK(hadc);
 8002de8:	2002      	movs	r0, #2
 8002dea:	e7a0      	b.n	8002d2e <HAL_ADC_ConfigChannel+0x76>
 8002dec:	40012400 	.word	0x40012400
 8002df0:	20000068 	.word	0x20000068
 8002df4:	431bde83 	.word	0x431bde83

08002df8 <ADC_Enable>:
{
 8002df8:	b530      	push	{r4, r5, lr}
 8002dfa:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002e00:	6803      	ldr	r3, [r0, #0]
 8002e02:	689a      	ldr	r2, [r3, #8]
 8002e04:	f012 0f01 	tst.w	r2, #1
 8002e08:	d133      	bne.n	8002e72 <ADC_Enable+0x7a>
 8002e0a:	4604      	mov	r4, r0
    __HAL_ADC_ENABLE(hadc);
 8002e0c:	689a      	ldr	r2, [r3, #8]
 8002e0e:	f042 0201 	orr.w	r2, r2, #1
 8002e12:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002e14:	4b18      	ldr	r3, [pc, #96]	@ (8002e78 <ADC_Enable+0x80>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a18      	ldr	r2, [pc, #96]	@ (8002e7c <ADC_Enable+0x84>)
 8002e1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e1e:	0c9b      	lsrs	r3, r3, #18
 8002e20:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8002e22:	e002      	b.n	8002e2a <ADC_Enable+0x32>
      wait_loop_index--;
 8002e24:	9b01      	ldr	r3, [sp, #4]
 8002e26:	3b01      	subs	r3, #1
 8002e28:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8002e2a:	9b01      	ldr	r3, [sp, #4]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d1f9      	bne.n	8002e24 <ADC_Enable+0x2c>
    tickstart = HAL_GetTick();
 8002e30:	f7ff feea 	bl	8002c08 <HAL_GetTick>
 8002e34:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002e36:	6823      	ldr	r3, [r4, #0]
 8002e38:	689b      	ldr	r3, [r3, #8]
 8002e3a:	f013 0f01 	tst.w	r3, #1
 8002e3e:	d116      	bne.n	8002e6e <ADC_Enable+0x76>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002e40:	f7ff fee2 	bl	8002c08 <HAL_GetTick>
 8002e44:	1b43      	subs	r3, r0, r5
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d9f5      	bls.n	8002e36 <ADC_Enable+0x3e>
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002e4a:	6823      	ldr	r3, [r4, #0]
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f013 0f01 	tst.w	r3, #1
 8002e52:	d1f0      	bne.n	8002e36 <ADC_Enable+0x3e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e54:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002e56:	f043 0310 	orr.w	r3, r3, #16
 8002e5a:	62a3      	str	r3, [r4, #40]	@ 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e5c:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002e5e:	f043 0301 	orr.w	r3, r3, #1
 8002e62:	62e3      	str	r3, [r4, #44]	@ 0x2c
          __HAL_UNLOCK(hadc);
 8002e64:	2300      	movs	r3, #0
 8002e66:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          return HAL_ERROR;
 8002e6a:	2001      	movs	r0, #1
 8002e6c:	e002      	b.n	8002e74 <ADC_Enable+0x7c>
  return HAL_OK;
 8002e6e:	2000      	movs	r0, #0
 8002e70:	e000      	b.n	8002e74 <ADC_Enable+0x7c>
 8002e72:	2000      	movs	r0, #0
}
 8002e74:	b003      	add	sp, #12
 8002e76:	bd30      	pop	{r4, r5, pc}
 8002e78:	20000068 	.word	0x20000068
 8002e7c:	431bde83 	.word	0x431bde83

08002e80 <HAL_ADC_Start_DMA>:
{
 8002e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e82:	4604      	mov	r4, r0
 8002e84:	460d      	mov	r5, r1
 8002e86:	4616      	mov	r6, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002e88:	6801      	ldr	r1, [r0, #0]
 8002e8a:	4844      	ldr	r0, [pc, #272]	@ (8002f9c <HAL_ADC_Start_DMA+0x11c>)
 8002e8c:	4281      	cmp	r1, r0
 8002e8e:	d059      	beq.n	8002f44 <HAL_ADC_Start_DMA+0xc4>
 8002e90:	4b43      	ldr	r3, [pc, #268]	@ (8002fa0 <HAL_ADC_Start_DMA+0x120>)
 8002e92:	4299      	cmp	r1, r3
 8002e94:	d056      	beq.n	8002f44 <HAL_ADC_Start_DMA+0xc4>
    __HAL_LOCK(hadc);
 8002e96:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d07c      	beq.n	8002f98 <HAL_ADC_Start_DMA+0x118>
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8002ea4:	4620      	mov	r0, r4
 8002ea6:	f7ff ffa7 	bl	8002df8 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8002eaa:	4607      	mov	r7, r0
 8002eac:	2800      	cmp	r0, #0
 8002eae:	d16e      	bne.n	8002f8e <HAL_ADC_Start_DMA+0x10e>
      ADC_STATE_CLR_SET(hadc->State,
 8002eb0:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002eb2:	f421 6170 	bic.w	r1, r1, #3840	@ 0xf00
 8002eb6:	f021 0101 	bic.w	r1, r1, #1
 8002eba:	f441 7180 	orr.w	r1, r1, #256	@ 0x100
 8002ebe:	62a1      	str	r1, [r4, #40]	@ 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002ec0:	6822      	ldr	r2, [r4, #0]
 8002ec2:	4b37      	ldr	r3, [pc, #220]	@ (8002fa0 <HAL_ADC_Start_DMA+0x120>)
 8002ec4:	429a      	cmp	r2, r3
 8002ec6:	d044      	beq.n	8002f52 <HAL_ADC_Start_DMA+0xd2>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002ec8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002eca:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002ece:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002ed0:	6853      	ldr	r3, [r2, #4]
 8002ed2:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8002ed6:	d005      	beq.n	8002ee4 <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002ed8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002eda:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002ede:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002ee2:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002ee4:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002ee6:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8002eea:	d048      	beq.n	8002f7e <HAL_ADC_Start_DMA+0xfe>
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002eec:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002eee:	f023 0306 	bic.w	r3, r3, #6
 8002ef2:	62e3      	str	r3, [r4, #44]	@ 0x2c
      __HAL_UNLOCK(hadc);
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002efa:	6a23      	ldr	r3, [r4, #32]
 8002efc:	4a29      	ldr	r2, [pc, #164]	@ (8002fa4 <HAL_ADC_Start_DMA+0x124>)
 8002efe:	629a      	str	r2, [r3, #40]	@ 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002f00:	6a23      	ldr	r3, [r4, #32]
 8002f02:	4a29      	ldr	r2, [pc, #164]	@ (8002fa8 <HAL_ADC_Start_DMA+0x128>)
 8002f04:	62da      	str	r2, [r3, #44]	@ 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002f06:	6a23      	ldr	r3, [r4, #32]
 8002f08:	4a28      	ldr	r2, [pc, #160]	@ (8002fac <HAL_ADC_Start_DMA+0x12c>)
 8002f0a:	631a      	str	r2, [r3, #48]	@ 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002f0c:	6823      	ldr	r3, [r4, #0]
 8002f0e:	f06f 0202 	mvn.w	r2, #2
 8002f12:	601a      	str	r2, [r3, #0]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002f14:	6822      	ldr	r2, [r4, #0]
 8002f16:	6893      	ldr	r3, [r2, #8]
 8002f18:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f1c:	6093      	str	r3, [r2, #8]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002f1e:	6821      	ldr	r1, [r4, #0]
 8002f20:	4633      	mov	r3, r6
 8002f22:	462a      	mov	r2, r5
 8002f24:	314c      	adds	r1, #76	@ 0x4c
 8002f26:	6a20      	ldr	r0, [r4, #32]
 8002f28:	f000 f9b4 	bl	8003294 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002f2c:	6823      	ldr	r3, [r4, #0]
 8002f2e:	689a      	ldr	r2, [r3, #8]
 8002f30:	f402 2260 	and.w	r2, r2, #917504	@ 0xe0000
 8002f34:	f5b2 2f60 	cmp.w	r2, #917504	@ 0xe0000
 8002f38:	d024      	beq.n	8002f84 <HAL_ADC_Start_DMA+0x104>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002f3a:	689a      	ldr	r2, [r3, #8]
 8002f3c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002f40:	609a      	str	r2, [r3, #8]
 8002f42:	e027      	b.n	8002f94 <HAL_ADC_Start_DMA+0x114>
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002f44:	4b15      	ldr	r3, [pc, #84]	@ (8002f9c <HAL_ADC_Start_DMA+0x11c>)
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f413 2f70 	tst.w	r3, #983040	@ 0xf0000
 8002f4c:	d0a3      	beq.n	8002e96 <HAL_ADC_Start_DMA+0x16>
    tmp_hal_status = HAL_ERROR;
 8002f4e:	2701      	movs	r7, #1
 8002f50:	e020      	b.n	8002f94 <HAL_ADC_Start_DMA+0x114>
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002f52:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f413 2f70 	tst.w	r3, #983040	@ 0xf0000
 8002f5c:	d0b4      	beq.n	8002ec8 <HAL_ADC_Start_DMA+0x48>
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002f5e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002f60:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002f64:	62a3      	str	r3, [r4, #40]	@ 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002f66:	4b0d      	ldr	r3, [pc, #52]	@ (8002f9c <HAL_ADC_Start_DMA+0x11c>)
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	f413 6f80 	tst.w	r3, #1024	@ 0x400
 8002f6e:	d0b9      	beq.n	8002ee4 <HAL_ADC_Start_DMA+0x64>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002f70:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002f72:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002f76:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002f7a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002f7c:	e7b2      	b.n	8002ee4 <HAL_ADC_Start_DMA+0x64>
        ADC_CLEAR_ERRORCODE(hadc);
 8002f7e:	2300      	movs	r3, #0
 8002f80:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002f82:	e7b7      	b.n	8002ef4 <HAL_ADC_Start_DMA+0x74>
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002f84:	689a      	ldr	r2, [r3, #8]
 8002f86:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002f8a:	609a      	str	r2, [r3, #8]
 8002f8c:	e002      	b.n	8002f94 <HAL_ADC_Start_DMA+0x114>
      __HAL_UNLOCK(hadc);
 8002f8e:	2300      	movs	r3, #0
 8002f90:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
}
 8002f94:	4638      	mov	r0, r7
 8002f96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_LOCK(hadc);
 8002f98:	2702      	movs	r7, #2
 8002f9a:	e7fb      	b.n	8002f94 <HAL_ADC_Start_DMA+0x114>
 8002f9c:	40012400 	.word	0x40012400
 8002fa0:	40012800 	.word	0x40012800
 8002fa4:	08002c3d 	.word	0x08002c3d
 8002fa8:	08002c91 	.word	0x08002c91
 8002fac:	08002c9d 	.word	0x08002c9d

08002fb0 <ADC_ConversionStop_Disable>:
{
 8002fb0:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002fb2:	6803      	ldr	r3, [r0, #0]
 8002fb4:	689a      	ldr	r2, [r3, #8]
 8002fb6:	f012 0f01 	tst.w	r2, #1
 8002fba:	d101      	bne.n	8002fc0 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8002fbc:	2000      	movs	r0, #0
}
 8002fbe:	bd38      	pop	{r3, r4, r5, pc}
 8002fc0:	4604      	mov	r4, r0
    __HAL_ADC_DISABLE(hadc);
 8002fc2:	689a      	ldr	r2, [r3, #8]
 8002fc4:	f022 0201 	bic.w	r2, r2, #1
 8002fc8:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8002fca:	f7ff fe1d 	bl	8002c08 <HAL_GetTick>
 8002fce:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002fd0:	6823      	ldr	r3, [r4, #0]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	f013 0f01 	tst.w	r3, #1
 8002fd8:	d013      	beq.n	8003002 <ADC_ConversionStop_Disable+0x52>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002fda:	f7ff fe15 	bl	8002c08 <HAL_GetTick>
 8002fde:	1b43      	subs	r3, r0, r5
 8002fe0:	2b02      	cmp	r3, #2
 8002fe2:	d9f5      	bls.n	8002fd0 <ADC_ConversionStop_Disable+0x20>
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002fe4:	6823      	ldr	r3, [r4, #0]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	f013 0f01 	tst.w	r3, #1
 8002fec:	d0f0      	beq.n	8002fd0 <ADC_ConversionStop_Disable+0x20>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fee:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002ff0:	f043 0310 	orr.w	r3, r3, #16
 8002ff4:	62a3      	str	r3, [r4, #40]	@ 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ff6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 8002ff8:	f043 0301 	orr.w	r3, r3, #1
 8002ffc:	62e3      	str	r3, [r4, #44]	@ 0x2c
          return HAL_ERROR;
 8002ffe:	2001      	movs	r0, #1
 8003000:	e7dd      	b.n	8002fbe <ADC_ConversionStop_Disable+0xe>
  return HAL_OK;
 8003002:	2000      	movs	r0, #0
 8003004:	e7db      	b.n	8002fbe <ADC_ConversionStop_Disable+0xe>
	...

08003008 <HAL_ADC_Init>:
  if(hadc == NULL)
 8003008:	2800      	cmp	r0, #0
 800300a:	d07b      	beq.n	8003104 <HAL_ADC_Init+0xfc>
{
 800300c:	b570      	push	{r4, r5, r6, lr}
 800300e:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003010:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003012:	2b00      	cmp	r3, #0
 8003014:	d04d      	beq.n	80030b2 <HAL_ADC_Init+0xaa>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003016:	4620      	mov	r0, r4
 8003018:	f7ff ffca 	bl	8002fb0 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800301c:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800301e:	f013 0310 	ands.w	r3, r3, #16
 8003022:	d169      	bne.n	80030f8 <HAL_ADC_Init+0xf0>
 8003024:	2800      	cmp	r0, #0
 8003026:	d167      	bne.n	80030f8 <HAL_ADC_Init+0xf0>
    ADC_STATE_CLR_SET(hadc->State,
 8003028:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800302a:	f422 5288 	bic.w	r2, r2, #4352	@ 0x1100
 800302e:	f022 0202 	bic.w	r2, r2, #2
 8003032:	f042 0202 	orr.w	r2, r2, #2
 8003036:	62a2      	str	r2, [r4, #40]	@ 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003038:	6862      	ldr	r2, [r4, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800303a:	69e1      	ldr	r1, [r4, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800303c:	430a      	orrs	r2, r1
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800303e:	7b21      	ldrb	r1, [r4, #12]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003040:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003044:	68a5      	ldr	r5, [r4, #8]
 8003046:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800304a:	d002      	beq.n	8003052 <HAL_ADC_Init+0x4a>
 800304c:	2d01      	cmp	r5, #1
 800304e:	d036      	beq.n	80030be <HAL_ADC_Init+0xb6>
 8003050:	461d      	mov	r5, r3
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003052:	7d26      	ldrb	r6, [r4, #20]
 8003054:	2e01      	cmp	r6, #1
 8003056:	d035      	beq.n	80030c4 <HAL_ADC_Init+0xbc>
      MODIFY_REG(hadc->Instance->CR1,
 8003058:	6826      	ldr	r6, [r4, #0]
 800305a:	6871      	ldr	r1, [r6, #4]
 800305c:	f421 4169 	bic.w	r1, r1, #59648	@ 0xe900
 8003060:	4329      	orrs	r1, r5
 8003062:	6071      	str	r1, [r6, #4]
      MODIFY_REG(hadc->Instance->CR2,
 8003064:	6825      	ldr	r5, [r4, #0]
 8003066:	68ae      	ldr	r6, [r5, #8]
 8003068:	4927      	ldr	r1, [pc, #156]	@ (8003108 <HAL_ADC_Init+0x100>)
 800306a:	4031      	ands	r1, r6
 800306c:	4311      	orrs	r1, r2
 800306e:	60a9      	str	r1, [r5, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003070:	68a1      	ldr	r1, [r4, #8]
 8003072:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 8003076:	d001      	beq.n	800307c <HAL_ADC_Init+0x74>
 8003078:	2901      	cmp	r1, #1
 800307a:	d102      	bne.n	8003082 <HAL_ADC_Init+0x7a>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800307c:	6923      	ldr	r3, [r4, #16]
 800307e:	3b01      	subs	r3, #1
 8003080:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8003082:	6825      	ldr	r5, [r4, #0]
 8003084:	6ae9      	ldr	r1, [r5, #44]	@ 0x2c
 8003086:	f421 0170 	bic.w	r1, r1, #15728640	@ 0xf00000
 800308a:	430b      	orrs	r3, r1
 800308c:	62eb      	str	r3, [r5, #44]	@ 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800308e:	6823      	ldr	r3, [r4, #0]
 8003090:	6899      	ldr	r1, [r3, #8]
 8003092:	4b1e      	ldr	r3, [pc, #120]	@ (800310c <HAL_ADC_Init+0x104>)
 8003094:	400b      	ands	r3, r1
 8003096:	429a      	cmp	r2, r3
 8003098:	d025      	beq.n	80030e6 <HAL_ADC_Init+0xde>
      ADC_STATE_CLR_SET(hadc->State,
 800309a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800309c:	f023 0312 	bic.w	r3, r3, #18
 80030a0:	f043 0310 	orr.w	r3, r3, #16
 80030a4:	62a3      	str	r3, [r4, #40]	@ 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030a6:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80030a8:	f043 0301 	orr.w	r3, r3, #1
 80030ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
      tmp_hal_status = HAL_ERROR;
 80030ae:	2001      	movs	r0, #1
 80030b0:	e027      	b.n	8003102 <HAL_ADC_Init+0xfa>
    ADC_CLEAR_ERRORCODE(hadc);
 80030b2:	62c3      	str	r3, [r0, #44]	@ 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80030b4:	f880 3024 	strb.w	r3, [r0, #36]	@ 0x24
    HAL_ADC_MspInit(hadc);
 80030b8:	f7fe fc44 	bl	8001944 <HAL_ADC_MspInit>
 80030bc:	e7ab      	b.n	8003016 <HAL_ADC_Init+0xe>
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80030be:	f44f 7580 	mov.w	r5, #256	@ 0x100
 80030c2:	e7c6      	b.n	8003052 <HAL_ADC_Init+0x4a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80030c4:	b931      	cbnz	r1, 80030d4 <HAL_ADC_Init+0xcc>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80030c6:	69a1      	ldr	r1, [r4, #24]
 80030c8:	3901      	subs	r1, #1
 80030ca:	ea45 3141 	orr.w	r1, r5, r1, lsl #13
 80030ce:	f441 6500 	orr.w	r5, r1, #2048	@ 0x800
 80030d2:	e7c1      	b.n	8003058 <HAL_ADC_Init+0x50>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030d4:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 80030d6:	f041 0120 	orr.w	r1, r1, #32
 80030da:	62a1      	str	r1, [r4, #40]	@ 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030dc:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80030de:	f041 0101 	orr.w	r1, r1, #1
 80030e2:	62e1      	str	r1, [r4, #44]	@ 0x2c
 80030e4:	e7b8      	b.n	8003058 <HAL_ADC_Init+0x50>
      ADC_CLEAR_ERRORCODE(hadc);
 80030e6:	2300      	movs	r3, #0
 80030e8:	62e3      	str	r3, [r4, #44]	@ 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 80030ea:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80030ec:	f023 0303 	bic.w	r3, r3, #3
 80030f0:	f043 0301 	orr.w	r3, r3, #1
 80030f4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80030f6:	e004      	b.n	8003102 <HAL_ADC_Init+0xfa>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030f8:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 80030fa:	f043 0310 	orr.w	r3, r3, #16
 80030fe:	62a3      	str	r3, [r4, #40]	@ 0x28
    tmp_hal_status = HAL_ERROR;
 8003100:	2001      	movs	r0, #1
}
 8003102:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8003104:	2001      	movs	r0, #1
}
 8003106:	4770      	bx	lr
 8003108:	ffe1f7fd 	.word	0xffe1f7fd
 800310c:	ff1f0efe 	.word	0xff1f0efe

08003110 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8003110:	2800      	cmp	r0, #0
 8003112:	db08      	blt.n	8003126 <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003114:	0109      	lsls	r1, r1, #4
 8003116:	b2c9      	uxtb	r1, r1
 8003118:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 800311c:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8003120:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8003124:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003126:	f000 000f 	and.w	r0, r0, #15
 800312a:	0109      	lsls	r1, r1, #4
 800312c:	b2c9      	uxtb	r1, r1
 800312e:	4b01      	ldr	r3, [pc, #4]	@ (8003134 <__NVIC_SetPriority+0x24>)
 8003130:	5419      	strb	r1, [r3, r0]
  }
}
 8003132:	4770      	bx	lr
 8003134:	e000ed14 	.word	0xe000ed14

08003138 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003138:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800313a:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800313e:	f1c0 0c07 	rsb	ip, r0, #7
 8003142:	f1bc 0f04 	cmp.w	ip, #4
 8003146:	bf28      	it	cs
 8003148:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800314c:	1d03      	adds	r3, r0, #4
 800314e:	2b06      	cmp	r3, #6
 8003150:	d90f      	bls.n	8003172 <NVIC_EncodePriority+0x3a>
 8003152:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003154:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8003158:	fa0e f00c 	lsl.w	r0, lr, ip
 800315c:	ea21 0100 	bic.w	r1, r1, r0
 8003160:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003162:	fa0e fe03 	lsl.w	lr, lr, r3
 8003166:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 800316a:	ea41 0002 	orr.w	r0, r1, r2
 800316e:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003172:	2300      	movs	r3, #0
 8003174:	e7ee      	b.n	8003154 <NVIC_EncodePriority+0x1c>
	...

08003178 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003178:	4a07      	ldr	r2, [pc, #28]	@ (8003198 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800317a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800317c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8003180:	041b      	lsls	r3, r3, #16
 8003182:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003184:	0200      	lsls	r0, r0, #8
 8003186:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800318a:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 800318c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003190:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8003194:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8003196:	4770      	bx	lr
 8003198:	e000ed00 	.word	0xe000ed00

0800319c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800319c:	b510      	push	{r4, lr}
 800319e:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031a0:	4b05      	ldr	r3, [pc, #20]	@ (80031b8 <HAL_NVIC_SetPriority+0x1c>)
 80031a2:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031a4:	f3c0 2002 	ubfx	r0, r0, #8, #3
 80031a8:	f7ff ffc6 	bl	8003138 <NVIC_EncodePriority>
 80031ac:	4601      	mov	r1, r0
 80031ae:	4620      	mov	r0, r4
 80031b0:	f7ff ffae 	bl	8003110 <__NVIC_SetPriority>
}
 80031b4:	bd10      	pop	{r4, pc}
 80031b6:	bf00      	nop
 80031b8:	e000ed00 	.word	0xe000ed00

080031bc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80031bc:	2800      	cmp	r0, #0
 80031be:	db07      	blt.n	80031d0 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80031c0:	f000 021f 	and.w	r2, r0, #31
 80031c4:	0940      	lsrs	r0, r0, #5
 80031c6:	2301      	movs	r3, #1
 80031c8:	4093      	lsls	r3, r2
 80031ca:	4a02      	ldr	r2, [pc, #8]	@ (80031d4 <HAL_NVIC_EnableIRQ+0x18>)
 80031cc:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80031d0:	4770      	bx	lr
 80031d2:	bf00      	nop
 80031d4:	e000e100 	.word	0xe000e100

080031d8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80031d8:	3801      	subs	r0, #1
 80031da:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80031de:	d20b      	bcs.n	80031f8 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80031e0:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 80031e4:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031e6:	4a05      	ldr	r2, [pc, #20]	@ (80031fc <HAL_SYSTICK_Config+0x24>)
 80031e8:	21f0      	movs	r1, #240	@ 0xf0
 80031ea:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80031ee:	2000      	movs	r0, #0
 80031f0:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80031f2:	2207      	movs	r2, #7
 80031f4:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80031f6:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80031f8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80031fa:	4770      	bx	lr
 80031fc:	e000ed00 	.word	0xe000ed00

08003200 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003200:	b430      	push	{r4, r5}
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003202:	2401      	movs	r4, #1
 8003204:	6c05      	ldr	r5, [r0, #64]	@ 0x40
 8003206:	40ac      	lsls	r4, r5
 8003208:	6bc5      	ldr	r5, [r0, #60]	@ 0x3c
 800320a:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800320c:	6804      	ldr	r4, [r0, #0]
 800320e:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003210:	6843      	ldr	r3, [r0, #4]
 8003212:	2b10      	cmp	r3, #16
 8003214:	d005      	beq.n	8003222 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8003216:	6803      	ldr	r3, [r0, #0]
 8003218:	6099      	str	r1, [r3, #8]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800321a:	6803      	ldr	r3, [r0, #0]
 800321c:	60da      	str	r2, [r3, #12]
  }
}
 800321e:	bc30      	pop	{r4, r5}
 8003220:	4770      	bx	lr
    hdma->Instance->CPAR = DstAddress;
 8003222:	6803      	ldr	r3, [r0, #0]
 8003224:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 8003226:	6803      	ldr	r3, [r0, #0]
 8003228:	60d9      	str	r1, [r3, #12]
 800322a:	e7f8      	b.n	800321e <DMA_SetConfig+0x1e>

0800322c <HAL_DMA_Init>:
  if(hdma == NULL)
 800322c:	b350      	cbz	r0, 8003284 <HAL_DMA_Init+0x58>
{
 800322e:	b410      	push	{r4}
 8003230:	4602      	mov	r2, r0
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003232:	6801      	ldr	r1, [r0, #0]
 8003234:	4b14      	ldr	r3, [pc, #80]	@ (8003288 <HAL_DMA_Init+0x5c>)
 8003236:	440b      	add	r3, r1
 8003238:	4814      	ldr	r0, [pc, #80]	@ (800328c <HAL_DMA_Init+0x60>)
 800323a:	fba0 0303 	umull	r0, r3, r0, r3
 800323e:	091b      	lsrs	r3, r3, #4
 8003240:	009b      	lsls	r3, r3, #2
 8003242:	6413      	str	r3, [r2, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003244:	4b12      	ldr	r3, [pc, #72]	@ (8003290 <HAL_DMA_Init+0x64>)
 8003246:	63d3      	str	r3, [r2, #60]	@ 0x3c
  hdma->State = HAL_DMA_STATE_BUSY;
 8003248:	2302      	movs	r3, #2
 800324a:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
  tmp = hdma->Instance->CCR;
 800324e:	6808      	ldr	r0, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003250:	f36f 100d 	bfc	r0, #4, #10
  tmp |=  hdma->Init.Direction        |
 8003254:	6853      	ldr	r3, [r2, #4]
 8003256:	6894      	ldr	r4, [r2, #8]
 8003258:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800325a:	68d4      	ldr	r4, [r2, #12]
 800325c:	4323      	orrs	r3, r4
 800325e:	6914      	ldr	r4, [r2, #16]
 8003260:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003262:	6954      	ldr	r4, [r2, #20]
 8003264:	4323      	orrs	r3, r4
 8003266:	6994      	ldr	r4, [r2, #24]
 8003268:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 800326a:	69d4      	ldr	r4, [r2, #28]
 800326c:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 800326e:	4303      	orrs	r3, r0
  hdma->Instance->CCR = tmp;
 8003270:	600b      	str	r3, [r1, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003272:	2000      	movs	r0, #0
 8003274:	6390      	str	r0, [r2, #56]	@ 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8003276:	2301      	movs	r3, #1
 8003278:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21
  hdma->Lock = HAL_UNLOCKED;
 800327c:	f882 0020 	strb.w	r0, [r2, #32]
}
 8003280:	bc10      	pop	{r4}
 8003282:	4770      	bx	lr
    return HAL_ERROR;
 8003284:	2001      	movs	r0, #1
}
 8003286:	4770      	bx	lr
 8003288:	bffdfff8 	.word	0xbffdfff8
 800328c:	cccccccd 	.word	0xcccccccd
 8003290:	40020000 	.word	0x40020000

08003294 <HAL_DMA_Start_IT>:
{
 8003294:	b538      	push	{r3, r4, r5, lr}
 8003296:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8003298:	f890 0020 	ldrb.w	r0, [r0, #32]
 800329c:	2801      	cmp	r0, #1
 800329e:	d032      	beq.n	8003306 <HAL_DMA_Start_IT+0x72>
 80032a0:	2001      	movs	r0, #1
 80032a2:	f884 0020 	strb.w	r0, [r4, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80032a6:	f894 0021 	ldrb.w	r0, [r4, #33]	@ 0x21
 80032aa:	b2c0      	uxtb	r0, r0
 80032ac:	2801      	cmp	r0, #1
 80032ae:	d004      	beq.n	80032ba <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma); 
 80032b0:	2300      	movs	r3, #0
 80032b2:	f884 3020 	strb.w	r3, [r4, #32]
    status = HAL_BUSY;
 80032b6:	2002      	movs	r0, #2
}
 80032b8:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80032ba:	2002      	movs	r0, #2
 80032bc:	f884 0021 	strb.w	r0, [r4, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032c0:	2000      	movs	r0, #0
 80032c2:	63a0      	str	r0, [r4, #56]	@ 0x38
    __HAL_DMA_DISABLE(hdma);
 80032c4:	6825      	ldr	r5, [r4, #0]
 80032c6:	6828      	ldr	r0, [r5, #0]
 80032c8:	f020 0001 	bic.w	r0, r0, #1
 80032cc:	6028      	str	r0, [r5, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80032ce:	4620      	mov	r0, r4
 80032d0:	f7ff ff96 	bl	8003200 <DMA_SetConfig>
    if(NULL != hdma->XferHalfCpltCallback)
 80032d4:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 80032d6:	b15b      	cbz	r3, 80032f0 <HAL_DMA_Start_IT+0x5c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80032d8:	6822      	ldr	r2, [r4, #0]
 80032da:	6813      	ldr	r3, [r2, #0]
 80032dc:	f043 030e 	orr.w	r3, r3, #14
 80032e0:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 80032e2:	6822      	ldr	r2, [r4, #0]
 80032e4:	6813      	ldr	r3, [r2, #0]
 80032e6:	f043 0301 	orr.w	r3, r3, #1
 80032ea:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80032ec:	2000      	movs	r0, #0
 80032ee:	e7e3      	b.n	80032b8 <HAL_DMA_Start_IT+0x24>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80032f0:	6822      	ldr	r2, [r4, #0]
 80032f2:	6813      	ldr	r3, [r2, #0]
 80032f4:	f023 0304 	bic.w	r3, r3, #4
 80032f8:	6013      	str	r3, [r2, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80032fa:	6822      	ldr	r2, [r4, #0]
 80032fc:	6813      	ldr	r3, [r2, #0]
 80032fe:	f043 030a 	orr.w	r3, r3, #10
 8003302:	6013      	str	r3, [r2, #0]
 8003304:	e7ed      	b.n	80032e2 <HAL_DMA_Start_IT+0x4e>
  __HAL_LOCK(hdma);
 8003306:	2002      	movs	r0, #2
 8003308:	e7d6      	b.n	80032b8 <HAL_DMA_Start_IT+0x24>
	...

0800330c <HAL_DMA_IRQHandler>:
{
 800330c:	b538      	push	{r3, r4, r5, lr}
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800330e:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8003310:	681a      	ldr	r2, [r3, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8003312:	6804      	ldr	r4, [r0, #0]
 8003314:	6825      	ldr	r5, [r4, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003316:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8003318:	2304      	movs	r3, #4
 800331a:	408b      	lsls	r3, r1
 800331c:	4213      	tst	r3, r2
 800331e:	d035      	beq.n	800338c <HAL_DMA_IRQHandler+0x80>
 8003320:	f015 0f04 	tst.w	r5, #4
 8003324:	d032      	beq.n	800338c <HAL_DMA_IRQHandler+0x80>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003326:	6823      	ldr	r3, [r4, #0]
 8003328:	f013 0f20 	tst.w	r3, #32
 800332c:	d103      	bne.n	8003336 <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800332e:	6823      	ldr	r3, [r4, #0]
 8003330:	f023 0304 	bic.w	r3, r3, #4
 8003334:	6023      	str	r3, [r4, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003336:	6803      	ldr	r3, [r0, #0]
 8003338:	4a43      	ldr	r2, [pc, #268]	@ (8003448 <HAL_DMA_IRQHandler+0x13c>)
 800333a:	4293      	cmp	r3, r2
 800333c:	d014      	beq.n	8003368 <HAL_DMA_IRQHandler+0x5c>
 800333e:	3214      	adds	r2, #20
 8003340:	4293      	cmp	r3, r2
 8003342:	d018      	beq.n	8003376 <HAL_DMA_IRQHandler+0x6a>
 8003344:	3214      	adds	r2, #20
 8003346:	4293      	cmp	r3, r2
 8003348:	d017      	beq.n	800337a <HAL_DMA_IRQHandler+0x6e>
 800334a:	3214      	adds	r2, #20
 800334c:	4293      	cmp	r3, r2
 800334e:	d017      	beq.n	8003380 <HAL_DMA_IRQHandler+0x74>
 8003350:	3214      	adds	r2, #20
 8003352:	4293      	cmp	r3, r2
 8003354:	d017      	beq.n	8003386 <HAL_DMA_IRQHandler+0x7a>
 8003356:	3214      	adds	r2, #20
 8003358:	4293      	cmp	r3, r2
 800335a:	d002      	beq.n	8003362 <HAL_DMA_IRQHandler+0x56>
 800335c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003360:	e003      	b.n	800336a <HAL_DMA_IRQHandler+0x5e>
 8003362:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8003366:	e000      	b.n	800336a <HAL_DMA_IRQHandler+0x5e>
 8003368:	2204      	movs	r2, #4
 800336a:	4b38      	ldr	r3, [pc, #224]	@ (800344c <HAL_DMA_IRQHandler+0x140>)
 800336c:	605a      	str	r2, [r3, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 800336e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8003370:	b103      	cbz	r3, 8003374 <HAL_DMA_IRQHandler+0x68>
      hdma->XferHalfCpltCallback(hdma);
 8003372:	4798      	blx	r3
}
 8003374:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003376:	2240      	movs	r2, #64	@ 0x40
 8003378:	e7f7      	b.n	800336a <HAL_DMA_IRQHandler+0x5e>
 800337a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800337e:	e7f4      	b.n	800336a <HAL_DMA_IRQHandler+0x5e>
 8003380:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003384:	e7f1      	b.n	800336a <HAL_DMA_IRQHandler+0x5e>
 8003386:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800338a:	e7ee      	b.n	800336a <HAL_DMA_IRQHandler+0x5e>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800338c:	2302      	movs	r3, #2
 800338e:	408b      	lsls	r3, r1
 8003390:	4213      	tst	r3, r2
 8003392:	d03c      	beq.n	800340e <HAL_DMA_IRQHandler+0x102>
 8003394:	f015 0f02 	tst.w	r5, #2
 8003398:	d039      	beq.n	800340e <HAL_DMA_IRQHandler+0x102>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800339a:	6823      	ldr	r3, [r4, #0]
 800339c:	f013 0f20 	tst.w	r3, #32
 80033a0:	d106      	bne.n	80033b0 <HAL_DMA_IRQHandler+0xa4>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80033a2:	6823      	ldr	r3, [r4, #0]
 80033a4:	f023 030a 	bic.w	r3, r3, #10
 80033a8:	6023      	str	r3, [r4, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80033aa:	2301      	movs	r3, #1
 80033ac:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80033b0:	6803      	ldr	r3, [r0, #0]
 80033b2:	4a25      	ldr	r2, [pc, #148]	@ (8003448 <HAL_DMA_IRQHandler+0x13c>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d014      	beq.n	80033e2 <HAL_DMA_IRQHandler+0xd6>
 80033b8:	3214      	adds	r2, #20
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d01c      	beq.n	80033f8 <HAL_DMA_IRQHandler+0xec>
 80033be:	3214      	adds	r2, #20
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d01b      	beq.n	80033fc <HAL_DMA_IRQHandler+0xf0>
 80033c4:	3214      	adds	r2, #20
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d01b      	beq.n	8003402 <HAL_DMA_IRQHandler+0xf6>
 80033ca:	3214      	adds	r2, #20
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d01b      	beq.n	8003408 <HAL_DMA_IRQHandler+0xfc>
 80033d0:	3214      	adds	r2, #20
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d002      	beq.n	80033dc <HAL_DMA_IRQHandler+0xd0>
 80033d6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80033da:	e003      	b.n	80033e4 <HAL_DMA_IRQHandler+0xd8>
 80033dc:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80033e0:	e000      	b.n	80033e4 <HAL_DMA_IRQHandler+0xd8>
 80033e2:	2202      	movs	r2, #2
 80033e4:	4b19      	ldr	r3, [pc, #100]	@ (800344c <HAL_DMA_IRQHandler+0x140>)
 80033e6:	605a      	str	r2, [r3, #4]
    __HAL_UNLOCK(hdma);
 80033e8:	2300      	movs	r3, #0
 80033ea:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80033ee:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d0bf      	beq.n	8003374 <HAL_DMA_IRQHandler+0x68>
      hdma->XferCpltCallback(hdma);
 80033f4:	4798      	blx	r3
 80033f6:	e7bd      	b.n	8003374 <HAL_DMA_IRQHandler+0x68>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80033f8:	2220      	movs	r2, #32
 80033fa:	e7f3      	b.n	80033e4 <HAL_DMA_IRQHandler+0xd8>
 80033fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003400:	e7f0      	b.n	80033e4 <HAL_DMA_IRQHandler+0xd8>
 8003402:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003406:	e7ed      	b.n	80033e4 <HAL_DMA_IRQHandler+0xd8>
 8003408:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800340c:	e7ea      	b.n	80033e4 <HAL_DMA_IRQHandler+0xd8>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800340e:	2308      	movs	r3, #8
 8003410:	408b      	lsls	r3, r1
 8003412:	4213      	tst	r3, r2
 8003414:	d0ae      	beq.n	8003374 <HAL_DMA_IRQHandler+0x68>
 8003416:	f015 0f08 	tst.w	r5, #8
 800341a:	d0ab      	beq.n	8003374 <HAL_DMA_IRQHandler+0x68>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800341c:	6823      	ldr	r3, [r4, #0]
 800341e:	f023 030e 	bic.w	r3, r3, #14
 8003422:	6023      	str	r3, [r4, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003424:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8003426:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8003428:	2301      	movs	r3, #1
 800342a:	fa03 f202 	lsl.w	r2, r3, r2
 800342e:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003430:	6383      	str	r3, [r0, #56]	@ 0x38
    hdma->State = HAL_DMA_STATE_READY;
 8003432:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8003436:	2300      	movs	r3, #0
 8003438:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 800343c:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 800343e:	2b00      	cmp	r3, #0
 8003440:	d098      	beq.n	8003374 <HAL_DMA_IRQHandler+0x68>
      hdma->XferErrorCallback(hdma);
 8003442:	4798      	blx	r3
  return;
 8003444:	e796      	b.n	8003374 <HAL_DMA_IRQHandler+0x68>
 8003446:	bf00      	nop
 8003448:	40020008 	.word	0x40020008
 800344c:	40020000 	.word	0x40020000

08003450 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003450:	b570      	push	{r4, r5, r6, lr}
 8003452:	b082      	sub	sp, #8
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003454:	2400      	movs	r4, #0
  uint32_t position = 0x00u;
 8003456:	46a4      	mov	ip, r4
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003458:	e0a1      	b.n	800359e <HAL_GPIO_Init+0x14e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800345a:	4d7e      	ldr	r5, [pc, #504]	@ (8003654 <HAL_GPIO_Init+0x204>)
 800345c:	42ab      	cmp	r3, r5
 800345e:	d014      	beq.n	800348a <HAL_GPIO_Init+0x3a>
 8003460:	d80c      	bhi.n	800347c <HAL_GPIO_Init+0x2c>
 8003462:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8003466:	42ab      	cmp	r3, r5
 8003468:	d00f      	beq.n	800348a <HAL_GPIO_Init+0x3a>
 800346a:	f505 2570 	add.w	r5, r5, #983040	@ 0xf0000
 800346e:	42ab      	cmp	r3, r5
 8003470:	d00b      	beq.n	800348a <HAL_GPIO_Init+0x3a>
 8003472:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8003476:	42ab      	cmp	r3, r5
 8003478:	d110      	bne.n	800349c <HAL_GPIO_Init+0x4c>
 800347a:	e006      	b.n	800348a <HAL_GPIO_Init+0x3a>
 800347c:	4d76      	ldr	r5, [pc, #472]	@ (8003658 <HAL_GPIO_Init+0x208>)
 800347e:	42ab      	cmp	r3, r5
 8003480:	d003      	beq.n	800348a <HAL_GPIO_Init+0x3a>
 8003482:	f505 3580 	add.w	r5, r5, #65536	@ 0x10000
 8003486:	42ab      	cmp	r3, r5
 8003488:	d108      	bne.n	800349c <HAL_GPIO_Init+0x4c>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800348a:	688b      	ldr	r3, [r1, #8]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d050      	beq.n	8003532 <HAL_GPIO_Init+0xe2>
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003490:	2b01      	cmp	r3, #1
 8003492:	d049      	beq.n	8003528 <HAL_GPIO_Init+0xd8>
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;

            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 8003494:	6142      	str	r2, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003496:	2408      	movs	r4, #8
 8003498:	e000      	b.n	800349c <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800349a:	68cc      	ldr	r4, [r1, #12]
          break;
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800349c:	f1be 0fff 	cmp.w	lr, #255	@ 0xff
 80034a0:	d849      	bhi.n	8003536 <HAL_GPIO_Init+0xe6>
 80034a2:	4606      	mov	r6, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80034a4:	ea4f 028c 	mov.w	r2, ip, lsl #2

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80034a8:	6833      	ldr	r3, [r6, #0]
 80034aa:	250f      	movs	r5, #15
 80034ac:	4095      	lsls	r5, r2
 80034ae:	ea23 0305 	bic.w	r3, r3, r5
 80034b2:	fa04 f202 	lsl.w	r2, r4, r2
 80034b6:	4313      	orrs	r3, r2
 80034b8:	6033      	str	r3, [r6, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80034ba:	684b      	ldr	r3, [r1, #4]
 80034bc:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 80034c0:	d06b      	beq.n	800359a <HAL_GPIO_Init+0x14a>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80034c2:	4b66      	ldr	r3, [pc, #408]	@ (800365c <HAL_GPIO_Init+0x20c>)
 80034c4:	699a      	ldr	r2, [r3, #24]
 80034c6:	f042 0201 	orr.w	r2, r2, #1
 80034ca:	619a      	str	r2, [r3, #24]
 80034cc:	699b      	ldr	r3, [r3, #24]
 80034ce:	f003 0301 	and.w	r3, r3, #1
 80034d2:	9301      	str	r3, [sp, #4]
 80034d4:	9b01      	ldr	r3, [sp, #4]
        temp = AFIO->EXTICR[position >> 2u];
 80034d6:	ea4f 029c 	mov.w	r2, ip, lsr #2
 80034da:	1c95      	adds	r5, r2, #2
 80034dc:	4b60      	ldr	r3, [pc, #384]	@ (8003660 <HAL_GPIO_Init+0x210>)
 80034de:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80034e2:	f00c 0503 	and.w	r5, ip, #3
 80034e6:	00ad      	lsls	r5, r5, #2
 80034e8:	230f      	movs	r3, #15
 80034ea:	40ab      	lsls	r3, r5
 80034ec:	ea26 0603 	bic.w	r6, r6, r3
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80034f0:	4b5c      	ldr	r3, [pc, #368]	@ (8003664 <HAL_GPIO_Init+0x214>)
 80034f2:	4298      	cmp	r0, r3
 80034f4:	d026      	beq.n	8003544 <HAL_GPIO_Init+0xf4>
 80034f6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80034fa:	4298      	cmp	r0, r3
 80034fc:	f000 808c 	beq.w	8003618 <HAL_GPIO_Init+0x1c8>
 8003500:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003504:	4298      	cmp	r0, r3
 8003506:	f000 8089 	beq.w	800361c <HAL_GPIO_Init+0x1cc>
 800350a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800350e:	4298      	cmp	r0, r3
 8003510:	d016      	beq.n	8003540 <HAL_GPIO_Init+0xf0>
 8003512:	2304      	movs	r3, #4
 8003514:	e017      	b.n	8003546 <HAL_GPIO_Init+0xf6>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003516:	68cc      	ldr	r4, [r1, #12]
 8003518:	3404      	adds	r4, #4
          break;
 800351a:	e7bf      	b.n	800349c <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800351c:	68cc      	ldr	r4, [r1, #12]
 800351e:	3408      	adds	r4, #8
          break;
 8003520:	e7bc      	b.n	800349c <HAL_GPIO_Init+0x4c>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003522:	68cc      	ldr	r4, [r1, #12]
 8003524:	340c      	adds	r4, #12
          break;
 8003526:	e7b9      	b.n	800349c <HAL_GPIO_Init+0x4c>
            GPIOx->BSRR = ioposition;
 8003528:	6102      	str	r2, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800352a:	2408      	movs	r4, #8
 800352c:	e7b6      	b.n	800349c <HAL_GPIO_Init+0x4c>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800352e:	2400      	movs	r4, #0
 8003530:	e7b4      	b.n	800349c <HAL_GPIO_Init+0x4c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003532:	2404      	movs	r4, #4
 8003534:	e7b2      	b.n	800349c <HAL_GPIO_Init+0x4c>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003536:	1d06      	adds	r6, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003538:	f1ac 0208 	sub.w	r2, ip, #8
 800353c:	0092      	lsls	r2, r2, #2
 800353e:	e7b3      	b.n	80034a8 <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003540:	2303      	movs	r3, #3
 8003542:	e000      	b.n	8003546 <HAL_GPIO_Init+0xf6>
 8003544:	2300      	movs	r3, #0
 8003546:	40ab      	lsls	r3, r5
 8003548:	4333      	orrs	r3, r6
        AFIO->EXTICR[position >> 2u] = temp;
 800354a:	3202      	adds	r2, #2
 800354c:	4d44      	ldr	r5, [pc, #272]	@ (8003660 <HAL_GPIO_Init+0x210>)
 800354e:	f845 3022 	str.w	r3, [r5, r2, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003552:	684b      	ldr	r3, [r1, #4]
 8003554:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8003558:	d062      	beq.n	8003620 <HAL_GPIO_Init+0x1d0>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800355a:	4a43      	ldr	r2, [pc, #268]	@ (8003668 <HAL_GPIO_Init+0x218>)
 800355c:	6893      	ldr	r3, [r2, #8]
 800355e:	ea43 030e 	orr.w	r3, r3, lr
 8003562:	6093      	str	r3, [r2, #8]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003564:	684b      	ldr	r3, [r1, #4]
 8003566:	f413 1f00 	tst.w	r3, #2097152	@ 0x200000
 800356a:	d05f      	beq.n	800362c <HAL_GPIO_Init+0x1dc>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800356c:	4a3e      	ldr	r2, [pc, #248]	@ (8003668 <HAL_GPIO_Init+0x218>)
 800356e:	68d3      	ldr	r3, [r2, #12]
 8003570:	ea43 030e 	orr.w	r3, r3, lr
 8003574:	60d3      	str	r3, [r2, #12]
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003576:	684b      	ldr	r3, [r1, #4]
 8003578:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800357c:	d05c      	beq.n	8003638 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800357e:	4a3a      	ldr	r2, [pc, #232]	@ (8003668 <HAL_GPIO_Init+0x218>)
 8003580:	6853      	ldr	r3, [r2, #4]
 8003582:	ea43 030e 	orr.w	r3, r3, lr
 8003586:	6053      	str	r3, [r2, #4]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003588:	684b      	ldr	r3, [r1, #4]
 800358a:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 800358e:	d059      	beq.n	8003644 <HAL_GPIO_Init+0x1f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003590:	4a35      	ldr	r2, [pc, #212]	@ (8003668 <HAL_GPIO_Init+0x218>)
 8003592:	6813      	ldr	r3, [r2, #0]
 8003594:	ea43 030e 	orr.w	r3, r3, lr
 8003598:	6013      	str	r3, [r2, #0]
          CLEAR_BIT(EXTI->IMR, iocurrent);
        }
      }
    }

	position++;
 800359a:	f10c 0c01 	add.w	ip, ip, #1
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800359e:	680b      	ldr	r3, [r1, #0]
 80035a0:	fa33 f20c 	lsrs.w	r2, r3, ip
 80035a4:	d054      	beq.n	8003650 <HAL_GPIO_Init+0x200>
    ioposition = (0x01uL << position);
 80035a6:	2201      	movs	r2, #1
 80035a8:	fa02 f20c 	lsl.w	r2, r2, ip
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80035ac:	ea03 0e02 	and.w	lr, r3, r2
    if (iocurrent == ioposition)
 80035b0:	ea32 0303 	bics.w	r3, r2, r3
 80035b4:	d1f1      	bne.n	800359a <HAL_GPIO_Init+0x14a>
      switch (GPIO_Init->Mode)
 80035b6:	684b      	ldr	r3, [r1, #4]
 80035b8:	2b12      	cmp	r3, #18
 80035ba:	f63f af4e 	bhi.w	800345a <HAL_GPIO_Init+0xa>
 80035be:	2b12      	cmp	r3, #18
 80035c0:	f63f af6c 	bhi.w	800349c <HAL_GPIO_Init+0x4c>
 80035c4:	a501      	add	r5, pc, #4	@ (adr r5, 80035cc <HAL_GPIO_Init+0x17c>)
 80035c6:	f855 f023 	ldr.w	pc, [r5, r3, lsl #2]
 80035ca:	bf00      	nop
 80035cc:	0800348b 	.word	0x0800348b
 80035d0:	0800349b 	.word	0x0800349b
 80035d4:	0800351d 	.word	0x0800351d
 80035d8:	0800352f 	.word	0x0800352f
 80035dc:	0800349d 	.word	0x0800349d
 80035e0:	0800349d 	.word	0x0800349d
 80035e4:	0800349d 	.word	0x0800349d
 80035e8:	0800349d 	.word	0x0800349d
 80035ec:	0800349d 	.word	0x0800349d
 80035f0:	0800349d 	.word	0x0800349d
 80035f4:	0800349d 	.word	0x0800349d
 80035f8:	0800349d 	.word	0x0800349d
 80035fc:	0800349d 	.word	0x0800349d
 8003600:	0800349d 	.word	0x0800349d
 8003604:	0800349d 	.word	0x0800349d
 8003608:	0800349d 	.word	0x0800349d
 800360c:	0800349d 	.word	0x0800349d
 8003610:	08003517 	.word	0x08003517
 8003614:	08003523 	.word	0x08003523
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003618:	2301      	movs	r3, #1
 800361a:	e794      	b.n	8003546 <HAL_GPIO_Init+0xf6>
 800361c:	2302      	movs	r3, #2
 800361e:	e792      	b.n	8003546 <HAL_GPIO_Init+0xf6>
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003620:	4a11      	ldr	r2, [pc, #68]	@ (8003668 <HAL_GPIO_Init+0x218>)
 8003622:	6893      	ldr	r3, [r2, #8]
 8003624:	ea23 030e 	bic.w	r3, r3, lr
 8003628:	6093      	str	r3, [r2, #8]
 800362a:	e79b      	b.n	8003564 <HAL_GPIO_Init+0x114>
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800362c:	4a0e      	ldr	r2, [pc, #56]	@ (8003668 <HAL_GPIO_Init+0x218>)
 800362e:	68d3      	ldr	r3, [r2, #12]
 8003630:	ea23 030e 	bic.w	r3, r3, lr
 8003634:	60d3      	str	r3, [r2, #12]
 8003636:	e79e      	b.n	8003576 <HAL_GPIO_Init+0x126>
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003638:	4a0b      	ldr	r2, [pc, #44]	@ (8003668 <HAL_GPIO_Init+0x218>)
 800363a:	6853      	ldr	r3, [r2, #4]
 800363c:	ea23 030e 	bic.w	r3, r3, lr
 8003640:	6053      	str	r3, [r2, #4]
 8003642:	e7a1      	b.n	8003588 <HAL_GPIO_Init+0x138>
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003644:	4a08      	ldr	r2, [pc, #32]	@ (8003668 <HAL_GPIO_Init+0x218>)
 8003646:	6813      	ldr	r3, [r2, #0]
 8003648:	ea23 030e 	bic.w	r3, r3, lr
 800364c:	6013      	str	r3, [r2, #0]
 800364e:	e7a4      	b.n	800359a <HAL_GPIO_Init+0x14a>
  }
}
 8003650:	b002      	add	sp, #8
 8003652:	bd70      	pop	{r4, r5, r6, pc}
 8003654:	10220000 	.word	0x10220000
 8003658:	10310000 	.word	0x10310000
 800365c:	40021000 	.word	0x40021000
 8003660:	40010000 	.word	0x40010000
 8003664:	40010800 	.word	0x40010800
 8003668:	40010400 	.word	0x40010400

0800366c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800366c:	6883      	ldr	r3, [r0, #8]
 800366e:	4219      	tst	r1, r3
 8003670:	d001      	beq.n	8003676 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8003672:	2001      	movs	r0, #1
 8003674:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003676:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8003678:	4770      	bx	lr

0800367a <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800367a:	b10a      	cbz	r2, 8003680 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 800367c:	6101      	str	r1, [r0, #16]
 800367e:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003680:	0409      	lsls	r1, r1, #16
 8003682:	6101      	str	r1, [r0, #16]
  }
}
 8003684:	4770      	bx	lr
	...

08003688 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003688:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800368a:	4b05      	ldr	r3, [pc, #20]	@ (80036a0 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	4203      	tst	r3, r0
 8003690:	d100      	bne.n	8003694 <HAL_GPIO_EXTI_IRQHandler+0xc>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 8003692:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003694:	4b02      	ldr	r3, [pc, #8]	@ (80036a0 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8003696:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003698:	f7fe fbac 	bl	8001df4 <HAL_GPIO_EXTI_Callback>
}
 800369c:	e7f9      	b.n	8003692 <HAL_GPIO_EXTI_IRQHandler+0xa>
 800369e:	bf00      	nop
 80036a0:	40010400 	.word	0x40010400

080036a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80036a4:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80036a6:	4b0e      	ldr	r3, [pc, #56]	@ (80036e0 <HAL_MspInit+0x3c>)
 80036a8:	699a      	ldr	r2, [r3, #24]
 80036aa:	f042 0201 	orr.w	r2, r2, #1
 80036ae:	619a      	str	r2, [r3, #24]
 80036b0:	699a      	ldr	r2, [r3, #24]
 80036b2:	f002 0201 	and.w	r2, r2, #1
 80036b6:	9200      	str	r2, [sp, #0]
 80036b8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80036ba:	69da      	ldr	r2, [r3, #28]
 80036bc:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80036c0:	61da      	str	r2, [r3, #28]
 80036c2:	69db      	ldr	r3, [r3, #28]
 80036c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80036c8:	9301      	str	r3, [sp, #4]
 80036ca:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80036cc:	4a05      	ldr	r2, [pc, #20]	@ (80036e4 <HAL_MspInit+0x40>)
 80036ce:	6853      	ldr	r3, [r2, #4]
 80036d0:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80036d4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80036d8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036da:	b002      	add	sp, #8
 80036dc:	4770      	bx	lr
 80036de:	bf00      	nop
 80036e0:	40021000 	.word	0x40021000
 80036e4:	40010000 	.word	0x40010000

080036e8 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80036e8:	b538      	push	{r3, r4, r5, lr}
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80036ea:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 80036ee:	d044      	beq.n	800377a <HAL_PCD_EP_DB_Receive+0x92>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80036f0:	6804      	ldr	r4, [r0, #0]
 80036f2:	f8b4 3050 	ldrh.w	r3, [r4, #80]	@ 0x50
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	f891 c000 	ldrb.w	ip, [r1]
 80036fc:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 8003700:	3302      	adds	r3, #2
 8003702:	eb04 0443 	add.w	r4, r4, r3, lsl #1
 8003706:	f8b4 4400 	ldrh.w	r4, [r4, #1024]	@ 0x400
 800370a:	f3c4 0409 	ubfx	r4, r4, #0, #10

    if (ep->xfer_len >= count)
 800370e:	698b      	ldr	r3, [r1, #24]
 8003710:	42a3      	cmp	r3, r4
 8003712:	d328      	bcc.n	8003766 <HAL_PCD_EP_DB_Receive+0x7e>
    {
      ep->xfer_len -= count;
 8003714:	1b1b      	subs	r3, r3, r4
 8003716:	618b      	str	r3, [r1, #24]
    else
    {
      ep->xfer_len = 0U;
    }

    if (ep->xfer_len == 0U)
 8003718:	698b      	ldr	r3, [r1, #24]
 800371a:	b97b      	cbnz	r3, 800373c <HAL_PCD_EP_DB_Receive+0x54>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800371c:	6805      	ldr	r5, [r0, #0]
 800371e:	f835 302c 	ldrh.w	r3, [r5, ip, lsl #2]
 8003722:	b29b      	uxth	r3, r3
 8003724:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003728:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800372c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003730:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003734:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003738:	f825 302c 	strh.w	r3, [r5, ip, lsl #2]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800373c:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8003740:	d00e      	beq.n	8003760 <HAL_PCD_EP_DB_Receive+0x78>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003742:	6802      	ldr	r2, [r0, #0]
 8003744:	780d      	ldrb	r5, [r1, #0]
 8003746:	f832 3025 	ldrh.w	r3, [r2, r5, lsl #2]
 800374a:	b29b      	uxth	r3, r3
 800374c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003750:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003754:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003758:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800375c:	f822 3025 	strh.w	r3, [r2, r5, lsl #2]
    }

    if (count != 0U)
 8003760:	b924      	cbnz	r4, 800376c <HAL_PCD_EP_DB_Receive+0x84>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
    }
  }

  return count;
}
 8003762:	4620      	mov	r0, r4
 8003764:	bd38      	pop	{r3, r4, r5, pc}
      ep->xfer_len = 0U;
 8003766:	2300      	movs	r3, #0
 8003768:	618b      	str	r3, [r1, #24]
 800376a:	e7d5      	b.n	8003718 <HAL_PCD_EP_DB_Receive+0x30>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800376c:	4623      	mov	r3, r4
 800376e:	890a      	ldrh	r2, [r1, #8]
 8003770:	6949      	ldr	r1, [r1, #20]
 8003772:	6800      	ldr	r0, [r0, #0]
 8003774:	f003 f817 	bl	80067a6 <USB_ReadPMA>
 8003778:	e7f3      	b.n	8003762 <HAL_PCD_EP_DB_Receive+0x7a>
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800377a:	6804      	ldr	r4, [r0, #0]
 800377c:	f8b4 3050 	ldrh.w	r3, [r4, #80]	@ 0x50
 8003780:	b29b      	uxth	r3, r3
 8003782:	f891 c000 	ldrb.w	ip, [r1]
 8003786:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 800378a:	3306      	adds	r3, #6
 800378c:	eb04 0443 	add.w	r4, r4, r3, lsl #1
 8003790:	f8b4 4400 	ldrh.w	r4, [r4, #1024]	@ 0x400
 8003794:	f3c4 0409 	ubfx	r4, r4, #0, #10
    if (ep->xfer_len >= count)
 8003798:	698b      	ldr	r3, [r1, #24]
 800379a:	42a3      	cmp	r3, r4
 800379c:	d32f      	bcc.n	80037fe <HAL_PCD_EP_DB_Receive+0x116>
      ep->xfer_len -= count;
 800379e:	1b1b      	subs	r3, r3, r4
 80037a0:	618b      	str	r3, [r1, #24]
    if (ep->xfer_len == 0U)
 80037a2:	698b      	ldr	r3, [r1, #24]
 80037a4:	b97b      	cbnz	r3, 80037c6 <HAL_PCD_EP_DB_Receive+0xde>
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80037a6:	6805      	ldr	r5, [r0, #0]
 80037a8:	f835 302c 	ldrh.w	r3, [r5, ip, lsl #2]
 80037ac:	b29b      	uxth	r3, r3
 80037ae:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80037b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037b6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80037ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80037be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037c2:	f825 302c 	strh.w	r3, [r5, ip, lsl #2]
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80037c6:	f012 0f40 	tst.w	r2, #64	@ 0x40
 80037ca:	d10f      	bne.n	80037ec <HAL_PCD_EP_DB_Receive+0x104>
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80037cc:	6802      	ldr	r2, [r0, #0]
 80037ce:	f891 c000 	ldrb.w	ip, [r1]
 80037d2:	f832 302c 	ldrh.w	r3, [r2, ip, lsl #2]
 80037d6:	b29b      	uxth	r3, r3
 80037d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80037dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80037e4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80037e8:	f822 302c 	strh.w	r3, [r2, ip, lsl #2]
    if (count != 0U)
 80037ec:	2c00      	cmp	r4, #0
 80037ee:	d0b8      	beq.n	8003762 <HAL_PCD_EP_DB_Receive+0x7a>
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80037f0:	4623      	mov	r3, r4
 80037f2:	894a      	ldrh	r2, [r1, #10]
 80037f4:	6949      	ldr	r1, [r1, #20]
 80037f6:	6800      	ldr	r0, [r0, #0]
 80037f8:	f002 ffd5 	bl	80067a6 <USB_ReadPMA>
 80037fc:	e7b1      	b.n	8003762 <HAL_PCD_EP_DB_Receive+0x7a>
      ep->xfer_len = 0U;
 80037fe:	2300      	movs	r3, #0
 8003800:	618b      	str	r3, [r1, #24]
 8003802:	e7ce      	b.n	80037a2 <HAL_PCD_EP_DB_Receive+0xba>

08003804 <HAL_PCD_Init>:
{
 8003804:	b538      	push	{r3, r4, r5, lr}
  if (hpcd == NULL)
 8003806:	2800      	cmp	r0, #0
 8003808:	d06e      	beq.n	80038e8 <HAL_PCD_Init+0xe4>
 800380a:	4604      	mov	r4, r0
  if (hpcd->State == HAL_PCD_STATE_RESET)
 800380c:	f890 3291 	ldrb.w	r3, [r0, #657]	@ 0x291
 8003810:	b1a3      	cbz	r3, 800383c <HAL_PCD_Init+0x38>
  hpcd->State = HAL_PCD_STATE_BUSY;
 8003812:	2303      	movs	r3, #3
 8003814:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291
  hpcd->Init.dma_enable = 0U;
 8003818:	2300      	movs	r3, #0
 800381a:	7163      	strb	r3, [r4, #5]
  __HAL_PCD_DISABLE(hpcd);
 800381c:	6820      	ldr	r0, [r4, #0]
 800381e:	f002 f855 	bl	80058cc <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003822:	4623      	mov	r3, r4
 8003824:	f853 0b04 	ldr.w	r0, [r3], #4
 8003828:	cb0e      	ldmia	r3, {r1, r2, r3}
 800382a:	f002 f83f 	bl	80058ac <USB_CoreInit>
 800382e:	b150      	cbz	r0, 8003846 <HAL_PCD_Init+0x42>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003830:	2302      	movs	r3, #2
 8003832:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291
    return HAL_ERROR;
 8003836:	2501      	movs	r5, #1
}
 8003838:	4628      	mov	r0, r5
 800383a:	bd38      	pop	{r3, r4, r5, pc}
    hpcd->Lock = HAL_UNLOCKED;
 800383c:	f880 3290 	strb.w	r3, [r0, #656]	@ 0x290
    HAL_PCD_MspInit(hpcd);
 8003840:	f003 fbd6 	bl	8006ff0 <HAL_PCD_MspInit>
 8003844:	e7e5      	b.n	8003812 <HAL_PCD_Init+0xe>
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003846:	2100      	movs	r1, #0
 8003848:	6820      	ldr	r0, [r4, #0]
 800384a:	f002 f849 	bl	80058e0 <USB_SetCurrentMode>
 800384e:	4603      	mov	r3, r0
 8003850:	b908      	cbnz	r0, 8003856 <HAL_PCD_Init+0x52>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003852:	4602      	mov	r2, r0
 8003854:	e015      	b.n	8003882 <HAL_PCD_Init+0x7e>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003856:	2302      	movs	r3, #2
 8003858:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291
    return HAL_ERROR;
 800385c:	2501      	movs	r5, #1
 800385e:	e7eb      	b.n	8003838 <HAL_PCD_Init+0x34>
    hpcd->IN_ep[i].is_in = 1U;
 8003860:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8003864:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
 8003868:	2001      	movs	r0, #1
 800386a:	7448      	strb	r0, [r1, #17]
    hpcd->IN_ep[i].num = i;
 800386c:	740a      	strb	r2, [r1, #16]
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800386e:	2000      	movs	r0, #0
 8003870:	74c8      	strb	r0, [r1, #19]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003872:	6208      	str	r0, [r1, #32]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003874:	6248      	str	r0, [r1, #36]	@ 0x24
    hpcd->IN_ep[i].xfer_len = 0U;
 8003876:	3201      	adds	r2, #1
 8003878:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800387c:	00c9      	lsls	r1, r1, #3
 800387e:	5060      	str	r0, [r4, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003880:	b2d2      	uxtb	r2, r2
 8003882:	7920      	ldrb	r0, [r4, #4]
 8003884:	4290      	cmp	r0, r2
 8003886:	d8eb      	bhi.n	8003860 <HAL_PCD_Init+0x5c>
 8003888:	e016      	b.n	80038b8 <HAL_PCD_Init+0xb4>
    hpcd->OUT_ep[i].is_in = 0U;
 800388a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 800388e:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 8003892:	2100      	movs	r1, #0
 8003894:	f882 1151 	strb.w	r1, [r2, #337]	@ 0x151
    hpcd->OUT_ep[i].num = i;
 8003898:	f882 3150 	strb.w	r3, [r2, #336]	@ 0x150
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800389c:	f882 1153 	strb.w	r1, [r2, #339]	@ 0x153
    hpcd->OUT_ep[i].maxpacket = 0U;
 80038a0:	f8c2 1160 	str.w	r1, [r2, #352]	@ 0x160
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80038a4:	f8c2 1164 	str.w	r1, [r2, #356]	@ 0x164
    hpcd->OUT_ep[i].xfer_len = 0U;
 80038a8:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 80038ac:	eb04 02c2 	add.w	r2, r4, r2, lsl #3
 80038b0:	f8c2 1168 	str.w	r1, [r2, #360]	@ 0x168
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038b4:	3301      	adds	r3, #1
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	4298      	cmp	r0, r3
 80038ba:	d8e6      	bhi.n	800388a <HAL_PCD_Init+0x86>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80038bc:	4623      	mov	r3, r4
 80038be:	f853 0b04 	ldr.w	r0, [r3], #4
 80038c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038c4:	f002 f80e 	bl	80058e4 <USB_DevInit>
 80038c8:	4605      	mov	r5, r0
 80038ca:	b120      	cbz	r0, 80038d6 <HAL_PCD_Init+0xd2>
    hpcd->State = HAL_PCD_STATE_ERROR;
 80038cc:	2302      	movs	r3, #2
 80038ce:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291
    return HAL_ERROR;
 80038d2:	2501      	movs	r5, #1
 80038d4:	e7b0      	b.n	8003838 <HAL_PCD_Init+0x34>
  hpcd->USB_Address = 0U;
 80038d6:	2300      	movs	r3, #0
 80038d8:	7363      	strb	r3, [r4, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 80038da:	2301      	movs	r3, #1
 80038dc:	f884 3291 	strb.w	r3, [r4, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 80038e0:	6820      	ldr	r0, [r4, #0]
 80038e2:	f002 fb5e 	bl	8005fa2 <USB_DevDisconnect>
  return HAL_OK;
 80038e6:	e7a7      	b.n	8003838 <HAL_PCD_Init+0x34>
    return HAL_ERROR;
 80038e8:	2501      	movs	r5, #1
 80038ea:	e7a5      	b.n	8003838 <HAL_PCD_Init+0x34>

080038ec <HAL_PCD_Start>:
{
 80038ec:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hpcd);
 80038ee:	f890 3290 	ldrb.w	r3, [r0, #656]	@ 0x290
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d011      	beq.n	800391a <HAL_PCD_Start+0x2e>
 80038f6:	4604      	mov	r4, r0
 80038f8:	2501      	movs	r5, #1
 80038fa:	f880 5290 	strb.w	r5, [r0, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80038fe:	6800      	ldr	r0, [r0, #0]
 8003900:	f001 ffdb 	bl	80058ba <USB_EnableGlobalInt>
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8003904:	4629      	mov	r1, r5
 8003906:	4620      	mov	r0, r4
 8003908:	f003 fc87 	bl	800721a <HAL_PCDEx_SetConnectionState>
  (void)USB_DevConnect(hpcd->Instance);
 800390c:	6820      	ldr	r0, [r4, #0]
 800390e:	f002 fb46 	bl	8005f9e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003912:	2000      	movs	r0, #0
 8003914:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 8003918:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(hpcd);
 800391a:	2002      	movs	r0, #2
 800391c:	e7fc      	b.n	8003918 <HAL_PCD_Start+0x2c>

0800391e <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800391e:	b570      	push	{r4, r5, r6, lr}
 8003920:	4605      	mov	r5, r0
 8003922:	460c      	mov	r4, r1
 8003924:	4616      	mov	r6, r2
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003926:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800392a:	f000 810e 	beq.w	8003b4a <HAL_PCD_EP_DB_Transmit+0x22c>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800392e:	6802      	ldr	r2, [r0, #0]
 8003930:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8003934:	b29b      	uxth	r3, r3
 8003936:	7809      	ldrb	r1, [r1, #0]
 8003938:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 800393c:	3302      	adds	r3, #2
 800393e:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8003942:	f8b2 2400 	ldrh.w	r2, [r2, #1024]	@ 0x400
 8003946:	f3c2 0209 	ubfx	r2, r2, #0, #10

    if (ep->xfer_len > TxPctSize)
 800394a:	69a3      	ldr	r3, [r4, #24]
 800394c:	4293      	cmp	r3, r2
 800394e:	d94e      	bls.n	80039ee <HAL_PCD_EP_DB_Transmit+0xd0>
    {
      ep->xfer_len -= TxPctSize;
 8003950:	1a9b      	subs	r3, r3, r2
 8003952:	61a3      	str	r3, [r4, #24]
    {
      ep->xfer_len = 0U;
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003954:	69a3      	ldr	r3, [r4, #24]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d166      	bne.n	8003a28 <HAL_PCD_EP_DB_Transmit+0x10a>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800395a:	7863      	ldrb	r3, [r4, #1]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d149      	bne.n	80039f4 <HAL_PCD_EP_DB_Transmit+0xd6>
 8003960:	682b      	ldr	r3, [r5, #0]
 8003962:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8003966:	b292      	uxth	r2, r2
 8003968:	4413      	add	r3, r2
 800396a:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800396e:	f8b3 2404 	ldrh.w	r2, [r3, #1028]	@ 0x404
 8003972:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8003976:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 800397a:	f8b3 2404 	ldrh.w	r2, [r3, #1028]	@ 0x404
 800397e:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8003982:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8003986:	b292      	uxth	r2, r2
 8003988:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800398c:	682b      	ldr	r3, [r5, #0]
 800398e:	7862      	ldrb	r2, [r4, #1]
 8003990:	2a00      	cmp	r2, #0
 8003992:	d13c      	bne.n	8003a0e <HAL_PCD_EP_DB_Transmit+0xf0>
 8003994:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8003998:	b292      	uxth	r2, r2
 800399a:	4413      	add	r3, r2
 800399c:	7822      	ldrb	r2, [r4, #0]
 800399e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 80039a2:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 80039a6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80039aa:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 80039ae:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 80039b2:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80039b6:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80039ba:	b292      	uxth	r2, r2
 80039bc:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80039c0:	7821      	ldrb	r1, [r4, #0]
 80039c2:	4628      	mov	r0, r5
 80039c4:	f003 fb48 	bl	8007058 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80039c8:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 80039cc:	d041      	beq.n	8003a52 <HAL_PCD_EP_DB_Transmit+0x134>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80039ce:	682a      	ldr	r2, [r5, #0]
 80039d0:	7821      	ldrb	r1, [r4, #0]
 80039d2:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80039d6:	b29b      	uxth	r3, r3
 80039d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80039dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80039e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80039e8:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 80039ec:	e031      	b.n	8003a52 <HAL_PCD_EP_DB_Transmit+0x134>
      ep->xfer_len = 0U;
 80039ee:	2300      	movs	r3, #0
 80039f0:	61a3      	str	r3, [r4, #24]
 80039f2:	e7af      	b.n	8003954 <HAL_PCD_EP_DB_Transmit+0x36>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d1c9      	bne.n	800398c <HAL_PCD_EP_DB_Transmit+0x6e>
 80039f8:	682b      	ldr	r3, [r5, #0]
 80039fa:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80039fe:	b292      	uxth	r2, r2
 8003a00:	4413      	add	r3, r2
 8003a02:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8003a06:	2200      	movs	r2, #0
 8003a08:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 8003a0c:	e7be      	b.n	800398c <HAL_PCD_EP_DB_Transmit+0x6e>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003a0e:	2a01      	cmp	r2, #1
 8003a10:	d1d6      	bne.n	80039c0 <HAL_PCD_EP_DB_Transmit+0xa2>
 8003a12:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8003a16:	b292      	uxth	r2, r2
 8003a18:	4413      	add	r3, r2
 8003a1a:	7822      	ldrb	r2, [r4, #0]
 8003a1c:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8003a20:	2200      	movs	r2, #0
 8003a22:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 8003a26:	e7cb      	b.n	80039c0 <HAL_PCD_EP_DB_Transmit+0xa2>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003a28:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 8003a2c:	d00d      	beq.n	8003a4a <HAL_PCD_EP_DB_Transmit+0x12c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003a2e:	6828      	ldr	r0, [r5, #0]
 8003a30:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8003a34:	b29b      	uxth	r3, r3
 8003a36:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a3e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003a42:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a46:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003a4a:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d012      	beq.n	8003a78 <HAL_PCD_EP_DB_Transmit+0x15a>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8003a52:	682a      	ldr	r2, [r5, #0]
 8003a54:	7821      	ldrb	r1, [r4, #0]
 8003a56:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003a5a:	b29b      	uxth	r3, r3
 8003a5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003a60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a64:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
 8003a68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003a70:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
}
 8003a74:	2000      	movs	r0, #0
 8003a76:	bd70      	pop	{r4, r5, r6, pc}
        ep->xfer_buff += TxPctSize;
 8003a78:	6963      	ldr	r3, [r4, #20]
 8003a7a:	4413      	add	r3, r2
 8003a7c:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxPctSize;
 8003a7e:	69e3      	ldr	r3, [r4, #28]
 8003a80:	4413      	add	r3, r2
 8003a82:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 8003a84:	6a21      	ldr	r1, [r4, #32]
 8003a86:	6923      	ldr	r3, [r4, #16]
 8003a88:	4299      	cmp	r1, r3
 8003a8a:	d324      	bcc.n	8003ad6 <HAL_PCD_EP_DB_Transmit+0x1b8>
          ep->xfer_len_db -= len;
 8003a8c:	1ac9      	subs	r1, r1, r3
 8003a8e:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003a90:	7862      	ldrb	r2, [r4, #1]
 8003a92:	2a00      	cmp	r2, #0
 8003a94:	d144      	bne.n	8003b20 <HAL_PCD_EP_DB_Transmit+0x202>
 8003a96:	682a      	ldr	r2, [r5, #0]
 8003a98:	f8b2 1050 	ldrh.w	r1, [r2, #80]	@ 0x50
 8003a9c:	b289      	uxth	r1, r1
 8003a9e:	440a      	add	r2, r1
 8003aa0:	7821      	ldrb	r1, [r4, #0]
 8003aa2:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8003aa6:	f8b2 1404 	ldrh.w	r1, [r2, #1028]	@ 0x404
 8003aaa:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8003aae:	f8a2 1404 	strh.w	r1, [r2, #1028]	@ 0x404
 8003ab2:	2b3e      	cmp	r3, #62	@ 0x3e
 8003ab4:	d91b      	bls.n	8003aee <HAL_PCD_EP_DB_Transmit+0x1d0>
 8003ab6:	0958      	lsrs	r0, r3, #5
 8003ab8:	f013 0f1f 	tst.w	r3, #31
 8003abc:	d100      	bne.n	8003ac0 <HAL_PCD_EP_DB_Transmit+0x1a2>
 8003abe:	3801      	subs	r0, #1
 8003ac0:	f8b2 1404 	ldrh.w	r1, [r2, #1028]	@ 0x404
 8003ac4:	b289      	uxth	r1, r1
 8003ac6:	0280      	lsls	r0, r0, #10
 8003ac8:	b280      	uxth	r0, r0
 8003aca:	4301      	orrs	r1, r0
 8003acc:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8003ad0:	f8a2 1404 	strh.w	r1, [r2, #1028]	@ 0x404
 8003ad4:	e026      	b.n	8003b24 <HAL_PCD_EP_DB_Transmit+0x206>
        else if (ep->xfer_len_db == 0U)
 8003ad6:	b921      	cbnz	r1, 8003ae2 <HAL_PCD_EP_DB_Transmit+0x1c4>
          ep->xfer_fill_db = 0U;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          len = TxPctSize;
 8003ade:	4613      	mov	r3, r2
 8003ae0:	e7d6      	b.n	8003a90 <HAL_PCD_EP_DB_Transmit+0x172>
          ep->xfer_fill_db = 0U;
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          ep->xfer_len_db = 0U;
 8003ae8:	6223      	str	r3, [r4, #32]
          len = ep->xfer_len_db;
 8003aea:	460b      	mov	r3, r1
 8003aec:	e7d0      	b.n	8003a90 <HAL_PCD_EP_DB_Transmit+0x172>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003aee:	b94b      	cbnz	r3, 8003b04 <HAL_PCD_EP_DB_Transmit+0x1e6>
 8003af0:	f8b2 1404 	ldrh.w	r1, [r2, #1028]	@ 0x404
 8003af4:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8003af8:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8003afc:	b289      	uxth	r1, r1
 8003afe:	f8a2 1404 	strh.w	r1, [r2, #1028]	@ 0x404
 8003b02:	e00f      	b.n	8003b24 <HAL_PCD_EP_DB_Transmit+0x206>
 8003b04:	0859      	lsrs	r1, r3, #1
 8003b06:	f013 0f01 	tst.w	r3, #1
 8003b0a:	d000      	beq.n	8003b0e <HAL_PCD_EP_DB_Transmit+0x1f0>
 8003b0c:	3101      	adds	r1, #1
 8003b0e:	f8b2 0404 	ldrh.w	r0, [r2, #1028]	@ 0x404
 8003b12:	b280      	uxth	r0, r0
 8003b14:	0289      	lsls	r1, r1, #10
 8003b16:	b289      	uxth	r1, r1
 8003b18:	4301      	orrs	r1, r0
 8003b1a:	f8a2 1404 	strh.w	r1, [r2, #1028]	@ 0x404
 8003b1e:	e001      	b.n	8003b24 <HAL_PCD_EP_DB_Transmit+0x206>
 8003b20:	2a01      	cmp	r2, #1
 8003b22:	d006      	beq.n	8003b32 <HAL_PCD_EP_DB_Transmit+0x214>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	8922      	ldrh	r2, [r4, #8]
 8003b28:	6961      	ldr	r1, [r4, #20]
 8003b2a:	6828      	ldr	r0, [r5, #0]
 8003b2c:	f002 fa41 	bl	8005fb2 <USB_WritePMA>
 8003b30:	e78f      	b.n	8003a52 <HAL_PCD_EP_DB_Transmit+0x134>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003b32:	682a      	ldr	r2, [r5, #0]
 8003b34:	f8b2 1050 	ldrh.w	r1, [r2, #80]	@ 0x50
 8003b38:	b289      	uxth	r1, r1
 8003b3a:	440a      	add	r2, r1
 8003b3c:	7821      	ldrb	r1, [r4, #0]
 8003b3e:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8003b42:	b299      	uxth	r1, r3
 8003b44:	f8a2 1404 	strh.w	r1, [r2, #1028]	@ 0x404
 8003b48:	e7ec      	b.n	8003b24 <HAL_PCD_EP_DB_Transmit+0x206>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003b4a:	6802      	ldr	r2, [r0, #0]
 8003b4c:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	7809      	ldrb	r1, [r1, #0]
 8003b54:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8003b58:	3306      	adds	r3, #6
 8003b5a:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8003b5e:	f8b2 2400 	ldrh.w	r2, [r2, #1024]	@ 0x400
 8003b62:	f3c2 0209 	ubfx	r2, r2, #0, #10
    if (ep->xfer_len >= TxPctSize)
 8003b66:	69a3      	ldr	r3, [r4, #24]
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d34f      	bcc.n	8003c0c <HAL_PCD_EP_DB_Transmit+0x2ee>
      ep->xfer_len -= TxPctSize;
 8003b6c:	1a9b      	subs	r3, r3, r2
 8003b6e:	61a3      	str	r3, [r4, #24]
    if (ep->xfer_len == 0U)
 8003b70:	69a3      	ldr	r3, [r4, #24]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d167      	bne.n	8003c46 <HAL_PCD_EP_DB_Transmit+0x328>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003b76:	7863      	ldrb	r3, [r4, #1]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d14a      	bne.n	8003c12 <HAL_PCD_EP_DB_Transmit+0x2f4>
 8003b7c:	682b      	ldr	r3, [r5, #0]
 8003b7e:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8003b82:	b292      	uxth	r2, r2
 8003b84:	4413      	add	r3, r2
 8003b86:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8003b8a:	f8b3 2404 	ldrh.w	r2, [r3, #1028]	@ 0x404
 8003b8e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8003b92:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 8003b96:	f8b3 2404 	ldrh.w	r2, [r3, #1028]	@ 0x404
 8003b9a:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8003b9e:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8003ba2:	b292      	uxth	r2, r2
 8003ba4:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003ba8:	682b      	ldr	r3, [r5, #0]
 8003baa:	7862      	ldrb	r2, [r4, #1]
 8003bac:	2a00      	cmp	r2, #0
 8003bae:	d13d      	bne.n	8003c2c <HAL_PCD_EP_DB_Transmit+0x30e>
 8003bb0:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8003bb4:	b292      	uxth	r2, r2
 8003bb6:	4413      	add	r3, r2
 8003bb8:	7822      	ldrb	r2, [r4, #0]
 8003bba:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8003bbe:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 8003bc2:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8003bc6:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 8003bca:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 8003bce:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8003bd2:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8003bd6:	b292      	uxth	r2, r2
 8003bd8:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003bdc:	7821      	ldrb	r1, [r4, #0]
 8003bde:	4628      	mov	r0, r5
 8003be0:	f003 fa3a 	bl	8007058 <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003be4:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 8003be8:	f47f af33 	bne.w	8003a52 <HAL_PCD_EP_DB_Transmit+0x134>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003bec:	682a      	ldr	r2, [r5, #0]
 8003bee:	7821      	ldrb	r1, [r4, #0]
 8003bf0:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8003bf4:	b29b      	uxth	r3, r3
 8003bf6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003bfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bfe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003c02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c06:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8003c0a:	e722      	b.n	8003a52 <HAL_PCD_EP_DB_Transmit+0x134>
      ep->xfer_len = 0U;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	61a3      	str	r3, [r4, #24]
 8003c10:	e7ae      	b.n	8003b70 <HAL_PCD_EP_DB_Transmit+0x252>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d1c8      	bne.n	8003ba8 <HAL_PCD_EP_DB_Transmit+0x28a>
 8003c16:	682b      	ldr	r3, [r5, #0]
 8003c18:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8003c1c:	b292      	uxth	r2, r2
 8003c1e:	4413      	add	r3, r2
 8003c20:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8003c24:	2200      	movs	r2, #0
 8003c26:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 8003c2a:	e7bd      	b.n	8003ba8 <HAL_PCD_EP_DB_Transmit+0x28a>
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003c2c:	2a01      	cmp	r2, #1
 8003c2e:	d1d5      	bne.n	8003bdc <HAL_PCD_EP_DB_Transmit+0x2be>
 8003c30:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8003c34:	b292      	uxth	r2, r2
 8003c36:	4413      	add	r3, r2
 8003c38:	7822      	ldrb	r2, [r4, #0]
 8003c3a:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8003c3e:	2200      	movs	r2, #0
 8003c40:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 8003c44:	e7ca      	b.n	8003bdc <HAL_PCD_EP_DB_Transmit+0x2be>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003c46:	f416 4f80 	tst.w	r6, #16384	@ 0x4000
 8003c4a:	d10d      	bne.n	8003c68 <HAL_PCD_EP_DB_Transmit+0x34a>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003c4c:	6828      	ldr	r0, [r5, #0]
 8003c4e:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8003c52:	b29b      	uxth	r3, r3
 8003c54:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003c58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c5c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003c60:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c64:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 8003c68:	f894 3024 	ldrb.w	r3, [r4, #36]	@ 0x24
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	f47f aef0 	bne.w	8003a52 <HAL_PCD_EP_DB_Transmit+0x134>
        ep->xfer_buff += TxPctSize;
 8003c72:	6963      	ldr	r3, [r4, #20]
 8003c74:	4413      	add	r3, r2
 8003c76:	6163      	str	r3, [r4, #20]
        ep->xfer_count += TxPctSize;
 8003c78:	69e3      	ldr	r3, [r4, #28]
 8003c7a:	4413      	add	r3, r2
 8003c7c:	61e3      	str	r3, [r4, #28]
        if (ep->xfer_len_db >= ep->maxpacket)
 8003c7e:	6a21      	ldr	r1, [r4, #32]
 8003c80:	6923      	ldr	r3, [r4, #16]
 8003c82:	4299      	cmp	r1, r3
 8003c84:	d324      	bcc.n	8003cd0 <HAL_PCD_EP_DB_Transmit+0x3b2>
          ep->xfer_len_db -= len;
 8003c86:	1ac9      	subs	r1, r1, r3
 8003c88:	6221      	str	r1, [r4, #32]
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003c8a:	682a      	ldr	r2, [r5, #0]
 8003c8c:	7861      	ldrb	r1, [r4, #1]
 8003c8e:	2900      	cmp	r1, #0
 8003c90:	d143      	bne.n	8003d1a <HAL_PCD_EP_DB_Transmit+0x3fc>
 8003c92:	f8b2 1050 	ldrh.w	r1, [r2, #80]	@ 0x50
 8003c96:	b289      	uxth	r1, r1
 8003c98:	440a      	add	r2, r1
 8003c9a:	7821      	ldrb	r1, [r4, #0]
 8003c9c:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8003ca0:	f8b2 140c 	ldrh.w	r1, [r2, #1036]	@ 0x40c
 8003ca4:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8003ca8:	f8a2 140c 	strh.w	r1, [r2, #1036]	@ 0x40c
 8003cac:	2b3e      	cmp	r3, #62	@ 0x3e
 8003cae:	d91b      	bls.n	8003ce8 <HAL_PCD_EP_DB_Transmit+0x3ca>
 8003cb0:	0958      	lsrs	r0, r3, #5
 8003cb2:	f013 0f1f 	tst.w	r3, #31
 8003cb6:	d100      	bne.n	8003cba <HAL_PCD_EP_DB_Transmit+0x39c>
 8003cb8:	3801      	subs	r0, #1
 8003cba:	f8b2 140c 	ldrh.w	r1, [r2, #1036]	@ 0x40c
 8003cbe:	b289      	uxth	r1, r1
 8003cc0:	0280      	lsls	r0, r0, #10
 8003cc2:	b280      	uxth	r0, r0
 8003cc4:	4301      	orrs	r1, r0
 8003cc6:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 8003cca:	f8a2 140c 	strh.w	r1, [r2, #1036]	@ 0x40c
 8003cce:	e026      	b.n	8003d1e <HAL_PCD_EP_DB_Transmit+0x400>
        else if (ep->xfer_len_db == 0U)
 8003cd0:	b921      	cbnz	r1, 8003cdc <HAL_PCD_EP_DB_Transmit+0x3be>
          ep->xfer_fill_db = 0U;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          len = TxPctSize;
 8003cd8:	4613      	mov	r3, r2
 8003cda:	e7d6      	b.n	8003c8a <HAL_PCD_EP_DB_Transmit+0x36c>
          ep->xfer_len_db = 0U;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	6223      	str	r3, [r4, #32]
          ep->xfer_fill_db = 0;
 8003ce0:	f884 3024 	strb.w	r3, [r4, #36]	@ 0x24
          len = ep->xfer_len_db;
 8003ce4:	460b      	mov	r3, r1
 8003ce6:	e7d0      	b.n	8003c8a <HAL_PCD_EP_DB_Transmit+0x36c>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003ce8:	b94b      	cbnz	r3, 8003cfe <HAL_PCD_EP_DB_Transmit+0x3e0>
 8003cea:	f8b2 140c 	ldrh.w	r1, [r2, #1036]	@ 0x40c
 8003cee:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 8003cf2:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8003cf6:	b289      	uxth	r1, r1
 8003cf8:	f8a2 140c 	strh.w	r1, [r2, #1036]	@ 0x40c
 8003cfc:	e00f      	b.n	8003d1e <HAL_PCD_EP_DB_Transmit+0x400>
 8003cfe:	0859      	lsrs	r1, r3, #1
 8003d00:	f013 0f01 	tst.w	r3, #1
 8003d04:	d000      	beq.n	8003d08 <HAL_PCD_EP_DB_Transmit+0x3ea>
 8003d06:	3101      	adds	r1, #1
 8003d08:	f8b2 040c 	ldrh.w	r0, [r2, #1036]	@ 0x40c
 8003d0c:	b280      	uxth	r0, r0
 8003d0e:	0289      	lsls	r1, r1, #10
 8003d10:	b289      	uxth	r1, r1
 8003d12:	4301      	orrs	r1, r0
 8003d14:	f8a2 140c 	strh.w	r1, [r2, #1036]	@ 0x40c
 8003d18:	e001      	b.n	8003d1e <HAL_PCD_EP_DB_Transmit+0x400>
 8003d1a:	2901      	cmp	r1, #1
 8003d1c:	d006      	beq.n	8003d2c <HAL_PCD_EP_DB_Transmit+0x40e>
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8003d1e:	b29b      	uxth	r3, r3
 8003d20:	8962      	ldrh	r2, [r4, #10]
 8003d22:	6961      	ldr	r1, [r4, #20]
 8003d24:	6828      	ldr	r0, [r5, #0]
 8003d26:	f002 f944 	bl	8005fb2 <USB_WritePMA>
 8003d2a:	e692      	b.n	8003a52 <HAL_PCD_EP_DB_Transmit+0x134>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003d2c:	f8b2 1050 	ldrh.w	r1, [r2, #80]	@ 0x50
 8003d30:	b289      	uxth	r1, r1
 8003d32:	440a      	add	r2, r1
 8003d34:	7821      	ldrb	r1, [r4, #0]
 8003d36:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8003d3a:	b299      	uxth	r1, r3
 8003d3c:	f8a2 140c 	strh.w	r1, [r2, #1036]	@ 0x40c
 8003d40:	e7ed      	b.n	8003d1e <HAL_PCD_EP_DB_Transmit+0x400>

08003d42 <PCD_EP_ISR_Handler>:
{
 8003d42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d46:	4605      	mov	r5, r0
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8003d48:	6828      	ldr	r0, [r5, #0]
 8003d4a:	f8b0 3044 	ldrh.w	r3, [r0, #68]	@ 0x44
 8003d4e:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8003d52:	f000 829d 	beq.w	8004290 <PCD_EP_ISR_Handler+0x54e>
    wIstr = hpcd->Instance->ISTR;
 8003d56:	f8b0 4044 	ldrh.w	r4, [r0, #68]	@ 0x44
 8003d5a:	b2a3      	uxth	r3, r4
    if (epindex == 0U)
 8003d5c:	f014 040f 	ands.w	r4, r4, #15
 8003d60:	f040 80de 	bne.w	8003f20 <PCD_EP_ISR_Handler+0x1de>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003d64:	f013 0f10 	tst.w	r3, #16
 8003d68:	d06b      	beq.n	8003e42 <PCD_EP_ISR_Handler+0x100>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003d6a:	8803      	ldrh	r3, [r0, #0]
 8003d6c:	b29a      	uxth	r2, r3
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8003d6e:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8003d72:	f040 8099 	bne.w	8003ea8 <PCD_EP_ISR_Handler+0x166>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003d76:	f412 4f00 	tst.w	r2, #32768	@ 0x8000
 8003d7a:	d0e5      	beq.n	8003d48 <PCD_EP_ISR_Handler+0x6>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003d7c:	8803      	ldrh	r3, [r0, #0]
 8003d7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d82:	051b      	lsls	r3, r3, #20
 8003d84:	0d1b      	lsrs	r3, r3, #20
 8003d86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d8a:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003d8c:	6828      	ldr	r0, [r5, #0]
 8003d8e:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	f895 2150 	ldrb.w	r2, [r5, #336]	@ 0x150
 8003d98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003d9c:	3306      	adds	r3, #6
 8003d9e:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8003da2:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8003da6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003daa:	f8c5 316c 	str.w	r3, [r5, #364]	@ 0x16c
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003dae:	b18b      	cbz	r3, 8003dd4 <PCD_EP_ISR_Handler+0x92>
 8003db0:	f8d5 1164 	ldr.w	r1, [r5, #356]	@ 0x164
 8003db4:	b171      	cbz	r1, 8003dd4 <PCD_EP_ISR_Handler+0x92>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003db6:	f8b5 2156 	ldrh.w	r2, [r5, #342]	@ 0x156
 8003dba:	f002 fcf4 	bl	80067a6 <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 8003dbe:	f8d5 3164 	ldr.w	r3, [r5, #356]	@ 0x164
 8003dc2:	f8d5 216c 	ldr.w	r2, [r5, #364]	@ 0x16c
 8003dc6:	4413      	add	r3, r2
 8003dc8:	f8c5 3164 	str.w	r3, [r5, #356]	@ 0x164
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8003dcc:	2100      	movs	r1, #0
 8003dce:	4628      	mov	r0, r5
 8003dd0:	f003 f936 	bl	8007040 <HAL_PCD_DataOutStageCallback>
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003dd4:	682a      	ldr	r2, [r5, #0]
 8003dd6:	8813      	ldrh	r3, [r2, #0]
 8003dd8:	b299      	uxth	r1, r3
          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8003dda:	f413 6f00 	tst.w	r3, #2048	@ 0x800
 8003dde:	d1b3      	bne.n	8003d48 <PCD_EP_ISR_Handler+0x6>
 8003de0:	f401 5140 	and.w	r1, r1, #12288	@ 0x3000
 8003de4:	f5b1 5f40 	cmp.w	r1, #12288	@ 0x3000
 8003de8:	d0ae      	beq.n	8003d48 <PCD_EP_ISR_Handler+0x6>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003dea:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	441a      	add	r2, r3
 8003df2:	f8b2 340c 	ldrh.w	r3, [r2, #1036]	@ 0x40c
 8003df6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003dfa:	f8a2 340c 	strh.w	r3, [r2, #1036]	@ 0x40c
 8003dfe:	f8d5 3160 	ldr.w	r3, [r5, #352]	@ 0x160
 8003e02:	2b3e      	cmp	r3, #62	@ 0x3e
 8003e04:	d973      	bls.n	8003eee <PCD_EP_ISR_Handler+0x1ac>
 8003e06:	0959      	lsrs	r1, r3, #5
 8003e08:	f013 0f1f 	tst.w	r3, #31
 8003e0c:	d100      	bne.n	8003e10 <PCD_EP_ISR_Handler+0xce>
 8003e0e:	3901      	subs	r1, #1
 8003e10:	f8b2 340c 	ldrh.w	r3, [r2, #1036]	@ 0x40c
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	0289      	lsls	r1, r1, #10
 8003e18:	b289      	uxth	r1, r1
 8003e1a:	430b      	orrs	r3, r1
 8003e1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e20:	f8a2 340c 	strh.w	r3, [r2, #1036]	@ 0x40c
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8003e24:	682a      	ldr	r2, [r5, #0]
 8003e26:	8813      	ldrh	r3, [r2, #0]
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003e2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e32:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 8003e36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003e3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e3e:	8013      	strh	r3, [r2, #0]
 8003e40:	e782      	b.n	8003d48 <PCD_EP_ISR_Handler+0x6>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003e42:	8803      	ldrh	r3, [r0, #0]
 8003e44:	b29b      	uxth	r3, r3
 8003e46:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003e4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e56:	b29b      	uxth	r3, r3
 8003e58:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003e5a:	682a      	ldr	r2, [r5, #0]
 8003e5c:	f8b2 3050 	ldrh.w	r3, [r2, #80]	@ 0x50
 8003e60:	b29b      	uxth	r3, r3
 8003e62:	7c29      	ldrb	r1, [r5, #16]
 8003e64:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8003e68:	3302      	adds	r3, #2
 8003e6a:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 8003e6e:	f8b2 3400 	ldrh.w	r3, [r2, #1024]	@ 0x400
 8003e72:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e76:	62eb      	str	r3, [r5, #44]	@ 0x2c
        ep->xfer_buff += ep->xfer_count;
 8003e78:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
 8003e7a:	441a      	add	r2, r3
 8003e7c:	626a      	str	r2, [r5, #36]	@ 0x24
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003e7e:	2100      	movs	r1, #0
 8003e80:	4628      	mov	r0, r5
 8003e82:	f003 f8e9 	bl	8007058 <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003e86:	7b6b      	ldrb	r3, [r5, #13]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	f43f af5d 	beq.w	8003d48 <PCD_EP_ISR_Handler+0x6>
 8003e8e:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	f47f af59 	bne.w	8003d48 <PCD_EP_ISR_Handler+0x6>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8003e96:	7b6b      	ldrb	r3, [r5, #13]
 8003e98:	682a      	ldr	r2, [r5, #0]
 8003e9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e9e:	f8a2 304c 	strh.w	r3, [r2, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	736b      	strb	r3, [r5, #13]
 8003ea6:	e74f      	b.n	8003d48 <PCD_EP_ISR_Handler+0x6>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003ea8:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	f895 2150 	ldrb.w	r2, [r5, #336]	@ 0x150
 8003eb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003eb6:	3306      	adds	r3, #6
 8003eb8:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8003ebc:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8003ec0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003ec4:	f8c5 316c 	str.w	r3, [r5, #364]	@ 0x16c
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003ec8:	f8b5 2156 	ldrh.w	r2, [r5, #342]	@ 0x156
 8003ecc:	f505 7126 	add.w	r1, r5, #664	@ 0x298
 8003ed0:	f002 fc69 	bl	80067a6 <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8003ed4:	682a      	ldr	r2, [r5, #0]
 8003ed6:	8813      	ldrh	r3, [r2, #0]
 8003ed8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003edc:	051b      	lsls	r3, r3, #20
 8003ede:	0d1b      	lsrs	r3, r3, #20
 8003ee0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003ee4:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 8003ee6:	4628      	mov	r0, r5
 8003ee8:	f003 f8a2 	bl	8007030 <HAL_PCD_SetupStageCallback>
 8003eec:	e72c      	b.n	8003d48 <PCD_EP_ISR_Handler+0x6>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003eee:	b94b      	cbnz	r3, 8003f04 <PCD_EP_ISR_Handler+0x1c2>
 8003ef0:	f8b2 340c 	ldrh.w	r3, [r2, #1036]	@ 0x40c
 8003ef4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003ef8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	f8a2 340c 	strh.w	r3, [r2, #1036]	@ 0x40c
 8003f02:	e78f      	b.n	8003e24 <PCD_EP_ISR_Handler+0xe2>
 8003f04:	0859      	lsrs	r1, r3, #1
 8003f06:	f013 0f01 	tst.w	r3, #1
 8003f0a:	d000      	beq.n	8003f0e <PCD_EP_ISR_Handler+0x1cc>
 8003f0c:	3101      	adds	r1, #1
 8003f0e:	f8b2 340c 	ldrh.w	r3, [r2, #1036]	@ 0x40c
 8003f12:	b298      	uxth	r0, r3
 8003f14:	028b      	lsls	r3, r1, #10
 8003f16:	b29b      	uxth	r3, r3
 8003f18:	4303      	orrs	r3, r0
 8003f1a:	f8a2 340c 	strh.w	r3, [r2, #1036]	@ 0x40c
 8003f1e:	e781      	b.n	8003e24 <PCD_EP_ISR_Handler+0xe2>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8003f20:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8003f24:	b29e      	uxth	r6, r3
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8003f26:	f413 4f00 	tst.w	r3, #32768	@ 0x8000
 8003f2a:	d150      	bne.n	8003fce <PCD_EP_ISR_Handler+0x28c>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003f2c:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8003f30:	f43f af0a 	beq.w	8003d48 <PCD_EP_ISR_Handler+0x6>
        ep = &hpcd->IN_ep[epindex];
 8003f34:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8003f38:	00c9      	lsls	r1, r1, #3
 8003f3a:	3110      	adds	r1, #16
 8003f3c:	4429      	add	r1, r5
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8003f3e:	682a      	ldr	r2, [r5, #0]
 8003f40:	f832 3024 	ldrh.w	r3, [r2, r4, lsl #2]
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8003f4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f56:	b29b      	uxth	r3, r3
 8003f58:	f822 3024 	strh.w	r3, [r2, r4, lsl #2]
        if (ep->type == EP_TYPE_ISOC)
 8003f5c:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8003f60:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8003f64:	7cdb      	ldrb	r3, [r3, #19]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	f000 80f2 	beq.w	8004150 <PCD_EP_ISR_Handler+0x40e>
          if ((wEPVal & USB_EP_KIND) == 0U)
 8003f6c:	f416 7f80 	tst.w	r6, #256	@ 0x100
 8003f70:	f040 8189 	bne.w	8004286 <PCD_EP_ISR_Handler+0x544>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003f74:	6828      	ldr	r0, [r5, #0]
 8003f76:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8003f80:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8003f84:	7c16      	ldrb	r6, [r2, #16]
 8003f86:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8003f8a:	3302      	adds	r3, #2
 8003f8c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8003f90:	f8b3 3400 	ldrh.w	r3, [r3, #1024]	@ 0x400
 8003f94:	f3c3 0309 	ubfx	r3, r3, #0, #10
            if (ep->xfer_len > TxPctSize)
 8003f98:	1c62      	adds	r2, r4, #1
 8003f9a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003f9e:	f855 2032 	ldr.w	r2, [r5, r2, lsl #3]
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	f240 8152 	bls.w	800424c <PCD_EP_ISR_Handler+0x50a>
              ep->xfer_len -= TxPctSize;
 8003fa8:	1c67      	adds	r7, r4, #1
 8003faa:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 8003fae:	1ad2      	subs	r2, r2, r3
 8003fb0:	f845 2037 	str.w	r2, [r5, r7, lsl #3]
            if (ep->xfer_len == 0U)
 8003fb4:	1c62      	adds	r2, r4, #1
 8003fb6:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8003fba:	f855 2032 	ldr.w	r2, [r5, r2, lsl #3]
 8003fbe:	2a00      	cmp	r2, #0
 8003fc0:	f040 814b 	bne.w	800425a <PCD_EP_ISR_Handler+0x518>
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003fc4:	4631      	mov	r1, r6
 8003fc6:	4628      	mov	r0, r5
 8003fc8:	f003 f846 	bl	8007058 <HAL_PCD_DataInStageCallback>
 8003fcc:	e6bc      	b.n	8003d48 <PCD_EP_ISR_Handler+0x6>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003fce:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8003fd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003fd6:	051b      	lsls	r3, r3, #20
 8003fd8:	0d1b      	lsrs	r3, r3, #20
 8003fda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003fde:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
        ep = &hpcd->OUT_ep[epindex];
 8003fe2:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8003fe6:	00c9      	lsls	r1, r1, #3
 8003fe8:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 8003fec:	eb05 0801 	add.w	r8, r5, r1
        if (ep->doublebuffer == 0U)
 8003ff0:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8003ff4:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8003ff8:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d142      	bne.n	8004086 <PCD_EP_ISR_Handler+0x344>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004000:	6828      	ldr	r0, [r5, #0]
 8004002:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8004006:	b29b      	uxth	r3, r3
 8004008:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800400c:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8004010:	f892 2150 	ldrb.w	r2, [r2, #336]	@ 0x150
 8004014:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004018:	3306      	adds	r3, #6
 800401a:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800401e:	f8b3 7400 	ldrh.w	r7, [r3, #1024]	@ 0x400
 8004022:	f3c7 0709 	ubfx	r7, r7, #0, #10
          if (count != 0U)
 8004026:	bb17      	cbnz	r7, 800406e <PCD_EP_ISR_Handler+0x32c>
        ep->xfer_count += count;
 8004028:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800402c:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8004030:	f8d3 216c 	ldr.w	r2, [r3, #364]	@ 0x16c
 8004034:	443a      	add	r2, r7
 8004036:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
        ep->xfer_buff += count;
 800403a:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 800403e:	443a      	add	r2, r7
 8004040:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004044:	f8d3 3168 	ldr.w	r3, [r3, #360]	@ 0x168
 8004048:	b13b      	cbz	r3, 800405a <PCD_EP_ISR_Handler+0x318>
 800404a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800404e:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8004052:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8004056:	429f      	cmp	r7, r3
 8004058:	d275      	bcs.n	8004146 <PCD_EP_ISR_Handler+0x404>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800405a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800405e:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8004062:	f893 1150 	ldrb.w	r1, [r3, #336]	@ 0x150
 8004066:	4628      	mov	r0, r5
 8004068:	f002 ffea 	bl	8007040 <HAL_PCD_DataOutStageCallback>
 800406c:	e75e      	b.n	8003f2c <PCD_EP_ISR_Handler+0x1ea>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800406e:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8004072:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8004076:	463b      	mov	r3, r7
 8004078:	f8b1 2156 	ldrh.w	r2, [r1, #342]	@ 0x156
 800407c:	f8d1 1164 	ldr.w	r1, [r1, #356]	@ 0x164
 8004080:	f002 fb91 	bl	80067a6 <USB_ReadPMA>
 8004084:	e7d0      	b.n	8004028 <PCD_EP_ISR_Handler+0x2e6>
          if (ep->type == EP_TYPE_BULK)
 8004086:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 800408a:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 800408e:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004092:	2b02      	cmp	r3, #2
 8004094:	d035      	beq.n	8004102 <PCD_EP_ISR_Handler+0x3c0>
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8004096:	6829      	ldr	r1, [r5, #0]
 8004098:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800409c:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80040a0:	f892 0150 	ldrb.w	r0, [r2, #336]	@ 0x150
 80040a4:	f831 3020 	ldrh.w	r3, [r1, r0, lsl #2]
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80040ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040b6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80040ba:	f821 3020 	strh.w	r3, [r1, r0, lsl #2]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80040be:	6828      	ldr	r0, [r5, #0]
 80040c0:	f892 2150 	ldrb.w	r2, [r2, #336]	@ 0x150
 80040c4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80040c8:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 80040cc:	d020      	beq.n	8004110 <PCD_EP_ISR_Handler+0x3ce>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80040ce:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80040d8:	3302      	adds	r3, #2
 80040da:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80040de:	f8b3 7400 	ldrh.w	r7, [r3, #1024]	@ 0x400
 80040e2:	f3c7 0709 	ubfx	r7, r7, #0, #10
              if (count != 0U)
 80040e6:	2f00      	cmp	r7, #0
 80040e8:	d09e      	beq.n	8004028 <PCD_EP_ISR_Handler+0x2e6>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80040ea:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 80040ee:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 80040f2:	463b      	mov	r3, r7
 80040f4:	f8b1 2158 	ldrh.w	r2, [r1, #344]	@ 0x158
 80040f8:	f8d1 1164 	ldr.w	r1, [r1, #356]	@ 0x164
 80040fc:	f002 fb53 	bl	80067a6 <USB_ReadPMA>
 8004100:	e792      	b.n	8004028 <PCD_EP_ISR_Handler+0x2e6>
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8004102:	4632      	mov	r2, r6
 8004104:	4641      	mov	r1, r8
 8004106:	4628      	mov	r0, r5
 8004108:	f7ff faee 	bl	80036e8 <HAL_PCD_EP_DB_Receive>
 800410c:	4607      	mov	r7, r0
 800410e:	e78b      	b.n	8004028 <PCD_EP_ISR_Handler+0x2e6>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004110:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 8004114:	b29b      	uxth	r3, r3
 8004116:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800411a:	3306      	adds	r3, #6
 800411c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8004120:	f8b3 7400 	ldrh.w	r7, [r3, #1024]	@ 0x400
 8004124:	f3c7 0709 	ubfx	r7, r7, #0, #10
              if (count != 0U)
 8004128:	2f00      	cmp	r7, #0
 800412a:	f43f af7d 	beq.w	8004028 <PCD_EP_ISR_Handler+0x2e6>
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800412e:	eb04 0184 	add.w	r1, r4, r4, lsl #2
 8004132:	eb05 01c1 	add.w	r1, r5, r1, lsl #3
 8004136:	463b      	mov	r3, r7
 8004138:	f8b1 215a 	ldrh.w	r2, [r1, #346]	@ 0x15a
 800413c:	f8d1 1164 	ldr.w	r1, [r1, #356]	@ 0x164
 8004140:	f002 fb31 	bl	80067a6 <USB_ReadPMA>
 8004144:	e770      	b.n	8004028 <PCD_EP_ISR_Handler+0x2e6>
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004146:	4641      	mov	r1, r8
 8004148:	6828      	ldr	r0, [r5, #0]
 800414a:	f001 ff45 	bl	8005fd8 <USB_EPStartXfer>
 800414e:	e6ed      	b.n	8003f2c <PCD_EP_ISR_Handler+0x1ea>
          ep->xfer_len = 0U;
 8004150:	1c63      	adds	r3, r4, #1
 8004152:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004156:	00db      	lsls	r3, r3, #3
 8004158:	2200      	movs	r2, #0
 800415a:	50ea      	str	r2, [r5, r3]
          if (ep->doublebuffer != 0U)
 800415c:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8004160:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8004164:	7f1b      	ldrb	r3, [r3, #28]
 8004166:	b31b      	cbz	r3, 80041b0 <PCD_EP_ISR_Handler+0x46e>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8004168:	f016 0f40 	tst.w	r6, #64	@ 0x40
 800416c:	d03b      	beq.n	80041e6 <PCD_EP_ISR_Handler+0x4a4>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800416e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
 8004172:	eb05 03c3 	add.w	r3, r5, r3, lsl #3
 8004176:	7c5b      	ldrb	r3, [r3, #17]
 8004178:	bb1b      	cbnz	r3, 80041c2 <PCD_EP_ISR_Handler+0x480>
 800417a:	682b      	ldr	r3, [r5, #0]
 800417c:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8004180:	b292      	uxth	r2, r2
 8004182:	4413      	add	r3, r2
 8004184:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8004188:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800418c:	7c12      	ldrb	r2, [r2, #16]
 800418e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8004192:	f8b3 2404 	ldrh.w	r2, [r3, #1028]	@ 0x404
 8004196:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800419a:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 800419e:	f8b3 2404 	ldrh.w	r2, [r3, #1028]	@ 0x404
 80041a2:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80041a6:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80041aa:	b292      	uxth	r2, r2
 80041ac:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80041b0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80041b4:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
 80041b8:	7c21      	ldrb	r1, [r4, #16]
 80041ba:	4628      	mov	r0, r5
 80041bc:	f002 ff4c 	bl	8007058 <HAL_PCD_DataInStageCallback>
 80041c0:	e5c2      	b.n	8003d48 <PCD_EP_ISR_Handler+0x6>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d1f4      	bne.n	80041b0 <PCD_EP_ISR_Handler+0x46e>
 80041c6:	682b      	ldr	r3, [r5, #0]
 80041c8:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80041cc:	b292      	uxth	r2, r2
 80041ce:	4413      	add	r3, r2
 80041d0:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80041d4:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80041d8:	7c12      	ldrb	r2, [r2, #16]
 80041da:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 80041de:	2200      	movs	r2, #0
 80041e0:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 80041e4:	e7e4      	b.n	80041b0 <PCD_EP_ISR_Handler+0x46e>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80041e6:	682b      	ldr	r3, [r5, #0]
 80041e8:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80041ec:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80041f0:	7c52      	ldrb	r2, [r2, #17]
 80041f2:	b9d2      	cbnz	r2, 800422a <PCD_EP_ISR_Handler+0x4e8>
 80041f4:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 80041f8:	b292      	uxth	r2, r2
 80041fa:	4413      	add	r3, r2
 80041fc:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8004200:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8004204:	7c12      	ldrb	r2, [r2, #16]
 8004206:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800420a:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 800420e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8004212:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 8004216:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 800421a:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800421e:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8004222:	b292      	uxth	r2, r2
 8004224:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 8004228:	e7c2      	b.n	80041b0 <PCD_EP_ISR_Handler+0x46e>
 800422a:	2a01      	cmp	r2, #1
 800422c:	d1c0      	bne.n	80041b0 <PCD_EP_ISR_Handler+0x46e>
 800422e:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8004232:	b292      	uxth	r2, r2
 8004234:	4413      	add	r3, r2
 8004236:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800423a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800423e:	7c12      	ldrb	r2, [r2, #16]
 8004240:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8004244:	2200      	movs	r2, #0
 8004246:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 800424a:	e7b1      	b.n	80041b0 <PCD_EP_ISR_Handler+0x46e>
              ep->xfer_len = 0U;
 800424c:	1c62      	adds	r2, r4, #1
 800424e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8004252:	00d2      	lsls	r2, r2, #3
 8004254:	2700      	movs	r7, #0
 8004256:	50af      	str	r7, [r5, r2]
 8004258:	e6ac      	b.n	8003fb4 <PCD_EP_ISR_Handler+0x272>
              ep->xfer_buff += TxPctSize;
 800425a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800425e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8004262:	6a56      	ldr	r6, [r2, #36]	@ 0x24
 8004264:	441e      	add	r6, r3
 8004266:	6256      	str	r6, [r2, #36]	@ 0x24
              ep->xfer_count += TxPctSize;
 8004268:	3401      	adds	r4, #1
 800426a:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 800426e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8004272:	6852      	ldr	r2, [r2, #4]
 8004274:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8004278:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
 800427c:	4413      	add	r3, r2
 800427e:	6063      	str	r3, [r4, #4]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004280:	f001 feaa 	bl	8005fd8 <USB_EPStartXfer>
 8004284:	e560      	b.n	8003d48 <PCD_EP_ISR_Handler+0x6>
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8004286:	4632      	mov	r2, r6
 8004288:	4628      	mov	r0, r5
 800428a:	f7ff fb48 	bl	800391e <HAL_PCD_EP_DB_Transmit>
 800428e:	e55b      	b.n	8003d48 <PCD_EP_ISR_Handler+0x6>
}
 8004290:	2000      	movs	r0, #0
 8004292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08004296 <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8004296:	f890 3290 	ldrb.w	r3, [r0, #656]	@ 0x290
 800429a:	2b01      	cmp	r3, #1
 800429c:	d00c      	beq.n	80042b8 <HAL_PCD_SetAddress+0x22>
{
 800429e:	b510      	push	{r4, lr}
 80042a0:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80042a2:	2301      	movs	r3, #1
 80042a4:	f880 3290 	strb.w	r3, [r0, #656]	@ 0x290
  hpcd->USB_Address = address;
 80042a8:	7341      	strb	r1, [r0, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80042aa:	6800      	ldr	r0, [r0, #0]
 80042ac:	f001 fe71 	bl	8005f92 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80042b0:	2000      	movs	r0, #0
 80042b2:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 80042b6:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80042b8:	2002      	movs	r0, #2
}
 80042ba:	4770      	bx	lr

080042bc <HAL_PCD_IRQHandler>:
{
 80042bc:	b510      	push	{r4, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	4604      	mov	r4, r0
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80042c2:	6800      	ldr	r0, [r0, #0]
 80042c4:	f001 fe6f 	bl	8005fa6 <USB_ReadInterrupts>
  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80042c8:	f410 4f00 	tst.w	r0, #32768	@ 0x8000
 80042cc:	d120      	bne.n	8004310 <HAL_PCD_IRQHandler+0x54>
  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80042ce:	f410 6f80 	tst.w	r0, #1024	@ 0x400
 80042d2:	d121      	bne.n	8004318 <HAL_PCD_IRQHandler+0x5c>
  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80042d4:	f410 4f80 	tst.w	r0, #16384	@ 0x4000
 80042d8:	d12f      	bne.n	800433a <HAL_PCD_IRQHandler+0x7e>
  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80042da:	f410 5f00 	tst.w	r0, #8192	@ 0x2000
 80042de:	d137      	bne.n	8004350 <HAL_PCD_IRQHandler+0x94>
  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80042e0:	f410 5f80 	tst.w	r0, #4096	@ 0x1000
 80042e4:	d13e      	bne.n	8004364 <HAL_PCD_IRQHandler+0xa8>
  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80042e6:	f410 6f00 	tst.w	r0, #2048	@ 0x800
 80042ea:	f040 8087 	bne.w	80043fc <HAL_PCD_IRQHandler+0x140>
  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80042ee:	f410 7f00 	tst.w	r0, #512	@ 0x200
 80042f2:	f040 80ae 	bne.w	8004452 <HAL_PCD_IRQHandler+0x196>
  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80042f6:	f410 7f80 	tst.w	r0, #256	@ 0x100
 80042fa:	d027      	beq.n	800434c <HAL_PCD_IRQHandler+0x90>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80042fc:	6822      	ldr	r2, [r4, #0]
 80042fe:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8004302:	b29b      	uxth	r3, r3
 8004304:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004308:	b29b      	uxth	r3, r3
 800430a:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    return;
 800430e:	e01d      	b.n	800434c <HAL_PCD_IRQHandler+0x90>
    (void)PCD_EP_ISR_Handler(hpcd);
 8004310:	4620      	mov	r0, r4
 8004312:	f7ff fd16 	bl	8003d42 <PCD_EP_ISR_Handler>
    return;
 8004316:	e019      	b.n	800434c <HAL_PCD_IRQHandler+0x90>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004318:	6822      	ldr	r2, [r4, #0]
 800431a:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 800431e:	b29b      	uxth	r3, r3
 8004320:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004324:	b29b      	uxth	r3, r3
 8004326:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    HAL_PCD_ResetCallback(hpcd);
 800432a:	4620      	mov	r0, r4
 800432c:	f002 fea5 	bl	800707a <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004330:	2100      	movs	r1, #0
 8004332:	4620      	mov	r0, r4
 8004334:	f7ff ffaf 	bl	8004296 <HAL_PCD_SetAddress>
    return;
 8004338:	e008      	b.n	800434c <HAL_PCD_IRQHandler+0x90>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800433a:	6822      	ldr	r2, [r4, #0]
 800433c:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8004340:	b29b      	uxth	r3, r3
 8004342:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004346:	b29b      	uxth	r3, r3
 8004348:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
}
 800434c:	b004      	add	sp, #16
 800434e:	bd10      	pop	{r4, pc}
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8004350:	6822      	ldr	r2, [r4, #0]
 8004352:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8004356:	b29b      	uxth	r3, r3
 8004358:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800435c:	b29b      	uxth	r3, r3
 800435e:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    return;
 8004362:	e7f3      	b.n	800434c <HAL_PCD_IRQHandler+0x90>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8004364:	6822      	ldr	r2, [r4, #0]
 8004366:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 800436a:	b29b      	uxth	r3, r3
 800436c:	f023 0304 	bic.w	r3, r3, #4
 8004370:	b29b      	uxth	r3, r3
 8004372:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8004376:	6822      	ldr	r2, [r4, #0]
 8004378:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 800437c:	b29b      	uxth	r3, r3
 800437e:	f023 0308 	bic.w	r3, r3, #8
 8004382:	b29b      	uxth	r3, r3
 8004384:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    HAL_PCD_ResumeCallback(hpcd);
 8004388:	4620      	mov	r0, r4
 800438a:	f002 fe99 	bl	80070c0 <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800438e:	6822      	ldr	r2, [r4, #0]
 8004390:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8004394:	b29b      	uxth	r3, r3
 8004396:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800439a:	b29b      	uxth	r3, r3
 800439c:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    return;
 80043a0:	e7d4      	b.n	800434c <HAL_PCD_IRQHandler+0x90>
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 80043a2:	6822      	ldr	r2, [r4, #0]
 80043a4:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80043a8:	aa04      	add	r2, sp, #16
 80043aa:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 80043ae:	f822 1c10 	strh.w	r1, [r2, #-16]
    for (i = 0U; i < 8U; i++)
 80043b2:	3301      	adds	r3, #1
 80043b4:	b2db      	uxtb	r3, r3
 80043b6:	2b07      	cmp	r3, #7
 80043b8:	d9f3      	bls.n	80043a2 <HAL_PCD_IRQHandler+0xe6>
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 80043ba:	6822      	ldr	r2, [r4, #0]
 80043bc:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	f043 0301 	orr.w	r3, r3, #1
 80043c6:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 80043ca:	6822      	ldr	r2, [r4, #0]
 80043cc:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	f023 0301 	bic.w	r3, r3, #1
 80043d6:	b29b      	uxth	r3, r3
 80043d8:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 80043dc:	6823      	ldr	r3, [r4, #0]
 80043de:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 80043e2:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 80043e6:	d0f9      	beq.n	80043dc <HAL_PCD_IRQHandler+0x120>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80043e8:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 80043ec:	b292      	uxth	r2, r2
 80043ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043f2:	b292      	uxth	r2, r2
 80043f4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    for (i = 0U; i < 8U; i++)
 80043f8:	2300      	movs	r3, #0
 80043fa:	e00b      	b.n	8004414 <HAL_PCD_IRQHandler+0x158>
    for (i = 0U; i < 8U; i++)
 80043fc:	2300      	movs	r3, #0
 80043fe:	e7da      	b.n	80043b6 <HAL_PCD_IRQHandler+0xfa>
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8004400:	6822      	ldr	r2, [r4, #0]
 8004402:	a904      	add	r1, sp, #16
 8004404:	eb01 0143 	add.w	r1, r1, r3, lsl #1
 8004408:	f831 1c10 	ldrh.w	r1, [r1, #-16]
 800440c:	f822 1023 	strh.w	r1, [r2, r3, lsl #2]
    for (i = 0U; i < 8U; i++)
 8004410:	3301      	adds	r3, #1
 8004412:	b2db      	uxtb	r3, r3
 8004414:	2b07      	cmp	r3, #7
 8004416:	d9f3      	bls.n	8004400 <HAL_PCD_IRQHandler+0x144>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004418:	6822      	ldr	r2, [r4, #0]
 800441a:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 800441e:	b29b      	uxth	r3, r3
 8004420:	f043 0308 	orr.w	r3, r3, #8
 8004424:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8004428:	6822      	ldr	r2, [r4, #0]
 800442a:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 800442e:	b29b      	uxth	r3, r3
 8004430:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004434:	b29b      	uxth	r3, r3
 8004436:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 800443a:	6822      	ldr	r2, [r4, #0]
 800443c:	f8b2 3040 	ldrh.w	r3, [r2, #64]	@ 0x40
 8004440:	b29b      	uxth	r3, r3
 8004442:	f043 0304 	orr.w	r3, r3, #4
 8004446:	f8a2 3040 	strh.w	r3, [r2, #64]	@ 0x40
    HAL_PCD_SuspendCallback(hpcd);
 800444a:	4620      	mov	r0, r4
 800444c:	f002 fe28 	bl	80070a0 <HAL_PCD_SuspendCallback>
    return;
 8004450:	e77c      	b.n	800434c <HAL_PCD_IRQHandler+0x90>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004452:	6822      	ldr	r2, [r4, #0]
 8004454:	f8b2 3044 	ldrh.w	r3, [r2, #68]	@ 0x44
 8004458:	b29b      	uxth	r3, r3
 800445a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800445e:	b29b      	uxth	r3, r3
 8004460:	f8a2 3044 	strh.w	r3, [r2, #68]	@ 0x44
    HAL_PCD_SOFCallback(hpcd);
 8004464:	4620      	mov	r0, r4
 8004466:	f002 fe02 	bl	800706e <HAL_PCD_SOFCallback>
    return;
 800446a:	e76f      	b.n	800434c <HAL_PCD_IRQHandler+0x90>

0800446c <HAL_PCD_EP_Open>:
{
 800446c:	b510      	push	{r4, lr}
 800446e:	4604      	mov	r4, r0
 8004470:	4608      	mov	r0, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8004472:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8004476:	d126      	bne.n	80044c6 <HAL_PCD_EP_Open+0x5a>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004478:	f001 0c07 	and.w	ip, r1, #7
 800447c:	eb0c 0e8c 	add.w	lr, ip, ip, lsl #2
 8004480:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 8004484:	f50e 7ea8 	add.w	lr, lr, #336	@ 0x150
 8004488:	eb04 010e 	add.w	r1, r4, lr
    ep->is_in = 0U;
 800448c:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8004490:	eb04 0ccc 	add.w	ip, r4, ip, lsl #3
 8004494:	f04f 0e00 	mov.w	lr, #0
 8004498:	f88c e151 	strb.w	lr, [ip, #337]	@ 0x151
  ep->num = ep_addr & EP_ADDR_MSK;
 800449c:	f000 0007 	and.w	r0, r0, #7
 80044a0:	7008      	strb	r0, [r1, #0]
  ep->maxpacket = ep_mps;
 80044a2:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;
 80044a4:	70cb      	strb	r3, [r1, #3]
  if (ep_type == EP_TYPE_BULK)
 80044a6:	2b02      	cmp	r3, #2
 80044a8:	d01d      	beq.n	80044e6 <HAL_PCD_EP_Open+0x7a>
  __HAL_LOCK(hpcd);
 80044aa:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d01c      	beq.n	80044ec <HAL_PCD_EP_Open+0x80>
 80044b2:	2301      	movs	r3, #1
 80044b4:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80044b8:	6820      	ldr	r0, [r4, #0]
 80044ba:	f001 fa24 	bl	8005906 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80044be:	2000      	movs	r0, #0
 80044c0:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 80044c4:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80044c6:	f001 0c07 	and.w	ip, r1, #7
 80044ca:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 80044ce:	00c9      	lsls	r1, r1, #3
 80044d0:	3110      	adds	r1, #16
 80044d2:	4421      	add	r1, r4
    ep->is_in = 1U;
 80044d4:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 80044d8:	eb04 0ccc 	add.w	ip, r4, ip, lsl #3
 80044dc:	f04f 0e01 	mov.w	lr, #1
 80044e0:	f88c e011 	strb.w	lr, [ip, #17]
 80044e4:	e7da      	b.n	800449c <HAL_PCD_EP_Open+0x30>
    ep->data_pid_start = 0U;
 80044e6:	2300      	movs	r3, #0
 80044e8:	710b      	strb	r3, [r1, #4]
 80044ea:	e7de      	b.n	80044aa <HAL_PCD_EP_Open+0x3e>
  __HAL_LOCK(hpcd);
 80044ec:	2002      	movs	r0, #2
 80044ee:	e7e9      	b.n	80044c4 <HAL_PCD_EP_Open+0x58>

080044f0 <HAL_PCD_EP_Close>:
{
 80044f0:	b510      	push	{r4, lr}
 80044f2:	4604      	mov	r4, r0
 80044f4:	460a      	mov	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 80044f6:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80044fa:	d11f      	bne.n	800453c <HAL_PCD_EP_Close+0x4c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80044fc:	f001 0007 	and.w	r0, r1, #7
 8004500:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8004504:	00db      	lsls	r3, r3, #3
 8004506:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800450a:	18e1      	adds	r1, r4, r3
    ep->is_in = 0U;
 800450c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004510:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8004514:	2300      	movs	r3, #0
 8004516:	f880 3151 	strb.w	r3, [r0, #337]	@ 0x151
  ep->num = ep_addr & EP_ADDR_MSK;
 800451a:	f002 0207 	and.w	r2, r2, #7
 800451e:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8004520:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 8004524:	2b01      	cmp	r3, #1
 8004526:	d017      	beq.n	8004558 <HAL_PCD_EP_Close+0x68>
 8004528:	2301      	movs	r3, #1
 800452a:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800452e:	6820      	ldr	r0, [r4, #0]
 8004530:	f001 fbce 	bl	8005cd0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004534:	2000      	movs	r0, #0
 8004536:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 800453a:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800453c:	f001 0007 	and.w	r0, r1, #7
 8004540:	eb00 0380 	add.w	r3, r0, r0, lsl #2
 8004544:	00db      	lsls	r3, r3, #3
 8004546:	3310      	adds	r3, #16
 8004548:	18e1      	adds	r1, r4, r3
    ep->is_in = 1U;
 800454a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800454e:	eb04 00c0 	add.w	r0, r4, r0, lsl #3
 8004552:	2301      	movs	r3, #1
 8004554:	7443      	strb	r3, [r0, #17]
 8004556:	e7e0      	b.n	800451a <HAL_PCD_EP_Close+0x2a>
  __HAL_LOCK(hpcd);
 8004558:	2002      	movs	r0, #2
 800455a:	e7ee      	b.n	800453a <HAL_PCD_EP_Close+0x4a>

0800455c <HAL_PCD_EP_Receive>:
{
 800455c:	b510      	push	{r4, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800455e:	f001 0c07 	and.w	ip, r1, #7
 8004562:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 8004566:	00c9      	lsls	r1, r1, #3
 8004568:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
  ep->xfer_buff = pBuf;
 800456c:	eb0c 0e8c 	add.w	lr, ip, ip, lsl #2
 8004570:	eb00 0ece 	add.w	lr, r0, lr, lsl #3
 8004574:	f8ce 2164 	str.w	r2, [lr, #356]	@ 0x164
  ep->xfer_len = len;
 8004578:	f8ce 3168 	str.w	r3, [lr, #360]	@ 0x168
  ep->xfer_count = 0U;
 800457c:	2400      	movs	r4, #0
 800457e:	f8ce 416c 	str.w	r4, [lr, #364]	@ 0x16c
  ep->is_in = 0U;
 8004582:	f88e 4151 	strb.w	r4, [lr, #337]	@ 0x151
  ep->num = ep_addr & EP_ADDR_MSK;
 8004586:	f88e c150 	strb.w	ip, [lr, #336]	@ 0x150
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 800458a:	4401      	add	r1, r0
 800458c:	6800      	ldr	r0, [r0, #0]
 800458e:	f001 fd23 	bl	8005fd8 <USB_EPStartXfer>
}
 8004592:	4620      	mov	r0, r4
 8004594:	bd10      	pop	{r4, pc}

08004596 <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004596:	f001 0107 	and.w	r1, r1, #7
 800459a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800459e:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
}
 80045a2:	f8d0 016c 	ldr.w	r0, [r0, #364]	@ 0x16c
 80045a6:	4770      	bx	lr

080045a8 <HAL_PCD_EP_Transmit>:
{
 80045a8:	b538      	push	{r3, r4, r5, lr}
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80045aa:	f001 0c07 	and.w	ip, r1, #7
 80045ae:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 80045b2:	00c9      	lsls	r1, r1, #3
 80045b4:	3110      	adds	r1, #16
  ep->xfer_buff = pBuf;
 80045b6:	eb0c 0e8c 	add.w	lr, ip, ip, lsl #2
 80045ba:	eb00 0ece 	add.w	lr, r0, lr, lsl #3
 80045be:	f8ce 2024 	str.w	r2, [lr, #36]	@ 0x24
  ep->xfer_len = len;
 80045c2:	f10c 0201 	add.w	r2, ip, #1
 80045c6:	eb02 0482 	add.w	r4, r2, r2, lsl #2
 80045ca:	f840 3034 	str.w	r3, [r0, r4, lsl #3]
  ep->xfer_fill_db = 1U;
 80045ce:	2501      	movs	r5, #1
 80045d0:	f88e 5034 	strb.w	r5, [lr, #52]	@ 0x34
  ep->xfer_len_db = len;
 80045d4:	f8ce 3030 	str.w	r3, [lr, #48]	@ 0x30
  ep->xfer_count = 0U;
 80045d8:	eb00 02c4 	add.w	r2, r0, r4, lsl #3
 80045dc:	2400      	movs	r4, #0
 80045de:	6054      	str	r4, [r2, #4]
  ep->is_in = 1U;
 80045e0:	f88e 5011 	strb.w	r5, [lr, #17]
  ep->num = ep_addr & EP_ADDR_MSK;
 80045e4:	f88e c010 	strb.w	ip, [lr, #16]
  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80045e8:	4401      	add	r1, r0
 80045ea:	6800      	ldr	r0, [r0, #0]
 80045ec:	f001 fcf4 	bl	8005fd8 <USB_EPStartXfer>
}
 80045f0:	4620      	mov	r0, r4
 80045f2:	bd38      	pop	{r3, r4, r5, pc}

080045f4 <HAL_PCD_EP_SetStall>:
{
 80045f4:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80045f6:	f001 0507 	and.w	r5, r1, #7
 80045fa:	7902      	ldrb	r2, [r0, #4]
 80045fc:	42aa      	cmp	r2, r5
 80045fe:	d335      	bcc.n	800466c <HAL_PCD_EP_SetStall+0x78>
 8004600:	4604      	mov	r4, r0
 8004602:	460b      	mov	r3, r1
  if ((0x80U & ep_addr) == 0x80U)
 8004604:	f011 0f80 	tst.w	r1, #128	@ 0x80
 8004608:	d11e      	bne.n	8004648 <HAL_PCD_EP_SetStall+0x54>
    ep = &hpcd->OUT_ep[ep_addr];
 800460a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800460e:	00c9      	lsls	r1, r1, #3
 8004610:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 8004614:	4401      	add	r1, r0
    ep->is_in = 0U;
 8004616:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800461a:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800461e:	2200      	movs	r2, #0
 8004620:	f883 2151 	strb.w	r2, [r3, #337]	@ 0x151
  ep->is_stall = 1U;
 8004624:	2301      	movs	r3, #1
 8004626:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004628:	700d      	strb	r5, [r1, #0]
  __HAL_LOCK(hpcd);
 800462a:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 800462e:	2b01      	cmp	r3, #1
 8004630:	d01e      	beq.n	8004670 <HAL_PCD_EP_SetStall+0x7c>
 8004632:	2301      	movs	r3, #1
 8004634:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004638:	6820      	ldr	r0, [r4, #0]
 800463a:	f001 fc34 	bl	8005ea6 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800463e:	b17d      	cbz	r5, 8004660 <HAL_PCD_EP_SetStall+0x6c>
  __HAL_UNLOCK(hpcd);
 8004640:	2000      	movs	r0, #0
 8004642:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 8004646:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004648:	eb05 0185 	add.w	r1, r5, r5, lsl #2
 800464c:	00c9      	lsls	r1, r1, #3
 800464e:	3110      	adds	r1, #16
 8004650:	4401      	add	r1, r0
    ep->is_in = 1U;
 8004652:	eb05 0385 	add.w	r3, r5, r5, lsl #2
 8004656:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800465a:	2201      	movs	r2, #1
 800465c:	745a      	strb	r2, [r3, #17]
 800465e:	e7e1      	b.n	8004624 <HAL_PCD_EP_SetStall+0x30>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004660:	f504 7126 	add.w	r1, r4, #664	@ 0x298
 8004664:	6820      	ldr	r0, [r4, #0]
 8004666:	f001 fca2 	bl	8005fae <USB_EP0_OutStart>
 800466a:	e7e9      	b.n	8004640 <HAL_PCD_EP_SetStall+0x4c>
    return HAL_ERROR;
 800466c:	2001      	movs	r0, #1
 800466e:	e7ea      	b.n	8004646 <HAL_PCD_EP_SetStall+0x52>
  __HAL_LOCK(hpcd);
 8004670:	2002      	movs	r0, #2
 8004672:	e7e8      	b.n	8004646 <HAL_PCD_EP_SetStall+0x52>

08004674 <HAL_PCD_EP_ClrStall>:
{
 8004674:	460b      	mov	r3, r1
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004676:	7901      	ldrb	r1, [r0, #4]
 8004678:	f003 020f 	and.w	r2, r3, #15
 800467c:	4291      	cmp	r1, r2
 800467e:	d334      	bcc.n	80046ea <HAL_PCD_EP_ClrStall+0x76>
{
 8004680:	b510      	push	{r4, lr}
 8004682:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 8004684:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004688:	d121      	bne.n	80046ce <HAL_PCD_EP_ClrStall+0x5a>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800468a:	f003 0207 	and.w	r2, r3, #7
 800468e:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8004692:	00c9      	lsls	r1, r1, #3
 8004694:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 8004698:	4401      	add	r1, r0
    ep->is_in = 0U;
 800469a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800469e:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 80046a2:	2000      	movs	r0, #0
 80046a4:	f882 0151 	strb.w	r0, [r2, #337]	@ 0x151
  ep->is_stall = 0U;
 80046a8:	2200      	movs	r2, #0
 80046aa:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80046ac:	f003 0307 	and.w	r3, r3, #7
 80046b0:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80046b2:	f894 3290 	ldrb.w	r3, [r4, #656]	@ 0x290
 80046b6:	2b01      	cmp	r3, #1
 80046b8:	d019      	beq.n	80046ee <HAL_PCD_EP_ClrStall+0x7a>
 80046ba:	2301      	movs	r3, #1
 80046bc:	f884 3290 	strb.w	r3, [r4, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80046c0:	6820      	ldr	r0, [r4, #0]
 80046c2:	f001 fc15 	bl	8005ef0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80046c6:	2000      	movs	r0, #0
 80046c8:	f884 0290 	strb.w	r0, [r4, #656]	@ 0x290
}
 80046cc:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80046ce:	f003 0207 	and.w	r2, r3, #7
 80046d2:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 80046d6:	00c9      	lsls	r1, r1, #3
 80046d8:	3110      	adds	r1, #16
 80046da:	4401      	add	r1, r0
    ep->is_in = 1U;
 80046dc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80046e0:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 80046e4:	2001      	movs	r0, #1
 80046e6:	7450      	strb	r0, [r2, #17]
 80046e8:	e7de      	b.n	80046a8 <HAL_PCD_EP_ClrStall+0x34>
    return HAL_ERROR;
 80046ea:	2001      	movs	r0, #1
}
 80046ec:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 80046ee:	2002      	movs	r0, #2
 80046f0:	e7ec      	b.n	80046cc <HAL_PCD_EP_ClrStall+0x58>

080046f2 <HAL_PCDEx_PMAConfig>:
                                       uint16_t ep_kind, uint32_t pmaadress)
{
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80046f2:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80046f6:	d00b      	beq.n	8004710 <HAL_PCDEx_PMAConfig+0x1e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80046f8:	f001 0107 	and.w	r1, r1, #7
 80046fc:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8004700:	00c9      	lsls	r1, r1, #3
 8004702:	3110      	adds	r1, #16
 8004704:	4408      	add	r0, r1
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004706:	b952      	cbnz	r2, 800471e <HAL_PCDEx_PMAConfig+0x2c>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004708:	7302      	strb	r2, [r0, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800470a:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 800470c:	2000      	movs	r0, #0
 800470e:	4770      	bx	lr
    ep = &hpcd->OUT_ep[ep_addr];
 8004710:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8004714:	00c9      	lsls	r1, r1, #3
 8004716:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 800471a:	4408      	add	r0, r1
 800471c:	e7f3      	b.n	8004706 <HAL_PCDEx_PMAConfig+0x14>
    ep->doublebuffer = 1U;
 800471e:	2201      	movs	r2, #1
 8004720:	7302      	strb	r2, [r0, #12]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004722:	8103      	strh	r3, [r0, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004724:	0c1b      	lsrs	r3, r3, #16
 8004726:	8143      	strh	r3, [r0, #10]
 8004728:	e7f0      	b.n	800470c <HAL_PCDEx_PMAConfig+0x1a>
	...

0800472c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800472c:	b082      	sub	sp, #8
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800472e:	4b08      	ldr	r3, [pc, #32]	@ (8004750 <RCC_Delay+0x24>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4a08      	ldr	r2, [pc, #32]	@ (8004754 <RCC_Delay+0x28>)
 8004734:	fba2 2303 	umull	r2, r3, r2, r3
 8004738:	0a5b      	lsrs	r3, r3, #9
 800473a:	fb00 f303 	mul.w	r3, r0, r3
 800473e:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8004740:	bf00      	nop
  }
  while (Delay --);
 8004742:	9b01      	ldr	r3, [sp, #4]
 8004744:	1e5a      	subs	r2, r3, #1
 8004746:	9201      	str	r2, [sp, #4]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d1f9      	bne.n	8004740 <RCC_Delay+0x14>
}
 800474c:	b002      	add	sp, #8
 800474e:	4770      	bx	lr
 8004750:	20000068 	.word	0x20000068
 8004754:	10624dd3 	.word	0x10624dd3

08004758 <HAL_RCC_OscConfig>:
  if (RCC_OscInitStruct == NULL)
 8004758:	2800      	cmp	r0, #0
 800475a:	f000 81f1 	beq.w	8004b40 <HAL_RCC_OscConfig+0x3e8>
{
 800475e:	b570      	push	{r4, r5, r6, lr}
 8004760:	b082      	sub	sp, #8
 8004762:	4604      	mov	r4, r0
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004764:	6803      	ldr	r3, [r0, #0]
 8004766:	f013 0f01 	tst.w	r3, #1
 800476a:	d02c      	beq.n	80047c6 <HAL_RCC_OscConfig+0x6e>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800476c:	4b99      	ldr	r3, [pc, #612]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 800476e:	685b      	ldr	r3, [r3, #4]
 8004770:	f003 030c 	and.w	r3, r3, #12
 8004774:	2b04      	cmp	r3, #4
 8004776:	d01d      	beq.n	80047b4 <HAL_RCC_OscConfig+0x5c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004778:	4b96      	ldr	r3, [pc, #600]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	f003 030c 	and.w	r3, r3, #12
 8004780:	2b08      	cmp	r3, #8
 8004782:	d012      	beq.n	80047aa <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004784:	6863      	ldr	r3, [r4, #4]
 8004786:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800478a:	d041      	beq.n	8004810 <HAL_RCC_OscConfig+0xb8>
 800478c:	2b00      	cmp	r3, #0
 800478e:	d155      	bne.n	800483c <HAL_RCC_OscConfig+0xe4>
 8004790:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004794:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8004798:	681a      	ldr	r2, [r3, #0]
 800479a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800479e:	601a      	str	r2, [r3, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80047a6:	601a      	str	r2, [r3, #0]
 80047a8:	e037      	b.n	800481a <HAL_RCC_OscConfig+0xc2>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80047aa:	4b8a      	ldr	r3, [pc, #552]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 80047b2:	d0e7      	beq.n	8004784 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80047b4:	4b87      	ldr	r3, [pc, #540]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 80047bc:	d003      	beq.n	80047c6 <HAL_RCC_OscConfig+0x6e>
 80047be:	6863      	ldr	r3, [r4, #4]
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	f000 81bf 	beq.w	8004b44 <HAL_RCC_OscConfig+0x3ec>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80047c6:	6823      	ldr	r3, [r4, #0]
 80047c8:	f013 0f02 	tst.w	r3, #2
 80047cc:	d075      	beq.n	80048ba <HAL_RCC_OscConfig+0x162>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80047ce:	4b81      	ldr	r3, [pc, #516]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 80047d0:	685b      	ldr	r3, [r3, #4]
 80047d2:	f013 0f0c 	tst.w	r3, #12
 80047d6:	d05f      	beq.n	8004898 <HAL_RCC_OscConfig+0x140>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80047d8:	4b7e      	ldr	r3, [pc, #504]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	f003 030c 	and.w	r3, r3, #12
 80047e0:	2b08      	cmp	r3, #8
 80047e2:	d054      	beq.n	800488e <HAL_RCC_OscConfig+0x136>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80047e4:	6923      	ldr	r3, [r4, #16]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	f000 808a 	beq.w	8004900 <HAL_RCC_OscConfig+0x1a8>
        __HAL_RCC_HSI_ENABLE();
 80047ec:	4b7a      	ldr	r3, [pc, #488]	@ (80049d8 <HAL_RCC_OscConfig+0x280>)
 80047ee:	2201      	movs	r2, #1
 80047f0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80047f2:	f7fe fa09 	bl	8002c08 <HAL_GetTick>
 80047f6:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047f8:	4b76      	ldr	r3, [pc, #472]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f013 0f02 	tst.w	r3, #2
 8004800:	d175      	bne.n	80048ee <HAL_RCC_OscConfig+0x196>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004802:	f7fe fa01 	bl	8002c08 <HAL_GetTick>
 8004806:	1b40      	subs	r0, r0, r5
 8004808:	2802      	cmp	r0, #2
 800480a:	d9f5      	bls.n	80047f8 <HAL_RCC_OscConfig+0xa0>
            return HAL_TIMEOUT;
 800480c:	2003      	movs	r0, #3
 800480e:	e19e      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004810:	4a70      	ldr	r2, [pc, #448]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 8004812:	6813      	ldr	r3, [r2, #0]
 8004814:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004818:	6013      	str	r3, [r2, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800481a:	6863      	ldr	r3, [r4, #4]
 800481c:	b343      	cbz	r3, 8004870 <HAL_RCC_OscConfig+0x118>
        tickstart = HAL_GetTick();
 800481e:	f7fe f9f3 	bl	8002c08 <HAL_GetTick>
 8004822:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004824:	4b6b      	ldr	r3, [pc, #428]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800482c:	d1cb      	bne.n	80047c6 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800482e:	f7fe f9eb 	bl	8002c08 <HAL_GetTick>
 8004832:	1b40      	subs	r0, r0, r5
 8004834:	2864      	cmp	r0, #100	@ 0x64
 8004836:	d9f5      	bls.n	8004824 <HAL_RCC_OscConfig+0xcc>
            return HAL_TIMEOUT;
 8004838:	2003      	movs	r0, #3
 800483a:	e188      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800483c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004840:	d009      	beq.n	8004856 <HAL_RCC_OscConfig+0xfe>
 8004842:	4b64      	ldr	r3, [pc, #400]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800484a:	601a      	str	r2, [r3, #0]
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004852:	601a      	str	r2, [r3, #0]
 8004854:	e7e1      	b.n	800481a <HAL_RCC_OscConfig+0xc2>
 8004856:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800485a:	f5a3 333c 	sub.w	r3, r3, #192512	@ 0x2f000
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8004864:	601a      	str	r2, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800486c:	601a      	str	r2, [r3, #0]
 800486e:	e7d4      	b.n	800481a <HAL_RCC_OscConfig+0xc2>
        tickstart = HAL_GetTick();
 8004870:	f7fe f9ca 	bl	8002c08 <HAL_GetTick>
 8004874:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004876:	4b57      	ldr	r3, [pc, #348]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 800487e:	d0a2      	beq.n	80047c6 <HAL_RCC_OscConfig+0x6e>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004880:	f7fe f9c2 	bl	8002c08 <HAL_GetTick>
 8004884:	1b40      	subs	r0, r0, r5
 8004886:	2864      	cmp	r0, #100	@ 0x64
 8004888:	d9f5      	bls.n	8004876 <HAL_RCC_OscConfig+0x11e>
            return HAL_TIMEOUT;
 800488a:	2003      	movs	r0, #3
 800488c:	e15f      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f6>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800488e:	4b51      	ldr	r3, [pc, #324]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8004896:	d1a5      	bne.n	80047e4 <HAL_RCC_OscConfig+0x8c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004898:	4b4e      	ldr	r3, [pc, #312]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f013 0f02 	tst.w	r3, #2
 80048a0:	d003      	beq.n	80048aa <HAL_RCC_OscConfig+0x152>
 80048a2:	6923      	ldr	r3, [r4, #16]
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	f040 814f 	bne.w	8004b48 <HAL_RCC_OscConfig+0x3f0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048aa:	4a4a      	ldr	r2, [pc, #296]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 80048ac:	6813      	ldr	r3, [r2, #0]
 80048ae:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80048b2:	6961      	ldr	r1, [r4, #20]
 80048b4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80048b8:	6013      	str	r3, [r2, #0]
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048ba:	6823      	ldr	r3, [r4, #0]
 80048bc:	f013 0f08 	tst.w	r3, #8
 80048c0:	d033      	beq.n	800492a <HAL_RCC_OscConfig+0x1d2>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80048c2:	69a3      	ldr	r3, [r4, #24]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d05c      	beq.n	8004982 <HAL_RCC_OscConfig+0x22a>
      __HAL_RCC_LSI_ENABLE();
 80048c8:	4b43      	ldr	r3, [pc, #268]	@ (80049d8 <HAL_RCC_OscConfig+0x280>)
 80048ca:	2201      	movs	r2, #1
 80048cc:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 80048d0:	f7fe f99a 	bl	8002c08 <HAL_GetTick>
 80048d4:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80048d6:	4b3f      	ldr	r3, [pc, #252]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 80048d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048da:	f013 0f02 	tst.w	r3, #2
 80048de:	d121      	bne.n	8004924 <HAL_RCC_OscConfig+0x1cc>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80048e0:	f7fe f992 	bl	8002c08 <HAL_GetTick>
 80048e4:	1b40      	subs	r0, r0, r5
 80048e6:	2802      	cmp	r0, #2
 80048e8:	d9f5      	bls.n	80048d6 <HAL_RCC_OscConfig+0x17e>
          return HAL_TIMEOUT;
 80048ea:	2003      	movs	r0, #3
 80048ec:	e12f      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048ee:	4a39      	ldr	r2, [pc, #228]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 80048f0:	6813      	ldr	r3, [r2, #0]
 80048f2:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80048f6:	6961      	ldr	r1, [r4, #20]
 80048f8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80048fc:	6013      	str	r3, [r2, #0]
 80048fe:	e7dc      	b.n	80048ba <HAL_RCC_OscConfig+0x162>
        __HAL_RCC_HSI_DISABLE();
 8004900:	4b35      	ldr	r3, [pc, #212]	@ (80049d8 <HAL_RCC_OscConfig+0x280>)
 8004902:	2200      	movs	r2, #0
 8004904:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004906:	f7fe f97f 	bl	8002c08 <HAL_GetTick>
 800490a:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800490c:	4b31      	ldr	r3, [pc, #196]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f013 0f02 	tst.w	r3, #2
 8004914:	d0d1      	beq.n	80048ba <HAL_RCC_OscConfig+0x162>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004916:	f7fe f977 	bl	8002c08 <HAL_GetTick>
 800491a:	1b40      	subs	r0, r0, r5
 800491c:	2802      	cmp	r0, #2
 800491e:	d9f5      	bls.n	800490c <HAL_RCC_OscConfig+0x1b4>
            return HAL_TIMEOUT;
 8004920:	2003      	movs	r0, #3
 8004922:	e114      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f6>
      RCC_Delay(1);
 8004924:	2001      	movs	r0, #1
 8004926:	f7ff ff01 	bl	800472c <RCC_Delay>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800492a:	6823      	ldr	r3, [r4, #0]
 800492c:	f013 0f04 	tst.w	r3, #4
 8004930:	f000 8096 	beq.w	8004a60 <HAL_RCC_OscConfig+0x308>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004934:	4b27      	ldr	r3, [pc, #156]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 8004936:	69db      	ldr	r3, [r3, #28]
 8004938:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 800493c:	d134      	bne.n	80049a8 <HAL_RCC_OscConfig+0x250>
      __HAL_RCC_PWR_CLK_ENABLE();
 800493e:	4b25      	ldr	r3, [pc, #148]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 8004940:	69da      	ldr	r2, [r3, #28]
 8004942:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004946:	61da      	str	r2, [r3, #28]
 8004948:	69db      	ldr	r3, [r3, #28]
 800494a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800494e:	9301      	str	r3, [sp, #4]
 8004950:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004952:	2501      	movs	r5, #1
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004954:	4b21      	ldr	r3, [pc, #132]	@ (80049dc <HAL_RCC_OscConfig+0x284>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f413 7f80 	tst.w	r3, #256	@ 0x100
 800495c:	d026      	beq.n	80049ac <HAL_RCC_OscConfig+0x254>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800495e:	68e3      	ldr	r3, [r4, #12]
 8004960:	2b01      	cmp	r3, #1
 8004962:	d03d      	beq.n	80049e0 <HAL_RCC_OscConfig+0x288>
 8004964:	2b00      	cmp	r3, #0
 8004966:	d153      	bne.n	8004a10 <HAL_RCC_OscConfig+0x2b8>
 8004968:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800496c:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 8004970:	6a1a      	ldr	r2, [r3, #32]
 8004972:	f022 0201 	bic.w	r2, r2, #1
 8004976:	621a      	str	r2, [r3, #32]
 8004978:	6a1a      	ldr	r2, [r3, #32]
 800497a:	f022 0204 	bic.w	r2, r2, #4
 800497e:	621a      	str	r2, [r3, #32]
 8004980:	e033      	b.n	80049ea <HAL_RCC_OscConfig+0x292>
      __HAL_RCC_LSI_DISABLE();
 8004982:	4b15      	ldr	r3, [pc, #84]	@ (80049d8 <HAL_RCC_OscConfig+0x280>)
 8004984:	2200      	movs	r2, #0
 8004986:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 800498a:	f7fe f93d 	bl	8002c08 <HAL_GetTick>
 800498e:	4605      	mov	r5, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004990:	4b10      	ldr	r3, [pc, #64]	@ (80049d4 <HAL_RCC_OscConfig+0x27c>)
 8004992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004994:	f013 0f02 	tst.w	r3, #2
 8004998:	d0c7      	beq.n	800492a <HAL_RCC_OscConfig+0x1d2>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800499a:	f7fe f935 	bl	8002c08 <HAL_GetTick>
 800499e:	1b40      	subs	r0, r0, r5
 80049a0:	2802      	cmp	r0, #2
 80049a2:	d9f5      	bls.n	8004990 <HAL_RCC_OscConfig+0x238>
          return HAL_TIMEOUT;
 80049a4:	2003      	movs	r0, #3
 80049a6:	e0d2      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f6>
    FlagStatus       pwrclkchanged = RESET;
 80049a8:	2500      	movs	r5, #0
 80049aa:	e7d3      	b.n	8004954 <HAL_RCC_OscConfig+0x1fc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049ac:	4a0b      	ldr	r2, [pc, #44]	@ (80049dc <HAL_RCC_OscConfig+0x284>)
 80049ae:	6813      	ldr	r3, [r2, #0]
 80049b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80049b4:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80049b6:	f7fe f927 	bl	8002c08 <HAL_GetTick>
 80049ba:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049bc:	4b07      	ldr	r3, [pc, #28]	@ (80049dc <HAL_RCC_OscConfig+0x284>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f413 7f80 	tst.w	r3, #256	@ 0x100
 80049c4:	d1cb      	bne.n	800495e <HAL_RCC_OscConfig+0x206>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049c6:	f7fe f91f 	bl	8002c08 <HAL_GetTick>
 80049ca:	1b80      	subs	r0, r0, r6
 80049cc:	2864      	cmp	r0, #100	@ 0x64
 80049ce:	d9f5      	bls.n	80049bc <HAL_RCC_OscConfig+0x264>
          return HAL_TIMEOUT;
 80049d0:	2003      	movs	r0, #3
 80049d2:	e0bc      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f6>
 80049d4:	40021000 	.word	0x40021000
 80049d8:	42420000 	.word	0x42420000
 80049dc:	40007000 	.word	0x40007000
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049e0:	4a5f      	ldr	r2, [pc, #380]	@ (8004b60 <HAL_RCC_OscConfig+0x408>)
 80049e2:	6a13      	ldr	r3, [r2, #32]
 80049e4:	f043 0301 	orr.w	r3, r3, #1
 80049e8:	6213      	str	r3, [r2, #32]
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80049ea:	68e3      	ldr	r3, [r4, #12]
 80049ec:	b333      	cbz	r3, 8004a3c <HAL_RCC_OscConfig+0x2e4>
      tickstart = HAL_GetTick();
 80049ee:	f7fe f90b 	bl	8002c08 <HAL_GetTick>
 80049f2:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049f4:	4b5a      	ldr	r3, [pc, #360]	@ (8004b60 <HAL_RCC_OscConfig+0x408>)
 80049f6:	6a1b      	ldr	r3, [r3, #32]
 80049f8:	f013 0f02 	tst.w	r3, #2
 80049fc:	d12f      	bne.n	8004a5e <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049fe:	f7fe f903 	bl	8002c08 <HAL_GetTick>
 8004a02:	1b80      	subs	r0, r0, r6
 8004a04:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004a08:	4298      	cmp	r0, r3
 8004a0a:	d9f3      	bls.n	80049f4 <HAL_RCC_OscConfig+0x29c>
          return HAL_TIMEOUT;
 8004a0c:	2003      	movs	r0, #3
 8004a0e:	e09e      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a10:	2b05      	cmp	r3, #5
 8004a12:	d009      	beq.n	8004a28 <HAL_RCC_OscConfig+0x2d0>
 8004a14:	4b52      	ldr	r3, [pc, #328]	@ (8004b60 <HAL_RCC_OscConfig+0x408>)
 8004a16:	6a1a      	ldr	r2, [r3, #32]
 8004a18:	f022 0201 	bic.w	r2, r2, #1
 8004a1c:	621a      	str	r2, [r3, #32]
 8004a1e:	6a1a      	ldr	r2, [r3, #32]
 8004a20:	f022 0204 	bic.w	r2, r2, #4
 8004a24:	621a      	str	r2, [r3, #32]
 8004a26:	e7e0      	b.n	80049ea <HAL_RCC_OscConfig+0x292>
 8004a28:	4b4d      	ldr	r3, [pc, #308]	@ (8004b60 <HAL_RCC_OscConfig+0x408>)
 8004a2a:	6a1a      	ldr	r2, [r3, #32]
 8004a2c:	f042 0204 	orr.w	r2, r2, #4
 8004a30:	621a      	str	r2, [r3, #32]
 8004a32:	6a1a      	ldr	r2, [r3, #32]
 8004a34:	f042 0201 	orr.w	r2, r2, #1
 8004a38:	621a      	str	r2, [r3, #32]
 8004a3a:	e7d6      	b.n	80049ea <HAL_RCC_OscConfig+0x292>
      tickstart = HAL_GetTick();
 8004a3c:	f7fe f8e4 	bl	8002c08 <HAL_GetTick>
 8004a40:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a42:	4b47      	ldr	r3, [pc, #284]	@ (8004b60 <HAL_RCC_OscConfig+0x408>)
 8004a44:	6a1b      	ldr	r3, [r3, #32]
 8004a46:	f013 0f02 	tst.w	r3, #2
 8004a4a:	d008      	beq.n	8004a5e <HAL_RCC_OscConfig+0x306>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a4c:	f7fe f8dc 	bl	8002c08 <HAL_GetTick>
 8004a50:	1b80      	subs	r0, r0, r6
 8004a52:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004a56:	4298      	cmp	r0, r3
 8004a58:	d9f3      	bls.n	8004a42 <HAL_RCC_OscConfig+0x2ea>
          return HAL_TIMEOUT;
 8004a5a:	2003      	movs	r0, #3
 8004a5c:	e077      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f6>
    if (pwrclkchanged == SET)
 8004a5e:	b9e5      	cbnz	r5, 8004a9a <HAL_RCC_OscConfig+0x342>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a60:	69e3      	ldr	r3, [r4, #28]
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d072      	beq.n	8004b4c <HAL_RCC_OscConfig+0x3f4>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a66:	4a3e      	ldr	r2, [pc, #248]	@ (8004b60 <HAL_RCC_OscConfig+0x408>)
 8004a68:	6852      	ldr	r2, [r2, #4]
 8004a6a:	f002 020c 	and.w	r2, r2, #12
 8004a6e:	2a08      	cmp	r2, #8
 8004a70:	d056      	beq.n	8004b20 <HAL_RCC_OscConfig+0x3c8>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d017      	beq.n	8004aa6 <HAL_RCC_OscConfig+0x34e>
        __HAL_RCC_PLL_DISABLE();
 8004a76:	4b3b      	ldr	r3, [pc, #236]	@ (8004b64 <HAL_RCC_OscConfig+0x40c>)
 8004a78:	2200      	movs	r2, #0
 8004a7a:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8004a7c:	f7fe f8c4 	bl	8002c08 <HAL_GetTick>
 8004a80:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a82:	4b37      	ldr	r3, [pc, #220]	@ (8004b60 <HAL_RCC_OscConfig+0x408>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8004a8a:	d047      	beq.n	8004b1c <HAL_RCC_OscConfig+0x3c4>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a8c:	f7fe f8bc 	bl	8002c08 <HAL_GetTick>
 8004a90:	1b00      	subs	r0, r0, r4
 8004a92:	2802      	cmp	r0, #2
 8004a94:	d9f5      	bls.n	8004a82 <HAL_RCC_OscConfig+0x32a>
            return HAL_TIMEOUT;
 8004a96:	2003      	movs	r0, #3
 8004a98:	e059      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f6>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a9a:	4a31      	ldr	r2, [pc, #196]	@ (8004b60 <HAL_RCC_OscConfig+0x408>)
 8004a9c:	69d3      	ldr	r3, [r2, #28]
 8004a9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004aa2:	61d3      	str	r3, [r2, #28]
 8004aa4:	e7dc      	b.n	8004a60 <HAL_RCC_OscConfig+0x308>
        __HAL_RCC_PLL_DISABLE();
 8004aa6:	4b2f      	ldr	r3, [pc, #188]	@ (8004b64 <HAL_RCC_OscConfig+0x40c>)
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8004aac:	f7fe f8ac 	bl	8002c08 <HAL_GetTick>
 8004ab0:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004ab2:	4b2b      	ldr	r3, [pc, #172]	@ (8004b60 <HAL_RCC_OscConfig+0x408>)
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8004aba:	d006      	beq.n	8004aca <HAL_RCC_OscConfig+0x372>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004abc:	f7fe f8a4 	bl	8002c08 <HAL_GetTick>
 8004ac0:	1b40      	subs	r0, r0, r5
 8004ac2:	2802      	cmp	r0, #2
 8004ac4:	d9f5      	bls.n	8004ab2 <HAL_RCC_OscConfig+0x35a>
            return HAL_TIMEOUT;
 8004ac6:	2003      	movs	r0, #3
 8004ac8:	e041      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f6>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004aca:	6a23      	ldr	r3, [r4, #32]
 8004acc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ad0:	d01a      	beq.n	8004b08 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ad2:	4923      	ldr	r1, [pc, #140]	@ (8004b60 <HAL_RCC_OscConfig+0x408>)
 8004ad4:	684b      	ldr	r3, [r1, #4]
 8004ad6:	f423 1374 	bic.w	r3, r3, #3997696	@ 0x3d0000
 8004ada:	6a22      	ldr	r2, [r4, #32]
 8004adc:	6a60      	ldr	r0, [r4, #36]	@ 0x24
 8004ade:	4302      	orrs	r2, r0
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	604b      	str	r3, [r1, #4]
        __HAL_RCC_PLL_ENABLE();
 8004ae4:	4b1f      	ldr	r3, [pc, #124]	@ (8004b64 <HAL_RCC_OscConfig+0x40c>)
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8004aea:	f7fe f88d 	bl	8002c08 <HAL_GetTick>
 8004aee:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004af0:	4b1b      	ldr	r3, [pc, #108]	@ (8004b60 <HAL_RCC_OscConfig+0x408>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8004af8:	d10e      	bne.n	8004b18 <HAL_RCC_OscConfig+0x3c0>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004afa:	f7fe f885 	bl	8002c08 <HAL_GetTick>
 8004afe:	1b00      	subs	r0, r0, r4
 8004b00:	2802      	cmp	r0, #2
 8004b02:	d9f5      	bls.n	8004af0 <HAL_RCC_OscConfig+0x398>
            return HAL_TIMEOUT;
 8004b04:	2003      	movs	r0, #3
 8004b06:	e022      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f6>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004b08:	4a15      	ldr	r2, [pc, #84]	@ (8004b60 <HAL_RCC_OscConfig+0x408>)
 8004b0a:	6853      	ldr	r3, [r2, #4]
 8004b0c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004b10:	68a1      	ldr	r1, [r4, #8]
 8004b12:	430b      	orrs	r3, r1
 8004b14:	6053      	str	r3, [r2, #4]
 8004b16:	e7dc      	b.n	8004ad2 <HAL_RCC_OscConfig+0x37a>
  return HAL_OK;
 8004b18:	2000      	movs	r0, #0
 8004b1a:	e018      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f6>
 8004b1c:	2000      	movs	r0, #0
 8004b1e:	e016      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f6>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b20:	2b01      	cmp	r3, #1
 8004b22:	d016      	beq.n	8004b52 <HAL_RCC_OscConfig+0x3fa>
        pll_config = RCC->CFGR;
 8004b24:	4b0e      	ldr	r3, [pc, #56]	@ (8004b60 <HAL_RCC_OscConfig+0x408>)
 8004b26:	685b      	ldr	r3, [r3, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b28:	f403 3180 	and.w	r1, r3, #65536	@ 0x10000
 8004b2c:	6a22      	ldr	r2, [r4, #32]
 8004b2e:	4291      	cmp	r1, r2
 8004b30:	d111      	bne.n	8004b56 <HAL_RCC_OscConfig+0x3fe>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004b32:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8004b36:	6a62      	ldr	r2, [r4, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d10e      	bne.n	8004b5a <HAL_RCC_OscConfig+0x402>
  return HAL_OK;
 8004b3c:	2000      	movs	r0, #0
 8004b3e:	e006      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f6>
    return HAL_ERROR;
 8004b40:	2001      	movs	r0, #1
}
 8004b42:	4770      	bx	lr
        return HAL_ERROR;
 8004b44:	2001      	movs	r0, #1
 8004b46:	e002      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f6>
        return HAL_ERROR;
 8004b48:	2001      	movs	r0, #1
 8004b4a:	e000      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f6>
  return HAL_OK;
 8004b4c:	2000      	movs	r0, #0
}
 8004b4e:	b002      	add	sp, #8
 8004b50:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8004b52:	2001      	movs	r0, #1
 8004b54:	e7fb      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f6>
          return HAL_ERROR;
 8004b56:	2001      	movs	r0, #1
 8004b58:	e7f9      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f6>
 8004b5a:	2001      	movs	r0, #1
 8004b5c:	e7f7      	b.n	8004b4e <HAL_RCC_OscConfig+0x3f6>
 8004b5e:	bf00      	nop
 8004b60:	40021000 	.word	0x40021000
 8004b64:	42420000 	.word	0x42420000

08004b68 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8004b68:	4b0f      	ldr	r3, [pc, #60]	@ (8004ba8 <HAL_RCC_GetSysClockFreq+0x40>)
 8004b6a:	685b      	ldr	r3, [r3, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8004b6c:	f003 020c 	and.w	r2, r3, #12
 8004b70:	2a08      	cmp	r2, #8
 8004b72:	d001      	beq.n	8004b78 <HAL_RCC_GetSysClockFreq+0x10>
      sysclockfreq = HSE_VALUE;
 8004b74:	480d      	ldr	r0, [pc, #52]	@ (8004bac <HAL_RCC_GetSysClockFreq+0x44>)
}
 8004b76:	4770      	bx	lr
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004b78:	f3c3 4283 	ubfx	r2, r3, #18, #4
 8004b7c:	490c      	ldr	r1, [pc, #48]	@ (8004bb0 <HAL_RCC_GetSysClockFreq+0x48>)
 8004b7e:	5c88      	ldrb	r0, [r1, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004b80:	f413 3f80 	tst.w	r3, #65536	@ 0x10000
 8004b84:	d00b      	beq.n	8004b9e <HAL_RCC_GetSysClockFreq+0x36>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004b86:	4b08      	ldr	r3, [pc, #32]	@ (8004ba8 <HAL_RCC_GetSysClockFreq+0x40>)
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	f3c3 4340 	ubfx	r3, r3, #17, #1
 8004b8e:	4a09      	ldr	r2, [pc, #36]	@ (8004bb4 <HAL_RCC_GetSysClockFreq+0x4c>)
 8004b90:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004b92:	4a06      	ldr	r2, [pc, #24]	@ (8004bac <HAL_RCC_GetSysClockFreq+0x44>)
 8004b94:	fb02 f000 	mul.w	r0, r2, r0
 8004b98:	fbb0 f0f3 	udiv	r0, r0, r3
 8004b9c:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004b9e:	4b06      	ldr	r3, [pc, #24]	@ (8004bb8 <HAL_RCC_GetSysClockFreq+0x50>)
 8004ba0:	fb03 f000 	mul.w	r0, r3, r0
 8004ba4:	4770      	bx	lr
 8004ba6:	bf00      	nop
 8004ba8:	40021000 	.word	0x40021000
 8004bac:	007a1200 	.word	0x007a1200
 8004bb0:	08007de8 	.word	0x08007de8
 8004bb4:	08007de4 	.word	0x08007de4
 8004bb8:	003d0900 	.word	0x003d0900

08004bbc <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8004bbc:	2800      	cmp	r0, #0
 8004bbe:	f000 80a0 	beq.w	8004d02 <HAL_RCC_ClockConfig+0x146>
{
 8004bc2:	b570      	push	{r4, r5, r6, lr}
 8004bc4:	460d      	mov	r5, r1
 8004bc6:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004bc8:	4b52      	ldr	r3, [pc, #328]	@ (8004d14 <HAL_RCC_ClockConfig+0x158>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 0307 	and.w	r3, r3, #7
 8004bd0:	428b      	cmp	r3, r1
 8004bd2:	d20b      	bcs.n	8004bec <HAL_RCC_ClockConfig+0x30>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bd4:	4a4f      	ldr	r2, [pc, #316]	@ (8004d14 <HAL_RCC_ClockConfig+0x158>)
 8004bd6:	6813      	ldr	r3, [r2, #0]
 8004bd8:	f023 0307 	bic.w	r3, r3, #7
 8004bdc:	430b      	orrs	r3, r1
 8004bde:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004be0:	6813      	ldr	r3, [r2, #0]
 8004be2:	f003 0307 	and.w	r3, r3, #7
 8004be6:	428b      	cmp	r3, r1
 8004be8:	f040 808d 	bne.w	8004d06 <HAL_RCC_ClockConfig+0x14a>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004bec:	6823      	ldr	r3, [r4, #0]
 8004bee:	f013 0f02 	tst.w	r3, #2
 8004bf2:	d017      	beq.n	8004c24 <HAL_RCC_ClockConfig+0x68>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004bf4:	f013 0f04 	tst.w	r3, #4
 8004bf8:	d004      	beq.n	8004c04 <HAL_RCC_ClockConfig+0x48>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004bfa:	4a47      	ldr	r2, [pc, #284]	@ (8004d18 <HAL_RCC_ClockConfig+0x15c>)
 8004bfc:	6853      	ldr	r3, [r2, #4]
 8004bfe:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004c02:	6053      	str	r3, [r2, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c04:	6823      	ldr	r3, [r4, #0]
 8004c06:	f013 0f08 	tst.w	r3, #8
 8004c0a:	d004      	beq.n	8004c16 <HAL_RCC_ClockConfig+0x5a>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c0c:	4a42      	ldr	r2, [pc, #264]	@ (8004d18 <HAL_RCC_ClockConfig+0x15c>)
 8004c0e:	6853      	ldr	r3, [r2, #4]
 8004c10:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004c14:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c16:	4a40      	ldr	r2, [pc, #256]	@ (8004d18 <HAL_RCC_ClockConfig+0x15c>)
 8004c18:	6853      	ldr	r3, [r2, #4]
 8004c1a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004c1e:	68a1      	ldr	r1, [r4, #8]
 8004c20:	430b      	orrs	r3, r1
 8004c22:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c24:	6823      	ldr	r3, [r4, #0]
 8004c26:	f013 0f01 	tst.w	r3, #1
 8004c2a:	d031      	beq.n	8004c90 <HAL_RCC_ClockConfig+0xd4>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c2c:	6863      	ldr	r3, [r4, #4]
 8004c2e:	2b01      	cmp	r3, #1
 8004c30:	d020      	beq.n	8004c74 <HAL_RCC_ClockConfig+0xb8>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d025      	beq.n	8004c82 <HAL_RCC_ClockConfig+0xc6>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004c36:	4a38      	ldr	r2, [pc, #224]	@ (8004d18 <HAL_RCC_ClockConfig+0x15c>)
 8004c38:	6812      	ldr	r2, [r2, #0]
 8004c3a:	f012 0f02 	tst.w	r2, #2
 8004c3e:	d064      	beq.n	8004d0a <HAL_RCC_ClockConfig+0x14e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c40:	4935      	ldr	r1, [pc, #212]	@ (8004d18 <HAL_RCC_ClockConfig+0x15c>)
 8004c42:	684a      	ldr	r2, [r1, #4]
 8004c44:	f022 0203 	bic.w	r2, r2, #3
 8004c48:	4313      	orrs	r3, r2
 8004c4a:	604b      	str	r3, [r1, #4]
    tickstart = HAL_GetTick();
 8004c4c:	f7fd ffdc 	bl	8002c08 <HAL_GetTick>
 8004c50:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c52:	4b31      	ldr	r3, [pc, #196]	@ (8004d18 <HAL_RCC_ClockConfig+0x15c>)
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	f003 030c 	and.w	r3, r3, #12
 8004c5a:	6862      	ldr	r2, [r4, #4]
 8004c5c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8004c60:	d016      	beq.n	8004c90 <HAL_RCC_ClockConfig+0xd4>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c62:	f7fd ffd1 	bl	8002c08 <HAL_GetTick>
 8004c66:	1b80      	subs	r0, r0, r6
 8004c68:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004c6c:	4298      	cmp	r0, r3
 8004c6e:	d9f0      	bls.n	8004c52 <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 8004c70:	2003      	movs	r0, #3
 8004c72:	e045      	b.n	8004d00 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004c74:	4a28      	ldr	r2, [pc, #160]	@ (8004d18 <HAL_RCC_ClockConfig+0x15c>)
 8004c76:	6812      	ldr	r2, [r2, #0]
 8004c78:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8004c7c:	d1e0      	bne.n	8004c40 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8004c7e:	2001      	movs	r0, #1
 8004c80:	e03e      	b.n	8004d00 <HAL_RCC_ClockConfig+0x144>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c82:	4a25      	ldr	r2, [pc, #148]	@ (8004d18 <HAL_RCC_ClockConfig+0x15c>)
 8004c84:	6812      	ldr	r2, [r2, #0]
 8004c86:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 8004c8a:	d1d9      	bne.n	8004c40 <HAL_RCC_ClockConfig+0x84>
        return HAL_ERROR;
 8004c8c:	2001      	movs	r0, #1
 8004c8e:	e037      	b.n	8004d00 <HAL_RCC_ClockConfig+0x144>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004c90:	4b20      	ldr	r3, [pc, #128]	@ (8004d14 <HAL_RCC_ClockConfig+0x158>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0307 	and.w	r3, r3, #7
 8004c98:	42ab      	cmp	r3, r5
 8004c9a:	d90a      	bls.n	8004cb2 <HAL_RCC_ClockConfig+0xf6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c9c:	4a1d      	ldr	r2, [pc, #116]	@ (8004d14 <HAL_RCC_ClockConfig+0x158>)
 8004c9e:	6813      	ldr	r3, [r2, #0]
 8004ca0:	f023 0307 	bic.w	r3, r3, #7
 8004ca4:	432b      	orrs	r3, r5
 8004ca6:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ca8:	6813      	ldr	r3, [r2, #0]
 8004caa:	f003 0307 	and.w	r3, r3, #7
 8004cae:	42ab      	cmp	r3, r5
 8004cb0:	d12d      	bne.n	8004d0e <HAL_RCC_ClockConfig+0x152>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cb2:	6823      	ldr	r3, [r4, #0]
 8004cb4:	f013 0f04 	tst.w	r3, #4
 8004cb8:	d006      	beq.n	8004cc8 <HAL_RCC_ClockConfig+0x10c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004cba:	4a17      	ldr	r2, [pc, #92]	@ (8004d18 <HAL_RCC_ClockConfig+0x15c>)
 8004cbc:	6853      	ldr	r3, [r2, #4]
 8004cbe:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004cc2:	68e1      	ldr	r1, [r4, #12]
 8004cc4:	430b      	orrs	r3, r1
 8004cc6:	6053      	str	r3, [r2, #4]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004cc8:	6823      	ldr	r3, [r4, #0]
 8004cca:	f013 0f08 	tst.w	r3, #8
 8004cce:	d007      	beq.n	8004ce0 <HAL_RCC_ClockConfig+0x124>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004cd0:	4a11      	ldr	r2, [pc, #68]	@ (8004d18 <HAL_RCC_ClockConfig+0x15c>)
 8004cd2:	6853      	ldr	r3, [r2, #4]
 8004cd4:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 8004cd8:	6921      	ldr	r1, [r4, #16]
 8004cda:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8004cde:	6053      	str	r3, [r2, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004ce0:	f7ff ff42 	bl	8004b68 <HAL_RCC_GetSysClockFreq>
 8004ce4:	4b0c      	ldr	r3, [pc, #48]	@ (8004d18 <HAL_RCC_ClockConfig+0x15c>)
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8004cec:	4a0b      	ldr	r2, [pc, #44]	@ (8004d1c <HAL_RCC_ClockConfig+0x160>)
 8004cee:	5cd3      	ldrb	r3, [r2, r3]
 8004cf0:	40d8      	lsrs	r0, r3
 8004cf2:	4b0b      	ldr	r3, [pc, #44]	@ (8004d20 <HAL_RCC_ClockConfig+0x164>)
 8004cf4:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 8004cf6:	4b0b      	ldr	r3, [pc, #44]	@ (8004d24 <HAL_RCC_ClockConfig+0x168>)
 8004cf8:	6818      	ldr	r0, [r3, #0]
 8004cfa:	f7fd ff41 	bl	8002b80 <HAL_InitTick>
  return HAL_OK;
 8004cfe:	2000      	movs	r0, #0
}
 8004d00:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8004d02:	2001      	movs	r0, #1
}
 8004d04:	4770      	bx	lr
    return HAL_ERROR;
 8004d06:	2001      	movs	r0, #1
 8004d08:	e7fa      	b.n	8004d00 <HAL_RCC_ClockConfig+0x144>
        return HAL_ERROR;
 8004d0a:	2001      	movs	r0, #1
 8004d0c:	e7f8      	b.n	8004d00 <HAL_RCC_ClockConfig+0x144>
    return HAL_ERROR;
 8004d0e:	2001      	movs	r0, #1
 8004d10:	e7f6      	b.n	8004d00 <HAL_RCC_ClockConfig+0x144>
 8004d12:	bf00      	nop
 8004d14:	40022000 	.word	0x40022000
 8004d18:	40021000 	.word	0x40021000
 8004d1c:	08007df8 	.word	0x08007df8
 8004d20:	20000068 	.word	0x20000068
 8004d24:	20000064 	.word	0x20000064

08004d28 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d28:	b570      	push	{r4, r5, r6, lr}
 8004d2a:	b082      	sub	sp, #8
 8004d2c:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004d2e:	6803      	ldr	r3, [r0, #0]
 8004d30:	f013 0f01 	tst.w	r3, #1
 8004d34:	d036      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d36:	4b3f      	ldr	r3, [pc, #252]	@ (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8004d38:	69db      	ldr	r3, [r3, #28]
 8004d3a:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8004d3e:	d149      	bne.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d40:	4b3c      	ldr	r3, [pc, #240]	@ (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8004d42:	69da      	ldr	r2, [r3, #28]
 8004d44:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8004d48:	61da      	str	r2, [r3, #28]
 8004d4a:	69db      	ldr	r3, [r3, #28]
 8004d4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d50:	9301      	str	r3, [sp, #4]
 8004d52:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004d54:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d56:	4b38      	ldr	r3, [pc, #224]	@ (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8004d5e:	d03b      	beq.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0xb0>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004d60:	4b34      	ldr	r3, [pc, #208]	@ (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8004d62:	6a1b      	ldr	r3, [r3, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004d64:	f413 7340 	ands.w	r3, r3, #768	@ 0x300
 8004d68:	d013      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8004d6a:	6862      	ldr	r2, [r4, #4]
 8004d6c:	f402 7240 	and.w	r2, r2, #768	@ 0x300
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d00e      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x6a>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004d74:	4a2f      	ldr	r2, [pc, #188]	@ (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8004d76:	6a13      	ldr	r3, [r2, #32]
 8004d78:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004d7c:	492f      	ldr	r1, [pc, #188]	@ (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x114>)
 8004d7e:	2601      	movs	r6, #1
 8004d80:	f8c1 6440 	str.w	r6, [r1, #1088]	@ 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d84:	2600      	movs	r6, #0
 8004d86:	f8c1 6440 	str.w	r6, [r1, #1088]	@ 0x440
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004d8a:	6210      	str	r0, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004d8c:	f013 0f01 	tst.w	r3, #1
 8004d90:	d136      	bne.n	8004e00 <HAL_RCCEx_PeriphCLKConfig+0xd8>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d92:	4a28      	ldr	r2, [pc, #160]	@ (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8004d94:	6a13      	ldr	r3, [r2, #32]
 8004d96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d9a:	6861      	ldr	r1, [r4, #4]
 8004d9c:	430b      	orrs	r3, r1
 8004d9e:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004da0:	2d00      	cmp	r5, #0
 8004da2:	d13e      	bne.n	8004e22 <HAL_RCCEx_PeriphCLKConfig+0xfa>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004da4:	6823      	ldr	r3, [r4, #0]
 8004da6:	f013 0f02 	tst.w	r3, #2
 8004daa:	d006      	beq.n	8004dba <HAL_RCCEx_PeriphCLKConfig+0x92>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004dac:	4a21      	ldr	r2, [pc, #132]	@ (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8004dae:	6853      	ldr	r3, [r2, #4]
 8004db0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004db4:	68a1      	ldr	r1, [r4, #8]
 8004db6:	430b      	orrs	r3, r1
 8004db8:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004dba:	6823      	ldr	r3, [r4, #0]
 8004dbc:	f013 0f10 	tst.w	r3, #16
 8004dc0:	d034      	beq.n	8004e2c <HAL_RCCEx_PeriphCLKConfig+0x104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004dc2:	4a1c      	ldr	r2, [pc, #112]	@ (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8004dc4:	6853      	ldr	r3, [r2, #4]
 8004dc6:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8004dca:	68e1      	ldr	r1, [r4, #12]
 8004dcc:	430b      	orrs	r3, r1
 8004dce:	6053      	str	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004dd0:	2000      	movs	r0, #0
 8004dd2:	e02c      	b.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x106>
    FlagStatus pwrclkchanged = RESET;
 8004dd4:	2500      	movs	r5, #0
 8004dd6:	e7be      	b.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x2e>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004dd8:	4a17      	ldr	r2, [pc, #92]	@ (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8004dda:	6813      	ldr	r3, [r2, #0]
 8004ddc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004de0:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004de2:	f7fd ff11 	bl	8002c08 <HAL_GetTick>
 8004de6:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004de8:	4b13      	ldr	r3, [pc, #76]	@ (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8004df0:	d1b6      	bne.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x38>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004df2:	f7fd ff09 	bl	8002c08 <HAL_GetTick>
 8004df6:	1b80      	subs	r0, r0, r6
 8004df8:	2864      	cmp	r0, #100	@ 0x64
 8004dfa:	d9f5      	bls.n	8004de8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
          return HAL_TIMEOUT;
 8004dfc:	2003      	movs	r0, #3
 8004dfe:	e016      	b.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x106>
        tickstart = HAL_GetTick();
 8004e00:	f7fd ff02 	bl	8002c08 <HAL_GetTick>
 8004e04:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e06:	4b0b      	ldr	r3, [pc, #44]	@ (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
 8004e08:	6a1b      	ldr	r3, [r3, #32]
 8004e0a:	f013 0f02 	tst.w	r3, #2
 8004e0e:	d1c0      	bne.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x6a>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e10:	f7fd fefa 	bl	8002c08 <HAL_GetTick>
 8004e14:	1b80      	subs	r0, r0, r6
 8004e16:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004e1a:	4298      	cmp	r0, r3
 8004e1c:	d9f3      	bls.n	8004e06 <HAL_RCCEx_PeriphCLKConfig+0xde>
            return HAL_TIMEOUT;
 8004e1e:	2003      	movs	r0, #3
 8004e20:	e005      	b.n	8004e2e <HAL_RCCEx_PeriphCLKConfig+0x106>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e22:	69d3      	ldr	r3, [r2, #28]
 8004e24:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004e28:	61d3      	str	r3, [r2, #28]
 8004e2a:	e7bb      	b.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  return HAL_OK;
 8004e2c:	2000      	movs	r0, #0
}
 8004e2e:	b002      	add	sp, #8
 8004e30:	bd70      	pop	{r4, r5, r6, pc}
 8004e32:	bf00      	nop
 8004e34:	40021000 	.word	0x40021000
 8004e38:	40007000 	.word	0x40007000
 8004e3c:	42420000 	.word	0x42420000

08004e40 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e40:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e42:	6a02      	ldr	r2, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004e44:	6a03      	ldr	r3, [r0, #32]
 8004e46:	f023 0301 	bic.w	r3, r3, #1
 8004e4a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e4c:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e4e:	6983      	ldr	r3, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004e50:	f023 0373 	bic.w	r3, r3, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e54:	680c      	ldr	r4, [r1, #0]
 8004e56:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004e58:	f022 0202 	bic.w	r2, r2, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004e5c:	688b      	ldr	r3, [r1, #8]
 8004e5e:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004e60:	4a0b      	ldr	r2, [pc, #44]	@ (8004e90 <TIM_OC1_SetConfig+0x50>)
 8004e62:	4290      	cmp	r0, r2
 8004e64:	d006      	beq.n	8004e74 <TIM_OC1_SetConfig+0x34>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e66:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e68:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004e6a:	684a      	ldr	r2, [r1, #4]
 8004e6c:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e6e:	6203      	str	r3, [r0, #32]
}
 8004e70:	bc30      	pop	{r4, r5}
 8004e72:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 8004e74:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8004e78:	68ca      	ldr	r2, [r1, #12]
 8004e7a:	431a      	orrs	r2, r3
    tmpccer &= ~TIM_CCER_CC1NE;
 8004e7c:	f022 0304 	bic.w	r3, r2, #4
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004e80:	f425 7540 	bic.w	r5, r5, #768	@ 0x300
    tmpcr2 |= OC_Config->OCIdleState;
 8004e84:	694a      	ldr	r2, [r1, #20]
 8004e86:	432a      	orrs	r2, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 8004e88:	698d      	ldr	r5, [r1, #24]
 8004e8a:	4315      	orrs	r5, r2
 8004e8c:	e7eb      	b.n	8004e66 <TIM_OC1_SetConfig+0x26>
 8004e8e:	bf00      	nop
 8004e90:	40012c00 	.word	0x40012c00

08004e94 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e94:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e96:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e98:	6a02      	ldr	r2, [r0, #32]
 8004e9a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e9e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ea0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004ea2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ea4:	f022 0273 	bic.w	r2, r2, #115	@ 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ea8:	680d      	ldr	r5, [r1, #0]
 8004eaa:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004eac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004eb0:	688a      	ldr	r2, [r1, #8]
 8004eb2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004eb6:	4a0d      	ldr	r2, [pc, #52]	@ (8004eec <TIM_OC3_SetConfig+0x58>)
 8004eb8:	4290      	cmp	r0, r2
 8004eba:	d006      	beq.n	8004eca <TIM_OC3_SetConfig+0x36>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ebc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ebe:	61c5      	str	r5, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004ec0:	684a      	ldr	r2, [r1, #4]
 8004ec2:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ec4:	6203      	str	r3, [r0, #32]
}
 8004ec6:	bc30      	pop	{r4, r5}
 8004ec8:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 8004eca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004ece:	68ca      	ldr	r2, [r1, #12]
 8004ed0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ed4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004ed8:	f424 5440 	bic.w	r4, r4, #12288	@ 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004edc:	694a      	ldr	r2, [r1, #20]
 8004ede:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004ee2:	698a      	ldr	r2, [r1, #24]
 8004ee4:	ea44 1402 	orr.w	r4, r4, r2, lsl #4
 8004ee8:	e7e8      	b.n	8004ebc <TIM_OC3_SetConfig+0x28>
 8004eea:	bf00      	nop
 8004eec:	40012c00 	.word	0x40012c00

08004ef0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ef0:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ef2:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ef4:	6a02      	ldr	r2, [r0, #32]
 8004ef6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004efa:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004efc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004efe:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f00:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f04:	680d      	ldr	r5, [r1, #0]
 8004f06:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004f0a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f0e:	688d      	ldr	r5, [r1, #8]
 8004f10:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f14:	4d07      	ldr	r5, [pc, #28]	@ (8004f34 <TIM_OC4_SetConfig+0x44>)
 8004f16:	42a8      	cmp	r0, r5
 8004f18:	d006      	beq.n	8004f28 <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f1a:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f1c:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004f1e:	684a      	ldr	r2, [r1, #4]
 8004f20:	6402      	str	r2, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f22:	6203      	str	r3, [r0, #32]
}
 8004f24:	bc30      	pop	{r4, r5}
 8004f26:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004f28:	f424 4480 	bic.w	r4, r4, #16384	@ 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f2c:	694d      	ldr	r5, [r1, #20]
 8004f2e:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8004f32:	e7f2      	b.n	8004f1a <TIM_OC4_SetConfig+0x2a>
 8004f34:	40012c00 	.word	0x40012c00

08004f38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f38:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004f3a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004f3c:	6a04      	ldr	r4, [r0, #32]
 8004f3e:	f024 0401 	bic.w	r4, r4, #1
 8004f42:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f44:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004f46:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004f4a:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004f4e:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8004f52:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004f54:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8004f56:	6203      	str	r3, [r0, #32]
}
 8004f58:	bc10      	pop	{r4}
 8004f5a:	4770      	bx	lr

08004f5c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f5c:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004f5e:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004f60:	6a04      	ldr	r4, [r0, #32]
 8004f62:	f024 0410 	bic.w	r4, r4, #16
 8004f66:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004f68:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004f6a:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004f6e:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004f72:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8004f76:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004f7a:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8004f7c:	6203      	str	r3, [r0, #32]
}
 8004f7e:	bc10      	pop	{r4}
 8004f80:	4770      	bx	lr

08004f82 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f82:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f88:	430b      	orrs	r3, r1
 8004f8a:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f8e:	6083      	str	r3, [r0, #8]
}
 8004f90:	4770      	bx	lr
	...

08004f94 <HAL_TIM_Base_Start>:
  if (htim->State != HAL_TIM_STATE_READY)
 8004f94:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d122      	bne.n	8004fe4 <HAL_TIM_Base_Start+0x50>
  htim->State = HAL_TIM_STATE_BUSY;
 8004f9e:	2302      	movs	r3, #2
 8004fa0:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fa4:	6803      	ldr	r3, [r0, #0]
 8004fa6:	4a11      	ldr	r2, [pc, #68]	@ (8004fec <HAL_TIM_Base_Start+0x58>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d010      	beq.n	8004fce <HAL_TIM_Base_Start+0x3a>
 8004fac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fb0:	d00d      	beq.n	8004fce <HAL_TIM_Base_Start+0x3a>
 8004fb2:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d009      	beq.n	8004fce <HAL_TIM_Base_Start+0x3a>
 8004fba:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004fbe:	4293      	cmp	r3, r2
 8004fc0:	d005      	beq.n	8004fce <HAL_TIM_Base_Start+0x3a>
    __HAL_TIM_ENABLE(htim);
 8004fc2:	681a      	ldr	r2, [r3, #0]
 8004fc4:	f042 0201 	orr.w	r2, r2, #1
 8004fc8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004fca:	2000      	movs	r0, #0
 8004fcc:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fce:	689a      	ldr	r2, [r3, #8]
 8004fd0:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fd4:	2a06      	cmp	r2, #6
 8004fd6:	d007      	beq.n	8004fe8 <HAL_TIM_Base_Start+0x54>
      __HAL_TIM_ENABLE(htim);
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	f042 0201 	orr.w	r2, r2, #1
 8004fde:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8004fe0:	2000      	movs	r0, #0
 8004fe2:	4770      	bx	lr
    return HAL_ERROR;
 8004fe4:	2001      	movs	r0, #1
 8004fe6:	4770      	bx	lr
  return HAL_OK;
 8004fe8:	2000      	movs	r0, #0
}
 8004fea:	4770      	bx	lr
 8004fec:	40012c00 	.word	0x40012c00

08004ff0 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8004ff0:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8004ff4:	b2db      	uxtb	r3, r3
 8004ff6:	2b01      	cmp	r3, #1
 8004ff8:	d127      	bne.n	800504a <HAL_TIM_Base_Start_IT+0x5a>
  htim->State = HAL_TIM_STATE_BUSY;
 8004ffa:	2302      	movs	r3, #2
 8004ffc:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005000:	6802      	ldr	r2, [r0, #0]
 8005002:	68d3      	ldr	r3, [r2, #12]
 8005004:	f043 0301 	orr.w	r3, r3, #1
 8005008:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800500a:	6803      	ldr	r3, [r0, #0]
 800500c:	4a11      	ldr	r2, [pc, #68]	@ (8005054 <HAL_TIM_Base_Start_IT+0x64>)
 800500e:	4293      	cmp	r3, r2
 8005010:	d010      	beq.n	8005034 <HAL_TIM_Base_Start_IT+0x44>
 8005012:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005016:	d00d      	beq.n	8005034 <HAL_TIM_Base_Start_IT+0x44>
 8005018:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800501c:	4293      	cmp	r3, r2
 800501e:	d009      	beq.n	8005034 <HAL_TIM_Base_Start_IT+0x44>
 8005020:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005024:	4293      	cmp	r3, r2
 8005026:	d005      	beq.n	8005034 <HAL_TIM_Base_Start_IT+0x44>
    __HAL_TIM_ENABLE(htim);
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	f042 0201 	orr.w	r2, r2, #1
 800502e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005030:	2000      	movs	r0, #0
 8005032:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005034:	689a      	ldr	r2, [r3, #8]
 8005036:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800503a:	2a06      	cmp	r2, #6
 800503c:	d007      	beq.n	800504e <HAL_TIM_Base_Start_IT+0x5e>
      __HAL_TIM_ENABLE(htim);
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	f042 0201 	orr.w	r2, r2, #1
 8005044:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005046:	2000      	movs	r0, #0
 8005048:	4770      	bx	lr
    return HAL_ERROR;
 800504a:	2001      	movs	r0, #1
 800504c:	4770      	bx	lr
  return HAL_OK;
 800504e:	2000      	movs	r0, #0
}
 8005050:	4770      	bx	lr
 8005052:	bf00      	nop
 8005054:	40012c00 	.word	0x40012c00

08005058 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005058:	6802      	ldr	r2, [r0, #0]
 800505a:	68d3      	ldr	r3, [r2, #12]
 800505c:	f023 0301 	bic.w	r3, r3, #1
 8005060:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 8005062:	6803      	ldr	r3, [r0, #0]
 8005064:	6a19      	ldr	r1, [r3, #32]
 8005066:	f241 1211 	movw	r2, #4369	@ 0x1111
 800506a:	4211      	tst	r1, r2
 800506c:	d108      	bne.n	8005080 <HAL_TIM_Base_Stop_IT+0x28>
 800506e:	6a19      	ldr	r1, [r3, #32]
 8005070:	f240 4244 	movw	r2, #1092	@ 0x444
 8005074:	4211      	tst	r1, r2
 8005076:	d103      	bne.n	8005080 <HAL_TIM_Base_Stop_IT+0x28>
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	f022 0201 	bic.w	r2, r2, #1
 800507e:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8005080:	2301      	movs	r3, #1
 8005082:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
}
 8005086:	2000      	movs	r0, #0
 8005088:	4770      	bx	lr

0800508a <HAL_TIM_PWM_MspInit>:
}
 800508a:	4770      	bx	lr

0800508c <HAL_TIM_OC_DelayElapsedCallback>:
}
 800508c:	4770      	bx	lr

0800508e <HAL_TIM_IC_CaptureCallback>:
}
 800508e:	4770      	bx	lr

08005090 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8005090:	4770      	bx	lr

08005092 <HAL_TIM_TriggerCallback>:
}
 8005092:	4770      	bx	lr

08005094 <HAL_TIM_IRQHandler>:
{
 8005094:	b570      	push	{r4, r5, r6, lr}
 8005096:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8005098:	6803      	ldr	r3, [r0, #0]
 800509a:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 800509c:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800509e:	f015 0f02 	tst.w	r5, #2
 80050a2:	d010      	beq.n	80050c6 <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80050a4:	f016 0f02 	tst.w	r6, #2
 80050a8:	d00d      	beq.n	80050c6 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80050aa:	f06f 0202 	mvn.w	r2, #2
 80050ae:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80050b0:	2301      	movs	r3, #1
 80050b2:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80050b4:	6803      	ldr	r3, [r0, #0]
 80050b6:	699b      	ldr	r3, [r3, #24]
 80050b8:	f013 0f03 	tst.w	r3, #3
 80050bc:	d05e      	beq.n	800517c <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 80050be:	f7ff ffe6 	bl	800508e <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050c2:	2300      	movs	r3, #0
 80050c4:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80050c6:	f015 0f04 	tst.w	r5, #4
 80050ca:	d012      	beq.n	80050f2 <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80050cc:	f016 0f04 	tst.w	r6, #4
 80050d0:	d00f      	beq.n	80050f2 <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80050d2:	6823      	ldr	r3, [r4, #0]
 80050d4:	f06f 0204 	mvn.w	r2, #4
 80050d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80050da:	2302      	movs	r3, #2
 80050dc:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80050de:	6823      	ldr	r3, [r4, #0]
 80050e0:	699b      	ldr	r3, [r3, #24]
 80050e2:	f413 7f40 	tst.w	r3, #768	@ 0x300
 80050e6:	d04f      	beq.n	8005188 <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 80050e8:	4620      	mov	r0, r4
 80050ea:	f7ff ffd0 	bl	800508e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ee:	2300      	movs	r3, #0
 80050f0:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80050f2:	f015 0f08 	tst.w	r5, #8
 80050f6:	d012      	beq.n	800511e <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80050f8:	f016 0f08 	tst.w	r6, #8
 80050fc:	d00f      	beq.n	800511e <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80050fe:	6823      	ldr	r3, [r4, #0]
 8005100:	f06f 0208 	mvn.w	r2, #8
 8005104:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005106:	2304      	movs	r3, #4
 8005108:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800510a:	6823      	ldr	r3, [r4, #0]
 800510c:	69db      	ldr	r3, [r3, #28]
 800510e:	f013 0f03 	tst.w	r3, #3
 8005112:	d040      	beq.n	8005196 <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 8005114:	4620      	mov	r0, r4
 8005116:	f7ff ffba 	bl	800508e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800511a:	2300      	movs	r3, #0
 800511c:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800511e:	f015 0f10 	tst.w	r5, #16
 8005122:	d012      	beq.n	800514a <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005124:	f016 0f10 	tst.w	r6, #16
 8005128:	d00f      	beq.n	800514a <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800512a:	6823      	ldr	r3, [r4, #0]
 800512c:	f06f 0210 	mvn.w	r2, #16
 8005130:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005132:	2308      	movs	r3, #8
 8005134:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005136:	6823      	ldr	r3, [r4, #0]
 8005138:	69db      	ldr	r3, [r3, #28]
 800513a:	f413 7f40 	tst.w	r3, #768	@ 0x300
 800513e:	d031      	beq.n	80051a4 <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 8005140:	4620      	mov	r0, r4
 8005142:	f7ff ffa4 	bl	800508e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005146:	2300      	movs	r3, #0
 8005148:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800514a:	f015 0f01 	tst.w	r5, #1
 800514e:	d002      	beq.n	8005156 <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005150:	f016 0f01 	tst.w	r6, #1
 8005154:	d12d      	bne.n	80051b2 <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005156:	f015 0f80 	tst.w	r5, #128	@ 0x80
 800515a:	d002      	beq.n	8005162 <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800515c:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8005160:	d12f      	bne.n	80051c2 <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005162:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8005166:	d002      	beq.n	800516e <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005168:	f016 0f40 	tst.w	r6, #64	@ 0x40
 800516c:	d131      	bne.n	80051d2 <HAL_TIM_IRQHandler+0x13e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800516e:	f015 0f20 	tst.w	r5, #32
 8005172:	d002      	beq.n	800517a <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005174:	f016 0f20 	tst.w	r6, #32
 8005178:	d133      	bne.n	80051e2 <HAL_TIM_IRQHandler+0x14e>
}
 800517a:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800517c:	f7ff ff86 	bl	800508c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005180:	4620      	mov	r0, r4
 8005182:	f7ff ff85 	bl	8005090 <HAL_TIM_PWM_PulseFinishedCallback>
 8005186:	e79c      	b.n	80050c2 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005188:	4620      	mov	r0, r4
 800518a:	f7ff ff7f 	bl	800508c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800518e:	4620      	mov	r0, r4
 8005190:	f7ff ff7e 	bl	8005090 <HAL_TIM_PWM_PulseFinishedCallback>
 8005194:	e7ab      	b.n	80050ee <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005196:	4620      	mov	r0, r4
 8005198:	f7ff ff78 	bl	800508c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800519c:	4620      	mov	r0, r4
 800519e:	f7ff ff77 	bl	8005090 <HAL_TIM_PWM_PulseFinishedCallback>
 80051a2:	e7ba      	b.n	800511a <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80051a4:	4620      	mov	r0, r4
 80051a6:	f7ff ff71 	bl	800508c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051aa:	4620      	mov	r0, r4
 80051ac:	f7ff ff70 	bl	8005090 <HAL_TIM_PWM_PulseFinishedCallback>
 80051b0:	e7c9      	b.n	8005146 <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80051b2:	6823      	ldr	r3, [r4, #0]
 80051b4:	f06f 0201 	mvn.w	r2, #1
 80051b8:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80051ba:	4620      	mov	r0, r4
 80051bc:	f7fd fc38 	bl	8002a30 <HAL_TIM_PeriodElapsedCallback>
 80051c0:	e7c9      	b.n	8005156 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80051c2:	6823      	ldr	r3, [r4, #0]
 80051c4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80051c8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80051ca:	4620      	mov	r0, r4
 80051cc:	f000 fb2a 	bl	8005824 <HAL_TIMEx_BreakCallback>
 80051d0:	e7c7      	b.n	8005162 <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80051d2:	6823      	ldr	r3, [r4, #0]
 80051d4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80051d8:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80051da:	4620      	mov	r0, r4
 80051dc:	f7ff ff59 	bl	8005092 <HAL_TIM_TriggerCallback>
 80051e0:	e7c5      	b.n	800516e <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80051e2:	6823      	ldr	r3, [r4, #0]
 80051e4:	f06f 0220 	mvn.w	r2, #32
 80051e8:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80051ea:	4620      	mov	r0, r4
 80051ec:	f000 fb19 	bl	8005822 <HAL_TIMEx_CommutCallback>
}
 80051f0:	e7c3      	b.n	800517a <HAL_TIM_IRQHandler+0xe6>
	...

080051f4 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 80051f4:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80051f6:	4a1f      	ldr	r2, [pc, #124]	@ (8005274 <TIM_Base_SetConfig+0x80>)
 80051f8:	4290      	cmp	r0, r2
 80051fa:	d00a      	beq.n	8005212 <TIM_Base_SetConfig+0x1e>
 80051fc:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005200:	d007      	beq.n	8005212 <TIM_Base_SetConfig+0x1e>
 8005202:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8005206:	4290      	cmp	r0, r2
 8005208:	d003      	beq.n	8005212 <TIM_Base_SetConfig+0x1e>
 800520a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800520e:	4290      	cmp	r0, r2
 8005210:	d103      	bne.n	800521a <TIM_Base_SetConfig+0x26>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005212:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8005216:	684a      	ldr	r2, [r1, #4]
 8005218:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800521a:	4a16      	ldr	r2, [pc, #88]	@ (8005274 <TIM_Base_SetConfig+0x80>)
 800521c:	4290      	cmp	r0, r2
 800521e:	d00a      	beq.n	8005236 <TIM_Base_SetConfig+0x42>
 8005220:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8005224:	d007      	beq.n	8005236 <TIM_Base_SetConfig+0x42>
 8005226:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 800522a:	4290      	cmp	r0, r2
 800522c:	d003      	beq.n	8005236 <TIM_Base_SetConfig+0x42>
 800522e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8005232:	4290      	cmp	r0, r2
 8005234:	d103      	bne.n	800523e <TIM_Base_SetConfig+0x4a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8005236:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800523a:	68ca      	ldr	r2, [r1, #12]
 800523c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800523e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005242:	694a      	ldr	r2, [r1, #20]
 8005244:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8005246:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005248:	688b      	ldr	r3, [r1, #8]
 800524a:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800524c:	680b      	ldr	r3, [r1, #0]
 800524e:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005250:	4b08      	ldr	r3, [pc, #32]	@ (8005274 <TIM_Base_SetConfig+0x80>)
 8005252:	4298      	cmp	r0, r3
 8005254:	d00a      	beq.n	800526c <TIM_Base_SetConfig+0x78>
  TIMx->EGR = TIM_EGR_UG;
 8005256:	2301      	movs	r3, #1
 8005258:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800525a:	6903      	ldr	r3, [r0, #16]
 800525c:	f013 0f01 	tst.w	r3, #1
 8005260:	d003      	beq.n	800526a <TIM_Base_SetConfig+0x76>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005262:	6903      	ldr	r3, [r0, #16]
 8005264:	f023 0301 	bic.w	r3, r3, #1
 8005268:	6103      	str	r3, [r0, #16]
}
 800526a:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 800526c:	690b      	ldr	r3, [r1, #16]
 800526e:	6303      	str	r3, [r0, #48]	@ 0x30
 8005270:	e7f1      	b.n	8005256 <TIM_Base_SetConfig+0x62>
 8005272:	bf00      	nop
 8005274:	40012c00 	.word	0x40012c00

08005278 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8005278:	b340      	cbz	r0, 80052cc <HAL_TIM_Base_Init+0x54>
{
 800527a:	b510      	push	{r4, lr}
 800527c:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 800527e:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8005282:	b1f3      	cbz	r3, 80052c2 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8005284:	2302      	movs	r3, #2
 8005286:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800528a:	4621      	mov	r1, r4
 800528c:	f851 0b04 	ldr.w	r0, [r1], #4
 8005290:	f7ff ffb0 	bl	80051f4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005294:	2301      	movs	r3, #1
 8005296:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800529a:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 800529e:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80052a2:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80052a6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052aa:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80052ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052b2:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 80052b6:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 80052ba:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 80052be:	2000      	movs	r0, #0
}
 80052c0:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 80052c2:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80052c6:	f001 fb55 	bl	8006974 <HAL_TIM_Base_MspInit>
 80052ca:	e7db      	b.n	8005284 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 80052cc:	2001      	movs	r0, #1
}
 80052ce:	4770      	bx	lr

080052d0 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80052d0:	b340      	cbz	r0, 8005324 <HAL_TIM_PWM_Init+0x54>
{
 80052d2:	b510      	push	{r4, lr}
 80052d4:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 80052d6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80052da:	b1f3      	cbz	r3, 800531a <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80052dc:	2302      	movs	r3, #2
 80052de:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052e2:	4621      	mov	r1, r4
 80052e4:	f851 0b04 	ldr.w	r0, [r1], #4
 80052e8:	f7ff ff84 	bl	80051f4 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052ec:	2301      	movs	r3, #1
 80052ee:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052f2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 80052f6:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 80052fa:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 80052fe:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005302:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005306:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800530a:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 800530e:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8005312:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8005316:	2000      	movs	r0, #0
}
 8005318:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 800531a:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800531e:	f7ff feb4 	bl	800508a <HAL_TIM_PWM_MspInit>
 8005322:	e7db      	b.n	80052dc <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8005324:	2001      	movs	r0, #1
}
 8005326:	4770      	bx	lr

08005328 <TIM_OC2_SetConfig>:
{
 8005328:	b430      	push	{r4, r5}
  tmpccer = TIMx->CCER;
 800532a:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800532c:	6a02      	ldr	r2, [r0, #32]
 800532e:	f022 0210 	bic.w	r2, r2, #16
 8005332:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8005334:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8005336:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005338:	f422 42e6 	bic.w	r2, r2, #29440	@ 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800533c:	680d      	ldr	r5, [r1, #0]
 800533e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8005342:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005346:	688d      	ldr	r5, [r1, #8]
 8005348:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800534c:	4d0c      	ldr	r5, [pc, #48]	@ (8005380 <TIM_OC2_SetConfig+0x58>)
 800534e:	42a8      	cmp	r0, r5
 8005350:	d006      	beq.n	8005360 <TIM_OC2_SetConfig+0x38>
  TIMx->CR2 = tmpcr2;
 8005352:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005354:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8005356:	684a      	ldr	r2, [r1, #4]
 8005358:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 800535a:	6203      	str	r3, [r0, #32]
}
 800535c:	bc30      	pop	{r4, r5}
 800535e:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 8005360:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005364:	68cd      	ldr	r5, [r1, #12]
 8005366:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 800536a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800536e:	f424 6440 	bic.w	r4, r4, #3072	@ 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005372:	694d      	ldr	r5, [r1, #20]
 8005374:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005378:	698d      	ldr	r5, [r1, #24]
 800537a:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 800537e:	e7e8      	b.n	8005352 <TIM_OC2_SetConfig+0x2a>
 8005380:	40012c00 	.word	0x40012c00

08005384 <HAL_TIM_PWM_ConfigChannel>:
{
 8005384:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8005386:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800538a:	2b01      	cmp	r3, #1
 800538c:	d066      	beq.n	800545c <HAL_TIM_PWM_ConfigChannel+0xd8>
 800538e:	4604      	mov	r4, r0
 8005390:	460d      	mov	r5, r1
 8005392:	2301      	movs	r3, #1
 8005394:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  switch (Channel)
 8005398:	2a0c      	cmp	r2, #12
 800539a:	d85a      	bhi.n	8005452 <HAL_TIM_PWM_ConfigChannel+0xce>
 800539c:	e8df f002 	tbb	[pc, r2]
 80053a0:	59595907 	.word	0x59595907
 80053a4:	5959591b 	.word	0x5959591b
 80053a8:	59595930 	.word	0x59595930
 80053ac:	44          	.byte	0x44
 80053ad:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80053ae:	6800      	ldr	r0, [r0, #0]
 80053b0:	f7ff fd46 	bl	8004e40 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80053b4:	6822      	ldr	r2, [r4, #0]
 80053b6:	6993      	ldr	r3, [r2, #24]
 80053b8:	f043 0308 	orr.w	r3, r3, #8
 80053bc:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80053be:	6822      	ldr	r2, [r4, #0]
 80053c0:	6993      	ldr	r3, [r2, #24]
 80053c2:	f023 0304 	bic.w	r3, r3, #4
 80053c6:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80053c8:	6822      	ldr	r2, [r4, #0]
 80053ca:	6993      	ldr	r3, [r2, #24]
 80053cc:	6929      	ldr	r1, [r5, #16]
 80053ce:	430b      	orrs	r3, r1
 80053d0:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80053d2:	2000      	movs	r0, #0
      break;
 80053d4:	e03e      	b.n	8005454 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80053d6:	6800      	ldr	r0, [r0, #0]
 80053d8:	f7ff ffa6 	bl	8005328 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80053dc:	6822      	ldr	r2, [r4, #0]
 80053de:	6993      	ldr	r3, [r2, #24]
 80053e0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80053e4:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80053e6:	6822      	ldr	r2, [r4, #0]
 80053e8:	6993      	ldr	r3, [r2, #24]
 80053ea:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80053ee:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80053f0:	6822      	ldr	r2, [r4, #0]
 80053f2:	6993      	ldr	r3, [r2, #24]
 80053f4:	6929      	ldr	r1, [r5, #16]
 80053f6:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80053fa:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80053fc:	2000      	movs	r0, #0
      break;
 80053fe:	e029      	b.n	8005454 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005400:	6800      	ldr	r0, [r0, #0]
 8005402:	f7ff fd47 	bl	8004e94 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005406:	6822      	ldr	r2, [r4, #0]
 8005408:	69d3      	ldr	r3, [r2, #28]
 800540a:	f043 0308 	orr.w	r3, r3, #8
 800540e:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005410:	6822      	ldr	r2, [r4, #0]
 8005412:	69d3      	ldr	r3, [r2, #28]
 8005414:	f023 0304 	bic.w	r3, r3, #4
 8005418:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800541a:	6822      	ldr	r2, [r4, #0]
 800541c:	69d3      	ldr	r3, [r2, #28]
 800541e:	6929      	ldr	r1, [r5, #16]
 8005420:	430b      	orrs	r3, r1
 8005422:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8005424:	2000      	movs	r0, #0
      break;
 8005426:	e015      	b.n	8005454 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005428:	6800      	ldr	r0, [r0, #0]
 800542a:	f7ff fd61 	bl	8004ef0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800542e:	6822      	ldr	r2, [r4, #0]
 8005430:	69d3      	ldr	r3, [r2, #28]
 8005432:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8005436:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005438:	6822      	ldr	r2, [r4, #0]
 800543a:	69d3      	ldr	r3, [r2, #28]
 800543c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005440:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005442:	6822      	ldr	r2, [r4, #0]
 8005444:	69d3      	ldr	r3, [r2, #28]
 8005446:	6929      	ldr	r1, [r5, #16]
 8005448:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800544c:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 800544e:	2000      	movs	r0, #0
      break;
 8005450:	e000      	b.n	8005454 <HAL_TIM_PWM_ConfigChannel+0xd0>
  switch (Channel)
 8005452:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8005454:	2300      	movs	r3, #0
 8005456:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 800545a:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 800545c:	2002      	movs	r0, #2
 800545e:	e7fc      	b.n	800545a <HAL_TIM_PWM_ConfigChannel+0xd6>

08005460 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005460:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005462:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005464:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005468:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800546c:	430a      	orrs	r2, r1
 800546e:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005472:	6082      	str	r2, [r0, #8]
}
 8005474:	bc10      	pop	{r4}
 8005476:	4770      	bx	lr

08005478 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8005478:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 800547c:	2b01      	cmp	r3, #1
 800547e:	d078      	beq.n	8005572 <HAL_TIM_ConfigClockSource+0xfa>
{
 8005480:	b510      	push	{r4, lr}
 8005482:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8005484:	2301      	movs	r3, #1
 8005486:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800548a:	2302      	movs	r3, #2
 800548c:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8005490:	6802      	ldr	r2, [r0, #0]
 8005492:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005494:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005498:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 800549c:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 800549e:	680b      	ldr	r3, [r1, #0]
 80054a0:	2b60      	cmp	r3, #96	@ 0x60
 80054a2:	d04c      	beq.n	800553e <HAL_TIM_ConfigClockSource+0xc6>
 80054a4:	d823      	bhi.n	80054ee <HAL_TIM_ConfigClockSource+0x76>
 80054a6:	2b40      	cmp	r3, #64	@ 0x40
 80054a8:	d054      	beq.n	8005554 <HAL_TIM_ConfigClockSource+0xdc>
 80054aa:	d811      	bhi.n	80054d0 <HAL_TIM_ConfigClockSource+0x58>
 80054ac:	2b20      	cmp	r3, #32
 80054ae:	d003      	beq.n	80054b8 <HAL_TIM_ConfigClockSource+0x40>
 80054b0:	d80a      	bhi.n	80054c8 <HAL_TIM_ConfigClockSource+0x50>
 80054b2:	b10b      	cbz	r3, 80054b8 <HAL_TIM_ConfigClockSource+0x40>
 80054b4:	2b10      	cmp	r3, #16
 80054b6:	d105      	bne.n	80054c4 <HAL_TIM_ConfigClockSource+0x4c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80054b8:	4619      	mov	r1, r3
 80054ba:	6820      	ldr	r0, [r4, #0]
 80054bc:	f7ff fd61 	bl	8004f82 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80054c0:	2000      	movs	r0, #0
      break;
 80054c2:	e028      	b.n	8005516 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 80054c4:	2001      	movs	r0, #1
 80054c6:	e026      	b.n	8005516 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 80054c8:	2b30      	cmp	r3, #48	@ 0x30
 80054ca:	d0f5      	beq.n	80054b8 <HAL_TIM_ConfigClockSource+0x40>
      status = HAL_ERROR;
 80054cc:	2001      	movs	r0, #1
 80054ce:	e022      	b.n	8005516 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 80054d0:	2b50      	cmp	r3, #80	@ 0x50
 80054d2:	d10a      	bne.n	80054ea <HAL_TIM_ConfigClockSource+0x72>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054d4:	68ca      	ldr	r2, [r1, #12]
 80054d6:	6849      	ldr	r1, [r1, #4]
 80054d8:	6800      	ldr	r0, [r0, #0]
 80054da:	f7ff fd2d 	bl	8004f38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80054de:	2150      	movs	r1, #80	@ 0x50
 80054e0:	6820      	ldr	r0, [r4, #0]
 80054e2:	f7ff fd4e 	bl	8004f82 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80054e6:	2000      	movs	r0, #0
      break;
 80054e8:	e015      	b.n	8005516 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 80054ea:	2001      	movs	r0, #1
 80054ec:	e013      	b.n	8005516 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 80054ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80054f2:	d03a      	beq.n	800556a <HAL_TIM_ConfigClockSource+0xf2>
 80054f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80054f8:	d014      	beq.n	8005524 <HAL_TIM_ConfigClockSource+0xac>
 80054fa:	2b70      	cmp	r3, #112	@ 0x70
 80054fc:	d137      	bne.n	800556e <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 80054fe:	68cb      	ldr	r3, [r1, #12]
 8005500:	684a      	ldr	r2, [r1, #4]
 8005502:	6889      	ldr	r1, [r1, #8]
 8005504:	6800      	ldr	r0, [r0, #0]
 8005506:	f7ff ffab 	bl	8005460 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800550a:	6822      	ldr	r2, [r4, #0]
 800550c:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800550e:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8005512:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8005514:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8005516:	2301      	movs	r3, #1
 8005518:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 800551c:	2300      	movs	r3, #0
 800551e:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8005522:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance,
 8005524:	68cb      	ldr	r3, [r1, #12]
 8005526:	684a      	ldr	r2, [r1, #4]
 8005528:	6889      	ldr	r1, [r1, #8]
 800552a:	6800      	ldr	r0, [r0, #0]
 800552c:	f7ff ff98 	bl	8005460 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005530:	6822      	ldr	r2, [r4, #0]
 8005532:	6893      	ldr	r3, [r2, #8]
 8005534:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005538:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800553a:	2000      	movs	r0, #0
      break;
 800553c:	e7eb      	b.n	8005516 <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800553e:	68ca      	ldr	r2, [r1, #12]
 8005540:	6849      	ldr	r1, [r1, #4]
 8005542:	6800      	ldr	r0, [r0, #0]
 8005544:	f7ff fd0a 	bl	8004f5c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005548:	2160      	movs	r1, #96	@ 0x60
 800554a:	6820      	ldr	r0, [r4, #0]
 800554c:	f7ff fd19 	bl	8004f82 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005550:	2000      	movs	r0, #0
      break;
 8005552:	e7e0      	b.n	8005516 <HAL_TIM_ConfigClockSource+0x9e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005554:	68ca      	ldr	r2, [r1, #12]
 8005556:	6849      	ldr	r1, [r1, #4]
 8005558:	6800      	ldr	r0, [r0, #0]
 800555a:	f7ff fced 	bl	8004f38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800555e:	2140      	movs	r1, #64	@ 0x40
 8005560:	6820      	ldr	r0, [r4, #0]
 8005562:	f7ff fd0e 	bl	8004f82 <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005566:	2000      	movs	r0, #0
      break;
 8005568:	e7d5      	b.n	8005516 <HAL_TIM_ConfigClockSource+0x9e>
  switch (sClockSourceConfig->ClockSource)
 800556a:	2000      	movs	r0, #0
 800556c:	e7d3      	b.n	8005516 <HAL_TIM_ConfigClockSource+0x9e>
      status = HAL_ERROR;
 800556e:	2001      	movs	r0, #1
 8005570:	e7d1      	b.n	8005516 <HAL_TIM_ConfigClockSource+0x9e>
  __HAL_LOCK(htim);
 8005572:	2002      	movs	r0, #2
}
 8005574:	4770      	bx	lr

08005576 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005576:	f001 011f 	and.w	r1, r1, #31
 800557a:	f04f 0c01 	mov.w	ip, #1
 800557e:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005582:	6a03      	ldr	r3, [r0, #32]
 8005584:	ea23 030c 	bic.w	r3, r3, ip
 8005588:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800558a:	6a03      	ldr	r3, [r0, #32]
 800558c:	408a      	lsls	r2, r1
 800558e:	4313      	orrs	r3, r2
 8005590:	6203      	str	r3, [r0, #32]
}
 8005592:	4770      	bx	lr

08005594 <HAL_TIM_PWM_Start>:
{
 8005594:	b510      	push	{r4, lr}
 8005596:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005598:	4608      	mov	r0, r1
 800559a:	bb51      	cbnz	r1, 80055f2 <HAL_TIM_PWM_Start+0x5e>
 800559c:	f894 303e 	ldrb.w	r3, [r4, #62]	@ 0x3e
 80055a0:	b2db      	uxtb	r3, r3
 80055a2:	3b01      	subs	r3, #1
 80055a4:	bf18      	it	ne
 80055a6:	2301      	movne	r3, #1
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d15b      	bne.n	8005664 <HAL_TIM_PWM_Start+0xd0>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80055ac:	2800      	cmp	r0, #0
 80055ae:	d139      	bne.n	8005624 <HAL_TIM_PWM_Start+0x90>
 80055b0:	2302      	movs	r3, #2
 80055b2:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80055b6:	2201      	movs	r2, #1
 80055b8:	4601      	mov	r1, r0
 80055ba:	6820      	ldr	r0, [r4, #0]
 80055bc:	f7ff ffdb 	bl	8005576 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80055c0:	6823      	ldr	r3, [r4, #0]
 80055c2:	4a2a      	ldr	r2, [pc, #168]	@ (800566c <HAL_TIM_PWM_Start+0xd8>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d03d      	beq.n	8005644 <HAL_TIM_PWM_Start+0xb0>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055c8:	6823      	ldr	r3, [r4, #0]
 80055ca:	4a28      	ldr	r2, [pc, #160]	@ (800566c <HAL_TIM_PWM_Start+0xd8>)
 80055cc:	4293      	cmp	r3, r2
 80055ce:	d03e      	beq.n	800564e <HAL_TIM_PWM_Start+0xba>
 80055d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80055d4:	d03b      	beq.n	800564e <HAL_TIM_PWM_Start+0xba>
 80055d6:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80055da:	4293      	cmp	r3, r2
 80055dc:	d037      	beq.n	800564e <HAL_TIM_PWM_Start+0xba>
 80055de:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d033      	beq.n	800564e <HAL_TIM_PWM_Start+0xba>
    __HAL_TIM_ENABLE(htim);
 80055e6:	681a      	ldr	r2, [r3, #0]
 80055e8:	f042 0201 	orr.w	r2, r2, #1
 80055ec:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80055ee:	2000      	movs	r0, #0
 80055f0:	e039      	b.n	8005666 <HAL_TIM_PWM_Start+0xd2>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80055f2:	2904      	cmp	r1, #4
 80055f4:	d008      	beq.n	8005608 <HAL_TIM_PWM_Start+0x74>
 80055f6:	2908      	cmp	r1, #8
 80055f8:	d00d      	beq.n	8005616 <HAL_TIM_PWM_Start+0x82>
 80055fa:	f894 3041 	ldrb.w	r3, [r4, #65]	@ 0x41
 80055fe:	b2db      	uxtb	r3, r3
 8005600:	3b01      	subs	r3, #1
 8005602:	bf18      	it	ne
 8005604:	2301      	movne	r3, #1
 8005606:	e7cf      	b.n	80055a8 <HAL_TIM_PWM_Start+0x14>
 8005608:	f894 303f 	ldrb.w	r3, [r4, #63]	@ 0x3f
 800560c:	b2db      	uxtb	r3, r3
 800560e:	3b01      	subs	r3, #1
 8005610:	bf18      	it	ne
 8005612:	2301      	movne	r3, #1
 8005614:	e7c8      	b.n	80055a8 <HAL_TIM_PWM_Start+0x14>
 8005616:	f894 3040 	ldrb.w	r3, [r4, #64]	@ 0x40
 800561a:	b2db      	uxtb	r3, r3
 800561c:	3b01      	subs	r3, #1
 800561e:	bf18      	it	ne
 8005620:	2301      	movne	r3, #1
 8005622:	e7c1      	b.n	80055a8 <HAL_TIM_PWM_Start+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005624:	2804      	cmp	r0, #4
 8005626:	d005      	beq.n	8005634 <HAL_TIM_PWM_Start+0xa0>
 8005628:	2808      	cmp	r0, #8
 800562a:	d007      	beq.n	800563c <HAL_TIM_PWM_Start+0xa8>
 800562c:	2302      	movs	r3, #2
 800562e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
 8005632:	e7c0      	b.n	80055b6 <HAL_TIM_PWM_Start+0x22>
 8005634:	2302      	movs	r3, #2
 8005636:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 800563a:	e7bc      	b.n	80055b6 <HAL_TIM_PWM_Start+0x22>
 800563c:	2302      	movs	r3, #2
 800563e:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8005642:	e7b8      	b.n	80055b6 <HAL_TIM_PWM_Start+0x22>
    __HAL_TIM_MOE_ENABLE(htim);
 8005644:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005646:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800564a:	645a      	str	r2, [r3, #68]	@ 0x44
 800564c:	e7bc      	b.n	80055c8 <HAL_TIM_PWM_Start+0x34>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800564e:	689a      	ldr	r2, [r3, #8]
 8005650:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005654:	2a06      	cmp	r2, #6
 8005656:	d007      	beq.n	8005668 <HAL_TIM_PWM_Start+0xd4>
      __HAL_TIM_ENABLE(htim);
 8005658:	681a      	ldr	r2, [r3, #0]
 800565a:	f042 0201 	orr.w	r2, r2, #1
 800565e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005660:	2000      	movs	r0, #0
 8005662:	e000      	b.n	8005666 <HAL_TIM_PWM_Start+0xd2>
    return HAL_ERROR;
 8005664:	2001      	movs	r0, #1
}
 8005666:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8005668:	2000      	movs	r0, #0
 800566a:	e7fc      	b.n	8005666 <HAL_TIM_PWM_Start+0xd2>
 800566c:	40012c00 	.word	0x40012c00

08005670 <TIM_CCxNChannelCmd>:
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8005670:	f001 010f 	and.w	r1, r1, #15
 8005674:	f04f 0c04 	mov.w	ip, #4
 8005678:	fa0c fc01 	lsl.w	ip, ip, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800567c:	6a03      	ldr	r3, [r0, #32]
 800567e:	ea23 030c 	bic.w	r3, r3, ip
 8005682:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8005684:	6a03      	ldr	r3, [r0, #32]
 8005686:	408a      	lsls	r2, r1
 8005688:	4313      	orrs	r3, r2
 800568a:	6203      	str	r3, [r0, #32]
}
 800568c:	4770      	bx	lr
	...

08005690 <HAL_TIMEx_PWMN_Start>:
{
 8005690:	b510      	push	{r4, lr}
 8005692:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005694:	4608      	mov	r0, r1
 8005696:	bb59      	cbnz	r1, 80056f0 <HAL_TIMEx_PWMN_Start+0x60>
 8005698:	f894 3042 	ldrb.w	r3, [r4, #66]	@ 0x42
 800569c:	b2db      	uxtb	r3, r3
 800569e:	3b01      	subs	r3, #1
 80056a0:	bf18      	it	ne
 80056a2:	2301      	movne	r3, #1
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d157      	bne.n	8005758 <HAL_TIMEx_PWMN_Start+0xc8>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80056a8:	2800      	cmp	r0, #0
 80056aa:	d13a      	bne.n	8005722 <HAL_TIMEx_PWMN_Start+0x92>
 80056ac:	2302      	movs	r3, #2
 80056ae:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80056b2:	2204      	movs	r2, #4
 80056b4:	4601      	mov	r1, r0
 80056b6:	6820      	ldr	r0, [r4, #0]
 80056b8:	f7ff ffda 	bl	8005670 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 80056bc:	6822      	ldr	r2, [r4, #0]
 80056be:	6c53      	ldr	r3, [r2, #68]	@ 0x44
 80056c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80056c4:	6453      	str	r3, [r2, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80056c6:	6823      	ldr	r3, [r4, #0]
 80056c8:	4a25      	ldr	r2, [pc, #148]	@ (8005760 <HAL_TIMEx_PWMN_Start+0xd0>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d039      	beq.n	8005742 <HAL_TIMEx_PWMN_Start+0xb2>
 80056ce:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80056d2:	d036      	beq.n	8005742 <HAL_TIMEx_PWMN_Start+0xb2>
 80056d4:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 80056d8:	4293      	cmp	r3, r2
 80056da:	d032      	beq.n	8005742 <HAL_TIMEx_PWMN_Start+0xb2>
 80056dc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d02e      	beq.n	8005742 <HAL_TIMEx_PWMN_Start+0xb2>
    __HAL_TIM_ENABLE(htim);
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	f042 0201 	orr.w	r2, r2, #1
 80056ea:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80056ec:	2000      	movs	r0, #0
 80056ee:	e034      	b.n	800575a <HAL_TIMEx_PWMN_Start+0xca>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80056f0:	2904      	cmp	r1, #4
 80056f2:	d008      	beq.n	8005706 <HAL_TIMEx_PWMN_Start+0x76>
 80056f4:	2908      	cmp	r1, #8
 80056f6:	d00d      	beq.n	8005714 <HAL_TIMEx_PWMN_Start+0x84>
 80056f8:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 80056fc:	b2db      	uxtb	r3, r3
 80056fe:	3b01      	subs	r3, #1
 8005700:	bf18      	it	ne
 8005702:	2301      	movne	r3, #1
 8005704:	e7ce      	b.n	80056a4 <HAL_TIMEx_PWMN_Start+0x14>
 8005706:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800570a:	b2db      	uxtb	r3, r3
 800570c:	3b01      	subs	r3, #1
 800570e:	bf18      	it	ne
 8005710:	2301      	movne	r3, #1
 8005712:	e7c7      	b.n	80056a4 <HAL_TIMEx_PWMN_Start+0x14>
 8005714:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8005718:	b2db      	uxtb	r3, r3
 800571a:	3b01      	subs	r3, #1
 800571c:	bf18      	it	ne
 800571e:	2301      	movne	r3, #1
 8005720:	e7c0      	b.n	80056a4 <HAL_TIMEx_PWMN_Start+0x14>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005722:	2804      	cmp	r0, #4
 8005724:	d005      	beq.n	8005732 <HAL_TIMEx_PWMN_Start+0xa2>
 8005726:	2808      	cmp	r0, #8
 8005728:	d007      	beq.n	800573a <HAL_TIMEx_PWMN_Start+0xaa>
 800572a:	2302      	movs	r3, #2
 800572c:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
 8005730:	e7bf      	b.n	80056b2 <HAL_TIMEx_PWMN_Start+0x22>
 8005732:	2302      	movs	r3, #2
 8005734:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005738:	e7bb      	b.n	80056b2 <HAL_TIMEx_PWMN_Start+0x22>
 800573a:	2302      	movs	r3, #2
 800573c:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8005740:	e7b7      	b.n	80056b2 <HAL_TIMEx_PWMN_Start+0x22>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005742:	689a      	ldr	r2, [r3, #8]
 8005744:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005748:	2a06      	cmp	r2, #6
 800574a:	d007      	beq.n	800575c <HAL_TIMEx_PWMN_Start+0xcc>
      __HAL_TIM_ENABLE(htim);
 800574c:	681a      	ldr	r2, [r3, #0]
 800574e:	f042 0201 	orr.w	r2, r2, #1
 8005752:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005754:	2000      	movs	r0, #0
 8005756:	e000      	b.n	800575a <HAL_TIMEx_PWMN_Start+0xca>
    return HAL_ERROR;
 8005758:	2001      	movs	r0, #1
}
 800575a:	bd10      	pop	{r4, pc}
  return HAL_OK;
 800575c:	2000      	movs	r0, #0
 800575e:	e7fc      	b.n	800575a <HAL_TIMEx_PWMN_Start+0xca>
 8005760:	40012c00 	.word	0x40012c00

08005764 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 8005764:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8005768:	2a01      	cmp	r2, #1
 800576a:	d02c      	beq.n	80057c6 <HAL_TIMEx_MasterConfigSynchronization+0x62>
{
 800576c:	b410      	push	{r4}
 800576e:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8005770:	2201      	movs	r2, #1
 8005772:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8005776:	2202      	movs	r2, #2
 8005778:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d
  tmpcr2 = htim->Instance->CR2;
 800577c:	6802      	ldr	r2, [r0, #0]
 800577e:	6850      	ldr	r0, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8005780:	6894      	ldr	r4, [r2, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8005782:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005786:	6808      	ldr	r0, [r1, #0]
 8005788:	ea40 000c 	orr.w	r0, r0, ip
  htim->Instance->CR2 = tmpcr2;
 800578c:	6050      	str	r0, [r2, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	480e      	ldr	r0, [pc, #56]	@ (80057cc <HAL_TIMEx_MasterConfigSynchronization+0x68>)
 8005792:	4282      	cmp	r2, r0
 8005794:	d00a      	beq.n	80057ac <HAL_TIMEx_MasterConfigSynchronization+0x48>
 8005796:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800579a:	d007      	beq.n	80057ac <HAL_TIMEx_MasterConfigSynchronization+0x48>
 800579c:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 80057a0:	4282      	cmp	r2, r0
 80057a2:	d003      	beq.n	80057ac <HAL_TIMEx_MasterConfigSynchronization+0x48>
 80057a4:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 80057a8:	4282      	cmp	r2, r0
 80057aa:	d104      	bne.n	80057b6 <HAL_TIMEx_MasterConfigSynchronization+0x52>
    tmpsmcr &= ~TIM_SMCR_MSM;
 80057ac:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80057b0:	6849      	ldr	r1, [r1, #4]
 80057b2:	4321      	orrs	r1, r4
    htim->Instance->SMCR = tmpsmcr;
 80057b4:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 80057bc:	2000      	movs	r0, #0
 80057be:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 80057c2:	bc10      	pop	{r4}
 80057c4:	4770      	bx	lr
  __HAL_LOCK(htim);
 80057c6:	2002      	movs	r0, #2
}
 80057c8:	4770      	bx	lr
 80057ca:	bf00      	nop
 80057cc:	40012c00 	.word	0x40012c00

080057d0 <HAL_TIMEx_ConfigBreakDeadTime>:
{
 80057d0:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 80057d2:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d021      	beq.n	800581e <HAL_TIMEx_ConfigBreakDeadTime+0x4e>
 80057da:	2301      	movs	r3, #1
 80057dc:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80057e0:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80057e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057e6:	6888      	ldr	r0, [r1, #8]
 80057e8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80057ea:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80057ee:	6848      	ldr	r0, [r1, #4]
 80057f0:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80057f2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80057f6:	6808      	ldr	r0, [r1, #0]
 80057f8:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80057fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80057fe:	6908      	ldr	r0, [r1, #16]
 8005800:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005802:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005806:	6948      	ldr	r0, [r1, #20]
 8005808:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800580a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800580e:	69c9      	ldr	r1, [r1, #28]
 8005810:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 8005812:	6811      	ldr	r1, [r2, #0]
 8005814:	644b      	str	r3, [r1, #68]	@ 0x44
  __HAL_UNLOCK(htim);
 8005816:	2000      	movs	r0, #0
 8005818:	f882 003c 	strb.w	r0, [r2, #60]	@ 0x3c
  return HAL_OK;
 800581c:	4770      	bx	lr
  __HAL_LOCK(htim);
 800581e:	2002      	movs	r0, #2
}
 8005820:	4770      	bx	lr

08005822 <HAL_TIMEx_CommutCallback>:
}
 8005822:	4770      	bx	lr

08005824 <HAL_TIMEx_BreakCallback>:
}
 8005824:	4770      	bx	lr

08005826 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8005826:	e7fe      	b.n	8005826 <NMI_Handler>

08005828 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8005828:	e7fe      	b.n	8005828 <HardFault_Handler>

0800582a <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800582a:	e7fe      	b.n	800582a <MemManage_Handler>

0800582c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800582c:	e7fe      	b.n	800582c <BusFault_Handler>

0800582e <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800582e:	e7fe      	b.n	800582e <UsageFault_Handler>

08005830 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005830:	4770      	bx	lr

08005832 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005832:	4770      	bx	lr

08005834 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005834:	4770      	bx	lr

08005836 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005836:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005838:	f7fd f9da 	bl	8002bf0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800583c:	bd08      	pop	{r3, pc}

0800583e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800583e:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HALL_1_Pin);
 8005840:	2001      	movs	r0, #1
 8005842:	f7fd ff21 	bl	8003688 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8005846:	bd08      	pop	{r3, pc}

08005848 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8005848:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HALL_2_Pin);
 800584a:	2002      	movs	r0, #2
 800584c:	f7fd ff1c 	bl	8003688 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8005850:	bd08      	pop	{r3, pc}

08005852 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8005852:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(HALL_3_Pin);
 8005854:	2004      	movs	r0, #4
 8005856:	f7fd ff17 	bl	8003688 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800585a:	bd08      	pop	{r3, pc}

0800585c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800585c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800585e:	4802      	ldr	r0, [pc, #8]	@ (8005868 <DMA1_Channel1_IRQHandler+0xc>)
 8005860:	f7fd fd54 	bl	800330c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8005864:	bd08      	pop	{r3, pc}
 8005866:	bf00      	nop
 8005868:	20000340 	.word	0x20000340

0800586c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800586c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800586e:	4802      	ldr	r0, [pc, #8]	@ (8005878 <USB_LP_CAN1_RX0_IRQHandler+0xc>)
 8005870:	f7fe fd24 	bl	80042bc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8005874:	bd08      	pop	{r3, pc}
 8005876:	bf00      	nop
 8005878:	200014a0 	.word	0x200014a0

0800587c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800587c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800587e:	4802      	ldr	r0, [pc, #8]	@ (8005888 <TIM2_IRQHandler+0xc>)
 8005880:	f7ff fc08 	bl	8005094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8005884:	bd08      	pop	{r3, pc}
 8005886:	bf00      	nop
 8005888:	2000072c 	.word	0x2000072c

0800588c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800588c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800588e:	4802      	ldr	r0, [pc, #8]	@ (8005898 <TIM3_IRQHandler+0xc>)
 8005890:	f7ff fc00 	bl	8005094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8005894:	bd08      	pop	{r3, pc}
 8005896:	bf00      	nop
 8005898:	200006e4 	.word	0x200006e4

0800589c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800589c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800589e:	4802      	ldr	r0, [pc, #8]	@ (80058a8 <TIM4_IRQHandler+0xc>)
 80058a0:	f7ff fbf8 	bl	8005094 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80058a4:	bd08      	pop	{r3, pc}
 80058a6:	bf00      	nop
 80058a8:	2000069c 	.word	0x2000069c

080058ac <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80058ac:	b084      	sub	sp, #16
 80058ae:	a804      	add	r0, sp, #16
 80058b0:	e900 000e 	stmdb	r0, {r1, r2, r3}
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 80058b4:	2000      	movs	r0, #0
 80058b6:	b004      	add	sp, #16
 80058b8:	4770      	bx	lr

080058ba <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80058ba:	4603      	mov	r3, r0
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80058bc:	2000      	movs	r0, #0
 80058be:	f8a3 0044 	strh.w	r0, [r3, #68]	@ 0x44
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80058c2:	f44f 423f 	mov.w	r2, #48896	@ 0xbf00
 80058c6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
}
 80058ca:	4770      	bx	lr

080058cc <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80058cc:	f8b0 3040 	ldrh.w	r3, [r0, #64]	@ 0x40
 80058d0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80058d4:	045b      	lsls	r3, r3, #17
 80058d6:	0c5b      	lsrs	r3, r3, #17
 80058d8:	f8a0 3040 	strh.w	r3, [r0, #64]	@ 0x40

  return HAL_OK;
}
 80058dc:	2000      	movs	r0, #0
 80058de:	4770      	bx	lr

080058e0 <USB_SetCurrentMode>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 80058e0:	2000      	movs	r0, #0
 80058e2:	4770      	bx	lr

080058e4 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80058e4:	b084      	sub	sp, #16
 80058e6:	4684      	mov	ip, r0
 80058e8:	a804      	add	r0, sp, #16
 80058ea:	e900 000e 	stmdb	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80058ee:	2301      	movs	r3, #1
 80058f0:	f8ac 3040 	strh.w	r3, [ip, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80058f4:	2000      	movs	r0, #0
 80058f6:	f8ac 0040 	strh.w	r0, [ip, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80058fa:	f8ac 0044 	strh.w	r0, [ip, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80058fe:	f8ac 0050 	strh.w	r0, [ip, #80]	@ 0x50

  return HAL_OK;
}
 8005902:	b004      	add	sp, #16
 8005904:	4770      	bx	lr

08005906 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005906:	b510      	push	{r4, lr}
 8005908:	4603      	mov	r3, r0
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800590a:	f891 c000 	ldrb.w	ip, [r1]
 800590e:	f830 202c 	ldrh.w	r2, [r0, ip, lsl #2]
 8005912:	b292      	uxth	r2, r2
 8005914:	f422 42ec 	bic.w	r2, r2, #30208	@ 0x7600
 8005918:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800591c:	b292      	uxth	r2, r2

  /* initialize Endpoint */
  switch (ep->type)
 800591e:	78c8      	ldrb	r0, [r1, #3]
 8005920:	2803      	cmp	r0, #3
 8005922:	d861      	bhi.n	80059e8 <USB_ActivateEndpoint+0xe2>
 8005924:	e8df f000 	tbb	[pc, r0]
 8005928:	58025c55 	.word	0x58025c55
 800592c:	2000      	movs	r0, #0
    default:
      ret = HAL_ERROR;
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800592e:	f248 0e80 	movw	lr, #32896	@ 0x8080
 8005932:	ea42 020e 	orr.w	r2, r2, lr
 8005936:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800593a:	f891 c000 	ldrb.w	ip, [r1]
 800593e:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 8005942:	b292      	uxth	r2, r2
 8005944:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8005948:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800594c:	ea42 020c 	orr.w	r2, r2, ip
 8005950:	ea42 020e 	orr.w	r2, r2, lr
 8005954:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]

  if (ep->doublebuffer == 0U)
 8005958:	7b0a      	ldrb	r2, [r1, #12]
 800595a:	2a00      	cmp	r2, #0
 800595c:	f040 80dc 	bne.w	8005b18 <USB_ActivateEndpoint+0x212>
  {
    if (ep->is_in != 0U)
 8005960:	784a      	ldrb	r2, [r1, #1]
 8005962:	2a00      	cmp	r2, #0
 8005964:	d051      	beq.n	8005a0a <USB_ActivateEndpoint+0x104>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005966:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 800596a:	b292      	uxth	r2, r2
 800596c:	441a      	add	r2, r3
 800596e:	780c      	ldrb	r4, [r1, #0]
 8005970:	eb02 1204 	add.w	r2, r2, r4, lsl #4
 8005974:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 8005978:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800597c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8005980:	f8a2 c400 	strh.w	ip, [r2, #1024]	@ 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005984:	780c      	ldrb	r4, [r1, #0]
 8005986:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 800598a:	f012 0f40 	tst.w	r2, #64	@ 0x40
 800598e:	d00c      	beq.n	80059aa <USB_ActivateEndpoint+0xa4>
 8005990:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8005994:	b292      	uxth	r2, r2
 8005996:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 800599a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800599e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80059a2:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 80059a6:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 80059aa:	78ca      	ldrb	r2, [r1, #3]
 80059ac:	2a01      	cmp	r2, #1
 80059ae:	d01d      	beq.n	80059ec <USB_ActivateEndpoint+0xe6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80059b0:	7809      	ldrb	r1, [r1, #0]
 80059b2:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80059b6:	b292      	uxth	r2, r2
 80059b8:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 80059bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059c0:	f082 0220 	eor.w	r2, r2, #32
 80059c4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80059c8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80059cc:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 80059d0:	e117      	b.n	8005c02 <USB_ActivateEndpoint+0x2fc>
      wEpRegVal |= USB_EP_CONTROL;
 80059d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
      break;
 80059d6:	e7aa      	b.n	800592e <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_INTERRUPT;
 80059d8:	f442 62c0 	orr.w	r2, r2, #1536	@ 0x600
  HAL_StatusTypeDef ret = HAL_OK;
 80059dc:	2000      	movs	r0, #0
      break;
 80059de:	e7a6      	b.n	800592e <USB_ActivateEndpoint+0x28>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80059e0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
  HAL_StatusTypeDef ret = HAL_OK;
 80059e4:	2000      	movs	r0, #0
      break;
 80059e6:	e7a2      	b.n	800592e <USB_ActivateEndpoint+0x28>
      ret = HAL_ERROR;
 80059e8:	2001      	movs	r0, #1
 80059ea:	e7a0      	b.n	800592e <USB_ActivateEndpoint+0x28>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80059ec:	7809      	ldrb	r1, [r1, #0]
 80059ee:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 80059f2:	b292      	uxth	r2, r2
 80059f4:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 80059f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80059fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005a00:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005a04:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8005a08:	e0fb      	b.n	8005c02 <USB_ActivateEndpoint+0x2fc>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005a0a:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8005a0e:	b292      	uxth	r2, r2
 8005a10:	441a      	add	r2, r3
 8005a12:	780c      	ldrb	r4, [r1, #0]
 8005a14:	eb02 1204 	add.w	r2, r2, r4, lsl #4
 8005a18:	f8b1 c006 	ldrh.w	ip, [r1, #6]
 8005a1c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8005a20:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8005a24:	f8a2 c408 	strh.w	ip, [r2, #1032]	@ 0x408

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005a28:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8005a2c:	b292      	uxth	r2, r2
 8005a2e:	441a      	add	r2, r3
 8005a30:	780c      	ldrb	r4, [r1, #0]
 8005a32:	eb02 1204 	add.w	r2, r2, r4, lsl #4
 8005a36:	f8b2 c40c 	ldrh.w	ip, [r2, #1036]	@ 0x40c
 8005a3a:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8005a3e:	f8a2 c40c 	strh.w	ip, [r2, #1036]	@ 0x40c
 8005a42:	690c      	ldr	r4, [r1, #16]
 8005a44:	2c3e      	cmp	r4, #62	@ 0x3e
 8005a46:	d939      	bls.n	8005abc <USB_ActivateEndpoint+0x1b6>
 8005a48:	ea4f 1e54 	mov.w	lr, r4, lsr #5
 8005a4c:	f014 0f1f 	tst.w	r4, #31
 8005a50:	d101      	bne.n	8005a56 <USB_ActivateEndpoint+0x150>
 8005a52:	f10e 3eff 	add.w	lr, lr, #4294967295	@ 0xffffffff
 8005a56:	f8b2 c40c 	ldrh.w	ip, [r2, #1036]	@ 0x40c
 8005a5a:	fa1f fc8c 	uxth.w	ip, ip
 8005a5e:	ea4f 2e8e 	mov.w	lr, lr, lsl #10
 8005a62:	fa1f fe8e 	uxth.w	lr, lr
 8005a66:	ea4c 0c0e 	orr.w	ip, ip, lr
 8005a6a:	f44c 4c00 	orr.w	ip, ip, #32768	@ 0x8000
 8005a6e:	f8a2 c40c 	strh.w	ip, [r2, #1036]	@ 0x40c
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005a72:	780c      	ldrb	r4, [r1, #0]
 8005a74:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8005a78:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 8005a7c:	d00c      	beq.n	8005a98 <USB_ActivateEndpoint+0x192>
 8005a7e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8005a82:	b292      	uxth	r2, r2
 8005a84:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8005a88:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005a8c:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8005a90:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005a94:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      if (ep->num == 0U)
 8005a98:	7809      	ldrb	r1, [r1, #0]
 8005a9a:	bb69      	cbnz	r1, 8005af8 <USB_ActivateEndpoint+0x1f2>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005a9c:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8005aa0:	b292      	uxth	r2, r2
 8005aa2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005aa6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005aaa:	f482 5240 	eor.w	r2, r2, #12288	@ 0x3000
 8005aae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ab2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005ab6:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8005aba:	e0a2      	b.n	8005c02 <USB_ActivateEndpoint+0x2fc>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005abc:	b94c      	cbnz	r4, 8005ad2 <USB_ActivateEndpoint+0x1cc>
 8005abe:	f8b2 440c 	ldrh.w	r4, [r2, #1036]	@ 0x40c
 8005ac2:	ea6f 4444 	mvn.w	r4, r4, lsl #17
 8005ac6:	ea6f 4454 	mvn.w	r4, r4, lsr #17
 8005aca:	b2a4      	uxth	r4, r4
 8005acc:	f8a2 440c 	strh.w	r4, [r2, #1036]	@ 0x40c
 8005ad0:	e7cf      	b.n	8005a72 <USB_ActivateEndpoint+0x16c>
 8005ad2:	ea4f 0c54 	mov.w	ip, r4, lsr #1
 8005ad6:	f014 0f01 	tst.w	r4, #1
 8005ada:	d001      	beq.n	8005ae0 <USB_ActivateEndpoint+0x1da>
 8005adc:	f10c 0c01 	add.w	ip, ip, #1
 8005ae0:	f8b2 440c 	ldrh.w	r4, [r2, #1036]	@ 0x40c
 8005ae4:	b2a4      	uxth	r4, r4
 8005ae6:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 8005aea:	fa1f fc8c 	uxth.w	ip, ip
 8005aee:	ea44 040c 	orr.w	r4, r4, ip
 8005af2:	f8a2 440c 	strh.w	r4, [r2, #1036]	@ 0x40c
 8005af6:	e7bc      	b.n	8005a72 <USB_ActivateEndpoint+0x16c>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8005af8:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8005afc:	b292      	uxth	r2, r2
 8005afe:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005b02:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005b06:	f482 5200 	eor.w	r2, r2, #8192	@ 0x2000
 8005b0a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005b0e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005b12:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8005b16:	e074      	b.n	8005c02 <USB_ActivateEndpoint+0x2fc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8005b18:	78ca      	ldrb	r2, [r1, #3]
 8005b1a:	2a02      	cmp	r2, #2
 8005b1c:	d072      	beq.n	8005c04 <USB_ActivateEndpoint+0x2fe>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8005b1e:	780c      	ldrb	r4, [r1, #0]
 8005b20:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8005b24:	b292      	uxth	r2, r2
 8005b26:	f422 42e2 	bic.w	r2, r2, #28928	@ 0x7100
 8005b2a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005b2e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005b32:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005b36:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8005b3a:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8005b3e:	b292      	uxth	r2, r2
 8005b40:	441a      	add	r2, r3
 8005b42:	f891 c000 	ldrb.w	ip, [r1]
 8005b46:	eb02 120c 	add.w	r2, r2, ip, lsl #4
 8005b4a:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 8005b4e:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8005b52:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8005b56:	f8a2 c400 	strh.w	ip, [r2, #1024]	@ 0x400
 8005b5a:	f8b3 2050 	ldrh.w	r2, [r3, #80]	@ 0x50
 8005b5e:	b292      	uxth	r2, r2
 8005b60:	441a      	add	r2, r3
 8005b62:	f891 c000 	ldrb.w	ip, [r1]
 8005b66:	eb02 120c 	add.w	r2, r2, ip, lsl #4
 8005b6a:	f8b1 c00a 	ldrh.w	ip, [r1, #10]
 8005b6e:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8005b72:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
 8005b76:	f8a2 c408 	strh.w	ip, [r2, #1032]	@ 0x408

    if (ep->is_in == 0U)
 8005b7a:	784a      	ldrb	r2, [r1, #1]
 8005b7c:	2a00      	cmp	r2, #0
 8005b7e:	d150      	bne.n	8005c22 <USB_ActivateEndpoint+0x31c>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005b80:	780c      	ldrb	r4, [r1, #0]
 8005b82:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8005b86:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 8005b8a:	d00c      	beq.n	8005ba6 <USB_ActivateEndpoint+0x2a0>
 8005b8c:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8005b90:	b292      	uxth	r2, r2
 8005b92:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8005b96:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005b9a:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8005b9e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005ba2:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005ba6:	780c      	ldrb	r4, [r1, #0]
 8005ba8:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8005bac:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8005bb0:	d00c      	beq.n	8005bcc <USB_ActivateEndpoint+0x2c6>
 8005bb2:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8005bb6:	b292      	uxth	r2, r2
 8005bb8:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8005bbc:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005bc0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005bc4:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 8005bc8:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005bcc:	f891 c000 	ldrb.w	ip, [r1]
 8005bd0:	f833 202c 	ldrh.w	r2, [r3, ip, lsl #2]
 8005bd4:	b292      	uxth	r2, r2
 8005bd6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005bda:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005bde:	f482 5240 	eor.w	r2, r2, #12288	@ 0x3000
 8005be2:	f248 0480 	movw	r4, #32896	@ 0x8080
 8005be6:	4322      	orrs	r2, r4
 8005be8:	f823 202c 	strh.w	r2, [r3, ip, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005bec:	7809      	ldrb	r1, [r1, #0]
 8005bee:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8005bf2:	b292      	uxth	r2, r2
 8005bf4:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8005bf8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005bfc:	4322      	orrs	r2, r4
 8005bfe:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 8005c02:	bd10      	pop	{r4, pc}
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8005c04:	780c      	ldrb	r4, [r1, #0]
 8005c06:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8005c0a:	b292      	uxth	r2, r2
 8005c0c:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8005c10:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005c14:	f442 4201 	orr.w	r2, r2, #33024	@ 0x8100
 8005c18:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005c1c:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 8005c20:	e78b      	b.n	8005b3a <USB_ActivateEndpoint+0x234>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005c22:	780c      	ldrb	r4, [r1, #0]
 8005c24:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8005c28:	f412 4f80 	tst.w	r2, #16384	@ 0x4000
 8005c2c:	d00c      	beq.n	8005c48 <USB_ActivateEndpoint+0x342>
 8005c2e:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8005c32:	b292      	uxth	r2, r2
 8005c34:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8005c38:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005c3c:	f442 4240 	orr.w	r2, r2, #49152	@ 0xc000
 8005c40:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005c44:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005c48:	780c      	ldrb	r4, [r1, #0]
 8005c4a:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8005c4e:	f012 0f40 	tst.w	r2, #64	@ 0x40
 8005c52:	d00c      	beq.n	8005c6e <USB_ActivateEndpoint+0x368>
 8005c54:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8005c58:	b292      	uxth	r2, r2
 8005c5a:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8005c5e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005c62:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c66:	f042 02c0 	orr.w	r2, r2, #192	@ 0xc0
 8005c6a:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      if (ep->type != EP_TYPE_ISOC)
 8005c6e:	78ca      	ldrb	r2, [r1, #3]
 8005c70:	2a01      	cmp	r2, #1
 8005c72:	d01e      	beq.n	8005cb2 <USB_ActivateEndpoint+0x3ac>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005c74:	780c      	ldrb	r4, [r1, #0]
 8005c76:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8005c7a:	b292      	uxth	r2, r2
 8005c7c:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8005c80:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c84:	f082 0220 	eor.w	r2, r2, #32
 8005c88:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c8c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005c90:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005c94:	7809      	ldrb	r1, [r1, #0]
 8005c96:	f833 2021 	ldrh.w	r2, [r3, r1, lsl #2]
 8005c9a:	b292      	uxth	r2, r2
 8005c9c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005ca0:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8005ca4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ca8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005cac:	f823 2021 	strh.w	r2, [r3, r1, lsl #2]
 8005cb0:	e7a7      	b.n	8005c02 <USB_ActivateEndpoint+0x2fc>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005cb2:	780c      	ldrb	r4, [r1, #0]
 8005cb4:	f833 2024 	ldrh.w	r2, [r3, r4, lsl #2]
 8005cb8:	b292      	uxth	r2, r2
 8005cba:	f422 42e0 	bic.w	r2, r2, #28672	@ 0x7000
 8005cbe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005cc2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005cc6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8005cca:	f823 2024 	strh.w	r2, [r3, r4, lsl #2]
 8005cce:	e7e1      	b.n	8005c94 <USB_ActivateEndpoint+0x38e>

08005cd0 <USB_DeactivateEndpoint>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 8005cd0:	7b0b      	ldrb	r3, [r1, #12]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d146      	bne.n	8005d64 <USB_DeactivateEndpoint+0x94>
  {
    if (ep->is_in != 0U)
 8005cd6:	784b      	ldrb	r3, [r1, #1]
 8005cd8:	b313      	cbz	r3, 8005d20 <USB_DeactivateEndpoint+0x50>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005cda:	780a      	ldrb	r2, [r1, #0]
 8005cdc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005ce0:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8005ce4:	d00c      	beq.n	8005d00 <USB_DeactivateEndpoint+0x30>
 8005ce6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005cea:	b29b      	uxth	r3, r3
 8005cec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005cf0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005cf4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005cf8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005cfc:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005d00:	780a      	ldrb	r2, [r1, #0]
 8005d02:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005d06:	b29b      	uxth	r3, r3
 8005d08:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d0c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d10:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d18:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 8005d1c:	2000      	movs	r0, #0
 8005d1e:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005d20:	780a      	ldrb	r2, [r1, #0]
 8005d22:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005d26:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8005d2a:	d00c      	beq.n	8005d46 <USB_DeactivateEndpoint+0x76>
 8005d2c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d3a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005d3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d42:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005d46:	780a      	ldrb	r2, [r1, #0]
 8005d48:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005d4c:	b29b      	uxth	r3, r3
 8005d4e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005d5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d5e:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8005d62:	e7db      	b.n	8005d1c <USB_DeactivateEndpoint+0x4c>
    if (ep->is_in == 0U)
 8005d64:	784b      	ldrb	r3, [r1, #1]
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d14e      	bne.n	8005e08 <USB_DeactivateEndpoint+0x138>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005d6a:	780a      	ldrb	r2, [r1, #0]
 8005d6c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005d70:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8005d74:	d00c      	beq.n	8005d90 <USB_DeactivateEndpoint+0xc0>
 8005d76:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005d7a:	b29b      	uxth	r3, r3
 8005d7c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005d80:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d84:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005d88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005d8c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005d90:	780a      	ldrb	r2, [r1, #0]
 8005d92:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005d96:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8005d9a:	d00c      	beq.n	8005db6 <USB_DeactivateEndpoint+0xe6>
 8005d9c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005da0:	b29b      	uxth	r3, r3
 8005da2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005da6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005daa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005dae:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005db2:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 8005db6:	780a      	ldrb	r2, [r1, #0]
 8005db8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005dbc:	b29b      	uxth	r3, r3
 8005dbe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005dc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dc6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005dca:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005dce:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005dd2:	780a      	ldrb	r2, [r1, #0]
 8005dd4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005dd8:	b29b      	uxth	r3, r3
 8005dda:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005dde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005de2:	f248 0c80 	movw	ip, #32896	@ 0x8080
 8005de6:	ea43 030c 	orr.w	r3, r3, ip
 8005dea:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005dee:	780a      	ldrb	r2, [r1, #0]
 8005df0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005df4:	b29b      	uxth	r3, r3
 8005df6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005dfa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005dfe:	ea43 030c 	orr.w	r3, r3, ip
 8005e02:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8005e06:	e789      	b.n	8005d1c <USB_DeactivateEndpoint+0x4c>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005e08:	780a      	ldrb	r2, [r1, #0]
 8005e0a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005e0e:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8005e12:	d00c      	beq.n	8005e2e <USB_DeactivateEndpoint+0x15e>
 8005e14:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005e18:	b29b      	uxth	r3, r3
 8005e1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e22:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005e26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e2a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005e2e:	780a      	ldrb	r2, [r1, #0]
 8005e30:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005e34:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8005e38:	d00c      	beq.n	8005e54 <USB_DeactivateEndpoint+0x184>
 8005e3a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005e3e:	b29b      	uxth	r3, r3
 8005e40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e48:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005e4c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005e50:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 8005e54:	780a      	ldrb	r2, [r1, #0]
 8005e56:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005e5a:	b29b      	uxth	r3, r3
 8005e5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e64:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005e68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e6c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005e70:	780a      	ldrb	r2, [r1, #0]
 8005e72:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005e76:	b29b      	uxth	r3, r3
 8005e78:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e7c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e80:	f248 0c80 	movw	ip, #32896	@ 0x8080
 8005e84:	ea43 030c 	orr.w	r3, r3, ip
 8005e88:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005e8c:	780a      	ldrb	r2, [r1, #0]
 8005e8e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005e92:	b29b      	uxth	r3, r3
 8005e94:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005e98:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005e9c:	ea43 030c 	orr.w	r3, r3, ip
 8005ea0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8005ea4:	e73a      	b.n	8005d1c <USB_DeactivateEndpoint+0x4c>

08005ea6 <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 8005ea6:	784b      	ldrb	r3, [r1, #1]
 8005ea8:	b18b      	cbz	r3, 8005ece <USB_EPSetStall+0x28>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8005eaa:	780a      	ldrb	r2, [r1, #0]
 8005eac:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005eb0:	b29b      	uxth	r3, r3
 8005eb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005eb6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005eba:	f083 0310 	eor.w	r3, r3, #16
 8005ebe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ec2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ec6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
  }

  return HAL_OK;
}
 8005eca:	2000      	movs	r0, #0
 8005ecc:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8005ece:	780a      	ldrb	r2, [r1, #0]
 8005ed0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005ed4:	b29b      	uxth	r3, r3
 8005ed6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005eda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ede:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8005ee2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005ee6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005eea:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8005eee:	e7ec      	b.n	8005eca <USB_EPSetStall+0x24>

08005ef0 <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 8005ef0:	7b0b      	ldrb	r3, [r1, #12]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d14b      	bne.n	8005f8e <USB_EPClearStall+0x9e>
  {
    if (ep->is_in != 0U)
 8005ef6:	784b      	ldrb	r3, [r1, #1]
 8005ef8:	b333      	cbz	r3, 8005f48 <USB_EPClearStall+0x58>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005efa:	780a      	ldrb	r2, [r1, #0]
 8005efc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005f00:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8005f04:	d00c      	beq.n	8005f20 <USB_EPClearStall+0x30>
 8005f06:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005f0a:	b29b      	uxth	r3, r3
 8005f0c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f14:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f18:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8005f1c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8005f20:	78cb      	ldrb	r3, [r1, #3]
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d033      	beq.n	8005f8e <USB_EPClearStall+0x9e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8005f26:	780a      	ldrb	r2, [r1, #0]
 8005f28:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005f2c:	b29b      	uxth	r3, r3
 8005f2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f32:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005f36:	f083 0320 	eor.w	r3, r3, #32
 8005f3a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f42:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
 8005f46:	e022      	b.n	8005f8e <USB_EPClearStall+0x9e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005f48:	780a      	ldrb	r2, [r1, #0]
 8005f4a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005f4e:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8005f52:	d00c      	beq.n	8005f6e <USB_EPClearStall+0x7e>
 8005f54:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005f5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f62:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005f66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f6a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005f6e:	780a      	ldrb	r2, [r1, #0]
 8005f70:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8005f74:	b29b      	uxth	r3, r3
 8005f76:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005f7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f7e:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 8005f82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005f86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f8a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }

  return HAL_OK;
}
 8005f8e:	2000      	movs	r0, #0
 8005f90:	4770      	bx	lr

08005f92 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 8005f92:	b911      	cbnz	r1, 8005f9a <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8005f94:	2380      	movs	r3, #128	@ 0x80
 8005f96:	f8a0 304c 	strh.w	r3, [r0, #76]	@ 0x4c
  }

  return HAL_OK;
}
 8005f9a:	2000      	movs	r0, #0
 8005f9c:	4770      	bx	lr

08005f9e <USB_DevConnect>:
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 8005f9e:	2000      	movs	r0, #0
 8005fa0:	4770      	bx	lr

08005fa2 <USB_DevDisconnect>:
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
}
 8005fa2:	2000      	movs	r0, #0
 8005fa4:	4770      	bx	lr

08005fa6 <USB_ReadInterrupts>:
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8005fa6:	f8b0 0044 	ldrh.w	r0, [r0, #68]	@ 0x44
  return tmpreg;
}
 8005faa:	b280      	uxth	r0, r0
 8005fac:	4770      	bx	lr

08005fae <USB_EP0_OutStart>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8005fae:	2000      	movs	r0, #0
 8005fb0:	4770      	bx	lr

08005fb2 <USB_WritePMA>:
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8005fb2:	3301      	adds	r3, #1
 8005fb4:	085b      	lsrs	r3, r3, #1
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8005fb6:	eb00 0042 	add.w	r0, r0, r2, lsl #1
 8005fba:	f500 6080 	add.w	r0, r0, #1024	@ 0x400

  for (count = n; count != 0U; count--)
 8005fbe:	e008      	b.n	8005fd2 <USB_WritePMA+0x20>
  {
    WrVal = pBuf[0];
 8005fc0:	780a      	ldrb	r2, [r1, #0]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8005fc2:	f891 c001 	ldrb.w	ip, [r1, #1]
 8005fc6:	ea42 220c 	orr.w	r2, r2, ip, lsl #8
    *pdwVal = (WrVal & 0xFFFFU);
 8005fca:	f820 2b04 	strh.w	r2, [r0], #4
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
    pBuf++;
 8005fce:	3102      	adds	r1, #2
  for (count = n; count != 0U; count--)
 8005fd0:	3b01      	subs	r3, #1
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d1f4      	bne.n	8005fc0 <USB_WritePMA+0xe>
  }
}
 8005fd6:	4770      	bx	lr

08005fd8 <USB_EPStartXfer>:
{
 8005fd8:	b570      	push	{r4, r5, r6, lr}
 8005fda:	4605      	mov	r5, r0
 8005fdc:	460c      	mov	r4, r1
  if (ep->is_in == 1U)
 8005fde:	784a      	ldrb	r2, [r1, #1]
 8005fe0:	2a01      	cmp	r2, #1
 8005fe2:	d03b      	beq.n	800605c <USB_EPStartXfer+0x84>
    if (ep->doublebuffer == 0U)
 8005fe4:	7b0b      	ldrb	r3, [r1, #12]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	f040 82a6 	bne.w	8006538 <USB_EPStartXfer+0x560>
      if (ep->xfer_len > ep->maxpacket)
 8005fec:	698b      	ldr	r3, [r1, #24]
 8005fee:	690a      	ldr	r2, [r1, #16]
 8005ff0:	4293      	cmp	r3, r2
 8005ff2:	f240 8284 	bls.w	80064fe <USB_EPStartXfer+0x526>
        ep->xfer_len -= len;
 8005ff6:	1a9b      	subs	r3, r3, r2
 8005ff8:	618b      	str	r3, [r1, #24]
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8005ffa:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8005ffe:	b29b      	uxth	r3, r3
 8006000:	442b      	add	r3, r5
 8006002:	7821      	ldrb	r1, [r4, #0]
 8006004:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8006008:	f8b3 140c 	ldrh.w	r1, [r3, #1036]	@ 0x40c
 800600c:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8006010:	f8a3 140c 	strh.w	r1, [r3, #1036]	@ 0x40c
 8006014:	2a3e      	cmp	r2, #62	@ 0x3e
 8006016:	f240 8276 	bls.w	8006506 <USB_EPStartXfer+0x52e>
 800601a:	0951      	lsrs	r1, r2, #5
 800601c:	f012 0f1f 	tst.w	r2, #31
 8006020:	d100      	bne.n	8006024 <USB_EPStartXfer+0x4c>
 8006022:	3901      	subs	r1, #1
 8006024:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 8006028:	b292      	uxth	r2, r2
 800602a:	0289      	lsls	r1, r1, #10
 800602c:	b289      	uxth	r1, r1
 800602e:	430a      	orrs	r2, r1
 8006030:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006034:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006038:	7822      	ldrb	r2, [r4, #0]
 800603a:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800603e:	b29b      	uxth	r3, r3
 8006040:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006044:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006048:	f483 5340 	eor.w	r3, r3, #12288	@ 0x3000
 800604c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006050:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006054:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 8006058:	2000      	movs	r0, #0
}
 800605a:	bd70      	pop	{r4, r5, r6, pc}
    if (ep->xfer_len > ep->maxpacket)
 800605c:	698e      	ldr	r6, [r1, #24]
 800605e:	6909      	ldr	r1, [r1, #16]
 8006060:	428e      	cmp	r6, r1
 8006062:	d900      	bls.n	8006066 <USB_EPStartXfer+0x8e>
      len = ep->maxpacket;
 8006064:	460e      	mov	r6, r1
    if (ep->doublebuffer == 0U)
 8006066:	7b23      	ldrb	r3, [r4, #12]
 8006068:	b373      	cbz	r3, 80060c8 <USB_EPStartXfer+0xf0>
      if (ep->type == EP_TYPE_BULK)
 800606a:	78e3      	ldrb	r3, [r4, #3]
 800606c:	2b02      	cmp	r3, #2
 800606e:	d04d      	beq.n	800610c <USB_EPStartXfer+0x134>
        ep->xfer_len_db -= len;
 8006070:	6a23      	ldr	r3, [r4, #32]
 8006072:	1b9b      	subs	r3, r3, r6
 8006074:	6223      	str	r3, [r4, #32]
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006076:	7821      	ldrb	r1, [r4, #0]
 8006078:	f835 3021 	ldrh.w	r3, [r5, r1, lsl #2]
 800607c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8006080:	f000 81f5 	beq.w	800646e <USB_EPStartXfer+0x496>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006084:	2a00      	cmp	r2, #0
 8006086:	f040 81e2 	bne.w	800644e <USB_EPStartXfer+0x476>
 800608a:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 800608e:	b29b      	uxth	r3, r3
 8006090:	442b      	add	r3, r5
 8006092:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 8006096:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 800609a:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800609e:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 80060a2:	2e3e      	cmp	r6, #62	@ 0x3e
 80060a4:	f240 81ba 	bls.w	800641c <USB_EPStartXfer+0x444>
 80060a8:	0971      	lsrs	r1, r6, #5
 80060aa:	f016 0f1f 	tst.w	r6, #31
 80060ae:	d100      	bne.n	80060b2 <USB_EPStartXfer+0xda>
 80060b0:	3901      	subs	r1, #1
 80060b2:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 80060b6:	b292      	uxth	r2, r2
 80060b8:	0289      	lsls	r1, r1, #10
 80060ba:	b289      	uxth	r1, r1
 80060bc:	430a      	orrs	r2, r1
 80060be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80060c2:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 80060c6:	e1cb      	b.n	8006460 <USB_EPStartXfer+0x488>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80060c8:	b2b6      	uxth	r6, r6
 80060ca:	4633      	mov	r3, r6
 80060cc:	88e2      	ldrh	r2, [r4, #6]
 80060ce:	6961      	ldr	r1, [r4, #20]
 80060d0:	4628      	mov	r0, r5
 80060d2:	f7ff ff6e 	bl	8005fb2 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80060d6:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 80060da:	b29b      	uxth	r3, r3
 80060dc:	442b      	add	r3, r5
 80060de:	7822      	ldrb	r2, [r4, #0]
 80060e0:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 80060e4:	f8a3 6404 	strh.w	r6, [r3, #1028]	@ 0x404
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80060e8:	7822      	ldrb	r2, [r4, #0]
 80060ea:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 80060ee:	b29b      	uxth	r3, r3
 80060f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80060f8:	f083 0330 	eor.w	r3, r3, #48	@ 0x30
 80060fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006100:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006104:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 8006108:	2000      	movs	r0, #0
 800610a:	e7a6      	b.n	800605a <USB_EPStartXfer+0x82>
        if (ep->xfer_len_db > ep->maxpacket)
 800610c:	6a23      	ldr	r3, [r4, #32]
 800610e:	4299      	cmp	r1, r3
 8006110:	f080 8166 	bcs.w	80063e0 <USB_EPStartXfer+0x408>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006114:	7822      	ldrb	r2, [r4, #0]
 8006116:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800611a:	b29b      	uxth	r3, r3
 800611c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006120:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006124:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006128:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800612c:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
          ep->xfer_len_db -= len;
 8006130:	6a23      	ldr	r3, [r4, #32]
 8006132:	1b9b      	subs	r3, r3, r6
 8006134:	6223      	str	r3, [r4, #32]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006136:	7822      	ldrb	r2, [r4, #0]
 8006138:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 800613c:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8006140:	f000 80a7 	beq.w	8006292 <USB_EPStartXfer+0x2ba>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006144:	7863      	ldrb	r3, [r4, #1]
 8006146:	bbb3      	cbnz	r3, 80061b6 <USB_EPStartXfer+0x1de>
 8006148:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 800614c:	b29b      	uxth	r3, r3
 800614e:	442b      	add	r3, r5
 8006150:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8006154:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 8006158:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800615c:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 8006160:	2e3e      	cmp	r6, #62	@ 0x3e
 8006162:	d90f      	bls.n	8006184 <USB_EPStartXfer+0x1ac>
 8006164:	0971      	lsrs	r1, r6, #5
 8006166:	f016 0f1f 	tst.w	r6, #31
 800616a:	d100      	bne.n	800616e <USB_EPStartXfer+0x196>
 800616c:	3901      	subs	r1, #1
 800616e:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 8006172:	b292      	uxth	r2, r2
 8006174:	0289      	lsls	r1, r1, #10
 8006176:	b289      	uxth	r1, r1
 8006178:	430a      	orrs	r2, r1
 800617a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800617e:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 8006182:	e01a      	b.n	80061ba <USB_EPStartXfer+0x1e2>
 8006184:	b94e      	cbnz	r6, 800619a <USB_EPStartXfer+0x1c2>
 8006186:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 800618a:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800618e:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8006192:	b292      	uxth	r2, r2
 8006194:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 8006198:	e00f      	b.n	80061ba <USB_EPStartXfer+0x1e2>
 800619a:	0872      	lsrs	r2, r6, #1
 800619c:	f016 0f01 	tst.w	r6, #1
 80061a0:	d000      	beq.n	80061a4 <USB_EPStartXfer+0x1cc>
 80061a2:	3201      	adds	r2, #1
 80061a4:	f8b3 140c 	ldrh.w	r1, [r3, #1036]	@ 0x40c
 80061a8:	b289      	uxth	r1, r1
 80061aa:	0292      	lsls	r2, r2, #10
 80061ac:	b292      	uxth	r2, r2
 80061ae:	430a      	orrs	r2, r1
 80061b0:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 80061b4:	e001      	b.n	80061ba <USB_EPStartXfer+0x1e2>
 80061b6:	2b01      	cmp	r3, #1
 80061b8:	d030      	beq.n	800621c <USB_EPStartXfer+0x244>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80061ba:	b2b3      	uxth	r3, r6
 80061bc:	8962      	ldrh	r2, [r4, #10]
 80061be:	6961      	ldr	r1, [r4, #20]
 80061c0:	4628      	mov	r0, r5
 80061c2:	f7ff fef6 	bl	8005fb2 <USB_WritePMA>
            ep->xfer_buff += len;
 80061c6:	6963      	ldr	r3, [r4, #20]
 80061c8:	4433      	add	r3, r6
 80061ca:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 80061cc:	6a23      	ldr	r3, [r4, #32]
 80061ce:	6922      	ldr	r2, [r4, #16]
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d92d      	bls.n	8006230 <USB_EPStartXfer+0x258>
              ep->xfer_len_db -= len;
 80061d4:	1b9b      	subs	r3, r3, r6
 80061d6:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80061d8:	7863      	ldrb	r3, [r4, #1]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d145      	bne.n	800626a <USB_EPStartXfer+0x292>
 80061de:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	442b      	add	r3, r5
 80061e6:	7822      	ldrb	r2, [r4, #0]
 80061e8:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 80061ec:	f8b3 2404 	ldrh.w	r2, [r3, #1028]	@ 0x404
 80061f0:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80061f4:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 80061f8:	2e3e      	cmp	r6, #62	@ 0x3e
 80061fa:	d91d      	bls.n	8006238 <USB_EPStartXfer+0x260>
 80061fc:	0971      	lsrs	r1, r6, #5
 80061fe:	f016 0f1f 	tst.w	r6, #31
 8006202:	d100      	bne.n	8006206 <USB_EPStartXfer+0x22e>
 8006204:	3901      	subs	r1, #1
 8006206:	f8b3 2404 	ldrh.w	r2, [r3, #1028]	@ 0x404
 800620a:	b292      	uxth	r2, r2
 800620c:	0289      	lsls	r1, r1, #10
 800620e:	b289      	uxth	r1, r1
 8006210:	430a      	orrs	r2, r1
 8006212:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006216:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 800621a:	e028      	b.n	800626e <USB_EPStartXfer+0x296>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800621c:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8006220:	b29b      	uxth	r3, r3
 8006222:	442b      	add	r3, r5
 8006224:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8006228:	b2b2      	uxth	r2, r6
 800622a:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 800622e:	e7c4      	b.n	80061ba <USB_EPStartXfer+0x1e2>
              ep->xfer_len_db = 0U;
 8006230:	2200      	movs	r2, #0
 8006232:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 8006234:	461e      	mov	r6, r3
 8006236:	e7cf      	b.n	80061d8 <USB_EPStartXfer+0x200>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006238:	b94e      	cbnz	r6, 800624e <USB_EPStartXfer+0x276>
 800623a:	f8b3 2404 	ldrh.w	r2, [r3, #1028]	@ 0x404
 800623e:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8006242:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8006246:	b292      	uxth	r2, r2
 8006248:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 800624c:	e00f      	b.n	800626e <USB_EPStartXfer+0x296>
 800624e:	0872      	lsrs	r2, r6, #1
 8006250:	f016 0f01 	tst.w	r6, #1
 8006254:	d000      	beq.n	8006258 <USB_EPStartXfer+0x280>
 8006256:	3201      	adds	r2, #1
 8006258:	f8b3 1404 	ldrh.w	r1, [r3, #1028]	@ 0x404
 800625c:	b289      	uxth	r1, r1
 800625e:	0292      	lsls	r2, r2, #10
 8006260:	b292      	uxth	r2, r2
 8006262:	430a      	orrs	r2, r1
 8006264:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 8006268:	e001      	b.n	800626e <USB_EPStartXfer+0x296>
 800626a:	2b01      	cmp	r3, #1
 800626c:	d006      	beq.n	800627c <USB_EPStartXfer+0x2a4>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800626e:	b2b3      	uxth	r3, r6
 8006270:	8922      	ldrh	r2, [r4, #8]
 8006272:	6961      	ldr	r1, [r4, #20]
 8006274:	4628      	mov	r0, r5
 8006276:	f7ff fe9c 	bl	8005fb2 <USB_WritePMA>
 800627a:	e735      	b.n	80060e8 <USB_EPStartXfer+0x110>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800627c:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8006280:	b29b      	uxth	r3, r3
 8006282:	442b      	add	r3, r5
 8006284:	7822      	ldrb	r2, [r4, #0]
 8006286:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800628a:	b2b2      	uxth	r2, r6
 800628c:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 8006290:	e7ed      	b.n	800626e <USB_EPStartXfer+0x296>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8006292:	7863      	ldrb	r3, [r4, #1]
 8006294:	bbb3      	cbnz	r3, 8006304 <USB_EPStartXfer+0x32c>
 8006296:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 800629a:	b29b      	uxth	r3, r3
 800629c:	442b      	add	r3, r5
 800629e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 80062a2:	f8b3 2404 	ldrh.w	r2, [r3, #1028]	@ 0x404
 80062a6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80062aa:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 80062ae:	2e3e      	cmp	r6, #62	@ 0x3e
 80062b0:	d90f      	bls.n	80062d2 <USB_EPStartXfer+0x2fa>
 80062b2:	0971      	lsrs	r1, r6, #5
 80062b4:	f016 0f1f 	tst.w	r6, #31
 80062b8:	d100      	bne.n	80062bc <USB_EPStartXfer+0x2e4>
 80062ba:	3901      	subs	r1, #1
 80062bc:	f8b3 2404 	ldrh.w	r2, [r3, #1028]	@ 0x404
 80062c0:	b292      	uxth	r2, r2
 80062c2:	0289      	lsls	r1, r1, #10
 80062c4:	b289      	uxth	r1, r1
 80062c6:	430a      	orrs	r2, r1
 80062c8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80062cc:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 80062d0:	e01a      	b.n	8006308 <USB_EPStartXfer+0x330>
 80062d2:	b94e      	cbnz	r6, 80062e8 <USB_EPStartXfer+0x310>
 80062d4:	f8b3 2404 	ldrh.w	r2, [r3, #1028]	@ 0x404
 80062d8:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80062dc:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80062e0:	b292      	uxth	r2, r2
 80062e2:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 80062e6:	e00f      	b.n	8006308 <USB_EPStartXfer+0x330>
 80062e8:	0872      	lsrs	r2, r6, #1
 80062ea:	f016 0f01 	tst.w	r6, #1
 80062ee:	d000      	beq.n	80062f2 <USB_EPStartXfer+0x31a>
 80062f0:	3201      	adds	r2, #1
 80062f2:	f8b3 1404 	ldrh.w	r1, [r3, #1028]	@ 0x404
 80062f6:	b289      	uxth	r1, r1
 80062f8:	0292      	lsls	r2, r2, #10
 80062fa:	b292      	uxth	r2, r2
 80062fc:	430a      	orrs	r2, r1
 80062fe:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 8006302:	e001      	b.n	8006308 <USB_EPStartXfer+0x330>
 8006304:	2b01      	cmp	r3, #1
 8006306:	d030      	beq.n	800636a <USB_EPStartXfer+0x392>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006308:	b2b3      	uxth	r3, r6
 800630a:	8922      	ldrh	r2, [r4, #8]
 800630c:	6961      	ldr	r1, [r4, #20]
 800630e:	4628      	mov	r0, r5
 8006310:	f7ff fe4f 	bl	8005fb2 <USB_WritePMA>
            ep->xfer_buff += len;
 8006314:	6963      	ldr	r3, [r4, #20]
 8006316:	4433      	add	r3, r6
 8006318:	6163      	str	r3, [r4, #20]
            if (ep->xfer_len_db > ep->maxpacket)
 800631a:	6a23      	ldr	r3, [r4, #32]
 800631c:	6922      	ldr	r2, [r4, #16]
 800631e:	4293      	cmp	r3, r2
 8006320:	d92d      	bls.n	800637e <USB_EPStartXfer+0x3a6>
              ep->xfer_len_db -= len;
 8006322:	1b9b      	subs	r3, r3, r6
 8006324:	6223      	str	r3, [r4, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006326:	7863      	ldrb	r3, [r4, #1]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d145      	bne.n	80063b8 <USB_EPStartXfer+0x3e0>
 800632c:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8006330:	b29b      	uxth	r3, r3
 8006332:	442b      	add	r3, r5
 8006334:	7822      	ldrb	r2, [r4, #0]
 8006336:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800633a:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 800633e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8006342:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 8006346:	2e3e      	cmp	r6, #62	@ 0x3e
 8006348:	d91d      	bls.n	8006386 <USB_EPStartXfer+0x3ae>
 800634a:	0971      	lsrs	r1, r6, #5
 800634c:	f016 0f1f 	tst.w	r6, #31
 8006350:	d100      	bne.n	8006354 <USB_EPStartXfer+0x37c>
 8006352:	3901      	subs	r1, #1
 8006354:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 8006358:	b292      	uxth	r2, r2
 800635a:	0289      	lsls	r1, r1, #10
 800635c:	b289      	uxth	r1, r1
 800635e:	430a      	orrs	r2, r1
 8006360:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006364:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 8006368:	e028      	b.n	80063bc <USB_EPStartXfer+0x3e4>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800636a:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 800636e:	b29b      	uxth	r3, r3
 8006370:	442b      	add	r3, r5
 8006372:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8006376:	b2b2      	uxth	r2, r6
 8006378:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 800637c:	e7c4      	b.n	8006308 <USB_EPStartXfer+0x330>
              ep->xfer_len_db = 0U;
 800637e:	2200      	movs	r2, #0
 8006380:	6222      	str	r2, [r4, #32]
              len = ep->xfer_len_db;
 8006382:	461e      	mov	r6, r3
 8006384:	e7cf      	b.n	8006326 <USB_EPStartXfer+0x34e>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006386:	b94e      	cbnz	r6, 800639c <USB_EPStartXfer+0x3c4>
 8006388:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 800638c:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8006390:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8006394:	b292      	uxth	r2, r2
 8006396:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 800639a:	e00f      	b.n	80063bc <USB_EPStartXfer+0x3e4>
 800639c:	0872      	lsrs	r2, r6, #1
 800639e:	f016 0f01 	tst.w	r6, #1
 80063a2:	d000      	beq.n	80063a6 <USB_EPStartXfer+0x3ce>
 80063a4:	3201      	adds	r2, #1
 80063a6:	f8b3 140c 	ldrh.w	r1, [r3, #1036]	@ 0x40c
 80063aa:	b289      	uxth	r1, r1
 80063ac:	0292      	lsls	r2, r2, #10
 80063ae:	b292      	uxth	r2, r2
 80063b0:	430a      	orrs	r2, r1
 80063b2:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 80063b6:	e001      	b.n	80063bc <USB_EPStartXfer+0x3e4>
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d006      	beq.n	80063ca <USB_EPStartXfer+0x3f2>
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80063bc:	b2b3      	uxth	r3, r6
 80063be:	8962      	ldrh	r2, [r4, #10]
 80063c0:	6961      	ldr	r1, [r4, #20]
 80063c2:	4628      	mov	r0, r5
 80063c4:	f7ff fdf5 	bl	8005fb2 <USB_WritePMA>
 80063c8:	e68e      	b.n	80060e8 <USB_EPStartXfer+0x110>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80063ca:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	442b      	add	r3, r5
 80063d2:	7822      	ldrb	r2, [r4, #0]
 80063d4:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 80063d8:	b2b2      	uxth	r2, r6
 80063da:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 80063de:	e7ed      	b.n	80063bc <USB_EPStartXfer+0x3e4>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80063e0:	7821      	ldrb	r1, [r4, #0]
 80063e2:	f835 2021 	ldrh.w	r2, [r5, r1, lsl #2]
 80063e6:	b292      	uxth	r2, r2
 80063e8:	f422 42e2 	bic.w	r2, r2, #28928	@ 0x7100
 80063ec:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80063f0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80063f4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80063f8:	f825 2021 	strh.w	r2, [r5, r1, lsl #2]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80063fc:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 8006400:	b292      	uxth	r2, r2
 8006402:	442a      	add	r2, r5
 8006404:	7821      	ldrb	r1, [r4, #0]
 8006406:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800640a:	b29b      	uxth	r3, r3
 800640c:	f8a2 3404 	strh.w	r3, [r2, #1028]	@ 0x404
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006410:	8922      	ldrh	r2, [r4, #8]
 8006412:	6961      	ldr	r1, [r4, #20]
 8006414:	4628      	mov	r0, r5
 8006416:	f7ff fdcc 	bl	8005fb2 <USB_WritePMA>
 800641a:	e665      	b.n	80060e8 <USB_EPStartXfer+0x110>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800641c:	b94e      	cbnz	r6, 8006432 <USB_EPStartXfer+0x45a>
 800641e:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 8006422:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8006426:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800642a:	b292      	uxth	r2, r2
 800642c:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 8006430:	e016      	b.n	8006460 <USB_EPStartXfer+0x488>
 8006432:	0872      	lsrs	r2, r6, #1
 8006434:	f016 0f01 	tst.w	r6, #1
 8006438:	d000      	beq.n	800643c <USB_EPStartXfer+0x464>
 800643a:	3201      	adds	r2, #1
 800643c:	f8b3 140c 	ldrh.w	r1, [r3, #1036]	@ 0x40c
 8006440:	b289      	uxth	r1, r1
 8006442:	0292      	lsls	r2, r2, #10
 8006444:	b292      	uxth	r2, r2
 8006446:	430a      	orrs	r2, r1
 8006448:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 800644c:	e008      	b.n	8006460 <USB_EPStartXfer+0x488>
 800644e:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8006452:	b29b      	uxth	r3, r3
 8006454:	442b      	add	r3, r5
 8006456:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800645a:	b2b2      	uxth	r2, r6
 800645c:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006460:	b2b3      	uxth	r3, r6
 8006462:	8962      	ldrh	r2, [r4, #10]
 8006464:	6961      	ldr	r1, [r4, #20]
 8006466:	4628      	mov	r0, r5
 8006468:	f7ff fda3 	bl	8005fb2 <USB_WritePMA>
 800646c:	e63c      	b.n	80060e8 <USB_EPStartXfer+0x110>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800646e:	bbb2      	cbnz	r2, 80064de <USB_EPStartXfer+0x506>
 8006470:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8006474:	b29b      	uxth	r3, r3
 8006476:	442b      	add	r3, r5
 8006478:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 800647c:	f8b3 2404 	ldrh.w	r2, [r3, #1028]	@ 0x404
 8006480:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8006484:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 8006488:	2e3e      	cmp	r6, #62	@ 0x3e
 800648a:	d90f      	bls.n	80064ac <USB_EPStartXfer+0x4d4>
 800648c:	0971      	lsrs	r1, r6, #5
 800648e:	f016 0f1f 	tst.w	r6, #31
 8006492:	d100      	bne.n	8006496 <USB_EPStartXfer+0x4be>
 8006494:	3901      	subs	r1, #1
 8006496:	f8b3 2404 	ldrh.w	r2, [r3, #1028]	@ 0x404
 800649a:	b292      	uxth	r2, r2
 800649c:	0289      	lsls	r1, r1, #10
 800649e:	b289      	uxth	r1, r1
 80064a0:	430a      	orrs	r2, r1
 80064a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80064a6:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 80064aa:	e021      	b.n	80064f0 <USB_EPStartXfer+0x518>
 80064ac:	b94e      	cbnz	r6, 80064c2 <USB_EPStartXfer+0x4ea>
 80064ae:	f8b3 2404 	ldrh.w	r2, [r3, #1028]	@ 0x404
 80064b2:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80064b6:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80064ba:	b292      	uxth	r2, r2
 80064bc:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 80064c0:	e016      	b.n	80064f0 <USB_EPStartXfer+0x518>
 80064c2:	0872      	lsrs	r2, r6, #1
 80064c4:	f016 0f01 	tst.w	r6, #1
 80064c8:	d000      	beq.n	80064cc <USB_EPStartXfer+0x4f4>
 80064ca:	3201      	adds	r2, #1
 80064cc:	f8b3 1404 	ldrh.w	r1, [r3, #1028]	@ 0x404
 80064d0:	b289      	uxth	r1, r1
 80064d2:	0292      	lsls	r2, r2, #10
 80064d4:	b292      	uxth	r2, r2
 80064d6:	430a      	orrs	r2, r1
 80064d8:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 80064dc:	e008      	b.n	80064f0 <USB_EPStartXfer+0x518>
 80064de:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 80064e2:	b29b      	uxth	r3, r3
 80064e4:	442b      	add	r3, r5
 80064e6:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 80064ea:	b2b2      	uxth	r2, r6
 80064ec:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80064f0:	b2b3      	uxth	r3, r6
 80064f2:	8922      	ldrh	r2, [r4, #8]
 80064f4:	6961      	ldr	r1, [r4, #20]
 80064f6:	4628      	mov	r0, r5
 80064f8:	f7ff fd5b 	bl	8005fb2 <USB_WritePMA>
 80064fc:	e5f4      	b.n	80060e8 <USB_EPStartXfer+0x110>
        ep->xfer_len = 0U;
 80064fe:	2200      	movs	r2, #0
 8006500:	618a      	str	r2, [r1, #24]
        len = ep->xfer_len;
 8006502:	461a      	mov	r2, r3
 8006504:	e579      	b.n	8005ffa <USB_EPStartXfer+0x22>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006506:	b94a      	cbnz	r2, 800651c <USB_EPStartXfer+0x544>
 8006508:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 800650c:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8006510:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8006514:	b292      	uxth	r2, r2
 8006516:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 800651a:	e58d      	b.n	8006038 <USB_EPStartXfer+0x60>
 800651c:	0851      	lsrs	r1, r2, #1
 800651e:	f012 0f01 	tst.w	r2, #1
 8006522:	d000      	beq.n	8006526 <USB_EPStartXfer+0x54e>
 8006524:	3101      	adds	r1, #1
 8006526:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 800652a:	b292      	uxth	r2, r2
 800652c:	0289      	lsls	r1, r1, #10
 800652e:	b289      	uxth	r1, r1
 8006530:	430a      	orrs	r2, r1
 8006532:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 8006536:	e57f      	b.n	8006038 <USB_EPStartXfer+0x60>
      if (ep->type == EP_TYPE_BULK)
 8006538:	78cb      	ldrb	r3, [r1, #3]
 800653a:	2b02      	cmp	r3, #2
 800653c:	d04d      	beq.n	80065da <USB_EPStartXfer+0x602>
      else if (ep->type == EP_TYPE_ISOC)
 800653e:	2b01      	cmp	r3, #1
 8006540:	f040 812f 	bne.w	80067a2 <USB_EPStartXfer+0x7ca>
        if (ep->xfer_len > ep->maxpacket)
 8006544:	6989      	ldr	r1, [r1, #24]
 8006546:	6923      	ldr	r3, [r4, #16]
 8006548:	4299      	cmp	r1, r3
 800654a:	f240 80e6 	bls.w	800671a <USB_EPStartXfer+0x742>
          ep->xfer_len -= len;
 800654e:	1ac9      	subs	r1, r1, r3
 8006550:	61a1      	str	r1, [r4, #24]
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006552:	b9f2      	cbnz	r2, 8006592 <USB_EPStartXfer+0x5ba>
 8006554:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 8006558:	b292      	uxth	r2, r2
 800655a:	442a      	add	r2, r5
 800655c:	7821      	ldrb	r1, [r4, #0]
 800655e:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8006562:	f8b2 1404 	ldrh.w	r1, [r2, #1028]	@ 0x404
 8006566:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800656a:	f8a2 1404 	strh.w	r1, [r2, #1028]	@ 0x404
 800656e:	2b3e      	cmp	r3, #62	@ 0x3e
 8006570:	f240 80d7 	bls.w	8006722 <USB_EPStartXfer+0x74a>
 8006574:	0958      	lsrs	r0, r3, #5
 8006576:	f013 0f1f 	tst.w	r3, #31
 800657a:	d100      	bne.n	800657e <USB_EPStartXfer+0x5a6>
 800657c:	3801      	subs	r0, #1
 800657e:	f8b2 1404 	ldrh.w	r1, [r2, #1028]	@ 0x404
 8006582:	b289      	uxth	r1, r1
 8006584:	0280      	lsls	r0, r0, #10
 8006586:	b280      	uxth	r0, r0
 8006588:	4301      	orrs	r1, r0
 800658a:	f441 4100 	orr.w	r1, r1, #32768	@ 0x8000
 800658e:	f8a2 1404 	strh.w	r1, [r2, #1028]	@ 0x404
 8006592:	7862      	ldrb	r2, [r4, #1]
 8006594:	2a00      	cmp	r2, #0
 8006596:	f040 80f6 	bne.w	8006786 <USB_EPStartXfer+0x7ae>
 800659a:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 800659e:	b292      	uxth	r2, r2
 80065a0:	442a      	add	r2, r5
 80065a2:	7821      	ldrb	r1, [r4, #0]
 80065a4:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80065a8:	f8b2 140c 	ldrh.w	r1, [r2, #1036]	@ 0x40c
 80065ac:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80065b0:	f8a2 140c 	strh.w	r1, [r2, #1036]	@ 0x40c
 80065b4:	2b3e      	cmp	r3, #62	@ 0x3e
 80065b6:	f240 80cd 	bls.w	8006754 <USB_EPStartXfer+0x77c>
 80065ba:	0959      	lsrs	r1, r3, #5
 80065bc:	f013 0f1f 	tst.w	r3, #31
 80065c0:	d100      	bne.n	80065c4 <USB_EPStartXfer+0x5ec>
 80065c2:	3901      	subs	r1, #1
 80065c4:	f8b2 340c 	ldrh.w	r3, [r2, #1036]	@ 0x40c
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	0289      	lsls	r1, r1, #10
 80065cc:	b289      	uxth	r1, r1
 80065ce:	430b      	orrs	r3, r1
 80065d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065d4:	f8a2 340c 	strh.w	r3, [r2, #1036]	@ 0x40c
 80065d8:	e52e      	b.n	8006038 <USB_EPStartXfer+0x60>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80065da:	b9f2      	cbnz	r2, 800661a <USB_EPStartXfer+0x642>
 80065dc:	f8b0 3050 	ldrh.w	r3, [r0, #80]	@ 0x50
 80065e0:	b29b      	uxth	r3, r3
 80065e2:	4403      	add	r3, r0
 80065e4:	780a      	ldrb	r2, [r1, #0]
 80065e6:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 80065ea:	f8b3 2404 	ldrh.w	r2, [r3, #1028]	@ 0x404
 80065ee:	f3c2 0209 	ubfx	r2, r2, #0, #10
 80065f2:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 80065f6:	690a      	ldr	r2, [r1, #16]
 80065f8:	2a3e      	cmp	r2, #62	@ 0x3e
 80065fa:	d931      	bls.n	8006660 <USB_EPStartXfer+0x688>
 80065fc:	0951      	lsrs	r1, r2, #5
 80065fe:	f012 0f1f 	tst.w	r2, #31
 8006602:	d100      	bne.n	8006606 <USB_EPStartXfer+0x62e>
 8006604:	3901      	subs	r1, #1
 8006606:	f8b3 2404 	ldrh.w	r2, [r3, #1028]	@ 0x404
 800660a:	b292      	uxth	r2, r2
 800660c:	0289      	lsls	r1, r1, #10
 800660e:	b289      	uxth	r1, r1
 8006610:	430a      	orrs	r2, r1
 8006612:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006616:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 800661a:	7863      	ldrb	r3, [r4, #1]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d151      	bne.n	80066c4 <USB_EPStartXfer+0x6ec>
 8006620:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8006624:	b29b      	uxth	r3, r3
 8006626:	442b      	add	r3, r5
 8006628:	7822      	ldrb	r2, [r4, #0]
 800662a:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 800662e:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 8006632:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8006636:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 800663a:	6922      	ldr	r2, [r4, #16]
 800663c:	2a3e      	cmp	r2, #62	@ 0x3e
 800663e:	d928      	bls.n	8006692 <USB_EPStartXfer+0x6ba>
 8006640:	0951      	lsrs	r1, r2, #5
 8006642:	f012 0f1f 	tst.w	r2, #31
 8006646:	d100      	bne.n	800664a <USB_EPStartXfer+0x672>
 8006648:	3901      	subs	r1, #1
 800664a:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 800664e:	b292      	uxth	r2, r2
 8006650:	0289      	lsls	r1, r1, #10
 8006652:	b289      	uxth	r1, r1
 8006654:	430a      	orrs	r2, r1
 8006656:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800665a:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 800665e:	e033      	b.n	80066c8 <USB_EPStartXfer+0x6f0>
 8006660:	b94a      	cbnz	r2, 8006676 <USB_EPStartXfer+0x69e>
 8006662:	f8b3 2404 	ldrh.w	r2, [r3, #1028]	@ 0x404
 8006666:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800666a:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 800666e:	b292      	uxth	r2, r2
 8006670:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 8006674:	e7d1      	b.n	800661a <USB_EPStartXfer+0x642>
 8006676:	0851      	lsrs	r1, r2, #1
 8006678:	f012 0f01 	tst.w	r2, #1
 800667c:	d000      	beq.n	8006680 <USB_EPStartXfer+0x6a8>
 800667e:	3101      	adds	r1, #1
 8006680:	f8b3 2404 	ldrh.w	r2, [r3, #1028]	@ 0x404
 8006684:	b290      	uxth	r0, r2
 8006686:	028a      	lsls	r2, r1, #10
 8006688:	b292      	uxth	r2, r2
 800668a:	4302      	orrs	r2, r0
 800668c:	f8a3 2404 	strh.w	r2, [r3, #1028]	@ 0x404
 8006690:	e7c3      	b.n	800661a <USB_EPStartXfer+0x642>
 8006692:	b94a      	cbnz	r2, 80066a8 <USB_EPStartXfer+0x6d0>
 8006694:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 8006698:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 800669c:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80066a0:	b292      	uxth	r2, r2
 80066a2:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 80066a6:	e00f      	b.n	80066c8 <USB_EPStartXfer+0x6f0>
 80066a8:	0851      	lsrs	r1, r2, #1
 80066aa:	f012 0f01 	tst.w	r2, #1
 80066ae:	d000      	beq.n	80066b2 <USB_EPStartXfer+0x6da>
 80066b0:	3101      	adds	r1, #1
 80066b2:	f8b3 240c 	ldrh.w	r2, [r3, #1036]	@ 0x40c
 80066b6:	b290      	uxth	r0, r2
 80066b8:	028a      	lsls	r2, r1, #10
 80066ba:	b292      	uxth	r2, r2
 80066bc:	4302      	orrs	r2, r0
 80066be:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 80066c2:	e001      	b.n	80066c8 <USB_EPStartXfer+0x6f0>
 80066c4:	2b01      	cmp	r3, #1
 80066c6:	d01d      	beq.n	8006704 <USB_EPStartXfer+0x72c>
        if (ep->xfer_count != 0U)
 80066c8:	69e3      	ldr	r3, [r4, #28]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	f43f acb4 	beq.w	8006038 <USB_EPStartXfer+0x60>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80066d0:	7822      	ldrb	r2, [r4, #0]
 80066d2:	f835 1022 	ldrh.w	r1, [r5, r2, lsl #2]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80066d6:	f244 0340 	movw	r3, #16448	@ 0x4040
 80066da:	ea03 0001 	and.w	r0, r3, r1
 80066de:	438b      	bics	r3, r1
 80066e0:	d002      	beq.n	80066e8 <USB_EPStartXfer+0x710>
 80066e2:	2800      	cmp	r0, #0
 80066e4:	f47f aca8 	bne.w	8006038 <USB_EPStartXfer+0x60>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80066e8:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 80066ec:	b29b      	uxth	r3, r3
 80066ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066fa:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80066fe:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
 8006702:	e499      	b.n	8006038 <USB_EPStartXfer+0x60>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8006704:	f8b5 3050 	ldrh.w	r3, [r5, #80]	@ 0x50
 8006708:	b29b      	uxth	r3, r3
 800670a:	442b      	add	r3, r5
 800670c:	7822      	ldrb	r2, [r4, #0]
 800670e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8006712:	8a22      	ldrh	r2, [r4, #16]
 8006714:	f8a3 240c 	strh.w	r2, [r3, #1036]	@ 0x40c
 8006718:	e7d6      	b.n	80066c8 <USB_EPStartXfer+0x6f0>
          ep->xfer_len = 0U;
 800671a:	2300      	movs	r3, #0
 800671c:	61a3      	str	r3, [r4, #24]
          len = ep->xfer_len;
 800671e:	460b      	mov	r3, r1
 8006720:	e717      	b.n	8006552 <USB_EPStartXfer+0x57a>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006722:	b94b      	cbnz	r3, 8006738 <USB_EPStartXfer+0x760>
 8006724:	f8b2 1404 	ldrh.w	r1, [r2, #1028]	@ 0x404
 8006728:	ea6f 4141 	mvn.w	r1, r1, lsl #17
 800672c:	ea6f 4151 	mvn.w	r1, r1, lsr #17
 8006730:	b289      	uxth	r1, r1
 8006732:	f8a2 1404 	strh.w	r1, [r2, #1028]	@ 0x404
 8006736:	e72c      	b.n	8006592 <USB_EPStartXfer+0x5ba>
 8006738:	0859      	lsrs	r1, r3, #1
 800673a:	f013 0f01 	tst.w	r3, #1
 800673e:	d000      	beq.n	8006742 <USB_EPStartXfer+0x76a>
 8006740:	3101      	adds	r1, #1
 8006742:	f8b2 0404 	ldrh.w	r0, [r2, #1028]	@ 0x404
 8006746:	b280      	uxth	r0, r0
 8006748:	0289      	lsls	r1, r1, #10
 800674a:	b289      	uxth	r1, r1
 800674c:	4301      	orrs	r1, r0
 800674e:	f8a2 1404 	strh.w	r1, [r2, #1028]	@ 0x404
 8006752:	e71e      	b.n	8006592 <USB_EPStartXfer+0x5ba>
 8006754:	b94b      	cbnz	r3, 800676a <USB_EPStartXfer+0x792>
 8006756:	f8b2 340c 	ldrh.w	r3, [r2, #1036]	@ 0x40c
 800675a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800675e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006762:	b29b      	uxth	r3, r3
 8006764:	f8a2 340c 	strh.w	r3, [r2, #1036]	@ 0x40c
 8006768:	e466      	b.n	8006038 <USB_EPStartXfer+0x60>
 800676a:	0859      	lsrs	r1, r3, #1
 800676c:	f013 0f01 	tst.w	r3, #1
 8006770:	d000      	beq.n	8006774 <USB_EPStartXfer+0x79c>
 8006772:	3101      	adds	r1, #1
 8006774:	f8b2 340c 	ldrh.w	r3, [r2, #1036]	@ 0x40c
 8006778:	b298      	uxth	r0, r3
 800677a:	028b      	lsls	r3, r1, #10
 800677c:	b29b      	uxth	r3, r3
 800677e:	4303      	orrs	r3, r0
 8006780:	f8a2 340c 	strh.w	r3, [r2, #1036]	@ 0x40c
 8006784:	e458      	b.n	8006038 <USB_EPStartXfer+0x60>
 8006786:	2a01      	cmp	r2, #1
 8006788:	f47f ac56 	bne.w	8006038 <USB_EPStartXfer+0x60>
 800678c:	f8b5 2050 	ldrh.w	r2, [r5, #80]	@ 0x50
 8006790:	b292      	uxth	r2, r2
 8006792:	442a      	add	r2, r5
 8006794:	7821      	ldrb	r1, [r4, #0]
 8006796:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800679a:	b29b      	uxth	r3, r3
 800679c:	f8a2 340c 	strh.w	r3, [r2, #1036]	@ 0x40c
 80067a0:	e44a      	b.n	8006038 <USB_EPStartXfer+0x60>
        return HAL_ERROR;
 80067a2:	2001      	movs	r0, #1
 80067a4:	e459      	b.n	800605a <USB_EPStartXfer+0x82>

080067a6 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80067a6:	b410      	push	{r4}
  uint32_t n = (uint32_t)wNBytes >> 1;
 80067a8:	085c      	lsrs	r4, r3, #1
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80067aa:	eb00 0042 	add.w	r0, r0, r2, lsl #1
 80067ae:	f500 6080 	add.w	r0, r0, #1024	@ 0x400

  for (count = n; count != 0U; count--)
 80067b2:	e007      	b.n	80067c4 <USB_ReadPMA+0x1e>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80067b4:	f830 2b04 	ldrh.w	r2, [r0], #4
    pdwVal++;
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80067b8:	700a      	strb	r2, [r1, #0]
    pBuf++;
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80067ba:	f3c2 2207 	ubfx	r2, r2, #8, #8
 80067be:	704a      	strb	r2, [r1, #1]
    pBuf++;
 80067c0:	3102      	adds	r1, #2
  for (count = n; count != 0U; count--)
 80067c2:	3c01      	subs	r4, #1
 80067c4:	2c00      	cmp	r4, #0
 80067c6:	d1f5      	bne.n	80067b4 <USB_ReadPMA+0xe>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80067c8:	f013 0f01 	tst.w	r3, #1
 80067cc:	d001      	beq.n	80067d2 <USB_ReadPMA+0x2c>
  {
    RdVal = *pdwVal;
 80067ce:	8803      	ldrh	r3, [r0, #0]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80067d0:	700b      	strb	r3, [r1, #0]
  }
}
 80067d2:	bc10      	pop	{r4}
 80067d4:	4770      	bx	lr
	...

080067d8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80067d8:	b510      	push	{r4, lr}
 80067da:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80067dc:	4a0c      	ldr	r2, [pc, #48]	@ (8006810 <_sbrk+0x38>)
 80067de:	490d      	ldr	r1, [pc, #52]	@ (8006814 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80067e0:	480d      	ldr	r0, [pc, #52]	@ (8006818 <_sbrk+0x40>)
 80067e2:	6800      	ldr	r0, [r0, #0]
 80067e4:	b140      	cbz	r0, 80067f8 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80067e6:	480c      	ldr	r0, [pc, #48]	@ (8006818 <_sbrk+0x40>)
 80067e8:	6800      	ldr	r0, [r0, #0]
 80067ea:	4403      	add	r3, r0
 80067ec:	1a52      	subs	r2, r2, r1
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d806      	bhi.n	8006800 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80067f2:	4a09      	ldr	r2, [pc, #36]	@ (8006818 <_sbrk+0x40>)
 80067f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80067f6:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80067f8:	4807      	ldr	r0, [pc, #28]	@ (8006818 <_sbrk+0x40>)
 80067fa:	4c08      	ldr	r4, [pc, #32]	@ (800681c <_sbrk+0x44>)
 80067fc:	6004      	str	r4, [r0, #0]
 80067fe:	e7f2      	b.n	80067e6 <_sbrk+0xe>
    errno = ENOMEM;
 8006800:	f7f9 fcca 	bl	8000198 <__errno>
 8006804:	230c      	movs	r3, #12
 8006806:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8006808:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800680c:	e7f3      	b.n	80067f6 <_sbrk+0x1e>
 800680e:	bf00      	nop
 8006810:	20005000 	.word	0x20005000
 8006814:	00000400 	.word	0x00000400
 8006818:	20000698 	.word	0x20000698
 800681c:	20001980 	.word	0x20001980

08006820 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006820:	4770      	bx	lr
	...

08006824 <MX_TIM2_Init>:
  HAL_TIM_MspPostInit(&htim1);

}
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8006824:	b500      	push	{lr}
 8006826:	b087      	sub	sp, #28

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006828:	2300      	movs	r3, #0
 800682a:	9302      	str	r3, [sp, #8]
 800682c:	9303      	str	r3, [sp, #12]
 800682e:	9304      	str	r3, [sp, #16]
 8006830:	9305      	str	r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006832:	9300      	str	r3, [sp, #0]
 8006834:	9301      	str	r3, [sp, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8006836:	4816      	ldr	r0, [pc, #88]	@ (8006890 <MX_TIM2_Init+0x6c>)
 8006838:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800683c:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 719;
 800683e:	f240 22cf 	movw	r2, #719	@ 0x2cf
 8006842:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006844:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 5000;
 8006846:	f241 3288 	movw	r2, #5000	@ 0x1388
 800684a:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800684c:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800684e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8006850:	f7fe fd12 	bl	8005278 <HAL_TIM_Base_Init>
 8006854:	b990      	cbnz	r0, 800687c <MX_TIM2_Init+0x58>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006856:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800685a:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800685c:	a902      	add	r1, sp, #8
 800685e:	480c      	ldr	r0, [pc, #48]	@ (8006890 <MX_TIM2_Init+0x6c>)
 8006860:	f7fe fe0a 	bl	8005478 <HAL_TIM_ConfigClockSource>
 8006864:	b968      	cbnz	r0, 8006882 <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006866:	2300      	movs	r3, #0
 8006868:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800686a:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800686c:	4669      	mov	r1, sp
 800686e:	4808      	ldr	r0, [pc, #32]	@ (8006890 <MX_TIM2_Init+0x6c>)
 8006870:	f7fe ff78 	bl	8005764 <HAL_TIMEx_MasterConfigSynchronization>
 8006874:	b940      	cbnz	r0, 8006888 <MX_TIM2_Init+0x64>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8006876:	b007      	add	sp, #28
 8006878:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800687c:	f7fb fcae 	bl	80021dc <Error_Handler>
 8006880:	e7e9      	b.n	8006856 <MX_TIM2_Init+0x32>
    Error_Handler();
 8006882:	f7fb fcab 	bl	80021dc <Error_Handler>
 8006886:	e7ee      	b.n	8006866 <MX_TIM2_Init+0x42>
    Error_Handler();
 8006888:	f7fb fca8 	bl	80021dc <Error_Handler>
}
 800688c:	e7f3      	b.n	8006876 <MX_TIM2_Init+0x52>
 800688e:	bf00      	nop
 8006890:	2000072c 	.word	0x2000072c

08006894 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8006894:	b500      	push	{lr}
 8006896:	b087      	sub	sp, #28

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006898:	2300      	movs	r3, #0
 800689a:	9302      	str	r3, [sp, #8]
 800689c:	9303      	str	r3, [sp, #12]
 800689e:	9304      	str	r3, [sp, #16]
 80068a0:	9305      	str	r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80068a2:	9300      	str	r3, [sp, #0]
 80068a4:	9301      	str	r3, [sp, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80068a6:	4815      	ldr	r0, [pc, #84]	@ (80068fc <MX_TIM3_Init+0x68>)
 80068a8:	4a15      	ldr	r2, [pc, #84]	@ (8006900 <MX_TIM3_Init+0x6c>)
 80068aa:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 359;
 80068ac:	f240 1267 	movw	r2, #359	@ 0x167
 80068b0:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80068b2:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 250;
 80068b4:	22fa      	movs	r2, #250	@ 0xfa
 80068b6:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80068b8:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80068ba:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80068bc:	f7fe fcdc 	bl	8005278 <HAL_TIM_Base_Init>
 80068c0:	b990      	cbnz	r0, 80068e8 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80068c2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80068c6:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80068c8:	a902      	add	r1, sp, #8
 80068ca:	480c      	ldr	r0, [pc, #48]	@ (80068fc <MX_TIM3_Init+0x68>)
 80068cc:	f7fe fdd4 	bl	8005478 <HAL_TIM_ConfigClockSource>
 80068d0:	b968      	cbnz	r0, 80068ee <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80068d2:	2300      	movs	r3, #0
 80068d4:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80068d6:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80068d8:	4669      	mov	r1, sp
 80068da:	4808      	ldr	r0, [pc, #32]	@ (80068fc <MX_TIM3_Init+0x68>)
 80068dc:	f7fe ff42 	bl	8005764 <HAL_TIMEx_MasterConfigSynchronization>
 80068e0:	b940      	cbnz	r0, 80068f4 <MX_TIM3_Init+0x60>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80068e2:	b007      	add	sp, #28
 80068e4:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80068e8:	f7fb fc78 	bl	80021dc <Error_Handler>
 80068ec:	e7e9      	b.n	80068c2 <MX_TIM3_Init+0x2e>
    Error_Handler();
 80068ee:	f7fb fc75 	bl	80021dc <Error_Handler>
 80068f2:	e7ee      	b.n	80068d2 <MX_TIM3_Init+0x3e>
    Error_Handler();
 80068f4:	f7fb fc72 	bl	80021dc <Error_Handler>
}
 80068f8:	e7f3      	b.n	80068e2 <MX_TIM3_Init+0x4e>
 80068fa:	bf00      	nop
 80068fc:	200006e4 	.word	0x200006e4
 8006900:	40000400 	.word	0x40000400

08006904 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8006904:	b500      	push	{lr}
 8006906:	b087      	sub	sp, #28

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006908:	2300      	movs	r3, #0
 800690a:	9302      	str	r3, [sp, #8]
 800690c:	9303      	str	r3, [sp, #12]
 800690e:	9304      	str	r3, [sp, #16]
 8006910:	9305      	str	r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006912:	9300      	str	r3, [sp, #0]
 8006914:	9301      	str	r3, [sp, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8006916:	4815      	ldr	r0, [pc, #84]	@ (800696c <MX_TIM4_Init+0x68>)
 8006918:	4a15      	ldr	r2, [pc, #84]	@ (8006970 <MX_TIM4_Init+0x6c>)
 800691a:	6002      	str	r2, [r0, #0]
  htim4.Init.Prescaler = 359;
 800691c:	f240 1267 	movw	r2, #359	@ 0x167
 8006920:	6042      	str	r2, [r0, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006922:	6083      	str	r3, [r0, #8]
  htim4.Init.Period = 19999;
 8006924:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8006928:	60c2      	str	r2, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800692a:	6103      	str	r3, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800692c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800692e:	f7fe fca3 	bl	8005278 <HAL_TIM_Base_Init>
 8006932:	b990      	cbnz	r0, 800695a <MX_TIM4_Init+0x56>
  {
    Error_Handler();
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006934:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006938:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800693a:	a902      	add	r1, sp, #8
 800693c:	480b      	ldr	r0, [pc, #44]	@ (800696c <MX_TIM4_Init+0x68>)
 800693e:	f7fe fd9b 	bl	8005478 <HAL_TIM_ConfigClockSource>
 8006942:	b968      	cbnz	r0, 8006960 <MX_TIM4_Init+0x5c>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006944:	2300      	movs	r3, #0
 8006946:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006948:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800694a:	4669      	mov	r1, sp
 800694c:	4807      	ldr	r0, [pc, #28]	@ (800696c <MX_TIM4_Init+0x68>)
 800694e:	f7fe ff09 	bl	8005764 <HAL_TIMEx_MasterConfigSynchronization>
 8006952:	b940      	cbnz	r0, 8006966 <MX_TIM4_Init+0x62>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8006954:	b007      	add	sp, #28
 8006956:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800695a:	f7fb fc3f 	bl	80021dc <Error_Handler>
 800695e:	e7e9      	b.n	8006934 <MX_TIM4_Init+0x30>
    Error_Handler();
 8006960:	f7fb fc3c 	bl	80021dc <Error_Handler>
 8006964:	e7ee      	b.n	8006944 <MX_TIM4_Init+0x40>
    Error_Handler();
 8006966:	f7fb fc39 	bl	80021dc <Error_Handler>
}
 800696a:	e7f3      	b.n	8006954 <MX_TIM4_Init+0x50>
 800696c:	2000069c 	.word	0x2000069c
 8006970:	40000800 	.word	0x40000800

08006974 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006974:	b500      	push	{lr}
 8006976:	b08b      	sub	sp, #44	@ 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006978:	2300      	movs	r3, #0
 800697a:	9306      	str	r3, [sp, #24]
 800697c:	9307      	str	r3, [sp, #28]
 800697e:	9308      	str	r3, [sp, #32]
 8006980:	9309      	str	r3, [sp, #36]	@ 0x24
  if(tim_baseHandle->Instance==TIM1)
 8006982:	6803      	ldr	r3, [r0, #0]
 8006984:	4a31      	ldr	r2, [pc, #196]	@ (8006a4c <HAL_TIM_Base_MspInit+0xd8>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d00b      	beq.n	80069a2 <HAL_TIM_Base_MspInit+0x2e>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM2)
 800698a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800698e:	d023      	beq.n	80069d8 <HAL_TIM_Base_MspInit+0x64>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM3)
 8006990:	4a2f      	ldr	r2, [pc, #188]	@ (8006a50 <HAL_TIM_Base_MspInit+0xdc>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d034      	beq.n	8006a00 <HAL_TIM_Base_MspInit+0x8c>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM4)
 8006996:	4a2f      	ldr	r2, [pc, #188]	@ (8006a54 <HAL_TIM_Base_MspInit+0xe0>)
 8006998:	4293      	cmp	r3, r2
 800699a:	d044      	beq.n	8006a26 <HAL_TIM_Base_MspInit+0xb2>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 800699c:	b00b      	add	sp, #44	@ 0x2c
 800699e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM1_CLK_ENABLE();
 80069a2:	4b2d      	ldr	r3, [pc, #180]	@ (8006a58 <HAL_TIM_Base_MspInit+0xe4>)
 80069a4:	699a      	ldr	r2, [r3, #24]
 80069a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80069aa:	619a      	str	r2, [r3, #24]
 80069ac:	699a      	ldr	r2, [r3, #24]
 80069ae:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80069b2:	9201      	str	r2, [sp, #4]
 80069b4:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80069b6:	699a      	ldr	r2, [r3, #24]
 80069b8:	f042 0208 	orr.w	r2, r2, #8
 80069bc:	619a      	str	r2, [r3, #24]
 80069be:	699b      	ldr	r3, [r3, #24]
 80069c0:	f003 0308 	and.w	r3, r3, #8
 80069c4:	9302      	str	r3, [sp, #8]
 80069c6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80069c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80069cc:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80069ce:	a906      	add	r1, sp, #24
 80069d0:	4822      	ldr	r0, [pc, #136]	@ (8006a5c <HAL_TIM_Base_MspInit+0xe8>)
 80069d2:	f7fc fd3d 	bl	8003450 <HAL_GPIO_Init>
 80069d6:	e7e1      	b.n	800699c <HAL_TIM_Base_MspInit+0x28>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80069d8:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 80069dc:	69da      	ldr	r2, [r3, #28]
 80069de:	f042 0201 	orr.w	r2, r2, #1
 80069e2:	61da      	str	r2, [r3, #28]
 80069e4:	69db      	ldr	r3, [r3, #28]
 80069e6:	f003 0301 	and.w	r3, r3, #1
 80069ea:	9303      	str	r3, [sp, #12]
 80069ec:	9b03      	ldr	r3, [sp, #12]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80069ee:	2200      	movs	r2, #0
 80069f0:	4611      	mov	r1, r2
 80069f2:	201c      	movs	r0, #28
 80069f4:	f7fc fbd2 	bl	800319c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80069f8:	201c      	movs	r0, #28
 80069fa:	f7fc fbdf 	bl	80031bc <HAL_NVIC_EnableIRQ>
 80069fe:	e7cd      	b.n	800699c <HAL_TIM_Base_MspInit+0x28>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8006a00:	4b15      	ldr	r3, [pc, #84]	@ (8006a58 <HAL_TIM_Base_MspInit+0xe4>)
 8006a02:	69da      	ldr	r2, [r3, #28]
 8006a04:	f042 0202 	orr.w	r2, r2, #2
 8006a08:	61da      	str	r2, [r3, #28]
 8006a0a:	69db      	ldr	r3, [r3, #28]
 8006a0c:	f003 0302 	and.w	r3, r3, #2
 8006a10:	9304      	str	r3, [sp, #16]
 8006a12:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8006a14:	2200      	movs	r2, #0
 8006a16:	4611      	mov	r1, r2
 8006a18:	201d      	movs	r0, #29
 8006a1a:	f7fc fbbf 	bl	800319c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8006a1e:	201d      	movs	r0, #29
 8006a20:	f7fc fbcc 	bl	80031bc <HAL_NVIC_EnableIRQ>
 8006a24:	e7ba      	b.n	800699c <HAL_TIM_Base_MspInit+0x28>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8006a26:	4b0c      	ldr	r3, [pc, #48]	@ (8006a58 <HAL_TIM_Base_MspInit+0xe4>)
 8006a28:	69da      	ldr	r2, [r3, #28]
 8006a2a:	f042 0204 	orr.w	r2, r2, #4
 8006a2e:	61da      	str	r2, [r3, #28]
 8006a30:	69db      	ldr	r3, [r3, #28]
 8006a32:	f003 0304 	and.w	r3, r3, #4
 8006a36:	9305      	str	r3, [sp, #20]
 8006a38:	9b05      	ldr	r3, [sp, #20]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	4611      	mov	r1, r2
 8006a3e:	201e      	movs	r0, #30
 8006a40:	f7fc fbac 	bl	800319c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8006a44:	201e      	movs	r0, #30
 8006a46:	f7fc fbb9 	bl	80031bc <HAL_NVIC_EnableIRQ>
}
 8006a4a:	e7a7      	b.n	800699c <HAL_TIM_Base_MspInit+0x28>
 8006a4c:	40012c00 	.word	0x40012c00
 8006a50:	40000400 	.word	0x40000400
 8006a54:	40000800 	.word	0x40000800
 8006a58:	40021000 	.word	0x40021000
 8006a5c:	40010c00 	.word	0x40010c00

08006a60 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006a60:	b510      	push	{r4, lr}
 8006a62:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006a64:	2300      	movs	r3, #0
 8006a66:	9302      	str	r3, [sp, #8]
 8006a68:	9303      	str	r3, [sp, #12]
 8006a6a:	9304      	str	r3, [sp, #16]
 8006a6c:	9305      	str	r3, [sp, #20]
  if(timHandle->Instance==TIM1)
 8006a6e:	6802      	ldr	r2, [r0, #0]
 8006a70:	4b16      	ldr	r3, [pc, #88]	@ (8006acc <HAL_TIM_MspPostInit+0x6c>)
 8006a72:	429a      	cmp	r2, r3
 8006a74:	d001      	beq.n	8006a7a <HAL_TIM_MspPostInit+0x1a>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8006a76:	b006      	add	sp, #24
 8006a78:	bd10      	pop	{r4, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006a7a:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8006a7e:	699a      	ldr	r2, [r3, #24]
 8006a80:	f042 0208 	orr.w	r2, r2, #8
 8006a84:	619a      	str	r2, [r3, #24]
 8006a86:	699a      	ldr	r2, [r3, #24]
 8006a88:	f002 0208 	and.w	r2, r2, #8
 8006a8c:	9200      	str	r2, [sp, #0]
 8006a8e:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a90:	699a      	ldr	r2, [r3, #24]
 8006a92:	f042 0204 	orr.w	r2, r2, #4
 8006a96:	619a      	str	r2, [r3, #24]
 8006a98:	699b      	ldr	r3, [r3, #24]
 8006a9a:	f003 0304 	and.w	r3, r3, #4
 8006a9e:	9301      	str	r3, [sp, #4]
 8006aa0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8006aa2:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8006aa6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006aa8:	2402      	movs	r4, #2
 8006aaa:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006aac:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006aae:	a902      	add	r1, sp, #8
 8006ab0:	4807      	ldr	r0, [pc, #28]	@ (8006ad0 <HAL_TIM_MspPostInit+0x70>)
 8006ab2:	f7fc fccd 	bl	8003450 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8006ab6:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8006aba:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006abc:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006abe:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006ac0:	a902      	add	r1, sp, #8
 8006ac2:	4804      	ldr	r0, [pc, #16]	@ (8006ad4 <HAL_TIM_MspPostInit+0x74>)
 8006ac4:	f7fc fcc4 	bl	8003450 <HAL_GPIO_Init>
}
 8006ac8:	e7d5      	b.n	8006a76 <HAL_TIM_MspPostInit+0x16>
 8006aca:	bf00      	nop
 8006acc:	40012c00 	.word	0x40012c00
 8006ad0:	40010c00 	.word	0x40010c00
 8006ad4:	40010800 	.word	0x40010800

08006ad8 <MX_TIM1_Init>:
{
 8006ad8:	b510      	push	{r4, lr}
 8006ada:	b096      	sub	sp, #88	@ 0x58
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006adc:	2400      	movs	r4, #0
 8006ade:	9412      	str	r4, [sp, #72]	@ 0x48
 8006ae0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006ae2:	9414      	str	r4, [sp, #80]	@ 0x50
 8006ae4:	9415      	str	r4, [sp, #84]	@ 0x54
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006ae6:	9410      	str	r4, [sp, #64]	@ 0x40
 8006ae8:	9411      	str	r4, [sp, #68]	@ 0x44
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006aea:	9409      	str	r4, [sp, #36]	@ 0x24
 8006aec:	940a      	str	r4, [sp, #40]	@ 0x28
 8006aee:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006af0:	940c      	str	r4, [sp, #48]	@ 0x30
 8006af2:	940d      	str	r4, [sp, #52]	@ 0x34
 8006af4:	940e      	str	r4, [sp, #56]	@ 0x38
 8006af6:	940f      	str	r4, [sp, #60]	@ 0x3c
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006af8:	2220      	movs	r2, #32
 8006afa:	4621      	mov	r1, r4
 8006afc:	a801      	add	r0, sp, #4
 8006afe:	f7f9 fb79 	bl	80001f4 <memset>
  htim1.Instance = TIM1;
 8006b02:	4838      	ldr	r0, [pc, #224]	@ (8006be4 <MX_TIM1_Init+0x10c>)
 8006b04:	4b38      	ldr	r3, [pc, #224]	@ (8006be8 <MX_TIM1_Init+0x110>)
 8006b06:	6003      	str	r3, [r0, #0]
  htim1.Init.Prescaler = 3;
 8006b08:	2303      	movs	r3, #3
 8006b0a:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006b0c:	6084      	str	r4, [r0, #8]
  htim1.Init.Period = 1168;
 8006b0e:	f44f 6392 	mov.w	r3, #1168	@ 0x490
 8006b12:	60c3      	str	r3, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006b14:	6104      	str	r4, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8006b16:	6144      	str	r4, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006b18:	6184      	str	r4, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8006b1a:	f7fe fbad 	bl	8005278 <HAL_TIM_Base_Init>
 8006b1e:	2800      	cmp	r0, #0
 8006b20:	d147      	bne.n	8006bb2 <MX_TIM1_Init+0xda>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006b22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006b26:	9312      	str	r3, [sp, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8006b28:	a912      	add	r1, sp, #72	@ 0x48
 8006b2a:	482e      	ldr	r0, [pc, #184]	@ (8006be4 <MX_TIM1_Init+0x10c>)
 8006b2c:	f7fe fca4 	bl	8005478 <HAL_TIM_ConfigClockSource>
 8006b30:	2800      	cmp	r0, #0
 8006b32:	d141      	bne.n	8006bb8 <MX_TIM1_Init+0xe0>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8006b34:	482b      	ldr	r0, [pc, #172]	@ (8006be4 <MX_TIM1_Init+0x10c>)
 8006b36:	f7fe fbcb 	bl	80052d0 <HAL_TIM_PWM_Init>
 8006b3a:	2800      	cmp	r0, #0
 8006b3c:	d13f      	bne.n	8006bbe <MX_TIM1_Init+0xe6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006b3e:	2300      	movs	r3, #0
 8006b40:	9310      	str	r3, [sp, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006b42:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8006b44:	a910      	add	r1, sp, #64	@ 0x40
 8006b46:	4827      	ldr	r0, [pc, #156]	@ (8006be4 <MX_TIM1_Init+0x10c>)
 8006b48:	f7fe fe0c 	bl	8005764 <HAL_TIMEx_MasterConfigSynchronization>
 8006b4c:	2800      	cmp	r0, #0
 8006b4e:	d139      	bne.n	8006bc4 <MX_TIM1_Init+0xec>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006b50:	2360      	movs	r3, #96	@ 0x60
 8006b52:	9309      	str	r3, [sp, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8006b54:	2200      	movs	r2, #0
 8006b56:	920a      	str	r2, [sp, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006b58:	920b      	str	r2, [sp, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006b5a:	920c      	str	r2, [sp, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006b5c:	920d      	str	r2, [sp, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006b5e:	920e      	str	r2, [sp, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006b60:	920f      	str	r2, [sp, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006b62:	a909      	add	r1, sp, #36	@ 0x24
 8006b64:	481f      	ldr	r0, [pc, #124]	@ (8006be4 <MX_TIM1_Init+0x10c>)
 8006b66:	f7fe fc0d 	bl	8005384 <HAL_TIM_PWM_ConfigChannel>
 8006b6a:	bb70      	cbnz	r0, 8006bca <MX_TIM1_Init+0xf2>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006b6c:	2204      	movs	r2, #4
 8006b6e:	a909      	add	r1, sp, #36	@ 0x24
 8006b70:	481c      	ldr	r0, [pc, #112]	@ (8006be4 <MX_TIM1_Init+0x10c>)
 8006b72:	f7fe fc07 	bl	8005384 <HAL_TIM_PWM_ConfigChannel>
 8006b76:	bb58      	cbnz	r0, 8006bd0 <MX_TIM1_Init+0xf8>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006b78:	2208      	movs	r2, #8
 8006b7a:	a909      	add	r1, sp, #36	@ 0x24
 8006b7c:	4819      	ldr	r0, [pc, #100]	@ (8006be4 <MX_TIM1_Init+0x10c>)
 8006b7e:	f7fe fc01 	bl	8005384 <HAL_TIM_PWM_ConfigChannel>
 8006b82:	bb40      	cbnz	r0, 8006bd6 <MX_TIM1_Init+0xfe>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006b84:	2300      	movs	r3, #0
 8006b86:	9301      	str	r3, [sp, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006b88:	9302      	str	r3, [sp, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006b8a:	9303      	str	r3, [sp, #12]
  sBreakDeadTimeConfig.DeadTime = 60;
 8006b8c:	223c      	movs	r2, #60	@ 0x3c
 8006b8e:	9204      	str	r2, [sp, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8006b90:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8006b94:	9205      	str	r2, [sp, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006b96:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006b9a:	9206      	str	r2, [sp, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006b9c:	9308      	str	r3, [sp, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006b9e:	a901      	add	r1, sp, #4
 8006ba0:	4810      	ldr	r0, [pc, #64]	@ (8006be4 <MX_TIM1_Init+0x10c>)
 8006ba2:	f7fe fe15 	bl	80057d0 <HAL_TIMEx_ConfigBreakDeadTime>
 8006ba6:	b9c8      	cbnz	r0, 8006bdc <MX_TIM1_Init+0x104>
  HAL_TIM_MspPostInit(&htim1);
 8006ba8:	480e      	ldr	r0, [pc, #56]	@ (8006be4 <MX_TIM1_Init+0x10c>)
 8006baa:	f7ff ff59 	bl	8006a60 <HAL_TIM_MspPostInit>
}
 8006bae:	b016      	add	sp, #88	@ 0x58
 8006bb0:	bd10      	pop	{r4, pc}
    Error_Handler();
 8006bb2:	f7fb fb13 	bl	80021dc <Error_Handler>
 8006bb6:	e7b4      	b.n	8006b22 <MX_TIM1_Init+0x4a>
    Error_Handler();
 8006bb8:	f7fb fb10 	bl	80021dc <Error_Handler>
 8006bbc:	e7ba      	b.n	8006b34 <MX_TIM1_Init+0x5c>
    Error_Handler();
 8006bbe:	f7fb fb0d 	bl	80021dc <Error_Handler>
 8006bc2:	e7bc      	b.n	8006b3e <MX_TIM1_Init+0x66>
    Error_Handler();
 8006bc4:	f7fb fb0a 	bl	80021dc <Error_Handler>
 8006bc8:	e7c2      	b.n	8006b50 <MX_TIM1_Init+0x78>
    Error_Handler();
 8006bca:	f7fb fb07 	bl	80021dc <Error_Handler>
 8006bce:	e7cd      	b.n	8006b6c <MX_TIM1_Init+0x94>
    Error_Handler();
 8006bd0:	f7fb fb04 	bl	80021dc <Error_Handler>
 8006bd4:	e7d0      	b.n	8006b78 <MX_TIM1_Init+0xa0>
    Error_Handler();
 8006bd6:	f7fb fb01 	bl	80021dc <Error_Handler>
 8006bda:	e7d3      	b.n	8006b84 <MX_TIM1_Init+0xac>
    Error_Handler();
 8006bdc:	f7fb fafe 	bl	80021dc <Error_Handler>
 8006be0:	e7e2      	b.n	8006ba8 <MX_TIM1_Init+0xd0>
 8006be2:	bf00      	nop
 8006be4:	20000774 	.word	0x20000774
 8006be8:	40012c00 	.word	0x40012c00

08006bec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8006bec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8006bee:	2200      	movs	r2, #0
 8006bf0:	490f      	ldr	r1, [pc, #60]	@ (8006c30 <MX_USB_DEVICE_Init+0x44>)
 8006bf2:	4810      	ldr	r0, [pc, #64]	@ (8006c34 <MX_USB_DEVICE_Init+0x48>)
 8006bf4:	f000 fb12 	bl	800721c <USBD_Init>
 8006bf8:	b970      	cbnz	r0, 8006c18 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8006bfa:	490f      	ldr	r1, [pc, #60]	@ (8006c38 <MX_USB_DEVICE_Init+0x4c>)
 8006bfc:	480d      	ldr	r0, [pc, #52]	@ (8006c34 <MX_USB_DEVICE_Init+0x48>)
 8006bfe:	f000 fb24 	bl	800724a <USBD_RegisterClass>
 8006c02:	b960      	cbnz	r0, 8006c1e <MX_USB_DEVICE_Init+0x32>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8006c04:	490d      	ldr	r1, [pc, #52]	@ (8006c3c <MX_USB_DEVICE_Init+0x50>)
 8006c06:	480b      	ldr	r0, [pc, #44]	@ (8006c34 <MX_USB_DEVICE_Init+0x48>)
 8006c08:	f000 f965 	bl	8006ed6 <USBD_CDC_RegisterInterface>
 8006c0c:	b950      	cbnz	r0, 8006c24 <MX_USB_DEVICE_Init+0x38>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8006c0e:	4809      	ldr	r0, [pc, #36]	@ (8006c34 <MX_USB_DEVICE_Init+0x48>)
 8006c10:	f000 fb22 	bl	8007258 <USBD_Start>
 8006c14:	b948      	cbnz	r0, 8006c2a <MX_USB_DEVICE_Init+0x3e>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006c16:	bd08      	pop	{r3, pc}
    Error_Handler();
 8006c18:	f7fb fae0 	bl	80021dc <Error_Handler>
 8006c1c:	e7ed      	b.n	8006bfa <MX_USB_DEVICE_Init+0xe>
    Error_Handler();
 8006c1e:	f7fb fadd 	bl	80021dc <Error_Handler>
 8006c22:	e7ef      	b.n	8006c04 <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 8006c24:	f7fb fada 	bl	80021dc <Error_Handler>
 8006c28:	e7f1      	b.n	8006c0e <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 8006c2a:	f7fb fad7 	bl	80021dc <Error_Handler>
}
 8006c2e:	e7f2      	b.n	8006c16 <MX_USB_DEVICE_Init+0x2a>
 8006c30:	200001c0 	.word	0x200001c0
 8006c34:	200007bc 	.word	0x200007bc
 8006c38:	20000138 	.word	0x20000138
 8006c3c:	2000017c 	.word	0x2000017c

08006c40 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006c40:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006c42:	f8d0 42b8 	ldr.w	r4, [r0, #696]	@ 0x2b8

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006c46:	f8d0 32bc 	ldr.w	r3, [r0, #700]	@ 0x2bc
 8006c4a:	b15b      	cbz	r3, 8006c64 <USBD_CDC_EP0_RxReady+0x24>
 8006c4c:	f894 0200 	ldrb.w	r0, [r4, #512]	@ 0x200
 8006c50:	28ff      	cmp	r0, #255	@ 0xff
 8006c52:	d007      	beq.n	8006c64 <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006c54:	689b      	ldr	r3, [r3, #8]
 8006c56:	f894 2201 	ldrb.w	r2, [r4, #513]	@ 0x201
 8006c5a:	4621      	mov	r1, r4
 8006c5c:	4798      	blx	r3
                                                      (uint8_t *)(void *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 8006c5e:	23ff      	movs	r3, #255	@ 0xff
 8006c60:	f884 3200 	strb.w	r3, [r4, #512]	@ 0x200

  }
  return USBD_OK;
}
 8006c64:	2000      	movs	r0, #0
 8006c66:	bd10      	pop	{r4, pc}

08006c68 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8006c68:	2343      	movs	r3, #67	@ 0x43
 8006c6a:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8006c6c:	4800      	ldr	r0, [pc, #0]	@ (8006c70 <USBD_CDC_GetFSCfgDesc+0x8>)
 8006c6e:	4770      	bx	lr
 8006c70:	200000b0 	.word	0x200000b0

08006c74 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8006c74:	2343      	movs	r3, #67	@ 0x43
 8006c76:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 8006c78:	4800      	ldr	r0, [pc, #0]	@ (8006c7c <USBD_CDC_GetHSCfgDesc+0x8>)
 8006c7a:	4770      	bx	lr
 8006c7c:	200000f4 	.word	0x200000f4

08006c80 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8006c80:	2343      	movs	r3, #67	@ 0x43
 8006c82:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 8006c84:	4800      	ldr	r0, [pc, #0]	@ (8006c88 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8006c86:	4770      	bx	lr
 8006c88:	2000006c 	.word	0x2000006c

08006c8c <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8006c8c:	230a      	movs	r3, #10
 8006c8e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 8006c90:	4800      	ldr	r0, [pc, #0]	@ (8006c94 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8006c92:	4770      	bx	lr
 8006c94:	20000170 	.word	0x20000170

08006c98 <USBD_CDC_DataOut>:
{
 8006c98:	b538      	push	{r3, r4, r5, lr}
 8006c9a:	4604      	mov	r4, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006c9c:	f8d0 52b8 	ldr.w	r5, [r0, #696]	@ 0x2b8
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006ca0:	f000 faaf 	bl	8007202 <USBD_LL_GetRxDataSize>
 8006ca4:	f8c5 020c 	str.w	r0, [r5, #524]	@ 0x20c
  if (pdev->pClassData != NULL)
 8006ca8:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 8006cac:	b14b      	cbz	r3, 8006cc2 <USBD_CDC_DataOut+0x2a>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006cae:	f8d4 32bc 	ldr.w	r3, [r4, #700]	@ 0x2bc
 8006cb2:	68db      	ldr	r3, [r3, #12]
 8006cb4:	f505 7103 	add.w	r1, r5, #524	@ 0x20c
 8006cb8:	f8d5 0204 	ldr.w	r0, [r5, #516]	@ 0x204
 8006cbc:	4798      	blx	r3
    return USBD_OK;
 8006cbe:	2000      	movs	r0, #0
}
 8006cc0:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 8006cc2:	2002      	movs	r0, #2
 8006cc4:	e7fc      	b.n	8006cc0 <USBD_CDC_DataOut+0x28>

08006cc6 <USBD_CDC_DataIn>:
{
 8006cc6:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8006cc8:	f8d0 22b8 	ldr.w	r2, [r0, #696]	@ 0x2b8
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8006ccc:	f8d0 42c0 	ldr.w	r4, [r0, #704]	@ 0x2c0
  if (pdev->pClassData != NULL)
 8006cd0:	b1f2      	cbz	r2, 8006d10 <USBD_CDC_DataIn+0x4a>
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8006cd2:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8006cd6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8006cda:	69db      	ldr	r3, [r3, #28]
 8006cdc:	b14b      	cbz	r3, 8006cf2 <USBD_CDC_DataIn+0x2c>
 8006cde:	eb01 0c81 	add.w	ip, r1, r1, lsl #2
 8006ce2:	eb04 04cc 	add.w	r4, r4, ip, lsl #3
 8006ce6:	6a24      	ldr	r4, [r4, #32]
 8006ce8:	fbb3 fcf4 	udiv	ip, r3, r4
 8006cec:	fb04 331c 	mls	r3, r4, ip, r3
 8006cf0:	b123      	cbz	r3, 8006cfc <USBD_CDC_DataIn+0x36>
      hcdc->TxState = 0U;
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	f8c2 3214 	str.w	r3, [r2, #532]	@ 0x214
    return USBD_OK;
 8006cf8:	2000      	movs	r0, #0
}
 8006cfa:	bd10      	pop	{r4, pc}
      pdev->ep_in[epnum].total_length = 0U;
 8006cfc:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8006d00:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8006d04:	2200      	movs	r2, #0
 8006d06:	61da      	str	r2, [r3, #28]
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006d08:	4613      	mov	r3, r2
 8006d0a:	f000 fa6a 	bl	80071e2 <USBD_LL_Transmit>
 8006d0e:	e7f3      	b.n	8006cf8 <USBD_CDC_DataIn+0x32>
    return USBD_FAIL;
 8006d10:	2002      	movs	r0, #2
 8006d12:	e7f2      	b.n	8006cfa <USBD_CDC_DataIn+0x34>

08006d14 <USBD_CDC_Setup>:
{
 8006d14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d16:	b083      	sub	sp, #12
 8006d18:	4606      	mov	r6, r0
 8006d1a:	460c      	mov	r4, r1
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006d1c:	f8d0 72b8 	ldr.w	r7, [r0, #696]	@ 0x2b8
  uint8_t ifalt = 0U;
 8006d20:	2300      	movs	r3, #0
 8006d22:	f88d 3007 	strb.w	r3, [sp, #7]
  uint16_t status_info = 0U;
 8006d26:	f8ad 3004 	strh.w	r3, [sp, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006d2a:	780b      	ldrb	r3, [r1, #0]
 8006d2c:	f013 0560 	ands.w	r5, r3, #96	@ 0x60
 8006d30:	d027      	beq.n	8006d82 <USBD_CDC_Setup+0x6e>
 8006d32:	2d20      	cmp	r5, #32
 8006d34:	d153      	bne.n	8006dde <USBD_CDC_Setup+0xca>
      if (req->wLength)
 8006d36:	88ca      	ldrh	r2, [r1, #6]
 8006d38:	b1da      	cbz	r2, 8006d72 <USBD_CDC_Setup+0x5e>
        if (req->bmRequest & 0x80U)
 8006d3a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006d3e:	d00c      	beq.n	8006d5a <USBD_CDC_Setup+0x46>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006d40:	f8d0 32bc 	ldr.w	r3, [r0, #700]	@ 0x2bc
 8006d44:	689b      	ldr	r3, [r3, #8]
 8006d46:	4639      	mov	r1, r7
 8006d48:	7860      	ldrb	r0, [r4, #1]
 8006d4a:	4798      	blx	r3
          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006d4c:	88e2      	ldrh	r2, [r4, #6]
 8006d4e:	4639      	mov	r1, r7
 8006d50:	4630      	mov	r0, r6
 8006d52:	f000 ff8f 	bl	8007c74 <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 8006d56:	2500      	movs	r5, #0
 8006d58:	e044      	b.n	8006de4 <USBD_CDC_Setup+0xd0>
          hcdc->CmdOpCode = req->bRequest;
 8006d5a:	784b      	ldrb	r3, [r1, #1]
 8006d5c:	f887 3200 	strb.w	r3, [r7, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8006d60:	798b      	ldrb	r3, [r1, #6]
 8006d62:	f887 3201 	strb.w	r3, [r7, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8006d66:	88ca      	ldrh	r2, [r1, #6]
 8006d68:	4639      	mov	r1, r7
 8006d6a:	f000 ff98 	bl	8007c9e <USBD_CtlPrepareRx>
  uint8_t ret = USBD_OK;
 8006d6e:	2500      	movs	r5, #0
 8006d70:	e038      	b.n	8006de4 <USBD_CDC_Setup+0xd0>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006d72:	f8d0 32bc 	ldr.w	r3, [r0, #700]	@ 0x2bc
 8006d76:	689b      	ldr	r3, [r3, #8]
 8006d78:	2200      	movs	r2, #0
 8006d7a:	7848      	ldrb	r0, [r1, #1]
 8006d7c:	4798      	blx	r3
  uint8_t ret = USBD_OK;
 8006d7e:	2500      	movs	r5, #0
 8006d80:	e030      	b.n	8006de4 <USBD_CDC_Setup+0xd0>
      switch (req->bRequest)
 8006d82:	784f      	ldrb	r7, [r1, #1]
 8006d84:	2f0a      	cmp	r7, #10
 8006d86:	d010      	beq.n	8006daa <USBD_CDC_Setup+0x96>
 8006d88:	2f0b      	cmp	r7, #11
 8006d8a:	d01c      	beq.n	8006dc6 <USBD_CDC_Setup+0xb2>
 8006d8c:	bb1f      	cbnz	r7, 8006dd6 <USBD_CDC_Setup+0xc2>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006d8e:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006d92:	2b03      	cmp	r3, #3
 8006d94:	d003      	beq.n	8006d9e <USBD_CDC_Setup+0x8a>
            USBD_CtlError(pdev, req);
 8006d96:	f000 fbc7 	bl	8007528 <USBD_CtlError>
            ret = USBD_FAIL;
 8006d9a:	2502      	movs	r5, #2
 8006d9c:	e022      	b.n	8006de4 <USBD_CDC_Setup+0xd0>
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8006d9e:	2202      	movs	r2, #2
 8006da0:	a901      	add	r1, sp, #4
 8006da2:	f000 ff67 	bl	8007c74 <USBD_CtlSendData>
  uint8_t ret = USBD_OK;
 8006da6:	463d      	mov	r5, r7
 8006da8:	e01c      	b.n	8006de4 <USBD_CDC_Setup+0xd0>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006daa:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006dae:	2b03      	cmp	r3, #3
 8006db0:	d003      	beq.n	8006dba <USBD_CDC_Setup+0xa6>
            USBD_CtlError(pdev, req);
 8006db2:	f000 fbb9 	bl	8007528 <USBD_CtlError>
            ret = USBD_FAIL;
 8006db6:	2502      	movs	r5, #2
 8006db8:	e014      	b.n	8006de4 <USBD_CDC_Setup+0xd0>
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8006dba:	2201      	movs	r2, #1
 8006dbc:	f10d 0107 	add.w	r1, sp, #7
 8006dc0:	f000 ff58 	bl	8007c74 <USBD_CtlSendData>
 8006dc4:	e00e      	b.n	8006de4 <USBD_CDC_Setup+0xd0>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006dc6:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8006dca:	2b03      	cmp	r3, #3
 8006dcc:	d00a      	beq.n	8006de4 <USBD_CDC_Setup+0xd0>
            USBD_CtlError(pdev, req);
 8006dce:	f000 fbab 	bl	8007528 <USBD_CtlError>
            ret = USBD_FAIL;
 8006dd2:	2502      	movs	r5, #2
 8006dd4:	e006      	b.n	8006de4 <USBD_CDC_Setup+0xd0>
          USBD_CtlError(pdev, req);
 8006dd6:	f000 fba7 	bl	8007528 <USBD_CtlError>
          ret = USBD_FAIL;
 8006dda:	2502      	movs	r5, #2
          break;
 8006ddc:	e002      	b.n	8006de4 <USBD_CDC_Setup+0xd0>
      USBD_CtlError(pdev, req);
 8006dde:	f000 fba3 	bl	8007528 <USBD_CtlError>
      ret = USBD_FAIL;
 8006de2:	2502      	movs	r5, #2
}
 8006de4:	4628      	mov	r0, r5
 8006de6:	b003      	add	sp, #12
 8006de8:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006dea <USBD_CDC_DeInit>:
{
 8006dea:	b538      	push	{r3, r4, r5, lr}
 8006dec:	4604      	mov	r4, r0
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8006dee:	2181      	movs	r1, #129	@ 0x81
 8006df0:	f000 f9c1 	bl	8007176 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8006df4:	2500      	movs	r5, #0
 8006df6:	62e5      	str	r5, [r4, #44]	@ 0x2c
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8006df8:	2101      	movs	r1, #1
 8006dfa:	4620      	mov	r0, r4
 8006dfc:	f000 f9bb 	bl	8007176 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8006e00:	f8c4 516c 	str.w	r5, [r4, #364]	@ 0x16c
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8006e04:	2182      	movs	r1, #130	@ 0x82
 8006e06:	4620      	mov	r0, r4
 8006e08:	f000 f9b5 	bl	8007176 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8006e0c:	6425      	str	r5, [r4, #64]	@ 0x40
  if (pdev->pClassData != NULL)
 8006e0e:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 8006e12:	b14b      	cbz	r3, 8006e28 <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006e14:	f8d4 32bc 	ldr.w	r3, [r4, #700]	@ 0x2bc
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8006e1c:	f8d4 02b8 	ldr.w	r0, [r4, #696]	@ 0x2b8
 8006e20:	f000 f9fa 	bl	8007218 <USBD_static_free>
    pdev->pClassData = NULL;
 8006e24:	f8c4 52b8 	str.w	r5, [r4, #696]	@ 0x2b8
}
 8006e28:	2000      	movs	r0, #0
 8006e2a:	bd38      	pop	{r3, r4, r5, pc}

08006e2c <USBD_CDC_Init>:
{
 8006e2c:	b570      	push	{r4, r5, r6, lr}
 8006e2e:	4604      	mov	r4, r0
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006e30:	7c03      	ldrb	r3, [r0, #16]
 8006e32:	bbab      	cbnz	r3, 8006ea0 <USBD_CDC_Init+0x74>
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006e34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006e38:	2202      	movs	r2, #2
 8006e3a:	2181      	movs	r1, #129	@ 0x81
 8006e3c:	f000 f990 	bl	8007160 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006e40:	2501      	movs	r5, #1
 8006e42:	62e5      	str	r5, [r4, #44]	@ 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006e44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006e48:	2202      	movs	r2, #2
 8006e4a:	4629      	mov	r1, r5
 8006e4c:	4620      	mov	r0, r4
 8006e4e:	f000 f987 	bl	8007160 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006e52:	f8c4 516c 	str.w	r5, [r4, #364]	@ 0x16c
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006e56:	2308      	movs	r3, #8
 8006e58:	2203      	movs	r2, #3
 8006e5a:	2182      	movs	r1, #130	@ 0x82
 8006e5c:	4620      	mov	r0, r4
 8006e5e:	f000 f97f 	bl	8007160 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8006e62:	2301      	movs	r3, #1
 8006e64:	6423      	str	r3, [r4, #64]	@ 0x40
  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8006e66:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006e6a:	f000 f9d1 	bl	8007210 <USBD_static_malloc>
 8006e6e:	4605      	mov	r5, r0
 8006e70:	f8c4 02b8 	str.w	r0, [r4, #696]	@ 0x2b8
  if (pdev->pClassData == NULL)
 8006e74:	b368      	cbz	r0, 8006ed2 <USBD_CDC_Init+0xa6>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006e76:	f8d4 32bc 	ldr.w	r3, [r4, #700]	@ 0x2bc
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4798      	blx	r3
    hcdc->TxState = 0U;
 8006e7e:	2300      	movs	r3, #0
 8006e80:	f8c5 3214 	str.w	r3, [r5, #532]	@ 0x214
    hcdc->RxState = 0U;
 8006e84:	f8c5 3218 	str.w	r3, [r5, #536]	@ 0x218
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006e88:	7c26      	ldrb	r6, [r4, #16]
 8006e8a:	b9ce      	cbnz	r6, 8006ec0 <USBD_CDC_Init+0x94>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006e8c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006e90:	f8d5 2204 	ldr.w	r2, [r5, #516]	@ 0x204
 8006e94:	2101      	movs	r1, #1
 8006e96:	4620      	mov	r0, r4
 8006e98:	f000 f9ab 	bl	80071f2 <USBD_LL_PrepareReceive>
}
 8006e9c:	4630      	mov	r0, r6
 8006e9e:	bd70      	pop	{r4, r5, r6, pc}
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8006ea0:	2340      	movs	r3, #64	@ 0x40
 8006ea2:	2202      	movs	r2, #2
 8006ea4:	2181      	movs	r1, #129	@ 0x81
 8006ea6:	f000 f95b 	bl	8007160 <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8006eaa:	2501      	movs	r5, #1
 8006eac:	62e5      	str	r5, [r4, #44]	@ 0x2c
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8006eae:	2340      	movs	r3, #64	@ 0x40
 8006eb0:	2202      	movs	r2, #2
 8006eb2:	4629      	mov	r1, r5
 8006eb4:	4620      	mov	r0, r4
 8006eb6:	f000 f953 	bl	8007160 <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8006eba:	f8c4 516c 	str.w	r5, [r4, #364]	@ 0x16c
 8006ebe:	e7ca      	b.n	8006e56 <USBD_CDC_Init+0x2a>
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8006ec0:	2340      	movs	r3, #64	@ 0x40
 8006ec2:	f8d5 2204 	ldr.w	r2, [r5, #516]	@ 0x204
 8006ec6:	2101      	movs	r1, #1
 8006ec8:	4620      	mov	r0, r4
 8006eca:	f000 f992 	bl	80071f2 <USBD_LL_PrepareReceive>
  uint8_t ret = 0U;
 8006ece:	2600      	movs	r6, #0
 8006ed0:	e7e4      	b.n	8006e9c <USBD_CDC_Init+0x70>
    ret = 1U;
 8006ed2:	2601      	movs	r6, #1
 8006ed4:	e7e2      	b.n	8006e9c <USBD_CDC_Init+0x70>

08006ed6 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;

  if (fops != NULL)
 8006ed6:	b119      	cbz	r1, 8006ee0 <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData = fops;
 8006ed8:	f8c0 12bc 	str.w	r1, [r0, #700]	@ 0x2bc
    ret = USBD_OK;
 8006edc:	2000      	movs	r0, #0
 8006ede:	4770      	bx	lr
  uint8_t  ret = USBD_FAIL;
 8006ee0:	2002      	movs	r0, #2
  }

  return ret;
}
 8006ee2:	4770      	bx	lr

08006ee4 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006ee4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8

  hcdc->TxBuffer = pbuff;
 8006ee8:	f8c3 1208 	str.w	r1, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006eec:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
}
 8006ef0:	2000      	movs	r0, #0
 8006ef2:	4770      	bx	lr

08006ef4 <USBD_CDC_SetRxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006ef4:	f8d0 32b8 	ldr.w	r3, [r0, #696]	@ 0x2b8

  hcdc->RxBuffer = pbuff;
 8006ef8:	f8c3 1204 	str.w	r1, [r3, #516]	@ 0x204

  return USBD_OK;
}
 8006efc:	2000      	movs	r0, #0
 8006efe:	4770      	bx	lr

08006f00 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006f00:	f8d0 22b8 	ldr.w	r2, [r0, #696]	@ 0x2b8

  if (pdev->pClassData != NULL)
 8006f04:	b19a      	cbz	r2, 8006f2e <USBD_CDC_TransmitPacket+0x2e>
{
 8006f06:	b508      	push	{r3, lr}
  {
    if (hcdc->TxState == 0U)
 8006f08:	f8d2 3214 	ldr.w	r3, [r2, #532]	@ 0x214
 8006f0c:	b10b      	cbz	r3, 8006f12 <USBD_CDC_TransmitPacket+0x12>

      return USBD_OK;
    }
    else
    {
      return USBD_BUSY;
 8006f0e:	2001      	movs	r0, #1
  }
  else
  {
    return USBD_FAIL;
  }
}
 8006f10:	bd08      	pop	{r3, pc}
      hcdc->TxState = 1U;
 8006f12:	2301      	movs	r3, #1
 8006f14:	f8c2 3214 	str.w	r3, [r2, #532]	@ 0x214
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8006f18:	f8d2 3210 	ldr.w	r3, [r2, #528]	@ 0x210
 8006f1c:	6303      	str	r3, [r0, #48]	@ 0x30
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8006f1e:	b29b      	uxth	r3, r3
 8006f20:	f8d2 2208 	ldr.w	r2, [r2, #520]	@ 0x208
 8006f24:	2181      	movs	r1, #129	@ 0x81
 8006f26:	f000 f95c 	bl	80071e2 <USBD_LL_Transmit>
      return USBD_OK;
 8006f2a:	2000      	movs	r0, #0
 8006f2c:	e7f0      	b.n	8006f10 <USBD_CDC_TransmitPacket+0x10>
    return USBD_FAIL;
 8006f2e:	2002      	movs	r0, #2
}
 8006f30:	4770      	bx	lr

08006f32 <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8006f32:	f8d0 22b8 	ldr.w	r2, [r0, #696]	@ 0x2b8

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8006f36:	b192      	cbz	r2, 8006f5e <USBD_CDC_ReceivePacket+0x2c>
{
 8006f38:	b508      	push	{r3, lr}
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f3a:	7c03      	ldrb	r3, [r0, #16]
 8006f3c:	b943      	cbnz	r3, 8006f50 <USBD_CDC_ReceivePacket+0x1e>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006f3e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006f42:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
 8006f46:	2101      	movs	r1, #1
 8006f48:	f000 f953 	bl	80071f2 <USBD_LL_PrepareReceive>
      USBD_LL_PrepareReceive(pdev,
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8006f4c:	2000      	movs	r0, #0
  }
  else
  {
    return USBD_FAIL;
  }
}
 8006f4e:	bd08      	pop	{r3, pc}
      USBD_LL_PrepareReceive(pdev,
 8006f50:	2340      	movs	r3, #64	@ 0x40
 8006f52:	f8d2 2204 	ldr.w	r2, [r2, #516]	@ 0x204
 8006f56:	2101      	movs	r1, #1
 8006f58:	f000 f94b 	bl	80071f2 <USBD_LL_PrepareReceive>
 8006f5c:	e7f6      	b.n	8006f4c <USBD_CDC_ReceivePacket+0x1a>
    return USBD_FAIL;
 8006f5e:	2002      	movs	r0, #2
}
 8006f60:	4770      	bx	lr

08006f62 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 8006f62:	2000      	movs	r0, #0
 8006f64:	4770      	bx	lr

08006f66 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8006f66:	2000      	movs	r0, #0
 8006f68:	4770      	bx	lr
	...

08006f6c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8006f6c:	b510      	push	{r4, lr}
 8006f6e:	4601      	mov	r1, r0
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8006f70:	4c04      	ldr	r4, [pc, #16]	@ (8006f84 <CDC_Receive_FS+0x18>)
 8006f72:	4620      	mov	r0, r4
 8006f74:	f7ff ffbe 	bl	8006ef4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8006f78:	4620      	mov	r0, r4
 8006f7a:	f7ff ffda 	bl	8006f32 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
  /* USER CODE END 6 */
}
 8006f7e:	2000      	movs	r0, #0
 8006f80:	bd10      	pop	{r4, pc}
 8006f82:	bf00      	nop
 8006f84:	200007bc 	.word	0x200007bc

08006f88 <CDC_Init_FS>:
{
 8006f88:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006f8a:	4c06      	ldr	r4, [pc, #24]	@ (8006fa4 <CDC_Init_FS+0x1c>)
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	4906      	ldr	r1, [pc, #24]	@ (8006fa8 <CDC_Init_FS+0x20>)
 8006f90:	4620      	mov	r0, r4
 8006f92:	f7ff ffa7 	bl	8006ee4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8006f96:	4905      	ldr	r1, [pc, #20]	@ (8006fac <CDC_Init_FS+0x24>)
 8006f98:	4620      	mov	r0, r4
 8006f9a:	f7ff ffab 	bl	8006ef4 <USBD_CDC_SetRxBuffer>
}
 8006f9e:	2000      	movs	r0, #0
 8006fa0:	bd10      	pop	{r4, pc}
 8006fa2:	bf00      	nop
 8006fa4:	200007bc 	.word	0x200007bc
 8006fa8:	20000a80 	.word	0x20000a80
 8006fac:	20000e80 	.word	0x20000e80

08006fb0 <CDC_Transmit_FS>:
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8006fb0:	4b09      	ldr	r3, [pc, #36]	@ (8006fd8 <CDC_Transmit_FS+0x28>)
 8006fb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
  if (hcdc->TxState != 0){
 8006fb6:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8006fba:	b10b      	cbz	r3, 8006fc0 <CDC_Transmit_FS+0x10>
    return USBD_BUSY;
 8006fbc:	2001      	movs	r0, #1
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
  /* USER CODE END 7 */
  return result;
}
 8006fbe:	4770      	bx	lr
{
 8006fc0:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8006fc2:	4c05      	ldr	r4, [pc, #20]	@ (8006fd8 <CDC_Transmit_FS+0x28>)
 8006fc4:	460a      	mov	r2, r1
 8006fc6:	4601      	mov	r1, r0
 8006fc8:	4620      	mov	r0, r4
 8006fca:	f7ff ff8b 	bl	8006ee4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8006fce:	4620      	mov	r0, r4
 8006fd0:	f7ff ff96 	bl	8006f00 <USBD_CDC_TransmitPacket>
}
 8006fd4:	bd10      	pop	{r4, pc}
 8006fd6:	bf00      	nop
 8006fd8:	200007bc 	.word	0x200007bc

08006fdc <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 8006fdc:	2802      	cmp	r0, #2
 8006fde:	d805      	bhi.n	8006fec <USBD_Get_USB_Status+0x10>
 8006fe0:	e8df f000 	tbb	[pc, r0]
 8006fe4:	0405      	.short	0x0405
 8006fe6:	02          	.byte	0x02
 8006fe7:	00          	.byte	0x00
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006fe8:	2001      	movs	r0, #1
    break;
 8006fea:	4770      	bx	lr
      usb_status = USBD_FAIL;
 8006fec:	2002      	movs	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 8006fee:	4770      	bx	lr

08006ff0 <HAL_PCD_MspInit>:
  if(pcdHandle->Instance==USB)
 8006ff0:	6802      	ldr	r2, [r0, #0]
 8006ff2:	4b0e      	ldr	r3, [pc, #56]	@ (800702c <HAL_PCD_MspInit+0x3c>)
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	d000      	beq.n	8006ffa <HAL_PCD_MspInit+0xa>
 8006ff8:	4770      	bx	lr
{
 8006ffa:	b500      	push	{lr}
 8006ffc:	b083      	sub	sp, #12
    __HAL_RCC_USB_CLK_ENABLE();
 8006ffe:	f503 33da 	add.w	r3, r3, #111616	@ 0x1b400
 8007002:	69da      	ldr	r2, [r3, #28]
 8007004:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8007008:	61da      	str	r2, [r3, #28]
 800700a:	69db      	ldr	r3, [r3, #28]
 800700c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007010:	9301      	str	r3, [sp, #4]
 8007012:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8007014:	2200      	movs	r2, #0
 8007016:	4611      	mov	r1, r2
 8007018:	2014      	movs	r0, #20
 800701a:	f7fc f8bf 	bl	800319c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800701e:	2014      	movs	r0, #20
 8007020:	f7fc f8cc 	bl	80031bc <HAL_NVIC_EnableIRQ>
}
 8007024:	b003      	add	sp, #12
 8007026:	f85d fb04 	ldr.w	pc, [sp], #4
 800702a:	bf00      	nop
 800702c:	40005c00 	.word	0x40005c00

08007030 <HAL_PCD_SetupStageCallback>:
{
 8007030:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007032:	f500 7126 	add.w	r1, r0, #664	@ 0x298
 8007036:	f8d0 02d4 	ldr.w	r0, [r0, #724]	@ 0x2d4
 800703a:	f000 f925 	bl	8007288 <USBD_LL_SetupStage>
}
 800703e:	bd08      	pop	{r3, pc}

08007040 <HAL_PCD_DataOutStageCallback>:
{
 8007040:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007042:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8007046:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800704a:	f8d3 2164 	ldr.w	r2, [r3, #356]	@ 0x164
 800704e:	f8d0 02d4 	ldr.w	r0, [r0, #724]	@ 0x2d4
 8007052:	f000 f946 	bl	80072e2 <USBD_LL_DataOutStage>
}
 8007056:	bd08      	pop	{r3, pc}

08007058 <HAL_PCD_DataInStageCallback>:
{
 8007058:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800705a:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 800705e:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 8007062:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007064:	f8d0 02d4 	ldr.w	r0, [r0, #724]	@ 0x2d4
 8007068:	f000 f981 	bl	800736e <USBD_LL_DataInStage>
}
 800706c:	bd08      	pop	{r3, pc}

0800706e <HAL_PCD_SOFCallback>:
{
 800706e:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007070:	f8d0 02d4 	ldr.w	r0, [r0, #724]	@ 0x2d4
 8007074:	f000 fa22 	bl	80074bc <USBD_LL_SOF>
}
 8007078:	bd08      	pop	{r3, pc}

0800707a <HAL_PCD_ResetCallback>:
{
 800707a:	b510      	push	{r4, lr}
 800707c:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800707e:	7983      	ldrb	r3, [r0, #6]
 8007080:	2b02      	cmp	r3, #2
 8007082:	d109      	bne.n	8007098 <HAL_PCD_ResetCallback+0x1e>
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007084:	2101      	movs	r1, #1
 8007086:	f8d4 02d4 	ldr.w	r0, [r4, #724]	@ 0x2d4
 800708a:	f000 fa00 	bl	800748e <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800708e:	f8d4 02d4 	ldr.w	r0, [r4, #724]	@ 0x2d4
 8007092:	f000 f9d4 	bl	800743e <USBD_LL_Reset>
}
 8007096:	bd10      	pop	{r4, pc}
    Error_Handler();
 8007098:	f7fb f8a0 	bl	80021dc <Error_Handler>
 800709c:	e7f2      	b.n	8007084 <HAL_PCD_ResetCallback+0xa>
	...

080070a0 <HAL_PCD_SuspendCallback>:
{
 80070a0:	b510      	push	{r4, lr}
 80070a2:	4604      	mov	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80070a4:	f8d0 02d4 	ldr.w	r0, [r0, #724]	@ 0x2d4
 80070a8:	f000 f9f4 	bl	8007494 <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 80070ac:	7aa3      	ldrb	r3, [r4, #10]
 80070ae:	b123      	cbz	r3, 80070ba <HAL_PCD_SuspendCallback+0x1a>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80070b0:	4a02      	ldr	r2, [pc, #8]	@ (80070bc <HAL_PCD_SuspendCallback+0x1c>)
 80070b2:	6913      	ldr	r3, [r2, #16]
 80070b4:	f043 0306 	orr.w	r3, r3, #6
 80070b8:	6113      	str	r3, [r2, #16]
}
 80070ba:	bd10      	pop	{r4, pc}
 80070bc:	e000ed00 	.word	0xe000ed00

080070c0 <HAL_PCD_ResumeCallback>:
{
 80070c0:	b508      	push	{r3, lr}
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80070c2:	f8d0 02d4 	ldr.w	r0, [r0, #724]	@ 0x2d4
 80070c6:	f000 f9ee 	bl	80074a6 <USBD_LL_Resume>
}
 80070ca:	bd08      	pop	{r3, pc}

080070cc <USBD_LL_Init>:
{
 80070cc:	b510      	push	{r4, lr}
 80070ce:	4604      	mov	r4, r0
  hpcd_USB_FS.pData = pdev;
 80070d0:	481d      	ldr	r0, [pc, #116]	@ (8007148 <USBD_LL_Init+0x7c>)
 80070d2:	f8c0 42d4 	str.w	r4, [r0, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 80070d6:	f8c4 02c0 	str.w	r0, [r4, #704]	@ 0x2c0
  hpcd_USB_FS.Instance = USB;
 80070da:	4b1c      	ldr	r3, [pc, #112]	@ (800714c <USBD_LL_Init+0x80>)
 80070dc:	6003      	str	r3, [r0, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80070de:	2308      	movs	r3, #8
 80070e0:	7103      	strb	r3, [r0, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80070e2:	2302      	movs	r3, #2
 80070e4:	7183      	strb	r3, [r0, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80070e6:	2300      	movs	r3, #0
 80070e8:	7283      	strb	r3, [r0, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80070ea:	72c3      	strb	r3, [r0, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80070ec:	7303      	strb	r3, [r0, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80070ee:	f7fc fb89 	bl	8003804 <HAL_PCD_Init>
 80070f2:	bb30      	cbnz	r0, 8007142 <USBD_LL_Init+0x76>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80070f4:	2318      	movs	r3, #24
 80070f6:	2200      	movs	r2, #0
 80070f8:	4611      	mov	r1, r2
 80070fa:	f8d4 02c0 	ldr.w	r0, [r4, #704]	@ 0x2c0
 80070fe:	f7fd faf8 	bl	80046f2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8007102:	2358      	movs	r3, #88	@ 0x58
 8007104:	2200      	movs	r2, #0
 8007106:	2180      	movs	r1, #128	@ 0x80
 8007108:	f8d4 02c0 	ldr.w	r0, [r4, #704]	@ 0x2c0
 800710c:	f7fd faf1 	bl	80046f2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8007110:	23c0      	movs	r3, #192	@ 0xc0
 8007112:	2200      	movs	r2, #0
 8007114:	2181      	movs	r1, #129	@ 0x81
 8007116:	f8d4 02c0 	ldr.w	r0, [r4, #704]	@ 0x2c0
 800711a:	f7fd faea 	bl	80046f2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800711e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8007122:	2200      	movs	r2, #0
 8007124:	2101      	movs	r1, #1
 8007126:	f8d4 02c0 	ldr.w	r0, [r4, #704]	@ 0x2c0
 800712a:	f7fd fae2 	bl	80046f2 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800712e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007132:	2200      	movs	r2, #0
 8007134:	2182      	movs	r1, #130	@ 0x82
 8007136:	f8d4 02c0 	ldr.w	r0, [r4, #704]	@ 0x2c0
 800713a:	f7fd fada 	bl	80046f2 <HAL_PCDEx_PMAConfig>
}
 800713e:	2000      	movs	r0, #0
 8007140:	bd10      	pop	{r4, pc}
    Error_Handler( );
 8007142:	f7fb f84b 	bl	80021dc <Error_Handler>
 8007146:	e7d5      	b.n	80070f4 <USBD_LL_Init+0x28>
 8007148:	200014a0 	.word	0x200014a0
 800714c:	40005c00 	.word	0x40005c00

08007150 <USBD_LL_Start>:
{
 8007150:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 8007152:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 8007156:	f7fc fbc9 	bl	80038ec <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800715a:	f7ff ff3f 	bl	8006fdc <USBD_Get_USB_Status>
}
 800715e:	bd08      	pop	{r3, pc}

08007160 <USBD_LL_OpenEP>:
{
 8007160:	b508      	push	{r3, lr}
 8007162:	4694      	mov	ip, r2
 8007164:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007166:	4663      	mov	r3, ip
 8007168:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 800716c:	f7fd f97e 	bl	800446c <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007170:	f7ff ff34 	bl	8006fdc <USBD_Get_USB_Status>
}
 8007174:	bd08      	pop	{r3, pc}

08007176 <USBD_LL_CloseEP>:
{
 8007176:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007178:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 800717c:	f7fd f9b8 	bl	80044f0 <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007180:	f7ff ff2c 	bl	8006fdc <USBD_Get_USB_Status>
}
 8007184:	bd08      	pop	{r3, pc}

08007186 <USBD_LL_StallEP>:
{
 8007186:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007188:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 800718c:	f7fd fa32 	bl	80045f4 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 8007190:	f7ff ff24 	bl	8006fdc <USBD_Get_USB_Status>
}
 8007194:	bd08      	pop	{r3, pc}

08007196 <USBD_LL_ClearStallEP>:
{
 8007196:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007198:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 800719c:	f7fd fa6a 	bl	8004674 <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80071a0:	f7ff ff1c 	bl	8006fdc <USBD_Get_USB_Status>
}
 80071a4:	bd08      	pop	{r3, pc}

080071a6 <USBD_LL_IsStallEP>:
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80071a6:	f8d0 32c0 	ldr.w	r3, [r0, #704]	@ 0x2c0
  if((ep_addr & 0x80) == 0x80)
 80071aa:	f011 0f80 	tst.w	r1, #128	@ 0x80
 80071ae:	d108      	bne.n	80071c2 <USBD_LL_IsStallEP+0x1c>
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80071b0:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80071b4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80071b8:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80071bc:	f893 0152 	ldrb.w	r0, [r3, #338]	@ 0x152
}
 80071c0:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80071c2:	f001 017f 	and.w	r1, r1, #127	@ 0x7f
 80071c6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80071ca:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80071ce:	7c98      	ldrb	r0, [r3, #18]
 80071d0:	4770      	bx	lr

080071d2 <USBD_LL_SetUSBAddress>:
{
 80071d2:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80071d4:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 80071d8:	f7fd f85d 	bl	8004296 <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80071dc:	f7ff fefe 	bl	8006fdc <USBD_Get_USB_Status>
}
 80071e0:	bd08      	pop	{r3, pc}

080071e2 <USBD_LL_Transmit>:
{
 80071e2:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80071e4:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 80071e8:	f7fd f9de 	bl	80045a8 <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80071ec:	f7ff fef6 	bl	8006fdc <USBD_Get_USB_Status>
}
 80071f0:	bd08      	pop	{r3, pc}

080071f2 <USBD_LL_PrepareReceive>:
{
 80071f2:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80071f4:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 80071f8:	f7fd f9b0 	bl	800455c <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 80071fc:	f7ff feee 	bl	8006fdc <USBD_Get_USB_Status>
}
 8007200:	bd08      	pop	{r3, pc}

08007202 <USBD_LL_GetRxDataSize>:
{
 8007202:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007204:	f8d0 02c0 	ldr.w	r0, [r0, #704]	@ 0x2c0
 8007208:	f7fd f9c5 	bl	8004596 <HAL_PCD_EP_GetRxCount>
}
 800720c:	bd08      	pop	{r3, pc}
	...

08007210 <USBD_static_malloc>:
}
 8007210:	4800      	ldr	r0, [pc, #0]	@ (8007214 <USBD_static_malloc+0x4>)
 8007212:	4770      	bx	lr
 8007214:	20001280 	.word	0x20001280

08007218 <USBD_static_free>:
}
 8007218:	4770      	bx	lr

0800721a <HAL_PCDEx_SetConnectionState>:
}
 800721a:	4770      	bx	lr

0800721c <USBD_Init>:
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800721c:	b198      	cbz	r0, 8007246 <USBD_Init+0x2a>
{
 800721e:	b508      	push	{r3, lr}
 8007220:	4603      	mov	r3, r0
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8007222:	f8d0 02b4 	ldr.w	r0, [r0, #692]	@ 0x2b4
 8007226:	b110      	cbz	r0, 800722e <USBD_Init+0x12>
  {
    pdev->pClass = NULL;
 8007228:	2000      	movs	r0, #0
 800722a:	f8c3 02b4 	str.w	r0, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800722e:	b109      	cbz	r1, 8007234 <USBD_Init+0x18>
  {
    pdev->pDesc = pdesc;
 8007230:	f8c3 12b0 	str.w	r1, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007234:	2101      	movs	r1, #1
 8007236:	f883 129c 	strb.w	r1, [r3, #668]	@ 0x29c
  pdev->id = id;
 800723a:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800723c:	4618      	mov	r0, r3
 800723e:	f7ff ff45 	bl	80070cc <USBD_LL_Init>

  return USBD_OK;
 8007242:	2000      	movs	r0, #0
}
 8007244:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 8007246:	2002      	movs	r0, #2
}
 8007248:	4770      	bx	lr

0800724a <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef status = USBD_OK;
  if (pclass != NULL)
 800724a:	b119      	cbz	r1, 8007254 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800724c:	f8c0 12b4 	str.w	r1, [r0, #692]	@ 0x2b4
    status = USBD_OK;
 8007250:	2000      	movs	r0, #0
 8007252:	4770      	bx	lr
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8007254:	2002      	movs	r0, #2
  }

  return status;
}
 8007256:	4770      	bx	lr

08007258 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007258:	b508      	push	{r3, lr}
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800725a:	f7ff ff79 	bl	8007150 <USBD_LL_Start>

  return USBD_OK;
}
 800725e:	2000      	movs	r0, #0
 8007260:	bd08      	pop	{r3, pc}

08007262 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007262:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 8007264:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007268:	b12b      	cbz	r3, 8007276 <USBD_SetClassConfig+0x14>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	4798      	blx	r3
 800726e:	b900      	cbnz	r0, 8007272 <USBD_SetClassConfig+0x10>
      ret = USBD_OK;
    }
  }

  return ret;
}
 8007270:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007272:	2002      	movs	r0, #2
 8007274:	e7fc      	b.n	8007270 <USBD_SetClassConfig+0xe>
 8007276:	2002      	movs	r0, #2
 8007278:	e7fa      	b.n	8007270 <USBD_SetClassConfig+0xe>

0800727a <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800727a:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800727c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	4798      	blx	r3

  return USBD_OK;
}
 8007284:	2000      	movs	r0, #0
 8007286:	bd08      	pop	{r3, pc}

08007288 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007288:	b538      	push	{r3, r4, r5, lr}
 800728a:	4604      	mov	r4, r0
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800728c:	f500 752a 	add.w	r5, r0, #680	@ 0x2a8
 8007290:	4628      	mov	r0, r5
 8007292:	f000 f935 	bl	8007500 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007296:	2301      	movs	r3, #1
 8007298:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800729c:	f8b4 32ae 	ldrh.w	r3, [r4, #686]	@ 0x2ae
 80072a0:	f8c4 3298 	str.w	r3, [r4, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80072a4:	f894 12a8 	ldrb.w	r1, [r4, #680]	@ 0x2a8
 80072a8:	f001 031f 	and.w	r3, r1, #31
 80072ac:	2b01      	cmp	r3, #1
 80072ae:	d008      	beq.n	80072c2 <USBD_LL_SetupStage+0x3a>
 80072b0:	2b02      	cmp	r3, #2
 80072b2:	d00b      	beq.n	80072cc <USBD_LL_SetupStage+0x44>
 80072b4:	b97b      	cbnz	r3, 80072d6 <USBD_LL_SetupStage+0x4e>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80072b6:	4629      	mov	r1, r5
 80072b8:	4620      	mov	r0, r4
 80072ba:	f000 facf 	bl	800785c <USBD_StdDevReq>
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return USBD_OK;
}
 80072be:	2000      	movs	r0, #0
 80072c0:	bd38      	pop	{r3, r4, r5, pc}
      USBD_StdItfReq(pdev, &pdev->request);
 80072c2:	4629      	mov	r1, r5
 80072c4:	4620      	mov	r0, r4
 80072c6:	f000 fafd 	bl	80078c4 <USBD_StdItfReq>
      break;
 80072ca:	e7f8      	b.n	80072be <USBD_LL_SetupStage+0x36>
      USBD_StdEPReq(pdev, &pdev->request);
 80072cc:	4629      	mov	r1, r5
 80072ce:	4620      	mov	r0, r4
 80072d0:	f000 fb28 	bl	8007924 <USBD_StdEPReq>
      break;
 80072d4:	e7f3      	b.n	80072be <USBD_LL_SetupStage+0x36>
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 80072d6:	f001 0180 	and.w	r1, r1, #128	@ 0x80
 80072da:	4620      	mov	r0, r4
 80072dc:	f7ff ff53 	bl	8007186 <USBD_LL_StallEP>
      break;
 80072e0:	e7ed      	b.n	80072be <USBD_LL_SetupStage+0x36>

080072e2 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80072e2:	b538      	push	{r3, r4, r5, lr}
 80072e4:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 80072e6:	460d      	mov	r5, r1
 80072e8:	bb91      	cbnz	r1, 8007350 <USBD_LL_DataOutStage+0x6e>
 80072ea:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80072ec:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 80072f0:	2a03      	cmp	r2, #3
 80072f2:	d003      	beq.n	80072fc <USBD_LL_DataOutStage+0x1a>
        USBD_CtlSendStatus(pdev);
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80072f4:	2a05      	cmp	r2, #5
 80072f6:	d024      	beq.n	8007342 <USBD_LL_DataOutStage+0x60>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 80072f8:	4608      	mov	r0, r1
 80072fa:	e033      	b.n	8007364 <USBD_LL_DataOutStage+0x82>
      if (pep->rem_length > pep->maxpacket)
 80072fc:	f8d0 1160 	ldr.w	r1, [r0, #352]	@ 0x160
 8007300:	f8d0 2164 	ldr.w	r2, [r0, #356]	@ 0x164
 8007304:	4291      	cmp	r1, r2
 8007306:	d90d      	bls.n	8007324 <USBD_LL_DataOutStage+0x42>
        pep->rem_length -= pep->maxpacket;
 8007308:	1a89      	subs	r1, r1, r2
 800730a:	f8c0 1160 	str.w	r1, [r0, #352]	@ 0x160
        USBD_CtlContinueRx(pdev, pdata,
 800730e:	428a      	cmp	r2, r1
 8007310:	d906      	bls.n	8007320 <USBD_LL_DataOutStage+0x3e>
 8007312:	b28a      	uxth	r2, r1
 8007314:	4619      	mov	r1, r3
 8007316:	4620      	mov	r0, r4
 8007318:	f000 fcd0 	bl	8007cbc <USBD_CtlContinueRx>
  return USBD_OK;
 800731c:	4628      	mov	r0, r5
 800731e:	e021      	b.n	8007364 <USBD_LL_DataOutStage+0x82>
        USBD_CtlContinueRx(pdev, pdata,
 8007320:	b292      	uxth	r2, r2
 8007322:	e7f7      	b.n	8007314 <USBD_LL_DataOutStage+0x32>
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007324:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007328:	691b      	ldr	r3, [r3, #16]
 800732a:	b11b      	cbz	r3, 8007334 <USBD_LL_DataOutStage+0x52>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800732c:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007330:	2a03      	cmp	r2, #3
 8007332:	d004      	beq.n	800733e <USBD_LL_DataOutStage+0x5c>
        USBD_CtlSendStatus(pdev);
 8007334:	4620      	mov	r0, r4
 8007336:	f000 fcc9 	bl	8007ccc <USBD_CtlSendStatus>
  return USBD_OK;
 800733a:	4628      	mov	r0, r5
 800733c:	e012      	b.n	8007364 <USBD_LL_DataOutStage+0x82>
          pdev->pClass->EP0_RxReady(pdev);
 800733e:	4798      	blx	r3
 8007340:	e7f8      	b.n	8007334 <USBD_LL_DataOutStage+0x52>
        pdev->ep0_state = USBD_EP0_IDLE;
 8007342:	2100      	movs	r1, #0
 8007344:	f8c0 1294 	str.w	r1, [r0, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8007348:	f7ff ff1d 	bl	8007186 <USBD_LL_StallEP>
  return USBD_OK;
 800734c:	4628      	mov	r0, r5
 800734e:	e009      	b.n	8007364 <USBD_LL_DataOutStage+0x82>
  else if ((pdev->pClass->DataOut != NULL) &&
 8007350:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007354:	699b      	ldr	r3, [r3, #24]
 8007356:	b133      	cbz	r3, 8007366 <USBD_LL_DataOutStage+0x84>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007358:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800735c:	2a03      	cmp	r2, #3
 800735e:	d104      	bne.n	800736a <USBD_LL_DataOutStage+0x88>
    pdev->pClass->DataOut(pdev, epnum);
 8007360:	4798      	blx	r3
  return USBD_OK;
 8007362:	2000      	movs	r0, #0
}
 8007364:	bd38      	pop	{r3, r4, r5, pc}
    return USBD_FAIL;
 8007366:	2002      	movs	r0, #2
 8007368:	e7fc      	b.n	8007364 <USBD_LL_DataOutStage+0x82>
 800736a:	2002      	movs	r0, #2
 800736c:	e7fa      	b.n	8007364 <USBD_LL_DataOutStage+0x82>

0800736e <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800736e:	b538      	push	{r3, r4, r5, lr}
 8007370:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007372:	460d      	mov	r5, r1
 8007374:	2900      	cmp	r1, #0
 8007376:	d153      	bne.n	8007420 <USBD_LL_DataInStage+0xb2>
 8007378:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800737a:	f8d0 2294 	ldr.w	r2, [r0, #660]	@ 0x294
 800737e:	2a02      	cmp	r2, #2
 8007380:	d00c      	beq.n	800739c <USBD_LL_DataInStage+0x2e>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007382:	2a04      	cmp	r2, #4
 8007384:	d000      	beq.n	8007388 <USBD_LL_DataInStage+0x1a>
 8007386:	b91a      	cbnz	r2, 8007390 <USBD_LL_DataInStage+0x22>
          (pdev->ep0_state == USBD_EP0_IDLE))
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007388:	2180      	movs	r1, #128	@ 0x80
 800738a:	4620      	mov	r0, r4
 800738c:	f7ff fefb 	bl	8007186 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8007390:	f894 32a0 	ldrb.w	r3, [r4, #672]	@ 0x2a0
 8007394:	2b01      	cmp	r3, #1
 8007396:	d03e      	beq.n	8007416 <USBD_LL_DataInStage+0xa8>
  {
    /* should never be in this condition */
    return USBD_FAIL;
  }

  return USBD_OK;
 8007398:	4628      	mov	r0, r5
}
 800739a:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 800739c:	6a02      	ldr	r2, [r0, #32]
 800739e:	6a41      	ldr	r1, [r0, #36]	@ 0x24
 80073a0:	428a      	cmp	r2, r1
 80073a2:	d81b      	bhi.n	80073dc <USBD_LL_DataInStage+0x6e>
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80073a4:	69c2      	ldr	r2, [r0, #28]
 80073a6:	fbb2 f3f1 	udiv	r3, r2, r1
 80073aa:	fb01 2313 	mls	r3, r1, r3, r2
 80073ae:	b92b      	cbnz	r3, 80073bc <USBD_LL_DataInStage+0x4e>
 80073b0:	4291      	cmp	r1, r2
 80073b2:	d803      	bhi.n	80073bc <USBD_LL_DataInStage+0x4e>
            (pep->total_length < pdev->ep0_data_len))
 80073b4:	f8d0 3298 	ldr.w	r3, [r0, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d31c      	bcc.n	80073f6 <USBD_LL_DataInStage+0x88>
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80073bc:	f8d4 32b4 	ldr.w	r3, [r4, #692]	@ 0x2b4
 80073c0:	68db      	ldr	r3, [r3, #12]
 80073c2:	b11b      	cbz	r3, 80073cc <USBD_LL_DataInStage+0x5e>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80073c4:	f894 229c 	ldrb.w	r2, [r4, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80073c8:	2a03      	cmp	r2, #3
 80073ca:	d021      	beq.n	8007410 <USBD_LL_DataInStage+0xa2>
          USBD_LL_StallEP(pdev, 0x80U);
 80073cc:	2180      	movs	r1, #128	@ 0x80
 80073ce:	4620      	mov	r0, r4
 80073d0:	f7ff fed9 	bl	8007186 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80073d4:	4620      	mov	r0, r4
 80073d6:	f000 fc84 	bl	8007ce2 <USBD_CtlReceiveStatus>
 80073da:	e7d9      	b.n	8007390 <USBD_LL_DataInStage+0x22>
        pep->rem_length -= pep->maxpacket;
 80073dc:	1a52      	subs	r2, r2, r1
 80073de:	6202      	str	r2, [r0, #32]
        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 80073e0:	b292      	uxth	r2, r2
 80073e2:	4619      	mov	r1, r3
 80073e4:	f000 fc53 	bl	8007c8e <USBD_CtlContinueSendData>
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80073e8:	2300      	movs	r3, #0
 80073ea:	461a      	mov	r2, r3
 80073ec:	4619      	mov	r1, r3
 80073ee:	4620      	mov	r0, r4
 80073f0:	f7ff feff 	bl	80071f2 <USBD_LL_PrepareReceive>
 80073f4:	e7cc      	b.n	8007390 <USBD_LL_DataInStage+0x22>
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80073f6:	2200      	movs	r2, #0
 80073f8:	4611      	mov	r1, r2
 80073fa:	f000 fc48 	bl	8007c8e <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80073fe:	2100      	movs	r1, #0
 8007400:	f8c4 1298 	str.w	r1, [r4, #664]	@ 0x298
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007404:	460b      	mov	r3, r1
 8007406:	460a      	mov	r2, r1
 8007408:	4620      	mov	r0, r4
 800740a:	f7ff fef2 	bl	80071f2 <USBD_LL_PrepareReceive>
 800740e:	e7bf      	b.n	8007390 <USBD_LL_DataInStage+0x22>
            pdev->pClass->EP0_TxSent(pdev);
 8007410:	4620      	mov	r0, r4
 8007412:	4798      	blx	r3
 8007414:	e7da      	b.n	80073cc <USBD_LL_DataInStage+0x5e>
      pdev->dev_test_mode = 0U;
 8007416:	2300      	movs	r3, #0
 8007418:	f884 32a0 	strb.w	r3, [r4, #672]	@ 0x2a0
  return USBD_OK;
 800741c:	4628      	mov	r0, r5
 800741e:	e7bc      	b.n	800739a <USBD_LL_DataInStage+0x2c>
  else if ((pdev->pClass->DataIn != NULL) &&
 8007420:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007424:	695b      	ldr	r3, [r3, #20]
 8007426:	b133      	cbz	r3, 8007436 <USBD_LL_DataInStage+0xc8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007428:	f890 229c 	ldrb.w	r2, [r0, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800742c:	2a03      	cmp	r2, #3
 800742e:	d104      	bne.n	800743a <USBD_LL_DataInStage+0xcc>
    pdev->pClass->DataIn(pdev, epnum);
 8007430:	4798      	blx	r3
  return USBD_OK;
 8007432:	2000      	movs	r0, #0
    pdev->pClass->DataIn(pdev, epnum);
 8007434:	e7b1      	b.n	800739a <USBD_LL_DataInStage+0x2c>
    return USBD_FAIL;
 8007436:	2002      	movs	r0, #2
 8007438:	e7af      	b.n	800739a <USBD_LL_DataInStage+0x2c>
 800743a:	2002      	movs	r0, #2
 800743c:	e7ad      	b.n	800739a <USBD_LL_DataInStage+0x2c>

0800743e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800743e:	b570      	push	{r4, r5, r6, lr}
 8007440:	4604      	mov	r4, r0
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007442:	2340      	movs	r3, #64	@ 0x40
 8007444:	2200      	movs	r2, #0
 8007446:	4611      	mov	r1, r2
 8007448:	f7ff fe8a 	bl	8007160 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800744c:	2501      	movs	r5, #1
 800744e:	f8c4 5158 	str.w	r5, [r4, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007452:	2640      	movs	r6, #64	@ 0x40
 8007454:	f8c4 6164 	str.w	r6, [r4, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007458:	4633      	mov	r3, r6
 800745a:	2200      	movs	r2, #0
 800745c:	2180      	movs	r1, #128	@ 0x80
 800745e:	4620      	mov	r0, r4
 8007460:	f7ff fe7e 	bl	8007160 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007464:	61a5      	str	r5, [r4, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007466:	6266      	str	r6, [r4, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007468:	f884 529c 	strb.w	r5, [r4, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800746c:	2300      	movs	r3, #0
 800746e:	f8c4 3294 	str.w	r3, [r4, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007472:	6063      	str	r3, [r4, #4]
  pdev->dev_remote_wakeup = 0U;
 8007474:	f8c4 32a4 	str.w	r3, [r4, #676]	@ 0x2a4

  if (pdev->pClassData)
 8007478:	f8d4 32b8 	ldr.w	r3, [r4, #696]	@ 0x2b8
 800747c:	b12b      	cbz	r3, 800748a <USBD_LL_Reset+0x4c>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800747e:	f8d4 32b4 	ldr.w	r3, [r4, #692]	@ 0x2b4
 8007482:	685b      	ldr	r3, [r3, #4]
 8007484:	2100      	movs	r1, #0
 8007486:	4620      	mov	r0, r4
 8007488:	4798      	blx	r3
  }

  return USBD_OK;
}
 800748a:	2000      	movs	r0, #0
 800748c:	bd70      	pop	{r4, r5, r6, pc}

0800748e <USBD_LL_SetSpeed>:
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800748e:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8007490:	2000      	movs	r0, #0
 8007492:	4770      	bx	lr

08007494 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8007494:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007498:	f880 329d 	strb.w	r3, [r0, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800749c:	2304      	movs	r3, #4
 800749e:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c

  return USBD_OK;
}
 80074a2:	2000      	movs	r0, #0
 80074a4:	4770      	bx	lr

080074a6 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 80074a6:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80074aa:	2b04      	cmp	r3, #4
 80074ac:	d001      	beq.n	80074b2 <USBD_LL_Resume+0xc>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 80074ae:	2000      	movs	r0, #0
 80074b0:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 80074b2:	f890 329d 	ldrb.w	r3, [r0, #669]	@ 0x29d
 80074b6:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
 80074ba:	e7f8      	b.n	80074ae <USBD_LL_Resume+0x8>

080074bc <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 80074bc:	b508      	push	{r3, lr}
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074be:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80074c2:	2b03      	cmp	r3, #3
 80074c4:	d001      	beq.n	80074ca <USBD_LL_SOF+0xe>
      pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
}
 80074c6:	2000      	movs	r0, #0
 80074c8:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 80074ca:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80074ce:	69db      	ldr	r3, [r3, #28]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d0f8      	beq.n	80074c6 <USBD_LL_SOF+0xa>
      pdev->pClass->SOF(pdev);
 80074d4:	4798      	blx	r3
 80074d6:	e7f6      	b.n	80074c6 <USBD_LL_SOF+0xa>

080074d8 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80074d8:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 80074da:	2000      	movs	r0, #0

  while (*buf != '\0')
 80074dc:	e002      	b.n	80074e4 <USBD_GetLen+0xc>
  {
    len++;
 80074de:	3001      	adds	r0, #1
 80074e0:	b2c0      	uxtb	r0, r0
    buf++;
 80074e2:	3301      	adds	r3, #1
  while (*buf != '\0')
 80074e4:	781a      	ldrb	r2, [r3, #0]
 80074e6:	2a00      	cmp	r2, #0
 80074e8:	d1f9      	bne.n	80074de <USBD_GetLen+0x6>
  }

  return len;
}
 80074ea:	4770      	bx	lr

080074ec <USBD_SetFeature>:
{
 80074ec:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80074ee:	884b      	ldrh	r3, [r1, #2]
 80074f0:	2b01      	cmp	r3, #1
 80074f2:	d000      	beq.n	80074f6 <USBD_SetFeature+0xa>
}
 80074f4:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 80074f6:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 80074fa:	f000 fbe7 	bl	8007ccc <USBD_CtlSendStatus>
}
 80074fe:	e7f9      	b.n	80074f4 <USBD_SetFeature+0x8>

08007500 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pdata);
 8007500:	780b      	ldrb	r3, [r1, #0]
 8007502:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8007504:	784b      	ldrb	r3, [r1, #1]
 8007506:	7043      	strb	r3, [r0, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8007508:	788b      	ldrb	r3, [r1, #2]
 800750a:	78ca      	ldrb	r2, [r1, #3]
 800750c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8007510:	8043      	strh	r3, [r0, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8007512:	790b      	ldrb	r3, [r1, #4]
 8007514:	794a      	ldrb	r2, [r1, #5]
 8007516:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800751a:	8083      	strh	r3, [r0, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800751c:	798b      	ldrb	r3, [r1, #6]
 800751e:	79ca      	ldrb	r2, [r1, #7]
 8007520:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8007524:	80c3      	strh	r3, [r0, #6]
}
 8007526:	4770      	bx	lr

08007528 <USBD_CtlError>:
{
 8007528:	b510      	push	{r4, lr}
 800752a:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev, 0x80U);
 800752c:	2180      	movs	r1, #128	@ 0x80
 800752e:	f7ff fe2a 	bl	8007186 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8007532:	2100      	movs	r1, #0
 8007534:	4620      	mov	r0, r4
 8007536:	f7ff fe26 	bl	8007186 <USBD_LL_StallEP>
}
 800753a:	bd10      	pop	{r4, pc}

0800753c <USBD_GetDescriptor>:
{
 800753c:	b530      	push	{r4, r5, lr}
 800753e:	b083      	sub	sp, #12
 8007540:	4605      	mov	r5, r0
 8007542:	460c      	mov	r4, r1
  uint16_t len = 0U;
 8007544:	2300      	movs	r3, #0
 8007546:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 800754a:	884a      	ldrh	r2, [r1, #2]
 800754c:	0a13      	lsrs	r3, r2, #8
 800754e:	3b01      	subs	r3, #1
 8007550:	2b06      	cmp	r3, #6
 8007552:	f200 80a4 	bhi.w	800769e <USBD_GetDescriptor+0x162>
 8007556:	e8df f003 	tbb	[pc, r3]
 800755a:	1804      	.short	0x1804
 800755c:	86a2a22c 	.word	0x86a2a22c
 8007560:	93          	.byte	0x93
 8007561:	00          	.byte	0x00
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007562:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f10d 0106 	add.w	r1, sp, #6
 800756c:	7c00      	ldrb	r0, [r0, #16]
 800756e:	4798      	blx	r3
    if ((len != 0U) && (req->wLength != 0U))
 8007570:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8007574:	b11a      	cbz	r2, 800757e <USBD_GetDescriptor+0x42>
 8007576:	88e3      	ldrh	r3, [r4, #6]
 8007578:	2b00      	cmp	r3, #0
 800757a:	f040 8094 	bne.w	80076a6 <USBD_GetDescriptor+0x16a>
    if (req->wLength == 0U)
 800757e:	88e3      	ldrh	r3, [r4, #6]
 8007580:	2b00      	cmp	r3, #0
 8007582:	f000 809a 	beq.w	80076ba <USBD_GetDescriptor+0x17e>
}
 8007586:	b003      	add	sp, #12
 8007588:	bd30      	pop	{r4, r5, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800758a:	7c03      	ldrb	r3, [r0, #16]
 800758c:	b943      	cbnz	r3, 80075a0 <USBD_GetDescriptor+0x64>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800758e:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007592:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007594:	f10d 0006 	add.w	r0, sp, #6
 8007598:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800759a:	2302      	movs	r3, #2
 800759c:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800759e:	e7e7      	b.n	8007570 <USBD_GetDescriptor+0x34>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80075a0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 80075a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075a6:	f10d 0006 	add.w	r0, sp, #6
 80075aa:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80075ac:	2302      	movs	r3, #2
 80075ae:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 80075b0:	e7de      	b.n	8007570 <USBD_GetDescriptor+0x34>
      switch ((uint8_t)(req->wValue))
 80075b2:	b2d2      	uxtb	r2, r2
 80075b4:	2a05      	cmp	r2, #5
 80075b6:	d852      	bhi.n	800765e <USBD_GetDescriptor+0x122>
 80075b8:	e8df f002 	tbb	[pc, r2]
 80075bc:	2a1d1003 	.word	0x2a1d1003
 80075c0:	4437      	.short	0x4437
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80075c2:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	b123      	cbz	r3, 80075d4 <USBD_GetDescriptor+0x98>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80075ca:	f10d 0106 	add.w	r1, sp, #6
 80075ce:	7c00      	ldrb	r0, [r0, #16]
 80075d0:	4798      	blx	r3
  if (err != 0U)
 80075d2:	e7cd      	b.n	8007570 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 80075d4:	4621      	mov	r1, r4
 80075d6:	f7ff ffa7 	bl	8007528 <USBD_CtlError>
  if (err != 0U)
 80075da:	e7d4      	b.n	8007586 <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80075dc:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	b123      	cbz	r3, 80075ee <USBD_GetDescriptor+0xb2>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80075e4:	f10d 0106 	add.w	r1, sp, #6
 80075e8:	7c00      	ldrb	r0, [r0, #16]
 80075ea:	4798      	blx	r3
  if (err != 0U)
 80075ec:	e7c0      	b.n	8007570 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 80075ee:	4621      	mov	r1, r4
 80075f0:	f7ff ff9a 	bl	8007528 <USBD_CtlError>
  if (err != 0U)
 80075f4:	e7c7      	b.n	8007586 <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80075f6:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 80075fa:	68db      	ldr	r3, [r3, #12]
 80075fc:	b123      	cbz	r3, 8007608 <USBD_GetDescriptor+0xcc>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80075fe:	f10d 0106 	add.w	r1, sp, #6
 8007602:	7c00      	ldrb	r0, [r0, #16]
 8007604:	4798      	blx	r3
  if (err != 0U)
 8007606:	e7b3      	b.n	8007570 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8007608:	4621      	mov	r1, r4
 800760a:	f7ff ff8d 	bl	8007528 <USBD_CtlError>
  if (err != 0U)
 800760e:	e7ba      	b.n	8007586 <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007610:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 8007614:	691b      	ldr	r3, [r3, #16]
 8007616:	b123      	cbz	r3, 8007622 <USBD_GetDescriptor+0xe6>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007618:	f10d 0106 	add.w	r1, sp, #6
 800761c:	7c00      	ldrb	r0, [r0, #16]
 800761e:	4798      	blx	r3
  if (err != 0U)
 8007620:	e7a6      	b.n	8007570 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8007622:	4621      	mov	r1, r4
 8007624:	f7ff ff80 	bl	8007528 <USBD_CtlError>
  if (err != 0U)
 8007628:	e7ad      	b.n	8007586 <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800762a:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 800762e:	695b      	ldr	r3, [r3, #20]
 8007630:	b123      	cbz	r3, 800763c <USBD_GetDescriptor+0x100>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007632:	f10d 0106 	add.w	r1, sp, #6
 8007636:	7c00      	ldrb	r0, [r0, #16]
 8007638:	4798      	blx	r3
  if (err != 0U)
 800763a:	e799      	b.n	8007570 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800763c:	4621      	mov	r1, r4
 800763e:	f7ff ff73 	bl	8007528 <USBD_CtlError>
  if (err != 0U)
 8007642:	e7a0      	b.n	8007586 <USBD_GetDescriptor+0x4a>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007644:	f8d0 32b0 	ldr.w	r3, [r0, #688]	@ 0x2b0
 8007648:	699b      	ldr	r3, [r3, #24]
 800764a:	b123      	cbz	r3, 8007656 <USBD_GetDescriptor+0x11a>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800764c:	f10d 0106 	add.w	r1, sp, #6
 8007650:	7c00      	ldrb	r0, [r0, #16]
 8007652:	4798      	blx	r3
  if (err != 0U)
 8007654:	e78c      	b.n	8007570 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8007656:	4621      	mov	r1, r4
 8007658:	f7ff ff66 	bl	8007528 <USBD_CtlError>
  if (err != 0U)
 800765c:	e793      	b.n	8007586 <USBD_GetDescriptor+0x4a>
          USBD_CtlError(pdev, req);
 800765e:	4621      	mov	r1, r4
 8007660:	f7ff ff62 	bl	8007528 <USBD_CtlError>
  if (err != 0U)
 8007664:	e78f      	b.n	8007586 <USBD_GetDescriptor+0x4a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007666:	7c03      	ldrb	r3, [r0, #16]
 8007668:	b933      	cbnz	r3, 8007678 <USBD_GetDescriptor+0x13c>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800766a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 800766e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007670:	f10d 0006 	add.w	r0, sp, #6
 8007674:	4798      	blx	r3
  if (err != 0U)
 8007676:	e77b      	b.n	8007570 <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 8007678:	4621      	mov	r1, r4
 800767a:	f7ff ff55 	bl	8007528 <USBD_CtlError>
  if (err != 0U)
 800767e:	e782      	b.n	8007586 <USBD_GetDescriptor+0x4a>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007680:	7c03      	ldrb	r3, [r0, #16]
 8007682:	b943      	cbnz	r3, 8007696 <USBD_GetDescriptor+0x15a>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007684:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800768a:	f10d 0006 	add.w	r0, sp, #6
 800768e:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007690:	2307      	movs	r3, #7
 8007692:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8007694:	e76c      	b.n	8007570 <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 8007696:	4621      	mov	r1, r4
 8007698:	f7ff ff46 	bl	8007528 <USBD_CtlError>
  if (err != 0U)
 800769c:	e773      	b.n	8007586 <USBD_GetDescriptor+0x4a>
      USBD_CtlError(pdev, req);
 800769e:	4621      	mov	r1, r4
 80076a0:	f7ff ff42 	bl	8007528 <USBD_CtlError>
    return;
 80076a4:	e76f      	b.n	8007586 <USBD_GetDescriptor+0x4a>
      len = MIN(len, req->wLength);
 80076a6:	429a      	cmp	r2, r3
 80076a8:	bf28      	it	cs
 80076aa:	461a      	movcs	r2, r3
 80076ac:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80076b0:	4601      	mov	r1, r0
 80076b2:	4628      	mov	r0, r5
 80076b4:	f000 fade 	bl	8007c74 <USBD_CtlSendData>
 80076b8:	e761      	b.n	800757e <USBD_GetDescriptor+0x42>
      (void)USBD_CtlSendStatus(pdev);
 80076ba:	4628      	mov	r0, r5
 80076bc:	f000 fb06 	bl	8007ccc <USBD_CtlSendStatus>
 80076c0:	e761      	b.n	8007586 <USBD_GetDescriptor+0x4a>

080076c2 <USBD_SetAddress>:
{
 80076c2:	b538      	push	{r3, r4, r5, lr}
 80076c4:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80076c6:	888b      	ldrh	r3, [r1, #4]
 80076c8:	b9f3      	cbnz	r3, 8007708 <USBD_SetAddress+0x46>
 80076ca:	88cb      	ldrh	r3, [r1, #6]
 80076cc:	b9e3      	cbnz	r3, 8007708 <USBD_SetAddress+0x46>
 80076ce:	884b      	ldrh	r3, [r1, #2]
 80076d0:	2b7f      	cmp	r3, #127	@ 0x7f
 80076d2:	d819      	bhi.n	8007708 <USBD_SetAddress+0x46>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80076d4:	f003 057f 	and.w	r5, r3, #127	@ 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80076d8:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80076dc:	2b03      	cmp	r3, #3
 80076de:	d00c      	beq.n	80076fa <USBD_SetAddress+0x38>
      pdev->dev_address = dev_addr;
 80076e0:	f880 529e 	strb.w	r5, [r0, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80076e4:	4629      	mov	r1, r5
 80076e6:	f7ff fd74 	bl	80071d2 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80076ea:	4620      	mov	r0, r4
 80076ec:	f000 faee 	bl	8007ccc <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 80076f0:	b135      	cbz	r5, 8007700 <USBD_SetAddress+0x3e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80076f2:	2302      	movs	r3, #2
 80076f4:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 80076f8:	e009      	b.n	800770e <USBD_SetAddress+0x4c>
      USBD_CtlError(pdev, req);
 80076fa:	f7ff ff15 	bl	8007528 <USBD_CtlError>
 80076fe:	e006      	b.n	800770e <USBD_SetAddress+0x4c>
        pdev->dev_state = USBD_STATE_DEFAULT;
 8007700:	2301      	movs	r3, #1
 8007702:	f884 329c 	strb.w	r3, [r4, #668]	@ 0x29c
 8007706:	e002      	b.n	800770e <USBD_SetAddress+0x4c>
    USBD_CtlError(pdev, req);
 8007708:	4620      	mov	r0, r4
 800770a:	f7ff ff0d 	bl	8007528 <USBD_CtlError>
}
 800770e:	bd38      	pop	{r3, r4, r5, pc}

08007710 <USBD_SetConfig>:
{
 8007710:	b538      	push	{r3, r4, r5, lr}
 8007712:	4604      	mov	r4, r0
 8007714:	460d      	mov	r5, r1
  cfgidx = (uint8_t)(req->wValue);
 8007716:	7889      	ldrb	r1, [r1, #2]
 8007718:	4b28      	ldr	r3, [pc, #160]	@ (80077bc <USBD_SetConfig+0xac>)
 800771a:	7019      	strb	r1, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800771c:	2901      	cmp	r1, #1
 800771e:	d80e      	bhi.n	800773e <USBD_SetConfig+0x2e>
    switch (pdev->dev_state)
 8007720:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007724:	2b02      	cmp	r3, #2
 8007726:	d00e      	beq.n	8007746 <USBD_SetConfig+0x36>
 8007728:	2b03      	cmp	r3, #3
 800772a:	d021      	beq.n	8007770 <USBD_SetConfig+0x60>
        USBD_CtlError(pdev, req);
 800772c:	4629      	mov	r1, r5
 800772e:	f7ff fefb 	bl	8007528 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8007732:	4b22      	ldr	r3, [pc, #136]	@ (80077bc <USBD_SetConfig+0xac>)
 8007734:	7819      	ldrb	r1, [r3, #0]
 8007736:	4620      	mov	r0, r4
 8007738:	f7ff fd9f 	bl	800727a <USBD_ClrClassConfig>
        break;
 800773c:	e002      	b.n	8007744 <USBD_SetConfig+0x34>
    USBD_CtlError(pdev, req);
 800773e:	4629      	mov	r1, r5
 8007740:	f7ff fef2 	bl	8007528 <USBD_CtlError>
}
 8007744:	bd38      	pop	{r3, r4, r5, pc}
        if (cfgidx)
 8007746:	b181      	cbz	r1, 800776a <USBD_SetConfig+0x5a>
          pdev->dev_config = cfgidx;
 8007748:	6041      	str	r1, [r0, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800774a:	2303      	movs	r3, #3
 800774c:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007750:	f7ff fd87 	bl	8007262 <USBD_SetClassConfig>
 8007754:	2802      	cmp	r0, #2
 8007756:	d003      	beq.n	8007760 <USBD_SetConfig+0x50>
          USBD_CtlSendStatus(pdev);
 8007758:	4620      	mov	r0, r4
 800775a:	f000 fab7 	bl	8007ccc <USBD_CtlSendStatus>
 800775e:	e7f1      	b.n	8007744 <USBD_SetConfig+0x34>
            USBD_CtlError(pdev, req);
 8007760:	4629      	mov	r1, r5
 8007762:	4620      	mov	r0, r4
 8007764:	f7ff fee0 	bl	8007528 <USBD_CtlError>
            return;
 8007768:	e7ec      	b.n	8007744 <USBD_SetConfig+0x34>
          USBD_CtlSendStatus(pdev);
 800776a:	f000 faaf 	bl	8007ccc <USBD_CtlSendStatus>
 800776e:	e7e9      	b.n	8007744 <USBD_SetConfig+0x34>
        if (cfgidx == 0U)
 8007770:	b189      	cbz	r1, 8007796 <USBD_SetConfig+0x86>
        else if (cfgidx != pdev->dev_config)
 8007772:	6843      	ldr	r3, [r0, #4]
 8007774:	4299      	cmp	r1, r3
 8007776:	d01d      	beq.n	80077b4 <USBD_SetConfig+0xa4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8007778:	b2d9      	uxtb	r1, r3
 800777a:	f7ff fd7e 	bl	800727a <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800777e:	4b0f      	ldr	r3, [pc, #60]	@ (80077bc <USBD_SetConfig+0xac>)
 8007780:	7819      	ldrb	r1, [r3, #0]
 8007782:	6061      	str	r1, [r4, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8007784:	4620      	mov	r0, r4
 8007786:	f7ff fd6c 	bl	8007262 <USBD_SetClassConfig>
 800778a:	2802      	cmp	r0, #2
 800778c:	d00d      	beq.n	80077aa <USBD_SetConfig+0x9a>
          USBD_CtlSendStatus(pdev);
 800778e:	4620      	mov	r0, r4
 8007790:	f000 fa9c 	bl	8007ccc <USBD_CtlSendStatus>
 8007794:	e7d6      	b.n	8007744 <USBD_SetConfig+0x34>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007796:	2302      	movs	r3, #2
 8007798:	f880 329c 	strb.w	r3, [r0, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 800779c:	6041      	str	r1, [r0, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800779e:	f7ff fd6c 	bl	800727a <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 80077a2:	4620      	mov	r0, r4
 80077a4:	f000 fa92 	bl	8007ccc <USBD_CtlSendStatus>
 80077a8:	e7cc      	b.n	8007744 <USBD_SetConfig+0x34>
            USBD_CtlError(pdev, req);
 80077aa:	4629      	mov	r1, r5
 80077ac:	4620      	mov	r0, r4
 80077ae:	f7ff febb 	bl	8007528 <USBD_CtlError>
            return;
 80077b2:	e7c7      	b.n	8007744 <USBD_SetConfig+0x34>
          USBD_CtlSendStatus(pdev);
 80077b4:	f000 fa8a 	bl	8007ccc <USBD_CtlSendStatus>
 80077b8:	e7c4      	b.n	8007744 <USBD_SetConfig+0x34>
 80077ba:	bf00      	nop
 80077bc:	20001778 	.word	0x20001778

080077c0 <USBD_GetConfig>:
{
 80077c0:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 80077c2:	88cb      	ldrh	r3, [r1, #6]
 80077c4:	2b01      	cmp	r3, #1
 80077c6:	d10a      	bne.n	80077de <USBD_GetConfig+0x1e>
    switch (pdev->dev_state)
 80077c8:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80077cc:	2b02      	cmp	r3, #2
 80077ce:	d909      	bls.n	80077e4 <USBD_GetConfig+0x24>
 80077d0:	2b03      	cmp	r3, #3
 80077d2:	d111      	bne.n	80077f8 <USBD_GetConfig+0x38>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 80077d4:	2201      	movs	r2, #1
 80077d6:	1d01      	adds	r1, r0, #4
 80077d8:	f000 fa4c 	bl	8007c74 <USBD_CtlSendData>
        break;
 80077dc:	e001      	b.n	80077e2 <USBD_GetConfig+0x22>
    USBD_CtlError(pdev, req);
 80077de:	f7ff fea3 	bl	8007528 <USBD_CtlError>
}
 80077e2:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 80077e4:	b25b      	sxtb	r3, r3
 80077e6:	b13b      	cbz	r3, 80077f8 <USBD_GetConfig+0x38>
        pdev->dev_default_config = 0U;
 80077e8:	4601      	mov	r1, r0
 80077ea:	2300      	movs	r3, #0
 80077ec:	f841 3f08 	str.w	r3, [r1, #8]!
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 80077f0:	2201      	movs	r2, #1
 80077f2:	f000 fa3f 	bl	8007c74 <USBD_CtlSendData>
        break;
 80077f6:	e7f4      	b.n	80077e2 <USBD_GetConfig+0x22>
        USBD_CtlError(pdev, req);
 80077f8:	f7ff fe96 	bl	8007528 <USBD_CtlError>
}
 80077fc:	e7f1      	b.n	80077e2 <USBD_GetConfig+0x22>

080077fe <USBD_GetStatus>:
{
 80077fe:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8007800:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 8007804:	3b01      	subs	r3, #1
 8007806:	2b02      	cmp	r3, #2
 8007808:	d812      	bhi.n	8007830 <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 800780a:	88cb      	ldrh	r3, [r1, #6]
 800780c:	2b02      	cmp	r3, #2
 800780e:	d10c      	bne.n	800782a <USBD_GetStatus+0x2c>
      pdev->dev_config_status = 0U;
 8007810:	2300      	movs	r3, #0
 8007812:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup)
 8007814:	f8d0 32a4 	ldr.w	r3, [r0, #676]	@ 0x2a4
 8007818:	b10b      	cbz	r3, 800781e <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800781a:	2302      	movs	r3, #2
 800781c:	60c3      	str	r3, [r0, #12]
      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800781e:	2202      	movs	r2, #2
 8007820:	f100 010c 	add.w	r1, r0, #12
 8007824:	f000 fa26 	bl	8007c74 <USBD_CtlSendData>
}
 8007828:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 800782a:	f7ff fe7d 	bl	8007528 <USBD_CtlError>
        break;
 800782e:	e7fb      	b.n	8007828 <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 8007830:	f7ff fe7a 	bl	8007528 <USBD_CtlError>
}
 8007834:	e7f8      	b.n	8007828 <USBD_GetStatus+0x2a>

08007836 <USBD_ClrFeature>:
{
 8007836:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 8007838:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800783c:	3b01      	subs	r3, #1
 800783e:	2b02      	cmp	r3, #2
 8007840:	d809      	bhi.n	8007856 <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007842:	884b      	ldrh	r3, [r1, #2]
 8007844:	2b01      	cmp	r3, #1
 8007846:	d000      	beq.n	800784a <USBD_ClrFeature+0x14>
}
 8007848:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 800784a:	2300      	movs	r3, #0
 800784c:	f8c0 32a4 	str.w	r3, [r0, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8007850:	f000 fa3c 	bl	8007ccc <USBD_CtlSendStatus>
 8007854:	e7f8      	b.n	8007848 <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 8007856:	f7ff fe67 	bl	8007528 <USBD_CtlError>
}
 800785a:	e7f5      	b.n	8007848 <USBD_ClrFeature+0x12>

0800785c <USBD_StdDevReq>:
{
 800785c:	b508      	push	{r3, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800785e:	780b      	ldrb	r3, [r1, #0]
 8007860:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007864:	2b20      	cmp	r3, #32
 8007866:	d005      	beq.n	8007874 <USBD_StdDevReq+0x18>
 8007868:	2b40      	cmp	r3, #64	@ 0x40
 800786a:	d003      	beq.n	8007874 <USBD_StdDevReq+0x18>
 800786c:	b143      	cbz	r3, 8007880 <USBD_StdDevReq+0x24>
      USBD_CtlError(pdev, req);
 800786e:	f7ff fe5b 	bl	8007528 <USBD_CtlError>
      break;
 8007872:	e003      	b.n	800787c <USBD_StdDevReq+0x20>
      pdev->pClass->Setup(pdev, req);
 8007874:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007878:	689b      	ldr	r3, [r3, #8]
 800787a:	4798      	blx	r3
}
 800787c:	2000      	movs	r0, #0
 800787e:	bd08      	pop	{r3, pc}
      switch (req->bRequest)
 8007880:	784b      	ldrb	r3, [r1, #1]
 8007882:	2b09      	cmp	r3, #9
 8007884:	d81b      	bhi.n	80078be <USBD_StdDevReq+0x62>
 8007886:	e8df f003 	tbb	[pc, r3]
 800788a:	1711      	.short	0x1711
 800788c:	081a141a 	.word	0x081a141a
 8007890:	0b0e1a05 	.word	0x0b0e1a05
          USBD_GetDescriptor(pdev, req);
 8007894:	f7ff fe52 	bl	800753c <USBD_GetDescriptor>
          break;
 8007898:	e7f0      	b.n	800787c <USBD_StdDevReq+0x20>
          USBD_SetAddress(pdev, req);
 800789a:	f7ff ff12 	bl	80076c2 <USBD_SetAddress>
          break;
 800789e:	e7ed      	b.n	800787c <USBD_StdDevReq+0x20>
          USBD_SetConfig(pdev, req);
 80078a0:	f7ff ff36 	bl	8007710 <USBD_SetConfig>
          break;
 80078a4:	e7ea      	b.n	800787c <USBD_StdDevReq+0x20>
          USBD_GetConfig(pdev, req);
 80078a6:	f7ff ff8b 	bl	80077c0 <USBD_GetConfig>
          break;
 80078aa:	e7e7      	b.n	800787c <USBD_StdDevReq+0x20>
          USBD_GetStatus(pdev, req);
 80078ac:	f7ff ffa7 	bl	80077fe <USBD_GetStatus>
          break;
 80078b0:	e7e4      	b.n	800787c <USBD_StdDevReq+0x20>
          USBD_SetFeature(pdev, req);
 80078b2:	f7ff fe1b 	bl	80074ec <USBD_SetFeature>
          break;
 80078b6:	e7e1      	b.n	800787c <USBD_StdDevReq+0x20>
          USBD_ClrFeature(pdev, req);
 80078b8:	f7ff ffbd 	bl	8007836 <USBD_ClrFeature>
          break;
 80078bc:	e7de      	b.n	800787c <USBD_StdDevReq+0x20>
          USBD_CtlError(pdev, req);
 80078be:	f7ff fe33 	bl	8007528 <USBD_CtlError>
          break;
 80078c2:	e7db      	b.n	800787c <USBD_StdDevReq+0x20>

080078c4 <USBD_StdItfReq>:
{
 80078c4:	b538      	push	{r3, r4, r5, lr}
 80078c6:	4605      	mov	r5, r0
 80078c8:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80078ca:	780b      	ldrb	r3, [r1, #0]
 80078cc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80078d0:	2b20      	cmp	r3, #32
 80078d2:	d006      	beq.n	80078e2 <USBD_StdItfReq+0x1e>
 80078d4:	2b40      	cmp	r3, #64	@ 0x40
 80078d6:	d004      	beq.n	80078e2 <USBD_StdItfReq+0x1e>
 80078d8:	b11b      	cbz	r3, 80078e2 <USBD_StdItfReq+0x1e>
      USBD_CtlError(pdev, req);
 80078da:	f7ff fe25 	bl	8007528 <USBD_CtlError>
}
 80078de:	2000      	movs	r0, #0
 80078e0:	bd38      	pop	{r3, r4, r5, pc}
      switch (pdev->dev_state)
 80078e2:	f895 329c 	ldrb.w	r3, [r5, #668]	@ 0x29c
 80078e6:	3b01      	subs	r3, #1
 80078e8:	2b02      	cmp	r3, #2
 80078ea:	d816      	bhi.n	800791a <USBD_StdItfReq+0x56>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80078ec:	7923      	ldrb	r3, [r4, #4]
 80078ee:	2b01      	cmp	r3, #1
 80078f0:	d80e      	bhi.n	8007910 <USBD_StdItfReq+0x4c>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80078f2:	f8d5 32b4 	ldr.w	r3, [r5, #692]	@ 0x2b4
 80078f6:	689b      	ldr	r3, [r3, #8]
 80078f8:	4621      	mov	r1, r4
 80078fa:	4628      	mov	r0, r5
 80078fc:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 80078fe:	88e3      	ldrh	r3, [r4, #6]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d1ec      	bne.n	80078de <USBD_StdItfReq+0x1a>
 8007904:	2800      	cmp	r0, #0
 8007906:	d1ea      	bne.n	80078de <USBD_StdItfReq+0x1a>
              USBD_CtlSendStatus(pdev);
 8007908:	4628      	mov	r0, r5
 800790a:	f000 f9df 	bl	8007ccc <USBD_CtlSendStatus>
 800790e:	e7e6      	b.n	80078de <USBD_StdItfReq+0x1a>
            USBD_CtlError(pdev, req);
 8007910:	4621      	mov	r1, r4
 8007912:	4628      	mov	r0, r5
 8007914:	f7ff fe08 	bl	8007528 <USBD_CtlError>
 8007918:	e7e1      	b.n	80078de <USBD_StdItfReq+0x1a>
          USBD_CtlError(pdev, req);
 800791a:	4621      	mov	r1, r4
 800791c:	4628      	mov	r0, r5
 800791e:	f7ff fe03 	bl	8007528 <USBD_CtlError>
          break;
 8007922:	e7dc      	b.n	80078de <USBD_StdItfReq+0x1a>

08007924 <USBD_StdEPReq>:
{
 8007924:	b570      	push	{r4, r5, r6, lr}
 8007926:	4605      	mov	r5, r0
  ep_addr  = LOBYTE(req->wIndex);
 8007928:	888b      	ldrh	r3, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800792a:	780c      	ldrb	r4, [r1, #0]
 800792c:	f004 0460 	and.w	r4, r4, #96	@ 0x60
 8007930:	2c20      	cmp	r4, #32
 8007932:	d007      	beq.n	8007944 <USBD_StdEPReq+0x20>
 8007934:	b2da      	uxtb	r2, r3
 8007936:	2c40      	cmp	r4, #64	@ 0x40
 8007938:	d004      	beq.n	8007944 <USBD_StdEPReq+0x20>
 800793a:	b15c      	cbz	r4, 8007954 <USBD_StdEPReq+0x30>
      USBD_CtlError(pdev, req);
 800793c:	f7ff fdf4 	bl	8007528 <USBD_CtlError>
  return ret;
 8007940:	2400      	movs	r4, #0
      break;
 8007942:	e005      	b.n	8007950 <USBD_StdEPReq+0x2c>
      pdev->pClass->Setup(pdev, req);
 8007944:	f8d5 32b4 	ldr.w	r3, [r5, #692]	@ 0x2b4
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	4628      	mov	r0, r5
 800794c:	4798      	blx	r3
  return ret;
 800794e:	2400      	movs	r4, #0
}
 8007950:	4620      	mov	r0, r4
 8007952:	bd70      	pop	{r4, r5, r6, pc}
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007954:	2c20      	cmp	r4, #32
 8007956:	d009      	beq.n	800796c <USBD_StdEPReq+0x48>
      switch (req->bRequest)
 8007958:	784e      	ldrb	r6, [r1, #1]
 800795a:	2e01      	cmp	r6, #1
 800795c:	d033      	beq.n	80079c6 <USBD_StdEPReq+0xa2>
 800795e:	2e03      	cmp	r6, #3
 8007960:	d00a      	beq.n	8007978 <USBD_StdEPReq+0x54>
 8007962:	2e00      	cmp	r6, #0
 8007964:	d055      	beq.n	8007a12 <USBD_StdEPReq+0xee>
          USBD_CtlError(pdev, req);
 8007966:	f7ff fddf 	bl	8007528 <USBD_CtlError>
          break;
 800796a:	e7f1      	b.n	8007950 <USBD_StdEPReq+0x2c>
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800796c:	f8d0 32b4 	ldr.w	r3, [r0, #692]	@ 0x2b4
 8007970:	689b      	ldr	r3, [r3, #8]
 8007972:	4798      	blx	r3
 8007974:	4604      	mov	r4, r0
        return ret;
 8007976:	e7eb      	b.n	8007950 <USBD_StdEPReq+0x2c>
          switch (pdev->dev_state)
 8007978:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 800797c:	2b02      	cmp	r3, #2
 800797e:	d004      	beq.n	800798a <USBD_StdEPReq+0x66>
 8007980:	2b03      	cmp	r3, #3
 8007982:	d011      	beq.n	80079a8 <USBD_StdEPReq+0x84>
              USBD_CtlError(pdev, req);
 8007984:	f7ff fdd0 	bl	8007528 <USBD_CtlError>
              break;
 8007988:	e7e2      	b.n	8007950 <USBD_StdEPReq+0x2c>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800798a:	b10a      	cbz	r2, 8007990 <USBD_StdEPReq+0x6c>
 800798c:	2a80      	cmp	r2, #128	@ 0x80
 800798e:	d103      	bne.n	8007998 <USBD_StdEPReq+0x74>
                USBD_CtlError(pdev, req);
 8007990:	4628      	mov	r0, r5
 8007992:	f7ff fdc9 	bl	8007528 <USBD_CtlError>
 8007996:	e7db      	b.n	8007950 <USBD_StdEPReq+0x2c>
                USBD_LL_StallEP(pdev, ep_addr);
 8007998:	4611      	mov	r1, r2
 800799a:	f7ff fbf4 	bl	8007186 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800799e:	2180      	movs	r1, #128	@ 0x80
 80079a0:	4628      	mov	r0, r5
 80079a2:	f7ff fbf0 	bl	8007186 <USBD_LL_StallEP>
 80079a6:	e7d3      	b.n	8007950 <USBD_StdEPReq+0x2c>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80079a8:	884b      	ldrh	r3, [r1, #2]
 80079aa:	b923      	cbnz	r3, 80079b6 <USBD_StdEPReq+0x92>
                if ((ep_addr != 0x00U) &&
 80079ac:	b11a      	cbz	r2, 80079b6 <USBD_StdEPReq+0x92>
 80079ae:	2a80      	cmp	r2, #128	@ 0x80
 80079b0:	d001      	beq.n	80079b6 <USBD_StdEPReq+0x92>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80079b2:	88cb      	ldrh	r3, [r1, #6]
 80079b4:	b11b      	cbz	r3, 80079be <USBD_StdEPReq+0x9a>
              USBD_CtlSendStatus(pdev);
 80079b6:	4628      	mov	r0, r5
 80079b8:	f000 f988 	bl	8007ccc <USBD_CtlSendStatus>
              break;
 80079bc:	e7c8      	b.n	8007950 <USBD_StdEPReq+0x2c>
                  USBD_LL_StallEP(pdev, ep_addr);
 80079be:	4611      	mov	r1, r2
 80079c0:	f7ff fbe1 	bl	8007186 <USBD_LL_StallEP>
 80079c4:	e7f7      	b.n	80079b6 <USBD_StdEPReq+0x92>
          switch (pdev->dev_state)
 80079c6:	f890 329c 	ldrb.w	r3, [r0, #668]	@ 0x29c
 80079ca:	2b02      	cmp	r3, #2
 80079cc:	d004      	beq.n	80079d8 <USBD_StdEPReq+0xb4>
 80079ce:	2b03      	cmp	r3, #3
 80079d0:	d011      	beq.n	80079f6 <USBD_StdEPReq+0xd2>
              USBD_CtlError(pdev, req);
 80079d2:	f7ff fda9 	bl	8007528 <USBD_CtlError>
              break;
 80079d6:	e7bb      	b.n	8007950 <USBD_StdEPReq+0x2c>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80079d8:	b10a      	cbz	r2, 80079de <USBD_StdEPReq+0xba>
 80079da:	2a80      	cmp	r2, #128	@ 0x80
 80079dc:	d103      	bne.n	80079e6 <USBD_StdEPReq+0xc2>
                USBD_CtlError(pdev, req);
 80079de:	4628      	mov	r0, r5
 80079e0:	f7ff fda2 	bl	8007528 <USBD_CtlError>
 80079e4:	e7b4      	b.n	8007950 <USBD_StdEPReq+0x2c>
                USBD_LL_StallEP(pdev, ep_addr);
 80079e6:	4611      	mov	r1, r2
 80079e8:	f7ff fbcd 	bl	8007186 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80079ec:	2180      	movs	r1, #128	@ 0x80
 80079ee:	4628      	mov	r0, r5
 80079f0:	f7ff fbc9 	bl	8007186 <USBD_LL_StallEP>
 80079f4:	e7ac      	b.n	8007950 <USBD_StdEPReq+0x2c>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80079f6:	884b      	ldrh	r3, [r1, #2]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d1a9      	bne.n	8007950 <USBD_StdEPReq+0x2c>
                if ((ep_addr & 0x7FU) != 0x00U)
 80079fc:	f012 0f7f 	tst.w	r2, #127	@ 0x7f
 8007a00:	d103      	bne.n	8007a0a <USBD_StdEPReq+0xe6>
                USBD_CtlSendStatus(pdev);
 8007a02:	4628      	mov	r0, r5
 8007a04:	f000 f962 	bl	8007ccc <USBD_CtlSendStatus>
 8007a08:	e7a2      	b.n	8007950 <USBD_StdEPReq+0x2c>
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8007a0a:	4611      	mov	r1, r2
 8007a0c:	f7ff fbc3 	bl	8007196 <USBD_LL_ClearStallEP>
 8007a10:	e7f7      	b.n	8007a02 <USBD_StdEPReq+0xde>
          switch (pdev->dev_state)
 8007a12:	f890 029c 	ldrb.w	r0, [r0, #668]	@ 0x29c
 8007a16:	2802      	cmp	r0, #2
 8007a18:	d006      	beq.n	8007a28 <USBD_StdEPReq+0x104>
 8007a1a:	2803      	cmp	r0, #3
 8007a1c:	d029      	beq.n	8007a72 <USBD_StdEPReq+0x14e>
              USBD_CtlError(pdev, req);
 8007a1e:	4628      	mov	r0, r5
 8007a20:	f7ff fd82 	bl	8007528 <USBD_CtlError>
  return ret;
 8007a24:	4634      	mov	r4, r6
              break;
 8007a26:	e793      	b.n	8007950 <USBD_StdEPReq+0x2c>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007a28:	b10a      	cbz	r2, 8007a2e <USBD_StdEPReq+0x10a>
 8007a2a:	2a80      	cmp	r2, #128	@ 0x80
 8007a2c:	d113      	bne.n	8007a56 <USBD_StdEPReq+0x132>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a2e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007a32:	d115      	bne.n	8007a60 <USBD_StdEPReq+0x13c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007a34:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a38:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007a3c:	0091      	lsls	r1, r2, #2
 8007a3e:	f501 71a8 	add.w	r1, r1, #336	@ 0x150
 8007a42:	4429      	add	r1, r5
 8007a44:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 8007a46:	2300      	movs	r3, #0
 8007a48:	600b      	str	r3, [r1, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007a4a:	2202      	movs	r2, #2
 8007a4c:	4628      	mov	r0, r5
 8007a4e:	f000 f911 	bl	8007c74 <USBD_CtlSendData>
  return ret;
 8007a52:	4634      	mov	r4, r6
              break;
 8007a54:	e77c      	b.n	8007950 <USBD_StdEPReq+0x2c>
                USBD_CtlError(pdev, req);
 8007a56:	4628      	mov	r0, r5
 8007a58:	f7ff fd66 	bl	8007528 <USBD_CtlError>
  return ret;
 8007a5c:	4634      	mov	r4, r6
                break;
 8007a5e:	e777      	b.n	8007950 <USBD_StdEPReq+0x2c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a60:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8007a64:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8007a68:	0091      	lsls	r1, r2, #2
 8007a6a:	3110      	adds	r1, #16
 8007a6c:	4429      	add	r1, r5
 8007a6e:	3104      	adds	r1, #4
 8007a70:	e7e9      	b.n	8007a46 <USBD_StdEPReq+0x122>
              if ((ep_addr & 0x80U) == 0x80U)
 8007a72:	b25b      	sxtb	r3, r3
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	db1f      	blt.n	8007ab8 <USBD_StdEPReq+0x194>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007a78:	f002 000f 	and.w	r0, r2, #15
 8007a7c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8007a80:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8007a84:	f8d0 0158 	ldr.w	r0, [r0, #344]	@ 0x158
 8007a88:	b320      	cbz	r0, 8007ad4 <USBD_StdEPReq+0x1b0>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	db27      	blt.n	8007ade <USBD_StdEPReq+0x1ba>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007a8e:	f002 037f 	and.w	r3, r2, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007a92:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007a96:	009c      	lsls	r4, r3, #2
 8007a98:	f504 74a8 	add.w	r4, r4, #336	@ 0x150
 8007a9c:	442c      	add	r4, r5
 8007a9e:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007aa0:	b10a      	cbz	r2, 8007aa6 <USBD_StdEPReq+0x182>
 8007aa2:	2a80      	cmp	r2, #128	@ 0x80
 8007aa4:	d124      	bne.n	8007af0 <USBD_StdEPReq+0x1cc>
                pep->status = 0x0000U;
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	6023      	str	r3, [r4, #0]
              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8007aaa:	2202      	movs	r2, #2
 8007aac:	4621      	mov	r1, r4
 8007aae:	4628      	mov	r0, r5
 8007ab0:	f000 f8e0 	bl	8007c74 <USBD_CtlSendData>
  return ret;
 8007ab4:	4634      	mov	r4, r6
              break;
 8007ab6:	e74b      	b.n	8007950 <USBD_StdEPReq+0x2c>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007ab8:	f002 000f 	and.w	r0, r2, #15
 8007abc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8007ac0:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8007ac4:	6980      	ldr	r0, [r0, #24]
 8007ac6:	2800      	cmp	r0, #0
 8007ac8:	d1df      	bne.n	8007a8a <USBD_StdEPReq+0x166>
                  USBD_CtlError(pdev, req);
 8007aca:	4628      	mov	r0, r5
 8007acc:	f7ff fd2c 	bl	8007528 <USBD_CtlError>
  return ret;
 8007ad0:	4634      	mov	r4, r6
                  break;
 8007ad2:	e73d      	b.n	8007950 <USBD_StdEPReq+0x2c>
                  USBD_CtlError(pdev, req);
 8007ad4:	4628      	mov	r0, r5
 8007ad6:	f7ff fd27 	bl	8007528 <USBD_CtlError>
  return ret;
 8007ada:	4634      	mov	r4, r6
                  break;
 8007adc:	e738      	b.n	8007950 <USBD_StdEPReq+0x2c>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007ade:	f002 037f 	and.w	r3, r2, #127	@ 0x7f
 8007ae2:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8007ae6:	009c      	lsls	r4, r3, #2
 8007ae8:	3410      	adds	r4, #16
 8007aea:	442c      	add	r4, r5
 8007aec:	3404      	adds	r4, #4
 8007aee:	e7d7      	b.n	8007aa0 <USBD_StdEPReq+0x17c>
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8007af0:	4611      	mov	r1, r2
 8007af2:	4628      	mov	r0, r5
 8007af4:	f7ff fb57 	bl	80071a6 <USBD_LL_IsStallEP>
 8007af8:	b110      	cbz	r0, 8007b00 <USBD_StdEPReq+0x1dc>
                pep->status = 0x0001U;
 8007afa:	2301      	movs	r3, #1
 8007afc:	6023      	str	r3, [r4, #0]
 8007afe:	e7d4      	b.n	8007aaa <USBD_StdEPReq+0x186>
                pep->status = 0x0000U;
 8007b00:	2300      	movs	r3, #0
 8007b02:	6023      	str	r3, [r4, #0]
 8007b04:	e7d1      	b.n	8007aaa <USBD_StdEPReq+0x186>

08007b06 <USBD_GetString>:
  if (desc != NULL)
 8007b06:	b1d0      	cbz	r0, 8007b3e <USBD_GetString+0x38>
{
 8007b08:	b570      	push	{r4, r5, r6, lr}
 8007b0a:	460d      	mov	r5, r1
 8007b0c:	4616      	mov	r6, r2
 8007b0e:	4604      	mov	r4, r0
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8007b10:	f7ff fce2 	bl	80074d8 <USBD_GetLen>
 8007b14:	1c43      	adds	r3, r0, #1
 8007b16:	005b      	lsls	r3, r3, #1
 8007b18:	b29b      	uxth	r3, r3
 8007b1a:	8033      	strh	r3, [r6, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8007b1c:	702b      	strb	r3, [r5, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8007b1e:	2303      	movs	r3, #3
 8007b20:	706b      	strb	r3, [r5, #1]
 8007b22:	2302      	movs	r3, #2
    while (*desc != '\0')
 8007b24:	e007      	b.n	8007b36 <USBD_GetString+0x30>
      unicode[idx++] = *desc++;
 8007b26:	3401      	adds	r4, #1
 8007b28:	1c5a      	adds	r2, r3, #1
 8007b2a:	b2d2      	uxtb	r2, r2
 8007b2c:	54e8      	strb	r0, [r5, r3]
      unicode[idx++] =  0U;
 8007b2e:	3302      	adds	r3, #2
 8007b30:	b2db      	uxtb	r3, r3
 8007b32:	2100      	movs	r1, #0
 8007b34:	54a9      	strb	r1, [r5, r2]
    while (*desc != '\0')
 8007b36:	7820      	ldrb	r0, [r4, #0]
 8007b38:	2800      	cmp	r0, #0
 8007b3a:	d1f4      	bne.n	8007b26 <USBD_GetString+0x20>
}
 8007b3c:	bd70      	pop	{r4, r5, r6, pc}
 8007b3e:	4770      	bx	lr

08007b40 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007b40:	2312      	movs	r3, #18
 8007b42:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 8007b44:	4800      	ldr	r0, [pc, #0]	@ (8007b48 <USBD_FS_DeviceDescriptor+0x8>)
 8007b46:	4770      	bx	lr
 8007b48:	200001ac 	.word	0x200001ac

08007b4c <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007b4c:	2304      	movs	r3, #4
 8007b4e:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8007b50:	4800      	ldr	r0, [pc, #0]	@ (8007b54 <USBD_FS_LangIDStrDescriptor+0x8>)
 8007b52:	4770      	bx	lr
 8007b54:	200001a8 	.word	0x200001a8

08007b58 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 8007b58:	2300      	movs	r3, #0
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d21e      	bcs.n	8007b9c <IntToUnicode+0x44>
{
 8007b5e:	b500      	push	{lr}
 8007b60:	e010      	b.n	8007b84 <IntToUnicode+0x2c>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007b62:	f10c 0c37 	add.w	ip, ip, #55	@ 0x37
 8007b66:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
    }

    value = value << 4;
 8007b6a:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 8007b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8007b70:	f10c 0c01 	add.w	ip, ip, #1
 8007b74:	f04f 0e00 	mov.w	lr, #0
 8007b78:	f801 e00c 	strb.w	lr, [r1, ip]
  for (idx = 0; idx < len; idx++)
 8007b7c:	3301      	adds	r3, #1
 8007b7e:	b2db      	uxtb	r3, r3
 8007b80:	4293      	cmp	r3, r2
 8007b82:	d209      	bcs.n	8007b98 <IntToUnicode+0x40>
    if (((value >> 28)) < 0xA)
 8007b84:	ea4f 7c10 	mov.w	ip, r0, lsr #28
 8007b88:	f1b0 4f20 	cmp.w	r0, #2684354560	@ 0xa0000000
 8007b8c:	d2e9      	bcs.n	8007b62 <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 8007b8e:	f10c 0c30 	add.w	ip, ip, #48	@ 0x30
 8007b92:	f801 c013 	strb.w	ip, [r1, r3, lsl #1]
 8007b96:	e7e8      	b.n	8007b6a <IntToUnicode+0x12>
  }
}
 8007b98:	f85d fb04 	ldr.w	pc, [sp], #4
 8007b9c:	4770      	bx	lr
	...

08007ba0 <Get_SerialNum>:
{
 8007ba0:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007ba2:	4b0b      	ldr	r3, [pc, #44]	@ (8007bd0 <Get_SerialNum+0x30>)
 8007ba4:	f8d3 07e8 	ldr.w	r0, [r3, #2024]	@ 0x7e8
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007ba8:	f8d3 47ec 	ldr.w	r4, [r3, #2028]	@ 0x7ec
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8007bac:	f8d3 37f0 	ldr.w	r3, [r3, #2032]	@ 0x7f0
  if (deviceserial0 != 0)
 8007bb0:	18c0      	adds	r0, r0, r3
 8007bb2:	d100      	bne.n	8007bb6 <Get_SerialNum+0x16>
}
 8007bb4:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8007bb6:	4d07      	ldr	r5, [pc, #28]	@ (8007bd4 <Get_SerialNum+0x34>)
 8007bb8:	2208      	movs	r2, #8
 8007bba:	4629      	mov	r1, r5
 8007bbc:	f7ff ffcc 	bl	8007b58 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8007bc0:	2204      	movs	r2, #4
 8007bc2:	f105 0110 	add.w	r1, r5, #16
 8007bc6:	4620      	mov	r0, r4
 8007bc8:	f7ff ffc6 	bl	8007b58 <IntToUnicode>
}
 8007bcc:	e7f2      	b.n	8007bb4 <Get_SerialNum+0x14>
 8007bce:	bf00      	nop
 8007bd0:	1ffff000 	.word	0x1ffff000
 8007bd4:	2000018e 	.word	0x2000018e

08007bd8 <USBD_FS_SerialStrDescriptor>:
{
 8007bd8:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 8007bda:	231a      	movs	r3, #26
 8007bdc:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 8007bde:	f7ff ffdf 	bl	8007ba0 <Get_SerialNum>
}
 8007be2:	4801      	ldr	r0, [pc, #4]	@ (8007be8 <USBD_FS_SerialStrDescriptor+0x10>)
 8007be4:	bd08      	pop	{r3, pc}
 8007be6:	bf00      	nop
 8007be8:	2000018c 	.word	0x2000018c

08007bec <USBD_FS_ProductStrDescriptor>:
{
 8007bec:	b508      	push	{r3, lr}
 8007bee:	460a      	mov	r2, r1
  if(speed == 0)
 8007bf0:	b928      	cbnz	r0, 8007bfe <USBD_FS_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007bf2:	4905      	ldr	r1, [pc, #20]	@ (8007c08 <USBD_FS_ProductStrDescriptor+0x1c>)
 8007bf4:	4805      	ldr	r0, [pc, #20]	@ (8007c0c <USBD_FS_ProductStrDescriptor+0x20>)
 8007bf6:	f7ff ff86 	bl	8007b06 <USBD_GetString>
}
 8007bfa:	4803      	ldr	r0, [pc, #12]	@ (8007c08 <USBD_FS_ProductStrDescriptor+0x1c>)
 8007bfc:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8007bfe:	4902      	ldr	r1, [pc, #8]	@ (8007c08 <USBD_FS_ProductStrDescriptor+0x1c>)
 8007c00:	4802      	ldr	r0, [pc, #8]	@ (8007c0c <USBD_FS_ProductStrDescriptor+0x20>)
 8007c02:	f7ff ff80 	bl	8007b06 <USBD_GetString>
 8007c06:	e7f8      	b.n	8007bfa <USBD_FS_ProductStrDescriptor+0xe>
 8007c08:	2000177c 	.word	0x2000177c
 8007c0c:	08007d74 	.word	0x08007d74

08007c10 <USBD_FS_ManufacturerStrDescriptor>:
{
 8007c10:	b510      	push	{r4, lr}
 8007c12:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007c14:	4c03      	ldr	r4, [pc, #12]	@ (8007c24 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8007c16:	4621      	mov	r1, r4
 8007c18:	4803      	ldr	r0, [pc, #12]	@ (8007c28 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8007c1a:	f7ff ff74 	bl	8007b06 <USBD_GetString>
}
 8007c1e:	4620      	mov	r0, r4
 8007c20:	bd10      	pop	{r4, pc}
 8007c22:	bf00      	nop
 8007c24:	2000177c 	.word	0x2000177c
 8007c28:	08007d84 	.word	0x08007d84

08007c2c <USBD_FS_ConfigStrDescriptor>:
{
 8007c2c:	b508      	push	{r3, lr}
 8007c2e:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 8007c30:	b928      	cbnz	r0, 8007c3e <USBD_FS_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007c32:	4905      	ldr	r1, [pc, #20]	@ (8007c48 <USBD_FS_ConfigStrDescriptor+0x1c>)
 8007c34:	4805      	ldr	r0, [pc, #20]	@ (8007c4c <USBD_FS_ConfigStrDescriptor+0x20>)
 8007c36:	f7ff ff66 	bl	8007b06 <USBD_GetString>
}
 8007c3a:	4803      	ldr	r0, [pc, #12]	@ (8007c48 <USBD_FS_ConfigStrDescriptor+0x1c>)
 8007c3c:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007c3e:	4902      	ldr	r1, [pc, #8]	@ (8007c48 <USBD_FS_ConfigStrDescriptor+0x1c>)
 8007c40:	4802      	ldr	r0, [pc, #8]	@ (8007c4c <USBD_FS_ConfigStrDescriptor+0x20>)
 8007c42:	f7ff ff60 	bl	8007b06 <USBD_GetString>
 8007c46:	e7f8      	b.n	8007c3a <USBD_FS_ConfigStrDescriptor+0xe>
 8007c48:	2000177c 	.word	0x2000177c
 8007c4c:	08007d8c 	.word	0x08007d8c

08007c50 <USBD_FS_InterfaceStrDescriptor>:
{
 8007c50:	b508      	push	{r3, lr}
 8007c52:	460a      	mov	r2, r1
  if(speed == 0)
 8007c54:	b928      	cbnz	r0, 8007c62 <USBD_FS_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007c56:	4905      	ldr	r1, [pc, #20]	@ (8007c6c <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8007c58:	4805      	ldr	r0, [pc, #20]	@ (8007c70 <USBD_FS_InterfaceStrDescriptor+0x20>)
 8007c5a:	f7ff ff54 	bl	8007b06 <USBD_GetString>
}
 8007c5e:	4803      	ldr	r0, [pc, #12]	@ (8007c6c <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8007c60:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007c62:	4902      	ldr	r1, [pc, #8]	@ (8007c6c <USBD_FS_InterfaceStrDescriptor+0x1c>)
 8007c64:	4802      	ldr	r0, [pc, #8]	@ (8007c70 <USBD_FS_InterfaceStrDescriptor+0x20>)
 8007c66:	f7ff ff4e 	bl	8007b06 <USBD_GetString>
 8007c6a:	e7f8      	b.n	8007c5e <USBD_FS_InterfaceStrDescriptor+0xe>
 8007c6c:	2000177c 	.word	0x2000177c
 8007c70:	08007d98 	.word	0x08007d98

08007c74 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8007c74:	b508      	push	{r3, lr}
 8007c76:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8007c78:	2202      	movs	r2, #2
 8007c7a:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007c7e:	61c3      	str	r3, [r0, #28]
  pdev->ep_in[0].rem_length   = len;
 8007c80:	6203      	str	r3, [r0, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007c82:	460a      	mov	r2, r1
 8007c84:	2100      	movs	r1, #0
 8007c86:	f7ff faac 	bl	80071e2 <USBD_LL_Transmit>

  return USBD_OK;
}
 8007c8a:	2000      	movs	r0, #0
 8007c8c:	bd08      	pop	{r3, pc}

08007c8e <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8007c8e:	b508      	push	{r3, lr}
 8007c90:	4613      	mov	r3, r2
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007c92:	460a      	mov	r2, r1
 8007c94:	2100      	movs	r1, #0
 8007c96:	f7ff faa4 	bl	80071e2 <USBD_LL_Transmit>

  return USBD_OK;
}
 8007c9a:	2000      	movs	r0, #0
 8007c9c:	bd08      	pop	{r3, pc}

08007c9e <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8007c9e:	b508      	push	{r3, lr}
 8007ca0:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8007ca2:	2203      	movs	r2, #3
 8007ca4:	f8c0 2294 	str.w	r2, [r0, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8007ca8:	f8c0 315c 	str.w	r3, [r0, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 8007cac:	f8c0 3160 	str.w	r3, [r0, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007cb0:	460a      	mov	r2, r1
 8007cb2:	2100      	movs	r1, #0
 8007cb4:	f7ff fa9d 	bl	80071f2 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8007cb8:	2000      	movs	r0, #0
 8007cba:	bd08      	pop	{r3, pc}

08007cbc <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8007cbc:	b508      	push	{r3, lr}
 8007cbe:	4613      	mov	r3, r2
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8007cc0:	460a      	mov	r2, r1
 8007cc2:	2100      	movs	r1, #0
 8007cc4:	f7ff fa95 	bl	80071f2 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8007cc8:	2000      	movs	r0, #0
 8007cca:	bd08      	pop	{r3, pc}

08007ccc <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8007ccc:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007cce:	2304      	movs	r3, #4
 8007cd0:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	461a      	mov	r2, r3
 8007cd8:	4619      	mov	r1, r3
 8007cda:	f7ff fa82 	bl	80071e2 <USBD_LL_Transmit>

  return USBD_OK;
}
 8007cde:	2000      	movs	r0, #0
 8007ce0:	bd08      	pop	{r3, pc}

08007ce2 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007ce2:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007ce4:	2305      	movs	r3, #5
 8007ce6:	f8c0 3294 	str.w	r3, [r0, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007cea:	2300      	movs	r3, #0
 8007cec:	461a      	mov	r2, r3
 8007cee:	4619      	mov	r1, r3
 8007cf0:	f7ff fa7f 	bl	80071f2 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8007cf4:	2000      	movs	r0, #0
 8007cf6:	bd08      	pop	{r3, pc}

08007cf8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8007cf8:	f7fe fd92 	bl	8006820 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007cfc:	480b      	ldr	r0, [pc, #44]	@ (8007d2c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8007cfe:	490c      	ldr	r1, [pc, #48]	@ (8007d30 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8007d00:	4a0c      	ldr	r2, [pc, #48]	@ (8007d34 <LoopFillZerobss+0x16>)
  movs r3, #0
 8007d02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007d04:	e002      	b.n	8007d0c <LoopCopyDataInit>

08007d06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007d06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007d08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007d0a:	3304      	adds	r3, #4

08007d0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007d0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007d0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007d10:	d3f9      	bcc.n	8007d06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007d12:	4a09      	ldr	r2, [pc, #36]	@ (8007d38 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8007d14:	4c09      	ldr	r4, [pc, #36]	@ (8007d3c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8007d16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007d18:	e001      	b.n	8007d1e <LoopFillZerobss>

08007d1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007d1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007d1c:	3204      	adds	r2, #4

08007d1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007d1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007d20:	d3fb      	bcc.n	8007d1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8007d22:	f7f8 fa3f 	bl	80001a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8007d26:	f7fa fa9f 	bl	8002268 <main>
  bx lr
 8007d2a:	4770      	bx	lr
  ldr r0, =_sdata
 8007d2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007d30:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8007d34:	08007e18 	.word	0x08007e18
  ldr r2, =_sbss
 8007d38:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8007d3c:	2000197c 	.word	0x2000197c

08007d40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8007d40:	e7fe      	b.n	8007d40 <ADC1_2_IRQHandler>
	...

08007d44 <_init>:
 8007d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d46:	bf00      	nop
 8007d48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d4a:	bc08      	pop	{r3}
 8007d4c:	469e      	mov	lr, r3
 8007d4e:	4770      	bx	lr

08007d50 <_fini>:
 8007d50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d52:	bf00      	nop
 8007d54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d56:	bc08      	pop	{r3}
 8007d58:	469e      	mov	lr, r3
 8007d5a:	4770      	bx	lr
