
---------- Begin Simulation Statistics ----------
final_tick                                 1139891500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 196185                       # Simulator instruction rate (inst/s)
host_mem_usage                                 883220                       # Number of bytes of host memory used
host_op_rate                                   199311                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    50.97                       # Real time elapsed on the host
host_tick_rate                               22362916                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      10159353                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001140                       # Number of seconds simulated
sim_ticks                                  1139891500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.915287                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1258481                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1259548                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1940                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1901707                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 17                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             226                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              209                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1938427                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11397                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5560983                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5579028                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1573                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1922758                       # Number of branches committed
system.cpu.commit.bw_lim_events                812790                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           42436                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000096                       # Number of instructions committed
system.cpu.commit.committedOps               10159447                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2224920                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.566208                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.275193                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       196823      8.85%      8.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       484752     21.79%     30.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       332849     14.96%     45.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        34327      1.54%     47.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        20171      0.91%     48.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2902      0.13%     48.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        73640      3.31%     51.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       266666     11.99%     63.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       812790     36.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2224920                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10907                       # Number of function calls committed.
system.cpu.commit.int_insts                   8219726                       # Number of committed integer instructions.
system.cpu.commit.loads                       2577573                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6883583     67.76%     67.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6246      0.06%     67.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     67.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4094      0.04%     67.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          16376      0.16%     68.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           6163      0.06%     68.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         22517      0.22%     68.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        22517      0.22%     68.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             22      0.00%     68.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          2070      0.02%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              32      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              37      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              40      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2082      0.02%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2577573     25.37%     93.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         616071      6.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10159447                       # Class of committed instruction
system.cpu.commit.refs                        3193644                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    147983                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      10159353                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.227978                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.227978                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                123758                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   374                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1257080                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10221699                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   344922                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1697007                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1630                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1355                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 63820                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1938427                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    308125                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1906861                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   800                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10074855                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    3994                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.850268                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             322279                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1269895                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        4.419215                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2231137                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.589454                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.375011                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   448089     20.08%     20.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   251995     11.29%     31.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   178567      8.00%     39.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    73938      3.31%     42.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    48689      2.18%     44.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    84129      3.77%     48.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    77702      3.48%     52.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   217079      9.73%     61.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   850949     38.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2231137                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         1185                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         1185                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage          1570                       # number of prefetches that crossed the page
system.cpu.idleCycles                           48647                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2441                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1926291                       # Number of branches executed
system.cpu.iew.exec_nop                           147                       # number of nop insts executed
system.cpu.iew.exec_rate                     4.475016                       # Inst execution rate
system.cpu.iew.exec_refs                      3219943                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     617851                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7630                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2586626                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 71                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               517                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               620150                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10202225                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2602092                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2567                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10202071                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    127                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   491                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1630                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   843                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              553                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        18692                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         9044                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         4077                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             37                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1685                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            756                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12983295                       # num instructions consuming a value
system.cpu.iew.wb_count                      10180222                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.558698                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7253737                       # num instructions producing a value
system.cpu.iew.wb_rate                       4.465433                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10181857                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 12575461                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7569638                       # number of integer regfile writes
system.cpu.ipc                               4.386381                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         4.386381                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                13      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6901103     67.63%     67.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6247      0.06%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    18      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4094      0.04%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               16377      0.16%     67.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                6163      0.06%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              22519      0.22%     68.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           22519      0.22%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  22      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               2072      0.02%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   43      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   51      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   52      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2088      0.02%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2602937     25.51%     93.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              618322      6.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10204640                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      101792                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009975                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   64405     63.27%     63.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     63.27% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     63.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     63.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     63.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     63.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  371      0.36%     63.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 3      0.00%     63.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     63.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.00%     63.64% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     63.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     63.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     63.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     63.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     63.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  19289     18.95%     82.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 17717     17.41%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10148839                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22436320                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10031998                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10094947                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10202007                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10204640                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  71                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           42689                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               293                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             15                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        39389                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2231137                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.573740                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.169562                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               91802      4.11%      4.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               75053      3.36%      7.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              261880     11.74%     19.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              446824     20.03%     39.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              122480      5.49%     44.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              265894     11.92%     56.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              449125     20.13%     76.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              393417     17.63%     94.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              124662      5.59%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2231137                       # Number of insts issued each cycle
system.cpu.iq.rate                           4.476143                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 157580                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             306180                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       148224                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            149855                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              3169                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2333                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2586626                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              620150                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6432568                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  71882                       # number of misc regfile writes
system.cpu.numCycles                          2279784                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   10880                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              13290416                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  32088                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   377596                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15684                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18757422                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10214570                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13355423                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1727766                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  27978                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1630                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                106395                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    64941                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12594772                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           6870                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                295                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    317537                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             71                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           210575                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     11613649                       # The number of ROB reads
system.cpu.rob.rob_writes                    20410033                       # The number of ROB writes
system.cpu.timesIdled                             494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   209722                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   96690                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1943                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         4181                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         9634                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                699                       # Transaction distribution
system.membus.trans_dist::ReadExReq               696                       # Transaction distribution
system.membus.trans_dist::ReadExResp              696                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           699                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           548                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3338                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        89280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   89280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1943                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1943    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1943                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2212500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7359500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1139891500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3995                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3549                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          546                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              86                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              910                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             910                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           798                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3197                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          548                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          548                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        12945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 15087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        86016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       489984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 576000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             5453                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000183                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013542                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   5452     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               5453                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            8936889                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6435498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1197499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1139891500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  112                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3309                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher           89                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3510                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 112                       # number of overall hits
system.l2.overall_hits::.cpu.data                3309                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher           89                       # number of overall hits
system.l2.overall_hits::total                    3510                       # number of overall hits
system.l2.demand_misses::.cpu.inst                597                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                798                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1395                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               597                       # number of overall misses
system.l2.overall_misses::.cpu.data               798                       # number of overall misses
system.l2.overall_misses::total                  1395                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47563500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     62672500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        110236000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47563500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     62672500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       110236000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              709                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4107                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher           89                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4905                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             709                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4107                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher           89                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4905                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.842031                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.194302                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.284404                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.842031                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.194302                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.284404                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79670.854271                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78536.967419                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79022.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79670.854271                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78536.967419                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79022.222222                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           597                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1395                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          597                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1395                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41593500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     54692500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     96286000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41593500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     54692500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     96286000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.842031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.194302                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.284404                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.842031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.194302                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.284404                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69670.854271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68536.967419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69022.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69670.854271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68536.967419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69022.222222                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3549                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3549                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3549                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3549                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          546                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              546                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          546                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          546                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               214                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   214                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             696                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 696                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     53807000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      53807000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           910                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               910                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.764835                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.764835                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77308.908046                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77308.908046                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          696                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            696                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     46847000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     46847000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.764835                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.764835                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67308.908046                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67308.908046                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            112                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher           89                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                201                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          597                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              597                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47563500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47563500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          709                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher           89                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            798                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.842031                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.748120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79670.854271                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79670.854271                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          597                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          597                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41593500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41593500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.842031                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.748120                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69670.854271                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69670.854271                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3095                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3095                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8865500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8865500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3197                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.031905                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.031905                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86916.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86916.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7845500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7845500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.031905                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031905                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76916.666667                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76916.666667                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          548                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             548                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          548                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           548                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          548                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          548                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     12318500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     12318500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 22479.014599                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 22479.014599                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1139891500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1414.002283                       # Cycle average of tags in use
system.l2.tags.total_refs                        9085                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1506                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.032537                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     100.649741                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       571.468668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       741.883874                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.005660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.010788                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1506                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1410                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.011490                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     78570                       # Number of tag accesses
system.l2.tags.data_accesses                    78570                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1139891500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          38208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          51072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              89280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        38208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         38208                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1395                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          33518980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          44804264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              78323244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     33518980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33518980                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         33518980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         44804264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             78323244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000572500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3027                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1395                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1395                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     12835250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6975000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                38991500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9200.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27950.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1148                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1395                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     760                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          247                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    361.457490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   218.154680                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.530597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           71     28.74%     28.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           61     24.70%     53.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           38     15.38%     68.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      4.05%     72.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      2.43%     75.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      3.24%     78.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      4.05%     82.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.81%     83.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           41     16.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          247                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  89280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   89280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        78.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     78.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     403194000                       # Total gap between requests
system.mem_ctrls.avgGap                     289027.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        38208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        51072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 33518979.657274398953                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 44804264.265502460301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          597                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17024500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     21967000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28516.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27527.57                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               656880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               349140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5790540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     89737440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         51017850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        394756320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          542308170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        475.754201                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1025748750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     37960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     76182750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1106700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               588225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4169760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     89737440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         82850070                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        367950240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          546402435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        479.346004                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    955720750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     37960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    146210750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1139891500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       307211                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           307211                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       307211                       # number of overall hits
system.cpu.icache.overall_hits::total          307211                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          914                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            914                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          914                       # number of overall misses
system.cpu.icache.overall_misses::total           914                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     62462000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     62462000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     62462000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     62462000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       308125                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       308125                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       308125                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       308125                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002966                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002966                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002966                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002966                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 68339.168490                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 68339.168490                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 68339.168490                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 68339.168490                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches                36                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks          546                       # number of writebacks
system.cpu.icache.writebacks::total               546                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          205                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          205                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          205                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          205                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          709                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          709                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          709                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher           89                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          798                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50051000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50051000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50051000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher      1254296                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     51305296                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002301                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002301                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002301                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002590                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70593.794076                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70593.794076                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70593.794076                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 14093.213483                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64292.350877                       # average overall mshr miss latency
system.cpu.icache.replacements                    546                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       307211                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          307211                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          914                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           914                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     62462000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     62462000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       308125                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       308125                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002966                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002966                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 68339.168490                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 68339.168490                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          205                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          205                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          709                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          709                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50051000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50051000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002301                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70593.794076                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70593.794076                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher           89                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total           89                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher      1254296                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total      1254296                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 14093.213483                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 14093.213483                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1139891500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1139891500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           248.378860                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              308009                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               798                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            385.976190                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   229.219821                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    19.159038                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.895390                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.074840                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.970230                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          234                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          139                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.070312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            617048                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           617048                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1139891500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139891500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139891500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139891500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1139891500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3178593                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3178593                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3178617                       # number of overall hits
system.cpu.dcache.overall_hits::total         3178617                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        20193                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          20193                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        20195                       # number of overall misses
system.cpu.dcache.overall_misses::total         20195                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    684073490                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    684073490                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    684073490                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    684073490                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3198786                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3198786                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3198812                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3198812                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006313                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006313                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006313                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006313                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33876.763730                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33876.763730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33873.408765                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33873.408765                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          224                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.444444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3549                       # number of writebacks
system.cpu.dcache.writebacks::total              3549                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        15540                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15540                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15540                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15540                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4653                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4653                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4655                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4655                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    122203490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    122203490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    122366490                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    122366490                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001455                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001455                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001455                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001455                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26263.376316                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26263.376316                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26287.108485                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26287.108485                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3635                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2573127                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2573127                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    132647500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    132647500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2582761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2582761                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003730                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003730                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13768.683828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13768.683828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6439                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6439                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3195                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3195                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     46037500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     46037500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14409.233177                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14409.233177                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       605447                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         605447                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10014                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    532269000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    532269000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       615461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       615461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016271                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016271                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53152.486519                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53152.486519                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9101                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          913                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          913                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     57554000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     57554000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001483                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001483                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63038.335159                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63038.335159                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            24                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           26                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.076923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.076923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       163000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       163000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     19156990                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     19156990                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 35150.440367                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 35150.440367                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     18611990                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     18611990                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 34150.440367                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 34150.440367                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           54                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           54                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1139891500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.445029                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3183374                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4655                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            683.861224                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   978.445029                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.955513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955513                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          951                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6402483                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6402483                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1139891500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1139891500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
