/*
 * moestation is a WIP PlayStation 2 emulator.
 * Copyright (C) 2022-2023  Lady Starbreeze (Michelle-Marie Schiller)
 */

#include "core/ee/vu/vu.hpp"

#include <cassert>
#include <cstdio>

namespace ps2::ee::vu {

/* --- VU registers --- */

/* COP2 control registers */
enum class ControlReg {
    SF      = 16,
    CF      = 18,
    R       = 20,
    I       = 21,
    Q       = 22,
    CMSAR   = 27,
    FBRST   = 28,
    VPUSTAT = 29,
};

const f32 vf0Data[4] = {0.0, 0.0, 0.0, 1.0};

VectorUnit::VectorUnit(int vuID, VectorUnit *otherVU) {
    this->vuID = vuID;
    this->otherVU = otherVU;
}

void VectorUnit::reset() {
    std::printf("[VU%d       ] Reset\n", vuID);
}

void VectorUnit::forceBreak() {
    std::printf("[VU%d       ] Force break\n", vuID);
}

/* Returns a COP2 control register (VU0 only) */
u32 VectorUnit::getControl(u32 idx) {
    assert(!vuID);

    if (idx < 16) return vi[idx];

    switch (idx) {
        case static_cast<u32>(ControlReg::SF):
            std::printf("[VU%d       ] Read @ SF\n", vuID);
            return 0;
        case static_cast<u32>(ControlReg::FBRST):
            std::printf("[VU%d       ] Read @ FBRST\n", vuID);
            return 0;
        case static_cast<u32>(ControlReg::VPUSTAT):
            std::printf("[VU%d       ] Read @ VPU_STAT\n", vuID);
            return 0;
        default:
            std::printf("[VU%d       ] Unhandled control read @ %u\n", vuID, idx);

            exit(0);
    }
}

/* Returns VF register element */
u32 VectorUnit::getVF(u32 idx, int e) {
    return vf[idx][e];
}

/* Returns VF register element */
f32 VectorUnit::getVF_F32(u32 idx, int e) {
    return *(f32 *)&vf[idx][e];
}

/* Returns an integer register */
u16 VectorUnit::getVI(u32 idx) {
    return vi[idx];
}

/* Returns Q */
f32 VectorUnit::getQ() {
    return q;
}

/* Writes VU mem (32-bit) */
void VectorUnit::writeData32(u32 addr, u32 data) {
    if (addr > 0x4000) { // VU1 registers are mapped to these addresses (VU0 only)
        assert(!vuID);

        if (addr < 0x4200) {
            const auto idx = (addr >> 4) & 0x1F;

            const auto e = (addr >> 2) & 3; // VF element

            return otherVU->setVF(idx, e, *(f32 *)&data);
        } else if (addr < 0x4300) {
            if ((addr >> 2) & 3) return; // VIs are mapped to 16-byte aligned addresses

            const auto idx = (addr >> 4) & 0xF;

            return otherVU->setVI(idx, data);
        } else if (addr < 0x4400) {
            if ((addr >> 2) & 3) return; // Control registers are mapped to 16-byte aligned addresses

            std::printf("[VU%d       ] 32-bit write @ 0x%04X = 0x%08X\n", vuID, addr, data);

            return;
        } else {
            std::printf("[VU%d       ] Unhandled 32-bit write @ 0x%04X = 0x%08X\n", vuID, addr, data);

            exit(0);
        }
    }

    std::printf("[VU%d       ] Unhandled 32-bit write @ 0x%04X = 0x%08X\n", vuID, addr, data);

    exit(0);
}

/* Writes a COP2 control register (VU0 only) */
void VectorUnit::setControl(u32 idx, u32 data) {
    assert(!vuID);

    if (idx < 16) {
        return setVI(idx, data);
    }

    switch (idx) {
        case static_cast<u32>(ControlReg::SF):
            std::printf("[VU%d       ] Write @ SF = 0x%08X\n", vuID, data);
            break;
        case static_cast<u32>(ControlReg::CF):
            std::printf("[VU%d       ] Write @ CF = 0x%08X\n", vuID, data);
            break;
        case static_cast<u32>(ControlReg::R):
            std::printf("[VU%d       ] Write @ R = 0x%08X\n", vuID, data);
            break;
        case static_cast<u32>(ControlReg::I):
            std::printf("[VU%d       ] Write @ I = 0x%08X\n", vuID, data);
            break;
        case static_cast<u32>(ControlReg::Q):
            std::printf("[VU%d       ] Write @ Q = 0x%08X\n", vuID, data);
            break;
        case static_cast<u32>(ControlReg::CMSAR):
            std::printf("[VU%d       ] Write @ CMSAR = 0x%08X\n", vuID, data);
            break;
        case static_cast<u32>(ControlReg::FBRST):
            std::printf("[VU%d       ] Write @ FBRST = 0x%08X\n", vuID, data);

            if (data & (1 << 0)) forceBreak();
            if (data & (1 << 1)) reset();
            if (data & (1 << 8)) otherVU->forceBreak();
            if (data & (1 << 9)) otherVU->reset();
            break;
        default:
            std::printf("[VU%d       ] Unhandled control write @ %u = 0x%08X\n", vuID, idx, data);

            exit(0);
    }
}

/* Sets a VF register element */
void VectorUnit::setVF(u32 idx, int e, u32 data) {
    if (idx == 32) {
        std::printf("[VU%d       ] ACC.%s = 0x%08X (%f)\n", vuID, elementStr[e], data, *(f32 *)&data);
    } else {
        std::printf("[VU%d       ] VF%u.%s = 0x%08X (%f)\n", vuID, idx, elementStr[e], data, *(f32 *)&data);
    }

    vf[idx][e] = data;

    vf[0][e] = *(u32 *)&vf0Data[e];
}

/* Sets a VF register element */
void VectorUnit::setVF_F32(u32 idx, int e, f32 data) {
    if (idx == 32) {
        std::printf("[VU%d       ] ACC.%s = %f (0x%08X)\n", vuID, elementStr[e], data, *(u32 *)&data);
    } else {
        std::printf("[VU%d       ] VF%u.%s = %f (0x%08X)\n", vuID, idx, elementStr[e], data, *(u32 *)&data);
    }

    vf[idx][e] = *(u32 *)&data;

    vf[0][e] = *(u32 *)&vf0Data[e];
}

/* Sets a VI register */
void VectorUnit::setVI(u32 idx, u16 data) {
    std::printf("[VU%d       ] VI%u = 0x%04X\n", vuID, idx, data);

    vi[idx] = data;

    vi[0] = 0;
}

/* Sets Q */
void VectorUnit::setQ(f32 data) {
    std::printf("[VU%d       ] Q = %f\n", vuID, data);

    q = data;
}

}
