# AES
Verilog implementation of fully synthesized AES 128 micro-architecture.  Three implementations are given namely SISO, MIMO and N-slowed versions. The codes can be updated for different parameters as per need
