# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../sources/sum_4bit.vhd" \
"../../../../../sources/sum_4bit_tb.vhd" \

# Do not sort compile order
nosort
