Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: interleaver.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "interleaver.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "interleaver"
Output Format                      : NGC
Target Device                      : xc7z010-3-clg400

---- Source Options
Top Module Name                    : interleaver
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\kia\Dropbox\Progetto_fanucci\interleaver\interleaver\src\interleaver.vhd" into library work
Parsing entity <interleaver>.
Parsing architecture <Behavioral> of entity <interleaver>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <interleaver> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <interleaver>.
    Related source file is "C:\Users\kia\Dropbox\Progetto_fanucci\interleaver\interleaver\src\interleaver.vhd".
    Found 1024-bit register for signal <memory>.
    Found 32-bit register for signal <actualIndex>.
    Found 1-bit register for signal <GND_6_o_clk_DFF_1058>.
    Found 1-bit register for signal <bit_out_clk_DFF_33_q>.
    Found 32-bit adder for signal <actualIndex[31]_GND_6_o_add_2_OUT> created at line 79.
    Found 32-bit adder for signal <actualIndex[31]_GND_6_o_add_26_OUT> created at line 119.
    Found 32-bit subtractor for signal <actualIndex[31]_GND_6_o_sub_5_OUT<31:0>> created at line 83.
    Found 32-bit subtractor for signal <actualIndex[31]_GND_6_o_sub_8_OUT<31:0>> created at line 83.
    Found 32-bit subtractor for signal <actualIndex[31]_GND_6_o_sub_11_OUT<31:0>> created at line 83.
    Found 32-bit subtractor for signal <actualIndex[31]_GND_6_o_sub_14_OUT<31:0>> created at line 83.
    Found 32x3-bit multiplier for signal <n1065> created at line 78.
    Found 1-bit 1024-to-1 multiplexer for signal <actualIndex[31]_memory[1023]_Mux_18_o> created at line 97.
    Found 1-bit tristate buffer for signal <bit_out> created at line 40
    Found 32-bit comparator greater for signal <GND_6_o_actualIndex[31]_LessThan_1_o> created at line 74
    Found 32-bit comparator greater for signal <actualIndex[31]_GND_6_o_LessThan_4_o> created at line 82
    Found 32-bit comparator greater for signal <actualIndex[31]_GND_6_o_LessThan_7_o> created at line 82
    Found 32-bit comparator greater for signal <actualIndex[31]_GND_6_o_LessThan_10_o> created at line 82
    Found 32-bit comparator greater for signal <actualIndex[31]_GND_6_o_LessThan_13_o> created at line 82
    Found 32-bit comparator greater for signal <GND_6_o_actualIndex[31]_LessThan_17_o> created at line 94
    Summary:
	inferred   1 Multiplier(s).
	inferred   6 Adder/Subtractor(s).
	inferred 1058 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred 1033 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <interleaver> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x3-bit multiplier                                   : 1
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 2
 32-bit subtractor                                     : 4
# Registers                                            : 4
 1-bit register                                        : 2
 1024-bit register                                     : 1
 32-bit register                                       : 1
# Comparators                                          : 6
 32-bit comparator greater                             : 6
# Multiplexers                                         : 1033
 1-bit 1024-to-1 multiplexer                           : 1
 1-bit 2-to-1 multiplexer                              : 1025
 32-bit 2-to-1 multiplexer                             : 7
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 32x3-bit multiplier                                   : 1
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 2
 32-bit subtractor                                     : 4
# Registers                                            : 1058
 Flip-Flops                                            : 1058
# Comparators                                          : 6
 32-bit comparator greater                             : 6
# Multiplexers                                         : 1033
 1-bit 1024-to-1 multiplexer                           : 1
 1-bit 2-to-1 multiplexer                              : 1025
 32-bit 2-to-1 multiplexer                             : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2041 - Unit interleaver: 1 internal tristate is replaced by logic (pull-up yes): N10.

Optimizing unit <interleaver> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block interleaver, actual ratio is 12.
FlipFlop actualIndex_0 has been replicated 1 time(s)
FlipFlop actualIndex_1 has been replicated 1 time(s)
FlipFlop actualIndex_2 has been replicated 1 time(s)
FlipFlop actualIndex_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1062
 Flip-Flops                                            : 1062

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : interleaver.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2346
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 5
#      LUT2                        : 237
#      LUT3                        : 40
#      LUT4                        : 4
#      LUT5                        : 416
#      LUT6                        : 1495
#      MUXCY                       : 68
#      VCC                         : 1
#      XORCY                       : 62
# FlipFlops/Latches                : 1062
#      FDC                         : 38
#      FDCE                        : 1024
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 3
#      IBUF                        : 2
#      OBUFT                       : 1

Device utilization summary:
---------------------------

Selected Device : 7z010clg400-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1062  out of  35200     3%  
 Number of Slice LUTs:                 2214  out of  17600    12%  
    Number used as Logic:              2214  out of  17600    12%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2217
   Number with an unused Flip Flop:    1155  out of   2217    52%  
   Number with an unused LUT:             3  out of   2217     0%  
   Number of fully used LUT-FF pairs:  1059  out of   2217    47%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    100     4%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1062  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.872ns (Maximum Frequency: 258.233MHz)
   Minimum input arrival time before clock: 1.166ns
   Maximum output required time after clock: 0.844ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.872ns (frequency: 258.233MHz)
  Total number of paths / destination ports: 1764007 / 2086
-------------------------------------------------------------------------
Delay:               3.872ns (Levels of Logic = 11)
  Source:            actualIndex_4 (FF)
  Destination:       memory_256 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: actualIndex_4 to memory_256
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.232   0.427  actualIndex_4 (actualIndex_4)
     LUT2:I0->O            1   0.043   0.000  Mmult_n1065_Madd_lut<5> (Mmult_n1065_Madd_lut<5>)
     MUXCY:S->O            1   0.230   0.000  Mmult_n1065_Madd_cy<5> (Mmult_n1065_Madd_cy<5>)
     XORCY:CI->O           1   0.251   0.279  Mmult_n1065_Madd_xor<6> (Mmult_n1065_Madd_6)
     INV:I->O              1   0.053   0.000  Mmult_n1065_Madd1_lut<6>_INV_0 (Mmult_n1065_Madd1_lut<6>)
     MUXCY:S->O            1   0.230   0.000  Mmult_n1065_Madd1_cy<6> (Mmult_n1065_Madd1_cy<6>)
     XORCY:CI->O           1   0.251   0.289  Mmult_n1065_Madd1_xor<7> (n1065<7>)
     LUT1:I0->O            1   0.043   0.000  Madd_actualIndex[31]_GND_6_o_add_2_OUT_cy<7>_rt (Madd_actualIndex[31]_GND_6_o_add_2_OUT_cy<7>_rt)
     MUXCY:S->O            1   0.230   0.000  Madd_actualIndex[31]_GND_6_o_add_2_OUT_cy<7> (Madd_actualIndex[31]_GND_6_o_add_2_OUT_cy<7>)
     XORCY:CI->O         237   0.251   0.566  Madd_actualIndex[31]_GND_6_o_add_2_OUT_xor<8> (actualIndex[31]_GND_6_o_add_2_OUT<8>)
     LUT3:I0->O          128   0.043   0.411  actualIndex[31]_Decoder_15_OUT<1000><9>11 (actualIndex[31]_Decoder_15_OUT<1000><9>1)
     LUT6:I5->O            1   0.043   0.000  memory[1023]_memory[1023]_mux_22_OUT<1023>1 (memory[1023]_memory[1023]_mux_22_OUT<1023>)
     FDCE:D                   -0.001          memory_1023
    ----------------------------------------
    Total                      3.872ns (1.900ns logic, 1.972ns route)
                                       (49.1% logic, 50.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2086 / 2086
-------------------------------------------------------------------------
Offset:              1.166ns (Levels of Logic = 3)
  Source:            bit_in (PAD)
  Destination:       memory_513 (FF)
  Destination Clock: clk rising

  Data Path: bit_in to memory_513
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1024   0.000   0.737  bit_in_IBUF (bit_in_IBUF)
     LUT5:I0->O            1   0.043   0.343  memory[1023]_memory[1023]_mux_22_OUT<767>1_SW0 (N1291)
     LUT6:I4->O            1   0.043   0.000  memory[1023]_memory[1023]_mux_22_OUT<767>1 (memory[1023]_memory[1023]_mux_22_OUT<767>)
     FDCE:D                   -0.001          memory_767
    ----------------------------------------
    Total                      1.166ns (0.086ns logic, 1.080ns route)
                                       (7.4% logic, 92.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              0.844ns (Levels of Logic = 2)
  Source:            GND_6_o_clk_DFF_1058 (FF)
  Destination:       bit_out (PAD)
  Source Clock:      clk rising

  Data Path: GND_6_o_clk_DFF_1058 to bit_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.232   0.279  GND_6_o_clk_DFF_1058 (GND_6_o_clk_DFF_1058)
     INV:I->O              1   0.053   0.279  GND_6_o_clk_DFF_1058_inv1_INV_0 (GND_6_o_clk_DFF_1058_inv)
     OBUFT:T->O                0.000          bit_out_OBUFT (bit_out)
    ----------------------------------------
    Total                      0.844ns (0.285ns logic, 0.559ns route)
                                       (33.8% logic, 66.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.872|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 56.00 secs
Total CPU time to Xst completion: 56.17 secs
 
--> 

Total memory usage is 380124 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

