config viper_asic;
design processor.viper_asic:sch_1;
liblist cadence_master_16_6_lib, standard, discretes, electromech, ic, passives, fpga, memory, cdsstd, connector, alt_worklib, processor;
viewlist chips, pic_1, picopt_1, sch_1, schematic, entity, functional;
stoplist chips;
endconfig
