# AHB-to-APB-Bridge-Design
This project implements an AMBA AHB to APB Bridge in Verilog HDL.   The bridge enables communication between high-performance AHB masters and low-power APB peripherals, making it a key component in SoC designs.
---

## ğŸ— Architecture
- **AHB Master** â€“ Generates AHB transactions.
- **AHB Slave Interface** â€“ Accepts transactions from AHB and forwards to APB controller.
- **APB Controller** â€“ Controls APB transfers, generating control signals.
- **APB Interface** â€“ Handles communication with APB peripherals.
- **Bridge Top Module** â€“ Integrates all components.
- **Testbenches** â€“ Verify functionality of each module and the complete system.

---

## ğŸ“‚ Repository Structure
AHB-APB-Bridge/
â”‚â”€â”€ README.md
â”‚â”€â”€ Report/
â”‚ â””â”€â”€ PROJECT_REPORT_ahb2apb.docx
â”‚â”€â”€ Code/
â”‚ â”œâ”€â”€ ahbslaveinterface.v
â”‚ â”œâ”€â”€ apbcontroller.v
â”‚ â”œâ”€â”€ bridge_top.v
â”‚ â”œâ”€â”€ ahb_master.v
â”‚ â”œâ”€â”€ apb_interface.v
â”‚â”€â”€ Testbenches/
â”‚ â”œâ”€â”€ ahbslaveinterface_tb.v
â”‚ â”œâ”€â”€ apbcontroller_tb.v
â”‚ â”œâ”€â”€ bridge_top_tb.v
â”‚ â”œâ”€â”€ top_tb.v


---

## ğŸ›  Features
- Full **Verilog HDL implementation** of AHB to APB Bridge.
- Supports **read and write transfers**.
- Separate **testbenches for all modules**.
- Simulated and verified using industry tools.

---

## ğŸš€ Tools Used
- **ModelSim** â€“ RTL simulation and waveform analysis.  
- **Xilinx ISE / Vivado** â€“ Synthesis and FPGA mapping.  
- **Verilog HDL** â€“ RTL coding.  

---

## ğŸ“– Key Learnings
- Understanding of **AMBA protocols (AHB & APB)**.  
- Design of a **bus bridge for protocol conversion**.  
- **Testbench writing & simulation methodology**.  
- Exposure to **SoC design verification flow**.  

---

## ğŸ“– References
- ARM Ltd., *AMBA AHB and APB Specifications*.  
- D. Flynn, *AMBA: Enabling Reusable On-Chip Designs*.  
- Internship guidance material from Maven Silicon.  
