<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p702.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p702.sv</a>
defines: 
time_elapsed: 0.007s
ram usage: 10692 KB
</pre>
<pre class="log">

moore -I /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 -e test <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p702.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p702.sv</a>
error: non-ANSI port in ANSI port list
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p702.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p702.sv:11</a>:15-26:
   | 
   | module cpuMod(interface d, interface j);
   |               ^^^^^^^^^^^               
   = note: First port uses ANSI style:
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p702.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p702.sv:11</a>:15-26:
   | 
   | module cpuMod(interface d, interface j);
   |               ^^^^^^^^^^^               

error: non-ANSI port in ANSI port list
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p702.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p702.sv:11</a>:28-39:
   | 
   | module cpuMod(interface d, interface j);
   |                            ^^^^^^^^^^^  
   = note: First port uses ANSI style:
  --&gt; <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p702.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p702.sv:11</a>:15-26:
   | 
   | module cpuMod(interface d, interface j);
   |               ^^^^^^^^^^^               

entity @test (i8$ %a, i8$ %b, i8$ %c, i8$ %d) -&gt; (i8$ %e, i8$ %f, i8$ %g, i8$ %h) {
    %0 = const i8 0
    %1 = const time 0s
    drv i8$ %e, %0, %1
    drv i8$ %f, %0, %1
    drv i8$ %g, %0, %1
    drv i8$ %h, %0, %1
}

</pre>
</body>