 
****************************************
Report : qor
Design : tv80s
Version: W-2024.09-SP2
Date   : Tue May  6 09:34:52 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              44.00
  Critical Path Length:          5.15
  Critical Path Slack:           4.59
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.13
  Total Hold Violation:         -2.61
  No. of Hold Violations:       44.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          6
  Hierarchical Port Count:        339
  Leaf Cell Count:               3197
  Buf/Inv Cell Count:             503
  Buf Cell Count:                  23
  Inv Cell Count:                 480
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      2838
  Sequential Cell Count:          359
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     6542.683162
  Noncombinational Area:  2375.992333
  Buf/Inv Area:            671.702595
  Total Buffer Area:            46.76
  Total Inverter Area:         624.94
  Macro/Black Box Area:      0.000000
  Net Area:               2233.388974
  Net XLength        :       30044.10
  Net YLength        :       35098.73
  -----------------------------------
  Cell Area:              8918.675495
  Design Area:           11152.064469
  Net Length        :        65142.84


  Design Rules
  -----------------------------------
  Total Number of Nets:          3417
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                1.48
  -----------------------------------------
  Overall Compile Time:                1.65
  Overall Compile Wall Clock Time:     1.93

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.13  TNS: 2.61  Number of Violating Paths: 44

  --------------------------------------------------------------------


1
