{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702650537638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702650537653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 15 23:28:57 2023 " "Processing started: Fri Dec 15 23:28:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702650537653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702650537653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kadai4kensho -c kadai4kensho " "Command: quartus_map --read_settings_files=on --write_settings_files=off kadai4kensho -c kadai4kensho" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702650537653 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702650539356 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702650539356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tenbunshu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tenbunshu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TenBunshu " "Found entity 1: TenBunshu" {  } { { "TenBunshu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/TenBunshu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702650553349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702650553349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixbushu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sixbushu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SixBushu " "Found entity 1: SixBushu" {  } { { "SixBushu.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/SixBushu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702650553428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702650553428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "downedge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file downedge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 downEdge " "Found entity 1: downEdge" {  } { { "downEdge.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/downEdge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702650553553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702650553553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bunshu_50hz.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bunshu_50hz.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bunshu_50Hz " "Found entity 1: Bunshu_50Hz" {  } { { "Bunshu_50Hz.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/Bunshu_50Hz.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702650553601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702650553601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kadai4kensho.bdf 1 1 " "Found 1 design units, including 1 entities, in source file kadai4kensho.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 kadai4kensho " "Found entity 1: kadai4kensho" {  } { { "kadai4kensho.bdf" "" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702650553694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702650553694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "kadai4kensho " "Elaborating entity \"kadai4kensho\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702650553853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TenBunshu TenBunshu:inst22 " "Elaborating entity \"TenBunshu\" for hierarchy \"TenBunshu:inst22\"" {  } { { "kadai4kensho.bdf" "inst22" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { { 600 440 536 696 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702650553918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SixBushu SixBushu:inst " "Elaborating entity \"SixBushu\" for hierarchy \"SixBushu:inst\"" {  } { { "kadai4kensho.bdf" "inst" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { { 520 312 408 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702650553964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bunshu_50Hz Bunshu_50Hz:inst1 " "Elaborating entity \"Bunshu_50Hz\" for hierarchy \"Bunshu_50Hz:inst1\"" {  } { { "kadai4kensho.bdf" "inst1" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { { 384 152 248 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702650553995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "downEdge downEdge:inst3 " "Elaborating entity \"downEdge\" for hierarchy \"downEdge:inst3\"" {  } { { "kadai4kensho.bdf" "inst3" { Schematic "//vmware-host/Shared Folders/share_desktop/fpga/FPGA2023/kadai4/kadai4kensho/kadai4kensho.bdf" { { 160 840 952 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702650554027 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702650554864 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702650556148 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702650556148 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702650556336 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702650556336 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702650556336 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702650556336 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4746 " "Peak virtual memory: 4746 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702650556382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 15 23:29:16 2023 " "Processing ended: Fri Dec 15 23:29:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702650556382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702650556382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702650556382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702650556382 ""}
