

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Wed Jul 31 21:10:01 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  186577|  186577|  186577|  186577|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                  |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  186576|  186576|        46|          -|          -|  4056|    no    |
        | + W_Row_Loop_W_Col_Loop          |      38|      38|         7|          4|          1|     9|    yes   |
        +----------------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 4, D = 7, States = { 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 10 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 3 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_1.cpp:8]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 13.1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i12 [ 0, %0 ], [ %add_ln8, %Filter1_Loop_end ]" [cnn/conv_1.cpp:8]   --->   Operation 17 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln30_1, %Filter1_Loop_end ]" [cnn/conv_1.cpp:30]   --->   Operation 18 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i8 [ 0, %0 ], [ %select_ln11, %Filter1_Loop_end ]" [cnn/conv_1.cpp:11]   --->   Operation 19 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln30_3, %Filter1_Loop_end ]" [cnn/conv_1.cpp:30]   --->   Operation 20 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %f, %Filter1_Loop_end ]"   --->   Operation 21 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.99ns)   --->   "%icmp_ln8 = icmp eq i12 %indvar_flatten21, -40" [cnn/conv_1.cpp:8]   --->   Operation 22 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.54ns)   --->   "%add_ln8 = add i12 %indvar_flatten21, 1" [cnn/conv_1.cpp:8]   --->   Operation 23 'add' 'add_ln8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %3, label %Filter1_Loop_begin" [cnn/conv_1.cpp:8]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn/conv_1.cpp:8]   --->   Operation 25 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 26 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4056, i64 4056, i64 4056)"   --->   Operation 27 'speclooptripcount' 'empty_40' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.55ns)   --->   "%icmp_ln11 = icmp eq i8 %indvar_flatten7, -100" [cnn/conv_1.cpp:11]   --->   Operation 28 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.21ns)   --->   "%select_ln30 = select i1 %icmp_ln11, i5 0, i5 %c_0" [cnn/conv_1.cpp:30]   --->   Operation 29 'select' 'select_ln30' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.21ns)   --->   "%select_ln30_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [cnn/conv_1.cpp:30]   --->   Operation 30 'select' 'select_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i5 %select_ln30_1 to i10" [cnn/conv_1.cpp:30]   --->   Operation 31 'zext' 'zext_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.36ns) (grouped into DSP with root node add_ln30)   --->   "%mul_ln30 = mul i10 %zext_ln30, 26" [cnn/conv_1.cpp:30]   --->   Operation 32 'mul' 'mul_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%xor_ln30 = xor i1 %icmp_ln11, true" [cnn/conv_1.cpp:30]   --->   Operation 33 'xor' 'xor_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.13ns)   --->   "%icmp_ln14 = icmp eq i3 %f_0, -2" [cnn/conv_1.cpp:14]   --->   Operation 34 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %icmp_ln14, %xor_ln30" [cnn/conv_1.cpp:30]   --->   Operation 35 'and' 'and_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.78ns)   --->   "%c = add i5 %select_ln30, 1" [cnn/conv_1.cpp:11]   --->   Operation 36 'add' 'c' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 37 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_2)   --->   "%or_ln30 = or i1 %and_ln30, %icmp_ln11" [cnn/conv_1.cpp:30]   --->   Operation 38 'or' 'or_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln30_2 = select i1 %or_ln30, i3 0, i3 %f_0" [cnn/conv_1.cpp:30]   --->   Operation 39 'select' 'select_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.21ns)   --->   "%select_ln30_3 = select i1 %and_ln30, i5 %c, i5 %select_ln30" [cnn/conv_1.cpp:30]   --->   Operation 40 'select' 'select_ln30_3' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i5 %select_ln30_3 to i10" [cnn/conv_1.cpp:30]   --->   Operation 41 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30 = add i10 %zext_ln30_1, %mul_ln30" [cnn/conv_1.cpp:30]   --->   Operation 42 'add' 'add_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln30, i3 0)" [cnn/conv_1.cpp:30]   --->   Operation 43 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_11 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln30, i1 false)" [cnn/conv_1.cpp:30]   --->   Operation 44 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i11 %tmp_11 to i13" [cnn/conv_1.cpp:30]   --->   Operation 45 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln30 = sub i13 %p_shl_cast, %zext_ln30_2" [cnn/conv_1.cpp:30]   --->   Operation 46 'sub' 'sub_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str26) nounwind" [cnn/conv_1.cpp:15]   --->   Operation 47 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)" [cnn/conv_1.cpp:15]   --->   Operation 48 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i3 %select_ln30_2 to i64" [cnn/conv_1.cpp:23]   --->   Operation 49 'zext' 'zext_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i3 %select_ln30_2 to i7" [cnn/conv_1.cpp:30]   --->   Operation 50 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i3 %select_ln30_2 to i13" [cnn/conv_1.cpp:30]   --->   Operation 51 'zext' 'zext_ln30_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln30_1 = add i13 %zext_ln30_4, %sub_ln30" [cnn/conv_1.cpp:30]   --->   Operation 52 'add' 'add_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i13 %add_ln30_1 to i64" [cnn/conv_1.cpp:30]   --->   Operation 53 'zext' 'zext_ln30_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln30_5" [cnn/conv_1.cpp:30]   --->   Operation 54 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.76ns)   --->   "br label %2" [cnn/conv_1.cpp:18]   --->   Operation 55 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_1.cpp:37]   --->   Operation 56 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 12.9>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %Filter1_Loop_begin ], [ %add_ln18_1, %W_Col_Loop ]" [cnn/conv_1.cpp:18]   --->   Operation 57 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %select_ln18_1, %W_Col_Loop ]" [cnn/conv_1.cpp:18]   --->   Operation 58 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%w_sum_1 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_4, %W_Col_Loop ]"   --->   Operation 59 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wc, %W_Col_Loop ]"   --->   Operation 60 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.30ns)   --->   "%icmp_ln18 = icmp eq i4 %indvar_flatten, -7" [cnn/conv_1.cpp:18]   --->   Operation 61 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.73ns)   --->   "%add_ln18_1 = add i4 %indvar_flatten, 1" [cnn/conv_1.cpp:18]   --->   Operation 62 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop_end, label %W_Col_Loop" [cnn/conv_1.cpp:18]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.56ns)   --->   "%wr = add i2 1, %wr_0" [cnn/conv_1.cpp:18]   --->   Operation 64 'add' 'wr' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [cnn/conv_1.cpp:21]   --->   Operation 65 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.99ns)   --->   "%select_ln18 = select i1 %icmp_ln21, i2 0, i2 %wc_0" [cnn/conv_1.cpp:18]   --->   Operation 66 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.99ns)   --->   "%select_ln18_1 = select i1 %icmp_ln21, i2 %wr, i2 %wr_0" [cnn/conv_1.cpp:18]   --->   Operation 67 'select' 'select_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i2 %select_ln18_1 to i5" [cnn/conv_1.cpp:23]   --->   Operation 68 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln18_1, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 69 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i4 %tmp_9 to i5" [cnn/conv_1.cpp:23]   --->   Operation 70 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (1.73ns)   --->   "%sub_ln23 = sub i5 %zext_ln23_2, %zext_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 71 'sub' 'sub_ln23' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i5 %sub_ln23 to i6" [cnn/conv_1.cpp:23]   --->   Operation 72 'sext' 'sext_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.78ns)   --->   "%add_ln18 = add i5 %select_ln30_1, %zext_ln23_1" [cnn/conv_1.cpp:18]   --->   Operation 73 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln18, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 74 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i10 %tmp_10 to i11" [cnn/conv_1.cpp:23]   --->   Operation 75 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln18, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 76 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i7 %tmp_12 to i11" [cnn/conv_1.cpp:23]   --->   Operation 77 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln23_1 = sub i11 %zext_ln23_3, %zext_ln23_4" [cnn/conv_1.cpp:23]   --->   Operation 78 'sub' 'sub_ln23_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %select_ln18 to i5" [cnn/conv_1.cpp:21]   --->   Operation 79 'zext' 'zext_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i2 %select_ln18 to i6" [cnn/conv_1.cpp:23]   --->   Operation 80 'zext' 'zext_ln23_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.78ns)   --->   "%add_ln23 = add i6 %zext_ln23_5, %sext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 81 'add' 'add_ln23' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i6 %add_ln23 to i4" [cnn/conv_1.cpp:23]   --->   Operation 82 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln23, i3 0)" [cnn/conv_1.cpp:23]   --->   Operation 83 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln23, i1 false)" [cnn/conv_1.cpp:23]   --->   Operation 84 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln23_2 = sub i7 %p_shl2_cast, %p_shl3_cast" [cnn/conv_1.cpp:23]   --->   Operation 85 'sub' 'sub_ln23_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 86 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln23_2 = add i7 %zext_ln30_3, %sub_ln23_2" [cnn/conv_1.cpp:23]   --->   Operation 86 'add' 'add_ln23_2' <Predicate = (!icmp_ln18)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i7 %add_ln23_2 to i64" [cnn/conv_1.cpp:23]   --->   Operation 87 'zext' 'zext_ln23_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%conv_1_weights_addr = getelementptr [54 x float]* @conv_1_weights, i64 0, i64 %zext_ln23_6" [cnn/conv_1.cpp:23]   --->   Operation 88 'getelementptr' 'conv_1_weights_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 89 [2/2] (3.25ns)   --->   "%conv_1_weights_load = load float* %conv_1_weights_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 89 'load' 'conv_1_weights_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_3 : Operation 90 [1/1] (1.78ns)   --->   "%add_ln23_1 = add i5 %select_ln30_3, %zext_ln21" [cnn/conv_1.cpp:23]   --->   Operation 90 'add' 'add_ln23_1' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i5 %add_ln23_1 to i11" [cnn/conv_1.cpp:23]   --->   Operation 91 'zext' 'zext_ln23_7' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln23_3 = add i11 %zext_ln23_7, %sub_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 92 'add' 'add_ln23_3' <Predicate = (!icmp_ln18)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i11 %add_ln23_3 to i64" [cnn/conv_1.cpp:23]   --->   Operation 93 'sext' 'sext_ln23_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [784 x float]* %input_r, i64 0, i64 %sext_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 94 'getelementptr' 'input_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 95 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 95 'load' 'input_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>

State 4 <SV = 3> <Delay = 15.6>
ST_4 : Operation 96 [1/2] (3.25ns)   --->   "%conv_1_weights_load = load float* %conv_1_weights_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 96 'load' 'conv_1_weights_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_4 : Operation 97 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 97 'load' 'input_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_4 : Operation 98 [2/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_load, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 98 'fmul' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 12.3>
ST_5 : Operation 99 [1/2] (12.3ns)   --->   "%tmp_s = fmul float %conv_1_weights_load, %input_load" [cnn/conv_1.cpp:23]   --->   Operation 99 'fmul' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 10.5>
ST_6 : Operation 100 [4/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_s" [cnn/conv_1.cpp:23]   --->   Operation 100 'fadd' 'w_sum_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (1.56ns)   --->   "%wc = add i2 1, %select_ln18" [cnn/conv_1.cpp:21]   --->   Operation 101 'add' 'wc' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 102 [3/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_s" [cnn/conv_1.cpp:23]   --->   Operation 102 'fadd' 'w_sum_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 103 [2/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_s" [cnn/conv_1.cpp:23]   --->   Operation 103 'fadd' 'w_sum_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 104 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 105 'speclooptripcount' 'empty' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str48) nounwind" [cnn/conv_1.cpp:22]   --->   Operation 106 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str48)" [cnn/conv_1.cpp:22]   --->   Operation 107 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [cnn/conv_1.cpp:23]   --->   Operation 108 'specpipeline' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 109 [1/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_s" [cnn/conv_1.cpp:23]   --->   Operation 109 'fadd' 'w_sum_4' <Predicate = (!icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str48, i32 %tmp_1)" [cnn/conv_1.cpp:24]   --->   Operation 110 'specregionend' 'empty_38' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 111 'br' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 3.25>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [6 x float]* @conv_1_bias, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:26]   --->   Operation 112 'getelementptr' 'conv_1_bias_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 113 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_10 : Operation 114 [1/1] (1.65ns)   --->   "%f = add i3 1, %select_ln30_2" [cnn/conv_1.cpp:14]   --->   Operation 114 'add' 'f' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (1.91ns)   --->   "%add_ln11_1 = add i8 1, %indvar_flatten7" [cnn/conv_1.cpp:11]   --->   Operation 115 'add' 'add_ln11_1' <Predicate = (!icmp_ln11)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (1.24ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i8 1, i8 %add_ln11_1" [cnn/conv_1.cpp:11]   --->   Operation 116 'select' 'select_ln11' <Predicate = true> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 4> <Delay = 13.7>
ST_11 : Operation 117 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 117 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_11 : Operation 118 [4/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_1, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 118 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 5> <Delay = 10.5>
ST_12 : Operation 119 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_1, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 119 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 10.5>
ST_13 : Operation 120 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_1, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 120 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 15.9>
ST_14 : Operation 121 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_1, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 121 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 122 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 122 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 9.66>
ST_15 : Operation 123 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %w_sum to i32" [cnn/conv_1.cpp:29]   --->   Operation 123 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 124 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [cnn/conv_1.cpp:29]   --->   Operation 124 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [cnn/conv_1.cpp:29]   --->   Operation 125 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 126 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp, -1" [cnn/conv_1.cpp:29]   --->   Operation 126 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 127 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp eq i23 %trunc_ln29, 0" [cnn/conv_1.cpp:29]   --->   Operation 127 'icmp' 'icmp_ln29_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node w_sum_5)   --->   "%or_ln29 = or i1 %icmp_ln29_7, %icmp_ln29" [cnn/conv_1.cpp:29]   --->   Operation 128 'or' 'or_ln29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 129 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 129 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node w_sum_5)   --->   "%and_ln29 = and i1 %or_ln29, %tmp_7" [cnn/conv_1.cpp:29]   --->   Operation 130 'and' 'and_ln29' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_5 = select i1 %and_ln29, float %w_sum, float 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 131 'select' 'w_sum_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (3.25ns)   --->   "store float %w_sum_5, float* %conv_out_addr, align 4" [cnn/conv_1.cpp:30]   --->   Operation 132 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_8)" [cnn/conv_1.cpp:34]   --->   Operation 133 'specregionend' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "br label %1" [cnn/conv_1.cpp:14]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8              (br               ) [ 0111111111111111]
indvar_flatten21    (phi              ) [ 0010000000000000]
r_0                 (phi              ) [ 0010000000000000]
indvar_flatten7     (phi              ) [ 0011111111100000]
c_0                 (phi              ) [ 0010000000000000]
f_0                 (phi              ) [ 0010000000000000]
icmp_ln8            (icmp             ) [ 0011111111111111]
add_ln8             (add              ) [ 0111111111111111]
br_ln8              (br               ) [ 0000000000000000]
r                   (add              ) [ 0000000000000000]
specloopname_ln0    (specloopname     ) [ 0000000000000000]
empty_40            (speclooptripcount) [ 0000000000000000]
icmp_ln11           (icmp             ) [ 0001111111100000]
select_ln30         (select           ) [ 0000000000000000]
select_ln30_1       (select           ) [ 0111111111111111]
zext_ln30           (zext             ) [ 0000000000000000]
mul_ln30            (mul              ) [ 0000000000000000]
xor_ln30            (xor              ) [ 0000000000000000]
icmp_ln14           (icmp             ) [ 0000000000000000]
and_ln30            (and              ) [ 0000000000000000]
c                   (add              ) [ 0000000000000000]
specloopname_ln0    (specloopname     ) [ 0000000000000000]
or_ln30             (or               ) [ 0000000000000000]
select_ln30_2       (select           ) [ 0001111111100000]
select_ln30_3       (select           ) [ 0111111111111111]
zext_ln30_1         (zext             ) [ 0000000000000000]
add_ln30            (add              ) [ 0000000000000000]
p_shl_cast          (bitconcatenate   ) [ 0000000000000000]
tmp_11              (bitconcatenate   ) [ 0000000000000000]
zext_ln30_2         (zext             ) [ 0000000000000000]
sub_ln30            (sub              ) [ 0000000000000000]
specloopname_ln15   (specloopname     ) [ 0000000000000000]
tmp_8               (specregionbegin  ) [ 0001111111111111]
zext_ln23           (zext             ) [ 0001111111100000]
zext_ln30_3         (zext             ) [ 0001111111000000]
zext_ln30_4         (zext             ) [ 0000000000000000]
add_ln30_1          (add              ) [ 0000000000000000]
zext_ln30_5         (zext             ) [ 0000000000000000]
conv_out_addr       (getelementptr    ) [ 0001111111111111]
br_ln18             (br               ) [ 0011111111111111]
ret_ln37            (ret              ) [ 0000000000000000]
indvar_flatten      (phi              ) [ 0001000000000000]
wr_0                (phi              ) [ 0001000000000000]
w_sum_1             (phi              ) [ 0001111111111110]
wc_0                (phi              ) [ 0001000000000000]
icmp_ln18           (icmp             ) [ 0011111111111111]
add_ln18_1          (add              ) [ 0011111111111111]
br_ln18             (br               ) [ 0000000000000000]
wr                  (add              ) [ 0000000000000000]
icmp_ln21           (icmp             ) [ 0000000000000000]
select_ln18         (select           ) [ 0000111000000000]
select_ln18_1       (select           ) [ 0011111111111111]
zext_ln23_1         (zext             ) [ 0000000000000000]
tmp_9               (bitconcatenate   ) [ 0000000000000000]
zext_ln23_2         (zext             ) [ 0000000000000000]
sub_ln23            (sub              ) [ 0000000000000000]
sext_ln23           (sext             ) [ 0000000000000000]
add_ln18            (add              ) [ 0000000000000000]
tmp_10              (bitconcatenate   ) [ 0000000000000000]
zext_ln23_3         (zext             ) [ 0000000000000000]
tmp_12              (bitconcatenate   ) [ 0000000000000000]
zext_ln23_4         (zext             ) [ 0000000000000000]
sub_ln23_1          (sub              ) [ 0000000000000000]
zext_ln21           (zext             ) [ 0000000000000000]
zext_ln23_5         (zext             ) [ 0000000000000000]
add_ln23            (add              ) [ 0000000000000000]
trunc_ln23          (trunc            ) [ 0000000000000000]
p_shl2_cast         (bitconcatenate   ) [ 0000000000000000]
p_shl3_cast         (bitconcatenate   ) [ 0000000000000000]
sub_ln23_2          (sub              ) [ 0000000000000000]
add_ln23_2          (add              ) [ 0000000000000000]
zext_ln23_6         (zext             ) [ 0000000000000000]
conv_1_weights_addr (getelementptr    ) [ 0000100000000000]
add_ln23_1          (add              ) [ 0000000000000000]
zext_ln23_7         (zext             ) [ 0000000000000000]
add_ln23_3          (add              ) [ 0000000000000000]
sext_ln23_1         (sext             ) [ 0000000000000000]
input_addr          (getelementptr    ) [ 0000100000000000]
conv_1_weights_load (load             ) [ 0000010000000000]
input_load          (load             ) [ 0000010000000000]
tmp_s               (fmul             ) [ 0001111111000000]
wc                  (add              ) [ 0011110111111111]
specloopname_ln0    (specloopname     ) [ 0000000000000000]
empty               (speclooptripcount) [ 0000000000000000]
specloopname_ln22   (specloopname     ) [ 0000000000000000]
tmp_1               (specregionbegin  ) [ 0000000000000000]
specpipeline_ln23   (specpipeline     ) [ 0000000000000000]
w_sum_4             (fadd             ) [ 0011111111111111]
empty_38            (specregionend    ) [ 0000000000000000]
br_ln0              (br               ) [ 0011111111111111]
conv_1_bias_addr    (getelementptr    ) [ 0000000000010000]
f                   (add              ) [ 0110000000011111]
add_ln11_1          (add              ) [ 0000000000000000]
select_ln11         (select           ) [ 0110000000011111]
conv_1_bias_load    (load             ) [ 0000000000001110]
w_sum               (fadd             ) [ 0000000000000001]
bitcast_ln29        (bitcast          ) [ 0000000000000000]
tmp                 (partselect       ) [ 0000000000000000]
trunc_ln29          (trunc            ) [ 0000000000000000]
icmp_ln29           (icmp             ) [ 0000000000000000]
icmp_ln29_7         (icmp             ) [ 0000000000000000]
or_ln29             (or               ) [ 0000000000000000]
tmp_7               (fcmp             ) [ 0000000000000000]
and_ln29            (and              ) [ 0000000000000000]
w_sum_5             (select           ) [ 0000000000000000]
store_ln30          (store            ) [ 0000000000000000]
empty_39            (specregionend    ) [ 0000000000000000]
br_ln14             (br               ) [ 0111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter1_Loo"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Row_Loop_W_Col_Loo"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="conv_out_addr_gep_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="13" slack="0"/>
<pin id="112" dir="1" index="3" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="conv_1_weights_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="7" slack="0"/>
<pin id="119" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="6" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_load/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="input_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="11" slack="0"/>
<pin id="132" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="conv_1_bias_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="3" slack="2"/>
<pin id="145" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/10 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/10 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln30_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="12" slack="7"/>
<pin id="156" dir="0" index="1" bw="32" slack="0"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/15 "/>
</bind>
</comp>

<comp id="159" class="1005" name="indvar_flatten21_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="12" slack="1"/>
<pin id="161" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="indvar_flatten21_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="12" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="r_0_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="1"/>
<pin id="172" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="r_0_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="181" class="1005" name="indvar_flatten7_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="1"/>
<pin id="183" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten7 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="indvar_flatten7_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="8" slack="1"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten7/2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="c_0_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="1"/>
<pin id="195" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="c_0_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="5" slack="0"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="f_0_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="1"/>
<pin id="206" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="f_0_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="3" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="indvar_flatten_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="1"/>
<pin id="217" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="indvar_flatten_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="4" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="226" class="1005" name="wr_0_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="1"/>
<pin id="228" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="wr_0_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="2" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/3 "/>
</bind>
</comp>

<comp id="237" class="1005" name="w_sum_1_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="1"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="w_sum_1_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="1"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="32" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/3 "/>
</bind>
</comp>

<comp id="249" class="1005" name="wc_0_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="1"/>
<pin id="251" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="wc_0_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="2" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="2"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_4/6 w_sum/11 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="0"/>
<pin id="269" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="32" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/14 "/>
</bind>
</comp>

<comp id="278" class="1004" name="icmp_ln8_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="12" slack="0"/>
<pin id="280" dir="0" index="1" bw="7" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln8_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="12" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="r_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="icmp_ln11_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln30_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln30_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="5" slack="0"/>
<pin id="313" dir="0" index="2" bw="5" slack="0"/>
<pin id="314" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_1/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln30_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="xor_ln30_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln30/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln14_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="3" slack="0"/>
<pin id="330" dir="0" index="1" bw="2" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="and_ln30_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="c_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="or_ln30_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln30_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="3" slack="0"/>
<pin id="356" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_2/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln30_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="5" slack="0"/>
<pin id="363" dir="0" index="2" bw="5" slack="0"/>
<pin id="364" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_3/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln30_1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_1/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_shl_cast_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="13" slack="0"/>
<pin id="374" dir="0" index="1" bw="10" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_11_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="11" slack="0"/>
<pin id="381" dir="0" index="1" bw="10" slack="0"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln30_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="11" slack="0"/>
<pin id="388" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_2/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sub_ln30_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="13" slack="0"/>
<pin id="392" dir="0" index="1" bw="11" slack="0"/>
<pin id="393" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln30/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln23_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln30_3_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_3/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln30_4_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="0"/>
<pin id="406" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_4/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln30_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="0"/>
<pin id="410" dir="0" index="1" bw="13" slack="0"/>
<pin id="411" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln30_5_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="13" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30_5/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln18_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="0" index="1" bw="4" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln18_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="wr_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="2" slack="0"/>
<pin id="434" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="icmp_ln21_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="2" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="select_ln18_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="0" index="2" bw="2" slack="0"/>
<pin id="447" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="select_ln18_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="2" slack="0"/>
<pin id="454" dir="0" index="2" bw="2" slack="0"/>
<pin id="455" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/3 "/>
</bind>
</comp>

<comp id="459" class="1004" name="zext_ln23_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="2" slack="0"/>
<pin id="461" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_9_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="4" slack="0"/>
<pin id="465" dir="0" index="1" bw="2" slack="0"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln23_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="0"/>
<pin id="473" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sub_ln23_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="0" index="1" bw="2" slack="0"/>
<pin id="478" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sext_ln23_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="0"/>
<pin id="483" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln18_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="5" slack="1"/>
<pin id="487" dir="0" index="1" bw="2" slack="0"/>
<pin id="488" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_10_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="10" slack="0"/>
<pin id="492" dir="0" index="1" bw="5" slack="0"/>
<pin id="493" dir="0" index="2" bw="1" slack="0"/>
<pin id="494" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln23_3_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="0"/>
<pin id="500" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_12_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="7" slack="0"/>
<pin id="504" dir="0" index="1" bw="5" slack="0"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln23_4_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="7" slack="0"/>
<pin id="512" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_4/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sub_ln23_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="0"/>
<pin id="516" dir="0" index="1" bw="7" slack="0"/>
<pin id="517" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_1/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln21_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="2" slack="0"/>
<pin id="522" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln23_5_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="2" slack="0"/>
<pin id="526" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_5/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln23_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2" slack="0"/>
<pin id="530" dir="0" index="1" bw="5" slack="0"/>
<pin id="531" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="trunc_ln23_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="6" slack="0"/>
<pin id="536" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="p_shl2_cast_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="7" slack="0"/>
<pin id="540" dir="0" index="1" bw="4" slack="0"/>
<pin id="541" dir="0" index="2" bw="1" slack="0"/>
<pin id="542" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_shl3_cast_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="7" slack="0"/>
<pin id="548" dir="0" index="1" bw="6" slack="0"/>
<pin id="549" dir="0" index="2" bw="1" slack="0"/>
<pin id="550" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sub_ln23_2_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="7" slack="0"/>
<pin id="556" dir="0" index="1" bw="7" slack="0"/>
<pin id="557" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln23_2/3 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln23_2_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="1"/>
<pin id="562" dir="0" index="1" bw="7" slack="0"/>
<pin id="563" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_2/3 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln23_6_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="7" slack="0"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_6/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="add_ln23_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="1"/>
<pin id="572" dir="0" index="1" bw="2" slack="0"/>
<pin id="573" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/3 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln23_7_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="0"/>
<pin id="577" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_7/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln23_3_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="5" slack="0"/>
<pin id="581" dir="0" index="1" bw="11" slack="0"/>
<pin id="582" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_3/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="sext_ln23_1_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="11" slack="0"/>
<pin id="587" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23_1/3 "/>
</bind>
</comp>

<comp id="590" class="1004" name="wc_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="1" slack="0"/>
<pin id="592" dir="0" index="1" bw="2" slack="3"/>
<pin id="593" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="595" class="1004" name="f_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="3" slack="2"/>
<pin id="598" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/10 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln11_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="8" slack="2"/>
<pin id="603" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="select_ln11_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="2"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="0" index="2" bw="8" slack="0"/>
<pin id="610" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/10 "/>
</bind>
</comp>

<comp id="613" class="1004" name="bitcast_ln29_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/15 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="8" slack="0"/>
<pin id="618" dir="0" index="1" bw="32" slack="0"/>
<pin id="619" dir="0" index="2" bw="6" slack="0"/>
<pin id="620" dir="0" index="3" bw="6" slack="0"/>
<pin id="621" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="626" class="1004" name="trunc_ln29_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="0"/>
<pin id="628" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/15 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln29_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="0"/>
<pin id="632" dir="0" index="1" bw="1" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/15 "/>
</bind>
</comp>

<comp id="636" class="1004" name="icmp_ln29_7_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="23" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_7/15 "/>
</bind>
</comp>

<comp id="642" class="1004" name="or_ln29_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/15 "/>
</bind>
</comp>

<comp id="648" class="1004" name="and_ln29_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="1" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln29/15 "/>
</bind>
</comp>

<comp id="654" class="1004" name="w_sum_5_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="1" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="1"/>
<pin id="657" dir="0" index="2" bw="32" slack="0"/>
<pin id="658" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_5/15 "/>
</bind>
</comp>

<comp id="662" class="1007" name="grp_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="5" slack="0"/>
<pin id="664" dir="0" index="1" bw="10" slack="0"/>
<pin id="665" dir="0" index="2" bw="5" slack="0"/>
<pin id="666" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln30/2 add_ln30/2 "/>
</bind>
</comp>

<comp id="672" class="1005" name="icmp_ln8_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="1" slack="1"/>
<pin id="674" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="676" class="1005" name="add_ln8_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="12" slack="0"/>
<pin id="678" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="681" class="1005" name="icmp_ln11_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="2"/>
<pin id="683" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="686" class="1005" name="select_ln30_1_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="5" slack="0"/>
<pin id="688" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln30_1 "/>
</bind>
</comp>

<comp id="692" class="1005" name="select_ln30_2_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="3" slack="2"/>
<pin id="694" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="select_ln30_2 "/>
</bind>
</comp>

<comp id="697" class="1005" name="select_ln30_3_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="5" slack="0"/>
<pin id="699" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln30_3 "/>
</bind>
</comp>

<comp id="703" class="1005" name="zext_ln23_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="64" slack="2"/>
<pin id="705" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln23 "/>
</bind>
</comp>

<comp id="708" class="1005" name="zext_ln30_3_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="7" slack="1"/>
<pin id="710" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln30_3 "/>
</bind>
</comp>

<comp id="713" class="1005" name="conv_out_addr_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="12" slack="7"/>
<pin id="715" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="718" class="1005" name="icmp_ln18_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="1"/>
<pin id="720" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="722" class="1005" name="add_ln18_1_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="4" slack="0"/>
<pin id="724" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18_1 "/>
</bind>
</comp>

<comp id="727" class="1005" name="select_ln18_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="2" slack="3"/>
<pin id="729" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="select_ln18 "/>
</bind>
</comp>

<comp id="732" class="1005" name="select_ln18_1_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="2" slack="0"/>
<pin id="734" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln18_1 "/>
</bind>
</comp>

<comp id="737" class="1005" name="conv_1_weights_addr_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="6" slack="1"/>
<pin id="739" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr "/>
</bind>
</comp>

<comp id="742" class="1005" name="input_addr_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="10" slack="1"/>
<pin id="744" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="747" class="1005" name="conv_1_weights_load_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_load "/>
</bind>
</comp>

<comp id="752" class="1005" name="input_load_reg_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="1"/>
<pin id="754" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="757" class="1005" name="tmp_s_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="762" class="1005" name="wc_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="2" slack="1"/>
<pin id="764" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="767" class="1005" name="w_sum_4_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="1"/>
<pin id="769" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4 "/>
</bind>
</comp>

<comp id="772" class="1005" name="conv_1_bias_addr_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="3" slack="1"/>
<pin id="774" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="777" class="1005" name="f_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="3" slack="1"/>
<pin id="779" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="782" class="1005" name="select_ln11_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="1"/>
<pin id="784" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="787" class="1005" name="conv_1_bias_load_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="1"/>
<pin id="789" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

<comp id="792" class="1005" name="w_sum_reg_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="1"/>
<pin id="794" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="50" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="50" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="50" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="50" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="141" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="12" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="185" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="14" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="54" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="56" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="241" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="237" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="148" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="122" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="135" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="260" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="56" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="163" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="16" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="163" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="18" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="174" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="20" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="185" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="30" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="10" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="197" pin="4"/><net_sink comp="302" pin=2"/></net>

<net id="315"><net_src comp="296" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="290" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="174" pin="4"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="296" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="34" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="208" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="328" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="322" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="302" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="334" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="296" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="14" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="208" pin="4"/><net_sink comp="352" pin=2"/></net>

<net id="365"><net_src comp="334" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="340" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="302" pin="3"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="40" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="14" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="384"><net_src comp="42" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="44" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="389"><net_src comp="379" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="372" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="352" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="352" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="352" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="390" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="423"><net_src comp="219" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="58" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="219" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="60" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="62" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="230" pin="4"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="253" pin="4"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="64" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="54" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="253" pin="4"/><net_sink comp="443" pin=2"/></net>

<net id="456"><net_src comp="437" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="431" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="230" pin="4"/><net_sink comp="451" pin=2"/></net>

<net id="462"><net_src comp="451" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="66" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="451" pin="3"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="54" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="474"><net_src comp="463" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="459" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="484"><net_src comp="475" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="489"><net_src comp="459" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="68" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="485" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="10" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="490" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="507"><net_src comp="70" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="485" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="54" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="513"><net_src comp="502" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="518"><net_src comp="498" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="510" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="443" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="527"><net_src comp="443" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="532"><net_src comp="524" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="481" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="72" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="534" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="545"><net_src comp="14" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="551"><net_src comp="74" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="528" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="44" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="558"><net_src comp="538" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="546" pin="3"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="554" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="560" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="574"><net_src comp="520" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="578"><net_src comp="570" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="575" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="514" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="579" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="594"><net_src comp="62" pin="0"/><net_sink comp="590" pin=0"/></net>

<net id="599"><net_src comp="94" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="96" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="181" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="611"><net_src comp="96" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="612"><net_src comp="600" pin="2"/><net_sink comp="606" pin=2"/></net>

<net id="622"><net_src comp="98" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="613" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="100" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="625"><net_src comp="102" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="629"><net_src comp="613" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="616" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="104" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="626" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="106" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="630" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="272" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="659"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="660"><net_src comp="56" pin="0"/><net_sink comp="654" pin=2"/></net>

<net id="661"><net_src comp="654" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="667"><net_src comp="318" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="32" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="368" pin="1"/><net_sink comp="662" pin=2"/></net>

<net id="670"><net_src comp="662" pin="3"/><net_sink comp="372" pin=1"/></net>

<net id="671"><net_src comp="662" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="675"><net_src comp="278" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="679"><net_src comp="284" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="684"><net_src comp="296" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="689"><net_src comp="310" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="691"><net_src comp="686" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="695"><net_src comp="352" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="700"><net_src comp="360" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="706"><net_src comp="396" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="711"><net_src comp="400" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="716"><net_src comp="108" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="721"><net_src comp="419" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="425" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="730"><net_src comp="443" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="735"><net_src comp="451" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="740"><net_src comp="115" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="745"><net_src comp="128" pin="3"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="750"><net_src comp="122" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="755"><net_src comp="135" pin="3"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="760"><net_src comp="266" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="765"><net_src comp="590" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="770"><net_src comp="260" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="775"><net_src comp="141" pin="3"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="780"><net_src comp="595" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="785"><net_src comp="606" pin="3"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="790"><net_src comp="148" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="795"><net_src comp="260" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="796"><net_src comp="792" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="797"><net_src comp="792" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="798"><net_src comp="792" pin="1"/><net_sink comp="654" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {15 }
 - Input state : 
	Port: conv_1 : input_r | {3 4 }
	Port: conv_1 : conv_1_weights | {3 4 }
	Port: conv_1 : conv_1_bias | {10 11 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		r : 1
		icmp_ln11 : 1
		select_ln30 : 2
		select_ln30_1 : 2
		zext_ln30 : 3
		mul_ln30 : 4
		xor_ln30 : 2
		icmp_ln14 : 1
		and_ln30 : 2
		c : 3
		or_ln30 : 2
		select_ln30_2 : 2
		select_ln30_3 : 2
		zext_ln30_1 : 3
		add_ln30 : 4
		p_shl_cast : 5
		tmp_11 : 5
		zext_ln30_2 : 6
		sub_ln30 : 7
		zext_ln23 : 3
		zext_ln30_3 : 3
		zext_ln30_4 : 3
		add_ln30_1 : 8
		zext_ln30_5 : 9
		conv_out_addr : 10
	State 3
		icmp_ln18 : 1
		add_ln18_1 : 1
		br_ln18 : 2
		wr : 1
		icmp_ln21 : 1
		select_ln18 : 2
		select_ln18_1 : 2
		zext_ln23_1 : 3
		tmp_9 : 3
		zext_ln23_2 : 4
		sub_ln23 : 5
		sext_ln23 : 6
		add_ln18 : 4
		tmp_10 : 5
		zext_ln23_3 : 6
		tmp_12 : 5
		zext_ln23_4 : 6
		sub_ln23_1 : 7
		zext_ln21 : 3
		zext_ln23_5 : 3
		add_ln23 : 7
		trunc_ln23 : 8
		p_shl2_cast : 9
		p_shl3_cast : 8
		sub_ln23_2 : 10
		add_ln23_2 : 11
		zext_ln23_6 : 12
		conv_1_weights_addr : 13
		conv_1_weights_load : 14
		add_ln23_1 : 4
		zext_ln23_7 : 5
		add_ln23_3 : 8
		sext_ln23_1 : 9
		input_addr : 10
		input_load : 11
	State 4
		tmp_s : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		empty_38 : 1
	State 10
		conv_1_bias_load : 1
		select_ln11 : 1
	State 11
		w_sum : 1
	State 12
	State 13
	State 14
		tmp_7 : 1
	State 15
		tmp : 1
		trunc_ln29 : 1
		icmp_ln29 : 2
		icmp_ln29_7 : 2
		or_ln29 : 3
		and_ln29 : 3
		w_sum_5 : 3
		store_ln30 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_260      |    2    |   227   |   403   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_266      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_272      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln8_fu_284    |    0    |    0    |    12   |
|          |       r_fu_290       |    0    |    0    |    15   |
|          |       c_fu_340       |    0    |    0    |    15   |
|          |   add_ln30_1_fu_408  |    0    |    0    |    13   |
|          |   add_ln18_1_fu_425  |    0    |    0    |    13   |
|          |       wr_fu_431      |    0    |    0    |    10   |
|    add   |    add_ln18_fu_485   |    0    |    0    |    15   |
|          |    add_ln23_fu_528   |    0    |    0    |    15   |
|          |   add_ln23_2_fu_560  |    0    |    0    |    13   |
|          |   add_ln23_1_fu_570  |    0    |    0    |    15   |
|          |   add_ln23_3_fu_579  |    0    |    0    |    13   |
|          |       wc_fu_590      |    0    |    0    |    10   |
|          |       f_fu_595       |    0    |    0    |    12   |
|          |   add_ln11_1_fu_600  |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_278   |    0    |    0    |    13   |
|          |   icmp_ln11_fu_296   |    0    |    0    |    11   |
|          |   icmp_ln14_fu_328   |    0    |    0    |    9    |
|   icmp   |   icmp_ln18_fu_419   |    0    |    0    |    9    |
|          |   icmp_ln21_fu_437   |    0    |    0    |    8    |
|          |   icmp_ln29_fu_630   |    0    |    0    |    11   |
|          |  icmp_ln29_7_fu_636  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln30_fu_302  |    0    |    0    |    5    |
|          | select_ln30_1_fu_310 |    0    |    0    |    5    |
|          | select_ln30_2_fu_352 |    0    |    0    |    3    |
|  select  | select_ln30_3_fu_360 |    0    |    0    |    5    |
|          |  select_ln18_fu_443  |    0    |    0    |    2    |
|          | select_ln18_1_fu_451 |    0    |    0    |    2    |
|          |  select_ln11_fu_606  |    0    |    0    |    8    |
|          |    w_sum_5_fu_654    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln30_fu_390   |    0    |    0    |    13   |
|    sub   |    sub_ln23_fu_475   |    0    |    0    |    13   |
|          |   sub_ln23_1_fu_514  |    0    |    0    |    13   |
|          |   sub_ln23_2_fu_554  |    0    |    0    |    13   |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln30_fu_334   |    0    |    0    |    2    |
|          |    and_ln29_fu_648   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln30_fu_346    |    0    |    0    |    2    |
|          |    or_ln29_fu_642    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln30_fu_322   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_662      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln30_fu_318   |    0    |    0    |    0    |
|          |  zext_ln30_1_fu_368  |    0    |    0    |    0    |
|          |  zext_ln30_2_fu_386  |    0    |    0    |    0    |
|          |   zext_ln23_fu_396   |    0    |    0    |    0    |
|          |  zext_ln30_3_fu_400  |    0    |    0    |    0    |
|          |  zext_ln30_4_fu_404  |    0    |    0    |    0    |
|          |  zext_ln30_5_fu_414  |    0    |    0    |    0    |
|   zext   |  zext_ln23_1_fu_459  |    0    |    0    |    0    |
|          |  zext_ln23_2_fu_471  |    0    |    0    |    0    |
|          |  zext_ln23_3_fu_498  |    0    |    0    |    0    |
|          |  zext_ln23_4_fu_510  |    0    |    0    |    0    |
|          |   zext_ln21_fu_520   |    0    |    0    |    0    |
|          |  zext_ln23_5_fu_524  |    0    |    0    |    0    |
|          |  zext_ln23_6_fu_565  |    0    |    0    |    0    |
|          |  zext_ln23_7_fu_575  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   p_shl_cast_fu_372  |    0    |    0    |    0    |
|          |     tmp_11_fu_379    |    0    |    0    |    0    |
|          |     tmp_9_fu_463     |    0    |    0    |    0    |
|bitconcatenate|     tmp_10_fu_490    |    0    |    0    |    0    |
|          |     tmp_12_fu_502    |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_538  |    0    |    0    |    0    |
|          |  p_shl3_cast_fu_546  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln23_fu_481   |    0    |    0    |    0    |
|          |  sext_ln23_1_fu_585  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln23_fu_534  |    0    |    0    |    0    |
|          |   trunc_ln29_fu_626  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_616      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    6    |   421   |   1351  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln18_1_reg_722    |    4   |
|      add_ln8_reg_676      |   12   |
|        c_0_reg_193        |    5   |
|  conv_1_bias_addr_reg_772 |    3   |
|  conv_1_bias_load_reg_787 |   32   |
|conv_1_weights_addr_reg_737|    6   |
|conv_1_weights_load_reg_747|   32   |
|   conv_out_addr_reg_713   |   12   |
|        f_0_reg_204        |    3   |
|         f_reg_777         |    3   |
|     icmp_ln11_reg_681     |    1   |
|     icmp_ln18_reg_718     |    1   |
|      icmp_ln8_reg_672     |    1   |
|  indvar_flatten21_reg_159 |   12   |
|  indvar_flatten7_reg_181  |    8   |
|   indvar_flatten_reg_215  |    4   |
|     input_addr_reg_742    |   10   |
|     input_load_reg_752    |   32   |
|        r_0_reg_170        |    5   |
|    select_ln11_reg_782    |    8   |
|   select_ln18_1_reg_732   |    2   |
|    select_ln18_reg_727    |    2   |
|   select_ln30_1_reg_686   |    5   |
|   select_ln30_2_reg_692   |    3   |
|   select_ln30_3_reg_697   |    5   |
|       tmp_s_reg_757       |   32   |
|      w_sum_1_reg_237      |   32   |
|      w_sum_4_reg_767      |   32   |
|       w_sum_reg_792       |   32   |
|        wc_0_reg_249       |    2   |
|         wc_reg_762        |    2   |
|        wr_0_reg_226       |    2   |
|     zext_ln23_reg_703     |   64   |
|    zext_ln30_3_reg_708    |    7   |
+---------------------------+--------+
|           Total           |   416  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_122    |  p0  |   2  |   6  |   12   ||    9    |
|    grp_access_fu_135    |  p0  |   2  |  10  |   20   ||    9    |
|    grp_access_fu_148    |  p0  |   2  |   3  |    6   ||    9    |
| indvar_flatten7_reg_181 |  p0  |   2  |   8  |   16   ||    9    |
|     w_sum_1_reg_237     |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_260       |  p1  |   3  |  32  |   96   ||    15   |
|        grp_fu_266       |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_266       |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_272       |  p0  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   406  || 15.9667 ||    87   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   421  |  1351  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   87   |
|  Register |    -   |    -   |   416  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   15   |   837  |  1438  |
+-----------+--------+--------+--------+--------+
