module mux (
in,
out,
clk_50,
select
);

input clk_50;
input [15:0] in;
input [3:0] select;
output [15:0] out;

assign out = in[select];

endmodule

module mux_test();

reg internal_clock;
reg [15:0]in_test;
reg [3:0] select_test;
wire [15:0] out_test;
sext dut(
.in				(in_test),
.out				(out_test),
.select			(select_test),
.clk_50			(internal_clock)
);

initial begin
	in_test = 0;
	internal_clock = 0;
end

always begin
	#5 internal_clock = !internal_clock;
end

always @(posedge internal_clock) begin
	in_test = in_test + 1;
end

endmodule