Fitter Fastforward Stage Report for cxltyp2_ed
Tue Oct 28 11:12:48 2025
Quartus Prime Version 24.3.0 Build 212 11/18/2024 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Summary
  3. Settings
  4. Clock Fmax Summary
  5. Clock Worst-Case Slack Summary
  6. Fast Forward Summary for Clock Domain altera_reserved_tck
  7. Critical Chain for Base Result
  8. Reached analysis threshold limit because of hold: No further analysis performed.
  9. Fast Forward Summary for Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip
 10. Critical Chain for Base Result
 11. Optimizations Analyzed for Fast Forward Step 1 (365 MHz)
 12. Optimizations Analyzed for Fast Forward Step 2 (405 MHz)
 13. Critical Chain at Fast Forward Limit
 14. Fast Forward Summary for Clock Domain ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk
 15. Critical Chain for Base Result
 16. Critical Chain at Fast Forward Limit
 17. Fast Forward Summary for Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow
 18. Critical Chain for Base Result
 19. Meets timing requirements: No further analysis performed.
 20. Fast Forward Summary for Clock Domain altera_int_osc_clk
 21. Critical Chain for Base Result
 22. Meets timing requirements: No further analysis performed.
 23. Fast Forward Summary for Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk
 24. Critical Chain for Base Result
 25. Meets timing requirements: No further analysis performed.
 26. Fast Forward Summary for Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk
 27. Critical Chain for Base Result
 28. Meets timing requirements: No further analysis performed.
 29. Fastforward Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the Intel FPGA Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------+
; Summary                                                            ;
+-----------------------+--------------------------------------------+
; Fast Forward Status   ; Successful - Tue Oct 28 11:12:45 2025      ;
; Quartus Prime Version ; 24.3.0 Build 212 11/18/2024 SC Pro Edition ;
; Revision Name         ; cxltyp2_ed                                 ;
; Top-level Entity Name ; cxltyp2_ed                                 ;
; Family                ; Agilex 7                                   ;
; Device                ; AGIB027R29A1E2VR3                          ;
+-----------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Settings                                                                                          ;
+-------------------------------------------------------------------------+---------+---------------+
; Option                                                                  ; Setting ; Default Value ;
+-------------------------------------------------------------------------+---------+---------------+
; Enable Hyper-Retimer Fast Forward analysis during compilation           ; On      ; Off           ;
; Enable Hyper-Retimer Fast Forward Hierarchy analysis during compilation ; On      ; On            ;
; Fast Forward Compile Maximum Additional Pipeline Stages                 ; -1      ; -1            ;
; Fast Forward Compile Asynchronous Clears                                ; Auto    ; Auto          ;
; Fast Forward Compile User Preserve Directives                           ; Auto    ; Auto          ;
; Fast Forward Compile Fully Register DSP blocks                          ; On      ; On            ;
; Fast Forward Compile Fully Register RAM blocks                          ; On      ; On            ;
; Enable Critical Chain Viewer                                            ; On      ; On            ;
+-------------------------------------------------------------------------+---------+---------------+
To turn on Fast Forward analysis during Quartus compilation, edit the setting in the HyperFlex settings menu in the Quartus GUI or set_global_assignment -name FLOW_ENABLE_HYPER_RETIMER_FAST_FORWARD ON in your QSF


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Fmax Summary                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+------------------------------+--------------------------------+----------------------------------+-----------------+
; Clock Name                                                                                                                                         ; Fmax    ; Achieved with Hyper-Retiming ; Achieved with Hyper-Pipelining ; Achieved with Hyper-Optimization ; Restricted Fmax ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+------------------------------+--------------------------------+----------------------------------+-----------------+
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip                                               ; 359 MHz ; 359 MHz                      ; 405 MHz                        ; 405 MHz                          ; 405 MHz         ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk                                  ; 345 MHz ; 345 MHz                      ; 345 MHz                        ; 345 MHz                          ; 345 MHz         ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; 195 MHz ; 195 MHz                      ; 195 MHz                        ; 195 MHz                          ; 195 MHz         ;
; altera_int_osc_clk                                                                                                                                 ; 340 MHz ; 340 MHz                      ; 340 MHz                        ; 340 MHz                          ; 340 MHz         ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk ; 181 MHz ; 181 MHz                      ; 181 MHz                        ; 181 MHz                          ; 181 MHz         ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow                                              ; 321 MHz ; 321 MHz                      ; 321 MHz                        ; 321 MHz                          ; 321 MHz         ;
; altera_reserved_tck                                                                                                                                ; 49 MHz  ; 49 MHz                       ; 49 MHz                         ; 49 MHz                           ; 49 MHz          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------+------------------------------+--------------------------------+----------------------------------+-----------------+
Fast Forward Compilation enabled: Post-place & route results are analyzed to provide step-by-step recommendations for suggested RTL changes and show the estimated performance improvement from making these changes
- Fmax/Slack: Estimated performance from retiming existing registers in the design
- Relationship: Timing relationship between launch and latch clock edge
- Achieved with Hyper-Retiming: Estimated performance from analyzing optimizations to remove restrictions that prevent registers from retiming
- Achieved with Hyper-Pipelining: Estimated performance from analyzing optimizations to add new registers to the design to pipeline paths better
- Achieved with Hyper-Optimization: Estimated performance from analyzing optimizations to further improve the design


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Worst-Case Slack Summary                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------------------------+----------------------------------+
; Clock Name                                                                                                                                         ; Slack                        ; Achieved with Hyper-Retiming ; Achieved with Hyper-Pipelining ; Achieved with Hyper-Optimization ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------------------------+----------------------------------+
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip                                               ; -0.288 (2.500 Relationship)  ; -0.288 (2.500 Relationship)  ; 0.030 (2.500 Relationship)     ; 0.030 (2.500 Relationship)       ;
; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk                                  ; 0.101 (3.000 Relationship)   ; 0.101 (3.000 Relationship)   ; 0.101 (3.000 Relationship)     ; 0.101 (3.000 Relationship)       ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ; 2.882 (8.000 Relationship)   ; 2.882 (8.000 Relationship)   ; 2.882 (8.000 Relationship)     ; 2.882 (8.000 Relationship)       ;
; altera_int_osc_clk                                                                                                                                 ; 1.063 (4.000 Relationship)   ; 1.063 (4.000 Relationship)   ; 1.063 (4.000 Relationship)     ; 1.063 (4.000 Relationship)       ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk ; 1.132 (6.666 Relationship)   ; 1.132 (6.666 Relationship)   ; 1.132 (6.666 Relationship)     ; 1.132 (6.666 Relationship)       ;
; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow                                              ; 0.887 (4.000 Relationship)   ; 0.887 (4.000 Relationship)   ; 0.887 (4.000 Relationship)     ; 0.887 (4.000 Relationship)       ;
; altera_reserved_tck                                                                                                                                ; -48.914 (0.000 Relationship) ; -48.914 (0.000 Relationship) ; -48.914 (0.000 Relationship)   ; -48.914 (0.000 Relationship)     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------------------------+----------------------------------+
Fast Forward Compilation enabled: Post-place & route results are analyzed to provide step-by-step recommendations for suggested RTL changes and show the estimated performance improvement from making these changes
- Fmax/Slack: Estimated performance from retiming existing registers in the design
- Relationship: Timing relationship between launch and latch clock edge
- Achieved with Hyper-Retiming: Estimated performance from analyzing optimizations to remove restrictions that prevent registers from retiming
- Achieved with Hyper-Pipelining: Estimated performance from analyzing optimizations to add new registers to the design to pipeline paths better
- Achieved with Hyper-Optimization: Estimated performance from analyzing optimizations to further improve the design


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Forward Summary for Clock Domain altera_reserved_tck                                                                                       ;
+--------------------+----------------------------------------------------------------------------------+----------------+---------+--------------+
; Step               ; Fast Forward Optimizations Analyzed                                              ; Estimated Fmax ; Slack   ; Relationship ;
+--------------------+----------------------------------------------------------------------------------+----------------+---------+--------------+
; Base Performance   ; None                                                                             ; 49 MHz         ; -48.914 ; 0.050        ;
; Fast Forward Limit ; Reached analysis threshold limit because of hold: No further analysis performed. ; --             ; --      ; --           ;
+--------------------+----------------------------------------------------------------------------------+----------------+---------+--------------+


Critical Chain for Base Result
===============================================================================
+--------------------------------------------------------------------+
; Critical Chain for Base Result                                     ;
+--------------------------------------------------------------------+
; Critical Chain for Base Result                                     ;
+--------------------------------------------------------------------+
; See 'Retiming Limit Details' results in Fitter Retime Stage folder ;
+--------------------------------------------------------------------+



Reached analysis threshold limit because of hold: No further analysis performed.
===============================================================================
+----------------------------------------------------------------------------------+
; Optimizations Analyzed (Cumulative)                                              ;
+----------------------------------------------------------------------------------+
; Optimizations Analyzed (Cumulative)                                              ;
+----------------------------------------------------------------------------------+
; Reached analysis threshold limit because of hold: No further analysis performed. ;
+----------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Forward Summary for Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip ;
+-----------------------------------------+---------------------------------------------------------+----------------+--------+--------------+
; Step                                    ; Fast Forward Optimizations Analyzed                     ; Estimated Fmax ; Slack  ; Relationship ;
+-----------------------------------------+---------------------------------------------------------+----------------+--------+--------------+
; Base Performance                        ; None                                                    ; 359 MHz        ; -0.288 ; 2.500        ;
; Fast Forward Step #1 (Hyper-Pipelining) ; Added up to 1 pipeline stage in 32 Paths                ; 365 MHz        ; -0.239 ; 2.500        ;
;                                         ; Changed power-up state for 1 Register to "DON'T CARE"   ;                ;        ;              ;
; Fast Forward Step #2 (Hyper-Pipelining) ; Removed user don't-touch assignments from 130 Registers ; 405 MHz        ; 0.030  ; 2.500        ;
;                                         ; Removed user preserve assignments from 130 Registers    ;                ;        ;              ;
;                                         ; Changed power-up state for 7 Registers to "DON'T CARE"  ;                ;        ;              ;
; Fast Forward Limit                      ; Performance Limited by: Retiming Dependency Loop        ; --             ; --     ; --           ;
+-----------------------------------------+---------------------------------------------------------+----------------+--------+--------------+


Critical Chain for Base Result
===============================================================================
+--------------------------------------------------------------------+
; Critical Chain for Base Result                                     ;
+--------------------------------------------------------------------+
; Critical Chain for Base Result                                     ;
+--------------------------------------------------------------------+
; See 'Retiming Limit Details' results in Fitter Retime Stage folder ;
+--------------------------------------------------------------------+



Optimizations Analyzed for Fast Forward Step 1 (365 MHz)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimizations Analyzed (Cumulative)                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimizations Analyzed (Cumulative)                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Added up to 1 pipeline stage in 32 Paths for Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip                                                                                                                                                                          ;
;  Added up to 1 pipeline stage in 32 Paths from Clock Domain 'intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk' to Clock Domain 'intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip' ;
;   Added up to 1 pipeline stage in 32 Paths from Entity custom_csr_top to Entity ofw_buf_afu                                                                                                                                                                                                                                             ;
;    Added up to 1 pipeline stage in 32 Paths from Instance ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst to Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst                                                                                                                        ;
;     Added up to 1 pipeline stage along these paths BEFORE the destinations                                                                                                                                                                                                                                                              ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                      ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                      ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                      ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                      ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                      ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                      ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                      ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                      ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                      ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                      ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                                ;
; Changed power-up state for 1 Register to "DON'T CARE" (1 Domain)                                                                                                                                                                                                                                                                        ;
;  Changed power-up state for 1 Register to "DON'T CARE" in Clock Domain 'intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip' (1 Entity)                                                                                                                                                ;
;   Changed power-up state for 1 Register to "DON'T CARE" in Entity ofw_buf_afu (1 Instance)                                                                                                                                                                                                                                              ;
;    Changed power-up state for 1 Register to "DON'T CARE" in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst                                                                                                                                                                                   ;
;     Changed power-up state for ed_top_wrapper_typ2_inst|MC_CHANNEL_INST.mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WRESP to "DON'T CARE"                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Optimizations Analyzed for Fast Forward Step 2 (405 MHz)
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimizations Analyzed (for Fast Forward Step #2)                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimizations Analyzed (for Fast Forward Step #2)                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed user don't-touch assignments from 130 Registers (1 Domain)                                                                                                                                                                ;
;  Removed user don't-touch assignments from 130 Registers in Clock Domain 'intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip' (1 Entity)                                        ;
;   Removed user don't-touch assignments from 130 Registers in Entity altera_std_synchronizer_nocut (65 Instances)                                                                                                                  ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_awuser|bus_synchronizer_generate_block[3].bus_synchronizer_inst        ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_awuser|bus_synchronizer_generate_block[3].bus_synchronizer_inst|dreg (2 signals)          ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[60].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[60].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[59].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[59].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[48].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[48].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[47].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[47].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[49].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[49].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[38].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[38].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[37].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[37].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[62].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[62].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[61].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[61].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[50].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[50].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[28].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[28].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[27].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[27].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[39].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[39].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[40].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[40].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[51].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[51].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[29].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[29].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[18].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[18].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[17].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[17].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[63].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[63].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[52].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[52].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[19].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[19].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[8].bus_synchronizer_inst  ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[8].bus_synchronizer_inst|dreg (2 signals)    ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[7].bus_synchronizer_inst  ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[7].bus_synchronizer_inst|dreg (2 signals)    ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[30].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[30].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[41].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[41].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[54].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[54].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[53].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[53].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[42].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[42].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[31].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[31].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[20].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[20].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[10].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[10].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[9].bus_synchronizer_inst  ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[9].bus_synchronizer_inst|dreg (2 signals)    ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[43].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[43].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[32].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[32].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[22].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[22].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[21].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[21].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[55].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[55].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[56].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[56].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[44].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[44].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[33].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[33].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[11].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[11].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[12].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[12].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[23].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[23].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[45].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[45].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[24].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[24].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[14].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[14].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[13].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[13].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[34].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[34].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[58].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[58].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[57].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[57].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[46].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[46].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[6].bus_synchronizer_inst  ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[6].bus_synchronizer_inst|dreg (2 signals)    ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[0].bus_synchronizer_inst  ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[0].bus_synchronizer_inst|dreg (2 signals)    ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[1].bus_synchronizer_inst  ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[1].bus_synchronizer_inst|dreg (2 signals)    ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[2].bus_synchronizer_inst  ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[2].bus_synchronizer_inst|dreg (2 signals)    ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[3].bus_synchronizer_inst  ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[3].bus_synchronizer_inst|dreg (2 signals)    ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[5].bus_synchronizer_inst  ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[5].bus_synchronizer_inst|dreg (2 signals)    ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[4].bus_synchronizer_inst  ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[4].bus_synchronizer_inst|dreg (2 signals)    ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[15].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[15].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[16].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[16].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[25].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[25].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[26].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[26].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[35].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[35].bus_synchronizer_inst|dreg (2 signals)   ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[36].bus_synchronizer_inst ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[36].bus_synchronizer_inst|dreg (2 signals)   ;
; Removed user preserve assignments from 130 Registers (1 Domain)                                                                                                                                                                   ;
;  Removed user preserve assignments from 130 Registers in Clock Domain 'intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip' (1 Entity)                                           ;
;   Removed user preserve assignments from 130 Registers in Entity altera_std_synchronizer_nocut (65 Instances)                                                                                                                     ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_awuser|bus_synchronizer_generate_block[3].bus_synchronizer_inst           ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_awuser|bus_synchronizer_generate_block[3].bus_synchronizer_inst|dreg (2 signals)             ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[60].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[60].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[59].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[59].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[48].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[48].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[47].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[47].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[49].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[49].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[38].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[38].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[37].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[37].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[62].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[62].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[61].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[61].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[50].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[50].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[28].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[28].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[27].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[27].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[39].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[39].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[40].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[40].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[51].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[51].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[29].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[29].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[18].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[18].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[17].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[17].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[63].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[63].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[52].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[52].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[19].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[19].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[8].bus_synchronizer_inst     ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[8].bus_synchronizer_inst|dreg (2 signals)       ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[7].bus_synchronizer_inst     ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[7].bus_synchronizer_inst|dreg (2 signals)       ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[30].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[30].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[41].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[41].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[54].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[54].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[53].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[53].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[42].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[42].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[31].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[31].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[20].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[20].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[10].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[10].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[9].bus_synchronizer_inst     ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[9].bus_synchronizer_inst|dreg (2 signals)       ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[43].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[43].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[32].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[32].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[22].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[22].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[21].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[21].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[55].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[55].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[56].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[56].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[44].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[44].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[33].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[33].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[11].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[11].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[12].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[12].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[23].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[23].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[45].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[45].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[24].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[24].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[14].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[14].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[13].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[13].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[34].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[34].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[58].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[58].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[57].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[57].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[46].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[46].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[6].bus_synchronizer_inst     ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[6].bus_synchronizer_inst|dreg (2 signals)       ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[0].bus_synchronizer_inst     ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[0].bus_synchronizer_inst|dreg (2 signals)       ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[1].bus_synchronizer_inst     ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[1].bus_synchronizer_inst|dreg (2 signals)       ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[2].bus_synchronizer_inst     ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[2].bus_synchronizer_inst|dreg (2 signals)       ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[3].bus_synchronizer_inst     ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[3].bus_synchronizer_inst|dreg (2 signals)       ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[5].bus_synchronizer_inst     ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[5].bus_synchronizer_inst|dreg (2 signals)       ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[4].bus_synchronizer_inst     ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[4].bus_synchronizer_inst|dreg (2 signals)       ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[15].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[15].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[16].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[16].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[25].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[25].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[26].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[26].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[35].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[35].bus_synchronizer_inst|dreg (2 signals)      ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[36].bus_synchronizer_inst    ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[36].bus_synchronizer_inst|dreg (2 signals)      ;
; Changed power-up state for 7 Registers to "DON'T CARE" (1 Domain)                                                                                                                                                                 ;
;  Changed power-up state for 7 Registers to "DON'T CARE" in Clock Domain 'intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip' (2 Entities)                                       ;
;   Changed power-up state for 4 Registers to "DON'T CARE" in Entity axi2cci_shim (1 Instance)                                                                                                                                      ;
;    Changed power-up state for 4 Registers to "DON'T CARE" in Instance intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1                                ;
;     Changed power-up state for bus intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.req_type (4 signals) to "DON'T CARE"              ;
;   Changed power-up state for 3 Registers to "DON'T CARE" in Entity ofw_buf_afu (1 Instance)                                                                                                                                       ;
;    Changed power-up state for 3 Registers to "DON'T CARE" in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst                                                                            ;
;     Changed power-up state for ed_top_wrapper_typ2_inst|MC_CHANNEL_INST.mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR to "DON'T CARE"                                                                                        ;
;     Changed power-up state for ed_top_wrapper_typ2_inst|MC_CHANNEL_INST.mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~DUPLICATE to "DON'T CARE"                                                                              ;
;     Changed power-up state for ed_top_wrapper_typ2_inst|MC_CHANNEL_INST.mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WDATA to "DON'T CARE"                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Critical Chain at Fast Forward Limit
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimizations Analyzed (Cumulative)                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimizations Analyzed (Cumulative)                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed user don't-touch assignments from 130 Registers (1 Domain)                                                                                                                                                                                                                                                                      ;
;  Removed user don't-touch assignments from 130 Registers in Clock Domain 'intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip' (1 Entity)                                                                                                                                              ;
;   Removed user don't-touch assignments from 130 Registers in Entity altera_std_synchronizer_nocut (65 Instances)                                                                                                                                                                                                                        ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_awuser|bus_synchronizer_generate_block[3].bus_synchronizer_inst                                                                                                              ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_awuser|bus_synchronizer_generate_block[3].bus_synchronizer_inst|dreg (2 signals)                                                                                                                ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[60].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[60].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[59].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[59].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[48].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[48].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[47].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[47].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[49].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[49].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[38].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[38].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[37].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[37].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[62].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[62].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[61].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[61].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[50].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[50].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[28].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[28].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[27].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[27].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[39].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[39].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[40].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[40].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[51].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[51].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[29].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[29].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[18].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[18].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[17].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[17].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[63].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[63].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[52].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[52].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[19].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[19].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[8].bus_synchronizer_inst                                                                                                        ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[8].bus_synchronizer_inst|dreg (2 signals)                                                                                                          ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[7].bus_synchronizer_inst                                                                                                        ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[7].bus_synchronizer_inst|dreg (2 signals)                                                                                                          ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[30].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[30].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[41].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[41].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[54].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[54].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[53].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[53].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[42].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[42].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[31].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[31].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[20].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[20].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[10].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[10].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[9].bus_synchronizer_inst                                                                                                        ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[9].bus_synchronizer_inst|dreg (2 signals)                                                                                                          ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[43].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[43].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[32].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[32].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[22].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[22].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[21].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[21].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[55].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[55].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[56].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[56].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[44].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[44].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[33].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[33].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[11].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[11].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[12].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[12].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[23].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[23].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[45].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[45].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[24].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[24].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[14].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[14].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[13].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[13].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[34].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[34].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[58].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[58].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[57].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[57].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[46].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[46].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[6].bus_synchronizer_inst                                                                                                        ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[6].bus_synchronizer_inst|dreg (2 signals)                                                                                                          ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[0].bus_synchronizer_inst                                                                                                        ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[0].bus_synchronizer_inst|dreg (2 signals)                                                                                                          ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[1].bus_synchronizer_inst                                                                                                        ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[1].bus_synchronizer_inst|dreg (2 signals)                                                                                                          ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[2].bus_synchronizer_inst                                                                                                        ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[2].bus_synchronizer_inst|dreg (2 signals)                                                                                                          ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[3].bus_synchronizer_inst                                                                                                        ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[3].bus_synchronizer_inst|dreg (2 signals)                                                                                                          ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[5].bus_synchronizer_inst                                                                                                        ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[5].bus_synchronizer_inst|dreg (2 signals)                                                                                                          ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[4].bus_synchronizer_inst                                                                                                        ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[4].bus_synchronizer_inst|dreg (2 signals)                                                                                                          ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[15].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[15].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[16].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[16].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[25].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[25].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[26].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[26].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[35].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[35].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
;    Removed user don't-touch assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[36].bus_synchronizer_inst                                                                                                       ;
;     Removed user don't-touch assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[36].bus_synchronizer_inst|dreg (2 signals)                                                                                                         ;
; Removed user preserve assignments from 130 Registers (1 Domain)                                                                                                                                                                                                                                                                         ;
;  Removed user preserve assignments from 130 Registers in Clock Domain 'intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip' (1 Entity)                                                                                                                                                 ;
;   Removed user preserve assignments from 130 Registers in Entity altera_std_synchronizer_nocut (65 Instances)                                                                                                                                                                                                                           ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_awuser|bus_synchronizer_generate_block[3].bus_synchronizer_inst                                                                                                                 ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_awuser|bus_synchronizer_generate_block[3].bus_synchronizer_inst|dreg (2 signals)                                                                                                                   ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[60].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[60].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[59].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[59].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[48].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[48].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[47].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[47].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[49].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[49].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[38].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[38].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[37].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[37].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[62].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[62].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[61].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[61].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[50].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[50].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[28].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[28].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[27].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[27].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[39].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[39].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[40].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[40].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[51].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[51].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[29].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[29].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[18].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[18].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[17].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[17].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[63].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[63].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[52].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[52].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[19].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[19].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[8].bus_synchronizer_inst                                                                                                           ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[8].bus_synchronizer_inst|dreg (2 signals)                                                                                                             ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[7].bus_synchronizer_inst                                                                                                           ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[7].bus_synchronizer_inst|dreg (2 signals)                                                                                                             ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[30].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[30].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[41].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[41].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[54].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[54].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[53].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[53].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[42].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[42].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[31].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[31].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[20].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[20].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[10].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[10].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[9].bus_synchronizer_inst                                                                                                           ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[9].bus_synchronizer_inst|dreg (2 signals)                                                                                                             ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[43].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[43].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[32].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[32].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[22].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[22].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[21].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[21].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[55].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[55].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[56].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[56].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[44].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[44].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[33].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[33].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[11].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[11].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[12].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[12].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[23].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[23].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[45].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[45].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[24].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[24].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[14].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[14].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[13].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[13].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[34].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[34].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[58].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[58].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[57].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[57].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[46].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[46].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[6].bus_synchronizer_inst                                                                                                           ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[6].bus_synchronizer_inst|dreg (2 signals)                                                                                                             ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[0].bus_synchronizer_inst                                                                                                           ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[0].bus_synchronizer_inst|dreg (2 signals)                                                                                                             ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[1].bus_synchronizer_inst                                                                                                           ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[1].bus_synchronizer_inst|dreg (2 signals)                                                                                                             ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[2].bus_synchronizer_inst                                                                                                           ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[2].bus_synchronizer_inst|dreg (2 signals)                                                                                                             ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[3].bus_synchronizer_inst                                                                                                           ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[3].bus_synchronizer_inst|dreg (2 signals)                                                                                                             ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[5].bus_synchronizer_inst                                                                                                           ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[5].bus_synchronizer_inst|dreg (2 signals)                                                                                                             ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[4].bus_synchronizer_inst                                                                                                           ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[4].bus_synchronizer_inst|dreg (2 signals)                                                                                                             ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[15].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[15].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[16].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[16].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[25].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[25].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[26].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[26].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[35].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[35].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
;    Removed user preserve assignments from 2 Registers in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[36].bus_synchronizer_inst                                                                                                          ;
;     Removed user preserve assignments from bus ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[36].bus_synchronizer_inst|dreg (2 signals)                                                                                                            ;
; Added up to 1 pipeline stage in 32 Paths for Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip                                                                                                                                                                          ;
;  Added up to 1 pipeline stage in 32 Paths from Clock Domain 'intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk' to Clock Domain 'intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip' ;
;   Added up to 1 pipeline stage in 32 Paths from Entity custom_csr_top to Entity ofw_buf_afu                                                                                                                                                                                                                                             ;
;    Added up to 1 pipeline stage in 32 Paths from Instance ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst to Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst                                                                                                                        ;
;     Added up to 1 pipeline stage along these paths BEFORE the destinations                                                                                                                                                                                                                                                              ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                      ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                      ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                      ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                      ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                      ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                      ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                      ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                      ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                      ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                      ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][15]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                     ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                               ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6]                                                                                                                                                 ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19]                                                                                                                                                ;
;      from ed_top_wrapper_typ2_inst|csr_top_inst|custom_csr_top_inst|data[24][9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12]                                                                                                                                                ;
; Changed power-up state for 8 Registers to "DON'T CARE" (1 Domain)                                                                                                                                                                                                                                                                       ;
;  Changed power-up state for 8 Registers to "DON'T CARE" in Clock Domain 'intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip' (2 Entities)                                                                                                                                             ;
;   Changed power-up state for 4 Registers to "DON'T CARE" in Entity axi2cci_shim (1 Instance)                                                                                                                                                                                                                                            ;
;    Changed power-up state for 4 Registers to "DON'T CARE" in Instance intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1                                                                                                                                      ;
;     Changed power-up state for bus intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.req_type (4 signals) to "DON'T CARE"                                                                                                                    ;
;   Changed power-up state for 4 Registers to "DON'T CARE" in Entity ofw_buf_afu (1 Instance)                                                                                                                                                                                                                                             ;
;    Changed power-up state for 4 Registers to "DON'T CARE" in Instance ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst                                                                                                                                                                                  ;
;     Changed power-up state for ed_top_wrapper_typ2_inst|MC_CHANNEL_INST.mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR to "DON'T CARE"                                                                                                                                                                                              ;
;     Changed power-up state for ed_top_wrapper_typ2_inst|MC_CHANNEL_INST.mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~DUPLICATE to "DON'T CARE"                                                                                                                                                                                    ;
;     Changed power-up state for ed_top_wrapper_typ2_inst|MC_CHANNEL_INST.mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WDATA to "DON'T CARE"                                                                                                                                                                                              ;
;     Changed power-up state for ed_top_wrapper_typ2_inst|MC_CHANNEL_INST.mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WRESP to "DON'T CARE"                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendation                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; The critical chain is limited by: Retiming Dependency Loop                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                      ;
; 1) Make RTL design changes as described in the 'Optimizations Analyzed (Cumulative)' table                                                                                                                                                                                                                           ;
;    User preserve assignments in your design may restrict retiming optimization.                                                                                                                                                                                                                                      ;
;    Consider using synthesis attribute 'preserve_syn_only' which will preserve nodes in synthesis, but allow Fitter optimizations such as register retiming                                                                                                                                                           ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/preserving-registers-during-synthesis.html'>Synthesis Attributes</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information.                                                 ;
; 2) The critical chain has some retiming dependencies that restrict retiming.                                                                                                                                                                                                                                         ;
;    Reduce the delay of 'Long Paths' in the chain                                                                                                                                                                                                                                                                     ;
;   or insert more pipeline stages for 'Long Paths' in the chain.                                                                                                                                                                                                                                                      ;
;   See the 'Critical Chain Details' table for more information                                                                                                                                                                                                                                                        ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/loops.html'>Loops</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information.                                                                                                ;
;                                                                                                                                                                                                                                                                                                                      ;
; Retiming Restriction: Required Register                                                                                                                                                                                                                                                                              ;
;  A register must be at this location because it is the source/destination of an asynchronous transfer                                                                                                                                                                                                                ;
;  (from an input PIN to a register, or from a register to an output PIN, or a transfer between asynchronous clock domains)                                                                                                                                                                                            ;
;   ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                                                                                                                                ;
;   Add additional pipeline stages on these paths:                                                                                                                                                                                                                                                                     ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe3|dffe4a[2]                  ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[0].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]  ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[10].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[11].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[12].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[13].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[14].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[15].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[16].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[17].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[18].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[19].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[1].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]  ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[20].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[21].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[22].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[23].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[24].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[25].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[26].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[27].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[28].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[29].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[2].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]  ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[30].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[31].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[32].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[33].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[34].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[35].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[36].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[37].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[38].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[39].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[3].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]  ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[40].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[41].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[42].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[43].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[44].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[45].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[46].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[47].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[48].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[49].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[4].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]  ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[50].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[51].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[52].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[53].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[54].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[55].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[56].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[57].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[58].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[59].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[5].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]  ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[60].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[61].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[62].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[63].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2] ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[6].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]  ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[7].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]  ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[8].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]  ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[9].bus_synchronizer_inst|dreg[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]  ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[0]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                           ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[15] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[1]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                           ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[21]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                          ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[27]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                          ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                     ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[32] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[33] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[33]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                          ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[34] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[35] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[36] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[37] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[37]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                          ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[38] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[39] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                     ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[3]~RTM to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                 ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[40] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[41] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[42] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[42]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                          ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[43] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[44] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[45] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[45]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                          ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[46] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[47] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[48] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[48]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                          ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[49] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[4]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                           ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[50] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[51] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[52] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[53] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[54] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[55] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[56] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[57] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[58] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[59] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                     ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[60] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[61] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[62] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[63] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                    ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                     ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                     ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                           ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                     ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                     ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[9]~DUPLICATE to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                           ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[0] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                 ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[10] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[11] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[12] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[13] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[14] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[15] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[16] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[17] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[18] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[19] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[1] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                 ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[20] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[21] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[22] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[23] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[24] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[25] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[26] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[27] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[28] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[29] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[2] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                 ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[30] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[31] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[3] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                 ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[4] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                 ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[5] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                 ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[6] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                 ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[7] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                 ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[8] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                 ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_tail_ptr[9] to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                 ;
;     from ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WRESP to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                       ;
;     from intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|axi_b.bvalid to ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                            ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/hyper-pipelining-add-pipeline-registers.html'>Hyper-Pipelining</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information.                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                                                                                                                                                                                     ;
+--------------------------+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Info                ; Register                ; Register ID ; Element                                                                                                                                                                                                                 ;
+--------------------------+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Long Path (Critical)     ; REG (required)          ; #1          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                                     ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]|q                                                                                   ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]~LAB_RE_X186_Y290_N0_I94                                                             ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]~R4_X183_Y290_N0_I11                                                                 ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]~R0_X182_Y290_N0_I13                                                                 ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]~R0_X182_Y290_N0_I66                                                                 ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]~LOCAL_INTERCONNECT_X182_Y290_N0_I72                                                 ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]~BLOCK_INPUT_MUX_PASSTHROUGH_X182_Y290_N0_I79                                        ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]~LAB_RE_X182_Y290_N0_I73                                                             ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdempty_eq_comp|rtl~9|datad                                                                    ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdempty_eq_comp|rtl~9|combout                                                                  ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdempty_eq_comp|rtl~9~cw_ml_mlab/laboutb[16]                                                   ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdempty_eq_comp|rtl~9~_LAB_RE_X182_Y290_N0_I125                                                ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdempty_eq_comp|rtl~9~_R2_X181_Y290_N0_I18                                                     ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdempty_eq_comp|rtl~9~_LOCAL_INTERCONNECT_X180_Y290_N0_I79                                     ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdempty_eq_comp|rtl~9~_BLOCK_INPUT_MUX_PASSTHROUGH_X180_Y290_N0_I40                            ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdempty_eq_comp|rtl~9~_LAB_RE_X180_Y290_N0_I42                                                 ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_q_rd_allowed~0|datac                                                                                                               ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_q_rd_allowed~0|combout                                                                                                             ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_q_rd_allowed~0~cw_ml_mlab/lab_lut6outb[0]                                                                                          ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_q_rd_allowed~0~_LAB_RE_X180_Y290_N0_I144                                                                                           ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_q_rd_allowed~0~_C1_X180_Y290_N0_I18                                                                                                ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_q_rd_allowed~0~_C1_X180_Y291_N0_I18                                                                                                ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_q_rd_allowed~0~_R1_X180_Y292_N0_I18                                                                                                ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_q_rd_allowed~0~_C4_X179_Y288_N0_I19                                                                                                ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_q_rd_allowed~0~_C4_X179_Y284_N0_I19                                                                                                ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_q_rd_allowed~0~_LOCAL_INTERCONNECT_X179_Y284_N0_I30                                                                                ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_q_rd_allowed~0~_BLOCK_INPUT_MUX_PASSTHROUGH_X179_Y284_N0_I29                                                                       ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_q_rd_allowed~0~_LAB_RE_X179_Y284_N0_I28                                                                                            ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state~7xsyn_12|datab                                                                                                                   ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state~7xsyn_12|combout                                                                                                                 ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR|d                                                                                                                        ;
; Long Path (Critical)     ; Bypassed ALM Register   ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~.comb                                                                                                                    ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR|q                                                                                                                        ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~LAB_RE_X179_Y284_N0_I102                                                                                                 ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~C4_X179_Y280_N0_I15                                                                                                      ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~R4_X176_Y280_N0_I13                                                                                                      ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~C1_X175_Y279_N0_I15                                                                                                      ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~R6_X170_Y279_N0_I7                                                                                                       ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~R0_X169_Y279_N0_I21                                                                                                      ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~R0_X169_Y279_N0_I40                                                                                                      ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~LOCAL_INTERCONNECT_X169_Y279_N0_I9                                                                                       ;
; Long Path (Critical)     ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~BLOCK_INPUT_MUX_PASSTHROUGH_X169_Y279_N0_I9                                                                              ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~LAB_RE_X169_Y279_N0_I13                                                                                                  ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0|datac                                                                                                                           ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0|combout                                                                                                                         ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0~_LAB_RE_X169_Y279_N0_I95                                                                                                        ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0~_R1_X170_Y279_N0_I5                                                                                                             ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0~_C1_X170_Y278_N0_I5                                                                                                             ;
; Long Path (Critical)     ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0_R6_X171_Y278_N0_I2_dff|d                                                                                                        ;
; Long Path (Critical)     ; Hyper-Register          ; #2          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0_R6_X171_Y278_N0_I2_dff                                                                                                          ;
; ------------------------ ; ----------------------- ; ----------- ; ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- ;
; Extend to locatable node ; Hyper-Register          ; #3          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[30].bus_synchronizer_inst|dreg[1]~_Duplicate_3                                       ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[30].bus_synchronizer_inst|dreg[1]~_Duplicate_3|q                                     ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[30].bus_synchronizer_inst|dreg[1]~BLOCK_INPUT_MUX_PASSTHROUGH_X179_Y284_N0_I20       ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[30].bus_synchronizer_inst|dreg[1]~LAB_RE_X179_Y284_N0_I19                            ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~8xsyn_63|dataa                                                                                                                    ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~8xsyn_63|combout                                                                                                                  ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~8xsyn_63~_LAB_RE_X179_Y284_N0_I136                                                                                                ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~8xsyn_63~_LOCAL_INTERCONNECT_X179_Y284_N0_I19                                                                                     ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~8xsyn_63~_BLOCK_INPUT_MUX_PASSTHROUGH_X179_Y284_N0_I67                                                                            ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~8xsyn_63~_LAB_RE_X179_Y284_N0_I71                                                                                                 ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_69|dataf                                                                                                                   ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_69|combout                                                                                                                 ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_69~_LAB_RE_X179_Y284_N0_I123                                                                                               ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_69~_LOCAL_INTERCONNECT_X179_Y284_N0_I71                                                                                    ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_69~_BLOCK_INPUT_MUX_PASSTHROUGH_X179_Y284_N0_I24                                                                           ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_69~_LAB_RE_X179_Y284_N0_I26                                                                                                ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state~7xsyn_12|datac                                                                                                                   ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state~7xsyn_12|combout                                                                                                                 ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR|d                                                                                                                        ;
; Extend to locatable node ; Bypassed ALM Register   ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~.comb                                                                                                                    ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR|q                                                                                                                        ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~LAB_RE_X179_Y284_N0_I102                                                                                                 ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~C4_X179_Y280_N0_I15                                                                                                      ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~R4_X176_Y280_N0_I13                                                                                                      ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~C1_X175_Y279_N0_I15                                                                                                      ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~R6_X170_Y279_N0_I7                                                                                                       ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~R0_X169_Y279_N0_I21                                                                                                      ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~R0_X169_Y279_N0_I40                                                                                                      ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~LOCAL_INTERCONNECT_X169_Y279_N0_I9                                                                                       ;
; Retiming Dependency      ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~BLOCK_INPUT_MUX_PASSTHROUGH_X169_Y279_N0_I9                                                                              ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~LAB_RE_X169_Y279_N0_I13                                                                                                  ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0|datac                                                                                                                           ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0|combout                                                                                                                         ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0~_LAB_RE_X169_Y279_N0_I95                                                                                                        ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0~_R1_X170_Y279_N0_I5                                                                                                             ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0~_C1_X170_Y278_N0_I5                                                                                                             ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0_R6_X171_Y278_N0_I2_dff|d                                                                                                        ;
; Retiming Dependency      ; Hyper-Register          ; #2          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0_R6_X171_Y278_N0_I2_dff                                                                                                          ;
; ------------------------ ; ----------------------- ; ----------- ; ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- ;
; Extend to locatable node ; Hyper-Register          ; #3          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[30].bus_synchronizer_inst|dreg[1]~_Duplicate_3                                       ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[30].bus_synchronizer_inst|dreg[1]~_Duplicate_3|q                                     ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[30].bus_synchronizer_inst|dreg[1]~BLOCK_INPUT_MUX_PASSTHROUGH_X179_Y284_N0_I20       ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[30].bus_synchronizer_inst|dreg[1]~LAB_RE_X179_Y284_N0_I19                            ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~8xsyn_63|dataa                                                                                                                    ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~8xsyn_63|combout                                                                                                                  ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~8xsyn_63~_LAB_RE_X179_Y284_N0_I136                                                                                                ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~8xsyn_63~_LOCAL_INTERCONNECT_X179_Y284_N0_I19                                                                                     ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~8xsyn_63~_BLOCK_INPUT_MUX_PASSTHROUGH_X179_Y284_N0_I67                                                                            ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~8xsyn_63~_LAB_RE_X179_Y284_N0_I71                                                                                                 ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_69|dataf                                                                                                                   ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_69|combout                                                                                                                 ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_69~_LAB_RE_X179_Y284_N0_I123                                                                                               ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_69~_LOCAL_INTERCONNECT_X179_Y284_N0_I71                                                                                    ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_69~_BLOCK_INPUT_MUX_PASSTHROUGH_X179_Y284_N0_I24                                                                           ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_69~_LAB_RE_X179_Y284_N0_I26                                                                                                ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state~7xsyn_12|datac                                                                                                                   ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state~7xsyn_12|combout                                                                                                                 ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR|d                                                                                                                        ;
; Extend to locatable node ; Bypassed ALM Register   ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~.comb                                                                                                                    ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR|q                                                                                                                        ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~LAB_RE_X179_Y284_N0_I102                                                                                                 ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~C4_X179_Y280_N0_I15                                                                                                      ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~R4_X176_Y280_N0_I13                                                                                                      ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~C1_X175_Y279_N0_I15                                                                                                      ;
; Extend to locatable node ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~R6_X170_Y279_N0_I7                                                                                                       ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~R0_X169_Y279_N0_I21                                                                                                      ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~R0_X169_Y279_N0_I40                                                                                                      ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~LOCAL_INTERCONNECT_X169_Y279_N0_I9                                                                                       ;
; Long Path                ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~BLOCK_INPUT_MUX_PASSTHROUGH_X169_Y279_N0_I9                                                                              ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|state.S_WADDR~LAB_RE_X169_Y279_N0_I13                                                                                                  ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0|datac                                                                                                                           ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0|combout                                                                                                                         ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0~_LAB_RE_X169_Y279_N0_I95                                                                                                        ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0~_R0_X169_Y279_N0_I11                                                                                                            ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0_R12_X158_Y279_N0_I2_dff|d                                                                                                       ;
; Long Path                ; Hyper-Register          ; #4          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0_R12_X158_Y279_N0_I2_dff                                                                                                         ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0_R12_X158_Y279_N0_I2_dff|q                                                                                                       ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0~_R12_X158_Y279_N0_I2                                                                                                            ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0~_R0_X157_Y279_N0_I25                                                                                                            ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0~_R0_X157_Y279_N0_I43                                                                                                            ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0~_R2_X156_Y279_N0_I2                                                                                                             ;
; Long Path                ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0~_C4_X155_Y275_N0_I5                                                                                                             ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0~_R1_X155_Y275_N0_I6                                                                                                             ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0~_LOCAL_INTERCONNECT_X154_Y275_N0_I18                                                                                            ;
; Long Path                ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0~_BLOCK_INPUT_MUX_PASSTHROUGH_X154_Y275_N0_I77                                                                                   ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i838~0~_LAB_RE_X154_Y275_N0_I76                                                                                                        ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|i3948~0|datab                                                                              ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|i3948~0|combout                                                                            ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|i3948~0~_LAB_RE_X154_Y275_N0_I148                                                          ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|i3948~0~_LOCAL_INTERCONNECT_X154_Y275_N0_I76                                               ;
; Long Path                ; Bypassed Hyper-Register ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|i3948~0~_BLOCK_INPUT_MUX_PASSTHROUGH_X154_Y275_N0_I46                                      ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|i3948~0~_LAB_RE_X154_Y275_N0_I46                                                           ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|i3948~1|datad                                                                              ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|i3948~1|combout                                                                            ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|awready~DUPLICATE|d                                                                        ;
; Long Path                ; Bypassed ALM Register   ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|awready~DUPLICATE~.comb                                                                    ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|awready~DUPLICATE|q                                                                        ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|awready~DUPLICATE~_LAB_RE_X154_Y275_N0_I111                                                ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|awready~DUPLICATE~_R1_X155_Y275_N0_I21                                                     ;
; Long Path                ; Bypassed Hyper-Register ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|awready~DUPLICATE~_R6_X156_Y275_N0_I10                                                     ;
; Long Path                ; Bypassed Hyper-Register ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|awready~DUPLICATE~_R6_X162_Y275_N0_I10                                                     ;
; Long Path                ; Bypassed Hyper-Register ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|awready~DUPLICATE~_C4_X167_Y275_N0_I22                                                     ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|awready~DUPLICATE~_R2_X168_Y279_N0_I11                                                     ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|awready~DUPLICATE~_LOCAL_INTERCONNECT_X169_Y279_N0_I43                                     ;
; Long Path                ; Bypassed Hyper-Register ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|awready~DUPLICATE~_BLOCK_INPUT_MUX_PASSTHROUGH_X169_Y279_N0_I19                            ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|awready~DUPLICATE~_LAB_RE_X169_Y279_N0_I23                                                 ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.atomic_attr.awatop[5]~0|dataf                                              ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.atomic_attr.awatop[5]~0|combout                                            ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.atomic_attr.awatop[5]~0~_LAB_RE_X169_Y279_N0_I136                          ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.atomic_attr.awatop[5]~0~_C1_X169_Y278_N0_I9                                ;
; Long Path                ; Bypassed Hyper-Register ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.atomic_attr.awatop[5]~0~_R4_X170_Y278_N0_I12                               ;
; Long Path                ; Bypassed Hyper-Register ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.atomic_attr.awatop[5]~0~_C4_X173_Y278_N0_I8                                ;
; Long Path                ; Bypassed Hyper-Register ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.atomic_attr.awatop[5]~0~_R6_X174_Y282_N0_I4                                ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.atomic_attr.awatop[5]~0~_C1_X179_Y282_N0_I8                                ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.atomic_attr.awatop[5]~0~_R1_X179_Y283_N0_I8                                ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.atomic_attr.awatop[5]~0~_R0_X178_Y283_N0_I14                               ;
; Long Path                ; Bypassed Hyper-Register ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.atomic_attr.awatop[5]~0~_R4_X179_Y283_N0_I14                               ;
; Long Path                ; Bypassed Hyper-Register ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.atomic_attr.awatop[5]~0~_C4_X182_Y283_N0_I16                               ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.atomic_attr.awatop[5]~0~_R2_X181_Y287_N0_I8                                ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.atomic_attr.awatop[5]~0~_LOCAL_INTERCONNECT_X180_Y287_N0_I36               ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.atomic_attr.awatop[5]~0~_BLOCK_INPUT_MUX_PASSTHROUGH_X180_Y287_N0_I82      ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.atomic_attr.awatop[5]~0~_LAB_RE_X180_Y287_N0_I80                           ;
; Long Path                ; Bypassed Hyper-Register ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.address[17]~xbothalf/xale4/xcw_ml_le_regctrl/xcw_la_le_regctrl_reg/nce_out ;
; Long Path                ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.address[24]|ena                                                            ;
; Long Path                ; ALM Register            ; #5          ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.address[24]                                                                ;
; ------------------------ ; ----------------------- ; ----------- ; ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- ;
; Extend to locatable node ; Hyper-Register          ; #6          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[7].bus_synchronizer_inst|dreg[1]~_Duplicate                                          ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[7].bus_synchronizer_inst|dreg[1]~_Duplicate|q                                        ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[7].bus_synchronizer_inst|dreg[1]~BLOCK_INPUT_MUX_PASSTHROUGH_X182_Y287_N0_I12        ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[7].bus_synchronizer_inst|dreg[1]~LAB_RE_X182_Y287_N0_I11                             ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]|d                                                                                                                      ;
; Extend to locatable node ; Bypassed ALM Register   ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]~.comb                                                                                                                  ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]|q                                                                                                                      ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]~LAB_RE_X182_Y287_N0_I93                                                                                                ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]~R2_X181_Y287_N0_I2                                                                                                     ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]~R0_X180_Y287_N0_I9                                                                                                     ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]~R0_X180_Y287_N0_I61                                                                                                    ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]~R0_X180_Y287_N0_I27                                                                                                    ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]~LOCAL_INTERCONNECT_X180_Y287_N0_I15                                                                                    ;
; Retiming Dependency      ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]~BLOCK_INPUT_MUX_PASSTHROUGH_X180_Y287_N0_I5                                                                            ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]~LAB_RE_X180_Y287_N0_I4                                                                                                 ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~96|datab                                                                                                                         ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~241|cout                                                                                                                         ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~246|cin                                                                                                                          ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~56|cout                                                                                                                          ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~61|cin                                                                                                                           ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~101|cout                                                                                                                         ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~131|cin                                                                                                                          ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~146|cout                                                                                                                         ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~151|cin                                                                                                                          ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~186|cout                                                                                                                         ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~211|cin                                                                                                                          ;
; Retiming Dependency      ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~211|sumout                                                                                                                       ;
; Retiming Dependency      ;                         ;             ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.address[24]|d                                                              ;
; Retiming Dependency      ; ALM Register            ; #5          ; intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|bbs|bbs|u_axi2cci_shim1|c1_Tx_aw_Q1.hdr.address[24]                                                                ;
; ------------------------ ; ----------------------- ; ----------- ; ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- ;
; Extend to locatable node ; Hyper-Register          ; #6          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[7].bus_synchronizer_inst|dreg[1]~_Duplicate                                          ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[7].bus_synchronizer_inst|dreg[1]~_Duplicate|q                                        ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[7].bus_synchronizer_inst|dreg[1]~BLOCK_INPUT_MUX_PASSTHROUGH_X182_Y287_N0_I12        ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|bus_synchronizer_inst_ofw_buf_head|bus_synchronizer_generate_block[7].bus_synchronizer_inst|dreg[1]~LAB_RE_X182_Y287_N0_I11                             ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]|d                                                                                                                      ;
; Extend to locatable node ; Bypassed ALM Register   ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]~.comb                                                                                                                  ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]|q                                                                                                                      ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]~LAB_RE_X182_Y287_N0_I93                                                                                                ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]~R2_X181_Y287_N0_I2                                                                                                     ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]~R0_X180_Y287_N0_I9                                                                                                     ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]~R0_X180_Y287_N0_I61                                                                                                    ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]~R0_X180_Y287_N0_I27                                                                                                    ;
; Extend to locatable node ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]~LOCAL_INTERCONNECT_X180_Y287_N0_I15                                                                                    ;
; Long Path                ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]~BLOCK_INPUT_MUX_PASSTHROUGH_X180_Y287_N0_I5                                                                            ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|ofw_buf_base[7]~LAB_RE_X180_Y287_N0_I4                                                                                                 ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~96|datab                                                                                                                         ;
; Long Path                ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~251|cout                                                                                                                         ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~251~_LAB_RE_X180_Y287_N0_I154                                                                                                    ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~251~_LAB_RE_X180_Y286_N0_I153                                                                                                    ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~256|cin                                                                                                                          ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~256|sumout                                                                                                                       ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~256~cw_ml_mlab/laboutt[1]                                                                                                        ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~256~_LAB_RE_X180_Y286_N0_I90                                                                                                     ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~256~_R1_X180_Y286_N0_I2                                                                                                          ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~256~_C1_X179_Y286_N0_I2                                                                                                          ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~256~_C1_X179_Y287_N0_I2                                                                                                          ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~256~_LOCAL_INTERCONNECT_X179_Y288_N0_I1                                                                                          ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~256_BLOCK_INPUT_MUX_PASSTHROUGH_X179_Y288_N0_I1_dff|d                                                                            ;
; Long Path                ; Hyper-Register          ; #7          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~256_BLOCK_INPUT_MUX_PASSTHROUGH_X179_Y288_N0_I1_dff                                                                              ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~256_BLOCK_INPUT_MUX_PASSTHROUGH_X179_Y288_N0_I1_dff|q                                                                            ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~256~_BLOCK_INPUT_MUX_PASSTHROUGH_X179_Y288_N0_I1                                                                                 ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|add_2~256~_LAB_RE_X179_Y288_N0_I5                                                                                                      ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~20|datac                                                                                                                          ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~20|combout                                                                                                                        ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~20~_LAB_RE_X179_Y288_N0_I92                                                                                                       ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~20~_LOCAL_INTERCONNECT_X179_Y288_N0_I5                                                                                            ;
; Long Path                ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~20~_BLOCK_INPUT_MUX_PASSTHROUGH_X179_Y288_N0_I71                                                                                  ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~20~_LAB_RE_X179_Y288_N0_I65                                                                                                       ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~21xsyn_62|datad                                                                                                                   ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~21xsyn_62|combout                                                                                                                 ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~21xsyn_62~_LAB_RE_X179_Y288_N0_I147                                                                                               ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~21xsyn_62~_C1_X179_Y288_N0_I30                                                                                                    ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~21xsyn_62~_C1_X179_Y289_N0_I30                                                                                                    ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~21xsyn_62~_C1_X179_Y289_N0_I70                                                                                                    ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~21xsyn_62~_LOCAL_INTERCONNECT_X179_Y290_N0_I62                                                                                    ;
; Long Path                ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~21xsyn_62~_BLOCK_INPUT_MUX_PASSTHROUGH_X179_Y290_N0_I66                                                                           ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~21xsyn_62~_LAB_RE_X179_Y290_N0_I64                                                                                                ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_71|datae                                                                                                                   ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_71|combout                                                                                                                 ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_71~cw_la_lab/lab_lut6outb[3]                                                                                               ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_71~_LAB_RE_X179_Y290_N0_I147                                                                                               ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_71~_R1_X180_Y290_N0_I33                                                                                                    ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_71~_R1_X181_Y290_N0_I33                                                                                                    ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_71~_LOCAL_INTERCONNECT_X181_Y290_N0_I69                                                                                    ;
; Long Path                ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_71~_BLOCK_INPUT_MUX_PASSTHROUGH_X181_Y290_N0_I43                                                                           ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_buf_afu_inst|i831~23xsyn_71~_LAB_RE_X181_Y290_N0_I47                                                                                                ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_1|dataf                                                                             ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_1|combout                                                                           ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_1~cw_la_lab/laboutb[1]                                                              ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_1~_LAB_RE_X181_Y290_N0_I110                                                         ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_1~_R1_X182_Y290_N0_I23                                                              ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_1~_R4_X183_Y290_N0_I5                                                               ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_1~_LOCAL_INTERCONNECT_X186_Y290_N0_I52                                              ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_1~_BLOCK_INPUT_MUX_PASSTHROUGH_X186_Y290_N0_I82                                     ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_1~_LAB_RE_X186_Y290_N0_I80                                                          ;
; Long Path                ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[4]~xtophalf/xale1/xcw_ml_le_regctrl/xcw_la_le_regctrl_reg/nce_out                      ;
; Long Path                ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]|ena                                                                                 ;
; Long Path                ; REG (required)          ; #1          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                                     ;
; SDC Exception            ; REG (required)          ; #1          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rdptr_g[2]                                                                                     ;
+--------------------------+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Forward Summary for Clock Domain ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk ;
+--------------------+------------------------------------------------+----------------+-------+----------------------------------------------------------+
; Step               ; Fast Forward Optimizations Analyzed            ; Estimated Fmax ; Slack ; Relationship                                             ;
+--------------------+------------------------------------------------+----------------+-------+----------------------------------------------------------+
; Base Performance   ; None                                           ; 345 MHz        ; 0.101 ; 3.000                                                    ;
; Fast Forward Limit ; Performance Limited by: Insufficient Registers ; --             ; --    ; --                                                       ;
+--------------------+------------------------------------------------+----------------+-------+----------------------------------------------------------+


Critical Chain for Base Result
===============================================================================
+--------------------------------------------------------------------+
; Critical Chain for Base Result                                     ;
+--------------------------------------------------------------------+
; Critical Chain for Base Result                                     ;
+--------------------------------------------------------------------+
; See 'Retiming Limit Details' results in Fitter Retime Stage folder ;
+--------------------------------------------------------------------+



Critical Chain at Fast Forward Limit
===============================================================================
+----------------------------------------------------------------------------------------+
; Optimizations Analyzed (Cumulative)                                                    ;
+----------------------------------------------------------------------------------------+
; Optimizations Analyzed (Cumulative)                                                    ;
+----------------------------------------------------------------------------------------+
; No Fast Forward optimizations analyzed to achieve this performance and critical chain. ;
+----------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendations for Critical Chain                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recommendation                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; The critical chain is limited by: Insufficient Registers                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                         ;
; 1) Make RTL design changes as described in the 'Optimizations Analyzed (Cumulative)' table                                                                                                                                                              ;
; 2) Reduce the delay of 'Long Paths' in the chain                                                                                                                                                                                                        ;
;   or insert more pipeline stages for 'Long Paths' in the chain                                                                                                                                                                                          ;
;   or remove retiming restrictions                                                                                                                                                                                                                       ;
;    Refer to <a href='https://www.intel.com/content/www/us/en/docs/programmable/683353/current/insufficient-registers.html'>Insufficient Registers</a> in the <i>Intel Hyperflex Architecture High-Performance Design Handbook</i> for more information. ;
;                                                                                                                                                                                                                                                         ;
; Retiming Restrictions at Register #3:                                                                                                                                                                                                                   ;
;  ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a416                                                                       ;
;   Node uses an asynchronous clear port                                                                                                                                                                                                                  ;
;   Node is in a block that cannot be retimed.                                                                                                                                                                                                            ;
;   Manually adjust your RTL design to add additional registers or re-position registers along the path to balance slack.                                                                                                                                 ;
;   Node is in a dual-clock RAM that cannot be retimed                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Critical Chain Details                                                                                                                                                                                                                                                                ;
+----------------------+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Info            ; Register                ; Register ID ; Element                                                                                                                                                                                                                ;
+----------------------+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Long Path            ; REG (RAM)               ; #1          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a3302~reg0                                         ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a3302|portbdataout[0]                              ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a3302~MEDIUM_EAB_RE_X102_Y294_N0_I83               ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a3302~R0_X102_Y294_N0_I1                           ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a3302~C1_X102_Y294_N0_I20                          ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a3302~R1_X103_Y295_N0_I21                          ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a3302~LOCAL_INTERCONNECT_X103_Y295_N0_I46          ;
; Long Path            ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a3302~BLOCK_INPUT_MUX_PASSTHROUGH_X103_Y295_N0_I56 ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|ram_block2a3302~LAB_RE_X103_Y295_N0_I58                      ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11218|datac                                         ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11218|combout                                       ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11218~_LAB_RE_X103_Y295_N0_I146                     ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11218~_C1_X103_Y295_N0_I26                          ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11218~_C1_X103_Y296_N0_I26                          ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11218~_C1_X103_Y297_N0_I26                          ;
; Long Path            ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11218~_R4_X104_Y298_N0_I16                          ;
; Long Path            ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11218~_C4_X107_Y298_N0_I24                          ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11218~_R1_X107_Y302_N0_I24                          ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11218~_LOCAL_INTERCONNECT_X106_Y302_N0_I54          ;
; Long Path            ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11218~_BLOCK_INPUT_MUX_PASSTHROUGH_X106_Y302_N0_I3  ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11218~_LAB_RE_X106_Y302_N0_I7                       ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11220|dataf                                         ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11220|combout                                       ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11220~cw_ml_mlab/lab_lut6outt[0]                    ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11220~_LAB_RE_X106_Y302_N0_I134                     ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11220~_R1_X107_Y302_N0_I1                           ;
; Long Path            ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11220~_R4_X108_Y302_N0_I10                          ;
; Long Path            ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11220~_R4_X112_Y302_N0_I10                          ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11220~_R0_X115_Y302_N0_I5                           ;
; Long Path            ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11220~_R12_X116_Y302_N0_I3                          ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11220~_R0_X127_Y302_N0_I41                          ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11220~_R1_X128_Y302_N0_I13                          ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11220~_C1_X128_Y302_N0_I12                          ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11220~_LOCAL_INTERCONNECT_X128_Y303_N0_I25          ;
; Long Path            ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11220~_BLOCK_INPUT_MUX_PASSTHROUGH_X128_Y303_N0_I23 ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|counter_buf_inst|ram_2port_0|altera_syncram_component|auto_generated|altera_syncram_impl1|mux4|rtl~11220~_LAB_RE_X128_Y303_N0_I17                      ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i16843~1|datad                                                                                                                                         ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i16843~1|combout                                                                                                                                       ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i16843~1~_LAB_RE_X128_Y303_N0_I136                                                                                                                     ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i16843~1~_R1_X129_Y303_N0_I9                                                                                                                           ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i16843~1~_R0_X129_Y303_N0_I16                                                                                                                          ;
; Long Path            ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i16843~1~_R12_X130_Y303_N0_I5                                                                                                                          ;
; Long Path            ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i16843~1~_R12_X142_Y303_N0_I5                                                                                                                          ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i16843~1~_R0_X153_Y303_N0_I64                                                                                                                          ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i16843~1~_R1_X154_Y303_N0_I17                                                                                                                          ;
; Long Path            ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i16843~1~_C4_X154_Y303_N0_I18                                                                                                                          ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i16843~1~_LOCAL_INTERCONNECT_X154_Y307_N0_I35                                                                                                          ;
; Long Path            ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i16843~1~_BLOCK_INPUT_MUX_PASSTHROUGH_X154_Y307_N0_I27                                                                                                 ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i16843~1~_LAB_RE_X154_Y307_N0_I31                                                                                                                      ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~82|dataf                                                                                                                               ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~82|combout                                                                                                                             ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~82~_LAB_RE_X154_Y307_N0_I101                                                                                                           ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~82~_C1_X154_Y307_N0_I12                                                                                                                ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~82~_LOCAL_INTERCONNECT_X154_Y308_N0_I36                                                                                                ;
; Long Path            ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~82~_BLOCK_INPUT_MUX_PASSTHROUGH_X154_Y308_N0_I63                                                                                       ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~82~_LAB_RE_X154_Y308_N0_I57                                                                                                            ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~83|datad                                                                                                                               ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~83|combout                                                                                                                             ;
; Long Path            ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata_ptr[3]~RTM_27|d                                                                                                                           ;
; Long Path (Critical) ; ALM Register            ; #2          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata_ptr[3]~RTM_27                                                                                                                             ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata_ptr[3]~RTM_27|q                                                                                                                           ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata_ptr[3]~RTM_27~_LAB_RE_X154_Y308_N0_I118                                                                                                   ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata_ptr[3]~RTM_27~_C1_X154_Y307_N0_I31                                                                                                        ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata_ptr[3]~RTM_27~_C1_X154_Y306_N0_I31                                                                                                        ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata_ptr[3]~RTM_27~_C4_X154_Y302_N0_I31                                                                                                        ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata_ptr[3]~RTM_27~_LOCAL_INTERCONNECT_X154_Y302_N0_I65                                                                                        ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata_ptr[3]~RTM_27~_BLOCK_INPUT_MUX_PASSTHROUGH_X154_Y302_N0_I67                                                                               ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata_ptr[3]~RTM_27~_LAB_RE_X154_Y302_N0_I71                                                                                                    ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~110xsyn|dataf                                                                                                                          ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~110xsyn|combout                                                                                                                        ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~110xsyn~_LAB_RE_X154_Y302_N0_I122                                                                                                      ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~110xsyn~_R4_X155_Y302_N0_I18                                                                                                           ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~110xsyn~_LOCAL_INTERCONNECT_X158_Y302_N0_I74                                                                                           ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~110xsyn~_BLOCK_INPUT_MUX_PASSTHROUGH_X158_Y302_N0_I61                                                                                  ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~110xsyn~_LAB_RE_X158_Y302_N0_I60                                                                                                       ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~154xsyn|datab                                                                                                                          ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~154xsyn|combout                                                                                                                        ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~154xsyn~cw_ml_mlab/lab_lut6outb[2]                                                                                                     ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~154xsyn~_LAB_RE_X158_Y302_N0_I146                                                                                                      ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~154xsyn~_R1_X158_Y302_N0_I28                                                                                                           ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~154xsyn~_C8_X157_Y294_N0_I2                                                                                                            ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~154xsyn~_R12_X158_Y294_N0_I3                                                                                                           ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~154xsyn~_R0_X169_Y294_N0_I40                                                                                                           ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~154xsyn~_R0_X169_Y294_N0_I6                                                                                                            ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~154xsyn~_R2_X170_Y294_N0_I17                                                                                                           ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~154xsyn~_C4_X171_Y290_N0_I35                                                                                                           ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~154xsyn~_LOCAL_INTERCONNECT_X171_Y290_N0_I72                                                                                           ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~154xsyn~_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y290_N0_I66                                                                                  ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_address[26]~154xsyn~_LAB_RE_X171_Y290_N0_I64                                                                                                       ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37999~3|datae                                                                                                                                         ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37999~3|combout                                                                                                                                       ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37999~3~cw_ml_mlab/lab_lut6outb[3]                                                                                                                    ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37999~3~_LAB_RE_X171_Y290_N0_I147                                                                                                                     ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37999~3~_LOCAL_INTERCONNECT_X171_Y290_N0_I69                                                                                                          ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37999~3~_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y290_N0_I43                                                                                                 ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|i37999~3~_LAB_RE_X171_Y290_N0_I47                                                                                                                      ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata_ptr[3]~RTMUX|dataf                                                                                                                        ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata_ptr[3]~RTMUX|combout                                                                                                                      ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata_ptr[3]~RTMUX~cw_ml_mlab/laboutb[0]                                                                                                        ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata_ptr[3]~RTMUX~_LAB_RE_X171_Y290_N0_I109                                                                                                    ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata_ptr[3]~RTMUX~_R0_X171_Y290_N0_I36                                                                                                         ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata_ptr[3]~RTMUX~_LOCAL_INTERCONNECT_X171_Y290_N0_I0                                                                                          ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata_ptr[3]~RTMUX~_BLOCK_INPUT_MUX_PASSTHROUGH_X171_Y290_N0_I4                                                                                 ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrdata_ptr[3]~RTMUX~_LAB_RE_X171_Y290_N0_I3                                                                                                      ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrreq~0|dataa                                                                                                                                    ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrreq~0|combout                                                                                                                                  ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrreq~0~cw_ml_mlab/laboutt[2]                                                                                                                    ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrreq~0~_LAB_RE_X171_Y290_N0_I91                                                                                                                 ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrreq~0~_R0_X171_Y290_N0_I4                                                                                                                      ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrreq~0~_C4_X171_Y286_N0_I13                                                                                                                     ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrreq~0~_R6_X172_Y286_N0_I6                                                                                                                      ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrreq~0~_LOCAL_INTERCONNECT_X177_Y286_N0_I29                                                                                                     ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrreq~0~_BLOCK_INPUT_MUX_PASSTHROUGH_X177_Y286_N0_I32                                                                                            ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|ofw_q_wrreq~0~_LAB_RE_X177_Y286_N0_I34                                                                                                                 ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_5|datac                                                                            ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_5|combout                                                                          ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_5~cw_ml_mlab/laboutt[16]                                                           ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_5~_LAB_RE_X177_Y286_N0_I105                                                        ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_5~_R6_X178_Y286_N0_I8                                                              ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_5~_R6_X184_Y286_N0_I8                                                              ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_5~_C1_X189_Y286_N0_I16                                                             ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_5~_C1_X189_Y287_N0_I16                                                             ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_5~_C1_X189_Y288_N0_I16                                                             ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_5~_LOCAL_INTERCONNECT_X189_Y289_N0_I24                                             ;
; Long Path (Critical) ; Bypassed Hyper-Register ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_5~_BLOCK_INPUT_MUX_PASSTHROUGH_X189_Y289_N0_I37                                    ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|rtl~SynDup_5~_MEDIUM_EAB_RE_X189_Y289_N0_I37                                                  ;
; Long Path (Critical) ;                         ;             ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a416|portawe                               ;
; Retiming Restriction ; REG (RAM)               ; #3          ; ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|pac_top_inst|fifo_pac_overflow|fifo_0|dcfifo_component|auto_generated|fifo_altera_syncram|altera_syncram_impl1|ram_block2a416~reg0                                  ;
+----------------------+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Forward Summary for Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow ;
+--------------------+-----------------------------------------------------------+----------------+-------+-----------------------------------+
; Step               ; Fast Forward Optimizations Analyzed                       ; Estimated Fmax ; Slack ; Relationship                      ;
+--------------------+-----------------------------------------------------------+----------------+-------+-----------------------------------+
; Base Performance   ; None                                                      ; 321 MHz        ; 0.887 ; 4.000                             ;
; Fast Forward Limit ; Meets timing requirements: No further analysis performed. ; --             ; --    ; --                                ;
+--------------------+-----------------------------------------------------------+----------------+-------+-----------------------------------+


Critical Chain for Base Result
===============================================================================
+--------------------------------------------------------------------+
; Critical Chain for Base Result                                     ;
+--------------------------------------------------------------------+
; Critical Chain for Base Result                                     ;
+--------------------------------------------------------------------+
; See 'Retiming Limit Details' results in Fitter Retime Stage folder ;
+--------------------------------------------------------------------+



Meets timing requirements: No further analysis performed.
===============================================================================
+-----------------------------------------------------------+
; Optimizations Analyzed (Cumulative)                       ;
+-----------------------------------------------------------+
; Optimizations Analyzed (Cumulative)                       ;
+-----------------------------------------------------------+
; Meets timing requirements: No further analysis performed. ;
+-----------------------------------------------------------+



+------------------------------------------------------------------------------------------------------------------------+
; Fast Forward Summary for Clock Domain altera_int_osc_clk                                                               ;
+--------------------+-----------------------------------------------------------+----------------+-------+--------------+
; Step               ; Fast Forward Optimizations Analyzed                       ; Estimated Fmax ; Slack ; Relationship ;
+--------------------+-----------------------------------------------------------+----------------+-------+--------------+
; Base Performance   ; None                                                      ; 340 MHz        ; 1.063 ; 4.000        ;
; Fast Forward Limit ; Meets timing requirements: No further analysis performed. ; --             ; --    ; --           ;
+--------------------+-----------------------------------------------------------+----------------+-------+--------------+


Critical Chain for Base Result
===============================================================================
+--------------------------------------------------------------------+
; Critical Chain for Base Result                                     ;
+--------------------------------------------------------------------+
; Critical Chain for Base Result                                     ;
+--------------------------------------------------------------------+
; See 'Retiming Limit Details' results in Fitter Retime Stage folder ;
+--------------------------------------------------------------------+



Meets timing requirements: No further analysis performed.
===============================================================================
+-----------------------------------------------------------+
; Optimizations Analyzed (Cumulative)                       ;
+-----------------------------------------------------------+
; Optimizations Analyzed (Cumulative)                       ;
+-----------------------------------------------------------+
; Meets timing requirements: No further analysis performed. ;
+-----------------------------------------------------------+



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Forward Summary for Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk ;
+--------------------+-----------------------------------------------------------+----------------+-------+--------------------------------------------------------------------------------+
; Step               ; Fast Forward Optimizations Analyzed                       ; Estimated Fmax ; Slack ; Relationship                                                                   ;
+--------------------+-----------------------------------------------------------+----------------+-------+--------------------------------------------------------------------------------+
; Base Performance   ; None                                                      ; 181 MHz        ; 1.132 ; 6.666                                                                          ;
; Fast Forward Limit ; Meets timing requirements: No further analysis performed. ; --             ; --    ; --                                                                             ;
+--------------------+-----------------------------------------------------------+----------------+-------+--------------------------------------------------------------------------------+


Critical Chain for Base Result
===============================================================================
+--------------------------------------------------------------------+
; Critical Chain for Base Result                                     ;
+--------------------------------------------------------------------+
; Critical Chain for Base Result                                     ;
+--------------------------------------------------------------------+
; See 'Retiming Limit Details' results in Fitter Retime Stage folder ;
+--------------------------------------------------------------------+



Meets timing requirements: No further analysis performed.
===============================================================================
+-----------------------------------------------------------+
; Optimizations Analyzed (Cumulative)                       ;
+-----------------------------------------------------------+
; Optimizations Analyzed (Cumulative)                       ;
+-----------------------------------------------------------+
; Meets timing requirements: No further analysis performed. ;
+-----------------------------------------------------------+



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Forward Summary for Clock Domain intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk ;
+--------------------+-----------------------------------------------------------+----------------+-------+--------------------------------------------------------------------------------+
; Step               ; Fast Forward Optimizations Analyzed                       ; Estimated Fmax ; Slack ; Relationship                                                                   ;
+--------------------+-----------------------------------------------------------+----------------+-------+--------------------------------------------------------------------------------+
; Base Performance   ; None                                                      ; 195 MHz        ; 2.882 ; 8.000                                                                          ;
; Fast Forward Limit ; Meets timing requirements: No further analysis performed. ; --             ; --    ; --                                                                             ;
+--------------------+-----------------------------------------------------------+----------------+-------+--------------------------------------------------------------------------------+


Critical Chain for Base Result
===============================================================================
+--------------------------------------------------------------------+
; Critical Chain for Base Result                                     ;
+--------------------------------------------------------------------+
; Critical Chain for Base Result                                     ;
+--------------------------------------------------------------------+
; See 'Retiming Limit Details' results in Fitter Retime Stage folder ;
+--------------------------------------------------------------------+



Meets timing requirements: No further analysis performed.
===============================================================================
+-----------------------------------------------------------+
; Optimizations Analyzed (Cumulative)                       ;
+-----------------------------------------------------------+
; Optimizations Analyzed (Cumulative)                       ;
+-----------------------------------------------------------+
; Meets timing requirements: No further analysis performed. ;
+-----------------------------------------------------------+



+----------------------+
; Fastforward Messages ;
+----------------------+
Can't read Quartus Prime message file C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/qdb/_compiler/cxltyp2_ed/_flat/24.3.0/legacy/1/cxltyp2_ed.fit.fastforward.header.qmsgdb.
Make sure the file exists and is up to date, and you have permission to read and write the file.
Info (16677): Loading routed database.
Info (16734): Loading "routed" snapshot for partition "root_partition".
Info (16734): Loading "routed" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded routed database: elapsed time is 00:00:50.
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (24614): Tile-specific unused channel preservation has been enabled
    Info (24615): All unused channels of empty 'F-tile' indicated by pin location 'MB71' will be preserved
    Info (24615): All unused channels of empty 'R-tile' indicated by pin location 'AL20' will be preserved
Info (24616): Empty 'R-tile' indicated by pin 'AL20' has been preserved  due to PRESERVE_UNUSED_XCVR_CHANNEL instance assignment
Info (24616): Empty 'F-tile' indicated by pin 'MB71' has been preserved  due to PRESERVE_UNUSED_XCVR_CHANNEL instance assignment
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_8dm81
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_u1m11:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_t1m11:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_i0ml1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_q1m11:dffpipe10|dffe11a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_p1m11:dffpipe7|dffe8a* 
    Info (332165): Entity dcfifo_mpvp1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_s1m11:dffpipe10|dffe11a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_r1m11:dffpipe7|dffe8a* 
    Info (332165): Entity dcfifo_oq322
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_o1m11:dffpipe12|dffe13a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_n1m11:dffpipe9|dffe10a* 
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:07.
Info (332104): Reading SDC File: 'common/cdc_fifos/cfg_to_iosf_fifo_vcd_ED/fifo_1930/synth/cfg_to_iosf_fifo_vcd_ED_fifo_1930_5fgycdy.sdc'
Info (332104): Reading SDC File: 'common/cdc_fifos/iosf_to_cfg_fifo_vcd_ED/fifo_1930/synth/iosf_to_cfg_fifo_vcd_ED_fifo_1930_zyn6dda.sdc'
Info (332104): Reading SDC File: 'common/mc_top/emif_ip/emif/altera_emif_arch_fm_191/synth/emif_altera_emif_arch_fm_191_gasyapq.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1930/synth/rspfifo_fifo_1930_7prrmpi.sdc'
Warning (332174): Ignored filter at rspfifo_fifo_1930_7prrmpi.sdc(54): ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe* could not be matched with a keeper File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1930/synth/rspfifo_fifo_1930_7prrmpi.sdc Line: 54
Warning (332049): Ignored set_max_skew at rspfifo_fifo_1930_7prrmpi.sdc(30): Argument -to with value [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1930/synth/rspfifo_fifo_1930_7prrmpi.sdc Line: 30
    Info (332050): set_max_skew -from $from_node_list -to $to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1930/synth/rspfifo_fifo_1930_7prrmpi.sdc Line: 30
Warning (332049): Ignored set_net_delay at rspfifo_fifo_1930_7prrmpi.sdc(33): Argument -to with value [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1930/synth/rspfifo_fifo_1930_7prrmpi.sdc Line: 33
    Info (332050): set_net_delay -from $from_node_list -to $to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1930/synth/rspfifo_fifo_1930_7prrmpi.sdc Line: 33
Warning (332049): Ignored set_max_delay at rspfifo_fifo_1930_7prrmpi.sdc(36): Argument -to with value [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1930/synth/rspfifo_fifo_1930_7prrmpi.sdc Line: 36
    Info (332050): set_max_delay -from $from_node_list -to $to_node_list 100 File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1930/synth/rspfifo_fifo_1930_7prrmpi.sdc Line: 36
Warning (332049): Ignored set_min_delay at rspfifo_fifo_1930_7prrmpi.sdc(37): Argument -to with value [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1930/synth/rspfifo_fifo_1930_7prrmpi.sdc Line: 37
    Info (332050): set_min_delay -from $from_node_list -to $to_node_list -100 File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1930/synth/rspfifo_fifo_1930_7prrmpi.sdc Line: 37
Warning (332049): Ignored set_net_delay at rspfifo_fifo_1930_7prrmpi.sdc(45): Argument -from with value [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1930/synth/rspfifo_fifo_1930_7prrmpi.sdc Line: 45
    Info (332050): set_net_delay -from $from_node_list -to $to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1930/synth/rspfifo_fifo_1930_7prrmpi.sdc Line: 45
Warning (332049): Ignored set_net_delay at rspfifo_fifo_1930_7prrmpi.sdc(45): Argument -to with value [get_keepers {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst|fifo_0|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/common/mc_top/sip_quartus_ips/rspfifo_IP/rspfifo/fifo_1930/synth/rspfifo_fifo_1930_7prrmpi.sdc Line: 45
Info (332104): Reading SDC File: 'common/mc_top/sip_quartus_ips/reqfifo_IP/reqfifo/fifo_1930/synth/reqfifo_fifo_1930_s2fi3mi.sdc'
Info (332104): Reading SDC File: 'common/intel_reset_release/intel_reset_release/altera_s10_user_rst_clkgate_1947/synth/altera_s10_user_rst_clkgate_fm.sdc'
Info: clock = _col1976
Info: number of internal_clk created = 1
Info (18794): Reading SDC File: '../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_ast_2331/synth/intel_rtile_cxl.sdc' for instance: 'intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip'
Info (332104): Reading SDC File: '../intel_rtile_cxl_top_cxltyp2_ed/altera_iopll_2000/synth/intel_rtile_cxl_top_cxltyp2_ed_altera_iopll_2000_mqn6h5a.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: '../intel_rtile_cxl_top_cxltyp2_ed/fifo_1930/synth/intel_rtile_cxl_top_cxltyp2_ed_fifo_1930_5fgycdy.sdc'
Info (332104): Reading SDC File: '../intel_rtile_cxl_top_cxltyp2_ed/fifo_1930/synth/intel_rtile_cxl_top_cxltyp2_ed_fifo_1930_zyn6dda.sdc'
Info (18794): Reading SDC File: '../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.sdc' for instance: 'intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0'
Warning (332174): Ignored filter at ccl_master_st_dc_fifo_1953_3qfelpa.sdc(28): intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1 could not be matched with a register File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.sdc Line: 28
Warning (332049): Ignored set_max_delay at ccl_master_st_dc_fifo_1953_3qfelpa.sdc(28): Argument -to with value [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.sdc Line: 28
    Info (332050): set_max_delay -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] 200 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.sdc Line: 28
Warning (332049): Ignored set_min_delay at ccl_master_st_dc_fifo_1953_3qfelpa.sdc(29): Argument -to with value [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.sdc Line: 29
    Info (332050): set_min_delay -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] -200 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.sdc Line: 29
Warning (332174): Ignored filter at ccl_master_st_dc_fifo_1953_3qfelpa.sdc(31): intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1 could not be matched with a register File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.sdc Line: 31
Warning (332049): Ignored set_max_delay at ccl_master_st_dc_fifo_1953_3qfelpa.sdc(31): Argument -to with value [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.sdc Line: 31
    Info (332050): set_max_delay -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] 200 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.sdc Line: 31
Warning (332049): Ignored set_min_delay at ccl_master_st_dc_fifo_1953_3qfelpa.sdc(32): Argument -to with value [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.sdc Line: 32
    Info (332050): set_min_delay -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] -200 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.sdc Line: 32
Warning (332049): Ignored set_net_delay at ccl_master_st_dc_fifo_1953_3qfelpa.sdc(34): Argument -to with value [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.sdc Line: 34
    Info (332050): set_net_delay -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 -from [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]  File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.sdc Line: 34
Warning (332049): Ignored set_net_delay at ccl_master_st_dc_fifo_1953_3qfelpa.sdc(35): Argument -to with value [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.sdc Line: 35
    Info (332050): set_net_delay -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 -from [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_master/st_dc_fifo_1953/synth/ccl_master_st_dc_fifo_1953_3qfelpa.sdc Line: 35
Info (18794): Reading SDC File: '../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/ccl_slave_st_dc_fifo_1953_3qfelpa.sdc' for instance: 'intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0'
Warning (332049): Ignored set_max_delay at ccl_slave_st_dc_fifo_1953_3qfelpa.sdc(28): Argument -to with value [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/ccl_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 28
    Info (332050): set_max_delay -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] 200 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/ccl_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 28
Warning (332049): Ignored set_min_delay at ccl_slave_st_dc_fifo_1953_3qfelpa.sdc(29): Argument -to with value [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/ccl_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 29
    Info (332050): set_min_delay -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] -200 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/ccl_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 29
Warning (332049): Ignored set_max_delay at ccl_slave_st_dc_fifo_1953_3qfelpa.sdc(31): Argument -to with value [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/ccl_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 31
    Info (332050): set_max_delay -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] 200 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/ccl_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 31
Warning (332049): Ignored set_min_delay at ccl_slave_st_dc_fifo_1953_3qfelpa.sdc(32): Argument -to with value [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/ccl_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 32
    Info (332050): set_min_delay -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] -200 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/ccl_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 32
Warning (332049): Ignored set_net_delay at ccl_slave_st_dc_fifo_1953_3qfelpa.sdc(34): Argument -to with value [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/ccl_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 34
    Info (332050): set_net_delay -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 -from [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]  File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/ccl_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 34
Warning (332049): Ignored set_net_delay at ccl_slave_st_dc_fifo_1953_3qfelpa.sdc(35): Argument -to with value [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/ccl_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 35
    Info (332050): set_net_delay -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 -from [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/ccl_slave/st_dc_fifo_1953/synth/ccl_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 35
Info (18794): Reading SDC File: '../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc' for instance: 'intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0'
Warning (332049): Ignored set_max_delay at hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc(28): Argument -to with value [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 28
    Info (332050): set_max_delay -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] 200 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 28
Warning (332049): Ignored set_min_delay at hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc(29): Argument -to with value [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 29
    Info (332050): set_min_delay -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] -200 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 29
Warning (332049): Ignored set_max_delay at hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc(31): Argument -to with value [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 31
    Info (332050): set_max_delay -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] 200 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 31
Warning (332049): Ignored set_min_delay at hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc(32): Argument -to with value [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 32
    Info (332050): set_min_delay -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] -200 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 32
Warning (332049): Ignored set_net_delay at hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc(34): Argument -to with value [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 34
    Info (332050): set_net_delay -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 -from [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]  File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 34
Warning (332049): Ignored set_net_delay at hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc(35): Argument -to with value [get_registers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 35
    Info (332050): set_net_delay -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 -from [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/avmm_ic/ip/avmm_ic/hip_recfg_slave/st_dc_fifo_1953/synth/hip_recfg_slave_st_dc_fifo_1953_3qfelpa.sdc Line: 35
Info (18794): Reading SDC File: '../intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc' for instance: 'intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0'
Warning (332174): Ignored filter at cxltyp2.sdc(293): intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|*rdptr_g* could not be matched with a keeper File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 293
Warning (332174): Ignored filter at cxltyp2.sdc(294): intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe* could not be matched with a keeper File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 294
Warning (332049): Ignored set_max_skew at cxltyp2.sdc(270): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 270
    Info (332050): set_max_skew -from $from_node_list -to $to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 270
Warning (332049): Ignored set_max_skew at cxltyp2.sdc(270): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 270
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(273): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 273
    Info (332050): set_net_delay -from $from_node_list -to $to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 273
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(273): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 273
Warning (332049): Ignored set_max_delay at cxltyp2.sdc(276): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 276
    Info (332050): set_max_delay -from $from_node_list -to $to_node_list 100 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 276
Warning (332049): Ignored set_max_delay at cxltyp2.sdc(276): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 276
Warning (332049): Ignored set_min_delay at cxltyp2.sdc(277): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 277
    Info (332050): set_min_delay -from $from_node_list -to $to_node_list -100 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 277
Warning (332049): Ignored set_min_delay at cxltyp2.sdc(277): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 277
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(285): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
    Info (332050): set_net_delay -from $from_node_list -to $to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(285): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
Warning (332174): Ignored filter at cxltyp2.sdc(306): intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|delayed_wrptr_g* could not be matched with a keeper File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 306
Warning (332174): Ignored filter at cxltyp2.sdc(307): intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe* could not be matched with a keeper File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 307
Warning (332049): Ignored set_max_skew at cxltyp2.sdc(270): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 270
    Info (332050): set_max_skew -from $from_node_list -to $to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 270
Warning (332049): Ignored set_max_skew at cxltyp2.sdc(270): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 270
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(273): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 273
    Info (332050): set_net_delay -from $from_node_list -to $to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 273
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(273): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 273
Warning (332049): Ignored set_max_delay at cxltyp2.sdc(276): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 276
    Info (332050): set_max_delay -from $from_node_list -to $to_node_list 100 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 276
Warning (332049): Ignored set_max_delay at cxltyp2.sdc(276): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 276
Warning (332049): Ignored set_min_delay at cxltyp2.sdc(277): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 277
    Info (332050): set_min_delay -from $from_node_list -to $to_node_list -100 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 277
Warning (332049): Ignored set_min_delay at cxltyp2.sdc(277): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 277
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(285): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
    Info (332050): set_net_delay -from $from_node_list -to $to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(285): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|ip2user_error_intf_cdc_bridge_inst|aer_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
Warning (332174): Ignored filter at cxltyp2.sdc(294): intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tlp_crd_chk|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe* could not be matched with a keeper File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 294
Warning (332049): Ignored set_max_skew at cxltyp2.sdc(270): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tlp_crd_chk|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 270
    Info (332050): set_max_skew -from $from_node_list -to $to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 270
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(273): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tlp_crd_chk|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 273
    Info (332050): set_net_delay -from $from_node_list -to $to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 273
Warning (332049): Ignored set_max_delay at cxltyp2.sdc(276): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tlp_crd_chk|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 276
    Info (332050): set_max_delay -from $from_node_list -to $to_node_list 100 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 276
Warning (332049): Ignored set_min_delay at cxltyp2.sdc(277): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tlp_crd_chk|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 277
    Info (332050): set_min_delay -from $from_node_list -to $to_node_list -100 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 277
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(285): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tlp_crd_chk|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
    Info (332050): set_net_delay -from $from_node_list -to $to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(285): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tlp_crd_chk|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
Warning (332174): Ignored filter at cxltyp2.sdc(307): intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tlp_crd_chk|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe* could not be matched with a keeper File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 307
Warning (332049): Ignored set_max_skew at cxltyp2.sdc(270): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tlp_crd_chk|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 270
    Info (332050): set_max_skew -from $from_node_list -to $to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 270
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(273): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tlp_crd_chk|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 273
    Info (332050): set_net_delay -from $from_node_list -to $to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 273
Warning (332049): Ignored set_max_delay at cxltyp2.sdc(276): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tlp_crd_chk|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 276
    Info (332050): set_max_delay -from $from_node_list -to $to_node_list 100 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 276
Warning (332049): Ignored set_min_delay at cxltyp2.sdc(277): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tlp_crd_chk|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 277
    Info (332050): set_min_delay -from $from_node_list -to $to_node_list -100 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 277
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(285): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tlp_crd_chk|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
    Info (332050): set_net_delay -from $from_node_list -to $to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(285): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb2avst_top_inst|tx_side_inst|tx_hdr_data_fifos_inst|tlp_crd_chk|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
Warning (332174): Ignored filter at cxltyp2.sdc(294): intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|phub|qsunit|qs_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe* could not be matched with a keeper File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 294
Warning (332049): Ignored set_max_skew at cxltyp2.sdc(270): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|phub|qsunit|qs_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 270
    Info (332050): set_max_skew -from $from_node_list -to $to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 270
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(273): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|phub|qsunit|qs_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 273
    Info (332050): set_net_delay -from $from_node_list -to $to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 273
Warning (332049): Ignored set_max_delay at cxltyp2.sdc(276): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|phub|qsunit|qs_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 276
    Info (332050): set_max_delay -from $from_node_list -to $to_node_list 100 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 276
Warning (332049): Ignored set_min_delay at cxltyp2.sdc(277): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|phub|qsunit|qs_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 277
    Info (332050): set_min_delay -from $from_node_list -to $to_node_list -100 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 277
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(285): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|phub|qsunit|qs_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
    Info (332050): set_net_delay -from $from_node_list -to $to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(285): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|phub|qsunit|qs_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
Warning (332174): Ignored filter at cxltyp2.sdc(307): intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|phub|qsunit|qs_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe* could not be matched with a keeper File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 307
Warning (332049): Ignored set_max_skew at cxltyp2.sdc(270): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|phub|qsunit|qs_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 270
    Info (332050): set_max_skew -from $from_node_list -to $to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 270
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(273): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|phub|qsunit|qs_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 273
    Info (332050): set_net_delay -from $from_node_list -to $to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 273
Warning (332049): Ignored set_max_delay at cxltyp2.sdc(276): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|phub|qsunit|qs_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 276
    Info (332050): set_max_delay -from $from_node_list -to $to_node_list 100 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 276
Warning (332049): Ignored set_min_delay at cxltyp2.sdc(277): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|phub|qsunit|qs_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 277
    Info (332050): set_min_delay -from $from_node_list -to $to_node_list -100 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 277
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(285): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|phub|qsunit|qs_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
    Info (332050): set_net_delay -from $from_node_list -to $to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(285): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|phub|qsunit|qs_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
Warning (332174): Ignored filter at cxltyp2.sdc(293): intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|*rdptr_g* could not be matched with a keeper File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 293
Warning (332174): Ignored filter at cxltyp2.sdc(294): intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe* could not be matched with a keeper File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 294
Warning (332049): Ignored set_max_skew at cxltyp2.sdc(270): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 270
    Info (332050): set_max_skew -from $from_node_list -to $to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 270
Warning (332049): Ignored set_max_skew at cxltyp2.sdc(270): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 270
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(273): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 273
    Info (332050): set_net_delay -from $from_node_list -to $to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 273
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(273): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 273
Warning (332049): Ignored set_max_delay at cxltyp2.sdc(276): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 276
    Info (332050): set_max_delay -from $from_node_list -to $to_node_list 100 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 276
Warning (332049): Ignored set_max_delay at cxltyp2.sdc(276): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 276
Warning (332049): Ignored set_min_delay at cxltyp2.sdc(277): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|*rdptr_g*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 277
    Info (332050): set_min_delay -from $from_node_list -to $to_node_list -100 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 277
Warning (332049): Ignored set_min_delay at cxltyp2.sdc(277): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 277
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(285): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
    Info (332050): set_net_delay -from $from_node_list -to $to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(285): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
Warning (332174): Ignored filter at cxltyp2.sdc(306): intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g* could not be matched with a keeper File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 306
Warning (332174): Ignored filter at cxltyp2.sdc(307): intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe* could not be matched with a keeper File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 307
Warning (332049): Ignored set_max_skew at cxltyp2.sdc(270): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 270
    Info (332050): set_max_skew -from $from_node_list -to $to_node_list -get_skew_value_from_clock_period src_clock_period -skew_value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 270
Warning (332049): Ignored set_max_skew at cxltyp2.sdc(270): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 270
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(273): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 273
    Info (332050): set_net_delay -from $from_node_list -to $to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 273
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(273): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 273
Warning (332049): Ignored set_max_delay at cxltyp2.sdc(276): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 276
    Info (332050): set_max_delay -from $from_node_list -to $to_node_list 100 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 276
Warning (332049): Ignored set_max_delay at cxltyp2.sdc(276): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 276
Warning (332049): Ignored set_min_delay at cxltyp2.sdc(277): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|delayed_wrptr_g*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 277
    Info (332050): set_min_delay -from $from_node_list -to $to_node_list -100 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 277
Warning (332049): Ignored set_min_delay at cxltyp2.sdc(277): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 277
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(285): Argument -from with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
    Info (332050): set_net_delay -from $from_node_list -to $to_node_list -max -get_value_from_clock_period dst_clock_period -value_multiplier 0.8 File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
Warning (332049): Ignored set_net_delay at cxltyp2.sdc(285): Argument -to with value [get_keepers {intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|cxl_t2ip_sip_inst|cxl_io_cfg_inst|cxl_io_wrapper_inst|cxl_io_top_inst|cmb_cores[0].cmb_core_inst|ppgtran|punit|pcfgread1|pq_cfg_read_fifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe*|dffe*}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/intel_rtile_cxl_top_cxltyp2_ed/intel_rtile_cxl_top_1140/synth/cxltyp2.sdc Line: 285
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'constraints/cxltyp2_ed.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332054): Assignment create_clock is accepted but has some problems at cxltyp2_ed.sdc(111): Overwriting existing clock: altera_reserved_tck File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/constraints/cxltyp2_ed.sdc Line: 111
    Info (332050): create_clock -name {altera_reserved_tck} -period $tck_t_period  [get_ports {altera_reserved_tck}] File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/constraints/cxltyp2_ed.sdc Line: 111
Warning (332174): Ignored filter at cxltyp2_ed.sdc(232): ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[1].HPS_MEM.emif_inst_2|emif_fm_0_core_usr_clk could not be matched with a clock File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/constraints/cxltyp2_ed.sdc Line: 232
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332054): Assignment set_clock_groups is accepted but has some problems at cxltyp2_ed.sdc(265): Argument -group with value [get_clocks {ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[1].HPS_MEM.emif_inst_2|emif_fm_0_core_usr_clk}] contains zero elements File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/constraints/cxltyp2_ed.sdc Line: 265
    Info (332050): set_clock_groups -asynchronous -group $pld_clk -group $cam_clk -group $sbr_clk -group $tck -group $emif_usr_clk_0 -group $emif_usr_clk_1 -group $side_hip_clk  File: C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/constraints/cxltyp2_ed.sdc Line: 265
Info (332104): Reading SDC File: 'common/fifo_pac_overflow/fifo_1930/synth/fifo_pac_overflow_fifo_1930_dbewlmq.sdc'
Info (332104): Reading SDC File: 'C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/qdb/.t/6900b4b87779.tmp/.temp/cpt_proxy/altera_internal_oscillator_atom.sdc'
Info (332104): Reading SDC File: 'C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/qdb/.t/6900b4b87779.tmp/.temp/cpt_proxy/altera_avalon_st_jtag_interface.sdc'
Info (18794): Reading SDC File: 'C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/qdb/.t/6900b4b87779.tmp/.temp/cpt_proxy/altera_reset_controller.sdc' for instance: 'auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0'
Info: Following instance found in the design -  auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|stfabric|mgmt_rst_synch_0|*
Info (332104): Reading SDC File: 'C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/qdb/.t/6900b4b87779.tmp/.temp/cpt_proxy/alt_sld_fab_0_st_dc_fifo_1953_phmrs5y.sdc'
Info (332104): Reading SDC File: 'C:/Users/11755/Downloads/PAC_claude/Intel/hardware_test_design/qdb/.t/6900b4b87779.tmp/.temp/cpt_proxy/default_jtag.sdc'
Info (19449): Reading SDC files elapsed 00:00:14.
Warning (332158): Clock uncertainty characteristics of the Agilex 7 device family are preliminary
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 46 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    4.000 altera_int_osc_clk
    Info (332111):   62.500 altera_reserved_tck
    Info (332111):    3.000 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_core_usr_clk
    Info (332111):    1.500 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_0
    Info (332111):    1.500 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_1
    Info (332111):    1.500 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_2
    Info (332111):    3.000 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_0
    Info (332111):    3.000 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_1
    Info (332111):    3.000 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_phy_clk_l_2
    Info (332111):   30.003 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_ref_clock
    Info (332111):    0.750 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_vco_clk
    Info (332111):    0.750 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_vco_clk_1
    Info (332111):    0.750 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_vco_clk_2
    Info (332111):    0.750 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_0
    Info (332111):    0.750 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_1
    Info (332111):    0.750 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_2
    Info (332111):    0.750 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_3
    Info (332111):    0.750 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_4
    Info (332111):    0.750 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_5
    Info (332111):    0.750 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_6
    Info (332111):    0.750 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_7
    Info (332111):    0.750 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_8
    Info (332111):    0.750 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_9
    Info (332111):    0.750 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_10
    Info (332111):    0.750 ed_top_wrapper_typ2_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].NON_HPS_MEM.emif_inst|emif_wf_clk_11
    Info (332111):    2.500 intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.coreclkout_hip
    Info (332111):    4.000 intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.pld_clkout_slow
    Info (332111):    4.000 intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.ref_clock_ch12
    Info (332111):    1.250 intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_ip|rtile_cxl_ip.ref_clock_ch15
    Info (332111):    6.666 intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_cam_clk
    Info (332111):  300.000 intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_m_cnt_clk
    Info (332111):   20.000 intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_n_cnt_clk
    Info (332111):   10.000 intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_refclk
    Info (332111):    8.000 intel_rtile_cxl_top_inst|intel_rtile_cxl_top_0|inst_cxl_type2_top|cxl_t2ip_sip_top|gen_clkrst|cxl_memexp_sip_clkgen|rnr_ial_sip_clkgen_pll_sbr_clk
    Info (332111):   10.000 internal_clk
    Info (332111):    0.750 mem_dqs[0][0]_IN
    Info (332111):    0.750 mem_dqs[0][1]_IN
    Info (332111):    0.750 mem_dqs[0][2]_IN
    Info (332111):    0.750 mem_dqs[0][3]_IN
    Info (332111):    0.750 mem_dqs[0][4]_IN
    Info (332111):    0.750 mem_dqs[0][5]_IN
    Info (332111):    0.750 mem_dqs[0][6]_IN
    Info (332111):    0.750 mem_dqs[0][7]_IN
    Info (332111):    0.750 mem_dqs[0][8]_IN
    Info (332111):   10.000      refclk0
    Info (332111):   10.000      refclk1
Info (18747): Starting Fast Forward Timing Closure Recommendations analysis.
Info (17959): Fast Forward step #1 completed.
Info (17959): Fast Forward step #2 completed.
Info (18748): Completed Fast Forward Timing Closure Recommendations analysis.
Info (18821): Fitter Hyper-Retimer operations ending: elapsed time is 00:02:44


