design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_c_counter_binary_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_rst_clk_wiz_0_108M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_0_108M_0/sim/design_1_rst_clk_wiz_0_108M_0.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_v_tc_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
design_1_extract_bit_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_extract_bit_0_0/sim/design_1_extract_bit_0_0.vhd,incdir="$ref_dir/../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"incdir="../../../../VGA_source_bd.srcs/sources_1/bd/design_1/ipshared/8b3d"
glbl.v,Verilog,xil_defaultlib,glbl.v
