
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017024    0.001022    0.089613 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012367    0.031770    0.123914    0.213527 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031777    0.000447    0.213975 v fanout54/A (sg13g2_buf_8)
     8    0.038995    0.020216    0.057373    0.271347 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.020957    0.003089    0.274437 v _213_/A (sg13g2_nand3_1)
     2    0.010903    0.036518    0.037554    0.311991 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.036541    0.000722    0.312713 ^ _214_/B (sg13g2_xnor2_1)
     1    0.003255    0.024398    0.040907    0.353620 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.024398    0.000180    0.353800 v _300_/D (sg13g2_dfrbpq_1)
                                              0.353800   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017015    0.000788    0.089379 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239379   clock uncertainty
                                  0.000000    0.239379   clock reconvergence pessimism
                                 -0.023598    0.215781   library hold time
                                              0.215781   data required time
---------------------------------------------------------------------------------------------
                                              0.215781   data required time
                                             -0.353800   data arrival time
---------------------------------------------------------------------------------------------
                                              0.138020   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017024    0.001022    0.089613 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012367    0.031770    0.123914    0.213527 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031777    0.000447    0.213975 v fanout54/A (sg13g2_buf_8)
     8    0.038995    0.020216    0.057373    0.271347 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.020962    0.003099    0.274447 v _218_/A1 (sg13g2_o21ai_1)
     1    0.005721    0.036155    0.068182    0.342628 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.036160    0.000381    0.343009 ^ _219_/A (sg13g2_inv_1)
     1    0.002853    0.014673    0.021320    0.364329 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.014674    0.000172    0.364501 v _301_/D (sg13g2_dfrbpq_1)
                                              0.364501   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017024    0.001022    0.089613 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239613   clock uncertainty
                                  0.000000    0.239613   clock reconvergence pessimism
                                 -0.021350    0.218263   library hold time
                                              0.218263   data required time
---------------------------------------------------------------------------------------------
                                              0.218263   data required time
                                             -0.364501   data arrival time
---------------------------------------------------------------------------------------------
                                              0.146239   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017024    0.001022    0.089613 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012367    0.031770    0.123914    0.213527 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031777    0.000447    0.213975 v fanout54/A (sg13g2_buf_8)
     8    0.038995    0.020216    0.057373    0.271347 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.020642    0.002207    0.273554 v _195_/B (sg13g2_xor2_1)
     2    0.010007    0.031394    0.056213    0.329767 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.031405    0.000555    0.330322 v _196_/B (sg13g2_xor2_1)
     1    0.001968    0.016786    0.035835    0.366157 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.016786    0.000074    0.366231 v _295_/D (sg13g2_dfrbpq_2)
                                              0.366231   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017021    0.000959    0.089551 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.239551   clock uncertainty
                                  0.000000    0.239551   clock reconvergence pessimism
                                 -0.021839    0.217712   library hold time
                                              0.217712   data required time
---------------------------------------------------------------------------------------------
                                              0.217712   data required time
                                             -0.366231   data arrival time
---------------------------------------------------------------------------------------------
                                              0.148519   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017015    0.000788    0.089379 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009444    0.025885    0.119192    0.208571 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.025888    0.000291    0.208862 v output2/A (sg13g2_buf_2)
     1    0.050810    0.059284    0.088457    0.297319 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.059410    0.002238    0.299557 v sign (out)
                                              0.299557   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.299557   data arrival time
---------------------------------------------------------------------------------------------
                                              0.149557   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020469    0.030326    0.130737    0.219347 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030418    0.001452    0.220800 v fanout58/A (sg13g2_buf_8)
     7    0.049173    0.022715    0.059487    0.280287 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022841    0.001231    0.281518 v _210_/B (sg13g2_xnor2_1)
     1    0.006228    0.034168    0.046488    0.328005 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.034169    0.000255    0.328260 v _211_/B (sg13g2_xnor2_1)
     1    0.002602    0.021382    0.038348    0.366608 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.021383    0.000163    0.366772 v _299_/D (sg13g2_dfrbpq_2)
                                              0.366772   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.238610   clock uncertainty
                                  0.000000    0.238610   clock reconvergence pessimism
                                 -0.022971    0.215639   library hold time
                                              0.215639   data required time
---------------------------------------------------------------------------------------------
                                              0.215639   data required time
                                             -0.366772   data arrival time
---------------------------------------------------------------------------------------------
                                              0.151133   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017012    0.000659    0.089250 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009553    0.026058    0.119304    0.208555 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.026064    0.000396    0.208951 v fanout75/A (sg13g2_buf_8)
     6    0.043808    0.021197    0.056320    0.265271 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021927    0.003086    0.268357 v _191_/A (sg13g2_xnor2_1)
     2    0.010420    0.049987    0.063802    0.332159 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.050000    0.000651    0.332810 v _192_/B (sg13g2_xnor2_1)
     1    0.001741    0.018884    0.039291    0.372101 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.018884    0.000067    0.372168 v _294_/D (sg13g2_dfrbpq_1)
                                              0.372168   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017012    0.000659    0.089250 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239250   clock uncertainty
                                  0.000000    0.239250   clock reconvergence pessimism
                                 -0.022325    0.216925   library hold time
                                              0.216925   data required time
---------------------------------------------------------------------------------------------
                                              0.216925   data required time
                                             -0.372168   data arrival time
---------------------------------------------------------------------------------------------
                                              0.155243   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017024    0.001022    0.089613 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012367    0.031770    0.123914    0.213527 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031777    0.000447    0.213975 v fanout54/A (sg13g2_buf_8)
     8    0.038995    0.020216    0.057373    0.271347 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.020385    0.001203    0.272550 v _202_/B (sg13g2_xor2_1)
     2    0.011955    0.035381    0.061595    0.334145 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.035405    0.000855    0.335000 v _204_/A (sg13g2_xor2_1)
     1    0.001776    0.016329    0.039483    0.374483 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.016329    0.000069    0.374552 v _297_/D (sg13g2_dfrbpq_2)
                                              0.374552   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088594 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.238594   clock uncertainty
                                  0.000000    0.238594   clock reconvergence pessimism
                                 -0.021803    0.216790   library hold time
                                              0.216790   data required time
---------------------------------------------------------------------------------------------
                                              0.216790   data required time
                                             -0.374552   data arrival time
---------------------------------------------------------------------------------------------
                                              0.157762   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089014 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.009633    0.026218    0.119277    0.208291 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.026224    0.000403    0.208694 v fanout70/A (sg13g2_buf_8)
     5    0.031207    0.018276    0.053729    0.262422 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.018297    0.000925    0.263348 v _199_/A (sg13g2_xnor2_1)
     2    0.011705    0.055238    0.066393    0.329740 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.055275    0.000770    0.330511 v _200_/B (sg13g2_xor2_1)
     1    0.003293    0.019044    0.047086    0.377596 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.019044    0.000217    0.377813 v _296_/D (sg13g2_dfrbpq_1)
                                              0.377813   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016589    0.000733    0.089014 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239014   clock uncertainty
                                  0.000000    0.239014   clock reconvergence pessimism
                                 -0.022429    0.216585   library hold time
                                              0.216585   data required time
---------------------------------------------------------------------------------------------
                                              0.216585   data required time
                                             -0.377813   data arrival time
---------------------------------------------------------------------------------------------
                                              0.161228   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017015    0.000788    0.089379 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009574    0.031482    0.121284    0.210663 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.031484    0.000297    0.210960 ^ _127_/A (sg13g2_inv_1)
     1    0.006442    0.020606    0.026781    0.237741 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.020629    0.000544    0.238285 v output3/A (sg13g2_buf_2)
     1    0.050632    0.059025    0.086349    0.324634 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.059147    0.002191    0.326825 v signB (out)
                                              0.326825   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.326825   data arrival time
---------------------------------------------------------------------------------------------
                                              0.176825   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017024    0.001022    0.089613 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.012367    0.031770    0.123914    0.213527 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031773    0.000320    0.213847 v fanout55/A (sg13g2_buf_2)
     5    0.029386    0.039669    0.071409    0.285256 v fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.039960    0.002677    0.287933 v _206_/B (sg13g2_xnor2_1)
     2    0.011430    0.054930    0.066927    0.354859 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.054931    0.000372    0.355231 v _208_/A (sg13g2_xor2_1)
     1    0.002072    0.017070    0.045626    0.400857 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.017071    0.000078    0.400936 v _298_/D (sg13g2_dfrbpq_1)
                                              0.400936   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000316    0.088597 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.238597   clock uncertainty
                                  0.000000    0.238597   clock reconvergence pessimism
                                 -0.021975    0.216622   library hold time
                                              0.216622   data required time
---------------------------------------------------------------------------------------------
                                              0.216622   data required time
                                             -0.400936   data arrival time
---------------------------------------------------------------------------------------------
                                              0.184313   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036035    0.001488    0.222511 ^ fanout58/A (sg13g2_buf_8)
     7    0.049535    0.025106    0.059124    0.281635 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025432    0.002228    0.283862 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004700    0.017036    0.023920    0.307782 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.017055    0.000298    0.308080 v output11/A (sg13g2_buf_2)
     1    0.051807    0.059835    0.086328    0.394409 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.059916    0.001526    0.395934 v sine_out[16] (out)
                                              0.395934   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.395934   data arrival time
---------------------------------------------------------------------------------------------
                                              0.245934   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036035    0.001488    0.222511 ^ fanout58/A (sg13g2_buf_8)
     7    0.049535    0.025106    0.059124    0.281635 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025243    0.001347    0.282981 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.007104    0.023550    0.030131    0.313112 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.023572    0.000548    0.313661 v output12/A (sg13g2_buf_2)
     1    0.051809    0.059929    0.088813    0.402474 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.060009    0.001526    0.403999 v sine_out[17] (out)
                                              0.403999   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.403999   data arrival time
---------------------------------------------------------------------------------------------
                                              0.253999   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036035    0.001488    0.222511 ^ fanout58/A (sg13g2_buf_8)
     7    0.049535    0.025106    0.059124    0.281635 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025131    0.000551    0.282186 ^ _281_/A (sg13g2_nor2_1)
     1    0.011493    0.031777    0.037450    0.319635 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.031896    0.001579    0.321215 v output35/A (sg13g2_buf_2)
     1    0.052309    0.060924    0.090931    0.412146 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.061253    0.003633    0.415779 v sine_out[8] (out)
                                              0.415779   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.415779   data arrival time
---------------------------------------------------------------------------------------------
                                              0.265779   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036035    0.001488    0.222511 ^ fanout58/A (sg13g2_buf_8)
     7    0.049535    0.025106    0.059124    0.281635 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025406    0.002125    0.283759 ^ _160_/A (sg13g2_nor2_1)
     1    0.011226    0.031110    0.037342    0.321101 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.031196    0.001324    0.322425 v output14/A (sg13g2_buf_2)
     1    0.051948    0.060176    0.091782    0.414207 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.060262    0.001581    0.415788 v sine_out[19] (out)
                                              0.415788   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.415788   data arrival time
---------------------------------------------------------------------------------------------
                                              0.265788   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025293    0.006326    0.284229 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.005255    0.032513    0.039576    0.323805 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.032519    0.000374    0.324179 v output15/A (sg13g2_buf_2)
     1    0.053151    0.061720    0.093065    0.417244 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.061822    0.001789    0.419033 v sine_out[1] (out)
                                              0.419033   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.419033   data arrival time
---------------------------------------------------------------------------------------------
                                              0.269033   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017021    0.000959    0.089551 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.019231    0.033714    0.131367    0.220918 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.033726    0.000586    0.221504 ^ fanout72/A (sg13g2_buf_8)
     7    0.044636    0.023447    0.056331    0.277834 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.024016    0.002569    0.280403 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.006366    0.039037    0.050831    0.331234 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.039044    0.000404    0.331638 v output28/A (sg13g2_buf_2)
     1    0.056373    0.065193    0.096250    0.427888 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.065626    0.004315    0.432203 v sine_out[31] (out)
                                              0.432203   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.432203   data arrival time
---------------------------------------------------------------------------------------------
                                              0.282203   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088594 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033294    0.050963    0.145149    0.233743 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050991    0.001105    0.234848 ^ fanout66/A (sg13g2_buf_8)
     8    0.044029    0.023619    0.061656    0.296504 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026777    0.006516    0.303020 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003837    0.025231    0.040408    0.343427 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.025232    0.000280    0.343707 v output5/A (sg13g2_buf_2)
     1    0.051870    0.060013    0.089637    0.433344 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.060078    0.001324    0.434669 v sine_out[10] (out)
                                              0.434669   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.434669   data arrival time
---------------------------------------------------------------------------------------------
                                              0.284669   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088594 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033294    0.050963    0.145149    0.233743 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050991    0.001105    0.234848 ^ fanout66/A (sg13g2_buf_8)
     8    0.044029    0.023619    0.061656    0.296504 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.025477    0.004658    0.301162 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.005413    0.028114    0.044680    0.345842 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.028129    0.000347    0.346189 v output6/A (sg13g2_buf_2)
     1    0.052518    0.061006    0.090973    0.437162 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.061101    0.001702    0.438864 v sine_out[11] (out)
                                              0.438864   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.438864   data arrival time
---------------------------------------------------------------------------------------------
                                              0.288864   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088594 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033294    0.050963    0.145149    0.233743 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050991    0.001105    0.234848 ^ fanout66/A (sg13g2_buf_8)
     8    0.044029    0.023619    0.061656    0.296504 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.024328    0.002509    0.299014 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.007502    0.032489    0.050438    0.349452 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.032502    0.000528    0.349980 v output36/A (sg13g2_buf_2)
     1    0.052156    0.060407    0.092434    0.442414 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.060492    0.001586    0.444000 v sine_out[9] (out)
                                              0.444000   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.444000   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294000   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088594 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033294    0.050963    0.145149    0.233743 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050991    0.001105    0.234848 ^ fanout66/A (sg13g2_buf_8)
     8    0.044029    0.023619    0.061656    0.296504 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.026882    0.006645    0.303149 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.006283    0.029848    0.047681    0.350830 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.029873    0.000468    0.351298 v output8/A (sg13g2_buf_2)
     1    0.052009    0.060220    0.091324    0.442621 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.060305    0.001582    0.444204 v sine_out[13] (out)
                                              0.444204   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.444204   data arrival time
---------------------------------------------------------------------------------------------
                                              0.294204   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036035    0.001488    0.222511 ^ fanout58/A (sg13g2_buf_8)
     7    0.049535    0.025106    0.059124    0.281635 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025374    0.001988    0.283623 ^ fanout56/A (sg13g2_buf_8)
     8    0.035332    0.020374    0.051077    0.334699 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.021017    0.002825    0.337524 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.004184    0.015329    0.022068    0.359592 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.015329    0.000164    0.359756 v output16/A (sg13g2_buf_2)
     1    0.052105    0.060116    0.085857    0.445613 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.060200    0.001580    0.447193 v sine_out[20] (out)
                                              0.447193   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.447193   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297193   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036035    0.001488    0.222511 ^ fanout58/A (sg13g2_buf_8)
     7    0.049535    0.025106    0.059124    0.281635 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025374    0.001988    0.283623 ^ fanout56/A (sg13g2_buf_8)
     8    0.035332    0.020374    0.051077    0.334699 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.020794    0.002184    0.336883 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.005730    0.018172    0.024454    0.361337 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.018191    0.000445    0.361782 v output13/A (sg13g2_buf_2)
     1    0.051840    0.059885    0.086773    0.448555 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.059967    0.001544    0.450099 v sine_out[18] (out)
                                              0.450099   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.450099   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300099   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036035    0.001488    0.222511 ^ fanout58/A (sg13g2_buf_8)
     7    0.049535    0.025106    0.059124    0.281635 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025374    0.001988    0.283623 ^ fanout56/A (sg13g2_buf_8)
     8    0.035332    0.020374    0.051077    0.334699 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.020629    0.001603    0.336302 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.006175    0.019002    0.025198    0.361500 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.019014    0.000380    0.361880 v output18/A (sg13g2_buf_2)
     1    0.052044    0.060388    0.087202    0.449082 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.060476    0.001608    0.450690 v sine_out[22] (out)
                                              0.450690   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.450690   data arrival time
---------------------------------------------------------------------------------------------
                                              0.300690   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036035    0.001488    0.222511 ^ fanout58/A (sg13g2_buf_8)
     7    0.049535    0.025106    0.059124    0.281635 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025374    0.001988    0.283623 ^ fanout56/A (sg13g2_buf_8)
     8    0.035332    0.020374    0.051077    0.334699 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.020798    0.002197    0.336896 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.006790    0.020230    0.026130    0.363026 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.020263    0.000644    0.363670 v output17/A (sg13g2_buf_2)
     1    0.052113    0.060475    0.087738    0.451408 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.060562    0.001597    0.453004 v sine_out[21] (out)
                                              0.453004   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.453004   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303004   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025229    0.006249    0.284152 ^ _130_/B (sg13g2_nor2_1)
     2    0.009517    0.026378    0.031905    0.316056 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.026392    0.000494    0.316551 v _284_/A (sg13g2_and2_1)
     1    0.006078    0.019651    0.050405    0.366955 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.019663    0.000437    0.367392 v output7/A (sg13g2_buf_2)
     1    0.052432    0.060877    0.086327    0.453719 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.061209    0.003655    0.457374 v sine_out[12] (out)
                                              0.457374   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.457374   data arrival time
---------------------------------------------------------------------------------------------
                                              0.307374   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036035    0.001488    0.222511 ^ fanout58/A (sg13g2_buf_8)
     7    0.049535    0.025106    0.059124    0.281635 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.025374    0.001988    0.283623 ^ fanout56/A (sg13g2_buf_8)
     8    0.035332    0.020374    0.051077    0.334699 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.021060    0.002935    0.337634 ^ _167_/A (sg13g2_nor2_1)
     1    0.007173    0.023341    0.029608    0.367242 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.023367    0.000469    0.367711 v output19/A (sg13g2_buf_2)
     1    0.052152    0.060640    0.087548    0.455259 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.060974    0.003655    0.458914 v sine_out[23] (out)
                                              0.458914   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.458914   data arrival time
---------------------------------------------------------------------------------------------
                                              0.308914   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025229    0.006249    0.284152 ^ _130_/B (sg13g2_nor2_1)
     2    0.009517    0.026378    0.031905    0.316056 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.026403    0.000651    0.316707 v _136_/B (sg13g2_nand2b_2)
     4    0.016755    0.029460    0.031523    0.348230 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029469    0.000414    0.348644 ^ _278_/A (sg13g2_nor2_1)
     1    0.003039    0.017336    0.025257    0.373901 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.017336    0.000120    0.374021 v output33/A (sg13g2_buf_2)
     1    0.052596    0.060645    0.087087    0.461109 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.060719    0.001458    0.462567 v sine_out[6] (out)
                                              0.462567   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.462567   data arrival time
---------------------------------------------------------------------------------------------
                                              0.312567   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025171    0.006178    0.284081 ^ _143_/A (sg13g2_nor2_1)
     2    0.007326    0.024406    0.031056    0.315137 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.024435    0.000641    0.315778 v _147_/A (sg13g2_nand2_1)
     2    0.007592    0.027296    0.030418    0.346196 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.027300    0.000242    0.346438 ^ _275_/B (sg13g2_nor2_1)
     1    0.006831    0.021307    0.027973    0.374410 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.021337    0.000625    0.375035 v output30/A (sg13g2_buf_2)
     1    0.052383    0.060484    0.088347    0.463382 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.060569    0.001590    0.464972 v sine_out[3] (out)
                                              0.464972   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.464972   data arrival time
---------------------------------------------------------------------------------------------
                                              0.314972   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020469    0.030326    0.130737    0.219347 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030418    0.001452    0.220800 v fanout58/A (sg13g2_buf_8)
     7    0.049173    0.022715    0.059487    0.280287 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022996    0.001941    0.282227 v fanout56/A (sg13g2_buf_8)
     8    0.034717    0.018915    0.052924    0.335151 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.019570    0.002836    0.337987 v _175_/A (sg13g2_nand2_1)
     1    0.008199    0.027881    0.030209    0.368196 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.027898    0.000547    0.368742 ^ output22/A (sg13g2_buf_2)
     1    0.053218    0.074835    0.093138    0.461881 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.075138    0.003851    0.465732 ^ sine_out[26] (out)
                                              0.465732   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.465732   data arrival time
---------------------------------------------------------------------------------------------
                                              0.315732   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025229    0.006249    0.284152 ^ _130_/B (sg13g2_nor2_1)
     2    0.009517    0.026378    0.031905    0.316056 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.026403    0.000651    0.316707 v _136_/B (sg13g2_nand2b_2)
     4    0.016755    0.029460    0.031523    0.348230 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029492    0.000776    0.349006 ^ _279_/A (sg13g2_nor2_1)
     1    0.004380    0.019776    0.027522    0.376529 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.019777    0.000285    0.376814 v output34/A (sg13g2_buf_2)
     1    0.052207    0.060650    0.086409    0.463222 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.060934    0.003378    0.466600 v sine_out[7] (out)
                                              0.466600   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.466600   data arrival time
---------------------------------------------------------------------------------------------
                                              0.316600   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025229    0.006249    0.284152 ^ _130_/B (sg13g2_nor2_1)
     2    0.009517    0.026378    0.031905    0.316056 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.026403    0.000651    0.316707 v _136_/B (sg13g2_nand2b_2)
     4    0.016755    0.029460    0.031523    0.348230 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029499    0.000848    0.349078 ^ _277_/A (sg13g2_nor2_1)
     1    0.004921    0.020757    0.028440    0.377518 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.020758    0.000313    0.377831 v output32/A (sg13g2_buf_2)
     1    0.051918    0.060000    0.087792    0.465623 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.060084    0.001568    0.467191 v sine_out[5] (out)
                                              0.467191   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.467191   data arrival time
---------------------------------------------------------------------------------------------
                                              0.317191   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025229    0.006249    0.284152 ^ _130_/B (sg13g2_nor2_1)
     2    0.009517    0.026378    0.031905    0.316056 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.026403    0.000651    0.316707 v _136_/B (sg13g2_nand2b_2)
     4    0.016755    0.029460    0.031523    0.348230 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.029500    0.000862    0.349092 ^ _276_/A (sg13g2_nor2_1)
     1    0.005570    0.021931    0.029532    0.378624 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.021933    0.000368    0.378992 v output31/A (sg13g2_buf_2)
     1    0.051961    0.060061    0.088267    0.467258 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.060145    0.001576    0.468835 v sine_out[4] (out)
                                              0.468835   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.468835   data arrival time
---------------------------------------------------------------------------------------------
                                              0.318835   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020469    0.030326    0.130737    0.219347 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030418    0.001452    0.220800 v fanout58/A (sg13g2_buf_8)
     7    0.049173    0.022715    0.059487    0.280287 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022996    0.001941    0.282227 v fanout56/A (sg13g2_buf_8)
     8    0.034717    0.018915    0.052924    0.335151 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.019635    0.002990    0.338141 v _170_/A (sg13g2_nand2_1)
     1    0.009414    0.030880    0.032366    0.370507 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.030918    0.000857    0.371364 ^ output20/A (sg13g2_buf_2)
     1    0.052969    0.074537    0.094098    0.465462 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.074835    0.003819    0.469281 ^ sine_out[24] (out)
                                              0.469281   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.469281   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319281   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020469    0.030326    0.130737    0.219347 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030418    0.001452    0.220800 v fanout58/A (sg13g2_buf_8)
     7    0.049173    0.022715    0.059487    0.280287 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022996    0.001941    0.282227 v fanout56/A (sg13g2_buf_8)
     8    0.034717    0.018915    0.052924    0.335151 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.019715    0.003174    0.338325 v _172_/A (sg13g2_nand2_1)
     1    0.009305    0.030621    0.032217    0.370542 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.030648    0.000714    0.371256 ^ output21/A (sg13g2_buf_2)
     1    0.053404    0.075078    0.094501    0.465757 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.075350    0.003665    0.469422 ^ sine_out[25] (out)
                                              0.469422   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.469422   data arrival time
---------------------------------------------------------------------------------------------
                                              0.319422   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.023742    0.004123    0.282026 ^ _255_/A (sg13g2_nor4_1)
     1    0.004008    0.024256    0.029618    0.311644 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.024256    0.000160    0.311804 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007679    0.055609    0.053905    0.365709 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.055636    0.000928    0.366637 ^ output4/A (sg13g2_buf_2)
     1    0.052931    0.074403    0.103586    0.470222 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.074714    0.003897    0.474119 ^ sine_out[0] (out)
                                              0.474119   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.474119   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324119   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025171    0.006178    0.284081 ^ _143_/A (sg13g2_nor2_1)
     2    0.007326    0.024406    0.031056    0.315137 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.024424    0.000503    0.315639 v _144_/B (sg13g2_nand2_1)
     2    0.007232    0.028468    0.032685    0.348324 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.028481    0.000219    0.348543 ^ _212_/B (sg13g2_nor2_1)
     2    0.011223    0.030514    0.035794    0.384337 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.030532    0.000617    0.384954 v output26/A (sg13g2_buf_2)
     1    0.053125    0.061366    0.092459    0.477413 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.061446    0.001530    0.478942 v sine_out[2] (out)
                                              0.478942   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.478942   data arrival time
---------------------------------------------------------------------------------------------
                                              0.328942   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020469    0.030326    0.130737    0.219347 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030418    0.001452    0.220800 v fanout58/A (sg13g2_buf_8)
     7    0.049173    0.022715    0.059487    0.280287 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022735    0.000481    0.280768 v fanout57/A (sg13g2_buf_1)
     4    0.019505    0.047168    0.067559    0.348327 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.047275    0.001866    0.350194 v _180_/A (sg13g2_nand2_1)
     1    0.007201    0.030574    0.035244    0.385438 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.030599    0.000666    0.386104 ^ output24/A (sg13g2_buf_2)
     1    0.054822    0.076914    0.095583    0.481687 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.077231    0.003999    0.485686 ^ sine_out[28] (out)
                                              0.485686   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.485686   data arrival time
---------------------------------------------------------------------------------------------
                                              0.335686   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020469    0.030326    0.130737    0.219347 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.030418    0.001452    0.220800 v fanout58/A (sg13g2_buf_8)
     7    0.049173    0.022715    0.059487    0.280287 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.022735    0.000481    0.280768 v fanout57/A (sg13g2_buf_1)
     4    0.019505    0.047168    0.067559    0.348327 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.047367    0.002514    0.350842 v _176_/B1 (sg13g2_o21ai_1)
     1    0.005235    0.029577    0.036586    0.387428 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.029590    0.000382    0.387809 ^ output23/A (sg13g2_buf_2)
     1    0.054548    0.076555    0.094950    0.482760 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.076871    0.003983    0.486742 ^ sine_out[27] (out)
                                              0.486742   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.486742   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336742   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025171    0.006178    0.284081 ^ _143_/A (sg13g2_nor2_1)
     2    0.007326    0.024406    0.031056    0.315137 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.024435    0.000641    0.315778 v _147_/A (sg13g2_nand2_1)
     2    0.007592    0.027296    0.030418    0.346196 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.027299    0.000230    0.346426 ^ _149_/B (sg13g2_nand2_1)
     1    0.006938    0.035859    0.044545    0.390970 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.035898    0.000928    0.391899 v output10/A (sg13g2_buf_2)
     1    0.051863    0.060156    0.093536    0.485435 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.060238    0.001544    0.486979 v sine_out[15] (out)
                                              0.486979   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.486979   data arrival time
---------------------------------------------------------------------------------------------
                                              0.336979   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088594 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033294    0.050963    0.145149    0.233743 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050993    0.001143    0.234886 ^ fanout68/A (sg13g2_buf_8)
     6    0.039161    0.022688    0.062176    0.297063 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022880    0.001657    0.298720 ^ fanout67/A (sg13g2_buf_8)
     8    0.037461    0.020851    0.050895    0.349615 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.021459    0.002826    0.352441 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.002922    0.027042    0.040169    0.392610 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.027042    0.000117    0.392727 v output29/A (sg13g2_buf_2)
     1    0.055612    0.064640    0.090914    0.483641 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.065108    0.004458    0.488099 v sine_out[32] (out)
                                              0.488099   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.488099   data arrival time
---------------------------------------------------------------------------------------------
                                              0.338099   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000330    0.088610 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.020923    0.035954    0.132413    0.221023 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.036038    0.001514    0.222538 ^ fanout59/A (sg13g2_buf_8)
     8    0.041176    0.022129    0.055366    0.277903 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.025171    0.006178    0.284081 ^ _143_/A (sg13g2_nor2_1)
     2    0.007326    0.024406    0.031056    0.315137 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.024424    0.000503    0.315639 v _144_/B (sg13g2_nand2_1)
     2    0.007232    0.028468    0.032685    0.348324 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.028481    0.000223    0.348547 ^ _145_/B (sg13g2_nand2_1)
     1    0.009059    0.043853    0.051265    0.399812 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.043866    0.000625    0.400437 v output9/A (sg13g2_buf_2)
     1    0.051886    0.060288    0.096741    0.497178 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.060354    0.001333    0.498511 v sine_out[14] (out)
                                              0.498511   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.498511   data arrival time
---------------------------------------------------------------------------------------------
                                              0.348511   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006945    0.025170    0.116339    0.205655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.025185    0.000191    0.205847 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010193    0.039431    0.263586    0.469433 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039431    0.000430    0.469862 ^ fanout76/A (sg13g2_buf_8)
     8    0.046651    0.024210    0.058759    0.528621 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.026001    0.005081    0.533703 ^ _128_/A (sg13g2_inv_2)
     5    0.024604    0.031675    0.034203    0.567905 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.031691    0.000612    0.568517 v _293_/D (sg13g2_dfrbpq_1)
                                              0.568517   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016499    0.001620    0.042866 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.024462    0.017004    0.045725    0.088591 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.017013    0.000725    0.089317 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.239317   clock uncertainty
                                  0.000000    0.239317   clock reconvergence pessimism
                                 -0.025284    0.214033   library hold time
                                              0.214033   data required time
---------------------------------------------------------------------------------------------
                                              0.214033   data required time
                                             -0.568517   data arrival time
---------------------------------------------------------------------------------------------
                                              0.354484   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088594 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033294    0.050963    0.145149    0.233743 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050993    0.001143    0.234886 ^ fanout68/A (sg13g2_buf_8)
     6    0.039161    0.022688    0.062176    0.297063 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022880    0.001657    0.298720 ^ fanout67/A (sg13g2_buf_8)
     8    0.037461    0.020851    0.050895    0.349615 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.021040    0.001325    0.350940 ^ _183_/A (sg13g2_and2_1)
     2    0.008007    0.029328    0.061823    0.412763 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.029336    0.000470    0.413233 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004489    0.021293    0.045330    0.458563 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.021294    0.000296    0.458860 v output25/A (sg13g2_buf_2)
     1    0.055440    0.063992    0.088888    0.547748 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.064395    0.004129    0.551877 v sine_out[29] (out)
                                              0.551877   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.551877   data arrival time
---------------------------------------------------------------------------------------------
                                              0.401877   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.018581    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002146    0.001073    0.001073 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.024936    0.016382    0.040173    0.041246 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.016494    0.001594    0.042840 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.022947    0.016579    0.045441    0.088281 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.016580    0.000313    0.088594 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.033294    0.050963    0.145149    0.233743 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.050993    0.001143    0.234886 ^ fanout68/A (sg13g2_buf_8)
     6    0.039161    0.022688    0.062176    0.297063 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.022880    0.001657    0.298720 ^ fanout67/A (sg13g2_buf_8)
     8    0.037461    0.020851    0.050895    0.349615 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.021040    0.001325    0.350940 ^ _183_/A (sg13g2_and2_1)
     2    0.008007    0.029328    0.061823    0.412763 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.029336    0.000478    0.413241 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.007442    0.027081    0.051954    0.465195 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.027098    0.000540    0.465734 v output27/A (sg13g2_buf_2)
     1    0.054459    0.063728    0.088868    0.554602 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.064679    0.006242    0.560844 v sine_out[30] (out)
                                              0.560844   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.560844   data arrival time
---------------------------------------------------------------------------------------------
                                              0.410844   slack (MET)



