
TP_capteur_cottu_jaimes.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003920  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  08003af0  08003af0  00013af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ba8  08003ba8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003ba8  08003ba8  00013ba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003bb0  08003bb0  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003bb0  08003bb0  00013bb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003bb4  08003bb4  00013bb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003bb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000138  20000070  08003c28  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001a8  08003c28  000201a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ce9f  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c76  00000000  00000000  0002cf3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b60  00000000  00000000  0002ebb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ac0  00000000  00000000  0002f718  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000224ce  00000000  00000000  000301d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e405  00000000  00000000  000526a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ce798  00000000  00000000  00060aab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012f243  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003750  00000000  00000000  0012f294  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003ad8 	.word	0x08003ad8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08003ad8 	.word	0x08003ad8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80005b8:	f000 fbd4 	bl	8000d64 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80005bc:	f000 f814 	bl	80005e8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80005c0:	f000 f936 	bl	8000830 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80005c4:	f000 f90a 	bl	80007dc <MX_USART2_UART_Init>
	MX_CAN2_Init();
 80005c8:	f000 f87c 	bl	80006c4 <MX_CAN2_Init>
	MX_I2C1_Init();
 80005cc:	f000 f8ae 	bl	800072c <MX_I2C1_Init>
	MX_USART1_UART_Init();
 80005d0:	f000 f8da 	bl	8000788 <MX_USART1_UART_Init>
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		/* USER CODE END WHILE */
		//HAL_UART_Transmit(&huart2,"bonjour\n\r",strlen("bonjour\n\r"),100);
		printf("Bonjour");
 80005d4:	4803      	ldr	r0, [pc, #12]	; (80005e4 <main+0x30>)
 80005d6:	f002 faf1 	bl	8002bbc <iprintf>
		HAL_Delay(1000);
 80005da:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80005de:	f000 fc33 	bl	8000e48 <HAL_Delay>
	{
 80005e2:	e7f7      	b.n	80005d4 <main+0x20>
 80005e4:	08003af0 	.word	0x08003af0

080005e8 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b094      	sub	sp, #80	; 0x50
 80005ec:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005ee:	f107 031c 	add.w	r3, r7, #28
 80005f2:	2234      	movs	r2, #52	; 0x34
 80005f4:	2100      	movs	r1, #0
 80005f6:	4618      	mov	r0, r3
 80005f8:	f002 fad8 	bl	8002bac <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005fc:	f107 0308 	add.w	r3, r7, #8
 8000600:	2200      	movs	r2, #0
 8000602:	601a      	str	r2, [r3, #0]
 8000604:	605a      	str	r2, [r3, #4]
 8000606:	609a      	str	r2, [r3, #8]
 8000608:	60da      	str	r2, [r3, #12]
 800060a:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800060c:	2300      	movs	r3, #0
 800060e:	607b      	str	r3, [r7, #4]
 8000610:	4b2a      	ldr	r3, [pc, #168]	; (80006bc <SystemClock_Config+0xd4>)
 8000612:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000614:	4a29      	ldr	r2, [pc, #164]	; (80006bc <SystemClock_Config+0xd4>)
 8000616:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800061a:	6413      	str	r3, [r2, #64]	; 0x40
 800061c:	4b27      	ldr	r3, [pc, #156]	; (80006bc <SystemClock_Config+0xd4>)
 800061e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000620:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000624:	607b      	str	r3, [r7, #4]
 8000626:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000628:	2300      	movs	r3, #0
 800062a:	603b      	str	r3, [r7, #0]
 800062c:	4b24      	ldr	r3, [pc, #144]	; (80006c0 <SystemClock_Config+0xd8>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000634:	4a22      	ldr	r2, [pc, #136]	; (80006c0 <SystemClock_Config+0xd8>)
 8000636:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800063a:	6013      	str	r3, [r2, #0]
 800063c:	4b20      	ldr	r3, [pc, #128]	; (80006c0 <SystemClock_Config+0xd8>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000644:	603b      	str	r3, [r7, #0]
 8000646:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000648:	2302      	movs	r3, #2
 800064a:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800064c:	2301      	movs	r3, #1
 800064e:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000650:	2310      	movs	r3, #16
 8000652:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000654:	2302      	movs	r3, #2
 8000656:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000658:	2300      	movs	r3, #0
 800065a:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 16;
 800065c:	2310      	movs	r3, #16
 800065e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 336;
 8000660:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000664:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000666:	2304      	movs	r3, #4
 8000668:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 800066a:	2302      	movs	r3, #2
 800066c:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 800066e:	2302      	movs	r3, #2
 8000670:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000672:	f107 031c 	add.w	r3, r7, #28
 8000676:	4618      	mov	r0, r3
 8000678:	f001 fc0e 	bl	8001e98 <HAL_RCC_OscConfig>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <SystemClock_Config+0x9e>
	{
		Error_Handler();
 8000682:	f000 f90b 	bl	800089c <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000686:	230f      	movs	r3, #15
 8000688:	60bb      	str	r3, [r7, #8]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800068a:	2302      	movs	r3, #2
 800068c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800068e:	2300      	movs	r3, #0
 8000690:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000692:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000696:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000698:	2300      	movs	r3, #0
 800069a:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800069c:	f107 0308 	add.w	r3, r7, #8
 80006a0:	2102      	movs	r1, #2
 80006a2:	4618      	mov	r0, r3
 80006a4:	f001 f8ae 	bl	8001804 <HAL_RCC_ClockConfig>
 80006a8:	4603      	mov	r3, r0
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d001      	beq.n	80006b2 <SystemClock_Config+0xca>
	{
		Error_Handler();
 80006ae:	f000 f8f5 	bl	800089c <Error_Handler>
	}
}
 80006b2:	bf00      	nop
 80006b4:	3750      	adds	r7, #80	; 0x50
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	40023800 	.word	0x40023800
 80006c0:	40007000 	.word	0x40007000

080006c4 <MX_CAN2_Init>:
 * @brief CAN2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN2_Init(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
	/* USER CODE END CAN2_Init 0 */

	/* USER CODE BEGIN CAN2_Init 1 */

	/* USER CODE END CAN2_Init 1 */
	hcan2.Instance = CAN2;
 80006c8:	4b16      	ldr	r3, [pc, #88]	; (8000724 <MX_CAN2_Init+0x60>)
 80006ca:	4a17      	ldr	r2, [pc, #92]	; (8000728 <MX_CAN2_Init+0x64>)
 80006cc:	601a      	str	r2, [r3, #0]
	hcan2.Init.Prescaler = 16;
 80006ce:	4b15      	ldr	r3, [pc, #84]	; (8000724 <MX_CAN2_Init+0x60>)
 80006d0:	2210      	movs	r2, #16
 80006d2:	605a      	str	r2, [r3, #4]
	hcan2.Init.Mode = CAN_MODE_NORMAL;
 80006d4:	4b13      	ldr	r3, [pc, #76]	; (8000724 <MX_CAN2_Init+0x60>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	609a      	str	r2, [r3, #8]
	hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80006da:	4b12      	ldr	r3, [pc, #72]	; (8000724 <MX_CAN2_Init+0x60>)
 80006dc:	2200      	movs	r2, #0
 80006de:	60da      	str	r2, [r3, #12]
	hcan2.Init.TimeSeg1 = CAN_BS1_1TQ;
 80006e0:	4b10      	ldr	r3, [pc, #64]	; (8000724 <MX_CAN2_Init+0x60>)
 80006e2:	2200      	movs	r2, #0
 80006e4:	611a      	str	r2, [r3, #16]
	hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 80006e6:	4b0f      	ldr	r3, [pc, #60]	; (8000724 <MX_CAN2_Init+0x60>)
 80006e8:	2200      	movs	r2, #0
 80006ea:	615a      	str	r2, [r3, #20]
	hcan2.Init.TimeTriggeredMode = DISABLE;
 80006ec:	4b0d      	ldr	r3, [pc, #52]	; (8000724 <MX_CAN2_Init+0x60>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	761a      	strb	r2, [r3, #24]
	hcan2.Init.AutoBusOff = DISABLE;
 80006f2:	4b0c      	ldr	r3, [pc, #48]	; (8000724 <MX_CAN2_Init+0x60>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	765a      	strb	r2, [r3, #25]
	hcan2.Init.AutoWakeUp = DISABLE;
 80006f8:	4b0a      	ldr	r3, [pc, #40]	; (8000724 <MX_CAN2_Init+0x60>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	769a      	strb	r2, [r3, #26]
	hcan2.Init.AutoRetransmission = DISABLE;
 80006fe:	4b09      	ldr	r3, [pc, #36]	; (8000724 <MX_CAN2_Init+0x60>)
 8000700:	2200      	movs	r2, #0
 8000702:	76da      	strb	r2, [r3, #27]
	hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000704:	4b07      	ldr	r3, [pc, #28]	; (8000724 <MX_CAN2_Init+0x60>)
 8000706:	2200      	movs	r2, #0
 8000708:	771a      	strb	r2, [r3, #28]
	hcan2.Init.TransmitFifoPriority = DISABLE;
 800070a:	4b06      	ldr	r3, [pc, #24]	; (8000724 <MX_CAN2_Init+0x60>)
 800070c:	2200      	movs	r2, #0
 800070e:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000710:	4804      	ldr	r0, [pc, #16]	; (8000724 <MX_CAN2_Init+0x60>)
 8000712:	f000 fbbd 	bl	8000e90 <HAL_CAN_Init>
 8000716:	4603      	mov	r3, r0
 8000718:	2b00      	cmp	r3, #0
 800071a:	d001      	beq.n	8000720 <MX_CAN2_Init+0x5c>
	{
		Error_Handler();
 800071c:	f000 f8be 	bl	800089c <Error_Handler>
	}
	/* USER CODE BEGIN CAN2_Init 2 */

	/* USER CODE END CAN2_Init 2 */

}
 8000720:	bf00      	nop
 8000722:	bd80      	pop	{r7, pc}
 8000724:	2000008c 	.word	0x2000008c
 8000728:	40006800 	.word	0x40006800

0800072c <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000730:	4b12      	ldr	r3, [pc, #72]	; (800077c <MX_I2C1_Init+0x50>)
 8000732:	4a13      	ldr	r2, [pc, #76]	; (8000780 <MX_I2C1_Init+0x54>)
 8000734:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8000736:	4b11      	ldr	r3, [pc, #68]	; (800077c <MX_I2C1_Init+0x50>)
 8000738:	4a12      	ldr	r2, [pc, #72]	; (8000784 <MX_I2C1_Init+0x58>)
 800073a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800073c:	4b0f      	ldr	r3, [pc, #60]	; (800077c <MX_I2C1_Init+0x50>)
 800073e:	2200      	movs	r2, #0
 8000740:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8000742:	4b0e      	ldr	r3, [pc, #56]	; (800077c <MX_I2C1_Init+0x50>)
 8000744:	2200      	movs	r2, #0
 8000746:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000748:	4b0c      	ldr	r3, [pc, #48]	; (800077c <MX_I2C1_Init+0x50>)
 800074a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800074e:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000750:	4b0a      	ldr	r3, [pc, #40]	; (800077c <MX_I2C1_Init+0x50>)
 8000752:	2200      	movs	r2, #0
 8000754:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8000756:	4b09      	ldr	r3, [pc, #36]	; (800077c <MX_I2C1_Init+0x50>)
 8000758:	2200      	movs	r2, #0
 800075a:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800075c:	4b07      	ldr	r3, [pc, #28]	; (800077c <MX_I2C1_Init+0x50>)
 800075e:	2200      	movs	r2, #0
 8000760:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000762:	4b06      	ldr	r3, [pc, #24]	; (800077c <MX_I2C1_Init+0x50>)
 8000764:	2200      	movs	r2, #0
 8000766:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000768:	4804      	ldr	r0, [pc, #16]	; (800077c <MX_I2C1_Init+0x50>)
 800076a:	f000 ff07 	bl	800157c <HAL_I2C_Init>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 8000774:	f000 f892 	bl	800089c <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000778:	bf00      	nop
 800077a:	bd80      	pop	{r7, pc}
 800077c:	200000b4 	.word	0x200000b4
 8000780:	40005400 	.word	0x40005400
 8000784:	000186a0 	.word	0x000186a0

08000788 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 800078c:	4b11      	ldr	r3, [pc, #68]	; (80007d4 <MX_USART1_UART_Init+0x4c>)
 800078e:	4a12      	ldr	r2, [pc, #72]	; (80007d8 <MX_USART1_UART_Init+0x50>)
 8000790:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8000792:	4b10      	ldr	r3, [pc, #64]	; (80007d4 <MX_USART1_UART_Init+0x4c>)
 8000794:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000798:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800079a:	4b0e      	ldr	r3, [pc, #56]	; (80007d4 <MX_USART1_UART_Init+0x4c>)
 800079c:	2200      	movs	r2, #0
 800079e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80007a0:	4b0c      	ldr	r3, [pc, #48]	; (80007d4 <MX_USART1_UART_Init+0x4c>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80007a6:	4b0b      	ldr	r3, [pc, #44]	; (80007d4 <MX_USART1_UART_Init+0x4c>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80007ac:	4b09      	ldr	r3, [pc, #36]	; (80007d4 <MX_USART1_UART_Init+0x4c>)
 80007ae:	220c      	movs	r2, #12
 80007b0:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007b2:	4b08      	ldr	r3, [pc, #32]	; (80007d4 <MX_USART1_UART_Init+0x4c>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80007b8:	4b06      	ldr	r3, [pc, #24]	; (80007d4 <MX_USART1_UART_Init+0x4c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK)
 80007be:	4805      	ldr	r0, [pc, #20]	; (80007d4 <MX_USART1_UART_Init+0x4c>)
 80007c0:	f001 fe08 	bl	80023d4 <HAL_UART_Init>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <MX_USART1_UART_Init+0x46>
	{
		Error_Handler();
 80007ca:	f000 f867 	bl	800089c <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80007ce:	bf00      	nop
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	20000108 	.word	0x20000108
 80007d8:	40011000 	.word	0x40011000

080007dc <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80007e0:	4b11      	ldr	r3, [pc, #68]	; (8000828 <MX_USART2_UART_Init+0x4c>)
 80007e2:	4a12      	ldr	r2, [pc, #72]	; (800082c <MX_USART2_UART_Init+0x50>)
 80007e4:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80007e6:	4b10      	ldr	r3, [pc, #64]	; (8000828 <MX_USART2_UART_Init+0x4c>)
 80007e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80007ec:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007ee:	4b0e      	ldr	r3, [pc, #56]	; (8000828 <MX_USART2_UART_Init+0x4c>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80007f4:	4b0c      	ldr	r3, [pc, #48]	; (8000828 <MX_USART2_UART_Init+0x4c>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80007fa:	4b0b      	ldr	r3, [pc, #44]	; (8000828 <MX_USART2_UART_Init+0x4c>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000800:	4b09      	ldr	r3, [pc, #36]	; (8000828 <MX_USART2_UART_Init+0x4c>)
 8000802:	220c      	movs	r2, #12
 8000804:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000806:	4b08      	ldr	r3, [pc, #32]	; (8000828 <MX_USART2_UART_Init+0x4c>)
 8000808:	2200      	movs	r2, #0
 800080a:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800080c:	4b06      	ldr	r3, [pc, #24]	; (8000828 <MX_USART2_UART_Init+0x4c>)
 800080e:	2200      	movs	r2, #0
 8000810:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8000812:	4805      	ldr	r0, [pc, #20]	; (8000828 <MX_USART2_UART_Init+0x4c>)
 8000814:	f001 fdde 	bl	80023d4 <HAL_UART_Init>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 800081e:	f000 f83d 	bl	800089c <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000822:	bf00      	nop
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	2000014c 	.word	0x2000014c
 800082c:	40004400 	.word	0x40004400

08000830 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000830:	b480      	push	{r7}
 8000832:	b085      	sub	sp, #20
 8000834:	af00      	add	r7, sp, #0

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000836:	2300      	movs	r3, #0
 8000838:	60fb      	str	r3, [r7, #12]
 800083a:	4b17      	ldr	r3, [pc, #92]	; (8000898 <MX_GPIO_Init+0x68>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	4a16      	ldr	r2, [pc, #88]	; (8000898 <MX_GPIO_Init+0x68>)
 8000840:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000844:	6313      	str	r3, [r2, #48]	; 0x30
 8000846:	4b14      	ldr	r3, [pc, #80]	; (8000898 <MX_GPIO_Init+0x68>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800084e:	60fb      	str	r3, [r7, #12]
 8000850:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	60bb      	str	r3, [r7, #8]
 8000856:	4b10      	ldr	r3, [pc, #64]	; (8000898 <MX_GPIO_Init+0x68>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800085a:	4a0f      	ldr	r2, [pc, #60]	; (8000898 <MX_GPIO_Init+0x68>)
 800085c:	f043 0301 	orr.w	r3, r3, #1
 8000860:	6313      	str	r3, [r2, #48]	; 0x30
 8000862:	4b0d      	ldr	r3, [pc, #52]	; (8000898 <MX_GPIO_Init+0x68>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	f003 0301 	and.w	r3, r3, #1
 800086a:	60bb      	str	r3, [r7, #8]
 800086c:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	607b      	str	r3, [r7, #4]
 8000872:	4b09      	ldr	r3, [pc, #36]	; (8000898 <MX_GPIO_Init+0x68>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000876:	4a08      	ldr	r2, [pc, #32]	; (8000898 <MX_GPIO_Init+0x68>)
 8000878:	f043 0302 	orr.w	r3, r3, #2
 800087c:	6313      	str	r3, [r2, #48]	; 0x30
 800087e:	4b06      	ldr	r3, [pc, #24]	; (8000898 <MX_GPIO_Init+0x68>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	607b      	str	r3, [r7, #4]
 8000888:	687b      	ldr	r3, [r7, #4]

}
 800088a:	bf00      	nop
 800088c:	3714      	adds	r7, #20
 800088e:	46bd      	mov	sp, r7
 8000890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000894:	4770      	bx	lr
 8000896:	bf00      	nop
 8000898:	40023800 	.word	0x40023800

0800089c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008a0:	b672      	cpsid	i
}
 80008a2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80008a4:	e7fe      	b.n	80008a4 <Error_Handler+0x8>
	...

080008a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b082      	sub	sp, #8
 80008ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ae:	2300      	movs	r3, #0
 80008b0:	607b      	str	r3, [r7, #4]
 80008b2:	4b10      	ldr	r3, [pc, #64]	; (80008f4 <HAL_MspInit+0x4c>)
 80008b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008b6:	4a0f      	ldr	r2, [pc, #60]	; (80008f4 <HAL_MspInit+0x4c>)
 80008b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008bc:	6453      	str	r3, [r2, #68]	; 0x44
 80008be:	4b0d      	ldr	r3, [pc, #52]	; (80008f4 <HAL_MspInit+0x4c>)
 80008c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008c6:	607b      	str	r3, [r7, #4]
 80008c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008ca:	2300      	movs	r3, #0
 80008cc:	603b      	str	r3, [r7, #0]
 80008ce:	4b09      	ldr	r3, [pc, #36]	; (80008f4 <HAL_MspInit+0x4c>)
 80008d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d2:	4a08      	ldr	r2, [pc, #32]	; (80008f4 <HAL_MspInit+0x4c>)
 80008d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008d8:	6413      	str	r3, [r2, #64]	; 0x40
 80008da:	4b06      	ldr	r3, [pc, #24]	; (80008f4 <HAL_MspInit+0x4c>)
 80008dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008e2:	603b      	str	r3, [r7, #0]
 80008e4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80008e6:	2007      	movs	r0, #7
 80008e8:	f000 fc80 	bl	80011ec <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008ec:	bf00      	nop
 80008ee:	3708      	adds	r7, #8
 80008f0:	46bd      	mov	sp, r7
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	40023800 	.word	0x40023800

080008f8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b08a      	sub	sp, #40	; 0x28
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000900:	f107 0314 	add.w	r3, r7, #20
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
 8000908:	605a      	str	r2, [r3, #4]
 800090a:	609a      	str	r2, [r3, #8]
 800090c:	60da      	str	r2, [r3, #12]
 800090e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN2)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a20      	ldr	r2, [pc, #128]	; (8000998 <HAL_CAN_MspInit+0xa0>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d139      	bne.n	800098e <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN2_MspInit 0 */

  /* USER CODE END CAN2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN2_CLK_ENABLE();
 800091a:	2300      	movs	r3, #0
 800091c:	613b      	str	r3, [r7, #16]
 800091e:	4b1f      	ldr	r3, [pc, #124]	; (800099c <HAL_CAN_MspInit+0xa4>)
 8000920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000922:	4a1e      	ldr	r2, [pc, #120]	; (800099c <HAL_CAN_MspInit+0xa4>)
 8000924:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000928:	6413      	str	r3, [r2, #64]	; 0x40
 800092a:	4b1c      	ldr	r3, [pc, #112]	; (800099c <HAL_CAN_MspInit+0xa4>)
 800092c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800092e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000932:	613b      	str	r3, [r7, #16]
 8000934:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000936:	2300      	movs	r3, #0
 8000938:	60fb      	str	r3, [r7, #12]
 800093a:	4b18      	ldr	r3, [pc, #96]	; (800099c <HAL_CAN_MspInit+0xa4>)
 800093c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800093e:	4a17      	ldr	r2, [pc, #92]	; (800099c <HAL_CAN_MspInit+0xa4>)
 8000940:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000944:	6413      	str	r3, [r2, #64]	; 0x40
 8000946:	4b15      	ldr	r3, [pc, #84]	; (800099c <HAL_CAN_MspInit+0xa4>)
 8000948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800094a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800094e:	60fb      	str	r3, [r7, #12]
 8000950:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000952:	2300      	movs	r3, #0
 8000954:	60bb      	str	r3, [r7, #8]
 8000956:	4b11      	ldr	r3, [pc, #68]	; (800099c <HAL_CAN_MspInit+0xa4>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095a:	4a10      	ldr	r2, [pc, #64]	; (800099c <HAL_CAN_MspInit+0xa4>)
 800095c:	f043 0302 	orr.w	r3, r3, #2
 8000960:	6313      	str	r3, [r2, #48]	; 0x30
 8000962:	4b0e      	ldr	r3, [pc, #56]	; (800099c <HAL_CAN_MspInit+0xa4>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000966:	f003 0302 	and.w	r3, r3, #2
 800096a:	60bb      	str	r3, [r7, #8]
 800096c:	68bb      	ldr	r3, [r7, #8]
    /**CAN2 GPIO Configuration
    PB5     ------> CAN2_RX
    PB6     ------> CAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800096e:	2360      	movs	r3, #96	; 0x60
 8000970:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000972:	2302      	movs	r3, #2
 8000974:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000976:	2300      	movs	r3, #0
 8000978:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800097a:	2303      	movs	r3, #3
 800097c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 800097e:	2309      	movs	r3, #9
 8000980:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000982:	f107 0314 	add.w	r3, r7, #20
 8000986:	4619      	mov	r1, r3
 8000988:	4805      	ldr	r0, [pc, #20]	; (80009a0 <HAL_CAN_MspInit+0xa8>)
 800098a:	f000 fc63 	bl	8001254 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 800098e:	bf00      	nop
 8000990:	3728      	adds	r7, #40	; 0x28
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	40006800 	.word	0x40006800
 800099c:	40023800 	.word	0x40023800
 80009a0:	40020400 	.word	0x40020400

080009a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b08a      	sub	sp, #40	; 0x28
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009ac:	f107 0314 	add.w	r3, r7, #20
 80009b0:	2200      	movs	r2, #0
 80009b2:	601a      	str	r2, [r3, #0]
 80009b4:	605a      	str	r2, [r3, #4]
 80009b6:	609a      	str	r2, [r3, #8]
 80009b8:	60da      	str	r2, [r3, #12]
 80009ba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	4a19      	ldr	r2, [pc, #100]	; (8000a28 <HAL_I2C_MspInit+0x84>)
 80009c2:	4293      	cmp	r3, r2
 80009c4:	d12c      	bne.n	8000a20 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009c6:	2300      	movs	r3, #0
 80009c8:	613b      	str	r3, [r7, #16]
 80009ca:	4b18      	ldr	r3, [pc, #96]	; (8000a2c <HAL_I2C_MspInit+0x88>)
 80009cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ce:	4a17      	ldr	r2, [pc, #92]	; (8000a2c <HAL_I2C_MspInit+0x88>)
 80009d0:	f043 0302 	orr.w	r3, r3, #2
 80009d4:	6313      	str	r3, [r2, #48]	; 0x30
 80009d6:	4b15      	ldr	r3, [pc, #84]	; (8000a2c <HAL_I2C_MspInit+0x88>)
 80009d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009da:	f003 0302 	and.w	r3, r3, #2
 80009de:	613b      	str	r3, [r7, #16]
 80009e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80009e2:	f44f 7340 	mov.w	r3, #768	; 0x300
 80009e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009e8:	2312      	movs	r3, #18
 80009ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ec:	2300      	movs	r3, #0
 80009ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009f0:	2303      	movs	r3, #3
 80009f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009f4:	2304      	movs	r3, #4
 80009f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009f8:	f107 0314 	add.w	r3, r7, #20
 80009fc:	4619      	mov	r1, r3
 80009fe:	480c      	ldr	r0, [pc, #48]	; (8000a30 <HAL_I2C_MspInit+0x8c>)
 8000a00:	f000 fc28 	bl	8001254 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a04:	2300      	movs	r3, #0
 8000a06:	60fb      	str	r3, [r7, #12]
 8000a08:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <HAL_I2C_MspInit+0x88>)
 8000a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a0c:	4a07      	ldr	r2, [pc, #28]	; (8000a2c <HAL_I2C_MspInit+0x88>)
 8000a0e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a12:	6413      	str	r3, [r2, #64]	; 0x40
 8000a14:	4b05      	ldr	r3, [pc, #20]	; (8000a2c <HAL_I2C_MspInit+0x88>)
 8000a16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a18:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a1c:	60fb      	str	r3, [r7, #12]
 8000a1e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000a20:	bf00      	nop
 8000a22:	3728      	adds	r7, #40	; 0x28
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	40005400 	.word	0x40005400
 8000a2c:	40023800 	.word	0x40023800
 8000a30:	40020400 	.word	0x40020400

08000a34 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b08c      	sub	sp, #48	; 0x30
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a3c:	f107 031c 	add.w	r3, r7, #28
 8000a40:	2200      	movs	r2, #0
 8000a42:	601a      	str	r2, [r3, #0]
 8000a44:	605a      	str	r2, [r3, #4]
 8000a46:	609a      	str	r2, [r3, #8]
 8000a48:	60da      	str	r2, [r3, #12]
 8000a4a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a32      	ldr	r2, [pc, #200]	; (8000b1c <HAL_UART_MspInit+0xe8>)
 8000a52:	4293      	cmp	r3, r2
 8000a54:	d12d      	bne.n	8000ab2 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a56:	2300      	movs	r3, #0
 8000a58:	61bb      	str	r3, [r7, #24]
 8000a5a:	4b31      	ldr	r3, [pc, #196]	; (8000b20 <HAL_UART_MspInit+0xec>)
 8000a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a5e:	4a30      	ldr	r2, [pc, #192]	; (8000b20 <HAL_UART_MspInit+0xec>)
 8000a60:	f043 0310 	orr.w	r3, r3, #16
 8000a64:	6453      	str	r3, [r2, #68]	; 0x44
 8000a66:	4b2e      	ldr	r3, [pc, #184]	; (8000b20 <HAL_UART_MspInit+0xec>)
 8000a68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a6a:	f003 0310 	and.w	r3, r3, #16
 8000a6e:	61bb      	str	r3, [r7, #24]
 8000a70:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a72:	2300      	movs	r3, #0
 8000a74:	617b      	str	r3, [r7, #20]
 8000a76:	4b2a      	ldr	r3, [pc, #168]	; (8000b20 <HAL_UART_MspInit+0xec>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7a:	4a29      	ldr	r2, [pc, #164]	; (8000b20 <HAL_UART_MspInit+0xec>)
 8000a7c:	f043 0301 	orr.w	r3, r3, #1
 8000a80:	6313      	str	r3, [r2, #48]	; 0x30
 8000a82:	4b27      	ldr	r3, [pc, #156]	; (8000b20 <HAL_UART_MspInit+0xec>)
 8000a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a86:	f003 0301 	and.w	r3, r3, #1
 8000a8a:	617b      	str	r3, [r7, #20]
 8000a8c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000a8e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000a92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a94:	2302      	movs	r3, #2
 8000a96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a98:	2300      	movs	r3, #0
 8000a9a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a9c:	2303      	movs	r3, #3
 8000a9e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000aa0:	2307      	movs	r3, #7
 8000aa2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa4:	f107 031c 	add.w	r3, r7, #28
 8000aa8:	4619      	mov	r1, r3
 8000aaa:	481e      	ldr	r0, [pc, #120]	; (8000b24 <HAL_UART_MspInit+0xf0>)
 8000aac:	f000 fbd2 	bl	8001254 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000ab0:	e030      	b.n	8000b14 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	4a1c      	ldr	r2, [pc, #112]	; (8000b28 <HAL_UART_MspInit+0xf4>)
 8000ab8:	4293      	cmp	r3, r2
 8000aba:	d12b      	bne.n	8000b14 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000abc:	2300      	movs	r3, #0
 8000abe:	613b      	str	r3, [r7, #16]
 8000ac0:	4b17      	ldr	r3, [pc, #92]	; (8000b20 <HAL_UART_MspInit+0xec>)
 8000ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac4:	4a16      	ldr	r2, [pc, #88]	; (8000b20 <HAL_UART_MspInit+0xec>)
 8000ac6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000aca:	6413      	str	r3, [r2, #64]	; 0x40
 8000acc:	4b14      	ldr	r3, [pc, #80]	; (8000b20 <HAL_UART_MspInit+0xec>)
 8000ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ad4:	613b      	str	r3, [r7, #16]
 8000ad6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ad8:	2300      	movs	r3, #0
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	4b10      	ldr	r3, [pc, #64]	; (8000b20 <HAL_UART_MspInit+0xec>)
 8000ade:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae0:	4a0f      	ldr	r2, [pc, #60]	; (8000b20 <HAL_UART_MspInit+0xec>)
 8000ae2:	f043 0301 	orr.w	r3, r3, #1
 8000ae6:	6313      	str	r3, [r2, #48]	; 0x30
 8000ae8:	4b0d      	ldr	r3, [pc, #52]	; (8000b20 <HAL_UART_MspInit+0xec>)
 8000aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aec:	f003 0301 	and.w	r3, r3, #1
 8000af0:	60fb      	str	r3, [r7, #12]
 8000af2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000af4:	230c      	movs	r3, #12
 8000af6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af8:	2302      	movs	r3, #2
 8000afa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afc:	2300      	movs	r3, #0
 8000afe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b00:	2303      	movs	r3, #3
 8000b02:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b04:	2307      	movs	r3, #7
 8000b06:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b08:	f107 031c 	add.w	r3, r7, #28
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4805      	ldr	r0, [pc, #20]	; (8000b24 <HAL_UART_MspInit+0xf0>)
 8000b10:	f000 fba0 	bl	8001254 <HAL_GPIO_Init>
}
 8000b14:	bf00      	nop
 8000b16:	3730      	adds	r7, #48	; 0x30
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	40011000 	.word	0x40011000
 8000b20:	40023800 	.word	0x40023800
 8000b24:	40020000 	.word	0x40020000
 8000b28:	40004400 	.word	0x40004400

08000b2c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b082      	sub	sp, #8
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000b34:	1d39      	adds	r1, r7, #4
 8000b36:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	4803      	ldr	r0, [pc, #12]	; (8000b4c <__io_putchar+0x20>)
 8000b3e:	f001 fc96 	bl	800246e <HAL_UART_Transmit>

  return ch;
 8000b42:	687b      	ldr	r3, [r7, #4]
}
 8000b44:	4618      	mov	r0, r3
 8000b46:	3708      	adds	r7, #8
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	bd80      	pop	{r7, pc}
 8000b4c:	2000014c 	.word	0x2000014c

08000b50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b54:	e7fe      	b.n	8000b54 <NMI_Handler+0x4>

08000b56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b56:	b480      	push	{r7}
 8000b58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b5a:	e7fe      	b.n	8000b5a <HardFault_Handler+0x4>

08000b5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b60:	e7fe      	b.n	8000b60 <MemManage_Handler+0x4>

08000b62 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b62:	b480      	push	{r7}
 8000b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b66:	e7fe      	b.n	8000b66 <BusFault_Handler+0x4>

08000b68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b6c:	e7fe      	b.n	8000b6c <UsageFault_Handler+0x4>

08000b6e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b6e:	b480      	push	{r7}
 8000b70:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b72:	bf00      	nop
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr

08000b7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b80:	bf00      	nop
 8000b82:	46bd      	mov	sp, r7
 8000b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b88:	4770      	bx	lr

08000b8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b8a:	b480      	push	{r7}
 8000b8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b8e:	bf00      	nop
 8000b90:	46bd      	mov	sp, r7
 8000b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b96:	4770      	bx	lr

08000b98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b9c:	f000 f934 	bl	8000e08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ba0:	bf00      	nop
 8000ba2:	bd80      	pop	{r7, pc}

08000ba4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b086      	sub	sp, #24
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	60f8      	str	r0, [r7, #12]
 8000bac:	60b9      	str	r1, [r7, #8]
 8000bae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	617b      	str	r3, [r7, #20]
 8000bb4:	e00a      	b.n	8000bcc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000bb6:	f3af 8000 	nop.w
 8000bba:	4601      	mov	r1, r0
 8000bbc:	68bb      	ldr	r3, [r7, #8]
 8000bbe:	1c5a      	adds	r2, r3, #1
 8000bc0:	60ba      	str	r2, [r7, #8]
 8000bc2:	b2ca      	uxtb	r2, r1
 8000bc4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bc6:	697b      	ldr	r3, [r7, #20]
 8000bc8:	3301      	adds	r3, #1
 8000bca:	617b      	str	r3, [r7, #20]
 8000bcc:	697a      	ldr	r2, [r7, #20]
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	dbf0      	blt.n	8000bb6 <_read+0x12>
	}

return len;
 8000bd4:	687b      	ldr	r3, [r7, #4]
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	3718      	adds	r7, #24
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}

08000bde <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bde:	b580      	push	{r7, lr}
 8000be0:	b086      	sub	sp, #24
 8000be2:	af00      	add	r7, sp, #0
 8000be4:	60f8      	str	r0, [r7, #12]
 8000be6:	60b9      	str	r1, [r7, #8]
 8000be8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bea:	2300      	movs	r3, #0
 8000bec:	617b      	str	r3, [r7, #20]
 8000bee:	e009      	b.n	8000c04 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000bf0:	68bb      	ldr	r3, [r7, #8]
 8000bf2:	1c5a      	adds	r2, r3, #1
 8000bf4:	60ba      	str	r2, [r7, #8]
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f7ff ff97 	bl	8000b2c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	3301      	adds	r3, #1
 8000c02:	617b      	str	r3, [r7, #20]
 8000c04:	697a      	ldr	r2, [r7, #20]
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	429a      	cmp	r2, r3
 8000c0a:	dbf1      	blt.n	8000bf0 <_write+0x12>
	}
	return len;
 8000c0c:	687b      	ldr	r3, [r7, #4]
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	3718      	adds	r7, #24
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}

08000c16 <_close>:

int _close(int file)
{
 8000c16:	b480      	push	{r7}
 8000c18:	b083      	sub	sp, #12
 8000c1a:	af00      	add	r7, sp, #0
 8000c1c:	6078      	str	r0, [r7, #4]
	return -1;
 8000c1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	370c      	adds	r7, #12
 8000c26:	46bd      	mov	sp, r7
 8000c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2c:	4770      	bx	lr

08000c2e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c2e:	b480      	push	{r7}
 8000c30:	b083      	sub	sp, #12
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	6078      	str	r0, [r7, #4]
 8000c36:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000c38:	683b      	ldr	r3, [r7, #0]
 8000c3a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c3e:	605a      	str	r2, [r3, #4]
	return 0;
 8000c40:	2300      	movs	r3, #0
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	370c      	adds	r7, #12
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr

08000c4e <_isatty>:

int _isatty(int file)
{
 8000c4e:	b480      	push	{r7}
 8000c50:	b083      	sub	sp, #12
 8000c52:	af00      	add	r7, sp, #0
 8000c54:	6078      	str	r0, [r7, #4]
	return 1;
 8000c56:	2301      	movs	r3, #1
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	370c      	adds	r7, #12
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr

08000c64 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c64:	b480      	push	{r7}
 8000c66:	b085      	sub	sp, #20
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	60f8      	str	r0, [r7, #12]
 8000c6c:	60b9      	str	r1, [r7, #8]
 8000c6e:	607a      	str	r2, [r7, #4]
	return 0;
 8000c70:	2300      	movs	r3, #0
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	3714      	adds	r7, #20
 8000c76:	46bd      	mov	sp, r7
 8000c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7c:	4770      	bx	lr
	...

08000c80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b086      	sub	sp, #24
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c88:	4a14      	ldr	r2, [pc, #80]	; (8000cdc <_sbrk+0x5c>)
 8000c8a:	4b15      	ldr	r3, [pc, #84]	; (8000ce0 <_sbrk+0x60>)
 8000c8c:	1ad3      	subs	r3, r2, r3
 8000c8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c90:	697b      	ldr	r3, [r7, #20]
 8000c92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c94:	4b13      	ldr	r3, [pc, #76]	; (8000ce4 <_sbrk+0x64>)
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d102      	bne.n	8000ca2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c9c:	4b11      	ldr	r3, [pc, #68]	; (8000ce4 <_sbrk+0x64>)
 8000c9e:	4a12      	ldr	r2, [pc, #72]	; (8000ce8 <_sbrk+0x68>)
 8000ca0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ca2:	4b10      	ldr	r3, [pc, #64]	; (8000ce4 <_sbrk+0x64>)
 8000ca4:	681a      	ldr	r2, [r3, #0]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	4413      	add	r3, r2
 8000caa:	693a      	ldr	r2, [r7, #16]
 8000cac:	429a      	cmp	r2, r3
 8000cae:	d207      	bcs.n	8000cc0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000cb0:	f001 ff52 	bl	8002b58 <__errno>
 8000cb4:	4603      	mov	r3, r0
 8000cb6:	220c      	movs	r2, #12
 8000cb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cba:	f04f 33ff 	mov.w	r3, #4294967295
 8000cbe:	e009      	b.n	8000cd4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cc0:	4b08      	ldr	r3, [pc, #32]	; (8000ce4 <_sbrk+0x64>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cc6:	4b07      	ldr	r3, [pc, #28]	; (8000ce4 <_sbrk+0x64>)
 8000cc8:	681a      	ldr	r2, [r3, #0]
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	4413      	add	r3, r2
 8000cce:	4a05      	ldr	r2, [pc, #20]	; (8000ce4 <_sbrk+0x64>)
 8000cd0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cd2:	68fb      	ldr	r3, [r7, #12]
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	3718      	adds	r7, #24
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	bd80      	pop	{r7, pc}
 8000cdc:	20020000 	.word	0x20020000
 8000ce0:	00000400 	.word	0x00000400
 8000ce4:	20000190 	.word	0x20000190
 8000ce8:	200001a8 	.word	0x200001a8

08000cec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cf0:	4b06      	ldr	r3, [pc, #24]	; (8000d0c <SystemInit+0x20>)
 8000cf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cf6:	4a05      	ldr	r2, [pc, #20]	; (8000d0c <SystemInit+0x20>)
 8000cf8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cfc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d00:	bf00      	nop
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	e000ed00 	.word	0xe000ed00

08000d10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d48 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d14:	480d      	ldr	r0, [pc, #52]	; (8000d4c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000d16:	490e      	ldr	r1, [pc, #56]	; (8000d50 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000d18:	4a0e      	ldr	r2, [pc, #56]	; (8000d54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000d1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d1c:	e002      	b.n	8000d24 <LoopCopyDataInit>

08000d1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d22:	3304      	adds	r3, #4

08000d24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d28:	d3f9      	bcc.n	8000d1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d2a:	4a0b      	ldr	r2, [pc, #44]	; (8000d58 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d2c:	4c0b      	ldr	r4, [pc, #44]	; (8000d5c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d30:	e001      	b.n	8000d36 <LoopFillZerobss>

08000d32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d34:	3204      	adds	r2, #4

08000d36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d38:	d3fb      	bcc.n	8000d32 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d3a:	f7ff ffd7 	bl	8000cec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d3e:	f001 ff11 	bl	8002b64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d42:	f7ff fc37 	bl	80005b4 <main>
  bx  lr    
 8000d46:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d50:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000d54:	08003bb8 	.word	0x08003bb8
  ldr r2, =_sbss
 8000d58:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000d5c:	200001a8 	.word	0x200001a8

08000d60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d60:	e7fe      	b.n	8000d60 <ADC_IRQHandler>
	...

08000d64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d68:	4b0e      	ldr	r3, [pc, #56]	; (8000da4 <HAL_Init+0x40>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a0d      	ldr	r2, [pc, #52]	; (8000da4 <HAL_Init+0x40>)
 8000d6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d74:	4b0b      	ldr	r3, [pc, #44]	; (8000da4 <HAL_Init+0x40>)
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	4a0a      	ldr	r2, [pc, #40]	; (8000da4 <HAL_Init+0x40>)
 8000d7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d80:	4b08      	ldr	r3, [pc, #32]	; (8000da4 <HAL_Init+0x40>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4a07      	ldr	r2, [pc, #28]	; (8000da4 <HAL_Init+0x40>)
 8000d86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d8c:	2003      	movs	r0, #3
 8000d8e:	f000 fa2d 	bl	80011ec <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d92:	2000      	movs	r0, #0
 8000d94:	f000 f808 	bl	8000da8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d98:	f7ff fd86 	bl	80008a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d9c:	2300      	movs	r3, #0
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	40023c00 	.word	0x40023c00

08000da8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000db0:	4b12      	ldr	r3, [pc, #72]	; (8000dfc <HAL_InitTick+0x54>)
 8000db2:	681a      	ldr	r2, [r3, #0]
 8000db4:	4b12      	ldr	r3, [pc, #72]	; (8000e00 <HAL_InitTick+0x58>)
 8000db6:	781b      	ldrb	r3, [r3, #0]
 8000db8:	4619      	mov	r1, r3
 8000dba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000dbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000dc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f000 fa37 	bl	800123a <HAL_SYSTICK_Config>
 8000dcc:	4603      	mov	r3, r0
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d001      	beq.n	8000dd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	e00e      	b.n	8000df4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	2b0f      	cmp	r3, #15
 8000dda:	d80a      	bhi.n	8000df2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ddc:	2200      	movs	r2, #0
 8000dde:	6879      	ldr	r1, [r7, #4]
 8000de0:	f04f 30ff 	mov.w	r0, #4294967295
 8000de4:	f000 fa0d 	bl	8001202 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000de8:	4a06      	ldr	r2, [pc, #24]	; (8000e04 <HAL_InitTick+0x5c>)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dee:	2300      	movs	r3, #0
 8000df0:	e000      	b.n	8000df4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000df2:	2301      	movs	r3, #1
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	3708      	adds	r7, #8
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	bd80      	pop	{r7, pc}
 8000dfc:	20000000 	.word	0x20000000
 8000e00:	20000008 	.word	0x20000008
 8000e04:	20000004 	.word	0x20000004

08000e08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e0c:	4b06      	ldr	r3, [pc, #24]	; (8000e28 <HAL_IncTick+0x20>)
 8000e0e:	781b      	ldrb	r3, [r3, #0]
 8000e10:	461a      	mov	r2, r3
 8000e12:	4b06      	ldr	r3, [pc, #24]	; (8000e2c <HAL_IncTick+0x24>)
 8000e14:	681b      	ldr	r3, [r3, #0]
 8000e16:	4413      	add	r3, r2
 8000e18:	4a04      	ldr	r2, [pc, #16]	; (8000e2c <HAL_IncTick+0x24>)
 8000e1a:	6013      	str	r3, [r2, #0]
}
 8000e1c:	bf00      	nop
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	20000008 	.word	0x20000008
 8000e2c:	20000194 	.word	0x20000194

08000e30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  return uwTick;
 8000e34:	4b03      	ldr	r3, [pc, #12]	; (8000e44 <HAL_GetTick+0x14>)
 8000e36:	681b      	ldr	r3, [r3, #0]
}
 8000e38:	4618      	mov	r0, r3
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e40:	4770      	bx	lr
 8000e42:	bf00      	nop
 8000e44:	20000194 	.word	0x20000194

08000e48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b084      	sub	sp, #16
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e50:	f7ff ffee 	bl	8000e30 <HAL_GetTick>
 8000e54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e5a:	68fb      	ldr	r3, [r7, #12]
 8000e5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000e60:	d005      	beq.n	8000e6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e62:	4b0a      	ldr	r3, [pc, #40]	; (8000e8c <HAL_Delay+0x44>)
 8000e64:	781b      	ldrb	r3, [r3, #0]
 8000e66:	461a      	mov	r2, r3
 8000e68:	68fb      	ldr	r3, [r7, #12]
 8000e6a:	4413      	add	r3, r2
 8000e6c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e6e:	bf00      	nop
 8000e70:	f7ff ffde 	bl	8000e30 <HAL_GetTick>
 8000e74:	4602      	mov	r2, r0
 8000e76:	68bb      	ldr	r3, [r7, #8]
 8000e78:	1ad3      	subs	r3, r2, r3
 8000e7a:	68fa      	ldr	r2, [r7, #12]
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d8f7      	bhi.n	8000e70 <HAL_Delay+0x28>
  {
  }
}
 8000e80:	bf00      	nop
 8000e82:	bf00      	nop
 8000e84:	3710      	adds	r7, #16
 8000e86:	46bd      	mov	sp, r7
 8000e88:	bd80      	pop	{r7, pc}
 8000e8a:	bf00      	nop
 8000e8c:	20000008 	.word	0x20000008

08000e90 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b084      	sub	sp, #16
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d101      	bne.n	8000ea2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000e9e:	2301      	movs	r3, #1
 8000ea0:	e0ed      	b.n	800107e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d102      	bne.n	8000eb4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000eae:	6878      	ldr	r0, [r7, #4]
 8000eb0:	f7ff fd22 	bl	80008f8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	681a      	ldr	r2, [r3, #0]
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f042 0201 	orr.w	r2, r2, #1
 8000ec2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000ec4:	f7ff ffb4 	bl	8000e30 <HAL_GetTick>
 8000ec8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000eca:	e012      	b.n	8000ef2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000ecc:	f7ff ffb0 	bl	8000e30 <HAL_GetTick>
 8000ed0:	4602      	mov	r2, r0
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	1ad3      	subs	r3, r2, r3
 8000ed6:	2b0a      	cmp	r3, #10
 8000ed8:	d90b      	bls.n	8000ef2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ede:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2205      	movs	r2, #5
 8000eea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000eee:	2301      	movs	r3, #1
 8000ef0:	e0c5      	b.n	800107e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	685b      	ldr	r3, [r3, #4]
 8000ef8:	f003 0301 	and.w	r3, r3, #1
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d0e5      	beq.n	8000ecc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	681a      	ldr	r2, [r3, #0]
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f022 0202 	bic.w	r2, r2, #2
 8000f0e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f10:	f7ff ff8e 	bl	8000e30 <HAL_GetTick>
 8000f14:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000f16:	e012      	b.n	8000f3e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f18:	f7ff ff8a 	bl	8000e30 <HAL_GetTick>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	2b0a      	cmp	r3, #10
 8000f24:	d90b      	bls.n	8000f3e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f2a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2205      	movs	r2, #5
 8000f36:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e09f      	b.n	800107e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	685b      	ldr	r3, [r3, #4]
 8000f44:	f003 0302 	and.w	r3, r3, #2
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d1e5      	bne.n	8000f18 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	7e1b      	ldrb	r3, [r3, #24]
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d108      	bne.n	8000f66 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	681a      	ldr	r2, [r3, #0]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000f62:	601a      	str	r2, [r3, #0]
 8000f64:	e007      	b.n	8000f76 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	681a      	ldr	r2, [r3, #0]
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000f74:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	7e5b      	ldrb	r3, [r3, #25]
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	d108      	bne.n	8000f90 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	681a      	ldr	r2, [r3, #0]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000f8c:	601a      	str	r2, [r3, #0]
 8000f8e:	e007      	b.n	8000fa0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	681a      	ldr	r2, [r3, #0]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000f9e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	7e9b      	ldrb	r3, [r3, #26]
 8000fa4:	2b01      	cmp	r3, #1
 8000fa6:	d108      	bne.n	8000fba <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	681a      	ldr	r2, [r3, #0]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f042 0220 	orr.w	r2, r2, #32
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	e007      	b.n	8000fca <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f022 0220 	bic.w	r2, r2, #32
 8000fc8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	7edb      	ldrb	r3, [r3, #27]
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d108      	bne.n	8000fe4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f022 0210 	bic.w	r2, r2, #16
 8000fe0:	601a      	str	r2, [r3, #0]
 8000fe2:	e007      	b.n	8000ff4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	f042 0210 	orr.w	r2, r2, #16
 8000ff2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	7f1b      	ldrb	r3, [r3, #28]
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d108      	bne.n	800100e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	f042 0208 	orr.w	r2, r2, #8
 800100a:	601a      	str	r2, [r3, #0]
 800100c:	e007      	b.n	800101e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	681a      	ldr	r2, [r3, #0]
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f022 0208 	bic.w	r2, r2, #8
 800101c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	7f5b      	ldrb	r3, [r3, #29]
 8001022:	2b01      	cmp	r3, #1
 8001024:	d108      	bne.n	8001038 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f042 0204 	orr.w	r2, r2, #4
 8001034:	601a      	str	r2, [r3, #0]
 8001036:	e007      	b.n	8001048 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	681a      	ldr	r2, [r3, #0]
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f022 0204 	bic.w	r2, r2, #4
 8001046:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	689a      	ldr	r2, [r3, #8]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	68db      	ldr	r3, [r3, #12]
 8001050:	431a      	orrs	r2, r3
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	691b      	ldr	r3, [r3, #16]
 8001056:	431a      	orrs	r2, r3
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	695b      	ldr	r3, [r3, #20]
 800105c:	ea42 0103 	orr.w	r1, r2, r3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	1e5a      	subs	r2, r3, #1
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	430a      	orrs	r2, r1
 800106c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	2200      	movs	r2, #0
 8001072:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2201      	movs	r2, #1
 8001078:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800107c:	2300      	movs	r3, #0
}
 800107e:	4618      	mov	r0, r3
 8001080:	3710      	adds	r7, #16
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
	...

08001088 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001088:	b480      	push	{r7}
 800108a:	b085      	sub	sp, #20
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f003 0307 	and.w	r3, r3, #7
 8001096:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001098:	4b0c      	ldr	r3, [pc, #48]	; (80010cc <__NVIC_SetPriorityGrouping+0x44>)
 800109a:	68db      	ldr	r3, [r3, #12]
 800109c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800109e:	68ba      	ldr	r2, [r7, #8]
 80010a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80010a4:	4013      	ands	r3, r2
 80010a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80010a8:	68fb      	ldr	r3, [r7, #12]
 80010aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80010ac:	68bb      	ldr	r3, [r7, #8]
 80010ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80010b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80010b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80010ba:	4a04      	ldr	r2, [pc, #16]	; (80010cc <__NVIC_SetPriorityGrouping+0x44>)
 80010bc:	68bb      	ldr	r3, [r7, #8]
 80010be:	60d3      	str	r3, [r2, #12]
}
 80010c0:	bf00      	nop
 80010c2:	3714      	adds	r7, #20
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	e000ed00 	.word	0xe000ed00

080010d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010d4:	4b04      	ldr	r3, [pc, #16]	; (80010e8 <__NVIC_GetPriorityGrouping+0x18>)
 80010d6:	68db      	ldr	r3, [r3, #12]
 80010d8:	0a1b      	lsrs	r3, r3, #8
 80010da:	f003 0307 	and.w	r3, r3, #7
}
 80010de:	4618      	mov	r0, r3
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr
 80010e8:	e000ed00 	.word	0xe000ed00

080010ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	6039      	str	r1, [r7, #0]
 80010f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80010f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	db0a      	blt.n	8001116 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	b2da      	uxtb	r2, r3
 8001104:	490c      	ldr	r1, [pc, #48]	; (8001138 <__NVIC_SetPriority+0x4c>)
 8001106:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800110a:	0112      	lsls	r2, r2, #4
 800110c:	b2d2      	uxtb	r2, r2
 800110e:	440b      	add	r3, r1
 8001110:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001114:	e00a      	b.n	800112c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001116:	683b      	ldr	r3, [r7, #0]
 8001118:	b2da      	uxtb	r2, r3
 800111a:	4908      	ldr	r1, [pc, #32]	; (800113c <__NVIC_SetPriority+0x50>)
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	f003 030f 	and.w	r3, r3, #15
 8001122:	3b04      	subs	r3, #4
 8001124:	0112      	lsls	r2, r2, #4
 8001126:	b2d2      	uxtb	r2, r2
 8001128:	440b      	add	r3, r1
 800112a:	761a      	strb	r2, [r3, #24]
}
 800112c:	bf00      	nop
 800112e:	370c      	adds	r7, #12
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	e000e100 	.word	0xe000e100
 800113c:	e000ed00 	.word	0xe000ed00

08001140 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001140:	b480      	push	{r7}
 8001142:	b089      	sub	sp, #36	; 0x24
 8001144:	af00      	add	r7, sp, #0
 8001146:	60f8      	str	r0, [r7, #12]
 8001148:	60b9      	str	r1, [r7, #8]
 800114a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800114c:	68fb      	ldr	r3, [r7, #12]
 800114e:	f003 0307 	and.w	r3, r3, #7
 8001152:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001154:	69fb      	ldr	r3, [r7, #28]
 8001156:	f1c3 0307 	rsb	r3, r3, #7
 800115a:	2b04      	cmp	r3, #4
 800115c:	bf28      	it	cs
 800115e:	2304      	movcs	r3, #4
 8001160:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	3304      	adds	r3, #4
 8001166:	2b06      	cmp	r3, #6
 8001168:	d902      	bls.n	8001170 <NVIC_EncodePriority+0x30>
 800116a:	69fb      	ldr	r3, [r7, #28]
 800116c:	3b03      	subs	r3, #3
 800116e:	e000      	b.n	8001172 <NVIC_EncodePriority+0x32>
 8001170:	2300      	movs	r3, #0
 8001172:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001174:	f04f 32ff 	mov.w	r2, #4294967295
 8001178:	69bb      	ldr	r3, [r7, #24]
 800117a:	fa02 f303 	lsl.w	r3, r2, r3
 800117e:	43da      	mvns	r2, r3
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	401a      	ands	r2, r3
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001188:	f04f 31ff 	mov.w	r1, #4294967295
 800118c:	697b      	ldr	r3, [r7, #20]
 800118e:	fa01 f303 	lsl.w	r3, r1, r3
 8001192:	43d9      	mvns	r1, r3
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001198:	4313      	orrs	r3, r2
         );
}
 800119a:	4618      	mov	r0, r3
 800119c:	3724      	adds	r7, #36	; 0x24
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr
	...

080011a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b082      	sub	sp, #8
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	3b01      	subs	r3, #1
 80011b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80011b8:	d301      	bcc.n	80011be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80011ba:	2301      	movs	r3, #1
 80011bc:	e00f      	b.n	80011de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011be:	4a0a      	ldr	r2, [pc, #40]	; (80011e8 <SysTick_Config+0x40>)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	3b01      	subs	r3, #1
 80011c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80011c6:	210f      	movs	r1, #15
 80011c8:	f04f 30ff 	mov.w	r0, #4294967295
 80011cc:	f7ff ff8e 	bl	80010ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80011d0:	4b05      	ldr	r3, [pc, #20]	; (80011e8 <SysTick_Config+0x40>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80011d6:	4b04      	ldr	r3, [pc, #16]	; (80011e8 <SysTick_Config+0x40>)
 80011d8:	2207      	movs	r2, #7
 80011da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80011dc:	2300      	movs	r3, #0
}
 80011de:	4618      	mov	r0, r3
 80011e0:	3708      	adds	r7, #8
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	e000e010 	.word	0xe000e010

080011ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80011f4:	6878      	ldr	r0, [r7, #4]
 80011f6:	f7ff ff47 	bl	8001088 <__NVIC_SetPriorityGrouping>
}
 80011fa:	bf00      	nop
 80011fc:	3708      	adds	r7, #8
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}

08001202 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001202:	b580      	push	{r7, lr}
 8001204:	b086      	sub	sp, #24
 8001206:	af00      	add	r7, sp, #0
 8001208:	4603      	mov	r3, r0
 800120a:	60b9      	str	r1, [r7, #8]
 800120c:	607a      	str	r2, [r7, #4]
 800120e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001210:	2300      	movs	r3, #0
 8001212:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001214:	f7ff ff5c 	bl	80010d0 <__NVIC_GetPriorityGrouping>
 8001218:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800121a:	687a      	ldr	r2, [r7, #4]
 800121c:	68b9      	ldr	r1, [r7, #8]
 800121e:	6978      	ldr	r0, [r7, #20]
 8001220:	f7ff ff8e 	bl	8001140 <NVIC_EncodePriority>
 8001224:	4602      	mov	r2, r0
 8001226:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800122a:	4611      	mov	r1, r2
 800122c:	4618      	mov	r0, r3
 800122e:	f7ff ff5d 	bl	80010ec <__NVIC_SetPriority>
}
 8001232:	bf00      	nop
 8001234:	3718      	adds	r7, #24
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}

0800123a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800123a:	b580      	push	{r7, lr}
 800123c:	b082      	sub	sp, #8
 800123e:	af00      	add	r7, sp, #0
 8001240:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	f7ff ffb0 	bl	80011a8 <SysTick_Config>
 8001248:	4603      	mov	r3, r0
}
 800124a:	4618      	mov	r0, r3
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
	...

08001254 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001254:	b480      	push	{r7}
 8001256:	b089      	sub	sp, #36	; 0x24
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800125e:	2300      	movs	r3, #0
 8001260:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001262:	2300      	movs	r3, #0
 8001264:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001266:	2300      	movs	r3, #0
 8001268:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800126a:	2300      	movs	r3, #0
 800126c:	61fb      	str	r3, [r7, #28]
 800126e:	e165      	b.n	800153c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001270:	2201      	movs	r2, #1
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	fa02 f303 	lsl.w	r3, r2, r3
 8001278:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	697a      	ldr	r2, [r7, #20]
 8001280:	4013      	ands	r3, r2
 8001282:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001284:	693a      	ldr	r2, [r7, #16]
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	429a      	cmp	r2, r3
 800128a:	f040 8154 	bne.w	8001536 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	685b      	ldr	r3, [r3, #4]
 8001292:	f003 0303 	and.w	r3, r3, #3
 8001296:	2b01      	cmp	r3, #1
 8001298:	d005      	beq.n	80012a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d130      	bne.n	8001308 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80012ac:	69fb      	ldr	r3, [r7, #28]
 80012ae:	005b      	lsls	r3, r3, #1
 80012b0:	2203      	movs	r2, #3
 80012b2:	fa02 f303 	lsl.w	r3, r2, r3
 80012b6:	43db      	mvns	r3, r3
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	4013      	ands	r3, r2
 80012bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	68da      	ldr	r2, [r3, #12]
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	005b      	lsls	r3, r3, #1
 80012c6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ca:	69ba      	ldr	r2, [r7, #24]
 80012cc:	4313      	orrs	r3, r2
 80012ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	69ba      	ldr	r2, [r7, #24]
 80012d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80012dc:	2201      	movs	r2, #1
 80012de:	69fb      	ldr	r3, [r7, #28]
 80012e0:	fa02 f303 	lsl.w	r3, r2, r3
 80012e4:	43db      	mvns	r3, r3
 80012e6:	69ba      	ldr	r2, [r7, #24]
 80012e8:	4013      	ands	r3, r2
 80012ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	091b      	lsrs	r3, r3, #4
 80012f2:	f003 0201 	and.w	r2, r3, #1
 80012f6:	69fb      	ldr	r3, [r7, #28]
 80012f8:	fa02 f303 	lsl.w	r3, r2, r3
 80012fc:	69ba      	ldr	r2, [r7, #24]
 80012fe:	4313      	orrs	r3, r2
 8001300:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	69ba      	ldr	r2, [r7, #24]
 8001306:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001308:	683b      	ldr	r3, [r7, #0]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	f003 0303 	and.w	r3, r3, #3
 8001310:	2b03      	cmp	r3, #3
 8001312:	d017      	beq.n	8001344 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800131a:	69fb      	ldr	r3, [r7, #28]
 800131c:	005b      	lsls	r3, r3, #1
 800131e:	2203      	movs	r2, #3
 8001320:	fa02 f303 	lsl.w	r3, r2, r3
 8001324:	43db      	mvns	r3, r3
 8001326:	69ba      	ldr	r2, [r7, #24]
 8001328:	4013      	ands	r3, r2
 800132a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	689a      	ldr	r2, [r3, #8]
 8001330:	69fb      	ldr	r3, [r7, #28]
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	fa02 f303 	lsl.w	r3, r2, r3
 8001338:	69ba      	ldr	r2, [r7, #24]
 800133a:	4313      	orrs	r3, r2
 800133c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	69ba      	ldr	r2, [r7, #24]
 8001342:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f003 0303 	and.w	r3, r3, #3
 800134c:	2b02      	cmp	r3, #2
 800134e:	d123      	bne.n	8001398 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001350:	69fb      	ldr	r3, [r7, #28]
 8001352:	08da      	lsrs	r2, r3, #3
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	3208      	adds	r2, #8
 8001358:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800135c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800135e:	69fb      	ldr	r3, [r7, #28]
 8001360:	f003 0307 	and.w	r3, r3, #7
 8001364:	009b      	lsls	r3, r3, #2
 8001366:	220f      	movs	r2, #15
 8001368:	fa02 f303 	lsl.w	r3, r2, r3
 800136c:	43db      	mvns	r3, r3
 800136e:	69ba      	ldr	r2, [r7, #24]
 8001370:	4013      	ands	r3, r2
 8001372:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	691a      	ldr	r2, [r3, #16]
 8001378:	69fb      	ldr	r3, [r7, #28]
 800137a:	f003 0307 	and.w	r3, r3, #7
 800137e:	009b      	lsls	r3, r3, #2
 8001380:	fa02 f303 	lsl.w	r3, r2, r3
 8001384:	69ba      	ldr	r2, [r7, #24]
 8001386:	4313      	orrs	r3, r2
 8001388:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800138a:	69fb      	ldr	r3, [r7, #28]
 800138c:	08da      	lsrs	r2, r3, #3
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	3208      	adds	r2, #8
 8001392:	69b9      	ldr	r1, [r7, #24]
 8001394:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800139e:	69fb      	ldr	r3, [r7, #28]
 80013a0:	005b      	lsls	r3, r3, #1
 80013a2:	2203      	movs	r2, #3
 80013a4:	fa02 f303 	lsl.w	r3, r2, r3
 80013a8:	43db      	mvns	r3, r3
 80013aa:	69ba      	ldr	r2, [r7, #24]
 80013ac:	4013      	ands	r3, r2
 80013ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	f003 0203 	and.w	r2, r3, #3
 80013b8:	69fb      	ldr	r3, [r7, #28]
 80013ba:	005b      	lsls	r3, r3, #1
 80013bc:	fa02 f303 	lsl.w	r3, r2, r3
 80013c0:	69ba      	ldr	r2, [r7, #24]
 80013c2:	4313      	orrs	r3, r2
 80013c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	69ba      	ldr	r2, [r7, #24]
 80013ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80013cc:	683b      	ldr	r3, [r7, #0]
 80013ce:	685b      	ldr	r3, [r3, #4]
 80013d0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	f000 80ae 	beq.w	8001536 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	4b5d      	ldr	r3, [pc, #372]	; (8001554 <HAL_GPIO_Init+0x300>)
 80013e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013e2:	4a5c      	ldr	r2, [pc, #368]	; (8001554 <HAL_GPIO_Init+0x300>)
 80013e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013e8:	6453      	str	r3, [r2, #68]	; 0x44
 80013ea:	4b5a      	ldr	r3, [pc, #360]	; (8001554 <HAL_GPIO_Init+0x300>)
 80013ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013f2:	60fb      	str	r3, [r7, #12]
 80013f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80013f6:	4a58      	ldr	r2, [pc, #352]	; (8001558 <HAL_GPIO_Init+0x304>)
 80013f8:	69fb      	ldr	r3, [r7, #28]
 80013fa:	089b      	lsrs	r3, r3, #2
 80013fc:	3302      	adds	r3, #2
 80013fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001402:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001404:	69fb      	ldr	r3, [r7, #28]
 8001406:	f003 0303 	and.w	r3, r3, #3
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	220f      	movs	r2, #15
 800140e:	fa02 f303 	lsl.w	r3, r2, r3
 8001412:	43db      	mvns	r3, r3
 8001414:	69ba      	ldr	r2, [r7, #24]
 8001416:	4013      	ands	r3, r2
 8001418:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	4a4f      	ldr	r2, [pc, #316]	; (800155c <HAL_GPIO_Init+0x308>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d025      	beq.n	800146e <HAL_GPIO_Init+0x21a>
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4a4e      	ldr	r2, [pc, #312]	; (8001560 <HAL_GPIO_Init+0x30c>)
 8001426:	4293      	cmp	r3, r2
 8001428:	d01f      	beq.n	800146a <HAL_GPIO_Init+0x216>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	4a4d      	ldr	r2, [pc, #308]	; (8001564 <HAL_GPIO_Init+0x310>)
 800142e:	4293      	cmp	r3, r2
 8001430:	d019      	beq.n	8001466 <HAL_GPIO_Init+0x212>
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	4a4c      	ldr	r2, [pc, #304]	; (8001568 <HAL_GPIO_Init+0x314>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d013      	beq.n	8001462 <HAL_GPIO_Init+0x20e>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	4a4b      	ldr	r2, [pc, #300]	; (800156c <HAL_GPIO_Init+0x318>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d00d      	beq.n	800145e <HAL_GPIO_Init+0x20a>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a4a      	ldr	r2, [pc, #296]	; (8001570 <HAL_GPIO_Init+0x31c>)
 8001446:	4293      	cmp	r3, r2
 8001448:	d007      	beq.n	800145a <HAL_GPIO_Init+0x206>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	4a49      	ldr	r2, [pc, #292]	; (8001574 <HAL_GPIO_Init+0x320>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d101      	bne.n	8001456 <HAL_GPIO_Init+0x202>
 8001452:	2306      	movs	r3, #6
 8001454:	e00c      	b.n	8001470 <HAL_GPIO_Init+0x21c>
 8001456:	2307      	movs	r3, #7
 8001458:	e00a      	b.n	8001470 <HAL_GPIO_Init+0x21c>
 800145a:	2305      	movs	r3, #5
 800145c:	e008      	b.n	8001470 <HAL_GPIO_Init+0x21c>
 800145e:	2304      	movs	r3, #4
 8001460:	e006      	b.n	8001470 <HAL_GPIO_Init+0x21c>
 8001462:	2303      	movs	r3, #3
 8001464:	e004      	b.n	8001470 <HAL_GPIO_Init+0x21c>
 8001466:	2302      	movs	r3, #2
 8001468:	e002      	b.n	8001470 <HAL_GPIO_Init+0x21c>
 800146a:	2301      	movs	r3, #1
 800146c:	e000      	b.n	8001470 <HAL_GPIO_Init+0x21c>
 800146e:	2300      	movs	r3, #0
 8001470:	69fa      	ldr	r2, [r7, #28]
 8001472:	f002 0203 	and.w	r2, r2, #3
 8001476:	0092      	lsls	r2, r2, #2
 8001478:	4093      	lsls	r3, r2
 800147a:	69ba      	ldr	r2, [r7, #24]
 800147c:	4313      	orrs	r3, r2
 800147e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001480:	4935      	ldr	r1, [pc, #212]	; (8001558 <HAL_GPIO_Init+0x304>)
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	089b      	lsrs	r3, r3, #2
 8001486:	3302      	adds	r3, #2
 8001488:	69ba      	ldr	r2, [r7, #24]
 800148a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800148e:	4b3a      	ldr	r3, [pc, #232]	; (8001578 <HAL_GPIO_Init+0x324>)
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001494:	693b      	ldr	r3, [r7, #16]
 8001496:	43db      	mvns	r3, r3
 8001498:	69ba      	ldr	r2, [r7, #24]
 800149a:	4013      	ands	r3, r2
 800149c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800149e:	683b      	ldr	r3, [r7, #0]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d003      	beq.n	80014b2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80014aa:	69ba      	ldr	r2, [r7, #24]
 80014ac:	693b      	ldr	r3, [r7, #16]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80014b2:	4a31      	ldr	r2, [pc, #196]	; (8001578 <HAL_GPIO_Init+0x324>)
 80014b4:	69bb      	ldr	r3, [r7, #24]
 80014b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80014b8:	4b2f      	ldr	r3, [pc, #188]	; (8001578 <HAL_GPIO_Init+0x324>)
 80014ba:	68db      	ldr	r3, [r3, #12]
 80014bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014be:	693b      	ldr	r3, [r7, #16]
 80014c0:	43db      	mvns	r3, r3
 80014c2:	69ba      	ldr	r2, [r7, #24]
 80014c4:	4013      	ands	r3, r2
 80014c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	685b      	ldr	r3, [r3, #4]
 80014cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d003      	beq.n	80014dc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80014d4:	69ba      	ldr	r2, [r7, #24]
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	4313      	orrs	r3, r2
 80014da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80014dc:	4a26      	ldr	r2, [pc, #152]	; (8001578 <HAL_GPIO_Init+0x324>)
 80014de:	69bb      	ldr	r3, [r7, #24]
 80014e0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80014e2:	4b25      	ldr	r3, [pc, #148]	; (8001578 <HAL_GPIO_Init+0x324>)
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014e8:	693b      	ldr	r3, [r7, #16]
 80014ea:	43db      	mvns	r3, r3
 80014ec:	69ba      	ldr	r2, [r7, #24]
 80014ee:	4013      	ands	r3, r2
 80014f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d003      	beq.n	8001506 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80014fe:	69ba      	ldr	r2, [r7, #24]
 8001500:	693b      	ldr	r3, [r7, #16]
 8001502:	4313      	orrs	r3, r2
 8001504:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001506:	4a1c      	ldr	r2, [pc, #112]	; (8001578 <HAL_GPIO_Init+0x324>)
 8001508:	69bb      	ldr	r3, [r7, #24]
 800150a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800150c:	4b1a      	ldr	r3, [pc, #104]	; (8001578 <HAL_GPIO_Init+0x324>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001512:	693b      	ldr	r3, [r7, #16]
 8001514:	43db      	mvns	r3, r3
 8001516:	69ba      	ldr	r2, [r7, #24]
 8001518:	4013      	ands	r3, r2
 800151a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001524:	2b00      	cmp	r3, #0
 8001526:	d003      	beq.n	8001530 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001528:	69ba      	ldr	r2, [r7, #24]
 800152a:	693b      	ldr	r3, [r7, #16]
 800152c:	4313      	orrs	r3, r2
 800152e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001530:	4a11      	ldr	r2, [pc, #68]	; (8001578 <HAL_GPIO_Init+0x324>)
 8001532:	69bb      	ldr	r3, [r7, #24]
 8001534:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001536:	69fb      	ldr	r3, [r7, #28]
 8001538:	3301      	adds	r3, #1
 800153a:	61fb      	str	r3, [r7, #28]
 800153c:	69fb      	ldr	r3, [r7, #28]
 800153e:	2b0f      	cmp	r3, #15
 8001540:	f67f ae96 	bls.w	8001270 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001544:	bf00      	nop
 8001546:	bf00      	nop
 8001548:	3724      	adds	r7, #36	; 0x24
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
 8001552:	bf00      	nop
 8001554:	40023800 	.word	0x40023800
 8001558:	40013800 	.word	0x40013800
 800155c:	40020000 	.word	0x40020000
 8001560:	40020400 	.word	0x40020400
 8001564:	40020800 	.word	0x40020800
 8001568:	40020c00 	.word	0x40020c00
 800156c:	40021000 	.word	0x40021000
 8001570:	40021400 	.word	0x40021400
 8001574:	40021800 	.word	0x40021800
 8001578:	40013c00 	.word	0x40013c00

0800157c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800157c:	b580      	push	{r7, lr}
 800157e:	b084      	sub	sp, #16
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2b00      	cmp	r3, #0
 8001588:	d101      	bne.n	800158e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e12b      	b.n	80017e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001594:	b2db      	uxtb	r3, r3
 8001596:	2b00      	cmp	r3, #0
 8001598:	d106      	bne.n	80015a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	2200      	movs	r2, #0
 800159e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f7ff f9fe 	bl	80009a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2224      	movs	r2, #36	; 0x24
 80015ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	681a      	ldr	r2, [r3, #0]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f022 0201 	bic.w	r2, r2, #1
 80015be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	681a      	ldr	r2, [r3, #0]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80015ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80015de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80015e0:	f000 fa02 	bl	80019e8 <HAL_RCC_GetPCLK1Freq>
 80015e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	685b      	ldr	r3, [r3, #4]
 80015ea:	4a81      	ldr	r2, [pc, #516]	; (80017f0 <HAL_I2C_Init+0x274>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d807      	bhi.n	8001600 <HAL_I2C_Init+0x84>
 80015f0:	68fb      	ldr	r3, [r7, #12]
 80015f2:	4a80      	ldr	r2, [pc, #512]	; (80017f4 <HAL_I2C_Init+0x278>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	bf94      	ite	ls
 80015f8:	2301      	movls	r3, #1
 80015fa:	2300      	movhi	r3, #0
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	e006      	b.n	800160e <HAL_I2C_Init+0x92>
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	4a7d      	ldr	r2, [pc, #500]	; (80017f8 <HAL_I2C_Init+0x27c>)
 8001604:	4293      	cmp	r3, r2
 8001606:	bf94      	ite	ls
 8001608:	2301      	movls	r3, #1
 800160a:	2300      	movhi	r3, #0
 800160c:	b2db      	uxtb	r3, r3
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e0e7      	b.n	80017e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	4a78      	ldr	r2, [pc, #480]	; (80017fc <HAL_I2C_Init+0x280>)
 800161a:	fba2 2303 	umull	r2, r3, r2, r3
 800161e:	0c9b      	lsrs	r3, r3, #18
 8001620:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	68ba      	ldr	r2, [r7, #8]
 8001632:	430a      	orrs	r2, r1
 8001634:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	6a1b      	ldr	r3, [r3, #32]
 800163c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	685b      	ldr	r3, [r3, #4]
 8001644:	4a6a      	ldr	r2, [pc, #424]	; (80017f0 <HAL_I2C_Init+0x274>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d802      	bhi.n	8001650 <HAL_I2C_Init+0xd4>
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	3301      	adds	r3, #1
 800164e:	e009      	b.n	8001664 <HAL_I2C_Init+0xe8>
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001656:	fb02 f303 	mul.w	r3, r2, r3
 800165a:	4a69      	ldr	r2, [pc, #420]	; (8001800 <HAL_I2C_Init+0x284>)
 800165c:	fba2 2303 	umull	r2, r3, r2, r3
 8001660:	099b      	lsrs	r3, r3, #6
 8001662:	3301      	adds	r3, #1
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	6812      	ldr	r2, [r2, #0]
 8001668:	430b      	orrs	r3, r1
 800166a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	69db      	ldr	r3, [r3, #28]
 8001672:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001676:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	495c      	ldr	r1, [pc, #368]	; (80017f0 <HAL_I2C_Init+0x274>)
 8001680:	428b      	cmp	r3, r1
 8001682:	d819      	bhi.n	80016b8 <HAL_I2C_Init+0x13c>
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	1e59      	subs	r1, r3, #1
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001692:	1c59      	adds	r1, r3, #1
 8001694:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001698:	400b      	ands	r3, r1
 800169a:	2b00      	cmp	r3, #0
 800169c:	d00a      	beq.n	80016b4 <HAL_I2C_Init+0x138>
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	1e59      	subs	r1, r3, #1
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	005b      	lsls	r3, r3, #1
 80016a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80016ac:	3301      	adds	r3, #1
 80016ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016b2:	e051      	b.n	8001758 <HAL_I2C_Init+0x1dc>
 80016b4:	2304      	movs	r3, #4
 80016b6:	e04f      	b.n	8001758 <HAL_I2C_Init+0x1dc>
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d111      	bne.n	80016e4 <HAL_I2C_Init+0x168>
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	1e58      	subs	r0, r3, #1
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6859      	ldr	r1, [r3, #4]
 80016c8:	460b      	mov	r3, r1
 80016ca:	005b      	lsls	r3, r3, #1
 80016cc:	440b      	add	r3, r1
 80016ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80016d2:	3301      	adds	r3, #1
 80016d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016d8:	2b00      	cmp	r3, #0
 80016da:	bf0c      	ite	eq
 80016dc:	2301      	moveq	r3, #1
 80016de:	2300      	movne	r3, #0
 80016e0:	b2db      	uxtb	r3, r3
 80016e2:	e012      	b.n	800170a <HAL_I2C_Init+0x18e>
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	1e58      	subs	r0, r3, #1
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6859      	ldr	r1, [r3, #4]
 80016ec:	460b      	mov	r3, r1
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	440b      	add	r3, r1
 80016f2:	0099      	lsls	r1, r3, #2
 80016f4:	440b      	add	r3, r1
 80016f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80016fa:	3301      	adds	r3, #1
 80016fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001700:	2b00      	cmp	r3, #0
 8001702:	bf0c      	ite	eq
 8001704:	2301      	moveq	r3, #1
 8001706:	2300      	movne	r3, #0
 8001708:	b2db      	uxtb	r3, r3
 800170a:	2b00      	cmp	r3, #0
 800170c:	d001      	beq.n	8001712 <HAL_I2C_Init+0x196>
 800170e:	2301      	movs	r3, #1
 8001710:	e022      	b.n	8001758 <HAL_I2C_Init+0x1dc>
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	689b      	ldr	r3, [r3, #8]
 8001716:	2b00      	cmp	r3, #0
 8001718:	d10e      	bne.n	8001738 <HAL_I2C_Init+0x1bc>
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	1e58      	subs	r0, r3, #1
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6859      	ldr	r1, [r3, #4]
 8001722:	460b      	mov	r3, r1
 8001724:	005b      	lsls	r3, r3, #1
 8001726:	440b      	add	r3, r1
 8001728:	fbb0 f3f3 	udiv	r3, r0, r3
 800172c:	3301      	adds	r3, #1
 800172e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001732:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001736:	e00f      	b.n	8001758 <HAL_I2C_Init+0x1dc>
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	1e58      	subs	r0, r3, #1
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	6859      	ldr	r1, [r3, #4]
 8001740:	460b      	mov	r3, r1
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	440b      	add	r3, r1
 8001746:	0099      	lsls	r1, r3, #2
 8001748:	440b      	add	r3, r1
 800174a:	fbb0 f3f3 	udiv	r3, r0, r3
 800174e:	3301      	adds	r3, #1
 8001750:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001754:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001758:	6879      	ldr	r1, [r7, #4]
 800175a:	6809      	ldr	r1, [r1, #0]
 800175c:	4313      	orrs	r3, r2
 800175e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	69da      	ldr	r2, [r3, #28]
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6a1b      	ldr	r3, [r3, #32]
 8001772:	431a      	orrs	r2, r3
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	430a      	orrs	r2, r1
 800177a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	689b      	ldr	r3, [r3, #8]
 8001782:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8001786:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800178a:	687a      	ldr	r2, [r7, #4]
 800178c:	6911      	ldr	r1, [r2, #16]
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	68d2      	ldr	r2, [r2, #12]
 8001792:	4311      	orrs	r1, r2
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	6812      	ldr	r2, [r2, #0]
 8001798:	430b      	orrs	r3, r1
 800179a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	68db      	ldr	r3, [r3, #12]
 80017a2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	695a      	ldr	r2, [r3, #20]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	699b      	ldr	r3, [r3, #24]
 80017ae:	431a      	orrs	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	430a      	orrs	r2, r1
 80017b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f042 0201 	orr.w	r2, r2, #1
 80017c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2200      	movs	r2, #0
 80017cc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2220      	movs	r2, #32
 80017d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2200      	movs	r2, #0
 80017da:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2200      	movs	r2, #0
 80017e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3710      	adds	r7, #16
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	000186a0 	.word	0x000186a0
 80017f4:	001e847f 	.word	0x001e847f
 80017f8:	003d08ff 	.word	0x003d08ff
 80017fc:	431bde83 	.word	0x431bde83
 8001800:	10624dd3 	.word	0x10624dd3

08001804 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d101      	bne.n	8001818 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e0cc      	b.n	80019b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001818:	4b68      	ldr	r3, [pc, #416]	; (80019bc <HAL_RCC_ClockConfig+0x1b8>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	f003 030f 	and.w	r3, r3, #15
 8001820:	683a      	ldr	r2, [r7, #0]
 8001822:	429a      	cmp	r2, r3
 8001824:	d90c      	bls.n	8001840 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001826:	4b65      	ldr	r3, [pc, #404]	; (80019bc <HAL_RCC_ClockConfig+0x1b8>)
 8001828:	683a      	ldr	r2, [r7, #0]
 800182a:	b2d2      	uxtb	r2, r2
 800182c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800182e:	4b63      	ldr	r3, [pc, #396]	; (80019bc <HAL_RCC_ClockConfig+0x1b8>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 030f 	and.w	r3, r3, #15
 8001836:	683a      	ldr	r2, [r7, #0]
 8001838:	429a      	cmp	r2, r3
 800183a:	d001      	beq.n	8001840 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800183c:	2301      	movs	r3, #1
 800183e:	e0b8      	b.n	80019b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0302 	and.w	r3, r3, #2
 8001848:	2b00      	cmp	r3, #0
 800184a:	d020      	beq.n	800188e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f003 0304 	and.w	r3, r3, #4
 8001854:	2b00      	cmp	r3, #0
 8001856:	d005      	beq.n	8001864 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001858:	4b59      	ldr	r3, [pc, #356]	; (80019c0 <HAL_RCC_ClockConfig+0x1bc>)
 800185a:	689b      	ldr	r3, [r3, #8]
 800185c:	4a58      	ldr	r2, [pc, #352]	; (80019c0 <HAL_RCC_ClockConfig+0x1bc>)
 800185e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001862:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0308 	and.w	r3, r3, #8
 800186c:	2b00      	cmp	r3, #0
 800186e:	d005      	beq.n	800187c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001870:	4b53      	ldr	r3, [pc, #332]	; (80019c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	4a52      	ldr	r2, [pc, #328]	; (80019c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001876:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800187a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800187c:	4b50      	ldr	r3, [pc, #320]	; (80019c0 <HAL_RCC_ClockConfig+0x1bc>)
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	494d      	ldr	r1, [pc, #308]	; (80019c0 <HAL_RCC_ClockConfig+0x1bc>)
 800188a:	4313      	orrs	r3, r2
 800188c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f003 0301 	and.w	r3, r3, #1
 8001896:	2b00      	cmp	r3, #0
 8001898:	d044      	beq.n	8001924 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d107      	bne.n	80018b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018a2:	4b47      	ldr	r3, [pc, #284]	; (80019c0 <HAL_RCC_ClockConfig+0x1bc>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d119      	bne.n	80018e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e07f      	b.n	80019b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	2b02      	cmp	r3, #2
 80018b8:	d003      	beq.n	80018c2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018be:	2b03      	cmp	r3, #3
 80018c0:	d107      	bne.n	80018d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018c2:	4b3f      	ldr	r3, [pc, #252]	; (80019c0 <HAL_RCC_ClockConfig+0x1bc>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d109      	bne.n	80018e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e06f      	b.n	80019b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018d2:	4b3b      	ldr	r3, [pc, #236]	; (80019c0 <HAL_RCC_ClockConfig+0x1bc>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0302 	and.w	r3, r3, #2
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d101      	bne.n	80018e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e067      	b.n	80019b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018e2:	4b37      	ldr	r3, [pc, #220]	; (80019c0 <HAL_RCC_ClockConfig+0x1bc>)
 80018e4:	689b      	ldr	r3, [r3, #8]
 80018e6:	f023 0203 	bic.w	r2, r3, #3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	4934      	ldr	r1, [pc, #208]	; (80019c0 <HAL_RCC_ClockConfig+0x1bc>)
 80018f0:	4313      	orrs	r3, r2
 80018f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018f4:	f7ff fa9c 	bl	8000e30 <HAL_GetTick>
 80018f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018fa:	e00a      	b.n	8001912 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018fc:	f7ff fa98 	bl	8000e30 <HAL_GetTick>
 8001900:	4602      	mov	r2, r0
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	1ad3      	subs	r3, r2, r3
 8001906:	f241 3288 	movw	r2, #5000	; 0x1388
 800190a:	4293      	cmp	r3, r2
 800190c:	d901      	bls.n	8001912 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800190e:	2303      	movs	r3, #3
 8001910:	e04f      	b.n	80019b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001912:	4b2b      	ldr	r3, [pc, #172]	; (80019c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	f003 020c 	and.w	r2, r3, #12
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	429a      	cmp	r2, r3
 8001922:	d1eb      	bne.n	80018fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001924:	4b25      	ldr	r3, [pc, #148]	; (80019bc <HAL_RCC_ClockConfig+0x1b8>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f003 030f 	and.w	r3, r3, #15
 800192c:	683a      	ldr	r2, [r7, #0]
 800192e:	429a      	cmp	r2, r3
 8001930:	d20c      	bcs.n	800194c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001932:	4b22      	ldr	r3, [pc, #136]	; (80019bc <HAL_RCC_ClockConfig+0x1b8>)
 8001934:	683a      	ldr	r2, [r7, #0]
 8001936:	b2d2      	uxtb	r2, r2
 8001938:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800193a:	4b20      	ldr	r3, [pc, #128]	; (80019bc <HAL_RCC_ClockConfig+0x1b8>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f003 030f 	and.w	r3, r3, #15
 8001942:	683a      	ldr	r2, [r7, #0]
 8001944:	429a      	cmp	r2, r3
 8001946:	d001      	beq.n	800194c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	e032      	b.n	80019b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f003 0304 	and.w	r3, r3, #4
 8001954:	2b00      	cmp	r3, #0
 8001956:	d008      	beq.n	800196a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001958:	4b19      	ldr	r3, [pc, #100]	; (80019c0 <HAL_RCC_ClockConfig+0x1bc>)
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	68db      	ldr	r3, [r3, #12]
 8001964:	4916      	ldr	r1, [pc, #88]	; (80019c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001966:	4313      	orrs	r3, r2
 8001968:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f003 0308 	and.w	r3, r3, #8
 8001972:	2b00      	cmp	r3, #0
 8001974:	d009      	beq.n	800198a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001976:	4b12      	ldr	r3, [pc, #72]	; (80019c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001978:	689b      	ldr	r3, [r3, #8]
 800197a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	691b      	ldr	r3, [r3, #16]
 8001982:	00db      	lsls	r3, r3, #3
 8001984:	490e      	ldr	r1, [pc, #56]	; (80019c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001986:	4313      	orrs	r3, r2
 8001988:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800198a:	f000 f855 	bl	8001a38 <HAL_RCC_GetSysClockFreq>
 800198e:	4602      	mov	r2, r0
 8001990:	4b0b      	ldr	r3, [pc, #44]	; (80019c0 <HAL_RCC_ClockConfig+0x1bc>)
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	091b      	lsrs	r3, r3, #4
 8001996:	f003 030f 	and.w	r3, r3, #15
 800199a:	490a      	ldr	r1, [pc, #40]	; (80019c4 <HAL_RCC_ClockConfig+0x1c0>)
 800199c:	5ccb      	ldrb	r3, [r1, r3]
 800199e:	fa22 f303 	lsr.w	r3, r2, r3
 80019a2:	4a09      	ldr	r2, [pc, #36]	; (80019c8 <HAL_RCC_ClockConfig+0x1c4>)
 80019a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80019a6:	4b09      	ldr	r3, [pc, #36]	; (80019cc <HAL_RCC_ClockConfig+0x1c8>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7ff f9fc 	bl	8000da8 <HAL_InitTick>

  return HAL_OK;
 80019b0:	2300      	movs	r3, #0
}
 80019b2:	4618      	mov	r0, r3
 80019b4:	3710      	adds	r7, #16
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	40023c00 	.word	0x40023c00
 80019c0:	40023800 	.word	0x40023800
 80019c4:	08003af8 	.word	0x08003af8
 80019c8:	20000000 	.word	0x20000000
 80019cc:	20000004 	.word	0x20000004

080019d0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019d4:	4b03      	ldr	r3, [pc, #12]	; (80019e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80019d6:	681b      	ldr	r3, [r3, #0]
}
 80019d8:	4618      	mov	r0, r3
 80019da:	46bd      	mov	sp, r7
 80019dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e0:	4770      	bx	lr
 80019e2:	bf00      	nop
 80019e4:	20000000 	.word	0x20000000

080019e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80019ec:	f7ff fff0 	bl	80019d0 <HAL_RCC_GetHCLKFreq>
 80019f0:	4602      	mov	r2, r0
 80019f2:	4b05      	ldr	r3, [pc, #20]	; (8001a08 <HAL_RCC_GetPCLK1Freq+0x20>)
 80019f4:	689b      	ldr	r3, [r3, #8]
 80019f6:	0a9b      	lsrs	r3, r3, #10
 80019f8:	f003 0307 	and.w	r3, r3, #7
 80019fc:	4903      	ldr	r1, [pc, #12]	; (8001a0c <HAL_RCC_GetPCLK1Freq+0x24>)
 80019fe:	5ccb      	ldrb	r3, [r1, r3]
 8001a00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a04:	4618      	mov	r0, r3
 8001a06:	bd80      	pop	{r7, pc}
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	08003b08 	.word	0x08003b08

08001a10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001a14:	f7ff ffdc 	bl	80019d0 <HAL_RCC_GetHCLKFreq>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	4b05      	ldr	r3, [pc, #20]	; (8001a30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	0b5b      	lsrs	r3, r3, #13
 8001a20:	f003 0307 	and.w	r3, r3, #7
 8001a24:	4903      	ldr	r1, [pc, #12]	; (8001a34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a26:	5ccb      	ldrb	r3, [r1, r3]
 8001a28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40023800 	.word	0x40023800
 8001a34:	08003b08 	.word	0x08003b08

08001a38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a3c:	b0ae      	sub	sp, #184	; 0xb8
 8001a3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001a40:	2300      	movs	r3, #0
 8001a42:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8001a46:	2300      	movs	r3, #0
 8001a48:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8001a52:	2300      	movs	r3, #0
 8001a54:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a5e:	4bcb      	ldr	r3, [pc, #812]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	f003 030c 	and.w	r3, r3, #12
 8001a66:	2b0c      	cmp	r3, #12
 8001a68:	f200 8206 	bhi.w	8001e78 <HAL_RCC_GetSysClockFreq+0x440>
 8001a6c:	a201      	add	r2, pc, #4	; (adr r2, 8001a74 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001a6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a72:	bf00      	nop
 8001a74:	08001aa9 	.word	0x08001aa9
 8001a78:	08001e79 	.word	0x08001e79
 8001a7c:	08001e79 	.word	0x08001e79
 8001a80:	08001e79 	.word	0x08001e79
 8001a84:	08001ab1 	.word	0x08001ab1
 8001a88:	08001e79 	.word	0x08001e79
 8001a8c:	08001e79 	.word	0x08001e79
 8001a90:	08001e79 	.word	0x08001e79
 8001a94:	08001ab9 	.word	0x08001ab9
 8001a98:	08001e79 	.word	0x08001e79
 8001a9c:	08001e79 	.word	0x08001e79
 8001aa0:	08001e79 	.word	0x08001e79
 8001aa4:	08001ca9 	.word	0x08001ca9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001aa8:	4bb9      	ldr	r3, [pc, #740]	; (8001d90 <HAL_RCC_GetSysClockFreq+0x358>)
 8001aaa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8001aae:	e1e7      	b.n	8001e80 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001ab0:	4bb8      	ldr	r3, [pc, #736]	; (8001d94 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001ab2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001ab6:	e1e3      	b.n	8001e80 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ab8:	4bb4      	ldr	r3, [pc, #720]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001ac0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001ac4:	4bb1      	ldr	r3, [pc, #708]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d071      	beq.n	8001bb4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ad0:	4bae      	ldr	r3, [pc, #696]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	099b      	lsrs	r3, r3, #6
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001adc:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001ae0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001ae4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ae8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001aec:	2300      	movs	r3, #0
 8001aee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001af2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001af6:	4622      	mov	r2, r4
 8001af8:	462b      	mov	r3, r5
 8001afa:	f04f 0000 	mov.w	r0, #0
 8001afe:	f04f 0100 	mov.w	r1, #0
 8001b02:	0159      	lsls	r1, r3, #5
 8001b04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b08:	0150      	lsls	r0, r2, #5
 8001b0a:	4602      	mov	r2, r0
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	4621      	mov	r1, r4
 8001b10:	1a51      	subs	r1, r2, r1
 8001b12:	6439      	str	r1, [r7, #64]	; 0x40
 8001b14:	4629      	mov	r1, r5
 8001b16:	eb63 0301 	sbc.w	r3, r3, r1
 8001b1a:	647b      	str	r3, [r7, #68]	; 0x44
 8001b1c:	f04f 0200 	mov.w	r2, #0
 8001b20:	f04f 0300 	mov.w	r3, #0
 8001b24:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001b28:	4649      	mov	r1, r9
 8001b2a:	018b      	lsls	r3, r1, #6
 8001b2c:	4641      	mov	r1, r8
 8001b2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001b32:	4641      	mov	r1, r8
 8001b34:	018a      	lsls	r2, r1, #6
 8001b36:	4641      	mov	r1, r8
 8001b38:	1a51      	subs	r1, r2, r1
 8001b3a:	63b9      	str	r1, [r7, #56]	; 0x38
 8001b3c:	4649      	mov	r1, r9
 8001b3e:	eb63 0301 	sbc.w	r3, r3, r1
 8001b42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001b44:	f04f 0200 	mov.w	r2, #0
 8001b48:	f04f 0300 	mov.w	r3, #0
 8001b4c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8001b50:	4649      	mov	r1, r9
 8001b52:	00cb      	lsls	r3, r1, #3
 8001b54:	4641      	mov	r1, r8
 8001b56:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001b5a:	4641      	mov	r1, r8
 8001b5c:	00ca      	lsls	r2, r1, #3
 8001b5e:	4610      	mov	r0, r2
 8001b60:	4619      	mov	r1, r3
 8001b62:	4603      	mov	r3, r0
 8001b64:	4622      	mov	r2, r4
 8001b66:	189b      	adds	r3, r3, r2
 8001b68:	633b      	str	r3, [r7, #48]	; 0x30
 8001b6a:	462b      	mov	r3, r5
 8001b6c:	460a      	mov	r2, r1
 8001b6e:	eb42 0303 	adc.w	r3, r2, r3
 8001b72:	637b      	str	r3, [r7, #52]	; 0x34
 8001b74:	f04f 0200 	mov.w	r2, #0
 8001b78:	f04f 0300 	mov.w	r3, #0
 8001b7c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001b80:	4629      	mov	r1, r5
 8001b82:	024b      	lsls	r3, r1, #9
 8001b84:	4621      	mov	r1, r4
 8001b86:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b8a:	4621      	mov	r1, r4
 8001b8c:	024a      	lsls	r2, r1, #9
 8001b8e:	4610      	mov	r0, r2
 8001b90:	4619      	mov	r1, r3
 8001b92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001b96:	2200      	movs	r2, #0
 8001b98:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001b9c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001ba0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8001ba4:	f7fe fb84 	bl	80002b0 <__aeabi_uldivmod>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	460b      	mov	r3, r1
 8001bac:	4613      	mov	r3, r2
 8001bae:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001bb2:	e067      	b.n	8001c84 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bb4:	4b75      	ldr	r3, [pc, #468]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	099b      	lsrs	r3, r3, #6
 8001bba:	2200      	movs	r2, #0
 8001bbc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001bc0:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001bc4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001bc8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bcc:	67bb      	str	r3, [r7, #120]	; 0x78
 8001bce:	2300      	movs	r3, #0
 8001bd0:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001bd2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001bd6:	4622      	mov	r2, r4
 8001bd8:	462b      	mov	r3, r5
 8001bda:	f04f 0000 	mov.w	r0, #0
 8001bde:	f04f 0100 	mov.w	r1, #0
 8001be2:	0159      	lsls	r1, r3, #5
 8001be4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001be8:	0150      	lsls	r0, r2, #5
 8001bea:	4602      	mov	r2, r0
 8001bec:	460b      	mov	r3, r1
 8001bee:	4621      	mov	r1, r4
 8001bf0:	1a51      	subs	r1, r2, r1
 8001bf2:	62b9      	str	r1, [r7, #40]	; 0x28
 8001bf4:	4629      	mov	r1, r5
 8001bf6:	eb63 0301 	sbc.w	r3, r3, r1
 8001bfa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001bfc:	f04f 0200 	mov.w	r2, #0
 8001c00:	f04f 0300 	mov.w	r3, #0
 8001c04:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001c08:	4649      	mov	r1, r9
 8001c0a:	018b      	lsls	r3, r1, #6
 8001c0c:	4641      	mov	r1, r8
 8001c0e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c12:	4641      	mov	r1, r8
 8001c14:	018a      	lsls	r2, r1, #6
 8001c16:	4641      	mov	r1, r8
 8001c18:	ebb2 0a01 	subs.w	sl, r2, r1
 8001c1c:	4649      	mov	r1, r9
 8001c1e:	eb63 0b01 	sbc.w	fp, r3, r1
 8001c22:	f04f 0200 	mov.w	r2, #0
 8001c26:	f04f 0300 	mov.w	r3, #0
 8001c2a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001c2e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001c32:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001c36:	4692      	mov	sl, r2
 8001c38:	469b      	mov	fp, r3
 8001c3a:	4623      	mov	r3, r4
 8001c3c:	eb1a 0303 	adds.w	r3, sl, r3
 8001c40:	623b      	str	r3, [r7, #32]
 8001c42:	462b      	mov	r3, r5
 8001c44:	eb4b 0303 	adc.w	r3, fp, r3
 8001c48:	627b      	str	r3, [r7, #36]	; 0x24
 8001c4a:	f04f 0200 	mov.w	r2, #0
 8001c4e:	f04f 0300 	mov.w	r3, #0
 8001c52:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8001c56:	4629      	mov	r1, r5
 8001c58:	028b      	lsls	r3, r1, #10
 8001c5a:	4621      	mov	r1, r4
 8001c5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c60:	4621      	mov	r1, r4
 8001c62:	028a      	lsls	r2, r1, #10
 8001c64:	4610      	mov	r0, r2
 8001c66:	4619      	mov	r1, r3
 8001c68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	673b      	str	r3, [r7, #112]	; 0x70
 8001c70:	677a      	str	r2, [r7, #116]	; 0x74
 8001c72:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8001c76:	f7fe fb1b 	bl	80002b0 <__aeabi_uldivmod>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	4613      	mov	r3, r2
 8001c80:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c84:	4b41      	ldr	r3, [pc, #260]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	0c1b      	lsrs	r3, r3, #16
 8001c8a:	f003 0303 	and.w	r3, r3, #3
 8001c8e:	3301      	adds	r3, #1
 8001c90:	005b      	lsls	r3, r3, #1
 8001c92:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8001c96:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001c9a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ca2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001ca6:	e0eb      	b.n	8001e80 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ca8:	4b38      	ldr	r3, [pc, #224]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001caa:	685b      	ldr	r3, [r3, #4]
 8001cac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001cb0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cb4:	4b35      	ldr	r3, [pc, #212]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d06b      	beq.n	8001d98 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cc0:	4b32      	ldr	r3, [pc, #200]	; (8001d8c <HAL_RCC_GetSysClockFreq+0x354>)
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	099b      	lsrs	r3, r3, #6
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	66bb      	str	r3, [r7, #104]	; 0x68
 8001cca:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001ccc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001cce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001cd2:	663b      	str	r3, [r7, #96]	; 0x60
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	667b      	str	r3, [r7, #100]	; 0x64
 8001cd8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001cdc:	4622      	mov	r2, r4
 8001cde:	462b      	mov	r3, r5
 8001ce0:	f04f 0000 	mov.w	r0, #0
 8001ce4:	f04f 0100 	mov.w	r1, #0
 8001ce8:	0159      	lsls	r1, r3, #5
 8001cea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cee:	0150      	lsls	r0, r2, #5
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	460b      	mov	r3, r1
 8001cf4:	4621      	mov	r1, r4
 8001cf6:	1a51      	subs	r1, r2, r1
 8001cf8:	61b9      	str	r1, [r7, #24]
 8001cfa:	4629      	mov	r1, r5
 8001cfc:	eb63 0301 	sbc.w	r3, r3, r1
 8001d00:	61fb      	str	r3, [r7, #28]
 8001d02:	f04f 0200 	mov.w	r2, #0
 8001d06:	f04f 0300 	mov.w	r3, #0
 8001d0a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8001d0e:	4659      	mov	r1, fp
 8001d10:	018b      	lsls	r3, r1, #6
 8001d12:	4651      	mov	r1, sl
 8001d14:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d18:	4651      	mov	r1, sl
 8001d1a:	018a      	lsls	r2, r1, #6
 8001d1c:	4651      	mov	r1, sl
 8001d1e:	ebb2 0801 	subs.w	r8, r2, r1
 8001d22:	4659      	mov	r1, fp
 8001d24:	eb63 0901 	sbc.w	r9, r3, r1
 8001d28:	f04f 0200 	mov.w	r2, #0
 8001d2c:	f04f 0300 	mov.w	r3, #0
 8001d30:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001d34:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001d38:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001d3c:	4690      	mov	r8, r2
 8001d3e:	4699      	mov	r9, r3
 8001d40:	4623      	mov	r3, r4
 8001d42:	eb18 0303 	adds.w	r3, r8, r3
 8001d46:	613b      	str	r3, [r7, #16]
 8001d48:	462b      	mov	r3, r5
 8001d4a:	eb49 0303 	adc.w	r3, r9, r3
 8001d4e:	617b      	str	r3, [r7, #20]
 8001d50:	f04f 0200 	mov.w	r2, #0
 8001d54:	f04f 0300 	mov.w	r3, #0
 8001d58:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001d5c:	4629      	mov	r1, r5
 8001d5e:	024b      	lsls	r3, r1, #9
 8001d60:	4621      	mov	r1, r4
 8001d62:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001d66:	4621      	mov	r1, r4
 8001d68:	024a      	lsls	r2, r1, #9
 8001d6a:	4610      	mov	r0, r2
 8001d6c:	4619      	mov	r1, r3
 8001d6e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001d72:	2200      	movs	r2, #0
 8001d74:	65bb      	str	r3, [r7, #88]	; 0x58
 8001d76:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001d78:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001d7c:	f7fe fa98 	bl	80002b0 <__aeabi_uldivmod>
 8001d80:	4602      	mov	r2, r0
 8001d82:	460b      	mov	r3, r1
 8001d84:	4613      	mov	r3, r2
 8001d86:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001d8a:	e065      	b.n	8001e58 <HAL_RCC_GetSysClockFreq+0x420>
 8001d8c:	40023800 	.word	0x40023800
 8001d90:	00f42400 	.word	0x00f42400
 8001d94:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d98:	4b3d      	ldr	r3, [pc, #244]	; (8001e90 <HAL_RCC_GetSysClockFreq+0x458>)
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	099b      	lsrs	r3, r3, #6
 8001d9e:	2200      	movs	r2, #0
 8001da0:	4618      	mov	r0, r3
 8001da2:	4611      	mov	r1, r2
 8001da4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001da8:	653b      	str	r3, [r7, #80]	; 0x50
 8001daa:	2300      	movs	r3, #0
 8001dac:	657b      	str	r3, [r7, #84]	; 0x54
 8001dae:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001db2:	4642      	mov	r2, r8
 8001db4:	464b      	mov	r3, r9
 8001db6:	f04f 0000 	mov.w	r0, #0
 8001dba:	f04f 0100 	mov.w	r1, #0
 8001dbe:	0159      	lsls	r1, r3, #5
 8001dc0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001dc4:	0150      	lsls	r0, r2, #5
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	460b      	mov	r3, r1
 8001dca:	4641      	mov	r1, r8
 8001dcc:	1a51      	subs	r1, r2, r1
 8001dce:	60b9      	str	r1, [r7, #8]
 8001dd0:	4649      	mov	r1, r9
 8001dd2:	eb63 0301 	sbc.w	r3, r3, r1
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	f04f 0200 	mov.w	r2, #0
 8001ddc:	f04f 0300 	mov.w	r3, #0
 8001de0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001de4:	4659      	mov	r1, fp
 8001de6:	018b      	lsls	r3, r1, #6
 8001de8:	4651      	mov	r1, sl
 8001dea:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001dee:	4651      	mov	r1, sl
 8001df0:	018a      	lsls	r2, r1, #6
 8001df2:	4651      	mov	r1, sl
 8001df4:	1a54      	subs	r4, r2, r1
 8001df6:	4659      	mov	r1, fp
 8001df8:	eb63 0501 	sbc.w	r5, r3, r1
 8001dfc:	f04f 0200 	mov.w	r2, #0
 8001e00:	f04f 0300 	mov.w	r3, #0
 8001e04:	00eb      	lsls	r3, r5, #3
 8001e06:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001e0a:	00e2      	lsls	r2, r4, #3
 8001e0c:	4614      	mov	r4, r2
 8001e0e:	461d      	mov	r5, r3
 8001e10:	4643      	mov	r3, r8
 8001e12:	18e3      	adds	r3, r4, r3
 8001e14:	603b      	str	r3, [r7, #0]
 8001e16:	464b      	mov	r3, r9
 8001e18:	eb45 0303 	adc.w	r3, r5, r3
 8001e1c:	607b      	str	r3, [r7, #4]
 8001e1e:	f04f 0200 	mov.w	r2, #0
 8001e22:	f04f 0300 	mov.w	r3, #0
 8001e26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001e2a:	4629      	mov	r1, r5
 8001e2c:	028b      	lsls	r3, r1, #10
 8001e2e:	4621      	mov	r1, r4
 8001e30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001e34:	4621      	mov	r1, r4
 8001e36:	028a      	lsls	r2, r1, #10
 8001e38:	4610      	mov	r0, r2
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001e40:	2200      	movs	r2, #0
 8001e42:	64bb      	str	r3, [r7, #72]	; 0x48
 8001e44:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001e46:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001e4a:	f7fe fa31 	bl	80002b0 <__aeabi_uldivmod>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	460b      	mov	r3, r1
 8001e52:	4613      	mov	r3, r2
 8001e54:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001e58:	4b0d      	ldr	r3, [pc, #52]	; (8001e90 <HAL_RCC_GetSysClockFreq+0x458>)
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	0f1b      	lsrs	r3, r3, #28
 8001e5e:	f003 0307 	and.w	r3, r3, #7
 8001e62:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8001e66:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8001e6a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e72:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001e76:	e003      	b.n	8001e80 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e78:	4b06      	ldr	r3, [pc, #24]	; (8001e94 <HAL_RCC_GetSysClockFreq+0x45c>)
 8001e7a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001e7e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e80:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8001e84:	4618      	mov	r0, r3
 8001e86:	37b8      	adds	r7, #184	; 0xb8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e8e:	bf00      	nop
 8001e90:	40023800 	.word	0x40023800
 8001e94:	00f42400 	.word	0x00f42400

08001e98 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b086      	sub	sp, #24
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d101      	bne.n	8001eaa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	e28d      	b.n	80023c6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	f000 8083 	beq.w	8001fbe <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001eb8:	4b94      	ldr	r3, [pc, #592]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001eba:	689b      	ldr	r3, [r3, #8]
 8001ebc:	f003 030c 	and.w	r3, r3, #12
 8001ec0:	2b04      	cmp	r3, #4
 8001ec2:	d019      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001ec4:	4b91      	ldr	r3, [pc, #580]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001ecc:	2b08      	cmp	r3, #8
 8001ece:	d106      	bne.n	8001ede <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001ed0:	4b8e      	ldr	r3, [pc, #568]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ed8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001edc:	d00c      	beq.n	8001ef8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ede:	4b8b      	ldr	r3, [pc, #556]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001ee0:	689b      	ldr	r3, [r3, #8]
 8001ee2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001ee6:	2b0c      	cmp	r3, #12
 8001ee8:	d112      	bne.n	8001f10 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001eea:	4b88      	ldr	r3, [pc, #544]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001eec:	685b      	ldr	r3, [r3, #4]
 8001eee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ef2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ef6:	d10b      	bne.n	8001f10 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ef8:	4b84      	ldr	r3, [pc, #528]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d05b      	beq.n	8001fbc <HAL_RCC_OscConfig+0x124>
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d157      	bne.n	8001fbc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	e25a      	b.n	80023c6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f18:	d106      	bne.n	8001f28 <HAL_RCC_OscConfig+0x90>
 8001f1a:	4b7c      	ldr	r3, [pc, #496]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	4a7b      	ldr	r2, [pc, #492]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001f20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f24:	6013      	str	r3, [r2, #0]
 8001f26:	e01d      	b.n	8001f64 <HAL_RCC_OscConfig+0xcc>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f30:	d10c      	bne.n	8001f4c <HAL_RCC_OscConfig+0xb4>
 8001f32:	4b76      	ldr	r3, [pc, #472]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a75      	ldr	r2, [pc, #468]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001f38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f3c:	6013      	str	r3, [r2, #0]
 8001f3e:	4b73      	ldr	r3, [pc, #460]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4a72      	ldr	r2, [pc, #456]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001f44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f48:	6013      	str	r3, [r2, #0]
 8001f4a:	e00b      	b.n	8001f64 <HAL_RCC_OscConfig+0xcc>
 8001f4c:	4b6f      	ldr	r3, [pc, #444]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a6e      	ldr	r2, [pc, #440]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001f52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f56:	6013      	str	r3, [r2, #0]
 8001f58:	4b6c      	ldr	r3, [pc, #432]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4a6b      	ldr	r2, [pc, #428]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001f5e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f62:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d013      	beq.n	8001f94 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f6c:	f7fe ff60 	bl	8000e30 <HAL_GetTick>
 8001f70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f72:	e008      	b.n	8001f86 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f74:	f7fe ff5c 	bl	8000e30 <HAL_GetTick>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	693b      	ldr	r3, [r7, #16]
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	2b64      	cmp	r3, #100	; 0x64
 8001f80:	d901      	bls.n	8001f86 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001f82:	2303      	movs	r3, #3
 8001f84:	e21f      	b.n	80023c6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f86:	4b61      	ldr	r3, [pc, #388]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d0f0      	beq.n	8001f74 <HAL_RCC_OscConfig+0xdc>
 8001f92:	e014      	b.n	8001fbe <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f94:	f7fe ff4c 	bl	8000e30 <HAL_GetTick>
 8001f98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f9a:	e008      	b.n	8001fae <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f9c:	f7fe ff48 	bl	8000e30 <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	2b64      	cmp	r3, #100	; 0x64
 8001fa8:	d901      	bls.n	8001fae <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001faa:	2303      	movs	r3, #3
 8001fac:	e20b      	b.n	80023c6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fae:	4b57      	ldr	r3, [pc, #348]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d1f0      	bne.n	8001f9c <HAL_RCC_OscConfig+0x104>
 8001fba:	e000      	b.n	8001fbe <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f003 0302 	and.w	r3, r3, #2
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d06f      	beq.n	80020aa <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001fca:	4b50      	ldr	r3, [pc, #320]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	f003 030c 	and.w	r3, r3, #12
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d017      	beq.n	8002006 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001fd6:	4b4d      	ldr	r3, [pc, #308]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001fde:	2b08      	cmp	r3, #8
 8001fe0:	d105      	bne.n	8001fee <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001fe2:	4b4a      	ldr	r3, [pc, #296]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d00b      	beq.n	8002006 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001fee:	4b47      	ldr	r3, [pc, #284]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001ff6:	2b0c      	cmp	r3, #12
 8001ff8:	d11c      	bne.n	8002034 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ffa:	4b44      	ldr	r3, [pc, #272]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8001ffc:	685b      	ldr	r3, [r3, #4]
 8001ffe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002002:	2b00      	cmp	r3, #0
 8002004:	d116      	bne.n	8002034 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002006:	4b41      	ldr	r3, [pc, #260]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f003 0302 	and.w	r3, r3, #2
 800200e:	2b00      	cmp	r3, #0
 8002010:	d005      	beq.n	800201e <HAL_RCC_OscConfig+0x186>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	68db      	ldr	r3, [r3, #12]
 8002016:	2b01      	cmp	r3, #1
 8002018:	d001      	beq.n	800201e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e1d3      	b.n	80023c6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800201e:	4b3b      	ldr	r3, [pc, #236]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	691b      	ldr	r3, [r3, #16]
 800202a:	00db      	lsls	r3, r3, #3
 800202c:	4937      	ldr	r1, [pc, #220]	; (800210c <HAL_RCC_OscConfig+0x274>)
 800202e:	4313      	orrs	r3, r2
 8002030:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002032:	e03a      	b.n	80020aa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	68db      	ldr	r3, [r3, #12]
 8002038:	2b00      	cmp	r3, #0
 800203a:	d020      	beq.n	800207e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800203c:	4b34      	ldr	r3, [pc, #208]	; (8002110 <HAL_RCC_OscConfig+0x278>)
 800203e:	2201      	movs	r2, #1
 8002040:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002042:	f7fe fef5 	bl	8000e30 <HAL_GetTick>
 8002046:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002048:	e008      	b.n	800205c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800204a:	f7fe fef1 	bl	8000e30 <HAL_GetTick>
 800204e:	4602      	mov	r2, r0
 8002050:	693b      	ldr	r3, [r7, #16]
 8002052:	1ad3      	subs	r3, r2, r3
 8002054:	2b02      	cmp	r3, #2
 8002056:	d901      	bls.n	800205c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002058:	2303      	movs	r3, #3
 800205a:	e1b4      	b.n	80023c6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800205c:	4b2b      	ldr	r3, [pc, #172]	; (800210c <HAL_RCC_OscConfig+0x274>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f003 0302 	and.w	r3, r3, #2
 8002064:	2b00      	cmp	r3, #0
 8002066:	d0f0      	beq.n	800204a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002068:	4b28      	ldr	r3, [pc, #160]	; (800210c <HAL_RCC_OscConfig+0x274>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	691b      	ldr	r3, [r3, #16]
 8002074:	00db      	lsls	r3, r3, #3
 8002076:	4925      	ldr	r1, [pc, #148]	; (800210c <HAL_RCC_OscConfig+0x274>)
 8002078:	4313      	orrs	r3, r2
 800207a:	600b      	str	r3, [r1, #0]
 800207c:	e015      	b.n	80020aa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800207e:	4b24      	ldr	r3, [pc, #144]	; (8002110 <HAL_RCC_OscConfig+0x278>)
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002084:	f7fe fed4 	bl	8000e30 <HAL_GetTick>
 8002088:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800208a:	e008      	b.n	800209e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800208c:	f7fe fed0 	bl	8000e30 <HAL_GetTick>
 8002090:	4602      	mov	r2, r0
 8002092:	693b      	ldr	r3, [r7, #16]
 8002094:	1ad3      	subs	r3, r2, r3
 8002096:	2b02      	cmp	r3, #2
 8002098:	d901      	bls.n	800209e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e193      	b.n	80023c6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800209e:	4b1b      	ldr	r3, [pc, #108]	; (800210c <HAL_RCC_OscConfig+0x274>)
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0302 	and.w	r3, r3, #2
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d1f0      	bne.n	800208c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f003 0308 	and.w	r3, r3, #8
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d036      	beq.n	8002124 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	695b      	ldr	r3, [r3, #20]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d016      	beq.n	80020ec <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020be:	4b15      	ldr	r3, [pc, #84]	; (8002114 <HAL_RCC_OscConfig+0x27c>)
 80020c0:	2201      	movs	r2, #1
 80020c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020c4:	f7fe feb4 	bl	8000e30 <HAL_GetTick>
 80020c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ca:	e008      	b.n	80020de <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020cc:	f7fe feb0 	bl	8000e30 <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	2b02      	cmp	r3, #2
 80020d8:	d901      	bls.n	80020de <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e173      	b.n	80023c6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020de:	4b0b      	ldr	r3, [pc, #44]	; (800210c <HAL_RCC_OscConfig+0x274>)
 80020e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020e2:	f003 0302 	and.w	r3, r3, #2
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d0f0      	beq.n	80020cc <HAL_RCC_OscConfig+0x234>
 80020ea:	e01b      	b.n	8002124 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020ec:	4b09      	ldr	r3, [pc, #36]	; (8002114 <HAL_RCC_OscConfig+0x27c>)
 80020ee:	2200      	movs	r2, #0
 80020f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020f2:	f7fe fe9d 	bl	8000e30 <HAL_GetTick>
 80020f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020f8:	e00e      	b.n	8002118 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020fa:	f7fe fe99 	bl	8000e30 <HAL_GetTick>
 80020fe:	4602      	mov	r2, r0
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	1ad3      	subs	r3, r2, r3
 8002104:	2b02      	cmp	r3, #2
 8002106:	d907      	bls.n	8002118 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002108:	2303      	movs	r3, #3
 800210a:	e15c      	b.n	80023c6 <HAL_RCC_OscConfig+0x52e>
 800210c:	40023800 	.word	0x40023800
 8002110:	42470000 	.word	0x42470000
 8002114:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002118:	4b8a      	ldr	r3, [pc, #552]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 800211a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800211c:	f003 0302 	and.w	r3, r3, #2
 8002120:	2b00      	cmp	r3, #0
 8002122:	d1ea      	bne.n	80020fa <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0304 	and.w	r3, r3, #4
 800212c:	2b00      	cmp	r3, #0
 800212e:	f000 8097 	beq.w	8002260 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002132:	2300      	movs	r3, #0
 8002134:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002136:	4b83      	ldr	r3, [pc, #524]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 8002138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800213a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d10f      	bne.n	8002162 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002142:	2300      	movs	r3, #0
 8002144:	60bb      	str	r3, [r7, #8]
 8002146:	4b7f      	ldr	r3, [pc, #508]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 8002148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214a:	4a7e      	ldr	r2, [pc, #504]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 800214c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002150:	6413      	str	r3, [r2, #64]	; 0x40
 8002152:	4b7c      	ldr	r3, [pc, #496]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 8002154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002156:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800215a:	60bb      	str	r3, [r7, #8]
 800215c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800215e:	2301      	movs	r3, #1
 8002160:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002162:	4b79      	ldr	r3, [pc, #484]	; (8002348 <HAL_RCC_OscConfig+0x4b0>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800216a:	2b00      	cmp	r3, #0
 800216c:	d118      	bne.n	80021a0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800216e:	4b76      	ldr	r3, [pc, #472]	; (8002348 <HAL_RCC_OscConfig+0x4b0>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	4a75      	ldr	r2, [pc, #468]	; (8002348 <HAL_RCC_OscConfig+0x4b0>)
 8002174:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002178:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800217a:	f7fe fe59 	bl	8000e30 <HAL_GetTick>
 800217e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002180:	e008      	b.n	8002194 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002182:	f7fe fe55 	bl	8000e30 <HAL_GetTick>
 8002186:	4602      	mov	r2, r0
 8002188:	693b      	ldr	r3, [r7, #16]
 800218a:	1ad3      	subs	r3, r2, r3
 800218c:	2b02      	cmp	r3, #2
 800218e:	d901      	bls.n	8002194 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002190:	2303      	movs	r3, #3
 8002192:	e118      	b.n	80023c6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002194:	4b6c      	ldr	r3, [pc, #432]	; (8002348 <HAL_RCC_OscConfig+0x4b0>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800219c:	2b00      	cmp	r3, #0
 800219e:	d0f0      	beq.n	8002182 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d106      	bne.n	80021b6 <HAL_RCC_OscConfig+0x31e>
 80021a8:	4b66      	ldr	r3, [pc, #408]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 80021aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021ac:	4a65      	ldr	r2, [pc, #404]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 80021ae:	f043 0301 	orr.w	r3, r3, #1
 80021b2:	6713      	str	r3, [r2, #112]	; 0x70
 80021b4:	e01c      	b.n	80021f0 <HAL_RCC_OscConfig+0x358>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	2b05      	cmp	r3, #5
 80021bc:	d10c      	bne.n	80021d8 <HAL_RCC_OscConfig+0x340>
 80021be:	4b61      	ldr	r3, [pc, #388]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 80021c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021c2:	4a60      	ldr	r2, [pc, #384]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 80021c4:	f043 0304 	orr.w	r3, r3, #4
 80021c8:	6713      	str	r3, [r2, #112]	; 0x70
 80021ca:	4b5e      	ldr	r3, [pc, #376]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 80021cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021ce:	4a5d      	ldr	r2, [pc, #372]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 80021d0:	f043 0301 	orr.w	r3, r3, #1
 80021d4:	6713      	str	r3, [r2, #112]	; 0x70
 80021d6:	e00b      	b.n	80021f0 <HAL_RCC_OscConfig+0x358>
 80021d8:	4b5a      	ldr	r3, [pc, #360]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 80021da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021dc:	4a59      	ldr	r2, [pc, #356]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 80021de:	f023 0301 	bic.w	r3, r3, #1
 80021e2:	6713      	str	r3, [r2, #112]	; 0x70
 80021e4:	4b57      	ldr	r3, [pc, #348]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 80021e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021e8:	4a56      	ldr	r2, [pc, #344]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 80021ea:	f023 0304 	bic.w	r3, r3, #4
 80021ee:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d015      	beq.n	8002224 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021f8:	f7fe fe1a 	bl	8000e30 <HAL_GetTick>
 80021fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021fe:	e00a      	b.n	8002216 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002200:	f7fe fe16 	bl	8000e30 <HAL_GetTick>
 8002204:	4602      	mov	r2, r0
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	f241 3288 	movw	r2, #5000	; 0x1388
 800220e:	4293      	cmp	r3, r2
 8002210:	d901      	bls.n	8002216 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002212:	2303      	movs	r3, #3
 8002214:	e0d7      	b.n	80023c6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002216:	4b4b      	ldr	r3, [pc, #300]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 8002218:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800221a:	f003 0302 	and.w	r3, r3, #2
 800221e:	2b00      	cmp	r3, #0
 8002220:	d0ee      	beq.n	8002200 <HAL_RCC_OscConfig+0x368>
 8002222:	e014      	b.n	800224e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002224:	f7fe fe04 	bl	8000e30 <HAL_GetTick>
 8002228:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800222a:	e00a      	b.n	8002242 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800222c:	f7fe fe00 	bl	8000e30 <HAL_GetTick>
 8002230:	4602      	mov	r2, r0
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	f241 3288 	movw	r2, #5000	; 0x1388
 800223a:	4293      	cmp	r3, r2
 800223c:	d901      	bls.n	8002242 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e0c1      	b.n	80023c6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002242:	4b40      	ldr	r3, [pc, #256]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 8002244:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002246:	f003 0302 	and.w	r3, r3, #2
 800224a:	2b00      	cmp	r3, #0
 800224c:	d1ee      	bne.n	800222c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800224e:	7dfb      	ldrb	r3, [r7, #23]
 8002250:	2b01      	cmp	r3, #1
 8002252:	d105      	bne.n	8002260 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002254:	4b3b      	ldr	r3, [pc, #236]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 8002256:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002258:	4a3a      	ldr	r2, [pc, #232]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 800225a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800225e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	699b      	ldr	r3, [r3, #24]
 8002264:	2b00      	cmp	r3, #0
 8002266:	f000 80ad 	beq.w	80023c4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800226a:	4b36      	ldr	r3, [pc, #216]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 800226c:	689b      	ldr	r3, [r3, #8]
 800226e:	f003 030c 	and.w	r3, r3, #12
 8002272:	2b08      	cmp	r3, #8
 8002274:	d060      	beq.n	8002338 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	699b      	ldr	r3, [r3, #24]
 800227a:	2b02      	cmp	r3, #2
 800227c:	d145      	bne.n	800230a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800227e:	4b33      	ldr	r3, [pc, #204]	; (800234c <HAL_RCC_OscConfig+0x4b4>)
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002284:	f7fe fdd4 	bl	8000e30 <HAL_GetTick>
 8002288:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800228a:	e008      	b.n	800229e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800228c:	f7fe fdd0 	bl	8000e30 <HAL_GetTick>
 8002290:	4602      	mov	r2, r0
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	1ad3      	subs	r3, r2, r3
 8002296:	2b02      	cmp	r3, #2
 8002298:	d901      	bls.n	800229e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800229a:	2303      	movs	r3, #3
 800229c:	e093      	b.n	80023c6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800229e:	4b29      	ldr	r3, [pc, #164]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d1f0      	bne.n	800228c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	69da      	ldr	r2, [r3, #28]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6a1b      	ldr	r3, [r3, #32]
 80022b2:	431a      	orrs	r2, r3
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b8:	019b      	lsls	r3, r3, #6
 80022ba:	431a      	orrs	r2, r3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022c0:	085b      	lsrs	r3, r3, #1
 80022c2:	3b01      	subs	r3, #1
 80022c4:	041b      	lsls	r3, r3, #16
 80022c6:	431a      	orrs	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022cc:	061b      	lsls	r3, r3, #24
 80022ce:	431a      	orrs	r2, r3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d4:	071b      	lsls	r3, r3, #28
 80022d6:	491b      	ldr	r1, [pc, #108]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 80022d8:	4313      	orrs	r3, r2
 80022da:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022dc:	4b1b      	ldr	r3, [pc, #108]	; (800234c <HAL_RCC_OscConfig+0x4b4>)
 80022de:	2201      	movs	r2, #1
 80022e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022e2:	f7fe fda5 	bl	8000e30 <HAL_GetTick>
 80022e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022e8:	e008      	b.n	80022fc <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022ea:	f7fe fda1 	bl	8000e30 <HAL_GetTick>
 80022ee:	4602      	mov	r2, r0
 80022f0:	693b      	ldr	r3, [r7, #16]
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	2b02      	cmp	r3, #2
 80022f6:	d901      	bls.n	80022fc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80022f8:	2303      	movs	r3, #3
 80022fa:	e064      	b.n	80023c6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022fc:	4b11      	ldr	r3, [pc, #68]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002304:	2b00      	cmp	r3, #0
 8002306:	d0f0      	beq.n	80022ea <HAL_RCC_OscConfig+0x452>
 8002308:	e05c      	b.n	80023c4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800230a:	4b10      	ldr	r3, [pc, #64]	; (800234c <HAL_RCC_OscConfig+0x4b4>)
 800230c:	2200      	movs	r2, #0
 800230e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002310:	f7fe fd8e 	bl	8000e30 <HAL_GetTick>
 8002314:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002316:	e008      	b.n	800232a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002318:	f7fe fd8a 	bl	8000e30 <HAL_GetTick>
 800231c:	4602      	mov	r2, r0
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	1ad3      	subs	r3, r2, r3
 8002322:	2b02      	cmp	r3, #2
 8002324:	d901      	bls.n	800232a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002326:	2303      	movs	r3, #3
 8002328:	e04d      	b.n	80023c6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800232a:	4b06      	ldr	r3, [pc, #24]	; (8002344 <HAL_RCC_OscConfig+0x4ac>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002332:	2b00      	cmp	r3, #0
 8002334:	d1f0      	bne.n	8002318 <HAL_RCC_OscConfig+0x480>
 8002336:	e045      	b.n	80023c4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	699b      	ldr	r3, [r3, #24]
 800233c:	2b01      	cmp	r3, #1
 800233e:	d107      	bne.n	8002350 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e040      	b.n	80023c6 <HAL_RCC_OscConfig+0x52e>
 8002344:	40023800 	.word	0x40023800
 8002348:	40007000 	.word	0x40007000
 800234c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002350:	4b1f      	ldr	r3, [pc, #124]	; (80023d0 <HAL_RCC_OscConfig+0x538>)
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	699b      	ldr	r3, [r3, #24]
 800235a:	2b01      	cmp	r3, #1
 800235c:	d030      	beq.n	80023c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002368:	429a      	cmp	r2, r3
 800236a:	d129      	bne.n	80023c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002376:	429a      	cmp	r2, r3
 8002378:	d122      	bne.n	80023c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800237a:	68fa      	ldr	r2, [r7, #12]
 800237c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002380:	4013      	ands	r3, r2
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002386:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002388:	4293      	cmp	r3, r2
 800238a:	d119      	bne.n	80023c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002396:	085b      	lsrs	r3, r3, #1
 8002398:	3b01      	subs	r3, #1
 800239a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800239c:	429a      	cmp	r2, r3
 800239e:	d10f      	bne.n	80023c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023ac:	429a      	cmp	r2, r3
 80023ae:	d107      	bne.n	80023c0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ba:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80023bc:	429a      	cmp	r2, r3
 80023be:	d001      	beq.n	80023c4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	e000      	b.n	80023c6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80023c4:	2300      	movs	r3, #0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	3718      	adds	r7, #24
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}
 80023ce:	bf00      	nop
 80023d0:	40023800 	.word	0x40023800

080023d4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b082      	sub	sp, #8
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d101      	bne.n	80023e6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023e2:	2301      	movs	r3, #1
 80023e4:	e03f      	b.n	8002466 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d106      	bne.n	8002400 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80023fa:	6878      	ldr	r0, [r7, #4]
 80023fc:	f7fe fb1a 	bl	8000a34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2224      	movs	r2, #36	; 0x24
 8002404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	68da      	ldr	r2, [r3, #12]
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002416:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002418:	6878      	ldr	r0, [r7, #4]
 800241a:	f000 f929 	bl	8002670 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	691a      	ldr	r2, [r3, #16]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800242c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	695a      	ldr	r2, [r3, #20]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800243c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	68da      	ldr	r2, [r3, #12]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800244c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2200      	movs	r2, #0
 8002452:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2220      	movs	r2, #32
 8002458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	2220      	movs	r2, #32
 8002460:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002464:	2300      	movs	r3, #0
}
 8002466:	4618      	mov	r0, r3
 8002468:	3708      	adds	r7, #8
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}

0800246e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800246e:	b580      	push	{r7, lr}
 8002470:	b08a      	sub	sp, #40	; 0x28
 8002472:	af02      	add	r7, sp, #8
 8002474:	60f8      	str	r0, [r7, #12]
 8002476:	60b9      	str	r1, [r7, #8]
 8002478:	603b      	str	r3, [r7, #0]
 800247a:	4613      	mov	r3, r2
 800247c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800247e:	2300      	movs	r3, #0
 8002480:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002488:	b2db      	uxtb	r3, r3
 800248a:	2b20      	cmp	r3, #32
 800248c:	d17c      	bne.n	8002588 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d002      	beq.n	800249a <HAL_UART_Transmit+0x2c>
 8002494:	88fb      	ldrh	r3, [r7, #6]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d101      	bne.n	800249e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800249a:	2301      	movs	r3, #1
 800249c:	e075      	b.n	800258a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024a4:	2b01      	cmp	r3, #1
 80024a6:	d101      	bne.n	80024ac <HAL_UART_Transmit+0x3e>
 80024a8:	2302      	movs	r3, #2
 80024aa:	e06e      	b.n	800258a <HAL_UART_Transmit+0x11c>
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2201      	movs	r2, #1
 80024b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2200      	movs	r2, #0
 80024b8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	2221      	movs	r2, #33	; 0x21
 80024be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80024c2:	f7fe fcb5 	bl	8000e30 <HAL_GetTick>
 80024c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	88fa      	ldrh	r2, [r7, #6]
 80024cc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	88fa      	ldrh	r2, [r7, #6]
 80024d2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	689b      	ldr	r3, [r3, #8]
 80024d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024dc:	d108      	bne.n	80024f0 <HAL_UART_Transmit+0x82>
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	691b      	ldr	r3, [r3, #16]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d104      	bne.n	80024f0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80024e6:	2300      	movs	r3, #0
 80024e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	61bb      	str	r3, [r7, #24]
 80024ee:	e003      	b.n	80024f8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80024f4:	2300      	movs	r3, #0
 80024f6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002500:	e02a      	b.n	8002558 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	9300      	str	r3, [sp, #0]
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	2200      	movs	r2, #0
 800250a:	2180      	movs	r1, #128	; 0x80
 800250c:	68f8      	ldr	r0, [r7, #12]
 800250e:	f000 f840 	bl	8002592 <UART_WaitOnFlagUntilTimeout>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d001      	beq.n	800251c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002518:	2303      	movs	r3, #3
 800251a:	e036      	b.n	800258a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d10b      	bne.n	800253a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002522:	69bb      	ldr	r3, [r7, #24]
 8002524:	881b      	ldrh	r3, [r3, #0]
 8002526:	461a      	mov	r2, r3
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002530:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002532:	69bb      	ldr	r3, [r7, #24]
 8002534:	3302      	adds	r3, #2
 8002536:	61bb      	str	r3, [r7, #24]
 8002538:	e007      	b.n	800254a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	781a      	ldrb	r2, [r3, #0]
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002544:	69fb      	ldr	r3, [r7, #28]
 8002546:	3301      	adds	r3, #1
 8002548:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800254e:	b29b      	uxth	r3, r3
 8002550:	3b01      	subs	r3, #1
 8002552:	b29a      	uxth	r2, r3
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800255c:	b29b      	uxth	r3, r3
 800255e:	2b00      	cmp	r3, #0
 8002560:	d1cf      	bne.n	8002502 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	9300      	str	r3, [sp, #0]
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	2200      	movs	r2, #0
 800256a:	2140      	movs	r1, #64	; 0x40
 800256c:	68f8      	ldr	r0, [r7, #12]
 800256e:	f000 f810 	bl	8002592 <UART_WaitOnFlagUntilTimeout>
 8002572:	4603      	mov	r3, r0
 8002574:	2b00      	cmp	r3, #0
 8002576:	d001      	beq.n	800257c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002578:	2303      	movs	r3, #3
 800257a:	e006      	b.n	800258a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2220      	movs	r2, #32
 8002580:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002584:	2300      	movs	r3, #0
 8002586:	e000      	b.n	800258a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002588:	2302      	movs	r3, #2
  }
}
 800258a:	4618      	mov	r0, r3
 800258c:	3720      	adds	r7, #32
 800258e:	46bd      	mov	sp, r7
 8002590:	bd80      	pop	{r7, pc}

08002592 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002592:	b580      	push	{r7, lr}
 8002594:	b090      	sub	sp, #64	; 0x40
 8002596:	af00      	add	r7, sp, #0
 8002598:	60f8      	str	r0, [r7, #12]
 800259a:	60b9      	str	r1, [r7, #8]
 800259c:	603b      	str	r3, [r7, #0]
 800259e:	4613      	mov	r3, r2
 80025a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025a2:	e050      	b.n	8002646 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025aa:	d04c      	beq.n	8002646 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80025ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d007      	beq.n	80025c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80025b2:	f7fe fc3d 	bl	8000e30 <HAL_GetTick>
 80025b6:	4602      	mov	r2, r0
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	1ad3      	subs	r3, r2, r3
 80025bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80025be:	429a      	cmp	r2, r3
 80025c0:	d241      	bcs.n	8002646 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	330c      	adds	r3, #12
 80025c8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025cc:	e853 3f00 	ldrex	r3, [r3]
 80025d0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80025d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80025d8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	330c      	adds	r3, #12
 80025e0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80025e2:	637a      	str	r2, [r7, #52]	; 0x34
 80025e4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025e6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80025e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80025ea:	e841 2300 	strex	r3, r2, [r1]
 80025ee:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80025f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d1e5      	bne.n	80025c2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	3314      	adds	r3, #20
 80025fc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	e853 3f00 	ldrex	r3, [r3]
 8002604:	613b      	str	r3, [r7, #16]
   return(result);
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	f023 0301 	bic.w	r3, r3, #1
 800260c:	63bb      	str	r3, [r7, #56]	; 0x38
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	3314      	adds	r3, #20
 8002614:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002616:	623a      	str	r2, [r7, #32]
 8002618:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800261a:	69f9      	ldr	r1, [r7, #28]
 800261c:	6a3a      	ldr	r2, [r7, #32]
 800261e:	e841 2300 	strex	r3, r2, [r1]
 8002622:	61bb      	str	r3, [r7, #24]
   return(result);
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	2b00      	cmp	r3, #0
 8002628:	d1e5      	bne.n	80025f6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2220      	movs	r2, #32
 800262e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	2220      	movs	r2, #32
 8002636:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2200      	movs	r2, #0
 800263e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e00f      	b.n	8002666 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	4013      	ands	r3, r2
 8002650:	68ba      	ldr	r2, [r7, #8]
 8002652:	429a      	cmp	r2, r3
 8002654:	bf0c      	ite	eq
 8002656:	2301      	moveq	r3, #1
 8002658:	2300      	movne	r3, #0
 800265a:	b2db      	uxtb	r3, r3
 800265c:	461a      	mov	r2, r3
 800265e:	79fb      	ldrb	r3, [r7, #7]
 8002660:	429a      	cmp	r2, r3
 8002662:	d09f      	beq.n	80025a4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002664:	2300      	movs	r3, #0
}
 8002666:	4618      	mov	r0, r3
 8002668:	3740      	adds	r7, #64	; 0x40
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}
	...

08002670 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002670:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002674:	b0c0      	sub	sp, #256	; 0x100
 8002676:	af00      	add	r7, sp, #0
 8002678:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800267c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	691b      	ldr	r3, [r3, #16]
 8002684:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800268c:	68d9      	ldr	r1, [r3, #12]
 800268e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	ea40 0301 	orr.w	r3, r0, r1
 8002698:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800269a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800269e:	689a      	ldr	r2, [r3, #8]
 80026a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026a4:	691b      	ldr	r3, [r3, #16]
 80026a6:	431a      	orrs	r2, r3
 80026a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026ac:	695b      	ldr	r3, [r3, #20]
 80026ae:	431a      	orrs	r2, r3
 80026b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026b4:	69db      	ldr	r3, [r3, #28]
 80026b6:	4313      	orrs	r3, r2
 80026b8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80026bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80026c8:	f021 010c 	bic.w	r1, r1, #12
 80026cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80026d6:	430b      	orrs	r3, r1
 80026d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80026da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	695b      	ldr	r3, [r3, #20]
 80026e2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80026e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026ea:	6999      	ldr	r1, [r3, #24]
 80026ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026f0:	681a      	ldr	r2, [r3, #0]
 80026f2:	ea40 0301 	orr.w	r3, r0, r1
 80026f6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80026f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026fc:	681a      	ldr	r2, [r3, #0]
 80026fe:	4b8f      	ldr	r3, [pc, #572]	; (800293c <UART_SetConfig+0x2cc>)
 8002700:	429a      	cmp	r2, r3
 8002702:	d005      	beq.n	8002710 <UART_SetConfig+0xa0>
 8002704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	4b8d      	ldr	r3, [pc, #564]	; (8002940 <UART_SetConfig+0x2d0>)
 800270c:	429a      	cmp	r2, r3
 800270e:	d104      	bne.n	800271a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002710:	f7ff f97e 	bl	8001a10 <HAL_RCC_GetPCLK2Freq>
 8002714:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002718:	e003      	b.n	8002722 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800271a:	f7ff f965 	bl	80019e8 <HAL_RCC_GetPCLK1Freq>
 800271e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002722:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002726:	69db      	ldr	r3, [r3, #28]
 8002728:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800272c:	f040 810c 	bne.w	8002948 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002730:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002734:	2200      	movs	r2, #0
 8002736:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800273a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800273e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002742:	4622      	mov	r2, r4
 8002744:	462b      	mov	r3, r5
 8002746:	1891      	adds	r1, r2, r2
 8002748:	65b9      	str	r1, [r7, #88]	; 0x58
 800274a:	415b      	adcs	r3, r3
 800274c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800274e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002752:	4621      	mov	r1, r4
 8002754:	eb12 0801 	adds.w	r8, r2, r1
 8002758:	4629      	mov	r1, r5
 800275a:	eb43 0901 	adc.w	r9, r3, r1
 800275e:	f04f 0200 	mov.w	r2, #0
 8002762:	f04f 0300 	mov.w	r3, #0
 8002766:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800276a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800276e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002772:	4690      	mov	r8, r2
 8002774:	4699      	mov	r9, r3
 8002776:	4623      	mov	r3, r4
 8002778:	eb18 0303 	adds.w	r3, r8, r3
 800277c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002780:	462b      	mov	r3, r5
 8002782:	eb49 0303 	adc.w	r3, r9, r3
 8002786:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800278a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002796:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800279a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800279e:	460b      	mov	r3, r1
 80027a0:	18db      	adds	r3, r3, r3
 80027a2:	653b      	str	r3, [r7, #80]	; 0x50
 80027a4:	4613      	mov	r3, r2
 80027a6:	eb42 0303 	adc.w	r3, r2, r3
 80027aa:	657b      	str	r3, [r7, #84]	; 0x54
 80027ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80027b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80027b4:	f7fd fd7c 	bl	80002b0 <__aeabi_uldivmod>
 80027b8:	4602      	mov	r2, r0
 80027ba:	460b      	mov	r3, r1
 80027bc:	4b61      	ldr	r3, [pc, #388]	; (8002944 <UART_SetConfig+0x2d4>)
 80027be:	fba3 2302 	umull	r2, r3, r3, r2
 80027c2:	095b      	lsrs	r3, r3, #5
 80027c4:	011c      	lsls	r4, r3, #4
 80027c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80027ca:	2200      	movs	r2, #0
 80027cc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80027d0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80027d4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80027d8:	4642      	mov	r2, r8
 80027da:	464b      	mov	r3, r9
 80027dc:	1891      	adds	r1, r2, r2
 80027de:	64b9      	str	r1, [r7, #72]	; 0x48
 80027e0:	415b      	adcs	r3, r3
 80027e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80027e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80027e8:	4641      	mov	r1, r8
 80027ea:	eb12 0a01 	adds.w	sl, r2, r1
 80027ee:	4649      	mov	r1, r9
 80027f0:	eb43 0b01 	adc.w	fp, r3, r1
 80027f4:	f04f 0200 	mov.w	r2, #0
 80027f8:	f04f 0300 	mov.w	r3, #0
 80027fc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002800:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002804:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002808:	4692      	mov	sl, r2
 800280a:	469b      	mov	fp, r3
 800280c:	4643      	mov	r3, r8
 800280e:	eb1a 0303 	adds.w	r3, sl, r3
 8002812:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002816:	464b      	mov	r3, r9
 8002818:	eb4b 0303 	adc.w	r3, fp, r3
 800281c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	2200      	movs	r2, #0
 8002828:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800282c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002830:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002834:	460b      	mov	r3, r1
 8002836:	18db      	adds	r3, r3, r3
 8002838:	643b      	str	r3, [r7, #64]	; 0x40
 800283a:	4613      	mov	r3, r2
 800283c:	eb42 0303 	adc.w	r3, r2, r3
 8002840:	647b      	str	r3, [r7, #68]	; 0x44
 8002842:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002846:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800284a:	f7fd fd31 	bl	80002b0 <__aeabi_uldivmod>
 800284e:	4602      	mov	r2, r0
 8002850:	460b      	mov	r3, r1
 8002852:	4611      	mov	r1, r2
 8002854:	4b3b      	ldr	r3, [pc, #236]	; (8002944 <UART_SetConfig+0x2d4>)
 8002856:	fba3 2301 	umull	r2, r3, r3, r1
 800285a:	095b      	lsrs	r3, r3, #5
 800285c:	2264      	movs	r2, #100	; 0x64
 800285e:	fb02 f303 	mul.w	r3, r2, r3
 8002862:	1acb      	subs	r3, r1, r3
 8002864:	00db      	lsls	r3, r3, #3
 8002866:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800286a:	4b36      	ldr	r3, [pc, #216]	; (8002944 <UART_SetConfig+0x2d4>)
 800286c:	fba3 2302 	umull	r2, r3, r3, r2
 8002870:	095b      	lsrs	r3, r3, #5
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002878:	441c      	add	r4, r3
 800287a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800287e:	2200      	movs	r2, #0
 8002880:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002884:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002888:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800288c:	4642      	mov	r2, r8
 800288e:	464b      	mov	r3, r9
 8002890:	1891      	adds	r1, r2, r2
 8002892:	63b9      	str	r1, [r7, #56]	; 0x38
 8002894:	415b      	adcs	r3, r3
 8002896:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002898:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800289c:	4641      	mov	r1, r8
 800289e:	1851      	adds	r1, r2, r1
 80028a0:	6339      	str	r1, [r7, #48]	; 0x30
 80028a2:	4649      	mov	r1, r9
 80028a4:	414b      	adcs	r3, r1
 80028a6:	637b      	str	r3, [r7, #52]	; 0x34
 80028a8:	f04f 0200 	mov.w	r2, #0
 80028ac:	f04f 0300 	mov.w	r3, #0
 80028b0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80028b4:	4659      	mov	r1, fp
 80028b6:	00cb      	lsls	r3, r1, #3
 80028b8:	4651      	mov	r1, sl
 80028ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028be:	4651      	mov	r1, sl
 80028c0:	00ca      	lsls	r2, r1, #3
 80028c2:	4610      	mov	r0, r2
 80028c4:	4619      	mov	r1, r3
 80028c6:	4603      	mov	r3, r0
 80028c8:	4642      	mov	r2, r8
 80028ca:	189b      	adds	r3, r3, r2
 80028cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80028d0:	464b      	mov	r3, r9
 80028d2:	460a      	mov	r2, r1
 80028d4:	eb42 0303 	adc.w	r3, r2, r3
 80028d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80028dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80028e8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80028ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80028f0:	460b      	mov	r3, r1
 80028f2:	18db      	adds	r3, r3, r3
 80028f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80028f6:	4613      	mov	r3, r2
 80028f8:	eb42 0303 	adc.w	r3, r2, r3
 80028fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002902:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002906:	f7fd fcd3 	bl	80002b0 <__aeabi_uldivmod>
 800290a:	4602      	mov	r2, r0
 800290c:	460b      	mov	r3, r1
 800290e:	4b0d      	ldr	r3, [pc, #52]	; (8002944 <UART_SetConfig+0x2d4>)
 8002910:	fba3 1302 	umull	r1, r3, r3, r2
 8002914:	095b      	lsrs	r3, r3, #5
 8002916:	2164      	movs	r1, #100	; 0x64
 8002918:	fb01 f303 	mul.w	r3, r1, r3
 800291c:	1ad3      	subs	r3, r2, r3
 800291e:	00db      	lsls	r3, r3, #3
 8002920:	3332      	adds	r3, #50	; 0x32
 8002922:	4a08      	ldr	r2, [pc, #32]	; (8002944 <UART_SetConfig+0x2d4>)
 8002924:	fba2 2303 	umull	r2, r3, r2, r3
 8002928:	095b      	lsrs	r3, r3, #5
 800292a:	f003 0207 	and.w	r2, r3, #7
 800292e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4422      	add	r2, r4
 8002936:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002938:	e105      	b.n	8002b46 <UART_SetConfig+0x4d6>
 800293a:	bf00      	nop
 800293c:	40011000 	.word	0x40011000
 8002940:	40011400 	.word	0x40011400
 8002944:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002948:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800294c:	2200      	movs	r2, #0
 800294e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002952:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002956:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800295a:	4642      	mov	r2, r8
 800295c:	464b      	mov	r3, r9
 800295e:	1891      	adds	r1, r2, r2
 8002960:	6239      	str	r1, [r7, #32]
 8002962:	415b      	adcs	r3, r3
 8002964:	627b      	str	r3, [r7, #36]	; 0x24
 8002966:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800296a:	4641      	mov	r1, r8
 800296c:	1854      	adds	r4, r2, r1
 800296e:	4649      	mov	r1, r9
 8002970:	eb43 0501 	adc.w	r5, r3, r1
 8002974:	f04f 0200 	mov.w	r2, #0
 8002978:	f04f 0300 	mov.w	r3, #0
 800297c:	00eb      	lsls	r3, r5, #3
 800297e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002982:	00e2      	lsls	r2, r4, #3
 8002984:	4614      	mov	r4, r2
 8002986:	461d      	mov	r5, r3
 8002988:	4643      	mov	r3, r8
 800298a:	18e3      	adds	r3, r4, r3
 800298c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002990:	464b      	mov	r3, r9
 8002992:	eb45 0303 	adc.w	r3, r5, r3
 8002996:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800299a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	2200      	movs	r2, #0
 80029a2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80029a6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80029aa:	f04f 0200 	mov.w	r2, #0
 80029ae:	f04f 0300 	mov.w	r3, #0
 80029b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80029b6:	4629      	mov	r1, r5
 80029b8:	008b      	lsls	r3, r1, #2
 80029ba:	4621      	mov	r1, r4
 80029bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029c0:	4621      	mov	r1, r4
 80029c2:	008a      	lsls	r2, r1, #2
 80029c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80029c8:	f7fd fc72 	bl	80002b0 <__aeabi_uldivmod>
 80029cc:	4602      	mov	r2, r0
 80029ce:	460b      	mov	r3, r1
 80029d0:	4b60      	ldr	r3, [pc, #384]	; (8002b54 <UART_SetConfig+0x4e4>)
 80029d2:	fba3 2302 	umull	r2, r3, r3, r2
 80029d6:	095b      	lsrs	r3, r3, #5
 80029d8:	011c      	lsls	r4, r3, #4
 80029da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80029de:	2200      	movs	r2, #0
 80029e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80029e4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80029e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80029ec:	4642      	mov	r2, r8
 80029ee:	464b      	mov	r3, r9
 80029f0:	1891      	adds	r1, r2, r2
 80029f2:	61b9      	str	r1, [r7, #24]
 80029f4:	415b      	adcs	r3, r3
 80029f6:	61fb      	str	r3, [r7, #28]
 80029f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80029fc:	4641      	mov	r1, r8
 80029fe:	1851      	adds	r1, r2, r1
 8002a00:	6139      	str	r1, [r7, #16]
 8002a02:	4649      	mov	r1, r9
 8002a04:	414b      	adcs	r3, r1
 8002a06:	617b      	str	r3, [r7, #20]
 8002a08:	f04f 0200 	mov.w	r2, #0
 8002a0c:	f04f 0300 	mov.w	r3, #0
 8002a10:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002a14:	4659      	mov	r1, fp
 8002a16:	00cb      	lsls	r3, r1, #3
 8002a18:	4651      	mov	r1, sl
 8002a1a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a1e:	4651      	mov	r1, sl
 8002a20:	00ca      	lsls	r2, r1, #3
 8002a22:	4610      	mov	r0, r2
 8002a24:	4619      	mov	r1, r3
 8002a26:	4603      	mov	r3, r0
 8002a28:	4642      	mov	r2, r8
 8002a2a:	189b      	adds	r3, r3, r2
 8002a2c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002a30:	464b      	mov	r3, r9
 8002a32:	460a      	mov	r2, r1
 8002a34:	eb42 0303 	adc.w	r3, r2, r3
 8002a38:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	2200      	movs	r2, #0
 8002a44:	67bb      	str	r3, [r7, #120]	; 0x78
 8002a46:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002a48:	f04f 0200 	mov.w	r2, #0
 8002a4c:	f04f 0300 	mov.w	r3, #0
 8002a50:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002a54:	4649      	mov	r1, r9
 8002a56:	008b      	lsls	r3, r1, #2
 8002a58:	4641      	mov	r1, r8
 8002a5a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a5e:	4641      	mov	r1, r8
 8002a60:	008a      	lsls	r2, r1, #2
 8002a62:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002a66:	f7fd fc23 	bl	80002b0 <__aeabi_uldivmod>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	4b39      	ldr	r3, [pc, #228]	; (8002b54 <UART_SetConfig+0x4e4>)
 8002a70:	fba3 1302 	umull	r1, r3, r3, r2
 8002a74:	095b      	lsrs	r3, r3, #5
 8002a76:	2164      	movs	r1, #100	; 0x64
 8002a78:	fb01 f303 	mul.w	r3, r1, r3
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	011b      	lsls	r3, r3, #4
 8002a80:	3332      	adds	r3, #50	; 0x32
 8002a82:	4a34      	ldr	r2, [pc, #208]	; (8002b54 <UART_SetConfig+0x4e4>)
 8002a84:	fba2 2303 	umull	r2, r3, r2, r3
 8002a88:	095b      	lsrs	r3, r3, #5
 8002a8a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a8e:	441c      	add	r4, r3
 8002a90:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a94:	2200      	movs	r2, #0
 8002a96:	673b      	str	r3, [r7, #112]	; 0x70
 8002a98:	677a      	str	r2, [r7, #116]	; 0x74
 8002a9a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002a9e:	4642      	mov	r2, r8
 8002aa0:	464b      	mov	r3, r9
 8002aa2:	1891      	adds	r1, r2, r2
 8002aa4:	60b9      	str	r1, [r7, #8]
 8002aa6:	415b      	adcs	r3, r3
 8002aa8:	60fb      	str	r3, [r7, #12]
 8002aaa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002aae:	4641      	mov	r1, r8
 8002ab0:	1851      	adds	r1, r2, r1
 8002ab2:	6039      	str	r1, [r7, #0]
 8002ab4:	4649      	mov	r1, r9
 8002ab6:	414b      	adcs	r3, r1
 8002ab8:	607b      	str	r3, [r7, #4]
 8002aba:	f04f 0200 	mov.w	r2, #0
 8002abe:	f04f 0300 	mov.w	r3, #0
 8002ac2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002ac6:	4659      	mov	r1, fp
 8002ac8:	00cb      	lsls	r3, r1, #3
 8002aca:	4651      	mov	r1, sl
 8002acc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002ad0:	4651      	mov	r1, sl
 8002ad2:	00ca      	lsls	r2, r1, #3
 8002ad4:	4610      	mov	r0, r2
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	4603      	mov	r3, r0
 8002ada:	4642      	mov	r2, r8
 8002adc:	189b      	adds	r3, r3, r2
 8002ade:	66bb      	str	r3, [r7, #104]	; 0x68
 8002ae0:	464b      	mov	r3, r9
 8002ae2:	460a      	mov	r2, r1
 8002ae4:	eb42 0303 	adc.w	r3, r2, r3
 8002ae8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002aea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	663b      	str	r3, [r7, #96]	; 0x60
 8002af4:	667a      	str	r2, [r7, #100]	; 0x64
 8002af6:	f04f 0200 	mov.w	r2, #0
 8002afa:	f04f 0300 	mov.w	r3, #0
 8002afe:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002b02:	4649      	mov	r1, r9
 8002b04:	008b      	lsls	r3, r1, #2
 8002b06:	4641      	mov	r1, r8
 8002b08:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002b0c:	4641      	mov	r1, r8
 8002b0e:	008a      	lsls	r2, r1, #2
 8002b10:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002b14:	f7fd fbcc 	bl	80002b0 <__aeabi_uldivmod>
 8002b18:	4602      	mov	r2, r0
 8002b1a:	460b      	mov	r3, r1
 8002b1c:	4b0d      	ldr	r3, [pc, #52]	; (8002b54 <UART_SetConfig+0x4e4>)
 8002b1e:	fba3 1302 	umull	r1, r3, r3, r2
 8002b22:	095b      	lsrs	r3, r3, #5
 8002b24:	2164      	movs	r1, #100	; 0x64
 8002b26:	fb01 f303 	mul.w	r3, r1, r3
 8002b2a:	1ad3      	subs	r3, r2, r3
 8002b2c:	011b      	lsls	r3, r3, #4
 8002b2e:	3332      	adds	r3, #50	; 0x32
 8002b30:	4a08      	ldr	r2, [pc, #32]	; (8002b54 <UART_SetConfig+0x4e4>)
 8002b32:	fba2 2303 	umull	r2, r3, r2, r3
 8002b36:	095b      	lsrs	r3, r3, #5
 8002b38:	f003 020f 	and.w	r2, r3, #15
 8002b3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4422      	add	r2, r4
 8002b44:	609a      	str	r2, [r3, #8]
}
 8002b46:	bf00      	nop
 8002b48:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002b52:	bf00      	nop
 8002b54:	51eb851f 	.word	0x51eb851f

08002b58 <__errno>:
 8002b58:	4b01      	ldr	r3, [pc, #4]	; (8002b60 <__errno+0x8>)
 8002b5a:	6818      	ldr	r0, [r3, #0]
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	2000000c 	.word	0x2000000c

08002b64 <__libc_init_array>:
 8002b64:	b570      	push	{r4, r5, r6, lr}
 8002b66:	4d0d      	ldr	r5, [pc, #52]	; (8002b9c <__libc_init_array+0x38>)
 8002b68:	4c0d      	ldr	r4, [pc, #52]	; (8002ba0 <__libc_init_array+0x3c>)
 8002b6a:	1b64      	subs	r4, r4, r5
 8002b6c:	10a4      	asrs	r4, r4, #2
 8002b6e:	2600      	movs	r6, #0
 8002b70:	42a6      	cmp	r6, r4
 8002b72:	d109      	bne.n	8002b88 <__libc_init_array+0x24>
 8002b74:	4d0b      	ldr	r5, [pc, #44]	; (8002ba4 <__libc_init_array+0x40>)
 8002b76:	4c0c      	ldr	r4, [pc, #48]	; (8002ba8 <__libc_init_array+0x44>)
 8002b78:	f000 ffae 	bl	8003ad8 <_init>
 8002b7c:	1b64      	subs	r4, r4, r5
 8002b7e:	10a4      	asrs	r4, r4, #2
 8002b80:	2600      	movs	r6, #0
 8002b82:	42a6      	cmp	r6, r4
 8002b84:	d105      	bne.n	8002b92 <__libc_init_array+0x2e>
 8002b86:	bd70      	pop	{r4, r5, r6, pc}
 8002b88:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b8c:	4798      	blx	r3
 8002b8e:	3601      	adds	r6, #1
 8002b90:	e7ee      	b.n	8002b70 <__libc_init_array+0xc>
 8002b92:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b96:	4798      	blx	r3
 8002b98:	3601      	adds	r6, #1
 8002b9a:	e7f2      	b.n	8002b82 <__libc_init_array+0x1e>
 8002b9c:	08003bb0 	.word	0x08003bb0
 8002ba0:	08003bb0 	.word	0x08003bb0
 8002ba4:	08003bb0 	.word	0x08003bb0
 8002ba8:	08003bb4 	.word	0x08003bb4

08002bac <memset>:
 8002bac:	4402      	add	r2, r0
 8002bae:	4603      	mov	r3, r0
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d100      	bne.n	8002bb6 <memset+0xa>
 8002bb4:	4770      	bx	lr
 8002bb6:	f803 1b01 	strb.w	r1, [r3], #1
 8002bba:	e7f9      	b.n	8002bb0 <memset+0x4>

08002bbc <iprintf>:
 8002bbc:	b40f      	push	{r0, r1, r2, r3}
 8002bbe:	4b0a      	ldr	r3, [pc, #40]	; (8002be8 <iprintf+0x2c>)
 8002bc0:	b513      	push	{r0, r1, r4, lr}
 8002bc2:	681c      	ldr	r4, [r3, #0]
 8002bc4:	b124      	cbz	r4, 8002bd0 <iprintf+0x14>
 8002bc6:	69a3      	ldr	r3, [r4, #24]
 8002bc8:	b913      	cbnz	r3, 8002bd0 <iprintf+0x14>
 8002bca:	4620      	mov	r0, r4
 8002bcc:	f000 f866 	bl	8002c9c <__sinit>
 8002bd0:	ab05      	add	r3, sp, #20
 8002bd2:	9a04      	ldr	r2, [sp, #16]
 8002bd4:	68a1      	ldr	r1, [r4, #8]
 8002bd6:	9301      	str	r3, [sp, #4]
 8002bd8:	4620      	mov	r0, r4
 8002bda:	f000 f9bd 	bl	8002f58 <_vfiprintf_r>
 8002bde:	b002      	add	sp, #8
 8002be0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002be4:	b004      	add	sp, #16
 8002be6:	4770      	bx	lr
 8002be8:	2000000c 	.word	0x2000000c

08002bec <std>:
 8002bec:	2300      	movs	r3, #0
 8002bee:	b510      	push	{r4, lr}
 8002bf0:	4604      	mov	r4, r0
 8002bf2:	e9c0 3300 	strd	r3, r3, [r0]
 8002bf6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002bfa:	6083      	str	r3, [r0, #8]
 8002bfc:	8181      	strh	r1, [r0, #12]
 8002bfe:	6643      	str	r3, [r0, #100]	; 0x64
 8002c00:	81c2      	strh	r2, [r0, #14]
 8002c02:	6183      	str	r3, [r0, #24]
 8002c04:	4619      	mov	r1, r3
 8002c06:	2208      	movs	r2, #8
 8002c08:	305c      	adds	r0, #92	; 0x5c
 8002c0a:	f7ff ffcf 	bl	8002bac <memset>
 8002c0e:	4b05      	ldr	r3, [pc, #20]	; (8002c24 <std+0x38>)
 8002c10:	6263      	str	r3, [r4, #36]	; 0x24
 8002c12:	4b05      	ldr	r3, [pc, #20]	; (8002c28 <std+0x3c>)
 8002c14:	62a3      	str	r3, [r4, #40]	; 0x28
 8002c16:	4b05      	ldr	r3, [pc, #20]	; (8002c2c <std+0x40>)
 8002c18:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002c1a:	4b05      	ldr	r3, [pc, #20]	; (8002c30 <std+0x44>)
 8002c1c:	6224      	str	r4, [r4, #32]
 8002c1e:	6323      	str	r3, [r4, #48]	; 0x30
 8002c20:	bd10      	pop	{r4, pc}
 8002c22:	bf00      	nop
 8002c24:	08003501 	.word	0x08003501
 8002c28:	08003523 	.word	0x08003523
 8002c2c:	0800355b 	.word	0x0800355b
 8002c30:	0800357f 	.word	0x0800357f

08002c34 <_cleanup_r>:
 8002c34:	4901      	ldr	r1, [pc, #4]	; (8002c3c <_cleanup_r+0x8>)
 8002c36:	f000 b8af 	b.w	8002d98 <_fwalk_reent>
 8002c3a:	bf00      	nop
 8002c3c:	08003859 	.word	0x08003859

08002c40 <__sfmoreglue>:
 8002c40:	b570      	push	{r4, r5, r6, lr}
 8002c42:	2268      	movs	r2, #104	; 0x68
 8002c44:	1e4d      	subs	r5, r1, #1
 8002c46:	4355      	muls	r5, r2
 8002c48:	460e      	mov	r6, r1
 8002c4a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002c4e:	f000 f8e5 	bl	8002e1c <_malloc_r>
 8002c52:	4604      	mov	r4, r0
 8002c54:	b140      	cbz	r0, 8002c68 <__sfmoreglue+0x28>
 8002c56:	2100      	movs	r1, #0
 8002c58:	e9c0 1600 	strd	r1, r6, [r0]
 8002c5c:	300c      	adds	r0, #12
 8002c5e:	60a0      	str	r0, [r4, #8]
 8002c60:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002c64:	f7ff ffa2 	bl	8002bac <memset>
 8002c68:	4620      	mov	r0, r4
 8002c6a:	bd70      	pop	{r4, r5, r6, pc}

08002c6c <__sfp_lock_acquire>:
 8002c6c:	4801      	ldr	r0, [pc, #4]	; (8002c74 <__sfp_lock_acquire+0x8>)
 8002c6e:	f000 b8b3 	b.w	8002dd8 <__retarget_lock_acquire_recursive>
 8002c72:	bf00      	nop
 8002c74:	20000199 	.word	0x20000199

08002c78 <__sfp_lock_release>:
 8002c78:	4801      	ldr	r0, [pc, #4]	; (8002c80 <__sfp_lock_release+0x8>)
 8002c7a:	f000 b8ae 	b.w	8002dda <__retarget_lock_release_recursive>
 8002c7e:	bf00      	nop
 8002c80:	20000199 	.word	0x20000199

08002c84 <__sinit_lock_acquire>:
 8002c84:	4801      	ldr	r0, [pc, #4]	; (8002c8c <__sinit_lock_acquire+0x8>)
 8002c86:	f000 b8a7 	b.w	8002dd8 <__retarget_lock_acquire_recursive>
 8002c8a:	bf00      	nop
 8002c8c:	2000019a 	.word	0x2000019a

08002c90 <__sinit_lock_release>:
 8002c90:	4801      	ldr	r0, [pc, #4]	; (8002c98 <__sinit_lock_release+0x8>)
 8002c92:	f000 b8a2 	b.w	8002dda <__retarget_lock_release_recursive>
 8002c96:	bf00      	nop
 8002c98:	2000019a 	.word	0x2000019a

08002c9c <__sinit>:
 8002c9c:	b510      	push	{r4, lr}
 8002c9e:	4604      	mov	r4, r0
 8002ca0:	f7ff fff0 	bl	8002c84 <__sinit_lock_acquire>
 8002ca4:	69a3      	ldr	r3, [r4, #24]
 8002ca6:	b11b      	cbz	r3, 8002cb0 <__sinit+0x14>
 8002ca8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002cac:	f7ff bff0 	b.w	8002c90 <__sinit_lock_release>
 8002cb0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002cb4:	6523      	str	r3, [r4, #80]	; 0x50
 8002cb6:	4b13      	ldr	r3, [pc, #76]	; (8002d04 <__sinit+0x68>)
 8002cb8:	4a13      	ldr	r2, [pc, #76]	; (8002d08 <__sinit+0x6c>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	62a2      	str	r2, [r4, #40]	; 0x28
 8002cbe:	42a3      	cmp	r3, r4
 8002cc0:	bf04      	itt	eq
 8002cc2:	2301      	moveq	r3, #1
 8002cc4:	61a3      	streq	r3, [r4, #24]
 8002cc6:	4620      	mov	r0, r4
 8002cc8:	f000 f820 	bl	8002d0c <__sfp>
 8002ccc:	6060      	str	r0, [r4, #4]
 8002cce:	4620      	mov	r0, r4
 8002cd0:	f000 f81c 	bl	8002d0c <__sfp>
 8002cd4:	60a0      	str	r0, [r4, #8]
 8002cd6:	4620      	mov	r0, r4
 8002cd8:	f000 f818 	bl	8002d0c <__sfp>
 8002cdc:	2200      	movs	r2, #0
 8002cde:	60e0      	str	r0, [r4, #12]
 8002ce0:	2104      	movs	r1, #4
 8002ce2:	6860      	ldr	r0, [r4, #4]
 8002ce4:	f7ff ff82 	bl	8002bec <std>
 8002ce8:	68a0      	ldr	r0, [r4, #8]
 8002cea:	2201      	movs	r2, #1
 8002cec:	2109      	movs	r1, #9
 8002cee:	f7ff ff7d 	bl	8002bec <std>
 8002cf2:	68e0      	ldr	r0, [r4, #12]
 8002cf4:	2202      	movs	r2, #2
 8002cf6:	2112      	movs	r1, #18
 8002cf8:	f7ff ff78 	bl	8002bec <std>
 8002cfc:	2301      	movs	r3, #1
 8002cfe:	61a3      	str	r3, [r4, #24]
 8002d00:	e7d2      	b.n	8002ca8 <__sinit+0xc>
 8002d02:	bf00      	nop
 8002d04:	08003b10 	.word	0x08003b10
 8002d08:	08002c35 	.word	0x08002c35

08002d0c <__sfp>:
 8002d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d0e:	4607      	mov	r7, r0
 8002d10:	f7ff ffac 	bl	8002c6c <__sfp_lock_acquire>
 8002d14:	4b1e      	ldr	r3, [pc, #120]	; (8002d90 <__sfp+0x84>)
 8002d16:	681e      	ldr	r6, [r3, #0]
 8002d18:	69b3      	ldr	r3, [r6, #24]
 8002d1a:	b913      	cbnz	r3, 8002d22 <__sfp+0x16>
 8002d1c:	4630      	mov	r0, r6
 8002d1e:	f7ff ffbd 	bl	8002c9c <__sinit>
 8002d22:	3648      	adds	r6, #72	; 0x48
 8002d24:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002d28:	3b01      	subs	r3, #1
 8002d2a:	d503      	bpl.n	8002d34 <__sfp+0x28>
 8002d2c:	6833      	ldr	r3, [r6, #0]
 8002d2e:	b30b      	cbz	r3, 8002d74 <__sfp+0x68>
 8002d30:	6836      	ldr	r6, [r6, #0]
 8002d32:	e7f7      	b.n	8002d24 <__sfp+0x18>
 8002d34:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002d38:	b9d5      	cbnz	r5, 8002d70 <__sfp+0x64>
 8002d3a:	4b16      	ldr	r3, [pc, #88]	; (8002d94 <__sfp+0x88>)
 8002d3c:	60e3      	str	r3, [r4, #12]
 8002d3e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002d42:	6665      	str	r5, [r4, #100]	; 0x64
 8002d44:	f000 f847 	bl	8002dd6 <__retarget_lock_init_recursive>
 8002d48:	f7ff ff96 	bl	8002c78 <__sfp_lock_release>
 8002d4c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002d50:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002d54:	6025      	str	r5, [r4, #0]
 8002d56:	61a5      	str	r5, [r4, #24]
 8002d58:	2208      	movs	r2, #8
 8002d5a:	4629      	mov	r1, r5
 8002d5c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002d60:	f7ff ff24 	bl	8002bac <memset>
 8002d64:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002d68:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002d6c:	4620      	mov	r0, r4
 8002d6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d70:	3468      	adds	r4, #104	; 0x68
 8002d72:	e7d9      	b.n	8002d28 <__sfp+0x1c>
 8002d74:	2104      	movs	r1, #4
 8002d76:	4638      	mov	r0, r7
 8002d78:	f7ff ff62 	bl	8002c40 <__sfmoreglue>
 8002d7c:	4604      	mov	r4, r0
 8002d7e:	6030      	str	r0, [r6, #0]
 8002d80:	2800      	cmp	r0, #0
 8002d82:	d1d5      	bne.n	8002d30 <__sfp+0x24>
 8002d84:	f7ff ff78 	bl	8002c78 <__sfp_lock_release>
 8002d88:	230c      	movs	r3, #12
 8002d8a:	603b      	str	r3, [r7, #0]
 8002d8c:	e7ee      	b.n	8002d6c <__sfp+0x60>
 8002d8e:	bf00      	nop
 8002d90:	08003b10 	.word	0x08003b10
 8002d94:	ffff0001 	.word	0xffff0001

08002d98 <_fwalk_reent>:
 8002d98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002d9c:	4606      	mov	r6, r0
 8002d9e:	4688      	mov	r8, r1
 8002da0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002da4:	2700      	movs	r7, #0
 8002da6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002daa:	f1b9 0901 	subs.w	r9, r9, #1
 8002dae:	d505      	bpl.n	8002dbc <_fwalk_reent+0x24>
 8002db0:	6824      	ldr	r4, [r4, #0]
 8002db2:	2c00      	cmp	r4, #0
 8002db4:	d1f7      	bne.n	8002da6 <_fwalk_reent+0xe>
 8002db6:	4638      	mov	r0, r7
 8002db8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002dbc:	89ab      	ldrh	r3, [r5, #12]
 8002dbe:	2b01      	cmp	r3, #1
 8002dc0:	d907      	bls.n	8002dd2 <_fwalk_reent+0x3a>
 8002dc2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002dc6:	3301      	adds	r3, #1
 8002dc8:	d003      	beq.n	8002dd2 <_fwalk_reent+0x3a>
 8002dca:	4629      	mov	r1, r5
 8002dcc:	4630      	mov	r0, r6
 8002dce:	47c0      	blx	r8
 8002dd0:	4307      	orrs	r7, r0
 8002dd2:	3568      	adds	r5, #104	; 0x68
 8002dd4:	e7e9      	b.n	8002daa <_fwalk_reent+0x12>

08002dd6 <__retarget_lock_init_recursive>:
 8002dd6:	4770      	bx	lr

08002dd8 <__retarget_lock_acquire_recursive>:
 8002dd8:	4770      	bx	lr

08002dda <__retarget_lock_release_recursive>:
 8002dda:	4770      	bx	lr

08002ddc <sbrk_aligned>:
 8002ddc:	b570      	push	{r4, r5, r6, lr}
 8002dde:	4e0e      	ldr	r6, [pc, #56]	; (8002e18 <sbrk_aligned+0x3c>)
 8002de0:	460c      	mov	r4, r1
 8002de2:	6831      	ldr	r1, [r6, #0]
 8002de4:	4605      	mov	r5, r0
 8002de6:	b911      	cbnz	r1, 8002dee <sbrk_aligned+0x12>
 8002de8:	f000 fb7a 	bl	80034e0 <_sbrk_r>
 8002dec:	6030      	str	r0, [r6, #0]
 8002dee:	4621      	mov	r1, r4
 8002df0:	4628      	mov	r0, r5
 8002df2:	f000 fb75 	bl	80034e0 <_sbrk_r>
 8002df6:	1c43      	adds	r3, r0, #1
 8002df8:	d00a      	beq.n	8002e10 <sbrk_aligned+0x34>
 8002dfa:	1cc4      	adds	r4, r0, #3
 8002dfc:	f024 0403 	bic.w	r4, r4, #3
 8002e00:	42a0      	cmp	r0, r4
 8002e02:	d007      	beq.n	8002e14 <sbrk_aligned+0x38>
 8002e04:	1a21      	subs	r1, r4, r0
 8002e06:	4628      	mov	r0, r5
 8002e08:	f000 fb6a 	bl	80034e0 <_sbrk_r>
 8002e0c:	3001      	adds	r0, #1
 8002e0e:	d101      	bne.n	8002e14 <sbrk_aligned+0x38>
 8002e10:	f04f 34ff 	mov.w	r4, #4294967295
 8002e14:	4620      	mov	r0, r4
 8002e16:	bd70      	pop	{r4, r5, r6, pc}
 8002e18:	200001a0 	.word	0x200001a0

08002e1c <_malloc_r>:
 8002e1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e20:	1ccd      	adds	r5, r1, #3
 8002e22:	f025 0503 	bic.w	r5, r5, #3
 8002e26:	3508      	adds	r5, #8
 8002e28:	2d0c      	cmp	r5, #12
 8002e2a:	bf38      	it	cc
 8002e2c:	250c      	movcc	r5, #12
 8002e2e:	2d00      	cmp	r5, #0
 8002e30:	4607      	mov	r7, r0
 8002e32:	db01      	blt.n	8002e38 <_malloc_r+0x1c>
 8002e34:	42a9      	cmp	r1, r5
 8002e36:	d905      	bls.n	8002e44 <_malloc_r+0x28>
 8002e38:	230c      	movs	r3, #12
 8002e3a:	603b      	str	r3, [r7, #0]
 8002e3c:	2600      	movs	r6, #0
 8002e3e:	4630      	mov	r0, r6
 8002e40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002e44:	4e2e      	ldr	r6, [pc, #184]	; (8002f00 <_malloc_r+0xe4>)
 8002e46:	f000 fdbb 	bl	80039c0 <__malloc_lock>
 8002e4a:	6833      	ldr	r3, [r6, #0]
 8002e4c:	461c      	mov	r4, r3
 8002e4e:	bb34      	cbnz	r4, 8002e9e <_malloc_r+0x82>
 8002e50:	4629      	mov	r1, r5
 8002e52:	4638      	mov	r0, r7
 8002e54:	f7ff ffc2 	bl	8002ddc <sbrk_aligned>
 8002e58:	1c43      	adds	r3, r0, #1
 8002e5a:	4604      	mov	r4, r0
 8002e5c:	d14d      	bne.n	8002efa <_malloc_r+0xde>
 8002e5e:	6834      	ldr	r4, [r6, #0]
 8002e60:	4626      	mov	r6, r4
 8002e62:	2e00      	cmp	r6, #0
 8002e64:	d140      	bne.n	8002ee8 <_malloc_r+0xcc>
 8002e66:	6823      	ldr	r3, [r4, #0]
 8002e68:	4631      	mov	r1, r6
 8002e6a:	4638      	mov	r0, r7
 8002e6c:	eb04 0803 	add.w	r8, r4, r3
 8002e70:	f000 fb36 	bl	80034e0 <_sbrk_r>
 8002e74:	4580      	cmp	r8, r0
 8002e76:	d13a      	bne.n	8002eee <_malloc_r+0xd2>
 8002e78:	6821      	ldr	r1, [r4, #0]
 8002e7a:	3503      	adds	r5, #3
 8002e7c:	1a6d      	subs	r5, r5, r1
 8002e7e:	f025 0503 	bic.w	r5, r5, #3
 8002e82:	3508      	adds	r5, #8
 8002e84:	2d0c      	cmp	r5, #12
 8002e86:	bf38      	it	cc
 8002e88:	250c      	movcc	r5, #12
 8002e8a:	4629      	mov	r1, r5
 8002e8c:	4638      	mov	r0, r7
 8002e8e:	f7ff ffa5 	bl	8002ddc <sbrk_aligned>
 8002e92:	3001      	adds	r0, #1
 8002e94:	d02b      	beq.n	8002eee <_malloc_r+0xd2>
 8002e96:	6823      	ldr	r3, [r4, #0]
 8002e98:	442b      	add	r3, r5
 8002e9a:	6023      	str	r3, [r4, #0]
 8002e9c:	e00e      	b.n	8002ebc <_malloc_r+0xa0>
 8002e9e:	6822      	ldr	r2, [r4, #0]
 8002ea0:	1b52      	subs	r2, r2, r5
 8002ea2:	d41e      	bmi.n	8002ee2 <_malloc_r+0xc6>
 8002ea4:	2a0b      	cmp	r2, #11
 8002ea6:	d916      	bls.n	8002ed6 <_malloc_r+0xba>
 8002ea8:	1961      	adds	r1, r4, r5
 8002eaa:	42a3      	cmp	r3, r4
 8002eac:	6025      	str	r5, [r4, #0]
 8002eae:	bf18      	it	ne
 8002eb0:	6059      	strne	r1, [r3, #4]
 8002eb2:	6863      	ldr	r3, [r4, #4]
 8002eb4:	bf08      	it	eq
 8002eb6:	6031      	streq	r1, [r6, #0]
 8002eb8:	5162      	str	r2, [r4, r5]
 8002eba:	604b      	str	r3, [r1, #4]
 8002ebc:	4638      	mov	r0, r7
 8002ebe:	f104 060b 	add.w	r6, r4, #11
 8002ec2:	f000 fd83 	bl	80039cc <__malloc_unlock>
 8002ec6:	f026 0607 	bic.w	r6, r6, #7
 8002eca:	1d23      	adds	r3, r4, #4
 8002ecc:	1af2      	subs	r2, r6, r3
 8002ece:	d0b6      	beq.n	8002e3e <_malloc_r+0x22>
 8002ed0:	1b9b      	subs	r3, r3, r6
 8002ed2:	50a3      	str	r3, [r4, r2]
 8002ed4:	e7b3      	b.n	8002e3e <_malloc_r+0x22>
 8002ed6:	6862      	ldr	r2, [r4, #4]
 8002ed8:	42a3      	cmp	r3, r4
 8002eda:	bf0c      	ite	eq
 8002edc:	6032      	streq	r2, [r6, #0]
 8002ede:	605a      	strne	r2, [r3, #4]
 8002ee0:	e7ec      	b.n	8002ebc <_malloc_r+0xa0>
 8002ee2:	4623      	mov	r3, r4
 8002ee4:	6864      	ldr	r4, [r4, #4]
 8002ee6:	e7b2      	b.n	8002e4e <_malloc_r+0x32>
 8002ee8:	4634      	mov	r4, r6
 8002eea:	6876      	ldr	r6, [r6, #4]
 8002eec:	e7b9      	b.n	8002e62 <_malloc_r+0x46>
 8002eee:	230c      	movs	r3, #12
 8002ef0:	603b      	str	r3, [r7, #0]
 8002ef2:	4638      	mov	r0, r7
 8002ef4:	f000 fd6a 	bl	80039cc <__malloc_unlock>
 8002ef8:	e7a1      	b.n	8002e3e <_malloc_r+0x22>
 8002efa:	6025      	str	r5, [r4, #0]
 8002efc:	e7de      	b.n	8002ebc <_malloc_r+0xa0>
 8002efe:	bf00      	nop
 8002f00:	2000019c 	.word	0x2000019c

08002f04 <__sfputc_r>:
 8002f04:	6893      	ldr	r3, [r2, #8]
 8002f06:	3b01      	subs	r3, #1
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	b410      	push	{r4}
 8002f0c:	6093      	str	r3, [r2, #8]
 8002f0e:	da08      	bge.n	8002f22 <__sfputc_r+0x1e>
 8002f10:	6994      	ldr	r4, [r2, #24]
 8002f12:	42a3      	cmp	r3, r4
 8002f14:	db01      	blt.n	8002f1a <__sfputc_r+0x16>
 8002f16:	290a      	cmp	r1, #10
 8002f18:	d103      	bne.n	8002f22 <__sfputc_r+0x1e>
 8002f1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002f1e:	f000 bb33 	b.w	8003588 <__swbuf_r>
 8002f22:	6813      	ldr	r3, [r2, #0]
 8002f24:	1c58      	adds	r0, r3, #1
 8002f26:	6010      	str	r0, [r2, #0]
 8002f28:	7019      	strb	r1, [r3, #0]
 8002f2a:	4608      	mov	r0, r1
 8002f2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002f30:	4770      	bx	lr

08002f32 <__sfputs_r>:
 8002f32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f34:	4606      	mov	r6, r0
 8002f36:	460f      	mov	r7, r1
 8002f38:	4614      	mov	r4, r2
 8002f3a:	18d5      	adds	r5, r2, r3
 8002f3c:	42ac      	cmp	r4, r5
 8002f3e:	d101      	bne.n	8002f44 <__sfputs_r+0x12>
 8002f40:	2000      	movs	r0, #0
 8002f42:	e007      	b.n	8002f54 <__sfputs_r+0x22>
 8002f44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f48:	463a      	mov	r2, r7
 8002f4a:	4630      	mov	r0, r6
 8002f4c:	f7ff ffda 	bl	8002f04 <__sfputc_r>
 8002f50:	1c43      	adds	r3, r0, #1
 8002f52:	d1f3      	bne.n	8002f3c <__sfputs_r+0xa>
 8002f54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002f58 <_vfiprintf_r>:
 8002f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002f5c:	460d      	mov	r5, r1
 8002f5e:	b09d      	sub	sp, #116	; 0x74
 8002f60:	4614      	mov	r4, r2
 8002f62:	4698      	mov	r8, r3
 8002f64:	4606      	mov	r6, r0
 8002f66:	b118      	cbz	r0, 8002f70 <_vfiprintf_r+0x18>
 8002f68:	6983      	ldr	r3, [r0, #24]
 8002f6a:	b90b      	cbnz	r3, 8002f70 <_vfiprintf_r+0x18>
 8002f6c:	f7ff fe96 	bl	8002c9c <__sinit>
 8002f70:	4b89      	ldr	r3, [pc, #548]	; (8003198 <_vfiprintf_r+0x240>)
 8002f72:	429d      	cmp	r5, r3
 8002f74:	d11b      	bne.n	8002fae <_vfiprintf_r+0x56>
 8002f76:	6875      	ldr	r5, [r6, #4]
 8002f78:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002f7a:	07d9      	lsls	r1, r3, #31
 8002f7c:	d405      	bmi.n	8002f8a <_vfiprintf_r+0x32>
 8002f7e:	89ab      	ldrh	r3, [r5, #12]
 8002f80:	059a      	lsls	r2, r3, #22
 8002f82:	d402      	bmi.n	8002f8a <_vfiprintf_r+0x32>
 8002f84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002f86:	f7ff ff27 	bl	8002dd8 <__retarget_lock_acquire_recursive>
 8002f8a:	89ab      	ldrh	r3, [r5, #12]
 8002f8c:	071b      	lsls	r3, r3, #28
 8002f8e:	d501      	bpl.n	8002f94 <_vfiprintf_r+0x3c>
 8002f90:	692b      	ldr	r3, [r5, #16]
 8002f92:	b9eb      	cbnz	r3, 8002fd0 <_vfiprintf_r+0x78>
 8002f94:	4629      	mov	r1, r5
 8002f96:	4630      	mov	r0, r6
 8002f98:	f000 fb5a 	bl	8003650 <__swsetup_r>
 8002f9c:	b1c0      	cbz	r0, 8002fd0 <_vfiprintf_r+0x78>
 8002f9e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002fa0:	07dc      	lsls	r4, r3, #31
 8002fa2:	d50e      	bpl.n	8002fc2 <_vfiprintf_r+0x6a>
 8002fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8002fa8:	b01d      	add	sp, #116	; 0x74
 8002faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fae:	4b7b      	ldr	r3, [pc, #492]	; (800319c <_vfiprintf_r+0x244>)
 8002fb0:	429d      	cmp	r5, r3
 8002fb2:	d101      	bne.n	8002fb8 <_vfiprintf_r+0x60>
 8002fb4:	68b5      	ldr	r5, [r6, #8]
 8002fb6:	e7df      	b.n	8002f78 <_vfiprintf_r+0x20>
 8002fb8:	4b79      	ldr	r3, [pc, #484]	; (80031a0 <_vfiprintf_r+0x248>)
 8002fba:	429d      	cmp	r5, r3
 8002fbc:	bf08      	it	eq
 8002fbe:	68f5      	ldreq	r5, [r6, #12]
 8002fc0:	e7da      	b.n	8002f78 <_vfiprintf_r+0x20>
 8002fc2:	89ab      	ldrh	r3, [r5, #12]
 8002fc4:	0598      	lsls	r0, r3, #22
 8002fc6:	d4ed      	bmi.n	8002fa4 <_vfiprintf_r+0x4c>
 8002fc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002fca:	f7ff ff06 	bl	8002dda <__retarget_lock_release_recursive>
 8002fce:	e7e9      	b.n	8002fa4 <_vfiprintf_r+0x4c>
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	9309      	str	r3, [sp, #36]	; 0x24
 8002fd4:	2320      	movs	r3, #32
 8002fd6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002fda:	f8cd 800c 	str.w	r8, [sp, #12]
 8002fde:	2330      	movs	r3, #48	; 0x30
 8002fe0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80031a4 <_vfiprintf_r+0x24c>
 8002fe4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002fe8:	f04f 0901 	mov.w	r9, #1
 8002fec:	4623      	mov	r3, r4
 8002fee:	469a      	mov	sl, r3
 8002ff0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002ff4:	b10a      	cbz	r2, 8002ffa <_vfiprintf_r+0xa2>
 8002ff6:	2a25      	cmp	r2, #37	; 0x25
 8002ff8:	d1f9      	bne.n	8002fee <_vfiprintf_r+0x96>
 8002ffa:	ebba 0b04 	subs.w	fp, sl, r4
 8002ffe:	d00b      	beq.n	8003018 <_vfiprintf_r+0xc0>
 8003000:	465b      	mov	r3, fp
 8003002:	4622      	mov	r2, r4
 8003004:	4629      	mov	r1, r5
 8003006:	4630      	mov	r0, r6
 8003008:	f7ff ff93 	bl	8002f32 <__sfputs_r>
 800300c:	3001      	adds	r0, #1
 800300e:	f000 80aa 	beq.w	8003166 <_vfiprintf_r+0x20e>
 8003012:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003014:	445a      	add	r2, fp
 8003016:	9209      	str	r2, [sp, #36]	; 0x24
 8003018:	f89a 3000 	ldrb.w	r3, [sl]
 800301c:	2b00      	cmp	r3, #0
 800301e:	f000 80a2 	beq.w	8003166 <_vfiprintf_r+0x20e>
 8003022:	2300      	movs	r3, #0
 8003024:	f04f 32ff 	mov.w	r2, #4294967295
 8003028:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800302c:	f10a 0a01 	add.w	sl, sl, #1
 8003030:	9304      	str	r3, [sp, #16]
 8003032:	9307      	str	r3, [sp, #28]
 8003034:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003038:	931a      	str	r3, [sp, #104]	; 0x68
 800303a:	4654      	mov	r4, sl
 800303c:	2205      	movs	r2, #5
 800303e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003042:	4858      	ldr	r0, [pc, #352]	; (80031a4 <_vfiprintf_r+0x24c>)
 8003044:	f7fd f8e4 	bl	8000210 <memchr>
 8003048:	9a04      	ldr	r2, [sp, #16]
 800304a:	b9d8      	cbnz	r0, 8003084 <_vfiprintf_r+0x12c>
 800304c:	06d1      	lsls	r1, r2, #27
 800304e:	bf44      	itt	mi
 8003050:	2320      	movmi	r3, #32
 8003052:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003056:	0713      	lsls	r3, r2, #28
 8003058:	bf44      	itt	mi
 800305a:	232b      	movmi	r3, #43	; 0x2b
 800305c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003060:	f89a 3000 	ldrb.w	r3, [sl]
 8003064:	2b2a      	cmp	r3, #42	; 0x2a
 8003066:	d015      	beq.n	8003094 <_vfiprintf_r+0x13c>
 8003068:	9a07      	ldr	r2, [sp, #28]
 800306a:	4654      	mov	r4, sl
 800306c:	2000      	movs	r0, #0
 800306e:	f04f 0c0a 	mov.w	ip, #10
 8003072:	4621      	mov	r1, r4
 8003074:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003078:	3b30      	subs	r3, #48	; 0x30
 800307a:	2b09      	cmp	r3, #9
 800307c:	d94e      	bls.n	800311c <_vfiprintf_r+0x1c4>
 800307e:	b1b0      	cbz	r0, 80030ae <_vfiprintf_r+0x156>
 8003080:	9207      	str	r2, [sp, #28]
 8003082:	e014      	b.n	80030ae <_vfiprintf_r+0x156>
 8003084:	eba0 0308 	sub.w	r3, r0, r8
 8003088:	fa09 f303 	lsl.w	r3, r9, r3
 800308c:	4313      	orrs	r3, r2
 800308e:	9304      	str	r3, [sp, #16]
 8003090:	46a2      	mov	sl, r4
 8003092:	e7d2      	b.n	800303a <_vfiprintf_r+0xe2>
 8003094:	9b03      	ldr	r3, [sp, #12]
 8003096:	1d19      	adds	r1, r3, #4
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	9103      	str	r1, [sp, #12]
 800309c:	2b00      	cmp	r3, #0
 800309e:	bfbb      	ittet	lt
 80030a0:	425b      	neglt	r3, r3
 80030a2:	f042 0202 	orrlt.w	r2, r2, #2
 80030a6:	9307      	strge	r3, [sp, #28]
 80030a8:	9307      	strlt	r3, [sp, #28]
 80030aa:	bfb8      	it	lt
 80030ac:	9204      	strlt	r2, [sp, #16]
 80030ae:	7823      	ldrb	r3, [r4, #0]
 80030b0:	2b2e      	cmp	r3, #46	; 0x2e
 80030b2:	d10c      	bne.n	80030ce <_vfiprintf_r+0x176>
 80030b4:	7863      	ldrb	r3, [r4, #1]
 80030b6:	2b2a      	cmp	r3, #42	; 0x2a
 80030b8:	d135      	bne.n	8003126 <_vfiprintf_r+0x1ce>
 80030ba:	9b03      	ldr	r3, [sp, #12]
 80030bc:	1d1a      	adds	r2, r3, #4
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	9203      	str	r2, [sp, #12]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	bfb8      	it	lt
 80030c6:	f04f 33ff 	movlt.w	r3, #4294967295
 80030ca:	3402      	adds	r4, #2
 80030cc:	9305      	str	r3, [sp, #20]
 80030ce:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80031b4 <_vfiprintf_r+0x25c>
 80030d2:	7821      	ldrb	r1, [r4, #0]
 80030d4:	2203      	movs	r2, #3
 80030d6:	4650      	mov	r0, sl
 80030d8:	f7fd f89a 	bl	8000210 <memchr>
 80030dc:	b140      	cbz	r0, 80030f0 <_vfiprintf_r+0x198>
 80030de:	2340      	movs	r3, #64	; 0x40
 80030e0:	eba0 000a 	sub.w	r0, r0, sl
 80030e4:	fa03 f000 	lsl.w	r0, r3, r0
 80030e8:	9b04      	ldr	r3, [sp, #16]
 80030ea:	4303      	orrs	r3, r0
 80030ec:	3401      	adds	r4, #1
 80030ee:	9304      	str	r3, [sp, #16]
 80030f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80030f4:	482c      	ldr	r0, [pc, #176]	; (80031a8 <_vfiprintf_r+0x250>)
 80030f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80030fa:	2206      	movs	r2, #6
 80030fc:	f7fd f888 	bl	8000210 <memchr>
 8003100:	2800      	cmp	r0, #0
 8003102:	d03f      	beq.n	8003184 <_vfiprintf_r+0x22c>
 8003104:	4b29      	ldr	r3, [pc, #164]	; (80031ac <_vfiprintf_r+0x254>)
 8003106:	bb1b      	cbnz	r3, 8003150 <_vfiprintf_r+0x1f8>
 8003108:	9b03      	ldr	r3, [sp, #12]
 800310a:	3307      	adds	r3, #7
 800310c:	f023 0307 	bic.w	r3, r3, #7
 8003110:	3308      	adds	r3, #8
 8003112:	9303      	str	r3, [sp, #12]
 8003114:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003116:	443b      	add	r3, r7
 8003118:	9309      	str	r3, [sp, #36]	; 0x24
 800311a:	e767      	b.n	8002fec <_vfiprintf_r+0x94>
 800311c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003120:	460c      	mov	r4, r1
 8003122:	2001      	movs	r0, #1
 8003124:	e7a5      	b.n	8003072 <_vfiprintf_r+0x11a>
 8003126:	2300      	movs	r3, #0
 8003128:	3401      	adds	r4, #1
 800312a:	9305      	str	r3, [sp, #20]
 800312c:	4619      	mov	r1, r3
 800312e:	f04f 0c0a 	mov.w	ip, #10
 8003132:	4620      	mov	r0, r4
 8003134:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003138:	3a30      	subs	r2, #48	; 0x30
 800313a:	2a09      	cmp	r2, #9
 800313c:	d903      	bls.n	8003146 <_vfiprintf_r+0x1ee>
 800313e:	2b00      	cmp	r3, #0
 8003140:	d0c5      	beq.n	80030ce <_vfiprintf_r+0x176>
 8003142:	9105      	str	r1, [sp, #20]
 8003144:	e7c3      	b.n	80030ce <_vfiprintf_r+0x176>
 8003146:	fb0c 2101 	mla	r1, ip, r1, r2
 800314a:	4604      	mov	r4, r0
 800314c:	2301      	movs	r3, #1
 800314e:	e7f0      	b.n	8003132 <_vfiprintf_r+0x1da>
 8003150:	ab03      	add	r3, sp, #12
 8003152:	9300      	str	r3, [sp, #0]
 8003154:	462a      	mov	r2, r5
 8003156:	4b16      	ldr	r3, [pc, #88]	; (80031b0 <_vfiprintf_r+0x258>)
 8003158:	a904      	add	r1, sp, #16
 800315a:	4630      	mov	r0, r6
 800315c:	f3af 8000 	nop.w
 8003160:	4607      	mov	r7, r0
 8003162:	1c78      	adds	r0, r7, #1
 8003164:	d1d6      	bne.n	8003114 <_vfiprintf_r+0x1bc>
 8003166:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003168:	07d9      	lsls	r1, r3, #31
 800316a:	d405      	bmi.n	8003178 <_vfiprintf_r+0x220>
 800316c:	89ab      	ldrh	r3, [r5, #12]
 800316e:	059a      	lsls	r2, r3, #22
 8003170:	d402      	bmi.n	8003178 <_vfiprintf_r+0x220>
 8003172:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003174:	f7ff fe31 	bl	8002dda <__retarget_lock_release_recursive>
 8003178:	89ab      	ldrh	r3, [r5, #12]
 800317a:	065b      	lsls	r3, r3, #25
 800317c:	f53f af12 	bmi.w	8002fa4 <_vfiprintf_r+0x4c>
 8003180:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003182:	e711      	b.n	8002fa8 <_vfiprintf_r+0x50>
 8003184:	ab03      	add	r3, sp, #12
 8003186:	9300      	str	r3, [sp, #0]
 8003188:	462a      	mov	r2, r5
 800318a:	4b09      	ldr	r3, [pc, #36]	; (80031b0 <_vfiprintf_r+0x258>)
 800318c:	a904      	add	r1, sp, #16
 800318e:	4630      	mov	r0, r6
 8003190:	f000 f880 	bl	8003294 <_printf_i>
 8003194:	e7e4      	b.n	8003160 <_vfiprintf_r+0x208>
 8003196:	bf00      	nop
 8003198:	08003b34 	.word	0x08003b34
 800319c:	08003b54 	.word	0x08003b54
 80031a0:	08003b14 	.word	0x08003b14
 80031a4:	08003b74 	.word	0x08003b74
 80031a8:	08003b7e 	.word	0x08003b7e
 80031ac:	00000000 	.word	0x00000000
 80031b0:	08002f33 	.word	0x08002f33
 80031b4:	08003b7a 	.word	0x08003b7a

080031b8 <_printf_common>:
 80031b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80031bc:	4616      	mov	r6, r2
 80031be:	4699      	mov	r9, r3
 80031c0:	688a      	ldr	r2, [r1, #8]
 80031c2:	690b      	ldr	r3, [r1, #16]
 80031c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80031c8:	4293      	cmp	r3, r2
 80031ca:	bfb8      	it	lt
 80031cc:	4613      	movlt	r3, r2
 80031ce:	6033      	str	r3, [r6, #0]
 80031d0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80031d4:	4607      	mov	r7, r0
 80031d6:	460c      	mov	r4, r1
 80031d8:	b10a      	cbz	r2, 80031de <_printf_common+0x26>
 80031da:	3301      	adds	r3, #1
 80031dc:	6033      	str	r3, [r6, #0]
 80031de:	6823      	ldr	r3, [r4, #0]
 80031e0:	0699      	lsls	r1, r3, #26
 80031e2:	bf42      	ittt	mi
 80031e4:	6833      	ldrmi	r3, [r6, #0]
 80031e6:	3302      	addmi	r3, #2
 80031e8:	6033      	strmi	r3, [r6, #0]
 80031ea:	6825      	ldr	r5, [r4, #0]
 80031ec:	f015 0506 	ands.w	r5, r5, #6
 80031f0:	d106      	bne.n	8003200 <_printf_common+0x48>
 80031f2:	f104 0a19 	add.w	sl, r4, #25
 80031f6:	68e3      	ldr	r3, [r4, #12]
 80031f8:	6832      	ldr	r2, [r6, #0]
 80031fa:	1a9b      	subs	r3, r3, r2
 80031fc:	42ab      	cmp	r3, r5
 80031fe:	dc26      	bgt.n	800324e <_printf_common+0x96>
 8003200:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003204:	1e13      	subs	r3, r2, #0
 8003206:	6822      	ldr	r2, [r4, #0]
 8003208:	bf18      	it	ne
 800320a:	2301      	movne	r3, #1
 800320c:	0692      	lsls	r2, r2, #26
 800320e:	d42b      	bmi.n	8003268 <_printf_common+0xb0>
 8003210:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003214:	4649      	mov	r1, r9
 8003216:	4638      	mov	r0, r7
 8003218:	47c0      	blx	r8
 800321a:	3001      	adds	r0, #1
 800321c:	d01e      	beq.n	800325c <_printf_common+0xa4>
 800321e:	6823      	ldr	r3, [r4, #0]
 8003220:	68e5      	ldr	r5, [r4, #12]
 8003222:	6832      	ldr	r2, [r6, #0]
 8003224:	f003 0306 	and.w	r3, r3, #6
 8003228:	2b04      	cmp	r3, #4
 800322a:	bf08      	it	eq
 800322c:	1aad      	subeq	r5, r5, r2
 800322e:	68a3      	ldr	r3, [r4, #8]
 8003230:	6922      	ldr	r2, [r4, #16]
 8003232:	bf0c      	ite	eq
 8003234:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003238:	2500      	movne	r5, #0
 800323a:	4293      	cmp	r3, r2
 800323c:	bfc4      	itt	gt
 800323e:	1a9b      	subgt	r3, r3, r2
 8003240:	18ed      	addgt	r5, r5, r3
 8003242:	2600      	movs	r6, #0
 8003244:	341a      	adds	r4, #26
 8003246:	42b5      	cmp	r5, r6
 8003248:	d11a      	bne.n	8003280 <_printf_common+0xc8>
 800324a:	2000      	movs	r0, #0
 800324c:	e008      	b.n	8003260 <_printf_common+0xa8>
 800324e:	2301      	movs	r3, #1
 8003250:	4652      	mov	r2, sl
 8003252:	4649      	mov	r1, r9
 8003254:	4638      	mov	r0, r7
 8003256:	47c0      	blx	r8
 8003258:	3001      	adds	r0, #1
 800325a:	d103      	bne.n	8003264 <_printf_common+0xac>
 800325c:	f04f 30ff 	mov.w	r0, #4294967295
 8003260:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003264:	3501      	adds	r5, #1
 8003266:	e7c6      	b.n	80031f6 <_printf_common+0x3e>
 8003268:	18e1      	adds	r1, r4, r3
 800326a:	1c5a      	adds	r2, r3, #1
 800326c:	2030      	movs	r0, #48	; 0x30
 800326e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003272:	4422      	add	r2, r4
 8003274:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003278:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800327c:	3302      	adds	r3, #2
 800327e:	e7c7      	b.n	8003210 <_printf_common+0x58>
 8003280:	2301      	movs	r3, #1
 8003282:	4622      	mov	r2, r4
 8003284:	4649      	mov	r1, r9
 8003286:	4638      	mov	r0, r7
 8003288:	47c0      	blx	r8
 800328a:	3001      	adds	r0, #1
 800328c:	d0e6      	beq.n	800325c <_printf_common+0xa4>
 800328e:	3601      	adds	r6, #1
 8003290:	e7d9      	b.n	8003246 <_printf_common+0x8e>
	...

08003294 <_printf_i>:
 8003294:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003298:	7e0f      	ldrb	r7, [r1, #24]
 800329a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800329c:	2f78      	cmp	r7, #120	; 0x78
 800329e:	4691      	mov	r9, r2
 80032a0:	4680      	mov	r8, r0
 80032a2:	460c      	mov	r4, r1
 80032a4:	469a      	mov	sl, r3
 80032a6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80032aa:	d807      	bhi.n	80032bc <_printf_i+0x28>
 80032ac:	2f62      	cmp	r7, #98	; 0x62
 80032ae:	d80a      	bhi.n	80032c6 <_printf_i+0x32>
 80032b0:	2f00      	cmp	r7, #0
 80032b2:	f000 80d8 	beq.w	8003466 <_printf_i+0x1d2>
 80032b6:	2f58      	cmp	r7, #88	; 0x58
 80032b8:	f000 80a3 	beq.w	8003402 <_printf_i+0x16e>
 80032bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80032c0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80032c4:	e03a      	b.n	800333c <_printf_i+0xa8>
 80032c6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80032ca:	2b15      	cmp	r3, #21
 80032cc:	d8f6      	bhi.n	80032bc <_printf_i+0x28>
 80032ce:	a101      	add	r1, pc, #4	; (adr r1, 80032d4 <_printf_i+0x40>)
 80032d0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80032d4:	0800332d 	.word	0x0800332d
 80032d8:	08003341 	.word	0x08003341
 80032dc:	080032bd 	.word	0x080032bd
 80032e0:	080032bd 	.word	0x080032bd
 80032e4:	080032bd 	.word	0x080032bd
 80032e8:	080032bd 	.word	0x080032bd
 80032ec:	08003341 	.word	0x08003341
 80032f0:	080032bd 	.word	0x080032bd
 80032f4:	080032bd 	.word	0x080032bd
 80032f8:	080032bd 	.word	0x080032bd
 80032fc:	080032bd 	.word	0x080032bd
 8003300:	0800344d 	.word	0x0800344d
 8003304:	08003371 	.word	0x08003371
 8003308:	0800342f 	.word	0x0800342f
 800330c:	080032bd 	.word	0x080032bd
 8003310:	080032bd 	.word	0x080032bd
 8003314:	0800346f 	.word	0x0800346f
 8003318:	080032bd 	.word	0x080032bd
 800331c:	08003371 	.word	0x08003371
 8003320:	080032bd 	.word	0x080032bd
 8003324:	080032bd 	.word	0x080032bd
 8003328:	08003437 	.word	0x08003437
 800332c:	682b      	ldr	r3, [r5, #0]
 800332e:	1d1a      	adds	r2, r3, #4
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	602a      	str	r2, [r5, #0]
 8003334:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003338:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800333c:	2301      	movs	r3, #1
 800333e:	e0a3      	b.n	8003488 <_printf_i+0x1f4>
 8003340:	6820      	ldr	r0, [r4, #0]
 8003342:	6829      	ldr	r1, [r5, #0]
 8003344:	0606      	lsls	r6, r0, #24
 8003346:	f101 0304 	add.w	r3, r1, #4
 800334a:	d50a      	bpl.n	8003362 <_printf_i+0xce>
 800334c:	680e      	ldr	r6, [r1, #0]
 800334e:	602b      	str	r3, [r5, #0]
 8003350:	2e00      	cmp	r6, #0
 8003352:	da03      	bge.n	800335c <_printf_i+0xc8>
 8003354:	232d      	movs	r3, #45	; 0x2d
 8003356:	4276      	negs	r6, r6
 8003358:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800335c:	485e      	ldr	r0, [pc, #376]	; (80034d8 <_printf_i+0x244>)
 800335e:	230a      	movs	r3, #10
 8003360:	e019      	b.n	8003396 <_printf_i+0x102>
 8003362:	680e      	ldr	r6, [r1, #0]
 8003364:	602b      	str	r3, [r5, #0]
 8003366:	f010 0f40 	tst.w	r0, #64	; 0x40
 800336a:	bf18      	it	ne
 800336c:	b236      	sxthne	r6, r6
 800336e:	e7ef      	b.n	8003350 <_printf_i+0xbc>
 8003370:	682b      	ldr	r3, [r5, #0]
 8003372:	6820      	ldr	r0, [r4, #0]
 8003374:	1d19      	adds	r1, r3, #4
 8003376:	6029      	str	r1, [r5, #0]
 8003378:	0601      	lsls	r1, r0, #24
 800337a:	d501      	bpl.n	8003380 <_printf_i+0xec>
 800337c:	681e      	ldr	r6, [r3, #0]
 800337e:	e002      	b.n	8003386 <_printf_i+0xf2>
 8003380:	0646      	lsls	r6, r0, #25
 8003382:	d5fb      	bpl.n	800337c <_printf_i+0xe8>
 8003384:	881e      	ldrh	r6, [r3, #0]
 8003386:	4854      	ldr	r0, [pc, #336]	; (80034d8 <_printf_i+0x244>)
 8003388:	2f6f      	cmp	r7, #111	; 0x6f
 800338a:	bf0c      	ite	eq
 800338c:	2308      	moveq	r3, #8
 800338e:	230a      	movne	r3, #10
 8003390:	2100      	movs	r1, #0
 8003392:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003396:	6865      	ldr	r5, [r4, #4]
 8003398:	60a5      	str	r5, [r4, #8]
 800339a:	2d00      	cmp	r5, #0
 800339c:	bfa2      	ittt	ge
 800339e:	6821      	ldrge	r1, [r4, #0]
 80033a0:	f021 0104 	bicge.w	r1, r1, #4
 80033a4:	6021      	strge	r1, [r4, #0]
 80033a6:	b90e      	cbnz	r6, 80033ac <_printf_i+0x118>
 80033a8:	2d00      	cmp	r5, #0
 80033aa:	d04d      	beq.n	8003448 <_printf_i+0x1b4>
 80033ac:	4615      	mov	r5, r2
 80033ae:	fbb6 f1f3 	udiv	r1, r6, r3
 80033b2:	fb03 6711 	mls	r7, r3, r1, r6
 80033b6:	5dc7      	ldrb	r7, [r0, r7]
 80033b8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80033bc:	4637      	mov	r7, r6
 80033be:	42bb      	cmp	r3, r7
 80033c0:	460e      	mov	r6, r1
 80033c2:	d9f4      	bls.n	80033ae <_printf_i+0x11a>
 80033c4:	2b08      	cmp	r3, #8
 80033c6:	d10b      	bne.n	80033e0 <_printf_i+0x14c>
 80033c8:	6823      	ldr	r3, [r4, #0]
 80033ca:	07de      	lsls	r6, r3, #31
 80033cc:	d508      	bpl.n	80033e0 <_printf_i+0x14c>
 80033ce:	6923      	ldr	r3, [r4, #16]
 80033d0:	6861      	ldr	r1, [r4, #4]
 80033d2:	4299      	cmp	r1, r3
 80033d4:	bfde      	ittt	le
 80033d6:	2330      	movle	r3, #48	; 0x30
 80033d8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80033dc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80033e0:	1b52      	subs	r2, r2, r5
 80033e2:	6122      	str	r2, [r4, #16]
 80033e4:	f8cd a000 	str.w	sl, [sp]
 80033e8:	464b      	mov	r3, r9
 80033ea:	aa03      	add	r2, sp, #12
 80033ec:	4621      	mov	r1, r4
 80033ee:	4640      	mov	r0, r8
 80033f0:	f7ff fee2 	bl	80031b8 <_printf_common>
 80033f4:	3001      	adds	r0, #1
 80033f6:	d14c      	bne.n	8003492 <_printf_i+0x1fe>
 80033f8:	f04f 30ff 	mov.w	r0, #4294967295
 80033fc:	b004      	add	sp, #16
 80033fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003402:	4835      	ldr	r0, [pc, #212]	; (80034d8 <_printf_i+0x244>)
 8003404:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003408:	6829      	ldr	r1, [r5, #0]
 800340a:	6823      	ldr	r3, [r4, #0]
 800340c:	f851 6b04 	ldr.w	r6, [r1], #4
 8003410:	6029      	str	r1, [r5, #0]
 8003412:	061d      	lsls	r5, r3, #24
 8003414:	d514      	bpl.n	8003440 <_printf_i+0x1ac>
 8003416:	07df      	lsls	r7, r3, #31
 8003418:	bf44      	itt	mi
 800341a:	f043 0320 	orrmi.w	r3, r3, #32
 800341e:	6023      	strmi	r3, [r4, #0]
 8003420:	b91e      	cbnz	r6, 800342a <_printf_i+0x196>
 8003422:	6823      	ldr	r3, [r4, #0]
 8003424:	f023 0320 	bic.w	r3, r3, #32
 8003428:	6023      	str	r3, [r4, #0]
 800342a:	2310      	movs	r3, #16
 800342c:	e7b0      	b.n	8003390 <_printf_i+0xfc>
 800342e:	6823      	ldr	r3, [r4, #0]
 8003430:	f043 0320 	orr.w	r3, r3, #32
 8003434:	6023      	str	r3, [r4, #0]
 8003436:	2378      	movs	r3, #120	; 0x78
 8003438:	4828      	ldr	r0, [pc, #160]	; (80034dc <_printf_i+0x248>)
 800343a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800343e:	e7e3      	b.n	8003408 <_printf_i+0x174>
 8003440:	0659      	lsls	r1, r3, #25
 8003442:	bf48      	it	mi
 8003444:	b2b6      	uxthmi	r6, r6
 8003446:	e7e6      	b.n	8003416 <_printf_i+0x182>
 8003448:	4615      	mov	r5, r2
 800344a:	e7bb      	b.n	80033c4 <_printf_i+0x130>
 800344c:	682b      	ldr	r3, [r5, #0]
 800344e:	6826      	ldr	r6, [r4, #0]
 8003450:	6961      	ldr	r1, [r4, #20]
 8003452:	1d18      	adds	r0, r3, #4
 8003454:	6028      	str	r0, [r5, #0]
 8003456:	0635      	lsls	r5, r6, #24
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	d501      	bpl.n	8003460 <_printf_i+0x1cc>
 800345c:	6019      	str	r1, [r3, #0]
 800345e:	e002      	b.n	8003466 <_printf_i+0x1d2>
 8003460:	0670      	lsls	r0, r6, #25
 8003462:	d5fb      	bpl.n	800345c <_printf_i+0x1c8>
 8003464:	8019      	strh	r1, [r3, #0]
 8003466:	2300      	movs	r3, #0
 8003468:	6123      	str	r3, [r4, #16]
 800346a:	4615      	mov	r5, r2
 800346c:	e7ba      	b.n	80033e4 <_printf_i+0x150>
 800346e:	682b      	ldr	r3, [r5, #0]
 8003470:	1d1a      	adds	r2, r3, #4
 8003472:	602a      	str	r2, [r5, #0]
 8003474:	681d      	ldr	r5, [r3, #0]
 8003476:	6862      	ldr	r2, [r4, #4]
 8003478:	2100      	movs	r1, #0
 800347a:	4628      	mov	r0, r5
 800347c:	f7fc fec8 	bl	8000210 <memchr>
 8003480:	b108      	cbz	r0, 8003486 <_printf_i+0x1f2>
 8003482:	1b40      	subs	r0, r0, r5
 8003484:	6060      	str	r0, [r4, #4]
 8003486:	6863      	ldr	r3, [r4, #4]
 8003488:	6123      	str	r3, [r4, #16]
 800348a:	2300      	movs	r3, #0
 800348c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003490:	e7a8      	b.n	80033e4 <_printf_i+0x150>
 8003492:	6923      	ldr	r3, [r4, #16]
 8003494:	462a      	mov	r2, r5
 8003496:	4649      	mov	r1, r9
 8003498:	4640      	mov	r0, r8
 800349a:	47d0      	blx	sl
 800349c:	3001      	adds	r0, #1
 800349e:	d0ab      	beq.n	80033f8 <_printf_i+0x164>
 80034a0:	6823      	ldr	r3, [r4, #0]
 80034a2:	079b      	lsls	r3, r3, #30
 80034a4:	d413      	bmi.n	80034ce <_printf_i+0x23a>
 80034a6:	68e0      	ldr	r0, [r4, #12]
 80034a8:	9b03      	ldr	r3, [sp, #12]
 80034aa:	4298      	cmp	r0, r3
 80034ac:	bfb8      	it	lt
 80034ae:	4618      	movlt	r0, r3
 80034b0:	e7a4      	b.n	80033fc <_printf_i+0x168>
 80034b2:	2301      	movs	r3, #1
 80034b4:	4632      	mov	r2, r6
 80034b6:	4649      	mov	r1, r9
 80034b8:	4640      	mov	r0, r8
 80034ba:	47d0      	blx	sl
 80034bc:	3001      	adds	r0, #1
 80034be:	d09b      	beq.n	80033f8 <_printf_i+0x164>
 80034c0:	3501      	adds	r5, #1
 80034c2:	68e3      	ldr	r3, [r4, #12]
 80034c4:	9903      	ldr	r1, [sp, #12]
 80034c6:	1a5b      	subs	r3, r3, r1
 80034c8:	42ab      	cmp	r3, r5
 80034ca:	dcf2      	bgt.n	80034b2 <_printf_i+0x21e>
 80034cc:	e7eb      	b.n	80034a6 <_printf_i+0x212>
 80034ce:	2500      	movs	r5, #0
 80034d0:	f104 0619 	add.w	r6, r4, #25
 80034d4:	e7f5      	b.n	80034c2 <_printf_i+0x22e>
 80034d6:	bf00      	nop
 80034d8:	08003b85 	.word	0x08003b85
 80034dc:	08003b96 	.word	0x08003b96

080034e0 <_sbrk_r>:
 80034e0:	b538      	push	{r3, r4, r5, lr}
 80034e2:	4d06      	ldr	r5, [pc, #24]	; (80034fc <_sbrk_r+0x1c>)
 80034e4:	2300      	movs	r3, #0
 80034e6:	4604      	mov	r4, r0
 80034e8:	4608      	mov	r0, r1
 80034ea:	602b      	str	r3, [r5, #0]
 80034ec:	f7fd fbc8 	bl	8000c80 <_sbrk>
 80034f0:	1c43      	adds	r3, r0, #1
 80034f2:	d102      	bne.n	80034fa <_sbrk_r+0x1a>
 80034f4:	682b      	ldr	r3, [r5, #0]
 80034f6:	b103      	cbz	r3, 80034fa <_sbrk_r+0x1a>
 80034f8:	6023      	str	r3, [r4, #0]
 80034fa:	bd38      	pop	{r3, r4, r5, pc}
 80034fc:	200001a4 	.word	0x200001a4

08003500 <__sread>:
 8003500:	b510      	push	{r4, lr}
 8003502:	460c      	mov	r4, r1
 8003504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003508:	f000 fab2 	bl	8003a70 <_read_r>
 800350c:	2800      	cmp	r0, #0
 800350e:	bfab      	itete	ge
 8003510:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003512:	89a3      	ldrhlt	r3, [r4, #12]
 8003514:	181b      	addge	r3, r3, r0
 8003516:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800351a:	bfac      	ite	ge
 800351c:	6563      	strge	r3, [r4, #84]	; 0x54
 800351e:	81a3      	strhlt	r3, [r4, #12]
 8003520:	bd10      	pop	{r4, pc}

08003522 <__swrite>:
 8003522:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003526:	461f      	mov	r7, r3
 8003528:	898b      	ldrh	r3, [r1, #12]
 800352a:	05db      	lsls	r3, r3, #23
 800352c:	4605      	mov	r5, r0
 800352e:	460c      	mov	r4, r1
 8003530:	4616      	mov	r6, r2
 8003532:	d505      	bpl.n	8003540 <__swrite+0x1e>
 8003534:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003538:	2302      	movs	r3, #2
 800353a:	2200      	movs	r2, #0
 800353c:	f000 f9c8 	bl	80038d0 <_lseek_r>
 8003540:	89a3      	ldrh	r3, [r4, #12]
 8003542:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003546:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800354a:	81a3      	strh	r3, [r4, #12]
 800354c:	4632      	mov	r2, r6
 800354e:	463b      	mov	r3, r7
 8003550:	4628      	mov	r0, r5
 8003552:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003556:	f000 b869 	b.w	800362c <_write_r>

0800355a <__sseek>:
 800355a:	b510      	push	{r4, lr}
 800355c:	460c      	mov	r4, r1
 800355e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003562:	f000 f9b5 	bl	80038d0 <_lseek_r>
 8003566:	1c43      	adds	r3, r0, #1
 8003568:	89a3      	ldrh	r3, [r4, #12]
 800356a:	bf15      	itete	ne
 800356c:	6560      	strne	r0, [r4, #84]	; 0x54
 800356e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003572:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003576:	81a3      	strheq	r3, [r4, #12]
 8003578:	bf18      	it	ne
 800357a:	81a3      	strhne	r3, [r4, #12]
 800357c:	bd10      	pop	{r4, pc}

0800357e <__sclose>:
 800357e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003582:	f000 b8d3 	b.w	800372c <_close_r>
	...

08003588 <__swbuf_r>:
 8003588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800358a:	460e      	mov	r6, r1
 800358c:	4614      	mov	r4, r2
 800358e:	4605      	mov	r5, r0
 8003590:	b118      	cbz	r0, 800359a <__swbuf_r+0x12>
 8003592:	6983      	ldr	r3, [r0, #24]
 8003594:	b90b      	cbnz	r3, 800359a <__swbuf_r+0x12>
 8003596:	f7ff fb81 	bl	8002c9c <__sinit>
 800359a:	4b21      	ldr	r3, [pc, #132]	; (8003620 <__swbuf_r+0x98>)
 800359c:	429c      	cmp	r4, r3
 800359e:	d12b      	bne.n	80035f8 <__swbuf_r+0x70>
 80035a0:	686c      	ldr	r4, [r5, #4]
 80035a2:	69a3      	ldr	r3, [r4, #24]
 80035a4:	60a3      	str	r3, [r4, #8]
 80035a6:	89a3      	ldrh	r3, [r4, #12]
 80035a8:	071a      	lsls	r2, r3, #28
 80035aa:	d52f      	bpl.n	800360c <__swbuf_r+0x84>
 80035ac:	6923      	ldr	r3, [r4, #16]
 80035ae:	b36b      	cbz	r3, 800360c <__swbuf_r+0x84>
 80035b0:	6923      	ldr	r3, [r4, #16]
 80035b2:	6820      	ldr	r0, [r4, #0]
 80035b4:	1ac0      	subs	r0, r0, r3
 80035b6:	6963      	ldr	r3, [r4, #20]
 80035b8:	b2f6      	uxtb	r6, r6
 80035ba:	4283      	cmp	r3, r0
 80035bc:	4637      	mov	r7, r6
 80035be:	dc04      	bgt.n	80035ca <__swbuf_r+0x42>
 80035c0:	4621      	mov	r1, r4
 80035c2:	4628      	mov	r0, r5
 80035c4:	f000 f948 	bl	8003858 <_fflush_r>
 80035c8:	bb30      	cbnz	r0, 8003618 <__swbuf_r+0x90>
 80035ca:	68a3      	ldr	r3, [r4, #8]
 80035cc:	3b01      	subs	r3, #1
 80035ce:	60a3      	str	r3, [r4, #8]
 80035d0:	6823      	ldr	r3, [r4, #0]
 80035d2:	1c5a      	adds	r2, r3, #1
 80035d4:	6022      	str	r2, [r4, #0]
 80035d6:	701e      	strb	r6, [r3, #0]
 80035d8:	6963      	ldr	r3, [r4, #20]
 80035da:	3001      	adds	r0, #1
 80035dc:	4283      	cmp	r3, r0
 80035de:	d004      	beq.n	80035ea <__swbuf_r+0x62>
 80035e0:	89a3      	ldrh	r3, [r4, #12]
 80035e2:	07db      	lsls	r3, r3, #31
 80035e4:	d506      	bpl.n	80035f4 <__swbuf_r+0x6c>
 80035e6:	2e0a      	cmp	r6, #10
 80035e8:	d104      	bne.n	80035f4 <__swbuf_r+0x6c>
 80035ea:	4621      	mov	r1, r4
 80035ec:	4628      	mov	r0, r5
 80035ee:	f000 f933 	bl	8003858 <_fflush_r>
 80035f2:	b988      	cbnz	r0, 8003618 <__swbuf_r+0x90>
 80035f4:	4638      	mov	r0, r7
 80035f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035f8:	4b0a      	ldr	r3, [pc, #40]	; (8003624 <__swbuf_r+0x9c>)
 80035fa:	429c      	cmp	r4, r3
 80035fc:	d101      	bne.n	8003602 <__swbuf_r+0x7a>
 80035fe:	68ac      	ldr	r4, [r5, #8]
 8003600:	e7cf      	b.n	80035a2 <__swbuf_r+0x1a>
 8003602:	4b09      	ldr	r3, [pc, #36]	; (8003628 <__swbuf_r+0xa0>)
 8003604:	429c      	cmp	r4, r3
 8003606:	bf08      	it	eq
 8003608:	68ec      	ldreq	r4, [r5, #12]
 800360a:	e7ca      	b.n	80035a2 <__swbuf_r+0x1a>
 800360c:	4621      	mov	r1, r4
 800360e:	4628      	mov	r0, r5
 8003610:	f000 f81e 	bl	8003650 <__swsetup_r>
 8003614:	2800      	cmp	r0, #0
 8003616:	d0cb      	beq.n	80035b0 <__swbuf_r+0x28>
 8003618:	f04f 37ff 	mov.w	r7, #4294967295
 800361c:	e7ea      	b.n	80035f4 <__swbuf_r+0x6c>
 800361e:	bf00      	nop
 8003620:	08003b34 	.word	0x08003b34
 8003624:	08003b54 	.word	0x08003b54
 8003628:	08003b14 	.word	0x08003b14

0800362c <_write_r>:
 800362c:	b538      	push	{r3, r4, r5, lr}
 800362e:	4d07      	ldr	r5, [pc, #28]	; (800364c <_write_r+0x20>)
 8003630:	4604      	mov	r4, r0
 8003632:	4608      	mov	r0, r1
 8003634:	4611      	mov	r1, r2
 8003636:	2200      	movs	r2, #0
 8003638:	602a      	str	r2, [r5, #0]
 800363a:	461a      	mov	r2, r3
 800363c:	f7fd facf 	bl	8000bde <_write>
 8003640:	1c43      	adds	r3, r0, #1
 8003642:	d102      	bne.n	800364a <_write_r+0x1e>
 8003644:	682b      	ldr	r3, [r5, #0]
 8003646:	b103      	cbz	r3, 800364a <_write_r+0x1e>
 8003648:	6023      	str	r3, [r4, #0]
 800364a:	bd38      	pop	{r3, r4, r5, pc}
 800364c:	200001a4 	.word	0x200001a4

08003650 <__swsetup_r>:
 8003650:	4b32      	ldr	r3, [pc, #200]	; (800371c <__swsetup_r+0xcc>)
 8003652:	b570      	push	{r4, r5, r6, lr}
 8003654:	681d      	ldr	r5, [r3, #0]
 8003656:	4606      	mov	r6, r0
 8003658:	460c      	mov	r4, r1
 800365a:	b125      	cbz	r5, 8003666 <__swsetup_r+0x16>
 800365c:	69ab      	ldr	r3, [r5, #24]
 800365e:	b913      	cbnz	r3, 8003666 <__swsetup_r+0x16>
 8003660:	4628      	mov	r0, r5
 8003662:	f7ff fb1b 	bl	8002c9c <__sinit>
 8003666:	4b2e      	ldr	r3, [pc, #184]	; (8003720 <__swsetup_r+0xd0>)
 8003668:	429c      	cmp	r4, r3
 800366a:	d10f      	bne.n	800368c <__swsetup_r+0x3c>
 800366c:	686c      	ldr	r4, [r5, #4]
 800366e:	89a3      	ldrh	r3, [r4, #12]
 8003670:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003674:	0719      	lsls	r1, r3, #28
 8003676:	d42c      	bmi.n	80036d2 <__swsetup_r+0x82>
 8003678:	06dd      	lsls	r5, r3, #27
 800367a:	d411      	bmi.n	80036a0 <__swsetup_r+0x50>
 800367c:	2309      	movs	r3, #9
 800367e:	6033      	str	r3, [r6, #0]
 8003680:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003684:	81a3      	strh	r3, [r4, #12]
 8003686:	f04f 30ff 	mov.w	r0, #4294967295
 800368a:	e03e      	b.n	800370a <__swsetup_r+0xba>
 800368c:	4b25      	ldr	r3, [pc, #148]	; (8003724 <__swsetup_r+0xd4>)
 800368e:	429c      	cmp	r4, r3
 8003690:	d101      	bne.n	8003696 <__swsetup_r+0x46>
 8003692:	68ac      	ldr	r4, [r5, #8]
 8003694:	e7eb      	b.n	800366e <__swsetup_r+0x1e>
 8003696:	4b24      	ldr	r3, [pc, #144]	; (8003728 <__swsetup_r+0xd8>)
 8003698:	429c      	cmp	r4, r3
 800369a:	bf08      	it	eq
 800369c:	68ec      	ldreq	r4, [r5, #12]
 800369e:	e7e6      	b.n	800366e <__swsetup_r+0x1e>
 80036a0:	0758      	lsls	r0, r3, #29
 80036a2:	d512      	bpl.n	80036ca <__swsetup_r+0x7a>
 80036a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80036a6:	b141      	cbz	r1, 80036ba <__swsetup_r+0x6a>
 80036a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80036ac:	4299      	cmp	r1, r3
 80036ae:	d002      	beq.n	80036b6 <__swsetup_r+0x66>
 80036b0:	4630      	mov	r0, r6
 80036b2:	f000 f991 	bl	80039d8 <_free_r>
 80036b6:	2300      	movs	r3, #0
 80036b8:	6363      	str	r3, [r4, #52]	; 0x34
 80036ba:	89a3      	ldrh	r3, [r4, #12]
 80036bc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80036c0:	81a3      	strh	r3, [r4, #12]
 80036c2:	2300      	movs	r3, #0
 80036c4:	6063      	str	r3, [r4, #4]
 80036c6:	6923      	ldr	r3, [r4, #16]
 80036c8:	6023      	str	r3, [r4, #0]
 80036ca:	89a3      	ldrh	r3, [r4, #12]
 80036cc:	f043 0308 	orr.w	r3, r3, #8
 80036d0:	81a3      	strh	r3, [r4, #12]
 80036d2:	6923      	ldr	r3, [r4, #16]
 80036d4:	b94b      	cbnz	r3, 80036ea <__swsetup_r+0x9a>
 80036d6:	89a3      	ldrh	r3, [r4, #12]
 80036d8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80036dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80036e0:	d003      	beq.n	80036ea <__swsetup_r+0x9a>
 80036e2:	4621      	mov	r1, r4
 80036e4:	4630      	mov	r0, r6
 80036e6:	f000 f92b 	bl	8003940 <__smakebuf_r>
 80036ea:	89a0      	ldrh	r0, [r4, #12]
 80036ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80036f0:	f010 0301 	ands.w	r3, r0, #1
 80036f4:	d00a      	beq.n	800370c <__swsetup_r+0xbc>
 80036f6:	2300      	movs	r3, #0
 80036f8:	60a3      	str	r3, [r4, #8]
 80036fa:	6963      	ldr	r3, [r4, #20]
 80036fc:	425b      	negs	r3, r3
 80036fe:	61a3      	str	r3, [r4, #24]
 8003700:	6923      	ldr	r3, [r4, #16]
 8003702:	b943      	cbnz	r3, 8003716 <__swsetup_r+0xc6>
 8003704:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003708:	d1ba      	bne.n	8003680 <__swsetup_r+0x30>
 800370a:	bd70      	pop	{r4, r5, r6, pc}
 800370c:	0781      	lsls	r1, r0, #30
 800370e:	bf58      	it	pl
 8003710:	6963      	ldrpl	r3, [r4, #20]
 8003712:	60a3      	str	r3, [r4, #8]
 8003714:	e7f4      	b.n	8003700 <__swsetup_r+0xb0>
 8003716:	2000      	movs	r0, #0
 8003718:	e7f7      	b.n	800370a <__swsetup_r+0xba>
 800371a:	bf00      	nop
 800371c:	2000000c 	.word	0x2000000c
 8003720:	08003b34 	.word	0x08003b34
 8003724:	08003b54 	.word	0x08003b54
 8003728:	08003b14 	.word	0x08003b14

0800372c <_close_r>:
 800372c:	b538      	push	{r3, r4, r5, lr}
 800372e:	4d06      	ldr	r5, [pc, #24]	; (8003748 <_close_r+0x1c>)
 8003730:	2300      	movs	r3, #0
 8003732:	4604      	mov	r4, r0
 8003734:	4608      	mov	r0, r1
 8003736:	602b      	str	r3, [r5, #0]
 8003738:	f7fd fa6d 	bl	8000c16 <_close>
 800373c:	1c43      	adds	r3, r0, #1
 800373e:	d102      	bne.n	8003746 <_close_r+0x1a>
 8003740:	682b      	ldr	r3, [r5, #0]
 8003742:	b103      	cbz	r3, 8003746 <_close_r+0x1a>
 8003744:	6023      	str	r3, [r4, #0]
 8003746:	bd38      	pop	{r3, r4, r5, pc}
 8003748:	200001a4 	.word	0x200001a4

0800374c <__sflush_r>:
 800374c:	898a      	ldrh	r2, [r1, #12]
 800374e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003752:	4605      	mov	r5, r0
 8003754:	0710      	lsls	r0, r2, #28
 8003756:	460c      	mov	r4, r1
 8003758:	d458      	bmi.n	800380c <__sflush_r+0xc0>
 800375a:	684b      	ldr	r3, [r1, #4]
 800375c:	2b00      	cmp	r3, #0
 800375e:	dc05      	bgt.n	800376c <__sflush_r+0x20>
 8003760:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003762:	2b00      	cmp	r3, #0
 8003764:	dc02      	bgt.n	800376c <__sflush_r+0x20>
 8003766:	2000      	movs	r0, #0
 8003768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800376c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800376e:	2e00      	cmp	r6, #0
 8003770:	d0f9      	beq.n	8003766 <__sflush_r+0x1a>
 8003772:	2300      	movs	r3, #0
 8003774:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003778:	682f      	ldr	r7, [r5, #0]
 800377a:	602b      	str	r3, [r5, #0]
 800377c:	d032      	beq.n	80037e4 <__sflush_r+0x98>
 800377e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003780:	89a3      	ldrh	r3, [r4, #12]
 8003782:	075a      	lsls	r2, r3, #29
 8003784:	d505      	bpl.n	8003792 <__sflush_r+0x46>
 8003786:	6863      	ldr	r3, [r4, #4]
 8003788:	1ac0      	subs	r0, r0, r3
 800378a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800378c:	b10b      	cbz	r3, 8003792 <__sflush_r+0x46>
 800378e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003790:	1ac0      	subs	r0, r0, r3
 8003792:	2300      	movs	r3, #0
 8003794:	4602      	mov	r2, r0
 8003796:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003798:	6a21      	ldr	r1, [r4, #32]
 800379a:	4628      	mov	r0, r5
 800379c:	47b0      	blx	r6
 800379e:	1c43      	adds	r3, r0, #1
 80037a0:	89a3      	ldrh	r3, [r4, #12]
 80037a2:	d106      	bne.n	80037b2 <__sflush_r+0x66>
 80037a4:	6829      	ldr	r1, [r5, #0]
 80037a6:	291d      	cmp	r1, #29
 80037a8:	d82c      	bhi.n	8003804 <__sflush_r+0xb8>
 80037aa:	4a2a      	ldr	r2, [pc, #168]	; (8003854 <__sflush_r+0x108>)
 80037ac:	40ca      	lsrs	r2, r1
 80037ae:	07d6      	lsls	r6, r2, #31
 80037b0:	d528      	bpl.n	8003804 <__sflush_r+0xb8>
 80037b2:	2200      	movs	r2, #0
 80037b4:	6062      	str	r2, [r4, #4]
 80037b6:	04d9      	lsls	r1, r3, #19
 80037b8:	6922      	ldr	r2, [r4, #16]
 80037ba:	6022      	str	r2, [r4, #0]
 80037bc:	d504      	bpl.n	80037c8 <__sflush_r+0x7c>
 80037be:	1c42      	adds	r2, r0, #1
 80037c0:	d101      	bne.n	80037c6 <__sflush_r+0x7a>
 80037c2:	682b      	ldr	r3, [r5, #0]
 80037c4:	b903      	cbnz	r3, 80037c8 <__sflush_r+0x7c>
 80037c6:	6560      	str	r0, [r4, #84]	; 0x54
 80037c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80037ca:	602f      	str	r7, [r5, #0]
 80037cc:	2900      	cmp	r1, #0
 80037ce:	d0ca      	beq.n	8003766 <__sflush_r+0x1a>
 80037d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80037d4:	4299      	cmp	r1, r3
 80037d6:	d002      	beq.n	80037de <__sflush_r+0x92>
 80037d8:	4628      	mov	r0, r5
 80037da:	f000 f8fd 	bl	80039d8 <_free_r>
 80037de:	2000      	movs	r0, #0
 80037e0:	6360      	str	r0, [r4, #52]	; 0x34
 80037e2:	e7c1      	b.n	8003768 <__sflush_r+0x1c>
 80037e4:	6a21      	ldr	r1, [r4, #32]
 80037e6:	2301      	movs	r3, #1
 80037e8:	4628      	mov	r0, r5
 80037ea:	47b0      	blx	r6
 80037ec:	1c41      	adds	r1, r0, #1
 80037ee:	d1c7      	bne.n	8003780 <__sflush_r+0x34>
 80037f0:	682b      	ldr	r3, [r5, #0]
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d0c4      	beq.n	8003780 <__sflush_r+0x34>
 80037f6:	2b1d      	cmp	r3, #29
 80037f8:	d001      	beq.n	80037fe <__sflush_r+0xb2>
 80037fa:	2b16      	cmp	r3, #22
 80037fc:	d101      	bne.n	8003802 <__sflush_r+0xb6>
 80037fe:	602f      	str	r7, [r5, #0]
 8003800:	e7b1      	b.n	8003766 <__sflush_r+0x1a>
 8003802:	89a3      	ldrh	r3, [r4, #12]
 8003804:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003808:	81a3      	strh	r3, [r4, #12]
 800380a:	e7ad      	b.n	8003768 <__sflush_r+0x1c>
 800380c:	690f      	ldr	r7, [r1, #16]
 800380e:	2f00      	cmp	r7, #0
 8003810:	d0a9      	beq.n	8003766 <__sflush_r+0x1a>
 8003812:	0793      	lsls	r3, r2, #30
 8003814:	680e      	ldr	r6, [r1, #0]
 8003816:	bf08      	it	eq
 8003818:	694b      	ldreq	r3, [r1, #20]
 800381a:	600f      	str	r7, [r1, #0]
 800381c:	bf18      	it	ne
 800381e:	2300      	movne	r3, #0
 8003820:	eba6 0807 	sub.w	r8, r6, r7
 8003824:	608b      	str	r3, [r1, #8]
 8003826:	f1b8 0f00 	cmp.w	r8, #0
 800382a:	dd9c      	ble.n	8003766 <__sflush_r+0x1a>
 800382c:	6a21      	ldr	r1, [r4, #32]
 800382e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003830:	4643      	mov	r3, r8
 8003832:	463a      	mov	r2, r7
 8003834:	4628      	mov	r0, r5
 8003836:	47b0      	blx	r6
 8003838:	2800      	cmp	r0, #0
 800383a:	dc06      	bgt.n	800384a <__sflush_r+0xfe>
 800383c:	89a3      	ldrh	r3, [r4, #12]
 800383e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003842:	81a3      	strh	r3, [r4, #12]
 8003844:	f04f 30ff 	mov.w	r0, #4294967295
 8003848:	e78e      	b.n	8003768 <__sflush_r+0x1c>
 800384a:	4407      	add	r7, r0
 800384c:	eba8 0800 	sub.w	r8, r8, r0
 8003850:	e7e9      	b.n	8003826 <__sflush_r+0xda>
 8003852:	bf00      	nop
 8003854:	20400001 	.word	0x20400001

08003858 <_fflush_r>:
 8003858:	b538      	push	{r3, r4, r5, lr}
 800385a:	690b      	ldr	r3, [r1, #16]
 800385c:	4605      	mov	r5, r0
 800385e:	460c      	mov	r4, r1
 8003860:	b913      	cbnz	r3, 8003868 <_fflush_r+0x10>
 8003862:	2500      	movs	r5, #0
 8003864:	4628      	mov	r0, r5
 8003866:	bd38      	pop	{r3, r4, r5, pc}
 8003868:	b118      	cbz	r0, 8003872 <_fflush_r+0x1a>
 800386a:	6983      	ldr	r3, [r0, #24]
 800386c:	b90b      	cbnz	r3, 8003872 <_fflush_r+0x1a>
 800386e:	f7ff fa15 	bl	8002c9c <__sinit>
 8003872:	4b14      	ldr	r3, [pc, #80]	; (80038c4 <_fflush_r+0x6c>)
 8003874:	429c      	cmp	r4, r3
 8003876:	d11b      	bne.n	80038b0 <_fflush_r+0x58>
 8003878:	686c      	ldr	r4, [r5, #4]
 800387a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d0ef      	beq.n	8003862 <_fflush_r+0xa>
 8003882:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003884:	07d0      	lsls	r0, r2, #31
 8003886:	d404      	bmi.n	8003892 <_fflush_r+0x3a>
 8003888:	0599      	lsls	r1, r3, #22
 800388a:	d402      	bmi.n	8003892 <_fflush_r+0x3a>
 800388c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800388e:	f7ff faa3 	bl	8002dd8 <__retarget_lock_acquire_recursive>
 8003892:	4628      	mov	r0, r5
 8003894:	4621      	mov	r1, r4
 8003896:	f7ff ff59 	bl	800374c <__sflush_r>
 800389a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800389c:	07da      	lsls	r2, r3, #31
 800389e:	4605      	mov	r5, r0
 80038a0:	d4e0      	bmi.n	8003864 <_fflush_r+0xc>
 80038a2:	89a3      	ldrh	r3, [r4, #12]
 80038a4:	059b      	lsls	r3, r3, #22
 80038a6:	d4dd      	bmi.n	8003864 <_fflush_r+0xc>
 80038a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80038aa:	f7ff fa96 	bl	8002dda <__retarget_lock_release_recursive>
 80038ae:	e7d9      	b.n	8003864 <_fflush_r+0xc>
 80038b0:	4b05      	ldr	r3, [pc, #20]	; (80038c8 <_fflush_r+0x70>)
 80038b2:	429c      	cmp	r4, r3
 80038b4:	d101      	bne.n	80038ba <_fflush_r+0x62>
 80038b6:	68ac      	ldr	r4, [r5, #8]
 80038b8:	e7df      	b.n	800387a <_fflush_r+0x22>
 80038ba:	4b04      	ldr	r3, [pc, #16]	; (80038cc <_fflush_r+0x74>)
 80038bc:	429c      	cmp	r4, r3
 80038be:	bf08      	it	eq
 80038c0:	68ec      	ldreq	r4, [r5, #12]
 80038c2:	e7da      	b.n	800387a <_fflush_r+0x22>
 80038c4:	08003b34 	.word	0x08003b34
 80038c8:	08003b54 	.word	0x08003b54
 80038cc:	08003b14 	.word	0x08003b14

080038d0 <_lseek_r>:
 80038d0:	b538      	push	{r3, r4, r5, lr}
 80038d2:	4d07      	ldr	r5, [pc, #28]	; (80038f0 <_lseek_r+0x20>)
 80038d4:	4604      	mov	r4, r0
 80038d6:	4608      	mov	r0, r1
 80038d8:	4611      	mov	r1, r2
 80038da:	2200      	movs	r2, #0
 80038dc:	602a      	str	r2, [r5, #0]
 80038de:	461a      	mov	r2, r3
 80038e0:	f7fd f9c0 	bl	8000c64 <_lseek>
 80038e4:	1c43      	adds	r3, r0, #1
 80038e6:	d102      	bne.n	80038ee <_lseek_r+0x1e>
 80038e8:	682b      	ldr	r3, [r5, #0]
 80038ea:	b103      	cbz	r3, 80038ee <_lseek_r+0x1e>
 80038ec:	6023      	str	r3, [r4, #0]
 80038ee:	bd38      	pop	{r3, r4, r5, pc}
 80038f0:	200001a4 	.word	0x200001a4

080038f4 <__swhatbuf_r>:
 80038f4:	b570      	push	{r4, r5, r6, lr}
 80038f6:	460e      	mov	r6, r1
 80038f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038fc:	2900      	cmp	r1, #0
 80038fe:	b096      	sub	sp, #88	; 0x58
 8003900:	4614      	mov	r4, r2
 8003902:	461d      	mov	r5, r3
 8003904:	da08      	bge.n	8003918 <__swhatbuf_r+0x24>
 8003906:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800390a:	2200      	movs	r2, #0
 800390c:	602a      	str	r2, [r5, #0]
 800390e:	061a      	lsls	r2, r3, #24
 8003910:	d410      	bmi.n	8003934 <__swhatbuf_r+0x40>
 8003912:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003916:	e00e      	b.n	8003936 <__swhatbuf_r+0x42>
 8003918:	466a      	mov	r2, sp
 800391a:	f000 f8bb 	bl	8003a94 <_fstat_r>
 800391e:	2800      	cmp	r0, #0
 8003920:	dbf1      	blt.n	8003906 <__swhatbuf_r+0x12>
 8003922:	9a01      	ldr	r2, [sp, #4]
 8003924:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003928:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800392c:	425a      	negs	r2, r3
 800392e:	415a      	adcs	r2, r3
 8003930:	602a      	str	r2, [r5, #0]
 8003932:	e7ee      	b.n	8003912 <__swhatbuf_r+0x1e>
 8003934:	2340      	movs	r3, #64	; 0x40
 8003936:	2000      	movs	r0, #0
 8003938:	6023      	str	r3, [r4, #0]
 800393a:	b016      	add	sp, #88	; 0x58
 800393c:	bd70      	pop	{r4, r5, r6, pc}
	...

08003940 <__smakebuf_r>:
 8003940:	898b      	ldrh	r3, [r1, #12]
 8003942:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003944:	079d      	lsls	r5, r3, #30
 8003946:	4606      	mov	r6, r0
 8003948:	460c      	mov	r4, r1
 800394a:	d507      	bpl.n	800395c <__smakebuf_r+0x1c>
 800394c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003950:	6023      	str	r3, [r4, #0]
 8003952:	6123      	str	r3, [r4, #16]
 8003954:	2301      	movs	r3, #1
 8003956:	6163      	str	r3, [r4, #20]
 8003958:	b002      	add	sp, #8
 800395a:	bd70      	pop	{r4, r5, r6, pc}
 800395c:	ab01      	add	r3, sp, #4
 800395e:	466a      	mov	r2, sp
 8003960:	f7ff ffc8 	bl	80038f4 <__swhatbuf_r>
 8003964:	9900      	ldr	r1, [sp, #0]
 8003966:	4605      	mov	r5, r0
 8003968:	4630      	mov	r0, r6
 800396a:	f7ff fa57 	bl	8002e1c <_malloc_r>
 800396e:	b948      	cbnz	r0, 8003984 <__smakebuf_r+0x44>
 8003970:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003974:	059a      	lsls	r2, r3, #22
 8003976:	d4ef      	bmi.n	8003958 <__smakebuf_r+0x18>
 8003978:	f023 0303 	bic.w	r3, r3, #3
 800397c:	f043 0302 	orr.w	r3, r3, #2
 8003980:	81a3      	strh	r3, [r4, #12]
 8003982:	e7e3      	b.n	800394c <__smakebuf_r+0xc>
 8003984:	4b0d      	ldr	r3, [pc, #52]	; (80039bc <__smakebuf_r+0x7c>)
 8003986:	62b3      	str	r3, [r6, #40]	; 0x28
 8003988:	89a3      	ldrh	r3, [r4, #12]
 800398a:	6020      	str	r0, [r4, #0]
 800398c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003990:	81a3      	strh	r3, [r4, #12]
 8003992:	9b00      	ldr	r3, [sp, #0]
 8003994:	6163      	str	r3, [r4, #20]
 8003996:	9b01      	ldr	r3, [sp, #4]
 8003998:	6120      	str	r0, [r4, #16]
 800399a:	b15b      	cbz	r3, 80039b4 <__smakebuf_r+0x74>
 800399c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80039a0:	4630      	mov	r0, r6
 80039a2:	f000 f889 	bl	8003ab8 <_isatty_r>
 80039a6:	b128      	cbz	r0, 80039b4 <__smakebuf_r+0x74>
 80039a8:	89a3      	ldrh	r3, [r4, #12]
 80039aa:	f023 0303 	bic.w	r3, r3, #3
 80039ae:	f043 0301 	orr.w	r3, r3, #1
 80039b2:	81a3      	strh	r3, [r4, #12]
 80039b4:	89a0      	ldrh	r0, [r4, #12]
 80039b6:	4305      	orrs	r5, r0
 80039b8:	81a5      	strh	r5, [r4, #12]
 80039ba:	e7cd      	b.n	8003958 <__smakebuf_r+0x18>
 80039bc:	08002c35 	.word	0x08002c35

080039c0 <__malloc_lock>:
 80039c0:	4801      	ldr	r0, [pc, #4]	; (80039c8 <__malloc_lock+0x8>)
 80039c2:	f7ff ba09 	b.w	8002dd8 <__retarget_lock_acquire_recursive>
 80039c6:	bf00      	nop
 80039c8:	20000198 	.word	0x20000198

080039cc <__malloc_unlock>:
 80039cc:	4801      	ldr	r0, [pc, #4]	; (80039d4 <__malloc_unlock+0x8>)
 80039ce:	f7ff ba04 	b.w	8002dda <__retarget_lock_release_recursive>
 80039d2:	bf00      	nop
 80039d4:	20000198 	.word	0x20000198

080039d8 <_free_r>:
 80039d8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80039da:	2900      	cmp	r1, #0
 80039dc:	d044      	beq.n	8003a68 <_free_r+0x90>
 80039de:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80039e2:	9001      	str	r0, [sp, #4]
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	f1a1 0404 	sub.w	r4, r1, #4
 80039ea:	bfb8      	it	lt
 80039ec:	18e4      	addlt	r4, r4, r3
 80039ee:	f7ff ffe7 	bl	80039c0 <__malloc_lock>
 80039f2:	4a1e      	ldr	r2, [pc, #120]	; (8003a6c <_free_r+0x94>)
 80039f4:	9801      	ldr	r0, [sp, #4]
 80039f6:	6813      	ldr	r3, [r2, #0]
 80039f8:	b933      	cbnz	r3, 8003a08 <_free_r+0x30>
 80039fa:	6063      	str	r3, [r4, #4]
 80039fc:	6014      	str	r4, [r2, #0]
 80039fe:	b003      	add	sp, #12
 8003a00:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003a04:	f7ff bfe2 	b.w	80039cc <__malloc_unlock>
 8003a08:	42a3      	cmp	r3, r4
 8003a0a:	d908      	bls.n	8003a1e <_free_r+0x46>
 8003a0c:	6825      	ldr	r5, [r4, #0]
 8003a0e:	1961      	adds	r1, r4, r5
 8003a10:	428b      	cmp	r3, r1
 8003a12:	bf01      	itttt	eq
 8003a14:	6819      	ldreq	r1, [r3, #0]
 8003a16:	685b      	ldreq	r3, [r3, #4]
 8003a18:	1949      	addeq	r1, r1, r5
 8003a1a:	6021      	streq	r1, [r4, #0]
 8003a1c:	e7ed      	b.n	80039fa <_free_r+0x22>
 8003a1e:	461a      	mov	r2, r3
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	b10b      	cbz	r3, 8003a28 <_free_r+0x50>
 8003a24:	42a3      	cmp	r3, r4
 8003a26:	d9fa      	bls.n	8003a1e <_free_r+0x46>
 8003a28:	6811      	ldr	r1, [r2, #0]
 8003a2a:	1855      	adds	r5, r2, r1
 8003a2c:	42a5      	cmp	r5, r4
 8003a2e:	d10b      	bne.n	8003a48 <_free_r+0x70>
 8003a30:	6824      	ldr	r4, [r4, #0]
 8003a32:	4421      	add	r1, r4
 8003a34:	1854      	adds	r4, r2, r1
 8003a36:	42a3      	cmp	r3, r4
 8003a38:	6011      	str	r1, [r2, #0]
 8003a3a:	d1e0      	bne.n	80039fe <_free_r+0x26>
 8003a3c:	681c      	ldr	r4, [r3, #0]
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	6053      	str	r3, [r2, #4]
 8003a42:	4421      	add	r1, r4
 8003a44:	6011      	str	r1, [r2, #0]
 8003a46:	e7da      	b.n	80039fe <_free_r+0x26>
 8003a48:	d902      	bls.n	8003a50 <_free_r+0x78>
 8003a4a:	230c      	movs	r3, #12
 8003a4c:	6003      	str	r3, [r0, #0]
 8003a4e:	e7d6      	b.n	80039fe <_free_r+0x26>
 8003a50:	6825      	ldr	r5, [r4, #0]
 8003a52:	1961      	adds	r1, r4, r5
 8003a54:	428b      	cmp	r3, r1
 8003a56:	bf04      	itt	eq
 8003a58:	6819      	ldreq	r1, [r3, #0]
 8003a5a:	685b      	ldreq	r3, [r3, #4]
 8003a5c:	6063      	str	r3, [r4, #4]
 8003a5e:	bf04      	itt	eq
 8003a60:	1949      	addeq	r1, r1, r5
 8003a62:	6021      	streq	r1, [r4, #0]
 8003a64:	6054      	str	r4, [r2, #4]
 8003a66:	e7ca      	b.n	80039fe <_free_r+0x26>
 8003a68:	b003      	add	sp, #12
 8003a6a:	bd30      	pop	{r4, r5, pc}
 8003a6c:	2000019c 	.word	0x2000019c

08003a70 <_read_r>:
 8003a70:	b538      	push	{r3, r4, r5, lr}
 8003a72:	4d07      	ldr	r5, [pc, #28]	; (8003a90 <_read_r+0x20>)
 8003a74:	4604      	mov	r4, r0
 8003a76:	4608      	mov	r0, r1
 8003a78:	4611      	mov	r1, r2
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	602a      	str	r2, [r5, #0]
 8003a7e:	461a      	mov	r2, r3
 8003a80:	f7fd f890 	bl	8000ba4 <_read>
 8003a84:	1c43      	adds	r3, r0, #1
 8003a86:	d102      	bne.n	8003a8e <_read_r+0x1e>
 8003a88:	682b      	ldr	r3, [r5, #0]
 8003a8a:	b103      	cbz	r3, 8003a8e <_read_r+0x1e>
 8003a8c:	6023      	str	r3, [r4, #0]
 8003a8e:	bd38      	pop	{r3, r4, r5, pc}
 8003a90:	200001a4 	.word	0x200001a4

08003a94 <_fstat_r>:
 8003a94:	b538      	push	{r3, r4, r5, lr}
 8003a96:	4d07      	ldr	r5, [pc, #28]	; (8003ab4 <_fstat_r+0x20>)
 8003a98:	2300      	movs	r3, #0
 8003a9a:	4604      	mov	r4, r0
 8003a9c:	4608      	mov	r0, r1
 8003a9e:	4611      	mov	r1, r2
 8003aa0:	602b      	str	r3, [r5, #0]
 8003aa2:	f7fd f8c4 	bl	8000c2e <_fstat>
 8003aa6:	1c43      	adds	r3, r0, #1
 8003aa8:	d102      	bne.n	8003ab0 <_fstat_r+0x1c>
 8003aaa:	682b      	ldr	r3, [r5, #0]
 8003aac:	b103      	cbz	r3, 8003ab0 <_fstat_r+0x1c>
 8003aae:	6023      	str	r3, [r4, #0]
 8003ab0:	bd38      	pop	{r3, r4, r5, pc}
 8003ab2:	bf00      	nop
 8003ab4:	200001a4 	.word	0x200001a4

08003ab8 <_isatty_r>:
 8003ab8:	b538      	push	{r3, r4, r5, lr}
 8003aba:	4d06      	ldr	r5, [pc, #24]	; (8003ad4 <_isatty_r+0x1c>)
 8003abc:	2300      	movs	r3, #0
 8003abe:	4604      	mov	r4, r0
 8003ac0:	4608      	mov	r0, r1
 8003ac2:	602b      	str	r3, [r5, #0]
 8003ac4:	f7fd f8c3 	bl	8000c4e <_isatty>
 8003ac8:	1c43      	adds	r3, r0, #1
 8003aca:	d102      	bne.n	8003ad2 <_isatty_r+0x1a>
 8003acc:	682b      	ldr	r3, [r5, #0]
 8003ace:	b103      	cbz	r3, 8003ad2 <_isatty_r+0x1a>
 8003ad0:	6023      	str	r3, [r4, #0]
 8003ad2:	bd38      	pop	{r3, r4, r5, pc}
 8003ad4:	200001a4 	.word	0x200001a4

08003ad8 <_init>:
 8003ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ada:	bf00      	nop
 8003adc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003ade:	bc08      	pop	{r3}
 8003ae0:	469e      	mov	lr, r3
 8003ae2:	4770      	bx	lr

08003ae4 <_fini>:
 8003ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ae6:	bf00      	nop
 8003ae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003aea:	bc08      	pop	{r3}
 8003aec:	469e      	mov	lr, r3
 8003aee:	4770      	bx	lr
