$date
	Tue Apr 16 14:07:34 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dec_to_bcd_tb $end
$var wire 4 ! test_bcd [3:0] $end
$var reg 1 " clk $end
$var reg 10 # test_dec [9:0] $end
$scope module UUT $end
$var wire 10 $ dec [9:0] $end
$var reg 4 % bcd [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
0"
bx !
$end
#50000
1"
#100000
b1111 !
b1111 %
0"
b0 #
b0 $
#150000
1"
#200000
b0 !
b0 %
0"
b1 #
b1 $
#250000
1"
#300000
b1 !
b1 %
0"
b10 #
b10 $
#350000
1"
#400000
b10 !
b10 %
0"
b100 #
b100 $
#450000
1"
#500000
b11 !
b11 %
0"
b1000 #
b1000 $
#550000
1"
#600000
b100 !
b100 %
0"
b10000 #
b10000 $
#650000
1"
#700000
b101 !
b101 %
0"
b100000 #
b100000 $
#750000
1"
#800000
b110 !
b110 %
0"
b1000000 #
b1000000 $
#850000
1"
#900000
b111 !
b111 %
0"
b10000000 #
b10000000 $
#950000
1"
#1000000
b1000 !
b1000 %
0"
b100000000 #
b100000000 $
#1050000
1"
#1100000
b1001 !
b1001 %
0"
b1000000000 #
b1000000000 $
#1150000
1"
#1200000
0"
#1250000
1"
#1300000
0"
#1350000
1"
#1400000
0"
#1450000
1"
#1500000
0"
#1550000
1"
#1600000
0"
#1650000
1"
#1700000
0"
#1750000
1"
#1800000
0"
#1850000
1"
#1900000
0"
#1950000
1"
#2000000
0"
#2050000
1"
#2100000
0"
