
IO_Tile_2_33

 (16 0)  (76 528)  (76 528)  IOB_0 IO Functioning bit
 (5 1)  (89 529)  (89 529)  routing T_2_33.span4_vert_16 <X> T_2_33.lc_trk_g0_0
 (6 1)  (90 529)  (90 529)  routing T_2_33.span4_vert_16 <X> T_2_33.lc_trk_g0_0
 (7 1)  (91 529)  (91 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_16 lc_trk_g0_0
 (17 3)  (77 530)  (77 530)  IOB_0 IO Functioning bit
 (16 4)  (76 532)  (76 532)  IOB_0 IO Functioning bit
 (13 5)  (107 533)  (107 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (16 0)  (130 528)  (130 528)  IOB_0 IO Functioning bit
 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (5 2)  (143 531)  (143 531)  routing T_3_33.span12_vert_3 <X> T_3_33.lc_trk_g0_3
 (7 2)  (145 531)  (145 531)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_3 lc_trk_g0_3
 (8 2)  (146 531)  (146 531)  routing T_3_33.span12_vert_3 <X> T_3_33.lc_trk_g0_3
 (8 3)  (146 530)  (146 530)  routing T_3_33.span12_vert_3 <X> T_3_33.lc_trk_g0_3
 (17 3)  (131 530)  (131 530)  IOB_0 IO Functioning bit
 (12 4)  (160 532)  (160 532)  routing T_3_33.lc_trk_g1_5 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (161 532)  (161 532)  routing T_3_33.lc_trk_g1_5 <X> T_3_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (130 532)  (130 532)  IOB_0 IO Functioning bit
 (13 5)  (161 533)  (161 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (12 11)  (160 538)  (160 538)  routing T_3_33.lc_trk_g0_3 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (143 540)  (143 540)  routing T_3_33.span12_vert_5 <X> T_3_33.lc_trk_g1_5
 (7 12)  (145 540)  (145 540)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_5 lc_trk_g1_5
 (8 12)  (146 540)  (146 540)  routing T_3_33.span12_vert_5 <X> T_3_33.lc_trk_g1_5
 (8 13)  (146 541)  (146 541)  routing T_3_33.span12_vert_5 <X> T_3_33.lc_trk_g1_5
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (16 14)  (130 543)  (130 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (4 4)  (250 532)  (250 532)  routing T_5_33.span12_vert_4 <X> T_5_33.lc_trk_g0_4
 (13 4)  (269 532)  (269 532)  routing T_5_33.lc_trk_g0_4 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (4 5)  (250 533)  (250 533)  routing T_5_33.span12_vert_4 <X> T_5_33.lc_trk_g0_4
 (5 5)  (251 533)  (251 533)  routing T_5_33.span12_vert_4 <X> T_5_33.lc_trk_g0_4
 (7 5)  (253 533)  (253 533)  Enable bit of Mux _local_links/g0_mux_4 => span12_vert_4 lc_trk_g0_4
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (3 6)  (681 535)  (681 535)  IO control bit: BIOUP_IE_1

 (0 9)  (677 537)  (677 537)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (1 9)  (679 537)  (679 537)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (0 11)  (677 538)  (677 538)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (17 13)  (659 541)  (659 541)  IOB_1 IO Functioning bit


IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 6)  (735 535)  (735 535)  IO control bit: BIOUP_IE_1

 (16 9)  (712 537)  (712 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (713 537)  (713 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (713 541)  (713 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_0 <X> T_16_33.wire_gbuf/in
 (5 9)  (833 537)  (833 537)  routing T_16_33.span4_vert_16 <X> T_16_33.lc_trk_g1_0
 (6 9)  (834 537)  (834 537)  routing T_16_33.span4_vert_16 <X> T_16_33.lc_trk_g1_0
 (7 9)  (835 537)  (835 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_16 lc_trk_g1_0


IO_Tile_17_33

 (17 1)  (879 529)  (879 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (17 5)  (879 533)  (879 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0

 (3 9)  (901 537)  (901 537)  IO control bit: GIOUP0_IE_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (3 6)  (1171 535)  (1171 535)  IO control bit: BIOUP_IE_1

 (16 9)  (1148 537)  (1148 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (1149 541)  (1149 541)  IOB_1 IO Functioning bit


IO_Tile_26_33

 (17 1)  (1353 529)  (1353 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0



IO_Tile_27_33

 (17 1)  (1407 529)  (1407 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (1407 531)  (1407 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0



IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (16 9)  (1514 537)  (1514 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (1515 537)  (1515 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit


LogicTile_13_32

 (6 0)  (660 512)  (660 512)  routing T_13_32.sp4_v_t_44 <X> T_13_32.sp4_v_b_0
 (5 1)  (659 513)  (659 513)  routing T_13_32.sp4_v_t_44 <X> T_13_32.sp4_v_b_0


LogicTile_16_32

 (3 12)  (819 524)  (819 524)  routing T_16_32.sp12_v_b_1 <X> T_16_32.sp12_h_r_1
 (3 13)  (819 525)  (819 525)  routing T_16_32.sp12_v_b_1 <X> T_16_32.sp12_h_r_1


LogicTile_17_32

 (3 4)  (877 516)  (877 516)  routing T_17_32.sp12_v_b_0 <X> T_17_32.sp12_h_r_0
 (3 5)  (877 517)  (877 517)  routing T_17_32.sp12_v_b_0 <X> T_17_32.sp12_h_r_0


LogicTile_24_32

 (5 4)  (1257 516)  (1257 516)  routing T_24_32.sp4_v_b_3 <X> T_24_32.sp4_h_r_3
 (6 5)  (1258 517)  (1258 517)  routing T_24_32.sp4_v_b_3 <X> T_24_32.sp4_h_r_3


RAM_Tile_25_32

 (7 0)  (1313 512)  (1313 512)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (1327 512)  (1327 512)  routing T_25_32.sp4_v_b_11 <X> T_25_32.lc_trk_g0_3
 (22 0)  (1328 512)  (1328 512)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (1329 512)  (1329 512)  routing T_25_32.sp4_v_b_11 <X> T_25_32.lc_trk_g0_3
 (26 0)  (1332 512)  (1332 512)  routing T_25_32.lc_trk_g0_6 <X> T_25_32.input0_0
 (7 1)  (1313 513)  (1313 513)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (1327 513)  (1327 513)  routing T_25_32.sp4_v_b_11 <X> T_25_32.lc_trk_g0_3
 (26 1)  (1332 513)  (1332 513)  routing T_25_32.lc_trk_g0_6 <X> T_25_32.input0_0
 (29 1)  (1335 513)  (1335 513)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (1306 514)  (1306 514)  routing T_25_32.glb_netwk_6 <X> T_25_32.wire_bram/ram/WCLK
 (1 2)  (1307 514)  (1307 514)  routing T_25_32.glb_netwk_6 <X> T_25_32.wire_bram/ram/WCLK
 (2 2)  (1308 514)  (1308 514)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 514)  (1313 514)  Ram config bit: MEMT_bram_cbit_3

 (19 2)  (1325 514)  (1325 514)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2
 (22 2)  (1328 514)  (1328 514)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_t_10 lc_trk_g0_7
 (23 2)  (1329 514)  (1329 514)  routing T_25_32.sp4_v_t_10 <X> T_25_32.lc_trk_g0_7
 (24 2)  (1330 514)  (1330 514)  routing T_25_32.sp4_v_t_10 <X> T_25_32.lc_trk_g0_7
 (25 2)  (1331 514)  (1331 514)  routing T_25_32.sp4_h_l_3 <X> T_25_32.lc_trk_g0_6
 (7 3)  (1313 515)  (1313 515)  Ram config bit: MEMT_bram_cbit_2

 (22 3)  (1328 515)  (1328 515)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_3 lc_trk_g0_6
 (23 3)  (1329 515)  (1329 515)  routing T_25_32.sp4_h_l_3 <X> T_25_32.lc_trk_g0_6
 (24 3)  (1330 515)  (1330 515)  routing T_25_32.sp4_h_l_3 <X> T_25_32.lc_trk_g0_6
 (28 3)  (1334 515)  (1334 515)  routing T_25_32.lc_trk_g2_1 <X> T_25_32.input0_1
 (29 3)  (1335 515)  (1335 515)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g2_1 input0_1
 (1 4)  (1307 516)  (1307 516)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 516)  (1313 516)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (22 4)  (1328 516)  (1328 516)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (1306 517)  (1306 517)  routing T_25_32.lc_trk_g1_3 <X> T_25_32.wire_bram/ram/WCLKE
 (1 5)  (1307 517)  (1307 517)  routing T_25_32.lc_trk_g1_3 <X> T_25_32.wire_bram/ram/WCLKE
 (14 5)  (1320 517)  (1320 517)  routing T_25_32.sp12_h_r_16 <X> T_25_32.lc_trk_g1_0
 (16 5)  (1322 517)  (1322 517)  routing T_25_32.sp12_h_r_16 <X> T_25_32.lc_trk_g1_0
 (17 5)  (1323 517)  (1323 517)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 5)  (1327 517)  (1327 517)  routing T_25_32.sp4_r_v_b_27 <X> T_25_32.lc_trk_g1_3
 (22 5)  (1328 517)  (1328 517)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_18 lc_trk_g1_2
 (23 5)  (1329 517)  (1329 517)  routing T_25_32.sp12_h_r_18 <X> T_25_32.lc_trk_g1_2
 (25 5)  (1331 517)  (1331 517)  routing T_25_32.sp12_h_r_18 <X> T_25_32.lc_trk_g1_2
 (26 5)  (1332 517)  (1332 517)  routing T_25_32.lc_trk_g2_2 <X> T_25_32.input0_2
 (28 5)  (1334 517)  (1334 517)  routing T_25_32.lc_trk_g2_2 <X> T_25_32.input0_2
 (29 5)  (1335 517)  (1335 517)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_2 input0_2
 (7 6)  (1313 518)  (1313 518)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (21 6)  (1327 518)  (1327 518)  routing T_25_32.sp4_v_b_7 <X> T_25_32.lc_trk_g1_7
 (22 6)  (1328 518)  (1328 518)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (1329 518)  (1329 518)  routing T_25_32.sp4_v_b_7 <X> T_25_32.lc_trk_g1_7
 (26 6)  (1332 518)  (1332 518)  routing T_25_32.lc_trk_g2_5 <X> T_25_32.input0_3
 (28 7)  (1334 519)  (1334 519)  routing T_25_32.lc_trk_g2_5 <X> T_25_32.input0_3
 (29 7)  (1335 519)  (1335 519)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g2_5 input0_3
 (14 8)  (1320 520)  (1320 520)  routing T_25_32.sp4_h_l_21 <X> T_25_32.lc_trk_g2_0
 (16 8)  (1322 520)  (1322 520)  routing T_25_32.sp4_v_b_33 <X> T_25_32.lc_trk_g2_1
 (17 8)  (1323 520)  (1323 520)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (1324 520)  (1324 520)  routing T_25_32.sp4_v_b_33 <X> T_25_32.lc_trk_g2_1
 (25 8)  (1331 520)  (1331 520)  routing T_25_32.sp12_v_b_2 <X> T_25_32.lc_trk_g2_2
 (29 8)  (1335 520)  (1335 520)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (15 9)  (1321 521)  (1321 521)  routing T_25_32.sp4_h_l_21 <X> T_25_32.lc_trk_g2_0
 (16 9)  (1322 521)  (1322 521)  routing T_25_32.sp4_h_l_21 <X> T_25_32.lc_trk_g2_0
 (17 9)  (1323 521)  (1323 521)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (1324 521)  (1324 521)  routing T_25_32.sp4_v_b_33 <X> T_25_32.lc_trk_g2_1
 (22 9)  (1328 521)  (1328 521)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_b_2 lc_trk_g2_2
 (24 9)  (1330 521)  (1330 521)  routing T_25_32.sp12_v_b_2 <X> T_25_32.lc_trk_g2_2
 (25 9)  (1331 521)  (1331 521)  routing T_25_32.sp12_v_b_2 <X> T_25_32.lc_trk_g2_2
 (28 9)  (1334 521)  (1334 521)  routing T_25_32.lc_trk_g2_0 <X> T_25_32.input0_4
 (29 9)  (1335 521)  (1335 521)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g2_0 input0_4
 (30 9)  (1336 521)  (1336 521)  routing T_25_32.lc_trk_g0_3 <X> T_25_32.wire_bram/ram/WDATA_3
 (40 9)  (1346 521)  (1346 521)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (17 10)  (1323 522)  (1323 522)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (25 10)  (1331 522)  (1331 522)  routing T_25_32.sp12_v_b_6 <X> T_25_32.lc_trk_g2_6
 (18 11)  (1324 523)  (1324 523)  routing T_25_32.sp4_r_v_b_37 <X> T_25_32.lc_trk_g2_5
 (22 11)  (1328 523)  (1328 523)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (1330 523)  (1330 523)  routing T_25_32.sp12_v_b_6 <X> T_25_32.lc_trk_g2_6
 (25 11)  (1331 523)  (1331 523)  routing T_25_32.sp12_v_b_6 <X> T_25_32.lc_trk_g2_6
 (27 11)  (1333 523)  (1333 523)  routing T_25_32.lc_trk_g1_0 <X> T_25_32.input0_5
 (29 11)  (1335 523)  (1335 523)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g1_0 input0_5
 (32 11)  (1338 523)  (1338 523)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_2 input2_5
 (34 11)  (1340 523)  (1340 523)  routing T_25_32.lc_trk_g1_2 <X> T_25_32.input2_5
 (35 11)  (1341 523)  (1341 523)  routing T_25_32.lc_trk_g1_2 <X> T_25_32.input2_5
 (26 12)  (1332 524)  (1332 524)  routing T_25_32.lc_trk_g1_7 <X> T_25_32.input0_6
 (35 12)  (1341 524)  (1341 524)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input2_6
 (26 13)  (1332 525)  (1332 525)  routing T_25_32.lc_trk_g1_7 <X> T_25_32.input0_6
 (27 13)  (1333 525)  (1333 525)  routing T_25_32.lc_trk_g1_7 <X> T_25_32.input0_6
 (29 13)  (1335 525)  (1335 525)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (1338 525)  (1338 525)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g2_6 input2_6
 (33 13)  (1339 525)  (1339 525)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input2_6
 (35 13)  (1341 525)  (1341 525)  routing T_25_32.lc_trk_g2_6 <X> T_25_32.input2_6
 (0 14)  (1306 526)  (1306 526)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (1 14)  (1307 526)  (1307 526)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 526)  (1323 526)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (1332 526)  (1332 526)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input0_7
 (35 14)  (1341 526)  (1341 526)  routing T_25_32.lc_trk_g0_7 <X> T_25_32.input2_7
 (0 15)  (1306 527)  (1306 527)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (1 15)  (1307 527)  (1307 527)  routing T_25_32.lc_trk_g3_5 <X> T_25_32.wire_bram/ram/WE
 (17 15)  (1323 527)  (1323 527)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (1333 527)  (1333 527)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input0_7
 (28 15)  (1334 527)  (1334 527)  routing T_25_32.lc_trk_g3_4 <X> T_25_32.input0_7
 (29 15)  (1335 527)  (1335 527)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g3_4 input0_7
 (32 15)  (1338 527)  (1338 527)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g0_7 input2_7
 (35 15)  (1341 527)  (1341 527)  routing T_25_32.lc_trk_g0_7 <X> T_25_32.input2_7


LogicTile_26_32

 (19 9)  (1367 521)  (1367 521)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_27_32

 (13 11)  (1415 523)  (1415 523)  routing T_27_32.sp4_v_b_3 <X> T_27_32.sp4_h_l_45


LogicTile_13_31

 (3 4)  (657 500)  (657 500)  routing T_13_31.sp12_v_b_0 <X> T_13_31.sp12_h_r_0
 (3 5)  (657 501)  (657 501)  routing T_13_31.sp12_v_b_0 <X> T_13_31.sp12_h_r_0
 (3 12)  (657 508)  (657 508)  routing T_13_31.sp12_v_b_1 <X> T_13_31.sp12_h_r_1
 (3 13)  (657 509)  (657 509)  routing T_13_31.sp12_v_b_1 <X> T_13_31.sp12_h_r_1


LogicTile_14_31

 (3 4)  (711 500)  (711 500)  routing T_14_31.sp12_v_b_0 <X> T_14_31.sp12_h_r_0
 (3 5)  (711 501)  (711 501)  routing T_14_31.sp12_v_b_0 <X> T_14_31.sp12_h_r_0


LogicTile_16_31

 (3 12)  (819 508)  (819 508)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_h_r_1
 (3 13)  (819 509)  (819 509)  routing T_16_31.sp12_v_b_1 <X> T_16_31.sp12_h_r_1


LogicTile_17_31

 (3 4)  (877 500)  (877 500)  routing T_17_31.sp12_v_b_0 <X> T_17_31.sp12_h_r_0
 (3 5)  (877 501)  (877 501)  routing T_17_31.sp12_v_b_0 <X> T_17_31.sp12_h_r_0


LogicTile_22_31

 (3 4)  (1147 500)  (1147 500)  routing T_22_31.sp12_v_b_0 <X> T_22_31.sp12_h_r_0
 (8 4)  (1152 500)  (1152 500)  routing T_22_31.sp4_v_b_10 <X> T_22_31.sp4_h_r_4
 (9 4)  (1153 500)  (1153 500)  routing T_22_31.sp4_v_b_10 <X> T_22_31.sp4_h_r_4
 (10 4)  (1154 500)  (1154 500)  routing T_22_31.sp4_v_b_10 <X> T_22_31.sp4_h_r_4
 (3 5)  (1147 501)  (1147 501)  routing T_22_31.sp12_v_b_0 <X> T_22_31.sp12_h_r_0


LogicTile_23_31

 (2 4)  (1200 500)  (1200 500)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (5 12)  (1203 508)  (1203 508)  routing T_23_31.sp4_v_b_9 <X> T_23_31.sp4_h_r_9
 (6 13)  (1204 509)  (1204 509)  routing T_23_31.sp4_v_b_9 <X> T_23_31.sp4_h_r_9


LogicTile_24_31

 (22 1)  (1274 497)  (1274 497)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (19 3)  (1271 499)  (1271 499)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (14 6)  (1266 502)  (1266 502)  routing T_24_31.sp12_h_l_3 <X> T_24_31.lc_trk_g1_4
 (22 6)  (1274 502)  (1274 502)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (1275 502)  (1275 502)  routing T_24_31.sp12_h_r_23 <X> T_24_31.lc_trk_g1_7
 (14 7)  (1266 503)  (1266 503)  routing T_24_31.sp12_h_l_3 <X> T_24_31.lc_trk_g1_4
 (15 7)  (1267 503)  (1267 503)  routing T_24_31.sp12_h_l_3 <X> T_24_31.lc_trk_g1_4
 (17 7)  (1269 503)  (1269 503)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (1273 503)  (1273 503)  routing T_24_31.sp12_h_r_23 <X> T_24_31.lc_trk_g1_7
 (22 7)  (1274 503)  (1274 503)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_21 lc_trk_g1_6
 (23 7)  (1275 503)  (1275 503)  routing T_24_31.sp12_h_l_21 <X> T_24_31.lc_trk_g1_6
 (25 7)  (1277 503)  (1277 503)  routing T_24_31.sp12_h_l_21 <X> T_24_31.lc_trk_g1_6
 (26 8)  (1278 504)  (1278 504)  routing T_24_31.lc_trk_g2_4 <X> T_24_31.wire_logic_cluster/lc_4/in_0
 (27 8)  (1279 504)  (1279 504)  routing T_24_31.lc_trk_g1_4 <X> T_24_31.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 504)  (1281 504)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 504)  (1282 504)  routing T_24_31.lc_trk_g1_4 <X> T_24_31.wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 504)  (1283 504)  routing T_24_31.lc_trk_g1_6 <X> T_24_31.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 504)  (1284 504)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 504)  (1286 504)  routing T_24_31.lc_trk_g1_6 <X> T_24_31.wire_logic_cluster/lc_4/in_3
 (41 8)  (1293 504)  (1293 504)  LC_4 Logic Functioning bit
 (43 8)  (1295 504)  (1295 504)  LC_4 Logic Functioning bit
 (28 9)  (1280 505)  (1280 505)  routing T_24_31.lc_trk_g2_4 <X> T_24_31.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 505)  (1281 505)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (1283 505)  (1283 505)  routing T_24_31.lc_trk_g1_6 <X> T_24_31.wire_logic_cluster/lc_4/in_3
 (37 9)  (1289 505)  (1289 505)  LC_4 Logic Functioning bit
 (39 9)  (1291 505)  (1291 505)  LC_4 Logic Functioning bit
 (16 11)  (1268 507)  (1268 507)  routing T_24_31.sp12_v_b_12 <X> T_24_31.lc_trk_g2_4
 (17 11)  (1269 507)  (1269 507)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (26 14)  (1278 510)  (1278 510)  routing T_24_31.lc_trk_g3_4 <X> T_24_31.wire_logic_cluster/lc_7/in_0
 (29 14)  (1281 510)  (1281 510)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 510)  (1283 510)  routing T_24_31.lc_trk_g1_7 <X> T_24_31.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 510)  (1284 510)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 510)  (1286 510)  routing T_24_31.lc_trk_g1_7 <X> T_24_31.wire_logic_cluster/lc_7/in_3
 (41 14)  (1293 510)  (1293 510)  LC_7 Logic Functioning bit
 (43 14)  (1295 510)  (1295 510)  LC_7 Logic Functioning bit
 (16 15)  (1268 511)  (1268 511)  routing T_24_31.sp12_v_b_12 <X> T_24_31.lc_trk_g3_4
 (17 15)  (1269 511)  (1269 511)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (27 15)  (1279 511)  (1279 511)  routing T_24_31.lc_trk_g3_4 <X> T_24_31.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 511)  (1280 511)  routing T_24_31.lc_trk_g3_4 <X> T_24_31.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 511)  (1281 511)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 511)  (1282 511)  routing T_24_31.lc_trk_g0_2 <X> T_24_31.wire_logic_cluster/lc_7/in_1
 (31 15)  (1283 511)  (1283 511)  routing T_24_31.lc_trk_g1_7 <X> T_24_31.wire_logic_cluster/lc_7/in_3
 (37 15)  (1289 511)  (1289 511)  LC_7 Logic Functioning bit
 (39 15)  (1291 511)  (1291 511)  LC_7 Logic Functioning bit


RAM_Tile_25_31

 (15 0)  (1321 496)  (1321 496)  routing T_25_31.sp4_v_t_4 <X> T_25_31.lc_trk_g0_1
 (16 0)  (1322 496)  (1322 496)  routing T_25_31.sp4_v_t_4 <X> T_25_31.lc_trk_g0_1
 (17 0)  (1323 496)  (1323 496)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_t_4 lc_trk_g0_1
 (26 0)  (1332 496)  (1332 496)  routing T_25_31.lc_trk_g0_6 <X> T_25_31.input0_0
 (7 1)  (1313 497)  (1313 497)  Ram config bit: MEMB_Power_Up_Control

 (26 1)  (1332 497)  (1332 497)  routing T_25_31.lc_trk_g0_6 <X> T_25_31.input0_0
 (29 1)  (1335 497)  (1335 497)  Enable bit of Mux _bram/lcb0_0 => lc_trk_g0_6 input0_0
 (0 2)  (1306 498)  (1306 498)  routing T_25_31.glb_netwk_6 <X> T_25_31.wire_bram/ram/RCLK
 (1 2)  (1307 498)  (1307 498)  routing T_25_31.glb_netwk_6 <X> T_25_31.wire_bram/ram/RCLK
 (2 2)  (1308 498)  (1308 498)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 2)  (1320 498)  (1320 498)  routing T_25_31.lft_op_4 <X> T_25_31.lc_trk_g0_4
 (16 2)  (1322 498)  (1322 498)  routing T_25_31.sp4_v_b_5 <X> T_25_31.lc_trk_g0_5
 (17 2)  (1323 498)  (1323 498)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1324 498)  (1324 498)  routing T_25_31.sp4_v_b_5 <X> T_25_31.lc_trk_g0_5
 (22 2)  (1328 498)  (1328 498)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_20 lc_trk_g0_7
 (23 2)  (1329 498)  (1329 498)  routing T_25_31.sp12_h_l_20 <X> T_25_31.lc_trk_g0_7
 (25 2)  (1331 498)  (1331 498)  routing T_25_31.sp4_v_b_6 <X> T_25_31.lc_trk_g0_6
 (26 2)  (1332 498)  (1332 498)  routing T_25_31.lc_trk_g0_5 <X> T_25_31.input0_1
 (15 3)  (1321 499)  (1321 499)  routing T_25_31.lft_op_4 <X> T_25_31.lc_trk_g0_4
 (17 3)  (1323 499)  (1323 499)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (1327 499)  (1327 499)  routing T_25_31.sp12_h_l_20 <X> T_25_31.lc_trk_g0_7
 (22 3)  (1328 499)  (1328 499)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (1329 499)  (1329 499)  routing T_25_31.sp4_v_b_6 <X> T_25_31.lc_trk_g0_6
 (29 3)  (1335 499)  (1335 499)  Enable bit of Mux _bram/lcb0_1 => lc_trk_g0_5 input0_1
 (14 4)  (1320 500)  (1320 500)  routing T_25_31.sp4_v_b_0 <X> T_25_31.lc_trk_g1_0
 (26 4)  (1332 500)  (1332 500)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.input0_2
 (16 5)  (1322 501)  (1322 501)  routing T_25_31.sp4_v_b_0 <X> T_25_31.lc_trk_g1_0
 (17 5)  (1323 501)  (1323 501)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (22 5)  (1328 501)  (1328 501)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1329 501)  (1329 501)  routing T_25_31.sp12_h_l_17 <X> T_25_31.lc_trk_g1_2
 (25 5)  (1331 501)  (1331 501)  routing T_25_31.sp12_h_l_17 <X> T_25_31.lc_trk_g1_2
 (28 5)  (1334 501)  (1334 501)  routing T_25_31.lc_trk_g2_4 <X> T_25_31.input0_2
 (29 5)  (1335 501)  (1335 501)  Enable bit of Mux _bram/lcb0_2 => lc_trk_g2_4 input0_2
 (17 6)  (1323 502)  (1323 502)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (21 6)  (1327 502)  (1327 502)  routing T_25_31.lft_op_7 <X> T_25_31.lc_trk_g1_7
 (22 6)  (1328 502)  (1328 502)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1330 502)  (1330 502)  routing T_25_31.lft_op_7 <X> T_25_31.lc_trk_g1_7
 (26 6)  (1332 502)  (1332 502)  routing T_25_31.lc_trk_g0_7 <X> T_25_31.input0_3
 (18 7)  (1324 503)  (1324 503)  routing T_25_31.sp4_r_v_b_29 <X> T_25_31.lc_trk_g1_5
 (26 7)  (1332 503)  (1332 503)  routing T_25_31.lc_trk_g0_7 <X> T_25_31.input0_3
 (29 7)  (1335 503)  (1335 503)  Enable bit of Mux _bram/lcb0_3 => lc_trk_g0_7 input0_3
 (15 8)  (1321 504)  (1321 504)  routing T_25_31.sp4_h_r_33 <X> T_25_31.lc_trk_g2_1
 (16 8)  (1322 504)  (1322 504)  routing T_25_31.sp4_h_r_33 <X> T_25_31.lc_trk_g2_1
 (17 8)  (1323 504)  (1323 504)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1324 504)  (1324 504)  routing T_25_31.sp4_h_r_33 <X> T_25_31.lc_trk_g2_1
 (28 8)  (1334 504)  (1334 504)  routing T_25_31.lc_trk_g2_1 <X> T_25_31.wire_bram/ram/WDATA_11
 (29 8)  (1335 504)  (1335 504)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (39 8)  (1345 504)  (1345 504)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (27 9)  (1333 505)  (1333 505)  routing T_25_31.lc_trk_g3_1 <X> T_25_31.input0_4
 (28 9)  (1334 505)  (1334 505)  routing T_25_31.lc_trk_g3_1 <X> T_25_31.input0_4
 (29 9)  (1335 505)  (1335 505)  Enable bit of Mux _bram/lcb0_4 => lc_trk_g3_1 input0_4
 (22 10)  (1328 506)  (1328 506)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_20 lc_trk_g2_7
 (23 10)  (1329 506)  (1329 506)  routing T_25_31.sp12_v_t_20 <X> T_25_31.lc_trk_g2_7
 (14 11)  (1320 507)  (1320 507)  routing T_25_31.sp4_h_r_28 <X> T_25_31.lc_trk_g2_4
 (15 11)  (1321 507)  (1321 507)  routing T_25_31.sp4_h_r_28 <X> T_25_31.lc_trk_g2_4
 (16 11)  (1322 507)  (1322 507)  routing T_25_31.sp4_h_r_28 <X> T_25_31.lc_trk_g2_4
 (17 11)  (1323 507)  (1323 507)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_28 lc_trk_g2_4
 (21 11)  (1327 507)  (1327 507)  routing T_25_31.sp12_v_t_20 <X> T_25_31.lc_trk_g2_7
 (29 11)  (1335 507)  (1335 507)  Enable bit of Mux _bram/lcb0_5 => lc_trk_g0_1 input0_5
 (32 11)  (1338 507)  (1338 507)  Enable bit of Mux _bram/lcb2_5 => lc_trk_g1_2 input2_5
 (34 11)  (1340 507)  (1340 507)  routing T_25_31.lc_trk_g1_2 <X> T_25_31.input2_5
 (35 11)  (1341 507)  (1341 507)  routing T_25_31.lc_trk_g1_2 <X> T_25_31.input2_5
 (15 12)  (1321 508)  (1321 508)  routing T_25_31.sp4_h_l_28 <X> T_25_31.lc_trk_g3_1
 (16 12)  (1322 508)  (1322 508)  routing T_25_31.sp4_h_l_28 <X> T_25_31.lc_trk_g3_1
 (17 12)  (1323 508)  (1323 508)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_l_28 lc_trk_g3_1
 (18 12)  (1324 508)  (1324 508)  routing T_25_31.sp4_h_l_28 <X> T_25_31.lc_trk_g3_1
 (26 12)  (1332 508)  (1332 508)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input0_6
 (35 12)  (1341 508)  (1341 508)  routing T_25_31.lc_trk_g0_4 <X> T_25_31.input2_6
 (18 13)  (1324 509)  (1324 509)  routing T_25_31.sp4_h_l_28 <X> T_25_31.lc_trk_g3_1
 (26 13)  (1332 509)  (1332 509)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input0_6
 (27 13)  (1333 509)  (1333 509)  routing T_25_31.lc_trk_g1_7 <X> T_25_31.input0_6
 (29 13)  (1335 509)  (1335 509)  Enable bit of Mux _bram/lcb0_6 => lc_trk_g1_7 input0_6
 (32 13)  (1338 509)  (1338 509)  Enable bit of Mux _bram/lcb2_6 => lc_trk_g0_4 input2_6
 (1 14)  (1307 510)  (1307 510)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (26 14)  (1332 510)  (1332 510)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input0_7
 (0 15)  (1306 511)  (1306 511)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.wire_bram/ram/RE
 (1 15)  (1307 511)  (1307 511)  routing T_25_31.lc_trk_g1_5 <X> T_25_31.wire_bram/ram/RE
 (26 15)  (1332 511)  (1332 511)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input0_7
 (28 15)  (1334 511)  (1334 511)  routing T_25_31.lc_trk_g2_7 <X> T_25_31.input0_7
 (29 15)  (1335 511)  (1335 511)  Enable bit of Mux _bram/lcb0_7 => lc_trk_g2_7 input0_7
 (32 15)  (1338 511)  (1338 511)  Enable bit of Mux _bram/lcb2_7 => lc_trk_g1_0 input2_7
 (34 15)  (1340 511)  (1340 511)  routing T_25_31.lc_trk_g1_0 <X> T_25_31.input2_7


LogicTile_26_31

 (6 2)  (1354 498)  (1354 498)  routing T_26_31.sp4_h_l_42 <X> T_26_31.sp4_v_t_37


LogicTile_27_31

 (19 3)  (1421 499)  (1421 499)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (9 6)  (1411 502)  (1411 502)  routing T_27_31.sp4_v_b_4 <X> T_27_31.sp4_h_l_41


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (12 4)  (5 484)  (5 484)  routing T_0_30.lc_trk_g1_1 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 484)  (1 484)  IOB_0 IO Functioning bit
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (5 8)  (12 488)  (12 488)  routing T_0_30.span12_horz_1 <X> T_0_30.lc_trk_g1_1
 (7 8)  (10 488)  (10 488)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_1 lc_trk_g1_1
 (8 8)  (9 488)  (9 488)  routing T_0_30.span12_horz_1 <X> T_0_30.lc_trk_g1_1
 (8 9)  (9 489)  (9 489)  routing T_0_30.span12_horz_1 <X> T_0_30.lc_trk_g1_1


LogicTile_2_30

 (13 6)  (85 486)  (85 486)  routing T_2_30.sp4_h_r_5 <X> T_2_30.sp4_v_t_40
 (12 7)  (84 487)  (84 487)  routing T_2_30.sp4_h_r_5 <X> T_2_30.sp4_v_t_40


LogicTile_3_30

 (2 0)  (128 480)  (128 480)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_11_30

 (3 3)  (549 483)  (549 483)  routing T_11_30.sp12_v_b_0 <X> T_11_30.sp12_h_l_23


LogicTile_12_30

 (3 11)  (603 491)  (603 491)  routing T_12_30.sp12_v_b_1 <X> T_12_30.sp12_h_l_22


LogicTile_13_30

 (3 4)  (657 484)  (657 484)  routing T_13_30.sp12_v_b_0 <X> T_13_30.sp12_h_r_0
 (3 5)  (657 485)  (657 485)  routing T_13_30.sp12_v_b_0 <X> T_13_30.sp12_h_r_0
 (8 5)  (662 485)  (662 485)  routing T_13_30.sp4_v_t_36 <X> T_13_30.sp4_v_b_4
 (10 5)  (664 485)  (664 485)  routing T_13_30.sp4_v_t_36 <X> T_13_30.sp4_v_b_4


LogicTile_16_30

 (13 6)  (829 486)  (829 486)  routing T_16_30.sp4_v_b_5 <X> T_16_30.sp4_v_t_40


LogicTile_21_30

 (8 4)  (1098 484)  (1098 484)  routing T_21_30.sp4_v_b_10 <X> T_21_30.sp4_h_r_4
 (9 4)  (1099 484)  (1099 484)  routing T_21_30.sp4_v_b_10 <X> T_21_30.sp4_h_r_4
 (10 4)  (1100 484)  (1100 484)  routing T_21_30.sp4_v_b_10 <X> T_21_30.sp4_h_r_4


RAM_Tile_25_30

 (7 0)  (1313 480)  (1313 480)  Ram config bit: MEMT_bram_cbit_1

 (19 0)  (1325 480)  (1325 480)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (7 1)  (1313 481)  (1313 481)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 482)  (1306 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (1 2)  (1307 482)  (1307 482)  routing T_25_30.glb_netwk_6 <X> T_25_30.wire_bram/ram/WCLK
 (2 2)  (1308 482)  (1308 482)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 482)  (1313 482)  Ram config bit: MEMT_bram_cbit_3

 (16 2)  (1322 482)  (1322 482)  routing T_25_30.sp4_v_b_5 <X> T_25_30.lc_trk_g0_5
 (17 2)  (1323 482)  (1323 482)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_5 lc_trk_g0_5
 (18 2)  (1324 482)  (1324 482)  routing T_25_30.sp4_v_b_5 <X> T_25_30.lc_trk_g0_5
 (7 3)  (1313 483)  (1313 483)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 484)  (1307 484)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 484)  (1313 484)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (22 4)  (1328 484)  (1328 484)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (0 5)  (1306 485)  (1306 485)  routing T_25_30.lc_trk_g1_3 <X> T_25_30.wire_bram/ram/WCLKE
 (1 5)  (1307 485)  (1307 485)  routing T_25_30.lc_trk_g1_3 <X> T_25_30.wire_bram/ram/WCLKE
 (7 5)  (1313 485)  (1313 485)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 486)  (1313 486)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (3 7)  (1309 487)  (1309 487)  routing T_25_30.sp12_h_l_23 <X> T_25_30.sp12_v_t_23
 (7 7)  (1313 487)  (1313 487)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (11 8)  (1317 488)  (1317 488)  routing T_25_30.sp4_v_t_40 <X> T_25_30.sp4_v_b_8
 (29 8)  (1335 488)  (1335 488)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_5 wire_bram/ram/WDATA_3
 (30 8)  (1336 488)  (1336 488)  routing T_25_30.lc_trk_g0_5 <X> T_25_30.wire_bram/ram/WDATA_3
 (12 9)  (1318 489)  (1318 489)  routing T_25_30.sp4_v_t_40 <X> T_25_30.sp4_v_b_8
 (40 9)  (1346 489)  (1346 489)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (0 14)  (1306 494)  (1306 494)  routing T_25_30.lc_trk_g3_5 <X> T_25_30.wire_bram/ram/WE
 (1 14)  (1307 494)  (1307 494)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (6 14)  (1312 494)  (1312 494)  routing T_25_30.sp4_h_l_41 <X> T_25_30.sp4_v_t_44
 (17 14)  (1323 494)  (1323 494)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 495)  (1306 495)  routing T_25_30.lc_trk_g3_5 <X> T_25_30.wire_bram/ram/WE
 (1 15)  (1307 495)  (1307 495)  routing T_25_30.lc_trk_g3_5 <X> T_25_30.wire_bram/ram/WE
 (18 15)  (1324 495)  (1324 495)  routing T_25_30.sp4_r_v_b_45 <X> T_25_30.lc_trk_g3_5


LogicTile_26_30

 (4 6)  (1352 486)  (1352 486)  routing T_26_30.sp4_v_b_3 <X> T_26_30.sp4_v_t_38


LogicTile_27_30

 (19 4)  (1421 484)  (1421 484)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_13_29

 (9 4)  (663 468)  (663 468)  routing T_13_29.sp4_v_t_41 <X> T_13_29.sp4_h_r_4


LogicTile_17_29

 (3 0)  (877 464)  (877 464)  routing T_17_29.sp12_v_t_23 <X> T_17_29.sp12_v_b_0
 (8 5)  (882 469)  (882 469)  routing T_17_29.sp4_h_l_41 <X> T_17_29.sp4_v_b_4
 (9 5)  (883 469)  (883 469)  routing T_17_29.sp4_h_l_41 <X> T_17_29.sp4_v_b_4
 (8 12)  (882 476)  (882 476)  routing T_17_29.sp4_v_b_10 <X> T_17_29.sp4_h_r_10
 (9 12)  (883 476)  (883 476)  routing T_17_29.sp4_v_b_10 <X> T_17_29.sp4_h_r_10


LogicTile_21_29

 (8 12)  (1098 476)  (1098 476)  routing T_21_29.sp4_h_l_47 <X> T_21_29.sp4_h_r_10


LogicTile_24_29

 (22 7)  (1274 471)  (1274 471)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (27 8)  (1279 472)  (1279 472)  routing T_24_29.lc_trk_g3_0 <X> T_24_29.wire_logic_cluster/lc_4/in_1
 (28 8)  (1280 472)  (1280 472)  routing T_24_29.lc_trk_g3_0 <X> T_24_29.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 472)  (1281 472)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (1283 472)  (1283 472)  routing T_24_29.lc_trk_g1_6 <X> T_24_29.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 472)  (1284 472)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 472)  (1286 472)  routing T_24_29.lc_trk_g1_6 <X> T_24_29.wire_logic_cluster/lc_4/in_3
 (41 8)  (1293 472)  (1293 472)  LC_4 Logic Functioning bit
 (43 8)  (1295 472)  (1295 472)  LC_4 Logic Functioning bit
 (31 9)  (1283 473)  (1283 473)  routing T_24_29.lc_trk_g1_6 <X> T_24_29.wire_logic_cluster/lc_4/in_3
 (41 9)  (1293 473)  (1293 473)  LC_4 Logic Functioning bit
 (43 9)  (1295 473)  (1295 473)  LC_4 Logic Functioning bit
 (53 9)  (1305 473)  (1305 473)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 13)  (1266 477)  (1266 477)  routing T_24_29.sp12_v_b_16 <X> T_24_29.lc_trk_g3_0
 (16 13)  (1268 477)  (1268 477)  routing T_24_29.sp12_v_b_16 <X> T_24_29.lc_trk_g3_0
 (17 13)  (1269 477)  (1269 477)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0


RAM_Tile_25_29

 (7 1)  (1313 465)  (1313 465)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 466)  (1306 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (1 2)  (1307 466)  (1307 466)  routing T_25_29.glb_netwk_6 <X> T_25_29.wire_bram/ram/RCLK
 (2 2)  (1308 466)  (1308 466)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 6)  (1320 470)  (1320 470)  routing T_25_29.sp4_v_b_4 <X> T_25_29.lc_trk_g1_4
 (16 7)  (1322 471)  (1322 471)  routing T_25_29.sp4_v_b_4 <X> T_25_29.lc_trk_g1_4
 (17 7)  (1323 471)  (1323 471)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (27 8)  (1333 472)  (1333 472)  routing T_25_29.lc_trk_g1_4 <X> T_25_29.wire_bram/ram/WDATA_11
 (29 8)  (1335 472)  (1335 472)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 472)  (1336 472)  routing T_25_29.lc_trk_g1_4 <X> T_25_29.wire_bram/ram/WDATA_11
 (40 9)  (1346 473)  (1346 473)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (14 10)  (1320 474)  (1320 474)  routing T_25_29.sp4_h_r_44 <X> T_25_29.lc_trk_g2_4
 (14 11)  (1320 475)  (1320 475)  routing T_25_29.sp4_h_r_44 <X> T_25_29.lc_trk_g2_4
 (15 11)  (1321 475)  (1321 475)  routing T_25_29.sp4_h_r_44 <X> T_25_29.lc_trk_g2_4
 (16 11)  (1322 475)  (1322 475)  routing T_25_29.sp4_h_r_44 <X> T_25_29.lc_trk_g2_4
 (17 11)  (1323 475)  (1323 475)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (1306 478)  (1306 478)  routing T_25_29.lc_trk_g2_4 <X> T_25_29.wire_bram/ram/RE
 (1 14)  (1307 478)  (1307 478)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 479)  (1307 479)  routing T_25_29.lc_trk_g2_4 <X> T_25_29.wire_bram/ram/RE
 (8 15)  (1314 479)  (1314 479)  routing T_25_29.sp4_h_l_47 <X> T_25_29.sp4_v_t_47


LogicTile_26_29

 (11 6)  (1359 470)  (1359 470)  routing T_26_29.sp4_v_b_9 <X> T_26_29.sp4_v_t_40
 (13 6)  (1361 470)  (1361 470)  routing T_26_29.sp4_v_b_9 <X> T_26_29.sp4_v_t_40
 (13 10)  (1361 474)  (1361 474)  routing T_26_29.sp4_v_b_8 <X> T_26_29.sp4_v_t_45
 (4 15)  (1352 479)  (1352 479)  routing T_26_29.sp4_v_b_4 <X> T_26_29.sp4_h_l_44


LogicTile_3_28

 (22 6)  (148 454)  (148 454)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (31 14)  (157 462)  (157 462)  routing T_3_28.lc_trk_g1_7 <X> T_3_28.wire_logic_cluster/lc_7/in_3
 (32 14)  (158 462)  (158 462)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (160 462)  (160 462)  routing T_3_28.lc_trk_g1_7 <X> T_3_28.wire_logic_cluster/lc_7/in_3
 (40 14)  (166 462)  (166 462)  LC_7 Logic Functioning bit
 (41 14)  (167 462)  (167 462)  LC_7 Logic Functioning bit
 (42 14)  (168 462)  (168 462)  LC_7 Logic Functioning bit
 (43 14)  (169 462)  (169 462)  LC_7 Logic Functioning bit
 (52 14)  (178 462)  (178 462)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (31 15)  (157 463)  (157 463)  routing T_3_28.lc_trk_g1_7 <X> T_3_28.wire_logic_cluster/lc_7/in_3
 (40 15)  (166 463)  (166 463)  LC_7 Logic Functioning bit
 (41 15)  (167 463)  (167 463)  LC_7 Logic Functioning bit
 (42 15)  (168 463)  (168 463)  LC_7 Logic Functioning bit
 (43 15)  (169 463)  (169 463)  LC_7 Logic Functioning bit


LogicTile_13_28

 (6 4)  (660 452)  (660 452)  routing T_13_28.sp4_v_t_37 <X> T_13_28.sp4_v_b_3
 (5 5)  (659 453)  (659 453)  routing T_13_28.sp4_v_t_37 <X> T_13_28.sp4_v_b_3


LogicTile_14_28

 (3 12)  (711 460)  (711 460)  routing T_14_28.sp12_v_b_1 <X> T_14_28.sp12_h_r_1
 (3 13)  (711 461)  (711 461)  routing T_14_28.sp12_v_b_1 <X> T_14_28.sp12_h_r_1


LogicTile_17_28

 (12 0)  (886 448)  (886 448)  routing T_17_28.sp4_v_b_2 <X> T_17_28.sp4_h_r_2
 (11 1)  (885 449)  (885 449)  routing T_17_28.sp4_v_b_2 <X> T_17_28.sp4_h_r_2


LogicTile_21_28

 (11 1)  (1101 449)  (1101 449)  routing T_21_28.sp4_h_l_39 <X> T_21_28.sp4_h_r_2


RAM_Tile_25_28

 (3 0)  (1309 448)  (1309 448)  routing T_25_28.sp12_h_r_0 <X> T_25_28.sp12_v_b_0
 (7 0)  (1313 448)  (1313 448)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (1327 448)  (1327 448)  routing T_25_28.sp4_v_b_3 <X> T_25_28.lc_trk_g0_3
 (22 0)  (1328 448)  (1328 448)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1329 448)  (1329 448)  routing T_25_28.sp4_v_b_3 <X> T_25_28.lc_trk_g0_3
 (3 1)  (1309 449)  (1309 449)  routing T_25_28.sp12_h_r_0 <X> T_25_28.sp12_v_b_0
 (7 1)  (1313 449)  (1313 449)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 450)  (1306 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (1 2)  (1307 450)  (1307 450)  routing T_25_28.glb_netwk_6 <X> T_25_28.wire_bram/ram/WCLK
 (2 2)  (1308 450)  (1308 450)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 450)  (1313 450)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 451)  (1313 451)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 452)  (1306 452)  routing T_25_28.lc_trk_g2_2 <X> T_25_28.wire_bram/ram/WCLKE
 (1 4)  (1307 452)  (1307 452)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 452)  (1313 452)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (1307 453)  (1307 453)  routing T_25_28.lc_trk_g2_2 <X> T_25_28.wire_bram/ram/WCLKE
 (7 5)  (1313 453)  (1313 453)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 454)  (1313 454)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (19 6)  (1325 454)  (1325 454)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (7 7)  (1313 455)  (1313 455)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (25 8)  (1331 456)  (1331 456)  routing T_25_28.sp4_v_b_26 <X> T_25_28.lc_trk_g2_2
 (29 8)  (1335 456)  (1335 456)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (37 8)  (1343 456)  (1343 456)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_3 sp12_h_r_0
 (22 9)  (1328 457)  (1328 457)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1329 457)  (1329 457)  routing T_25_28.sp4_v_b_26 <X> T_25_28.lc_trk_g2_2
 (30 9)  (1336 457)  (1336 457)  routing T_25_28.lc_trk_g0_3 <X> T_25_28.wire_bram/ram/WDATA_3
 (10 11)  (1316 459)  (1316 459)  routing T_25_28.sp4_h_l_39 <X> T_25_28.sp4_v_t_42
 (0 14)  (1306 462)  (1306 462)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (1 14)  (1307 462)  (1307 462)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (11 14)  (1317 462)  (1317 462)  routing T_25_28.sp4_v_b_3 <X> T_25_28.sp4_v_t_46
 (13 14)  (1319 462)  (1319 462)  routing T_25_28.sp4_v_b_3 <X> T_25_28.sp4_v_t_46
 (17 14)  (1323 462)  (1323 462)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 463)  (1306 463)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE
 (1 15)  (1307 463)  (1307 463)  routing T_25_28.lc_trk_g3_5 <X> T_25_28.wire_bram/ram/WE


LogicTile_26_28

 (3 15)  (1351 463)  (1351 463)  routing T_26_28.sp12_h_l_22 <X> T_26_28.sp12_v_t_22


LogicTile_32_28

 (3 0)  (1675 448)  (1675 448)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0
 (3 1)  (1675 449)  (1675 449)  routing T_32_28.sp12_h_r_0 <X> T_32_28.sp12_v_b_0


IO_Tile_33_28

 (17 1)  (1743 449)  (1743 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 457)  (1729 457)  IO control bit: IORIGHT_IE_0



IO_Tile_0_27

 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (12 4)  (5 436)  (5 436)  routing T_0_27.lc_trk_g1_1 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 436)  (1 436)  IOB_0 IO Functioning bit
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (5 8)  (12 440)  (12 440)  routing T_0_27.span4_horz_33 <X> T_0_27.lc_trk_g1_1
 (6 8)  (11 440)  (11 440)  routing T_0_27.span4_horz_33 <X> T_0_27.lc_trk_g1_1
 (7 8)  (10 440)  (10 440)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_33 lc_trk_g1_1
 (8 8)  (9 440)  (9 440)  routing T_0_27.span4_horz_33 <X> T_0_27.lc_trk_g1_1


LogicTile_2_27

 (4 15)  (76 447)  (76 447)  routing T_2_27.sp4_h_r_1 <X> T_2_27.sp4_h_l_44
 (6 15)  (78 447)  (78 447)  routing T_2_27.sp4_h_r_1 <X> T_2_27.sp4_h_l_44


LogicTile_5_27

 (31 0)  (265 432)  (265 432)  routing T_5_27.lc_trk_g2_5 <X> T_5_27.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 432)  (266 432)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 432)  (267 432)  routing T_5_27.lc_trk_g2_5 <X> T_5_27.wire_logic_cluster/lc_0/in_3
 (40 0)  (274 432)  (274 432)  LC_0 Logic Functioning bit
 (41 0)  (275 432)  (275 432)  LC_0 Logic Functioning bit
 (42 0)  (276 432)  (276 432)  LC_0 Logic Functioning bit
 (43 0)  (277 432)  (277 432)  LC_0 Logic Functioning bit
 (52 0)  (286 432)  (286 432)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (40 1)  (274 433)  (274 433)  LC_0 Logic Functioning bit
 (41 1)  (275 433)  (275 433)  LC_0 Logic Functioning bit
 (42 1)  (276 433)  (276 433)  LC_0 Logic Functioning bit
 (43 1)  (277 433)  (277 433)  LC_0 Logic Functioning bit
 (17 10)  (251 442)  (251 442)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (252 443)  (252 443)  routing T_5_27.sp4_r_v_b_37 <X> T_5_27.lc_trk_g2_5


LogicTile_6_27

 (9 2)  (297 434)  (297 434)  routing T_6_27.sp4_v_b_1 <X> T_6_27.sp4_h_l_36


LogicTile_14_27

 (3 0)  (711 432)  (711 432)  routing T_14_27.sp12_v_t_23 <X> T_14_27.sp12_v_b_0


LogicTile_17_27

 (3 0)  (877 432)  (877 432)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_v_b_0
 (3 1)  (877 433)  (877 433)  routing T_17_27.sp12_h_r_0 <X> T_17_27.sp12_v_b_0
 (6 8)  (880 440)  (880 440)  routing T_17_27.sp4_h_r_1 <X> T_17_27.sp4_v_b_6


LogicTile_18_27

 (19 13)  (947 445)  (947 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_21_27

 (12 4)  (1102 436)  (1102 436)  routing T_21_27.sp4_v_b_11 <X> T_21_27.sp4_h_r_5
 (11 5)  (1101 437)  (1101 437)  routing T_21_27.sp4_v_b_11 <X> T_21_27.sp4_h_r_5
 (13 5)  (1103 437)  (1103 437)  routing T_21_27.sp4_v_b_11 <X> T_21_27.sp4_h_r_5


LogicTile_22_27

 (8 15)  (1152 447)  (1152 447)  routing T_22_27.sp4_v_b_7 <X> T_22_27.sp4_v_t_47
 (10 15)  (1154 447)  (1154 447)  routing T_22_27.sp4_v_b_7 <X> T_22_27.sp4_v_t_47


LogicTile_23_27

 (8 0)  (1206 432)  (1206 432)  routing T_23_27.sp4_v_b_1 <X> T_23_27.sp4_h_r_1
 (9 0)  (1207 432)  (1207 432)  routing T_23_27.sp4_v_b_1 <X> T_23_27.sp4_h_r_1
 (4 14)  (1202 446)  (1202 446)  routing T_23_27.sp4_v_b_1 <X> T_23_27.sp4_v_t_44
 (6 14)  (1204 446)  (1204 446)  routing T_23_27.sp4_v_b_1 <X> T_23_27.sp4_v_t_44


RAM_Tile_25_27

 (3 0)  (1309 432)  (1309 432)  routing T_25_27.sp12_h_r_0 <X> T_25_27.sp12_v_b_0
 (3 1)  (1309 433)  (1309 433)  routing T_25_27.sp12_h_r_0 <X> T_25_27.sp12_v_b_0
 (7 1)  (1313 433)  (1313 433)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 434)  (1306 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (1 2)  (1307 434)  (1307 434)  routing T_25_27.glb_netwk_6 <X> T_25_27.wire_bram/ram/RCLK
 (2 2)  (1308 434)  (1308 434)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 3)  (1320 435)  (1320 435)  routing T_25_27.sp4_r_v_b_28 <X> T_25_27.lc_trk_g0_4
 (17 3)  (1323 435)  (1323 435)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (12 7)  (1318 439)  (1318 439)  routing T_25_27.sp4_h_l_40 <X> T_25_27.sp4_v_t_40
 (15 8)  (1321 440)  (1321 440)  routing T_25_27.sp4_h_r_25 <X> T_25_27.lc_trk_g2_1
 (16 8)  (1322 440)  (1322 440)  routing T_25_27.sp4_h_r_25 <X> T_25_27.lc_trk_g2_1
 (17 8)  (1323 440)  (1323 440)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (28 8)  (1334 440)  (1334 440)  routing T_25_27.lc_trk_g2_1 <X> T_25_27.wire_bram/ram/WDATA_11
 (29 8)  (1335 440)  (1335 440)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (37 8)  (1343 440)  (1343 440)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (18 9)  (1324 441)  (1324 441)  routing T_25_27.sp4_h_r_25 <X> T_25_27.lc_trk_g2_1
 (4 10)  (1310 442)  (1310 442)  routing T_25_27.sp4_v_b_10 <X> T_25_27.sp4_v_t_43
 (6 10)  (1312 442)  (1312 442)  routing T_25_27.sp4_v_b_10 <X> T_25_27.sp4_v_t_43
 (1 14)  (1307 446)  (1307 446)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 447)  (1307 447)  routing T_25_27.lc_trk_g0_4 <X> T_25_27.wire_bram/ram/RE


LogicTile_29_27

 (3 2)  (1513 434)  (1513 434)  routing T_29_27.sp12_v_t_23 <X> T_29_27.sp12_h_l_23


LogicTile_30_27

 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23
 (3 3)  (1567 435)  (1567 435)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


LogicTile_6_26

 (6 2)  (294 418)  (294 418)  routing T_6_26.sp4_v_b_9 <X> T_6_26.sp4_v_t_37
 (5 3)  (293 419)  (293 419)  routing T_6_26.sp4_v_b_9 <X> T_6_26.sp4_v_t_37


LogicTile_13_26

 (4 0)  (658 416)  (658 416)  routing T_13_26.sp4_v_t_41 <X> T_13_26.sp4_v_b_0
 (6 0)  (660 416)  (660 416)  routing T_13_26.sp4_v_t_41 <X> T_13_26.sp4_v_b_0


LogicTile_15_26

 (3 4)  (765 420)  (765 420)  routing T_15_26.sp12_v_b_0 <X> T_15_26.sp12_h_r_0
 (3 5)  (765 421)  (765 421)  routing T_15_26.sp12_v_b_0 <X> T_15_26.sp12_h_r_0


LogicTile_16_26

 (11 6)  (827 422)  (827 422)  routing T_16_26.sp4_v_b_9 <X> T_16_26.sp4_v_t_40
 (13 6)  (829 422)  (829 422)  routing T_16_26.sp4_v_b_9 <X> T_16_26.sp4_v_t_40


LogicTile_21_26

 (9 15)  (1099 431)  (1099 431)  routing T_21_26.sp4_v_b_10 <X> T_21_26.sp4_v_t_47


RAM_Tile_25_26

 (7 0)  (1313 416)  (1313 416)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 417)  (1313 417)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 418)  (1306 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (1 2)  (1307 418)  (1307 418)  routing T_25_26.glb_netwk_6 <X> T_25_26.wire_bram/ram/WCLK
 (2 2)  (1308 418)  (1308 418)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 418)  (1313 418)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (1317 418)  (1317 418)  routing T_25_26.sp4_v_b_11 <X> T_25_26.sp4_v_t_39
 (7 3)  (1313 419)  (1313 419)  Ram config bit: MEMT_bram_cbit_2

 (12 3)  (1318 419)  (1318 419)  routing T_25_26.sp4_v_b_11 <X> T_25_26.sp4_v_t_39
 (14 3)  (1320 419)  (1320 419)  routing T_25_26.sp12_h_r_20 <X> T_25_26.lc_trk_g0_4
 (16 3)  (1322 419)  (1322 419)  routing T_25_26.sp12_h_r_20 <X> T_25_26.lc_trk_g0_4
 (17 3)  (1323 419)  (1323 419)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (1 4)  (1307 420)  (1307 420)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_bram/ram/WCLKE
 (7 4)  (1313 420)  (1313 420)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (21 4)  (1327 420)  (1327 420)  routing T_25_26.sp4_v_b_11 <X> T_25_26.lc_trk_g1_3
 (22 4)  (1328 420)  (1328 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_11 lc_trk_g1_3
 (23 4)  (1329 420)  (1329 420)  routing T_25_26.sp4_v_b_11 <X> T_25_26.lc_trk_g1_3
 (25 4)  (1331 420)  (1331 420)  routing T_25_26.sp4_v_b_2 <X> T_25_26.lc_trk_g1_2
 (0 5)  (1306 421)  (1306 421)  routing T_25_26.lc_trk_g1_3 <X> T_25_26.wire_bram/ram/WCLKE
 (1 5)  (1307 421)  (1307 421)  routing T_25_26.lc_trk_g1_3 <X> T_25_26.wire_bram/ram/WCLKE
 (7 5)  (1313 421)  (1313 421)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (21 5)  (1327 421)  (1327 421)  routing T_25_26.sp4_v_b_11 <X> T_25_26.lc_trk_g1_3
 (22 5)  (1328 421)  (1328 421)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (1329 421)  (1329 421)  routing T_25_26.sp4_v_b_2 <X> T_25_26.lc_trk_g1_2
 (7 6)  (1313 422)  (1313 422)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (11 6)  (1317 422)  (1317 422)  routing T_25_26.sp4_v_b_2 <X> T_25_26.sp4_v_t_40
 (7 7)  (1313 423)  (1313 423)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (12 7)  (1318 423)  (1318 423)  routing T_25_26.sp4_v_b_2 <X> T_25_26.sp4_v_t_40
 (13 8)  (1319 424)  (1319 424)  routing T_25_26.sp4_v_t_45 <X> T_25_26.sp4_v_b_8
 (27 8)  (1333 424)  (1333 424)  routing T_25_26.lc_trk_g1_2 <X> T_25_26.wire_bram/ram/WDATA_3
 (29 8)  (1335 424)  (1335 424)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (30 9)  (1336 425)  (1336 425)  routing T_25_26.lc_trk_g1_2 <X> T_25_26.wire_bram/ram/WDATA_3
 (40 9)  (1346 425)  (1346 425)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (1 14)  (1307 430)  (1307 430)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 431)  (1307 431)  routing T_25_26.lc_trk_g0_4 <X> T_25_26.wire_bram/ram/WE


LogicTile_26_26

 (6 6)  (1354 422)  (1354 422)  routing T_26_26.sp4_v_b_0 <X> T_26_26.sp4_v_t_38
 (5 7)  (1353 423)  (1353 423)  routing T_26_26.sp4_v_b_0 <X> T_26_26.sp4_v_t_38


IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 404)  (4 404)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g1_7 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (5 14)  (12 414)  (12 414)  routing T_0_25.span4_vert_b_15 <X> T_0_25.lc_trk_g1_7
 (7 14)  (10 414)  (10 414)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (9 414)  (9 414)  routing T_0_25.span4_vert_b_15 <X> T_0_25.lc_trk_g1_7


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25

 (11 4)  (449 404)  (449 404)  routing T_9_25.sp4_h_r_0 <X> T_9_25.sp4_v_b_5


LogicTile_10_25



LogicTile_11_25

 (0 2)  (546 402)  (546 402)  routing T_11_25.glb_netwk_6 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (1 2)  (547 402)  (547 402)  routing T_11_25.glb_netwk_6 <X> T_11_25.wire_logic_cluster/lc_7/clk
 (2 2)  (548 402)  (548 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (547 404)  (547 404)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (546 405)  (546 405)  routing T_11_25.glb_netwk_3 <X> T_11_25.wire_logic_cluster/lc_7/cen
 (15 5)  (561 405)  (561 405)  routing T_11_25.sp4_v_t_5 <X> T_11_25.lc_trk_g1_0
 (16 5)  (562 405)  (562 405)  routing T_11_25.sp4_v_t_5 <X> T_11_25.lc_trk_g1_0
 (17 5)  (563 405)  (563 405)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (32 8)  (578 408)  (578 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 408)  (580 408)  routing T_11_25.lc_trk_g1_0 <X> T_11_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 408)  (582 408)  LC_4 Logic Functioning bit
 (37 8)  (583 408)  (583 408)  LC_4 Logic Functioning bit
 (38 8)  (584 408)  (584 408)  LC_4 Logic Functioning bit
 (39 8)  (585 408)  (585 408)  LC_4 Logic Functioning bit
 (45 8)  (591 408)  (591 408)  LC_4 Logic Functioning bit
 (46 8)  (592 408)  (592 408)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (597 408)  (597 408)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (598 408)  (598 408)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (36 9)  (582 409)  (582 409)  LC_4 Logic Functioning bit
 (37 9)  (583 409)  (583 409)  LC_4 Logic Functioning bit
 (38 9)  (584 409)  (584 409)  LC_4 Logic Functioning bit
 (39 9)  (585 409)  (585 409)  LC_4 Logic Functioning bit
 (48 9)  (594 409)  (594 409)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (7 10)  (553 410)  (553 410)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (553 413)  (553 413)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (546 414)  (546 414)  routing T_11_25.glb_netwk_4 <X> T_11_25.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 414)  (547 414)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (553 415)  (553 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_25

 (27 0)  (627 400)  (627 400)  routing T_12_25.lc_trk_g1_0 <X> T_12_25.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 400)  (629 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 400)  (632 400)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (37 0)  (637 400)  (637 400)  LC_0 Logic Functioning bit
 (39 0)  (639 400)  (639 400)  LC_0 Logic Functioning bit
 (41 0)  (641 400)  (641 400)  LC_0 Logic Functioning bit
 (43 0)  (643 400)  (643 400)  LC_0 Logic Functioning bit
 (45 0)  (645 400)  (645 400)  LC_0 Logic Functioning bit
 (22 1)  (622 401)  (622 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (37 1)  (637 401)  (637 401)  LC_0 Logic Functioning bit
 (39 1)  (639 401)  (639 401)  LC_0 Logic Functioning bit
 (41 1)  (641 401)  (641 401)  LC_0 Logic Functioning bit
 (43 1)  (643 401)  (643 401)  LC_0 Logic Functioning bit
 (48 1)  (648 401)  (648 401)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (649 401)  (649 401)  Carry_In_Mux bit 

 (0 2)  (600 402)  (600 402)  routing T_12_25.glb_netwk_6 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (1 2)  (601 402)  (601 402)  routing T_12_25.glb_netwk_6 <X> T_12_25.wire_logic_cluster/lc_7/clk
 (2 2)  (602 402)  (602 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (614 403)  (614 403)  routing T_12_25.sp4_r_v_b_28 <X> T_12_25.lc_trk_g0_4
 (17 3)  (617 403)  (617 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (1 4)  (601 404)  (601 404)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (3 4)  (603 404)  (603 404)  routing T_12_25.sp12_v_b_0 <X> T_12_25.sp12_h_r_0
 (14 4)  (614 404)  (614 404)  routing T_12_25.wire_logic_cluster/lc_0/out <X> T_12_25.lc_trk_g1_0
 (1 5)  (601 405)  (601 405)  routing T_12_25.lc_trk_g0_2 <X> T_12_25.wire_logic_cluster/lc_7/cen
 (3 5)  (603 405)  (603 405)  routing T_12_25.sp12_v_b_0 <X> T_12_25.sp12_h_r_0
 (17 5)  (617 405)  (617 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (8 13)  (608 413)  (608 413)  routing T_12_25.sp4_h_r_10 <X> T_12_25.sp4_v_b_10
 (1 14)  (601 414)  (601 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (601 415)  (601 415)  routing T_12_25.lc_trk_g0_4 <X> T_12_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (607 415)  (607 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_25

 (4 0)  (658 400)  (658 400)  routing T_13_25.sp4_h_l_37 <X> T_13_25.sp4_v_b_0
 (8 0)  (662 400)  (662 400)  routing T_13_25.sp4_v_b_7 <X> T_13_25.sp4_h_r_1
 (9 0)  (663 400)  (663 400)  routing T_13_25.sp4_v_b_7 <X> T_13_25.sp4_h_r_1
 (10 0)  (664 400)  (664 400)  routing T_13_25.sp4_v_b_7 <X> T_13_25.sp4_h_r_1
 (25 0)  (679 400)  (679 400)  routing T_13_25.sp4_v_b_10 <X> T_13_25.lc_trk_g0_2
 (5 1)  (659 401)  (659 401)  routing T_13_25.sp4_h_l_37 <X> T_13_25.sp4_v_b_0
 (8 1)  (662 401)  (662 401)  routing T_13_25.sp4_h_r_1 <X> T_13_25.sp4_v_b_1
 (22 1)  (676 401)  (676 401)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (677 401)  (677 401)  routing T_13_25.sp4_v_b_10 <X> T_13_25.lc_trk_g0_2
 (25 1)  (679 401)  (679 401)  routing T_13_25.sp4_v_b_10 <X> T_13_25.lc_trk_g0_2
 (12 5)  (666 405)  (666 405)  routing T_13_25.sp4_h_r_5 <X> T_13_25.sp4_v_b_5
 (22 6)  (676 406)  (676 406)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (677 406)  (677 406)  routing T_13_25.sp4_v_b_23 <X> T_13_25.lc_trk_g1_7
 (24 6)  (678 406)  (678 406)  routing T_13_25.sp4_v_b_23 <X> T_13_25.lc_trk_g1_7
 (4 8)  (658 408)  (658 408)  routing T_13_25.sp4_h_l_37 <X> T_13_25.sp4_v_b_6
 (6 8)  (660 408)  (660 408)  routing T_13_25.sp4_h_l_37 <X> T_13_25.sp4_v_b_6
 (5 9)  (659 409)  (659 409)  routing T_13_25.sp4_h_l_37 <X> T_13_25.sp4_v_b_6
 (27 10)  (681 410)  (681 410)  routing T_13_25.lc_trk_g1_7 <X> T_13_25.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 410)  (683 410)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 410)  (684 410)  routing T_13_25.lc_trk_g1_7 <X> T_13_25.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 410)  (686 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 410)  (690 410)  LC_5 Logic Functioning bit
 (37 10)  (691 410)  (691 410)  LC_5 Logic Functioning bit
 (38 10)  (692 410)  (692 410)  LC_5 Logic Functioning bit
 (39 10)  (693 410)  (693 410)  LC_5 Logic Functioning bit
 (41 10)  (695 410)  (695 410)  LC_5 Logic Functioning bit
 (43 10)  (697 410)  (697 410)  LC_5 Logic Functioning bit
 (30 11)  (684 411)  (684 411)  routing T_13_25.lc_trk_g1_7 <X> T_13_25.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 411)  (685 411)  routing T_13_25.lc_trk_g0_2 <X> T_13_25.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 411)  (690 411)  LC_5 Logic Functioning bit
 (37 11)  (691 411)  (691 411)  LC_5 Logic Functioning bit
 (38 11)  (692 411)  (692 411)  LC_5 Logic Functioning bit
 (39 11)  (693 411)  (693 411)  LC_5 Logic Functioning bit
 (41 11)  (695 411)  (695 411)  LC_5 Logic Functioning bit
 (43 11)  (697 411)  (697 411)  LC_5 Logic Functioning bit
 (51 11)  (705 411)  (705 411)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (8 12)  (662 412)  (662 412)  routing T_13_25.sp4_v_b_10 <X> T_13_25.sp4_h_r_10
 (9 12)  (663 412)  (663 412)  routing T_13_25.sp4_v_b_10 <X> T_13_25.sp4_h_r_10


LogicTile_14_25

 (29 0)  (737 400)  (737 400)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 400)  (738 400)  routing T_14_25.lc_trk_g0_7 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 400)  (740 400)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 400)  (742 400)  routing T_14_25.lc_trk_g1_0 <X> T_14_25.wire_logic_cluster/lc_0/in_3
 (37 0)  (745 400)  (745 400)  LC_0 Logic Functioning bit
 (38 0)  (746 400)  (746 400)  LC_0 Logic Functioning bit
 (39 0)  (747 400)  (747 400)  LC_0 Logic Functioning bit
 (43 0)  (751 400)  (751 400)  LC_0 Logic Functioning bit
 (45 0)  (753 400)  (753 400)  LC_0 Logic Functioning bit
 (46 0)  (754 400)  (754 400)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (30 1)  (738 401)  (738 401)  routing T_14_25.lc_trk_g0_7 <X> T_14_25.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 401)  (740 401)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (741 401)  (741 401)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.input_2_0
 (34 1)  (742 401)  (742 401)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.input_2_0
 (37 1)  (745 401)  (745 401)  LC_0 Logic Functioning bit
 (38 1)  (746 401)  (746 401)  LC_0 Logic Functioning bit
 (39 1)  (747 401)  (747 401)  LC_0 Logic Functioning bit
 (43 1)  (751 401)  (751 401)  LC_0 Logic Functioning bit
 (48 1)  (756 401)  (756 401)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (708 402)  (708 402)  routing T_14_25.glb_netwk_6 <X> T_14_25.wire_logic_cluster/lc_7/clk
 (1 2)  (709 402)  (709 402)  routing T_14_25.glb_netwk_6 <X> T_14_25.wire_logic_cluster/lc_7/clk
 (2 2)  (710 402)  (710 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 402)  (722 402)  routing T_14_25.sp4_h_l_1 <X> T_14_25.lc_trk_g0_4
 (21 2)  (729 402)  (729 402)  routing T_14_25.sp4_h_l_10 <X> T_14_25.lc_trk_g0_7
 (22 2)  (730 402)  (730 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (731 402)  (731 402)  routing T_14_25.sp4_h_l_10 <X> T_14_25.lc_trk_g0_7
 (24 2)  (732 402)  (732 402)  routing T_14_25.sp4_h_l_10 <X> T_14_25.lc_trk_g0_7
 (26 2)  (734 402)  (734 402)  routing T_14_25.lc_trk_g0_7 <X> T_14_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 402)  (735 402)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 402)  (736 402)  routing T_14_25.lc_trk_g3_1 <X> T_14_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 402)  (737 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (45 2)  (753 402)  (753 402)  LC_1 Logic Functioning bit
 (48 2)  (756 402)  (756 402)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (15 3)  (723 403)  (723 403)  routing T_14_25.sp4_h_l_1 <X> T_14_25.lc_trk_g0_4
 (16 3)  (724 403)  (724 403)  routing T_14_25.sp4_h_l_1 <X> T_14_25.lc_trk_g0_4
 (17 3)  (725 403)  (725 403)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (729 403)  (729 403)  routing T_14_25.sp4_h_l_10 <X> T_14_25.lc_trk_g0_7
 (26 3)  (734 403)  (734 403)  routing T_14_25.lc_trk_g0_7 <X> T_14_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 403)  (737 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 403)  (744 403)  LC_1 Logic Functioning bit
 (37 3)  (745 403)  (745 403)  LC_1 Logic Functioning bit
 (38 3)  (746 403)  (746 403)  LC_1 Logic Functioning bit
 (39 3)  (747 403)  (747 403)  LC_1 Logic Functioning bit
 (40 3)  (748 403)  (748 403)  LC_1 Logic Functioning bit
 (41 3)  (749 403)  (749 403)  LC_1 Logic Functioning bit
 (42 3)  (750 403)  (750 403)  LC_1 Logic Functioning bit
 (43 3)  (751 403)  (751 403)  LC_1 Logic Functioning bit
 (47 3)  (755 403)  (755 403)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (14 4)  (722 404)  (722 404)  routing T_14_25.wire_logic_cluster/lc_0/out <X> T_14_25.lc_trk_g1_0
 (17 5)  (725 405)  (725 405)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (8 12)  (716 412)  (716 412)  routing T_14_25.sp4_v_b_4 <X> T_14_25.sp4_h_r_10
 (9 12)  (717 412)  (717 412)  routing T_14_25.sp4_v_b_4 <X> T_14_25.sp4_h_r_10
 (10 12)  (718 412)  (718 412)  routing T_14_25.sp4_v_b_4 <X> T_14_25.sp4_h_r_10
 (17 12)  (725 412)  (725 412)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 412)  (726 412)  routing T_14_25.wire_logic_cluster/lc_1/out <X> T_14_25.lc_trk_g3_1
 (1 14)  (709 414)  (709 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (709 415)  (709 415)  routing T_14_25.lc_trk_g0_4 <X> T_14_25.wire_logic_cluster/lc_7/s_r
 (7 15)  (715 415)  (715 415)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25

 (4 0)  (878 400)  (878 400)  routing T_17_25.sp4_v_t_41 <X> T_17_25.sp4_v_b_0
 (6 0)  (880 400)  (880 400)  routing T_17_25.sp4_v_t_41 <X> T_17_25.sp4_v_b_0
 (9 15)  (883 415)  (883 415)  routing T_17_25.sp4_v_b_2 <X> T_17_25.sp4_v_t_47
 (10 15)  (884 415)  (884 415)  routing T_17_25.sp4_v_b_2 <X> T_17_25.sp4_v_t_47


LogicTile_18_25

 (9 0)  (937 400)  (937 400)  routing T_18_25.sp4_h_l_47 <X> T_18_25.sp4_h_r_1
 (10 0)  (938 400)  (938 400)  routing T_18_25.sp4_h_l_47 <X> T_18_25.sp4_h_r_1
 (10 13)  (938 413)  (938 413)  routing T_18_25.sp4_h_r_5 <X> T_18_25.sp4_v_b_10


LogicTile_19_25

 (2 0)  (984 400)  (984 400)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_20_25

 (14 1)  (1050 401)  (1050 401)  routing T_20_25.sp12_h_r_16 <X> T_20_25.lc_trk_g0_0
 (16 1)  (1052 401)  (1052 401)  routing T_20_25.sp12_h_r_16 <X> T_20_25.lc_trk_g0_0
 (17 1)  (1053 401)  (1053 401)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (29 2)  (1065 402)  (1065 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1068 402)  (1068 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (1069 402)  (1069 402)  routing T_20_25.lc_trk_g3_1 <X> T_20_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (1070 402)  (1070 402)  routing T_20_25.lc_trk_g3_1 <X> T_20_25.wire_logic_cluster/lc_1/in_3
 (41 2)  (1077 402)  (1077 402)  LC_1 Logic Functioning bit
 (43 2)  (1079 402)  (1079 402)  LC_1 Logic Functioning bit
 (41 3)  (1077 403)  (1077 403)  LC_1 Logic Functioning bit
 (43 3)  (1079 403)  (1079 403)  LC_1 Logic Functioning bit
 (53 3)  (1089 403)  (1089 403)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (15 12)  (1051 412)  (1051 412)  routing T_20_25.sp4_h_r_25 <X> T_20_25.lc_trk_g3_1
 (16 12)  (1052 412)  (1052 412)  routing T_20_25.sp4_h_r_25 <X> T_20_25.lc_trk_g3_1
 (17 12)  (1053 412)  (1053 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (18 13)  (1054 413)  (1054 413)  routing T_20_25.sp4_h_r_25 <X> T_20_25.lc_trk_g3_1


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25

 (3 1)  (1255 401)  (1255 401)  routing T_24_25.sp12_h_l_23 <X> T_24_25.sp12_v_b_0
 (3 7)  (1255 407)  (1255 407)  routing T_24_25.sp12_h_l_23 <X> T_24_25.sp12_v_t_23


RAM_Tile_25_25

 (7 1)  (1313 401)  (1313 401)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 402)  (1306 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (1 2)  (1307 402)  (1307 402)  routing T_25_25.glb_netwk_6 <X> T_25_25.wire_bram/ram/RCLK
 (2 2)  (1308 402)  (1308 402)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 6)  (1320 406)  (1320 406)  routing T_25_25.sp4_v_b_4 <X> T_25_25.lc_trk_g1_4
 (9 7)  (1315 407)  (1315 407)  routing T_25_25.sp4_v_b_4 <X> T_25_25.sp4_v_t_41
 (16 7)  (1322 407)  (1322 407)  routing T_25_25.sp4_v_b_4 <X> T_25_25.lc_trk_g1_4
 (17 7)  (1323 407)  (1323 407)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_b_4 lc_trk_g1_4
 (27 8)  (1333 408)  (1333 408)  routing T_25_25.lc_trk_g1_4 <X> T_25_25.wire_bram/ram/WDATA_11
 (29 8)  (1335 408)  (1335 408)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 408)  (1336 408)  routing T_25_25.lc_trk_g1_4 <X> T_25_25.wire_bram/ram/WDATA_11
 (38 8)  (1344 408)  (1344 408)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (14 10)  (1320 410)  (1320 410)  routing T_25_25.sp4_h_r_44 <X> T_25_25.lc_trk_g2_4
 (14 11)  (1320 411)  (1320 411)  routing T_25_25.sp4_h_r_44 <X> T_25_25.lc_trk_g2_4
 (15 11)  (1321 411)  (1321 411)  routing T_25_25.sp4_h_r_44 <X> T_25_25.lc_trk_g2_4
 (16 11)  (1322 411)  (1322 411)  routing T_25_25.sp4_h_r_44 <X> T_25_25.lc_trk_g2_4
 (17 11)  (1323 411)  (1323 411)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (1306 414)  (1306 414)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE
 (1 14)  (1307 414)  (1307 414)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 415)  (1307 415)  routing T_25_25.lc_trk_g2_4 <X> T_25_25.wire_bram/ram/RE
 (7 15)  (1313 415)  (1313 415)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_26_25

 (9 7)  (1357 407)  (1357 407)  routing T_26_25.sp4_v_b_4 <X> T_26_25.sp4_v_t_41
 (13 10)  (1361 410)  (1361 410)  routing T_26_25.sp4_v_b_8 <X> T_26_25.sp4_v_t_45
 (4 15)  (1352 415)  (1352 415)  routing T_26_25.sp4_v_b_4 <X> T_26_25.sp4_h_l_44
 (5 15)  (1353 415)  (1353 415)  routing T_26_25.sp4_h_l_44 <X> T_26_25.sp4_v_t_44


LogicTile_27_25

 (3 2)  (1405 402)  (1405 402)  routing T_27_25.sp12_v_t_23 <X> T_27_25.sp12_h_l_23


LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24

 (11 12)  (6 396)  (6 396)  routing T_0_24.span4_vert_b_3 <X> T_0_24.span4_vert_t_15


LogicTile_1_24

 (7 13)  (25 397)  (25 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (25 399)  (25 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_2_24



LogicTile_3_24

 (7 15)  (133 399)  (133 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_4_24

 (8 11)  (188 395)  (188 395)  routing T_4_24.sp4_h_r_7 <X> T_4_24.sp4_v_t_42
 (9 11)  (189 395)  (189 395)  routing T_4_24.sp4_h_r_7 <X> T_4_24.sp4_v_t_42


LogicTile_5_24



LogicTile_6_24



LogicTile_7_24

 (7 15)  (349 399)  (349 399)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_8_24

 (8 10)  (404 394)  (404 394)  routing T_8_24.sp4_h_r_7 <X> T_8_24.sp4_h_l_42


LogicTile_9_24

 (25 0)  (463 384)  (463 384)  routing T_9_24.sp4_h_r_10 <X> T_9_24.lc_trk_g0_2
 (22 1)  (460 385)  (460 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (461 385)  (461 385)  routing T_9_24.sp4_h_r_10 <X> T_9_24.lc_trk_g0_2
 (24 1)  (462 385)  (462 385)  routing T_9_24.sp4_h_r_10 <X> T_9_24.lc_trk_g0_2
 (0 2)  (438 386)  (438 386)  routing T_9_24.glb_netwk_6 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (1 2)  (439 386)  (439 386)  routing T_9_24.glb_netwk_6 <X> T_9_24.wire_logic_cluster/lc_7/clk
 (2 2)  (440 386)  (440 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (439 388)  (439 388)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (0 5)  (438 389)  (438 389)  routing T_9_24.glb_netwk_3 <X> T_9_24.wire_logic_cluster/lc_7/cen
 (7 10)  (445 394)  (445 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (445 397)  (445 397)  Column buffer control bit: LH_colbuf_cntl_4

 (0 14)  (438 398)  (438 398)  routing T_9_24.glb_netwk_4 <X> T_9_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 398)  (439 398)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (470 398)  (470 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (474 398)  (474 398)  LC_7 Logic Functioning bit
 (37 14)  (475 398)  (475 398)  LC_7 Logic Functioning bit
 (38 14)  (476 398)  (476 398)  LC_7 Logic Functioning bit
 (39 14)  (477 398)  (477 398)  LC_7 Logic Functioning bit
 (45 14)  (483 398)  (483 398)  LC_7 Logic Functioning bit
 (7 15)  (445 399)  (445 399)  Column buffer control bit: LH_colbuf_cntl_6

 (31 15)  (469 399)  (469 399)  routing T_9_24.lc_trk_g0_2 <X> T_9_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (474 399)  (474 399)  LC_7 Logic Functioning bit
 (37 15)  (475 399)  (475 399)  LC_7 Logic Functioning bit
 (38 15)  (476 399)  (476 399)  LC_7 Logic Functioning bit
 (39 15)  (477 399)  (477 399)  LC_7 Logic Functioning bit


LogicTile_10_24

 (21 0)  (513 384)  (513 384)  routing T_10_24.bnr_op_3 <X> T_10_24.lc_trk_g0_3
 (22 0)  (514 384)  (514 384)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (21 1)  (513 385)  (513 385)  routing T_10_24.bnr_op_3 <X> T_10_24.lc_trk_g0_3
 (22 1)  (514 385)  (514 385)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (516 385)  (516 385)  routing T_10_24.bot_op_2 <X> T_10_24.lc_trk_g0_2
 (21 2)  (513 386)  (513 386)  routing T_10_24.lft_op_7 <X> T_10_24.lc_trk_g0_7
 (22 2)  (514 386)  (514 386)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (516 386)  (516 386)  routing T_10_24.lft_op_7 <X> T_10_24.lc_trk_g0_7
 (14 4)  (506 388)  (506 388)  routing T_10_24.sp4_v_b_0 <X> T_10_24.lc_trk_g1_0
 (15 4)  (507 388)  (507 388)  routing T_10_24.bot_op_1 <X> T_10_24.lc_trk_g1_1
 (17 4)  (509 388)  (509 388)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (16 5)  (508 389)  (508 389)  routing T_10_24.sp4_v_b_0 <X> T_10_24.lc_trk_g1_0
 (17 5)  (509 389)  (509 389)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (27 8)  (519 392)  (519 392)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (520 392)  (520 392)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 392)  (521 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 392)  (522 392)  routing T_10_24.lc_trk_g3_4 <X> T_10_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 392)  (524 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 392)  (526 392)  routing T_10_24.lc_trk_g1_0 <X> T_10_24.wire_logic_cluster/lc_4/in_3
 (37 8)  (529 392)  (529 392)  LC_4 Logic Functioning bit
 (39 8)  (531 392)  (531 392)  LC_4 Logic Functioning bit
 (41 8)  (533 392)  (533 392)  LC_4 Logic Functioning bit
 (43 8)  (535 392)  (535 392)  LC_4 Logic Functioning bit
 (37 9)  (529 393)  (529 393)  LC_4 Logic Functioning bit
 (39 9)  (531 393)  (531 393)  LC_4 Logic Functioning bit
 (41 9)  (533 393)  (533 393)  LC_4 Logic Functioning bit
 (43 9)  (535 393)  (535 393)  LC_4 Logic Functioning bit
 (52 9)  (544 393)  (544 393)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (7 10)  (499 394)  (499 394)  Column buffer control bit: LH_colbuf_cntl_3

 (17 12)  (509 396)  (509 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (29 12)  (521 396)  (521 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 396)  (524 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 396)  (526 396)  routing T_10_24.lc_trk_g1_0 <X> T_10_24.wire_logic_cluster/lc_6/in_3
 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4

 (27 13)  (519 397)  (519 397)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 397)  (520 397)  routing T_10_24.lc_trk_g3_1 <X> T_10_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 397)  (521 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 397)  (522 397)  routing T_10_24.lc_trk_g0_3 <X> T_10_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (528 397)  (528 397)  LC_6 Logic Functioning bit
 (38 13)  (530 397)  (530 397)  LC_6 Logic Functioning bit
 (48 13)  (540 397)  (540 397)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (26 14)  (518 398)  (518 398)  routing T_10_24.lc_trk_g0_7 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 398)  (519 398)  routing T_10_24.lc_trk_g1_1 <X> T_10_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 398)  (521 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (524 398)  (524 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (529 398)  (529 398)  LC_7 Logic Functioning bit
 (39 14)  (531 398)  (531 398)  LC_7 Logic Functioning bit
 (41 14)  (533 398)  (533 398)  LC_7 Logic Functioning bit
 (43 14)  (535 398)  (535 398)  LC_7 Logic Functioning bit
 (52 14)  (544 398)  (544 398)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6

 (15 15)  (507 399)  (507 399)  routing T_10_24.tnr_op_4 <X> T_10_24.lc_trk_g3_4
 (17 15)  (509 399)  (509 399)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4
 (26 15)  (518 399)  (518 399)  routing T_10_24.lc_trk_g0_7 <X> T_10_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 399)  (521 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 399)  (523 399)  routing T_10_24.lc_trk_g0_2 <X> T_10_24.wire_logic_cluster/lc_7/in_3
 (51 15)  (543 399)  (543 399)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_11_24

 (27 0)  (573 384)  (573 384)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 384)  (574 384)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 384)  (575 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 384)  (578 384)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (582 384)  (582 384)  LC_0 Logic Functioning bit
 (37 0)  (583 384)  (583 384)  LC_0 Logic Functioning bit
 (38 0)  (584 384)  (584 384)  LC_0 Logic Functioning bit
 (39 0)  (585 384)  (585 384)  LC_0 Logic Functioning bit
 (44 0)  (590 384)  (590 384)  LC_0 Logic Functioning bit
 (48 0)  (594 384)  (594 384)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (9 1)  (555 385)  (555 385)  routing T_11_24.sp4_v_t_40 <X> T_11_24.sp4_v_b_1
 (10 1)  (556 385)  (556 385)  routing T_11_24.sp4_v_t_40 <X> T_11_24.sp4_v_b_1
 (30 1)  (576 385)  (576 385)  routing T_11_24.lc_trk_g3_2 <X> T_11_24.wire_logic_cluster/lc_0/in_1
 (40 1)  (586 385)  (586 385)  LC_0 Logic Functioning bit
 (41 1)  (587 385)  (587 385)  LC_0 Logic Functioning bit
 (42 1)  (588 385)  (588 385)  LC_0 Logic Functioning bit
 (43 1)  (589 385)  (589 385)  LC_0 Logic Functioning bit
 (48 1)  (594 385)  (594 385)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (49 1)  (595 385)  (595 385)  Carry_In_Mux bit 

 (29 2)  (575 386)  (575 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 386)  (576 386)  routing T_11_24.lc_trk_g0_4 <X> T_11_24.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 386)  (578 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (583 386)  (583 386)  LC_1 Logic Functioning bit
 (39 2)  (585 386)  (585 386)  LC_1 Logic Functioning bit
 (41 2)  (587 386)  (587 386)  LC_1 Logic Functioning bit
 (43 2)  (589 386)  (589 386)  LC_1 Logic Functioning bit
 (15 3)  (561 387)  (561 387)  routing T_11_24.sp4_v_t_9 <X> T_11_24.lc_trk_g0_4
 (16 3)  (562 387)  (562 387)  routing T_11_24.sp4_v_t_9 <X> T_11_24.lc_trk_g0_4
 (17 3)  (563 387)  (563 387)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (37 3)  (583 387)  (583 387)  LC_1 Logic Functioning bit
 (39 3)  (585 387)  (585 387)  LC_1 Logic Functioning bit
 (41 3)  (587 387)  (587 387)  LC_1 Logic Functioning bit
 (43 3)  (589 387)  (589 387)  LC_1 Logic Functioning bit
 (47 3)  (593 387)  (593 387)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (594 387)  (594 387)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (21 6)  (567 390)  (567 390)  routing T_11_24.wire_logic_cluster/lc_7/out <X> T_11_24.lc_trk_g1_7
 (22 6)  (568 390)  (568 390)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (21 8)  (567 392)  (567 392)  routing T_11_24.rgt_op_3 <X> T_11_24.lc_trk_g2_3
 (22 8)  (568 392)  (568 392)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (570 392)  (570 392)  routing T_11_24.rgt_op_3 <X> T_11_24.lc_trk_g2_3
 (7 10)  (553 394)  (553 394)  Column buffer control bit: LH_colbuf_cntl_3

 (14 10)  (560 394)  (560 394)  routing T_11_24.rgt_op_4 <X> T_11_24.lc_trk_g2_4
 (15 11)  (561 395)  (561 395)  routing T_11_24.rgt_op_4 <X> T_11_24.lc_trk_g2_4
 (17 11)  (563 395)  (563 395)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 12)  (572 396)  (572 396)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (573 396)  (573 396)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 396)  (574 396)  routing T_11_24.lc_trk_g3_0 <X> T_11_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 396)  (575 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 396)  (577 396)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 396)  (578 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 396)  (579 396)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 396)  (580 396)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 396)  (581 396)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.input_2_6
 (36 12)  (582 396)  (582 396)  LC_6 Logic Functioning bit
 (37 12)  (583 396)  (583 396)  LC_6 Logic Functioning bit
 (39 12)  (585 396)  (585 396)  LC_6 Logic Functioning bit
 (40 12)  (586 396)  (586 396)  LC_6 Logic Functioning bit
 (41 12)  (587 396)  (587 396)  LC_6 Logic Functioning bit
 (42 12)  (588 396)  (588 396)  LC_6 Logic Functioning bit
 (43 12)  (589 396)  (589 396)  LC_6 Logic Functioning bit
 (52 12)  (598 396)  (598 396)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (15 13)  (561 397)  (561 397)  routing T_11_24.tnr_op_0 <X> T_11_24.lc_trk_g3_0
 (17 13)  (563 397)  (563 397)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (22 13)  (568 397)  (568 397)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (569 397)  (569 397)  routing T_11_24.sp4_v_b_42 <X> T_11_24.lc_trk_g3_2
 (24 13)  (570 397)  (570 397)  routing T_11_24.sp4_v_b_42 <X> T_11_24.lc_trk_g3_2
 (26 13)  (572 397)  (572 397)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 397)  (573 397)  routing T_11_24.lc_trk_g1_7 <X> T_11_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 397)  (575 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 397)  (577 397)  routing T_11_24.lc_trk_g3_6 <X> T_11_24.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 397)  (578 397)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (579 397)  (579 397)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.input_2_6
 (34 13)  (580 397)  (580 397)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.input_2_6
 (35 13)  (581 397)  (581 397)  routing T_11_24.lc_trk_g3_7 <X> T_11_24.input_2_6
 (36 13)  (582 397)  (582 397)  LC_6 Logic Functioning bit
 (37 13)  (583 397)  (583 397)  LC_6 Logic Functioning bit
 (38 13)  (584 397)  (584 397)  LC_6 Logic Functioning bit
 (39 13)  (585 397)  (585 397)  LC_6 Logic Functioning bit
 (40 13)  (586 397)  (586 397)  LC_6 Logic Functioning bit
 (41 13)  (587 397)  (587 397)  LC_6 Logic Functioning bit
 (42 13)  (588 397)  (588 397)  LC_6 Logic Functioning bit
 (43 13)  (589 397)  (589 397)  LC_6 Logic Functioning bit
 (15 14)  (561 398)  (561 398)  routing T_11_24.rgt_op_5 <X> T_11_24.lc_trk_g3_5
 (17 14)  (563 398)  (563 398)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (564 398)  (564 398)  routing T_11_24.rgt_op_5 <X> T_11_24.lc_trk_g3_5
 (21 14)  (567 398)  (567 398)  routing T_11_24.rgt_op_7 <X> T_11_24.lc_trk_g3_7
 (22 14)  (568 398)  (568 398)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (570 398)  (570 398)  routing T_11_24.rgt_op_7 <X> T_11_24.lc_trk_g3_7
 (25 14)  (571 398)  (571 398)  routing T_11_24.rgt_op_6 <X> T_11_24.lc_trk_g3_6
 (28 14)  (574 398)  (574 398)  routing T_11_24.lc_trk_g2_4 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 398)  (575 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 398)  (576 398)  routing T_11_24.lc_trk_g2_4 <X> T_11_24.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 398)  (577 398)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 398)  (578 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 398)  (579 398)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 398)  (580 398)  routing T_11_24.lc_trk_g3_5 <X> T_11_24.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 398)  (583 398)  LC_7 Logic Functioning bit
 (39 14)  (585 398)  (585 398)  LC_7 Logic Functioning bit
 (41 14)  (587 398)  (587 398)  LC_7 Logic Functioning bit
 (43 14)  (589 398)  (589 398)  LC_7 Logic Functioning bit
 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6

 (22 15)  (568 399)  (568 399)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (570 399)  (570 399)  routing T_11_24.rgt_op_6 <X> T_11_24.lc_trk_g3_6
 (26 15)  (572 399)  (572 399)  routing T_11_24.lc_trk_g2_3 <X> T_11_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 399)  (574 399)  routing T_11_24.lc_trk_g2_3 <X> T_11_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 399)  (575 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (582 399)  (582 399)  LC_7 Logic Functioning bit
 (37 15)  (583 399)  (583 399)  LC_7 Logic Functioning bit
 (38 15)  (584 399)  (584 399)  LC_7 Logic Functioning bit
 (39 15)  (585 399)  (585 399)  LC_7 Logic Functioning bit
 (40 15)  (586 399)  (586 399)  LC_7 Logic Functioning bit
 (41 15)  (587 399)  (587 399)  LC_7 Logic Functioning bit
 (42 15)  (588 399)  (588 399)  LC_7 Logic Functioning bit
 (43 15)  (589 399)  (589 399)  LC_7 Logic Functioning bit


LogicTile_12_24

 (27 0)  (627 384)  (627 384)  routing T_12_24.lc_trk_g3_0 <X> T_12_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 384)  (628 384)  routing T_12_24.lc_trk_g3_0 <X> T_12_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 384)  (629 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (635 384)  (635 384)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.input_2_0
 (44 0)  (644 384)  (644 384)  LC_0 Logic Functioning bit
 (32 1)  (632 385)  (632 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (634 385)  (634 385)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.input_2_0
 (35 1)  (635 385)  (635 385)  routing T_12_24.lc_trk_g1_7 <X> T_12_24.input_2_0
 (0 2)  (600 386)  (600 386)  routing T_12_24.glb_netwk_6 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (1 2)  (601 386)  (601 386)  routing T_12_24.glb_netwk_6 <X> T_12_24.wire_logic_cluster/lc_7/clk
 (2 2)  (602 386)  (602 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (627 386)  (627 386)  routing T_12_24.lc_trk_g3_1 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 386)  (628 386)  routing T_12_24.lc_trk_g3_1 <X> T_12_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 386)  (629 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 386)  (632 386)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (641 386)  (641 386)  LC_1 Logic Functioning bit
 (43 2)  (643 386)  (643 386)  LC_1 Logic Functioning bit
 (44 2)  (644 386)  (644 386)  LC_1 Logic Functioning bit
 (45 2)  (645 386)  (645 386)  LC_1 Logic Functioning bit
 (22 3)  (622 387)  (622 387)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (623 387)  (623 387)  routing T_12_24.sp4_v_b_22 <X> T_12_24.lc_trk_g0_6
 (24 3)  (624 387)  (624 387)  routing T_12_24.sp4_v_b_22 <X> T_12_24.lc_trk_g0_6
 (26 3)  (626 387)  (626 387)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (27 3)  (627 387)  (627 387)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 387)  (628 387)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 387)  (629 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (636 387)  (636 387)  LC_1 Logic Functioning bit
 (37 3)  (637 387)  (637 387)  LC_1 Logic Functioning bit
 (38 3)  (638 387)  (638 387)  LC_1 Logic Functioning bit
 (39 3)  (639 387)  (639 387)  LC_1 Logic Functioning bit
 (41 3)  (641 387)  (641 387)  LC_1 Logic Functioning bit
 (43 3)  (643 387)  (643 387)  LC_1 Logic Functioning bit
 (52 3)  (652 387)  (652 387)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (21 4)  (621 388)  (621 388)  routing T_12_24.wire_logic_cluster/lc_3/out <X> T_12_24.lc_trk_g1_3
 (22 4)  (622 388)  (622 388)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 388)  (625 388)  routing T_12_24.wire_logic_cluster/lc_2/out <X> T_12_24.lc_trk_g1_2
 (26 4)  (626 388)  (626 388)  routing T_12_24.lc_trk_g0_6 <X> T_12_24.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 388)  (627 388)  routing T_12_24.lc_trk_g1_2 <X> T_12_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 388)  (629 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 388)  (632 388)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (641 388)  (641 388)  LC_2 Logic Functioning bit
 (43 4)  (643 388)  (643 388)  LC_2 Logic Functioning bit
 (44 4)  (644 388)  (644 388)  LC_2 Logic Functioning bit
 (45 4)  (645 388)  (645 388)  LC_2 Logic Functioning bit
 (53 4)  (653 388)  (653 388)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (22 5)  (622 389)  (622 389)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (626 389)  (626 389)  routing T_12_24.lc_trk_g0_6 <X> T_12_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 389)  (629 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 389)  (630 389)  routing T_12_24.lc_trk_g1_2 <X> T_12_24.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 389)  (636 389)  LC_2 Logic Functioning bit
 (37 5)  (637 389)  (637 389)  LC_2 Logic Functioning bit
 (38 5)  (638 389)  (638 389)  LC_2 Logic Functioning bit
 (39 5)  (639 389)  (639 389)  LC_2 Logic Functioning bit
 (41 5)  (641 389)  (641 389)  LC_2 Logic Functioning bit
 (43 5)  (643 389)  (643 389)  LC_2 Logic Functioning bit
 (17 6)  (617 390)  (617 390)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 390)  (618 390)  routing T_12_24.wire_logic_cluster/lc_5/out <X> T_12_24.lc_trk_g1_5
 (22 6)  (622 390)  (622 390)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (623 390)  (623 390)  routing T_12_24.sp4_v_b_23 <X> T_12_24.lc_trk_g1_7
 (24 6)  (624 390)  (624 390)  routing T_12_24.sp4_v_b_23 <X> T_12_24.lc_trk_g1_7
 (25 6)  (625 390)  (625 390)  routing T_12_24.wire_logic_cluster/lc_6/out <X> T_12_24.lc_trk_g1_6
 (27 6)  (627 390)  (627 390)  routing T_12_24.lc_trk_g1_3 <X> T_12_24.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 390)  (629 390)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 390)  (632 390)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (641 390)  (641 390)  LC_3 Logic Functioning bit
 (43 6)  (643 390)  (643 390)  LC_3 Logic Functioning bit
 (44 6)  (644 390)  (644 390)  LC_3 Logic Functioning bit
 (45 6)  (645 390)  (645 390)  LC_3 Logic Functioning bit
 (22 7)  (622 391)  (622 391)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (626 391)  (626 391)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 391)  (627 391)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 391)  (628 391)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 391)  (629 391)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 391)  (630 391)  routing T_12_24.lc_trk_g1_3 <X> T_12_24.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 391)  (636 391)  LC_3 Logic Functioning bit
 (37 7)  (637 391)  (637 391)  LC_3 Logic Functioning bit
 (38 7)  (638 391)  (638 391)  LC_3 Logic Functioning bit
 (39 7)  (639 391)  (639 391)  LC_3 Logic Functioning bit
 (41 7)  (641 391)  (641 391)  LC_3 Logic Functioning bit
 (43 7)  (643 391)  (643 391)  LC_3 Logic Functioning bit
 (26 8)  (626 392)  (626 392)  routing T_12_24.lc_trk_g0_6 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 392)  (627 392)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 392)  (628 392)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 392)  (629 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 392)  (630 392)  routing T_12_24.lc_trk_g3_4 <X> T_12_24.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 392)  (632 392)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (41 8)  (641 392)  (641 392)  LC_4 Logic Functioning bit
 (43 8)  (643 392)  (643 392)  LC_4 Logic Functioning bit
 (44 8)  (644 392)  (644 392)  LC_4 Logic Functioning bit
 (45 8)  (645 392)  (645 392)  LC_4 Logic Functioning bit
 (26 9)  (626 393)  (626 393)  routing T_12_24.lc_trk_g0_6 <X> T_12_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 393)  (629 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 393)  (636 393)  LC_4 Logic Functioning bit
 (37 9)  (637 393)  (637 393)  LC_4 Logic Functioning bit
 (38 9)  (638 393)  (638 393)  LC_4 Logic Functioning bit
 (39 9)  (639 393)  (639 393)  LC_4 Logic Functioning bit
 (41 9)  (641 393)  (641 393)  LC_4 Logic Functioning bit
 (43 9)  (643 393)  (643 393)  LC_4 Logic Functioning bit
 (9 10)  (609 394)  (609 394)  routing T_12_24.sp4_v_b_7 <X> T_12_24.sp4_h_l_42
 (27 10)  (627 394)  (627 394)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 394)  (629 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 394)  (630 394)  routing T_12_24.lc_trk_g1_5 <X> T_12_24.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 394)  (632 394)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (41 10)  (641 394)  (641 394)  LC_5 Logic Functioning bit
 (43 10)  (643 394)  (643 394)  LC_5 Logic Functioning bit
 (44 10)  (644 394)  (644 394)  LC_5 Logic Functioning bit
 (45 10)  (645 394)  (645 394)  LC_5 Logic Functioning bit
 (17 11)  (617 395)  (617 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (626 395)  (626 395)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 395)  (627 395)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 395)  (628 395)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 395)  (629 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 395)  (636 395)  LC_5 Logic Functioning bit
 (37 11)  (637 395)  (637 395)  LC_5 Logic Functioning bit
 (38 11)  (638 395)  (638 395)  LC_5 Logic Functioning bit
 (39 11)  (639 395)  (639 395)  LC_5 Logic Functioning bit
 (41 11)  (641 395)  (641 395)  LC_5 Logic Functioning bit
 (43 11)  (643 395)  (643 395)  LC_5 Logic Functioning bit
 (17 12)  (617 396)  (617 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 396)  (618 396)  routing T_12_24.wire_logic_cluster/lc_1/out <X> T_12_24.lc_trk_g3_1
 (26 12)  (626 396)  (626 396)  routing T_12_24.lc_trk_g0_6 <X> T_12_24.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 396)  (627 396)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 396)  (629 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 396)  (630 396)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 396)  (632 396)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (41 12)  (641 396)  (641 396)  LC_6 Logic Functioning bit
 (43 12)  (643 396)  (643 396)  LC_6 Logic Functioning bit
 (44 12)  (644 396)  (644 396)  LC_6 Logic Functioning bit
 (45 12)  (645 396)  (645 396)  LC_6 Logic Functioning bit
 (17 13)  (617 397)  (617 397)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (622 397)  (622 397)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (623 397)  (623 397)  routing T_12_24.sp12_v_t_9 <X> T_12_24.lc_trk_g3_2
 (26 13)  (626 397)  (626 397)  routing T_12_24.lc_trk_g0_6 <X> T_12_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 397)  (629 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 397)  (630 397)  routing T_12_24.lc_trk_g1_6 <X> T_12_24.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 397)  (636 397)  LC_6 Logic Functioning bit
 (37 13)  (637 397)  (637 397)  LC_6 Logic Functioning bit
 (38 13)  (638 397)  (638 397)  LC_6 Logic Functioning bit
 (39 13)  (639 397)  (639 397)  LC_6 Logic Functioning bit
 (41 13)  (641 397)  (641 397)  LC_6 Logic Functioning bit
 (43 13)  (643 397)  (643 397)  LC_6 Logic Functioning bit
 (0 14)  (600 398)  (600 398)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 398)  (601 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (614 398)  (614 398)  routing T_12_24.wire_logic_cluster/lc_4/out <X> T_12_24.lc_trk_g3_4
 (21 14)  (621 398)  (621 398)  routing T_12_24.wire_logic_cluster/lc_7/out <X> T_12_24.lc_trk_g3_7
 (22 14)  (622 398)  (622 398)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 398)  (627 398)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 398)  (628 398)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 398)  (629 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 398)  (630 398)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 398)  (632 398)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (41 14)  (641 398)  (641 398)  LC_7 Logic Functioning bit
 (43 14)  (643 398)  (643 398)  LC_7 Logic Functioning bit
 (44 14)  (644 398)  (644 398)  LC_7 Logic Functioning bit
 (45 14)  (645 398)  (645 398)  LC_7 Logic Functioning bit
 (1 15)  (601 399)  (601 399)  routing T_12_24.lc_trk_g2_4 <X> T_12_24.wire_logic_cluster/lc_7/s_r
 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6

 (17 15)  (617 399)  (617 399)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (626 399)  (626 399)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 399)  (627 399)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 399)  (628 399)  routing T_12_24.lc_trk_g3_2 <X> T_12_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 399)  (629 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 399)  (630 399)  routing T_12_24.lc_trk_g3_7 <X> T_12_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (636 399)  (636 399)  LC_7 Logic Functioning bit
 (37 15)  (637 399)  (637 399)  LC_7 Logic Functioning bit
 (38 15)  (638 399)  (638 399)  LC_7 Logic Functioning bit
 (39 15)  (639 399)  (639 399)  LC_7 Logic Functioning bit
 (41 15)  (641 399)  (641 399)  LC_7 Logic Functioning bit
 (43 15)  (643 399)  (643 399)  LC_7 Logic Functioning bit


LogicTile_13_24

 (26 0)  (680 384)  (680 384)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 384)  (681 384)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 384)  (683 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 384)  (684 384)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 384)  (685 384)  routing T_13_24.lc_trk_g0_5 <X> T_13_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 384)  (686 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 384)  (690 384)  LC_0 Logic Functioning bit
 (37 0)  (691 384)  (691 384)  LC_0 Logic Functioning bit
 (39 0)  (693 384)  (693 384)  LC_0 Logic Functioning bit
 (40 0)  (694 384)  (694 384)  LC_0 Logic Functioning bit
 (42 0)  (696 384)  (696 384)  LC_0 Logic Functioning bit
 (43 0)  (697 384)  (697 384)  LC_0 Logic Functioning bit
 (53 0)  (707 384)  (707 384)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (26 1)  (680 385)  (680 385)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 385)  (681 385)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 385)  (683 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 385)  (684 385)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 385)  (686 385)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (687 385)  (687 385)  routing T_13_24.lc_trk_g2_0 <X> T_13_24.input_2_0
 (36 1)  (690 385)  (690 385)  LC_0 Logic Functioning bit
 (38 1)  (692 385)  (692 385)  LC_0 Logic Functioning bit
 (40 1)  (694 385)  (694 385)  LC_0 Logic Functioning bit
 (41 1)  (695 385)  (695 385)  LC_0 Logic Functioning bit
 (43 1)  (697 385)  (697 385)  LC_0 Logic Functioning bit
 (15 2)  (669 386)  (669 386)  routing T_13_24.lft_op_5 <X> T_13_24.lc_trk_g0_5
 (17 2)  (671 386)  (671 386)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (672 386)  (672 386)  routing T_13_24.lft_op_5 <X> T_13_24.lc_trk_g0_5
 (26 2)  (680 386)  (680 386)  routing T_13_24.lc_trk_g0_5 <X> T_13_24.wire_logic_cluster/lc_1/in_0
 (28 2)  (682 386)  (682 386)  routing T_13_24.lc_trk_g2_0 <X> T_13_24.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 386)  (683 386)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 386)  (685 386)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 386)  (686 386)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 386)  (688 386)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 386)  (689 386)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.input_2_1
 (36 2)  (690 386)  (690 386)  LC_1 Logic Functioning bit
 (39 2)  (693 386)  (693 386)  LC_1 Logic Functioning bit
 (40 2)  (694 386)  (694 386)  LC_1 Logic Functioning bit
 (41 2)  (695 386)  (695 386)  LC_1 Logic Functioning bit
 (42 2)  (696 386)  (696 386)  LC_1 Logic Functioning bit
 (29 3)  (683 387)  (683 387)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 387)  (685 387)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 387)  (686 387)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (688 387)  (688 387)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.input_2_1
 (35 3)  (689 387)  (689 387)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.input_2_1
 (36 3)  (690 387)  (690 387)  LC_1 Logic Functioning bit
 (40 3)  (694 387)  (694 387)  LC_1 Logic Functioning bit
 (41 3)  (695 387)  (695 387)  LC_1 Logic Functioning bit
 (42 3)  (696 387)  (696 387)  LC_1 Logic Functioning bit
 (43 3)  (697 387)  (697 387)  LC_1 Logic Functioning bit
 (21 4)  (675 388)  (675 388)  routing T_13_24.lft_op_3 <X> T_13_24.lc_trk_g1_3
 (22 4)  (676 388)  (676 388)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 388)  (678 388)  routing T_13_24.lft_op_3 <X> T_13_24.lc_trk_g1_3
 (25 4)  (679 388)  (679 388)  routing T_13_24.lft_op_2 <X> T_13_24.lc_trk_g1_2
 (27 4)  (681 388)  (681 388)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 388)  (683 388)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 388)  (684 388)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 388)  (685 388)  routing T_13_24.lc_trk_g0_5 <X> T_13_24.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 388)  (686 388)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 388)  (690 388)  LC_2 Logic Functioning bit
 (39 4)  (693 388)  (693 388)  LC_2 Logic Functioning bit
 (40 4)  (694 388)  (694 388)  LC_2 Logic Functioning bit
 (41 4)  (695 388)  (695 388)  LC_2 Logic Functioning bit
 (42 4)  (696 388)  (696 388)  LC_2 Logic Functioning bit
 (43 4)  (697 388)  (697 388)  LC_2 Logic Functioning bit
 (50 4)  (704 388)  (704 388)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (676 389)  (676 389)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (678 389)  (678 389)  routing T_13_24.lft_op_2 <X> T_13_24.lc_trk_g1_2
 (26 5)  (680 389)  (680 389)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 389)  (681 389)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 389)  (683 389)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 389)  (690 389)  LC_2 Logic Functioning bit
 (38 5)  (692 389)  (692 389)  LC_2 Logic Functioning bit
 (39 5)  (693 389)  (693 389)  LC_2 Logic Functioning bit
 (40 5)  (694 389)  (694 389)  LC_2 Logic Functioning bit
 (41 5)  (695 389)  (695 389)  LC_2 Logic Functioning bit
 (42 5)  (696 389)  (696 389)  LC_2 Logic Functioning bit
 (43 5)  (697 389)  (697 389)  LC_2 Logic Functioning bit
 (14 6)  (668 390)  (668 390)  routing T_13_24.lft_op_4 <X> T_13_24.lc_trk_g1_4
 (21 6)  (675 390)  (675 390)  routing T_13_24.lft_op_7 <X> T_13_24.lc_trk_g1_7
 (22 6)  (676 390)  (676 390)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 390)  (678 390)  routing T_13_24.lft_op_7 <X> T_13_24.lc_trk_g1_7
 (25 6)  (679 390)  (679 390)  routing T_13_24.lft_op_6 <X> T_13_24.lc_trk_g1_6
 (15 7)  (669 391)  (669 391)  routing T_13_24.lft_op_4 <X> T_13_24.lc_trk_g1_4
 (17 7)  (671 391)  (671 391)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (676 391)  (676 391)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 391)  (678 391)  routing T_13_24.lft_op_6 <X> T_13_24.lc_trk_g1_6
 (6 8)  (660 392)  (660 392)  routing T_13_24.sp4_v_t_38 <X> T_13_24.sp4_v_b_6
 (25 8)  (679 392)  (679 392)  routing T_13_24.wire_logic_cluster/lc_2/out <X> T_13_24.lc_trk_g2_2
 (26 8)  (680 392)  (680 392)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 392)  (681 392)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 392)  (683 392)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 392)  (684 392)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 392)  (685 392)  routing T_13_24.lc_trk_g0_5 <X> T_13_24.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 392)  (686 392)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 392)  (690 392)  LC_4 Logic Functioning bit
 (37 8)  (691 392)  (691 392)  LC_4 Logic Functioning bit
 (38 8)  (692 392)  (692 392)  LC_4 Logic Functioning bit
 (39 8)  (693 392)  (693 392)  LC_4 Logic Functioning bit
 (5 9)  (659 393)  (659 393)  routing T_13_24.sp4_v_t_38 <X> T_13_24.sp4_v_b_6
 (14 9)  (668 393)  (668 393)  routing T_13_24.tnl_op_0 <X> T_13_24.lc_trk_g2_0
 (15 9)  (669 393)  (669 393)  routing T_13_24.tnl_op_0 <X> T_13_24.lc_trk_g2_0
 (17 9)  (671 393)  (671 393)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (22 9)  (676 393)  (676 393)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (680 393)  (680 393)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 393)  (681 393)  routing T_13_24.lc_trk_g1_7 <X> T_13_24.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 393)  (683 393)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 393)  (684 393)  routing T_13_24.lc_trk_g1_6 <X> T_13_24.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 393)  (686 393)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (687 393)  (687 393)  routing T_13_24.lc_trk_g2_0 <X> T_13_24.input_2_4
 (37 9)  (691 393)  (691 393)  LC_4 Logic Functioning bit
 (38 9)  (692 393)  (692 393)  LC_4 Logic Functioning bit
 (40 9)  (694 393)  (694 393)  LC_4 Logic Functioning bit
 (43 9)  (697 393)  (697 393)  LC_4 Logic Functioning bit
 (26 10)  (680 394)  (680 394)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 394)  (681 394)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 394)  (683 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 394)  (686 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 394)  (687 394)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 394)  (688 394)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (37 10)  (691 394)  (691 394)  LC_5 Logic Functioning bit
 (39 10)  (693 394)  (693 394)  LC_5 Logic Functioning bit
 (40 10)  (694 394)  (694 394)  LC_5 Logic Functioning bit
 (41 10)  (695 394)  (695 394)  LC_5 Logic Functioning bit
 (42 10)  (696 394)  (696 394)  LC_5 Logic Functioning bit
 (50 10)  (704 394)  (704 394)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (681 395)  (681 395)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 395)  (683 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 395)  (684 395)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (38 11)  (692 395)  (692 395)  LC_5 Logic Functioning bit
 (39 11)  (693 395)  (693 395)  LC_5 Logic Functioning bit
 (40 11)  (694 395)  (694 395)  LC_5 Logic Functioning bit
 (41 11)  (695 395)  (695 395)  LC_5 Logic Functioning bit
 (17 12)  (671 396)  (671 396)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 396)  (672 396)  routing T_13_24.wire_logic_cluster/lc_1/out <X> T_13_24.lc_trk_g3_1
 (27 12)  (681 396)  (681 396)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 396)  (683 396)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 396)  (684 396)  routing T_13_24.lc_trk_g1_4 <X> T_13_24.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 396)  (685 396)  routing T_13_24.lc_trk_g0_5 <X> T_13_24.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 396)  (686 396)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 396)  (690 396)  LC_6 Logic Functioning bit
 (37 12)  (691 396)  (691 396)  LC_6 Logic Functioning bit
 (38 12)  (692 396)  (692 396)  LC_6 Logic Functioning bit
 (43 12)  (697 396)  (697 396)  LC_6 Logic Functioning bit
 (50 12)  (704 396)  (704 396)  Cascade bit: LH_LC06_inmux02_5

 (27 13)  (681 397)  (681 397)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 397)  (682 397)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 397)  (683 397)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (36 13)  (690 397)  (690 397)  LC_6 Logic Functioning bit
 (37 13)  (691 397)  (691 397)  LC_6 Logic Functioning bit
 (42 13)  (696 397)  (696 397)  LC_6 Logic Functioning bit
 (43 13)  (697 397)  (697 397)  LC_6 Logic Functioning bit
 (27 14)  (681 398)  (681 398)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 398)  (683 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 398)  (686 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 398)  (687 398)  routing T_13_24.lc_trk_g2_2 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (38 14)  (692 398)  (692 398)  LC_7 Logic Functioning bit
 (39 14)  (693 398)  (693 398)  LC_7 Logic Functioning bit
 (40 14)  (694 398)  (694 398)  LC_7 Logic Functioning bit
 (41 14)  (695 398)  (695 398)  LC_7 Logic Functioning bit
 (42 14)  (696 398)  (696 398)  LC_7 Logic Functioning bit
 (43 14)  (697 398)  (697 398)  LC_7 Logic Functioning bit
 (50 14)  (704 398)  (704 398)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (680 399)  (680 399)  routing T_13_24.lc_trk_g1_2 <X> T_13_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 399)  (681 399)  routing T_13_24.lc_trk_g1_2 <X> T_13_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 399)  (683 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 399)  (684 399)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 399)  (685 399)  routing T_13_24.lc_trk_g2_2 <X> T_13_24.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 399)  (690 399)  LC_7 Logic Functioning bit
 (38 15)  (692 399)  (692 399)  LC_7 Logic Functioning bit
 (41 15)  (695 399)  (695 399)  LC_7 Logic Functioning bit
 (43 15)  (697 399)  (697 399)  LC_7 Logic Functioning bit


LogicTile_14_24

 (19 10)  (727 394)  (727 394)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (11 2)  (885 386)  (885 386)  routing T_17_24.sp4_v_b_11 <X> T_17_24.sp4_v_t_39
 (12 3)  (886 387)  (886 387)  routing T_17_24.sp4_v_b_11 <X> T_17_24.sp4_v_t_39
 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24

 (7 15)  (1097 399)  (1097 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_22_24



LogicTile_23_24

 (7 15)  (1205 399)  (1205 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_24_24



RAM_Tile_25_24

 (3 0)  (1309 384)  (1309 384)  routing T_25_24.sp12_v_t_23 <X> T_25_24.sp12_v_b_0
 (7 0)  (1313 384)  (1313 384)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (1327 384)  (1327 384)  routing T_25_24.sp4_v_b_3 <X> T_25_24.lc_trk_g0_3
 (22 0)  (1328 384)  (1328 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (1329 384)  (1329 384)  routing T_25_24.sp4_v_b_3 <X> T_25_24.lc_trk_g0_3
 (7 1)  (1313 385)  (1313 385)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 385)  (1328 385)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (1329 385)  (1329 385)  routing T_25_24.sp4_v_t_7 <X> T_25_24.lc_trk_g0_2
 (24 1)  (1330 385)  (1330 385)  routing T_25_24.sp4_v_t_7 <X> T_25_24.lc_trk_g0_2
 (0 2)  (1306 386)  (1306 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (1 2)  (1307 386)  (1307 386)  routing T_25_24.glb_netwk_6 <X> T_25_24.wire_bram/ram/WCLK
 (2 2)  (1308 386)  (1308 386)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 386)  (1313 386)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 387)  (1313 387)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 388)  (1307 388)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 388)  (1313 388)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (1307 389)  (1307 389)  routing T_25_24.lc_trk_g0_2 <X> T_25_24.wire_bram/ram/WCLKE
 (7 5)  (1313 389)  (1313 389)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (4 6)  (1310 390)  (1310 390)  routing T_25_24.sp4_v_b_3 <X> T_25_24.sp4_v_t_38
 (7 6)  (1313 390)  (1313 390)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 391)  (1313 391)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (29 8)  (1335 392)  (1335 392)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (30 9)  (1336 393)  (1336 393)  routing T_25_24.lc_trk_g0_3 <X> T_25_24.wire_bram/ram/WDATA_3
 (39 9)  (1345 393)  (1345 393)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (0 14)  (1306 398)  (1306 398)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (1 14)  (1307 398)  (1307 398)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 398)  (1323 398)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 399)  (1306 399)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (1 15)  (1307 399)  (1307 399)  routing T_25_24.lc_trk_g3_5 <X> T_25_24.wire_bram/ram/WE
 (7 15)  (1313 399)  (1313 399)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_6_23

 (3 0)  (291 368)  (291 368)  routing T_6_23.sp12_h_r_0 <X> T_6_23.sp12_v_b_0
 (3 1)  (291 369)  (291 369)  routing T_6_23.sp12_h_r_0 <X> T_6_23.sp12_v_b_0
 (9 3)  (297 371)  (297 371)  routing T_6_23.sp4_v_b_1 <X> T_6_23.sp4_v_t_36


LogicTile_9_23

 (3 0)  (441 368)  (441 368)  routing T_9_23.sp12_h_r_0 <X> T_9_23.sp12_v_b_0
 (27 0)  (465 368)  (465 368)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (466 368)  (466 368)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (467 368)  (467 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (470 368)  (470 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 368)  (471 368)  routing T_9_23.lc_trk_g2_3 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 368)  (473 368)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.input_2_0
 (41 0)  (479 368)  (479 368)  LC_0 Logic Functioning bit
 (53 0)  (491 368)  (491 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (3 1)  (441 369)  (441 369)  routing T_9_23.sp12_h_r_0 <X> T_9_23.sp12_v_b_0
 (27 1)  (465 369)  (465 369)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 369)  (466 369)  routing T_9_23.lc_trk_g3_1 <X> T_9_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 369)  (467 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 369)  (468 369)  routing T_9_23.lc_trk_g3_2 <X> T_9_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (469 369)  (469 369)  routing T_9_23.lc_trk_g2_3 <X> T_9_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (470 369)  (470 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (472 369)  (472 369)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.input_2_0
 (35 1)  (473 369)  (473 369)  routing T_9_23.lc_trk_g1_7 <X> T_9_23.input_2_0
 (43 1)  (481 369)  (481 369)  LC_0 Logic Functioning bit
 (22 6)  (460 374)  (460 374)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (462 374)  (462 374)  routing T_9_23.top_op_7 <X> T_9_23.lc_trk_g1_7
 (21 7)  (459 375)  (459 375)  routing T_9_23.top_op_7 <X> T_9_23.lc_trk_g1_7
 (21 8)  (459 376)  (459 376)  routing T_9_23.rgt_op_3 <X> T_9_23.lc_trk_g2_3
 (22 8)  (460 376)  (460 376)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (462 376)  (462 376)  routing T_9_23.rgt_op_3 <X> T_9_23.lc_trk_g2_3
 (8 12)  (446 380)  (446 380)  routing T_9_23.sp4_v_b_4 <X> T_9_23.sp4_h_r_10
 (9 12)  (447 380)  (447 380)  routing T_9_23.sp4_v_b_4 <X> T_9_23.sp4_h_r_10
 (10 12)  (448 380)  (448 380)  routing T_9_23.sp4_v_b_4 <X> T_9_23.sp4_h_r_10
 (15 12)  (453 380)  (453 380)  routing T_9_23.rgt_op_1 <X> T_9_23.lc_trk_g3_1
 (17 12)  (455 380)  (455 380)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (456 380)  (456 380)  routing T_9_23.rgt_op_1 <X> T_9_23.lc_trk_g3_1
 (25 12)  (463 380)  (463 380)  routing T_9_23.rgt_op_2 <X> T_9_23.lc_trk_g3_2
 (22 13)  (460 381)  (460 381)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (462 381)  (462 381)  routing T_9_23.rgt_op_2 <X> T_9_23.lc_trk_g3_2


LogicTile_10_23

 (31 0)  (523 368)  (523 368)  routing T_10_23.lc_trk_g2_5 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 368)  (524 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 368)  (525 368)  routing T_10_23.lc_trk_g2_5 <X> T_10_23.wire_logic_cluster/lc_0/in_3
 (36 0)  (528 368)  (528 368)  LC_0 Logic Functioning bit
 (37 0)  (529 368)  (529 368)  LC_0 Logic Functioning bit
 (38 0)  (530 368)  (530 368)  LC_0 Logic Functioning bit
 (39 0)  (531 368)  (531 368)  LC_0 Logic Functioning bit
 (45 0)  (537 368)  (537 368)  LC_0 Logic Functioning bit
 (53 0)  (545 368)  (545 368)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (36 1)  (528 369)  (528 369)  LC_0 Logic Functioning bit
 (37 1)  (529 369)  (529 369)  LC_0 Logic Functioning bit
 (38 1)  (530 369)  (530 369)  LC_0 Logic Functioning bit
 (39 1)  (531 369)  (531 369)  LC_0 Logic Functioning bit
 (0 2)  (492 370)  (492 370)  routing T_10_23.glb_netwk_6 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (1 2)  (493 370)  (493 370)  routing T_10_23.glb_netwk_6 <X> T_10_23.wire_logic_cluster/lc_7/clk
 (2 2)  (494 370)  (494 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (518 370)  (518 370)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (36 2)  (528 370)  (528 370)  LC_1 Logic Functioning bit
 (38 2)  (530 370)  (530 370)  LC_1 Logic Functioning bit
 (41 2)  (533 370)  (533 370)  LC_1 Logic Functioning bit
 (43 2)  (535 370)  (535 370)  LC_1 Logic Functioning bit
 (45 2)  (537 370)  (537 370)  LC_1 Logic Functioning bit
 (8 3)  (500 371)  (500 371)  routing T_10_23.sp4_h_r_7 <X> T_10_23.sp4_v_t_36
 (9 3)  (501 371)  (501 371)  routing T_10_23.sp4_h_r_7 <X> T_10_23.sp4_v_t_36
 (10 3)  (502 371)  (502 371)  routing T_10_23.sp4_h_r_7 <X> T_10_23.sp4_v_t_36
 (26 3)  (518 371)  (518 371)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 371)  (520 371)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 371)  (521 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 371)  (529 371)  LC_1 Logic Functioning bit
 (39 3)  (531 371)  (531 371)  LC_1 Logic Functioning bit
 (40 3)  (532 371)  (532 371)  LC_1 Logic Functioning bit
 (42 3)  (534 371)  (534 371)  LC_1 Logic Functioning bit
 (1 4)  (493 372)  (493 372)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (32 4)  (524 372)  (524 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 372)  (525 372)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 372)  (526 372)  routing T_10_23.lc_trk_g3_0 <X> T_10_23.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 372)  (528 372)  LC_2 Logic Functioning bit
 (37 4)  (529 372)  (529 372)  LC_2 Logic Functioning bit
 (38 4)  (530 372)  (530 372)  LC_2 Logic Functioning bit
 (39 4)  (531 372)  (531 372)  LC_2 Logic Functioning bit
 (45 4)  (537 372)  (537 372)  LC_2 Logic Functioning bit
 (0 5)  (492 373)  (492 373)  routing T_10_23.glb_netwk_3 <X> T_10_23.wire_logic_cluster/lc_7/cen
 (36 5)  (528 373)  (528 373)  LC_2 Logic Functioning bit
 (37 5)  (529 373)  (529 373)  LC_2 Logic Functioning bit
 (38 5)  (530 373)  (530 373)  LC_2 Logic Functioning bit
 (39 5)  (531 373)  (531 373)  LC_2 Logic Functioning bit
 (48 5)  (540 373)  (540 373)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (31 6)  (523 374)  (523 374)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 374)  (524 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 374)  (525 374)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 374)  (528 374)  LC_3 Logic Functioning bit
 (37 6)  (529 374)  (529 374)  LC_3 Logic Functioning bit
 (38 6)  (530 374)  (530 374)  LC_3 Logic Functioning bit
 (39 6)  (531 374)  (531 374)  LC_3 Logic Functioning bit
 (45 6)  (537 374)  (537 374)  LC_3 Logic Functioning bit
 (53 6)  (545 374)  (545 374)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (31 7)  (523 375)  (523 375)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 375)  (528 375)  LC_3 Logic Functioning bit
 (37 7)  (529 375)  (529 375)  LC_3 Logic Functioning bit
 (38 7)  (530 375)  (530 375)  LC_3 Logic Functioning bit
 (39 7)  (531 375)  (531 375)  LC_3 Logic Functioning bit
 (48 7)  (540 375)  (540 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (26 8)  (518 376)  (518 376)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (36 8)  (528 376)  (528 376)  LC_4 Logic Functioning bit
 (38 8)  (530 376)  (530 376)  LC_4 Logic Functioning bit
 (41 8)  (533 376)  (533 376)  LC_4 Logic Functioning bit
 (43 8)  (535 376)  (535 376)  LC_4 Logic Functioning bit
 (45 8)  (537 376)  (537 376)  LC_4 Logic Functioning bit
 (26 9)  (518 377)  (518 377)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 377)  (520 377)  routing T_10_23.lc_trk_g2_6 <X> T_10_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 377)  (521 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (37 9)  (529 377)  (529 377)  LC_4 Logic Functioning bit
 (39 9)  (531 377)  (531 377)  LC_4 Logic Functioning bit
 (40 9)  (532 377)  (532 377)  LC_4 Logic Functioning bit
 (42 9)  (534 377)  (534 377)  LC_4 Logic Functioning bit
 (52 9)  (544 377)  (544 377)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (507 378)  (507 378)  routing T_10_23.rgt_op_5 <X> T_10_23.lc_trk_g2_5
 (17 10)  (509 378)  (509 378)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (510 378)  (510 378)  routing T_10_23.rgt_op_5 <X> T_10_23.lc_trk_g2_5
 (21 10)  (513 378)  (513 378)  routing T_10_23.rgt_op_7 <X> T_10_23.lc_trk_g2_7
 (22 10)  (514 378)  (514 378)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (516 378)  (516 378)  routing T_10_23.rgt_op_7 <X> T_10_23.lc_trk_g2_7
 (25 10)  (517 378)  (517 378)  routing T_10_23.rgt_op_6 <X> T_10_23.lc_trk_g2_6
 (22 11)  (514 379)  (514 379)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (516 379)  (516 379)  routing T_10_23.rgt_op_6 <X> T_10_23.lc_trk_g2_6
 (4 12)  (496 380)  (496 380)  routing T_10_23.sp4_v_t_36 <X> T_10_23.sp4_v_b_9
 (6 12)  (498 380)  (498 380)  routing T_10_23.sp4_v_t_36 <X> T_10_23.sp4_v_b_9
 (31 12)  (523 380)  (523 380)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 380)  (524 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 380)  (525 380)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 380)  (528 380)  LC_6 Logic Functioning bit
 (37 12)  (529 380)  (529 380)  LC_6 Logic Functioning bit
 (38 12)  (530 380)  (530 380)  LC_6 Logic Functioning bit
 (39 12)  (531 380)  (531 380)  LC_6 Logic Functioning bit
 (45 12)  (537 380)  (537 380)  LC_6 Logic Functioning bit
 (51 12)  (543 380)  (543 380)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (52 12)  (544 380)  (544 380)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (507 381)  (507 381)  routing T_10_23.tnr_op_0 <X> T_10_23.lc_trk_g3_0
 (17 13)  (509 381)  (509 381)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (31 13)  (523 381)  (523 381)  routing T_10_23.lc_trk_g2_7 <X> T_10_23.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 381)  (528 381)  LC_6 Logic Functioning bit
 (37 13)  (529 381)  (529 381)  LC_6 Logic Functioning bit
 (38 13)  (530 381)  (530 381)  LC_6 Logic Functioning bit
 (39 13)  (531 381)  (531 381)  LC_6 Logic Functioning bit
 (48 13)  (540 381)  (540 381)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (543 381)  (543 381)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (492 382)  (492 382)  routing T_10_23.glb_netwk_4 <X> T_10_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 382)  (493 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_11_23

 (26 0)  (572 368)  (572 368)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 368)  (573 368)  routing T_11_23.lc_trk_g1_0 <X> T_11_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 368)  (575 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 368)  (577 368)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 368)  (578 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 368)  (579 368)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (580 368)  (580 368)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 368)  (581 368)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.input_2_0
 (41 0)  (587 368)  (587 368)  LC_0 Logic Functioning bit
 (43 0)  (589 368)  (589 368)  LC_0 Logic Functioning bit
 (44 0)  (590 368)  (590 368)  LC_0 Logic Functioning bit
 (45 0)  (591 368)  (591 368)  LC_0 Logic Functioning bit
 (26 1)  (572 369)  (572 369)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 369)  (573 369)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 369)  (575 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 369)  (577 369)  routing T_11_23.lc_trk_g3_6 <X> T_11_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 369)  (578 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (579 369)  (579 369)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.input_2_0
 (35 1)  (581 369)  (581 369)  routing T_11_23.lc_trk_g2_6 <X> T_11_23.input_2_0
 (36 1)  (582 369)  (582 369)  LC_0 Logic Functioning bit
 (37 1)  (583 369)  (583 369)  LC_0 Logic Functioning bit
 (38 1)  (584 369)  (584 369)  LC_0 Logic Functioning bit
 (39 1)  (585 369)  (585 369)  LC_0 Logic Functioning bit
 (41 1)  (587 369)  (587 369)  LC_0 Logic Functioning bit
 (43 1)  (589 369)  (589 369)  LC_0 Logic Functioning bit
 (48 1)  (594 369)  (594 369)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (0 2)  (546 370)  (546 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (1 2)  (547 370)  (547 370)  routing T_11_23.glb_netwk_6 <X> T_11_23.wire_logic_cluster/lc_7/clk
 (2 2)  (548 370)  (548 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (567 370)  (567 370)  routing T_11_23.bnr_op_7 <X> T_11_23.lc_trk_g0_7
 (22 2)  (568 370)  (568 370)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (25 2)  (571 370)  (571 370)  routing T_11_23.lft_op_6 <X> T_11_23.lc_trk_g0_6
 (26 2)  (572 370)  (572 370)  routing T_11_23.lc_trk_g0_7 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 370)  (573 370)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 370)  (574 370)  routing T_11_23.lc_trk_g3_1 <X> T_11_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 370)  (575 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 370)  (578 370)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (41 2)  (587 370)  (587 370)  LC_1 Logic Functioning bit
 (43 2)  (589 370)  (589 370)  LC_1 Logic Functioning bit
 (44 2)  (590 370)  (590 370)  LC_1 Logic Functioning bit
 (45 2)  (591 370)  (591 370)  LC_1 Logic Functioning bit
 (46 2)  (592 370)  (592 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (21 3)  (567 371)  (567 371)  routing T_11_23.bnr_op_7 <X> T_11_23.lc_trk_g0_7
 (22 3)  (568 371)  (568 371)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (570 371)  (570 371)  routing T_11_23.lft_op_6 <X> T_11_23.lc_trk_g0_6
 (26 3)  (572 371)  (572 371)  routing T_11_23.lc_trk_g0_7 <X> T_11_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 371)  (575 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 371)  (582 371)  LC_1 Logic Functioning bit
 (37 3)  (583 371)  (583 371)  LC_1 Logic Functioning bit
 (38 3)  (584 371)  (584 371)  LC_1 Logic Functioning bit
 (39 3)  (585 371)  (585 371)  LC_1 Logic Functioning bit
 (41 3)  (587 371)  (587 371)  LC_1 Logic Functioning bit
 (43 3)  (589 371)  (589 371)  LC_1 Logic Functioning bit
 (48 3)  (594 371)  (594 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (14 4)  (560 372)  (560 372)  routing T_11_23.wire_logic_cluster/lc_0/out <X> T_11_23.lc_trk_g1_0
 (21 4)  (567 372)  (567 372)  routing T_11_23.wire_logic_cluster/lc_3/out <X> T_11_23.lc_trk_g1_3
 (22 4)  (568 372)  (568 372)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 372)  (571 372)  routing T_11_23.wire_logic_cluster/lc_2/out <X> T_11_23.lc_trk_g1_2
 (26 4)  (572 372)  (572 372)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 372)  (573 372)  routing T_11_23.lc_trk_g1_2 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 372)  (575 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 372)  (578 372)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (41 4)  (587 372)  (587 372)  LC_2 Logic Functioning bit
 (43 4)  (589 372)  (589 372)  LC_2 Logic Functioning bit
 (44 4)  (590 372)  (590 372)  LC_2 Logic Functioning bit
 (45 4)  (591 372)  (591 372)  LC_2 Logic Functioning bit
 (53 4)  (599 372)  (599 372)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (17 5)  (563 373)  (563 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (568 373)  (568 373)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (572 373)  (572 373)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 373)  (573 373)  routing T_11_23.lc_trk_g1_7 <X> T_11_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 373)  (575 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 373)  (576 373)  routing T_11_23.lc_trk_g1_2 <X> T_11_23.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 373)  (582 373)  LC_2 Logic Functioning bit
 (37 5)  (583 373)  (583 373)  LC_2 Logic Functioning bit
 (38 5)  (584 373)  (584 373)  LC_2 Logic Functioning bit
 (39 5)  (585 373)  (585 373)  LC_2 Logic Functioning bit
 (41 5)  (587 373)  (587 373)  LC_2 Logic Functioning bit
 (43 5)  (589 373)  (589 373)  LC_2 Logic Functioning bit
 (52 5)  (598 373)  (598 373)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (53 5)  (599 373)  (599 373)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (21 6)  (567 374)  (567 374)  routing T_11_23.bnr_op_7 <X> T_11_23.lc_trk_g1_7
 (22 6)  (568 374)  (568 374)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (572 374)  (572 374)  routing T_11_23.lc_trk_g0_7 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 374)  (573 374)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 374)  (575 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 374)  (578 374)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (41 6)  (587 374)  (587 374)  LC_3 Logic Functioning bit
 (43 6)  (589 374)  (589 374)  LC_3 Logic Functioning bit
 (44 6)  (590 374)  (590 374)  LC_3 Logic Functioning bit
 (45 6)  (591 374)  (591 374)  LC_3 Logic Functioning bit
 (51 6)  (597 374)  (597 374)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (53 6)  (599 374)  (599 374)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (21 7)  (567 375)  (567 375)  routing T_11_23.bnr_op_7 <X> T_11_23.lc_trk_g1_7
 (22 7)  (568 375)  (568 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (572 375)  (572 375)  routing T_11_23.lc_trk_g0_7 <X> T_11_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 375)  (575 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 375)  (576 375)  routing T_11_23.lc_trk_g1_3 <X> T_11_23.wire_logic_cluster/lc_3/in_1
 (36 7)  (582 375)  (582 375)  LC_3 Logic Functioning bit
 (37 7)  (583 375)  (583 375)  LC_3 Logic Functioning bit
 (38 7)  (584 375)  (584 375)  LC_3 Logic Functioning bit
 (39 7)  (585 375)  (585 375)  LC_3 Logic Functioning bit
 (41 7)  (587 375)  (587 375)  LC_3 Logic Functioning bit
 (43 7)  (589 375)  (589 375)  LC_3 Logic Functioning bit
 (48 7)  (594 375)  (594 375)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (597 375)  (597 375)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (599 375)  (599 375)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (27 8)  (573 376)  (573 376)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 376)  (574 376)  routing T_11_23.lc_trk_g3_0 <X> T_11_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 376)  (575 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (578 376)  (578 376)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (582 376)  (582 376)  LC_4 Logic Functioning bit
 (37 8)  (583 376)  (583 376)  LC_4 Logic Functioning bit
 (38 8)  (584 376)  (584 376)  LC_4 Logic Functioning bit
 (39 8)  (585 376)  (585 376)  LC_4 Logic Functioning bit
 (44 8)  (590 376)  (590 376)  LC_4 Logic Functioning bit
 (51 8)  (597 376)  (597 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (52 8)  (598 376)  (598 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (17 9)  (563 377)  (563 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (40 9)  (586 377)  (586 377)  LC_4 Logic Functioning bit
 (41 9)  (587 377)  (587 377)  LC_4 Logic Functioning bit
 (42 9)  (588 377)  (588 377)  LC_4 Logic Functioning bit
 (43 9)  (589 377)  (589 377)  LC_4 Logic Functioning bit
 (25 10)  (571 378)  (571 378)  routing T_11_23.rgt_op_6 <X> T_11_23.lc_trk_g2_6
 (32 10)  (578 378)  (578 378)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (581 378)  (581 378)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.input_2_5
 (36 10)  (582 378)  (582 378)  LC_5 Logic Functioning bit
 (39 10)  (585 378)  (585 378)  LC_5 Logic Functioning bit
 (41 10)  (587 378)  (587 378)  LC_5 Logic Functioning bit
 (42 10)  (588 378)  (588 378)  LC_5 Logic Functioning bit
 (44 10)  (590 378)  (590 378)  LC_5 Logic Functioning bit
 (9 11)  (555 379)  (555 379)  routing T_11_23.sp4_v_b_11 <X> T_11_23.sp4_v_t_42
 (10 11)  (556 379)  (556 379)  routing T_11_23.sp4_v_b_11 <X> T_11_23.sp4_v_t_42
 (22 11)  (568 379)  (568 379)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (570 379)  (570 379)  routing T_11_23.rgt_op_6 <X> T_11_23.lc_trk_g2_6
 (32 11)  (578 379)  (578 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (580 379)  (580 379)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.input_2_5
 (35 11)  (581 379)  (581 379)  routing T_11_23.lc_trk_g1_6 <X> T_11_23.input_2_5
 (37 11)  (583 379)  (583 379)  LC_5 Logic Functioning bit
 (38 11)  (584 379)  (584 379)  LC_5 Logic Functioning bit
 (40 11)  (586 379)  (586 379)  LC_5 Logic Functioning bit
 (43 11)  (589 379)  (589 379)  LC_5 Logic Functioning bit
 (48 11)  (594 379)  (594 379)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (14 12)  (560 380)  (560 380)  routing T_11_23.sp4_v_t_21 <X> T_11_23.lc_trk_g3_0
 (17 12)  (563 380)  (563 380)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 380)  (564 380)  routing T_11_23.wire_logic_cluster/lc_1/out <X> T_11_23.lc_trk_g3_1
 (32 12)  (578 380)  (578 380)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (582 380)  (582 380)  LC_6 Logic Functioning bit
 (39 12)  (585 380)  (585 380)  LC_6 Logic Functioning bit
 (41 12)  (587 380)  (587 380)  LC_6 Logic Functioning bit
 (42 12)  (588 380)  (588 380)  LC_6 Logic Functioning bit
 (44 12)  (590 380)  (590 380)  LC_6 Logic Functioning bit
 (47 12)  (593 380)  (593 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (14 13)  (560 381)  (560 381)  routing T_11_23.sp4_v_t_21 <X> T_11_23.lc_trk_g3_0
 (16 13)  (562 381)  (562 381)  routing T_11_23.sp4_v_t_21 <X> T_11_23.lc_trk_g3_0
 (17 13)  (563 381)  (563 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (32 13)  (578 381)  (578 381)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_0 input_2_6
 (33 13)  (579 381)  (579 381)  routing T_11_23.lc_trk_g2_0 <X> T_11_23.input_2_6
 (37 13)  (583 381)  (583 381)  LC_6 Logic Functioning bit
 (38 13)  (584 381)  (584 381)  LC_6 Logic Functioning bit
 (40 13)  (586 381)  (586 381)  LC_6 Logic Functioning bit
 (43 13)  (589 381)  (589 381)  LC_6 Logic Functioning bit
 (0 14)  (546 382)  (546 382)  routing T_11_23.glb_netwk_4 <X> T_11_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 382)  (547 382)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (571 382)  (571 382)  routing T_11_23.rgt_op_6 <X> T_11_23.lc_trk_g3_6
 (29 14)  (575 382)  (575 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 382)  (576 382)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 382)  (578 382)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (582 382)  (582 382)  LC_7 Logic Functioning bit
 (37 14)  (583 382)  (583 382)  LC_7 Logic Functioning bit
 (38 14)  (584 382)  (584 382)  LC_7 Logic Functioning bit
 (39 14)  (585 382)  (585 382)  LC_7 Logic Functioning bit
 (44 14)  (590 382)  (590 382)  LC_7 Logic Functioning bit
 (22 15)  (568 383)  (568 383)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (570 383)  (570 383)  routing T_11_23.rgt_op_6 <X> T_11_23.lc_trk_g3_6
 (30 15)  (576 383)  (576 383)  routing T_11_23.lc_trk_g0_6 <X> T_11_23.wire_logic_cluster/lc_7/in_1
 (40 15)  (586 383)  (586 383)  LC_7 Logic Functioning bit
 (41 15)  (587 383)  (587 383)  LC_7 Logic Functioning bit
 (42 15)  (588 383)  (588 383)  LC_7 Logic Functioning bit
 (43 15)  (589 383)  (589 383)  LC_7 Logic Functioning bit
 (48 15)  (594 383)  (594 383)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_12_23

 (15 2)  (615 370)  (615 370)  routing T_12_23.bot_op_5 <X> T_12_23.lc_trk_g0_5
 (17 2)  (617 370)  (617 370)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (622 370)  (622 370)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (624 370)  (624 370)  routing T_12_23.top_op_7 <X> T_12_23.lc_trk_g0_7
 (26 2)  (626 370)  (626 370)  routing T_12_23.lc_trk_g0_7 <X> T_12_23.wire_logic_cluster/lc_1/in_0
 (28 2)  (628 370)  (628 370)  routing T_12_23.lc_trk_g2_0 <X> T_12_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 370)  (629 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 370)  (631 370)  routing T_12_23.lc_trk_g0_6 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 370)  (632 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (637 370)  (637 370)  LC_1 Logic Functioning bit
 (39 2)  (639 370)  (639 370)  LC_1 Logic Functioning bit
 (21 3)  (621 371)  (621 371)  routing T_12_23.top_op_7 <X> T_12_23.lc_trk_g0_7
 (22 3)  (622 371)  (622 371)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (624 371)  (624 371)  routing T_12_23.top_op_6 <X> T_12_23.lc_trk_g0_6
 (25 3)  (625 371)  (625 371)  routing T_12_23.top_op_6 <X> T_12_23.lc_trk_g0_6
 (26 3)  (626 371)  (626 371)  routing T_12_23.lc_trk_g0_7 <X> T_12_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 371)  (629 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 371)  (631 371)  routing T_12_23.lc_trk_g0_6 <X> T_12_23.wire_logic_cluster/lc_1/in_3
 (37 3)  (637 371)  (637 371)  LC_1 Logic Functioning bit
 (39 3)  (639 371)  (639 371)  LC_1 Logic Functioning bit
 (40 3)  (640 371)  (640 371)  LC_1 Logic Functioning bit
 (42 3)  (642 371)  (642 371)  LC_1 Logic Functioning bit
 (48 3)  (648 371)  (648 371)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (622 372)  (622 372)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (624 372)  (624 372)  routing T_12_23.bot_op_3 <X> T_12_23.lc_trk_g1_3
 (26 4)  (626 372)  (626 372)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (29 4)  (629 372)  (629 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 372)  (630 372)  routing T_12_23.lc_trk_g0_5 <X> T_12_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 372)  (631 372)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 372)  (632 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 372)  (634 372)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (42 4)  (642 372)  (642 372)  LC_2 Logic Functioning bit
 (47 4)  (647 372)  (647 372)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (650 372)  (650 372)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (651 372)  (651 372)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (626 373)  (626 373)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 373)  (627 373)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 373)  (628 373)  routing T_12_23.lc_trk_g3_7 <X> T_12_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 373)  (629 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 373)  (631 373)  routing T_12_23.lc_trk_g1_6 <X> T_12_23.wire_logic_cluster/lc_2/in_3
 (52 5)  (652 373)  (652 373)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (15 6)  (615 374)  (615 374)  routing T_12_23.top_op_5 <X> T_12_23.lc_trk_g1_5
 (17 6)  (617 374)  (617 374)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (622 374)  (622 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (623 374)  (623 374)  routing T_12_23.sp4_h_r_7 <X> T_12_23.lc_trk_g1_7
 (24 6)  (624 374)  (624 374)  routing T_12_23.sp4_h_r_7 <X> T_12_23.lc_trk_g1_7
 (14 7)  (614 375)  (614 375)  routing T_12_23.top_op_4 <X> T_12_23.lc_trk_g1_4
 (15 7)  (615 375)  (615 375)  routing T_12_23.top_op_4 <X> T_12_23.lc_trk_g1_4
 (17 7)  (617 375)  (617 375)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (618 375)  (618 375)  routing T_12_23.top_op_5 <X> T_12_23.lc_trk_g1_5
 (21 7)  (621 375)  (621 375)  routing T_12_23.sp4_h_r_7 <X> T_12_23.lc_trk_g1_7
 (22 7)  (622 375)  (622 375)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 375)  (624 375)  routing T_12_23.bot_op_6 <X> T_12_23.lc_trk_g1_6
 (15 9)  (615 377)  (615 377)  routing T_12_23.sp4_v_t_29 <X> T_12_23.lc_trk_g2_0
 (16 9)  (616 377)  (616 377)  routing T_12_23.sp4_v_t_29 <X> T_12_23.lc_trk_g2_0
 (17 9)  (617 377)  (617 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (26 10)  (626 378)  (626 378)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (29 10)  (629 378)  (629 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 378)  (630 378)  routing T_12_23.lc_trk_g0_6 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 378)  (631 378)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 378)  (632 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 378)  (634 378)  routing T_12_23.lc_trk_g1_5 <X> T_12_23.wire_logic_cluster/lc_5/in_3
 (40 10)  (640 378)  (640 378)  LC_5 Logic Functioning bit
 (42 10)  (642 378)  (642 378)  LC_5 Logic Functioning bit
 (27 11)  (627 379)  (627 379)  routing T_12_23.lc_trk_g1_4 <X> T_12_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 379)  (629 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 379)  (630 379)  routing T_12_23.lc_trk_g0_6 <X> T_12_23.wire_logic_cluster/lc_5/in_1
 (31 12)  (631 380)  (631 380)  routing T_12_23.lc_trk_g0_7 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 380)  (632 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (38 12)  (638 380)  (638 380)  LC_6 Logic Functioning bit
 (50 12)  (650 380)  (650 380)  Cascade bit: LH_LC06_inmux02_5

 (28 13)  (628 381)  (628 381)  routing T_12_23.lc_trk_g2_0 <X> T_12_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 381)  (629 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 381)  (631 381)  routing T_12_23.lc_trk_g0_7 <X> T_12_23.wire_logic_cluster/lc_6/in_3
 (39 13)  (639 381)  (639 381)  LC_6 Logic Functioning bit
 (21 14)  (621 382)  (621 382)  routing T_12_23.sp4_h_l_34 <X> T_12_23.lc_trk_g3_7
 (22 14)  (622 382)  (622 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (623 382)  (623 382)  routing T_12_23.sp4_h_l_34 <X> T_12_23.lc_trk_g3_7
 (24 14)  (624 382)  (624 382)  routing T_12_23.sp4_h_l_34 <X> T_12_23.lc_trk_g3_7
 (26 14)  (626 382)  (626 382)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 382)  (627 382)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 382)  (629 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 382)  (630 382)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 382)  (632 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 382)  (634 382)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (50 14)  (650 382)  (650 382)  Cascade bit: LH_LC07_inmux02_5

 (53 14)  (653 382)  (653 382)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (15 15)  (615 383)  (615 383)  routing T_12_23.sp4_v_t_33 <X> T_12_23.lc_trk_g3_4
 (16 15)  (616 383)  (616 383)  routing T_12_23.sp4_v_t_33 <X> T_12_23.lc_trk_g3_4
 (17 15)  (617 383)  (617 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (621 383)  (621 383)  routing T_12_23.sp4_h_l_34 <X> T_12_23.lc_trk_g3_7
 (27 15)  (627 383)  (627 383)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 383)  (628 383)  routing T_12_23.lc_trk_g3_4 <X> T_12_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 383)  (629 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 383)  (630 383)  routing T_12_23.lc_trk_g1_7 <X> T_12_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 383)  (631 383)  routing T_12_23.lc_trk_g1_3 <X> T_12_23.wire_logic_cluster/lc_7/in_3
 (43 15)  (643 383)  (643 383)  LC_7 Logic Functioning bit
 (47 15)  (647 383)  (647 383)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46
 (53 15)  (653 383)  (653 383)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_23

 (21 0)  (675 368)  (675 368)  routing T_13_23.wire_logic_cluster/lc_3/out <X> T_13_23.lc_trk_g0_3
 (22 0)  (676 368)  (676 368)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (683 368)  (683 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 368)  (685 368)  routing T_13_23.lc_trk_g0_5 <X> T_13_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 368)  (686 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (38 0)  (692 368)  (692 368)  LC_0 Logic Functioning bit
 (39 0)  (693 368)  (693 368)  LC_0 Logic Functioning bit
 (42 0)  (696 368)  (696 368)  LC_0 Logic Functioning bit
 (43 0)  (697 368)  (697 368)  LC_0 Logic Functioning bit
 (52 0)  (706 368)  (706 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (22 1)  (676 369)  (676 369)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 369)  (678 369)  routing T_13_23.top_op_2 <X> T_13_23.lc_trk_g0_2
 (25 1)  (679 369)  (679 369)  routing T_13_23.top_op_2 <X> T_13_23.lc_trk_g0_2
 (28 1)  (682 369)  (682 369)  routing T_13_23.lc_trk_g2_0 <X> T_13_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 369)  (683 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 369)  (684 369)  routing T_13_23.lc_trk_g0_3 <X> T_13_23.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 369)  (686 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (687 369)  (687 369)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.input_2_0
 (34 1)  (688 369)  (688 369)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.input_2_0
 (37 1)  (691 369)  (691 369)  LC_0 Logic Functioning bit
 (39 1)  (693 369)  (693 369)  LC_0 Logic Functioning bit
 (41 1)  (695 369)  (695 369)  LC_0 Logic Functioning bit
 (43 1)  (697 369)  (697 369)  LC_0 Logic Functioning bit
 (15 2)  (669 370)  (669 370)  routing T_13_23.bot_op_5 <X> T_13_23.lc_trk_g0_5
 (17 2)  (671 370)  (671 370)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (680 370)  (680 370)  routing T_13_23.lc_trk_g1_4 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 370)  (681 370)  routing T_13_23.lc_trk_g1_1 <X> T_13_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 370)  (683 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 370)  (685 370)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 370)  (686 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 370)  (687 370)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 370)  (688 370)  routing T_13_23.lc_trk_g3_5 <X> T_13_23.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 370)  (689 370)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.input_2_1
 (37 2)  (691 370)  (691 370)  LC_1 Logic Functioning bit
 (38 2)  (692 370)  (692 370)  LC_1 Logic Functioning bit
 (39 2)  (693 370)  (693 370)  LC_1 Logic Functioning bit
 (40 2)  (694 370)  (694 370)  LC_1 Logic Functioning bit
 (47 2)  (701 370)  (701 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (676 371)  (676 371)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 371)  (678 371)  routing T_13_23.top_op_6 <X> T_13_23.lc_trk_g0_6
 (25 3)  (679 371)  (679 371)  routing T_13_23.top_op_6 <X> T_13_23.lc_trk_g0_6
 (27 3)  (681 371)  (681 371)  routing T_13_23.lc_trk_g1_4 <X> T_13_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 371)  (683 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 371)  (686 371)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (687 371)  (687 371)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.input_2_1
 (34 3)  (688 371)  (688 371)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.input_2_1
 (36 3)  (690 371)  (690 371)  LC_1 Logic Functioning bit
 (38 3)  (692 371)  (692 371)  LC_1 Logic Functioning bit
 (41 3)  (695 371)  (695 371)  LC_1 Logic Functioning bit
 (43 3)  (697 371)  (697 371)  LC_1 Logic Functioning bit
 (15 4)  (669 372)  (669 372)  routing T_13_23.top_op_1 <X> T_13_23.lc_trk_g1_1
 (17 4)  (671 372)  (671 372)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (27 4)  (681 372)  (681 372)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 372)  (682 372)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 372)  (683 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 372)  (684 372)  routing T_13_23.lc_trk_g3_4 <X> T_13_23.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 372)  (686 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 372)  (687 372)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 372)  (691 372)  LC_2 Logic Functioning bit
 (38 4)  (692 372)  (692 372)  LC_2 Logic Functioning bit
 (40 4)  (694 372)  (694 372)  LC_2 Logic Functioning bit
 (43 4)  (697 372)  (697 372)  LC_2 Logic Functioning bit
 (50 4)  (704 372)  (704 372)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (672 373)  (672 373)  routing T_13_23.top_op_1 <X> T_13_23.lc_trk_g1_1
 (22 5)  (676 373)  (676 373)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (678 373)  (678 373)  routing T_13_23.top_op_2 <X> T_13_23.lc_trk_g1_2
 (25 5)  (679 373)  (679 373)  routing T_13_23.top_op_2 <X> T_13_23.lc_trk_g1_2
 (31 5)  (685 373)  (685 373)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 373)  (691 373)  LC_2 Logic Functioning bit
 (38 5)  (692 373)  (692 373)  LC_2 Logic Functioning bit
 (40 5)  (694 373)  (694 373)  LC_2 Logic Functioning bit
 (43 5)  (697 373)  (697 373)  LC_2 Logic Functioning bit
 (22 6)  (676 374)  (676 374)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 374)  (678 374)  routing T_13_23.top_op_7 <X> T_13_23.lc_trk_g1_7
 (29 6)  (683 374)  (683 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 374)  (684 374)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 374)  (685 374)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 374)  (686 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 374)  (688 374)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 374)  (690 374)  LC_3 Logic Functioning bit
 (39 6)  (693 374)  (693 374)  LC_3 Logic Functioning bit
 (41 6)  (695 374)  (695 374)  LC_3 Logic Functioning bit
 (42 6)  (696 374)  (696 374)  LC_3 Logic Functioning bit
 (46 6)  (700 374)  (700 374)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (704 374)  (704 374)  Cascade bit: LH_LC03_inmux02_5

 (10 7)  (664 375)  (664 375)  routing T_13_23.sp4_h_l_46 <X> T_13_23.sp4_v_t_41
 (14 7)  (668 375)  (668 375)  routing T_13_23.top_op_4 <X> T_13_23.lc_trk_g1_4
 (15 7)  (669 375)  (669 375)  routing T_13_23.top_op_4 <X> T_13_23.lc_trk_g1_4
 (17 7)  (671 375)  (671 375)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (675 375)  (675 375)  routing T_13_23.top_op_7 <X> T_13_23.lc_trk_g1_7
 (22 7)  (676 375)  (676 375)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 375)  (678 375)  routing T_13_23.top_op_6 <X> T_13_23.lc_trk_g1_6
 (25 7)  (679 375)  (679 375)  routing T_13_23.top_op_6 <X> T_13_23.lc_trk_g1_6
 (26 7)  (680 375)  (680 375)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 375)  (681 375)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 375)  (683 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 375)  (684 375)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 375)  (685 375)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_3/in_3
 (38 7)  (692 375)  (692 375)  LC_3 Logic Functioning bit
 (39 7)  (693 375)  (693 375)  LC_3 Logic Functioning bit
 (42 7)  (696 375)  (696 375)  LC_3 Logic Functioning bit
 (43 7)  (697 375)  (697 375)  LC_3 Logic Functioning bit
 (14 8)  (668 376)  (668 376)  routing T_13_23.sp4_v_t_21 <X> T_13_23.lc_trk_g2_0
 (22 8)  (676 376)  (676 376)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 376)  (678 376)  routing T_13_23.tnl_op_3 <X> T_13_23.lc_trk_g2_3
 (25 8)  (679 376)  (679 376)  routing T_13_23.wire_logic_cluster/lc_2/out <X> T_13_23.lc_trk_g2_2
 (27 8)  (681 376)  (681 376)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 376)  (682 376)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 376)  (683 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 376)  (685 376)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 376)  (686 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 376)  (687 376)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 376)  (690 376)  LC_4 Logic Functioning bit
 (38 8)  (692 376)  (692 376)  LC_4 Logic Functioning bit
 (40 8)  (694 376)  (694 376)  LC_4 Logic Functioning bit
 (42 8)  (696 376)  (696 376)  LC_4 Logic Functioning bit
 (47 8)  (701 376)  (701 376)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (704 376)  (704 376)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (668 377)  (668 377)  routing T_13_23.sp4_v_t_21 <X> T_13_23.lc_trk_g2_0
 (16 9)  (670 377)  (670 377)  routing T_13_23.sp4_v_t_21 <X> T_13_23.lc_trk_g2_0
 (17 9)  (671 377)  (671 377)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (21 9)  (675 377)  (675 377)  routing T_13_23.tnl_op_3 <X> T_13_23.lc_trk_g2_3
 (22 9)  (676 377)  (676 377)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (681 377)  (681 377)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 377)  (682 377)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 377)  (683 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 377)  (684 377)  routing T_13_23.lc_trk_g3_2 <X> T_13_23.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 377)  (685 377)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_4/in_3
 (36 9)  (690 377)  (690 377)  LC_4 Logic Functioning bit
 (38 9)  (692 377)  (692 377)  LC_4 Logic Functioning bit
 (42 9)  (696 377)  (696 377)  LC_4 Logic Functioning bit
 (43 9)  (697 377)  (697 377)  LC_4 Logic Functioning bit
 (21 10)  (675 378)  (675 378)  routing T_13_23.wire_logic_cluster/lc_7/out <X> T_13_23.lc_trk_g2_7
 (22 10)  (676 378)  (676 378)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (680 378)  (680 378)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (28 10)  (682 378)  (682 378)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 378)  (683 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 378)  (685 378)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 378)  (686 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 378)  (688 378)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 378)  (690 378)  LC_5 Logic Functioning bit
 (37 10)  (691 378)  (691 378)  LC_5 Logic Functioning bit
 (39 10)  (693 378)  (693 378)  LC_5 Logic Functioning bit
 (41 10)  (695 378)  (695 378)  LC_5 Logic Functioning bit
 (26 11)  (680 379)  (680 379)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 379)  (681 379)  routing T_13_23.lc_trk_g1_6 <X> T_13_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 379)  (683 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 379)  (684 379)  routing T_13_23.lc_trk_g2_2 <X> T_13_23.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 379)  (685 379)  routing T_13_23.lc_trk_g1_7 <X> T_13_23.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 379)  (686 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (688 379)  (688 379)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.input_2_5
 (35 11)  (689 379)  (689 379)  routing T_13_23.lc_trk_g1_2 <X> T_13_23.input_2_5
 (39 11)  (693 379)  (693 379)  LC_5 Logic Functioning bit
 (41 11)  (695 379)  (695 379)  LC_5 Logic Functioning bit
 (42 11)  (696 379)  (696 379)  LC_5 Logic Functioning bit
 (43 11)  (697 379)  (697 379)  LC_5 Logic Functioning bit
 (15 12)  (669 380)  (669 380)  routing T_13_23.tnl_op_1 <X> T_13_23.lc_trk_g3_1
 (17 12)  (671 380)  (671 380)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (27 12)  (681 380)  (681 380)  routing T_13_23.lc_trk_g3_0 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 380)  (682 380)  routing T_13_23.lc_trk_g3_0 <X> T_13_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 380)  (683 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 380)  (685 380)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 380)  (686 380)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 380)  (687 380)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (37 12)  (691 380)  (691 380)  LC_6 Logic Functioning bit
 (39 12)  (693 380)  (693 380)  LC_6 Logic Functioning bit
 (40 12)  (694 380)  (694 380)  LC_6 Logic Functioning bit
 (42 12)  (696 380)  (696 380)  LC_6 Logic Functioning bit
 (50 12)  (704 380)  (704 380)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (668 381)  (668 381)  routing T_13_23.sp4_r_v_b_40 <X> T_13_23.lc_trk_g3_0
 (17 13)  (671 381)  (671 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (672 381)  (672 381)  routing T_13_23.tnl_op_1 <X> T_13_23.lc_trk_g3_1
 (22 13)  (676 381)  (676 381)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (678 381)  (678 381)  routing T_13_23.tnl_op_2 <X> T_13_23.lc_trk_g3_2
 (25 13)  (679 381)  (679 381)  routing T_13_23.tnl_op_2 <X> T_13_23.lc_trk_g3_2
 (27 13)  (681 381)  (681 381)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (28 13)  (682 381)  (682 381)  routing T_13_23.lc_trk_g3_1 <X> T_13_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 381)  (683 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 381)  (685 381)  routing T_13_23.lc_trk_g2_7 <X> T_13_23.wire_logic_cluster/lc_6/in_3
 (38 13)  (692 381)  (692 381)  LC_6 Logic Functioning bit
 (39 13)  (693 381)  (693 381)  LC_6 Logic Functioning bit
 (42 13)  (696 381)  (696 381)  LC_6 Logic Functioning bit
 (43 13)  (697 381)  (697 381)  LC_6 Logic Functioning bit
 (15 14)  (669 382)  (669 382)  routing T_13_23.tnl_op_5 <X> T_13_23.lc_trk_g3_5
 (17 14)  (671 382)  (671 382)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (29 14)  (683 382)  (683 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 382)  (685 382)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 382)  (686 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (690 382)  (690 382)  LC_7 Logic Functioning bit
 (37 14)  (691 382)  (691 382)  LC_7 Logic Functioning bit
 (38 14)  (692 382)  (692 382)  LC_7 Logic Functioning bit
 (39 14)  (693 382)  (693 382)  LC_7 Logic Functioning bit
 (40 14)  (694 382)  (694 382)  LC_7 Logic Functioning bit
 (42 14)  (696 382)  (696 382)  LC_7 Logic Functioning bit
 (14 15)  (668 383)  (668 383)  routing T_13_23.tnl_op_4 <X> T_13_23.lc_trk_g3_4
 (15 15)  (669 383)  (669 383)  routing T_13_23.tnl_op_4 <X> T_13_23.lc_trk_g3_4
 (17 15)  (671 383)  (671 383)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (672 383)  (672 383)  routing T_13_23.tnl_op_5 <X> T_13_23.lc_trk_g3_5
 (26 15)  (680 383)  (680 383)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 383)  (682 383)  routing T_13_23.lc_trk_g2_3 <X> T_13_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 383)  (683 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 383)  (684 383)  routing T_13_23.lc_trk_g0_2 <X> T_13_23.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 383)  (685 383)  routing T_13_23.lc_trk_g0_6 <X> T_13_23.wire_logic_cluster/lc_7/in_3
 (41 15)  (695 383)  (695 383)  LC_7 Logic Functioning bit
 (43 15)  (697 383)  (697 383)  LC_7 Logic Functioning bit


LogicTile_14_23

 (27 0)  (735 368)  (735 368)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 368)  (736 368)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 368)  (737 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 368)  (739 368)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 368)  (740 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 368)  (741 368)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 368)  (742 368)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (41 0)  (749 368)  (749 368)  LC_0 Logic Functioning bit
 (43 0)  (751 368)  (751 368)  LC_0 Logic Functioning bit
 (52 0)  (760 368)  (760 368)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (14 1)  (722 369)  (722 369)  routing T_14_23.sp12_h_r_16 <X> T_14_23.lc_trk_g0_0
 (16 1)  (724 369)  (724 369)  routing T_14_23.sp12_h_r_16 <X> T_14_23.lc_trk_g0_0
 (17 1)  (725 369)  (725 369)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (29 1)  (737 369)  (737 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 369)  (738 369)  routing T_14_23.lc_trk_g3_2 <X> T_14_23.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 369)  (739 369)  routing T_14_23.lc_trk_g3_6 <X> T_14_23.wire_logic_cluster/lc_0/in_3
 (37 1)  (745 369)  (745 369)  LC_0 Logic Functioning bit
 (39 1)  (747 369)  (747 369)  LC_0 Logic Functioning bit
 (40 1)  (748 369)  (748 369)  LC_0 Logic Functioning bit
 (42 1)  (750 369)  (750 369)  LC_0 Logic Functioning bit
 (3 4)  (711 372)  (711 372)  routing T_14_23.sp12_v_t_23 <X> T_14_23.sp12_h_r_0
 (8 9)  (716 377)  (716 377)  routing T_14_23.sp4_h_l_42 <X> T_14_23.sp4_v_b_7
 (9 9)  (717 377)  (717 377)  routing T_14_23.sp4_h_l_42 <X> T_14_23.sp4_v_b_7
 (22 13)  (730 381)  (730 381)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (732 381)  (732 381)  routing T_14_23.tnl_op_2 <X> T_14_23.lc_trk_g3_2
 (25 13)  (733 381)  (733 381)  routing T_14_23.tnl_op_2 <X> T_14_23.lc_trk_g3_2
 (22 15)  (730 383)  (730 383)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 383)  (732 383)  routing T_14_23.tnl_op_6 <X> T_14_23.lc_trk_g3_6
 (25 15)  (733 383)  (733 383)  routing T_14_23.tnl_op_6 <X> T_14_23.lc_trk_g3_6


LogicTile_15_23

 (0 2)  (762 370)  (762 370)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (1 2)  (763 370)  (763 370)  routing T_15_23.glb_netwk_6 <X> T_15_23.wire_logic_cluster/lc_7/clk
 (2 2)  (764 370)  (764 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 6)  (779 374)  (779 374)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 374)  (780 374)  routing T_15_23.wire_logic_cluster/lc_5/out <X> T_15_23.lc_trk_g1_5
 (28 10)  (790 378)  (790 378)  routing T_15_23.lc_trk_g2_4 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 378)  (791 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 378)  (792 378)  routing T_15_23.lc_trk_g2_4 <X> T_15_23.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 378)  (793 378)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 378)  (794 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 378)  (796 378)  routing T_15_23.lc_trk_g1_5 <X> T_15_23.wire_logic_cluster/lc_5/in_3
 (40 10)  (802 378)  (802 378)  LC_5 Logic Functioning bit
 (42 10)  (804 378)  (804 378)  LC_5 Logic Functioning bit
 (45 10)  (807 378)  (807 378)  LC_5 Logic Functioning bit
 (51 10)  (813 378)  (813 378)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (776 379)  (776 379)  routing T_15_23.sp4_r_v_b_36 <X> T_15_23.lc_trk_g2_4
 (17 11)  (779 379)  (779 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (40 11)  (802 379)  (802 379)  LC_5 Logic Functioning bit
 (42 11)  (804 379)  (804 379)  LC_5 Logic Functioning bit
 (47 11)  (809 379)  (809 379)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (12 12)  (774 380)  (774 380)  routing T_15_23.sp4_v_b_5 <X> T_15_23.sp4_h_r_11
 (11 13)  (773 381)  (773 381)  routing T_15_23.sp4_v_b_5 <X> T_15_23.sp4_h_r_11
 (13 13)  (775 381)  (775 381)  routing T_15_23.sp4_v_b_5 <X> T_15_23.sp4_h_r_11


LogicTile_16_23

 (12 0)  (828 368)  (828 368)  routing T_16_23.sp4_h_l_46 <X> T_16_23.sp4_h_r_2
 (13 1)  (829 369)  (829 369)  routing T_16_23.sp4_h_l_46 <X> T_16_23.sp4_h_r_2
 (0 2)  (816 370)  (816 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (1 2)  (817 370)  (817 370)  routing T_16_23.glb_netwk_6 <X> T_16_23.wire_logic_cluster/lc_7/clk
 (2 2)  (818 370)  (818 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 6)  (838 374)  (838 374)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (17 8)  (833 376)  (833 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (21 8)  (837 376)  (837 376)  routing T_16_23.rgt_op_3 <X> T_16_23.lc_trk_g2_3
 (22 8)  (838 376)  (838 376)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (840 376)  (840 376)  routing T_16_23.rgt_op_3 <X> T_16_23.lc_trk_g2_3
 (14 10)  (830 378)  (830 378)  routing T_16_23.sp4_v_b_36 <X> T_16_23.lc_trk_g2_4
 (14 11)  (830 379)  (830 379)  routing T_16_23.sp4_v_b_36 <X> T_16_23.lc_trk_g2_4
 (16 11)  (832 379)  (832 379)  routing T_16_23.sp4_v_b_36 <X> T_16_23.lc_trk_g2_4
 (17 11)  (833 379)  (833 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (17 12)  (833 380)  (833 380)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (834 380)  (834 380)  routing T_16_23.bnl_op_1 <X> T_16_23.lc_trk_g3_1
 (18 13)  (834 381)  (834 381)  routing T_16_23.bnl_op_1 <X> T_16_23.lc_trk_g3_1
 (0 14)  (816 382)  (816 382)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 382)  (817 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (27 14)  (843 382)  (843 382)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 382)  (845 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 382)  (846 382)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 382)  (848 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 382)  (849 382)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 382)  (850 382)  routing T_16_23.lc_trk_g3_1 <X> T_16_23.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 382)  (852 382)  LC_7 Logic Functioning bit
 (37 14)  (853 382)  (853 382)  LC_7 Logic Functioning bit
 (38 14)  (854 382)  (854 382)  LC_7 Logic Functioning bit
 (39 14)  (855 382)  (855 382)  LC_7 Logic Functioning bit
 (45 14)  (861 382)  (861 382)  LC_7 Logic Functioning bit
 (47 14)  (863 382)  (863 382)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (1 15)  (817 383)  (817 383)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_7/s_r
 (28 15)  (844 383)  (844 383)  routing T_16_23.lc_trk_g2_1 <X> T_16_23.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 383)  (845 383)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 383)  (846 383)  routing T_16_23.lc_trk_g1_7 <X> T_16_23.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 383)  (848 383)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (849 383)  (849 383)  routing T_16_23.lc_trk_g2_3 <X> T_16_23.input_2_7
 (35 15)  (851 383)  (851 383)  routing T_16_23.lc_trk_g2_3 <X> T_16_23.input_2_7
 (36 15)  (852 383)  (852 383)  LC_7 Logic Functioning bit
 (37 15)  (853 383)  (853 383)  LC_7 Logic Functioning bit
 (42 15)  (858 383)  (858 383)  LC_7 Logic Functioning bit
 (43 15)  (859 383)  (859 383)  LC_7 Logic Functioning bit


LogicTile_17_23

 (11 0)  (885 368)  (885 368)  routing T_17_23.sp4_v_t_43 <X> T_17_23.sp4_v_b_2
 (13 0)  (887 368)  (887 368)  routing T_17_23.sp4_v_t_43 <X> T_17_23.sp4_v_b_2
 (17 0)  (891 368)  (891 368)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (892 369)  (892 369)  routing T_17_23.sp4_r_v_b_34 <X> T_17_23.lc_trk_g0_1
 (21 2)  (895 370)  (895 370)  routing T_17_23.lft_op_7 <X> T_17_23.lc_trk_g0_7
 (22 2)  (896 370)  (896 370)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (898 370)  (898 370)  routing T_17_23.lft_op_7 <X> T_17_23.lc_trk_g0_7
 (32 2)  (906 370)  (906 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 370)  (907 370)  routing T_17_23.lc_trk_g2_2 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 370)  (910 370)  LC_1 Logic Functioning bit
 (38 2)  (912 370)  (912 370)  LC_1 Logic Functioning bit
 (27 3)  (901 371)  (901 371)  routing T_17_23.lc_trk_g3_0 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 371)  (902 371)  routing T_17_23.lc_trk_g3_0 <X> T_17_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 371)  (903 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 371)  (905 371)  routing T_17_23.lc_trk_g2_2 <X> T_17_23.wire_logic_cluster/lc_1/in_3
 (37 3)  (911 371)  (911 371)  LC_1 Logic Functioning bit
 (39 3)  (913 371)  (913 371)  LC_1 Logic Functioning bit
 (52 3)  (926 371)  (926 371)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (16 4)  (890 372)  (890 372)  routing T_17_23.sp4_v_b_9 <X> T_17_23.lc_trk_g1_1
 (17 4)  (891 372)  (891 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (892 372)  (892 372)  routing T_17_23.sp4_v_b_9 <X> T_17_23.lc_trk_g1_1
 (18 5)  (892 373)  (892 373)  routing T_17_23.sp4_v_b_9 <X> T_17_23.lc_trk_g1_1
 (22 5)  (896 373)  (896 373)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (897 373)  (897 373)  routing T_17_23.sp12_h_l_17 <X> T_17_23.lc_trk_g1_2
 (25 5)  (899 373)  (899 373)  routing T_17_23.sp12_h_l_17 <X> T_17_23.lc_trk_g1_2
 (22 6)  (896 374)  (896 374)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (897 374)  (897 374)  routing T_17_23.sp12_h_r_23 <X> T_17_23.lc_trk_g1_7
 (26 6)  (900 374)  (900 374)  routing T_17_23.lc_trk_g0_7 <X> T_17_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 374)  (901 374)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 374)  (902 374)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 374)  (903 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 374)  (906 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 374)  (908 374)  routing T_17_23.lc_trk_g1_1 <X> T_17_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 374)  (910 374)  LC_3 Logic Functioning bit
 (41 6)  (915 374)  (915 374)  LC_3 Logic Functioning bit
 (43 6)  (917 374)  (917 374)  LC_3 Logic Functioning bit
 (21 7)  (895 375)  (895 375)  routing T_17_23.sp12_h_r_23 <X> T_17_23.lc_trk_g1_7
 (26 7)  (900 375)  (900 375)  routing T_17_23.lc_trk_g0_7 <X> T_17_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 375)  (903 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 375)  (904 375)  routing T_17_23.lc_trk_g3_3 <X> T_17_23.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 375)  (906 375)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (910 375)  (910 375)  LC_3 Logic Functioning bit
 (37 7)  (911 375)  (911 375)  LC_3 Logic Functioning bit
 (39 7)  (913 375)  (913 375)  LC_3 Logic Functioning bit
 (40 7)  (914 375)  (914 375)  LC_3 Logic Functioning bit
 (42 7)  (916 375)  (916 375)  LC_3 Logic Functioning bit
 (11 8)  (885 376)  (885 376)  routing T_17_23.sp4_h_r_3 <X> T_17_23.sp4_v_b_8
 (22 9)  (896 377)  (896 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (21 12)  (895 380)  (895 380)  routing T_17_23.sp4_h_r_35 <X> T_17_23.lc_trk_g3_3
 (22 12)  (896 380)  (896 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (897 380)  (897 380)  routing T_17_23.sp4_h_r_35 <X> T_17_23.lc_trk_g3_3
 (24 12)  (898 380)  (898 380)  routing T_17_23.sp4_h_r_35 <X> T_17_23.lc_trk_g3_3
 (26 12)  (900 380)  (900 380)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 380)  (901 380)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 380)  (903 380)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (47 12)  (921 380)  (921 380)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (17 13)  (891 381)  (891 381)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (26 13)  (900 381)  (900 381)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 381)  (901 381)  routing T_17_23.lc_trk_g1_7 <X> T_17_23.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 381)  (903 381)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 381)  (904 381)  routing T_17_23.lc_trk_g1_2 <X> T_17_23.wire_logic_cluster/lc_6/in_1
 (37 13)  (911 381)  (911 381)  LC_6 Logic Functioning bit
 (39 13)  (913 381)  (913 381)  LC_6 Logic Functioning bit
 (40 13)  (914 381)  (914 381)  LC_6 Logic Functioning bit
 (42 13)  (916 381)  (916 381)  LC_6 Logic Functioning bit


LogicTile_18_23

 (2 0)  (930 368)  (930 368)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 5)  (931 373)  (931 373)  routing T_18_23.sp12_h_l_23 <X> T_18_23.sp12_h_r_0
 (19 15)  (947 383)  (947 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_23

 (8 1)  (990 369)  (990 369)  routing T_19_23.sp4_h_r_1 <X> T_19_23.sp4_v_b_1
 (27 2)  (1009 370)  (1009 370)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (1011 370)  (1011 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (1013 370)  (1013 370)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (1014 370)  (1014 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (1015 370)  (1015 370)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (1016 370)  (1016 370)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_1/in_3
 (41 2)  (1023 370)  (1023 370)  LC_1 Logic Functioning bit
 (43 2)  (1025 370)  (1025 370)  LC_1 Logic Functioning bit
 (46 2)  (1028 370)  (1028 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (48 2)  (1030 370)  (1030 370)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (30 3)  (1012 371)  (1012 371)  routing T_19_23.lc_trk_g1_3 <X> T_19_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (1013 371)  (1013 371)  routing T_19_23.lc_trk_g3_7 <X> T_19_23.wire_logic_cluster/lc_1/in_3
 (41 3)  (1023 371)  (1023 371)  LC_1 Logic Functioning bit
 (43 3)  (1025 371)  (1025 371)  LC_1 Logic Functioning bit
 (21 4)  (1003 372)  (1003 372)  routing T_19_23.sp12_h_r_3 <X> T_19_23.lc_trk_g1_3
 (22 4)  (1004 372)  (1004 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1006 372)  (1006 372)  routing T_19_23.sp12_h_r_3 <X> T_19_23.lc_trk_g1_3
 (21 5)  (1003 373)  (1003 373)  routing T_19_23.sp12_h_r_3 <X> T_19_23.lc_trk_g1_3
 (21 14)  (1003 382)  (1003 382)  routing T_19_23.sp4_h_r_39 <X> T_19_23.lc_trk_g3_7
 (22 14)  (1004 382)  (1004 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1005 382)  (1005 382)  routing T_19_23.sp4_h_r_39 <X> T_19_23.lc_trk_g3_7
 (24 14)  (1006 382)  (1006 382)  routing T_19_23.sp4_h_r_39 <X> T_19_23.lc_trk_g3_7


LogicTile_20_23

 (19 13)  (1055 381)  (1055 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_21_23

 (11 12)  (1101 380)  (1101 380)  routing T_21_23.sp4_h_l_40 <X> T_21_23.sp4_v_b_11
 (13 12)  (1103 380)  (1103 380)  routing T_21_23.sp4_h_l_40 <X> T_21_23.sp4_v_b_11
 (12 13)  (1102 381)  (1102 381)  routing T_21_23.sp4_h_l_40 <X> T_21_23.sp4_v_b_11


LogicTile_22_23

 (3 4)  (1147 372)  (1147 372)  routing T_22_23.sp12_v_t_23 <X> T_22_23.sp12_h_r_0
 (8 11)  (1152 379)  (1152 379)  routing T_22_23.sp4_h_l_42 <X> T_22_23.sp4_v_t_42


LogicTile_23_23

 (9 3)  (1207 371)  (1207 371)  routing T_23_23.sp4_v_b_1 <X> T_23_23.sp4_v_t_36
 (8 8)  (1206 376)  (1206 376)  routing T_23_23.sp4_v_b_1 <X> T_23_23.sp4_h_r_7
 (9 8)  (1207 376)  (1207 376)  routing T_23_23.sp4_v_b_1 <X> T_23_23.sp4_h_r_7
 (10 8)  (1208 376)  (1208 376)  routing T_23_23.sp4_v_b_1 <X> T_23_23.sp4_h_r_7


LogicTile_24_23

 (5 13)  (1257 381)  (1257 381)  routing T_24_23.sp4_h_r_9 <X> T_24_23.sp4_v_b_9


RAM_Tile_25_23

 (7 1)  (1313 369)  (1313 369)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 370)  (1306 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (1 2)  (1307 370)  (1307 370)  routing T_25_23.glb_netwk_6 <X> T_25_23.wire_bram/ram/RCLK
 (2 2)  (1308 370)  (1308 370)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 3)  (1320 371)  (1320 371)  routing T_25_23.sp4_r_v_b_28 <X> T_25_23.lc_trk_g0_4
 (17 3)  (1323 371)  (1323 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (3 7)  (1309 375)  (1309 375)  routing T_25_23.sp12_h_l_23 <X> T_25_23.sp12_v_t_23
 (2 8)  (1308 376)  (1308 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9
 (11 8)  (1317 376)  (1317 376)  routing T_25_23.sp4_v_t_37 <X> T_25_23.sp4_v_b_8
 (13 8)  (1319 376)  (1319 376)  routing T_25_23.sp4_v_t_37 <X> T_25_23.sp4_v_b_8
 (28 8)  (1334 376)  (1334 376)  routing T_25_23.lc_trk_g2_7 <X> T_25_23.wire_bram/ram/WDATA_11
 (29 8)  (1335 376)  (1335 376)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 376)  (1336 376)  routing T_25_23.lc_trk_g2_7 <X> T_25_23.wire_bram/ram/WDATA_11
 (39 8)  (1345 376)  (1345 376)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (30 9)  (1336 377)  (1336 377)  routing T_25_23.lc_trk_g2_7 <X> T_25_23.wire_bram/ram/WDATA_11
 (22 10)  (1328 378)  (1328 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1329 378)  (1329 378)  routing T_25_23.sp4_h_r_31 <X> T_25_23.lc_trk_g2_7
 (24 10)  (1330 378)  (1330 378)  routing T_25_23.sp4_h_r_31 <X> T_25_23.lc_trk_g2_7
 (21 11)  (1327 379)  (1327 379)  routing T_25_23.sp4_h_r_31 <X> T_25_23.lc_trk_g2_7
 (1 14)  (1307 382)  (1307 382)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 383)  (1307 383)  routing T_25_23.lc_trk_g0_4 <X> T_25_23.wire_bram/ram/RE
 (3 15)  (1309 383)  (1309 383)  routing T_25_23.sp12_h_l_22 <X> T_25_23.sp12_v_t_22
 (8 15)  (1314 383)  (1314 383)  routing T_25_23.sp4_v_b_7 <X> T_25_23.sp4_v_t_47
 (10 15)  (1316 383)  (1316 383)  routing T_25_23.sp4_v_b_7 <X> T_25_23.sp4_v_t_47


LogicTile_27_23

 (3 7)  (1405 375)  (1405 375)  routing T_27_23.sp12_h_l_23 <X> T_27_23.sp12_v_t_23


LogicTile_28_23

 (3 3)  (1459 371)  (1459 371)  routing T_28_23.sp12_v_b_0 <X> T_28_23.sp12_h_l_23


LogicTile_29_23

 (3 2)  (1513 370)  (1513 370)  routing T_29_23.sp12_v_t_23 <X> T_29_23.sp12_h_l_23


LogicTile_32_23

 (3 3)  (1675 371)  (1675 371)  routing T_32_23.sp12_v_b_0 <X> T_32_23.sp12_h_l_23
 (14 3)  (1686 371)  (1686 371)  routing T_32_23.sp12_h_r_20 <X> T_32_23.lc_trk_g0_4
 (16 3)  (1688 371)  (1688 371)  routing T_32_23.sp12_h_r_20 <X> T_32_23.lc_trk_g0_4
 (17 3)  (1689 371)  (1689 371)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (26 4)  (1698 372)  (1698 372)  routing T_32_23.lc_trk_g0_4 <X> T_32_23.wire_logic_cluster/lc_2/in_0
 (28 4)  (1700 372)  (1700 372)  routing T_32_23.lc_trk_g2_3 <X> T_32_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (1701 372)  (1701 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (1703 372)  (1703 372)  routing T_32_23.lc_trk_g1_4 <X> T_32_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (1704 372)  (1704 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (1706 372)  (1706 372)  routing T_32_23.lc_trk_g1_4 <X> T_32_23.wire_logic_cluster/lc_2/in_3
 (35 4)  (1707 372)  (1707 372)  routing T_32_23.lc_trk_g2_6 <X> T_32_23.input_2_2
 (39 4)  (1711 372)  (1711 372)  LC_2 Logic Functioning bit
 (52 4)  (1724 372)  (1724 372)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (29 5)  (1701 373)  (1701 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (1702 373)  (1702 373)  routing T_32_23.lc_trk_g2_3 <X> T_32_23.wire_logic_cluster/lc_2/in_1
 (32 5)  (1704 373)  (1704 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (1705 373)  (1705 373)  routing T_32_23.lc_trk_g2_6 <X> T_32_23.input_2_2
 (35 5)  (1707 373)  (1707 373)  routing T_32_23.lc_trk_g2_6 <X> T_32_23.input_2_2
 (15 7)  (1687 375)  (1687 375)  routing T_32_23.sp4_v_t_9 <X> T_32_23.lc_trk_g1_4
 (16 7)  (1688 375)  (1688 375)  routing T_32_23.sp4_v_t_9 <X> T_32_23.lc_trk_g1_4
 (17 7)  (1689 375)  (1689 375)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 8)  (1694 376)  (1694 376)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (1695 376)  (1695 376)  routing T_32_23.sp12_v_b_11 <X> T_32_23.lc_trk_g2_3
 (25 10)  (1697 378)  (1697 378)  routing T_32_23.rgt_op_6 <X> T_32_23.lc_trk_g2_6
 (22 11)  (1694 379)  (1694 379)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (1696 379)  (1696 379)  routing T_32_23.rgt_op_6 <X> T_32_23.lc_trk_g2_6


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (5 9)  (12 361)  (12 361)  routing T_0_22.logic_op_bnr_0 <X> T_0_22.lc_trk_g1_0
 (7 9)  (10 361)  (10 361)  Enable bit of Mux _local_links/g1_mux_0 => logic_op_bnr_0 lc_trk_g1_0
 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_0 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (16 14)  (1 366)  (1 366)  IOB_1 IO Functioning bit


LogicTile_1_22

 (3 8)  (21 360)  (21 360)  routing T_1_22.sp12_h_r_1 <X> T_1_22.sp12_v_b_1
 (3 9)  (21 361)  (21 361)  routing T_1_22.sp12_h_r_1 <X> T_1_22.sp12_v_b_1


LogicTile_3_22

 (3 6)  (129 358)  (129 358)  routing T_3_22.sp12_h_r_0 <X> T_3_22.sp12_v_t_23
 (3 7)  (129 359)  (129 359)  routing T_3_22.sp12_h_r_0 <X> T_3_22.sp12_v_t_23


LogicTile_6_22

 (4 14)  (292 366)  (292 366)  routing T_6_22.sp4_h_r_9 <X> T_6_22.sp4_v_t_44
 (5 15)  (293 367)  (293 367)  routing T_6_22.sp4_h_r_9 <X> T_6_22.sp4_v_t_44


LogicTile_7_22

 (22 0)  (364 352)  (364 352)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (365 352)  (365 352)  routing T_7_22.sp12_h_r_11 <X> T_7_22.lc_trk_g0_3
 (31 0)  (373 352)  (373 352)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 352)  (374 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 352)  (375 352)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 352)  (376 352)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (40 0)  (382 352)  (382 352)  LC_0 Logic Functioning bit
 (41 0)  (383 352)  (383 352)  LC_0 Logic Functioning bit
 (42 0)  (384 352)  (384 352)  LC_0 Logic Functioning bit
 (43 0)  (385 352)  (385 352)  LC_0 Logic Functioning bit
 (45 0)  (387 352)  (387 352)  LC_0 Logic Functioning bit
 (31 1)  (373 353)  (373 353)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_0/in_3
 (40 1)  (382 353)  (382 353)  LC_0 Logic Functioning bit
 (41 1)  (383 353)  (383 353)  LC_0 Logic Functioning bit
 (42 1)  (384 353)  (384 353)  LC_0 Logic Functioning bit
 (43 1)  (385 353)  (385 353)  LC_0 Logic Functioning bit
 (0 2)  (342 354)  (342 354)  routing T_7_22.glb_netwk_6 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (1 2)  (343 354)  (343 354)  routing T_7_22.glb_netwk_6 <X> T_7_22.wire_logic_cluster/lc_7/clk
 (2 2)  (344 354)  (344 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 4)  (358 356)  (358 356)  routing T_7_22.sp12_h_r_9 <X> T_7_22.lc_trk_g1_1
 (17 4)  (359 356)  (359 356)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (29 4)  (371 356)  (371 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 356)  (374 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 356)  (375 356)  routing T_7_22.lc_trk_g2_1 <X> T_7_22.wire_logic_cluster/lc_2/in_3
 (40 4)  (382 356)  (382 356)  LC_2 Logic Functioning bit
 (42 4)  (384 356)  (384 356)  LC_2 Logic Functioning bit
 (46 4)  (388 356)  (388 356)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (51 4)  (393 356)  (393 356)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (27 5)  (369 357)  (369 357)  routing T_7_22.lc_trk_g1_1 <X> T_7_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 357)  (371 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (372 357)  (372 357)  routing T_7_22.lc_trk_g0_3 <X> T_7_22.wire_logic_cluster/lc_2/in_1
 (14 8)  (356 360)  (356 360)  routing T_7_22.wire_logic_cluster/lc_0/out <X> T_7_22.lc_trk_g2_0
 (15 8)  (357 360)  (357 360)  routing T_7_22.sp4_v_t_28 <X> T_7_22.lc_trk_g2_1
 (16 8)  (358 360)  (358 360)  routing T_7_22.sp4_v_t_28 <X> T_7_22.lc_trk_g2_1
 (17 8)  (359 360)  (359 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (17 9)  (359 361)  (359 361)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (17 10)  (359 362)  (359 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (360 362)  (360 362)  routing T_7_22.wire_logic_cluster/lc_5/out <X> T_7_22.lc_trk_g2_5
 (25 10)  (367 362)  (367 362)  routing T_7_22.wire_logic_cluster/lc_6/out <X> T_7_22.lc_trk_g2_6
 (26 10)  (368 362)  (368 362)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_5/in_0
 (32 10)  (374 362)  (374 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (375 362)  (375 362)  routing T_7_22.lc_trk_g2_0 <X> T_7_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (378 362)  (378 362)  LC_5 Logic Functioning bit
 (37 10)  (379 362)  (379 362)  LC_5 Logic Functioning bit
 (38 10)  (380 362)  (380 362)  LC_5 Logic Functioning bit
 (39 10)  (381 362)  (381 362)  LC_5 Logic Functioning bit
 (40 10)  (382 362)  (382 362)  LC_5 Logic Functioning bit
 (42 10)  (384 362)  (384 362)  LC_5 Logic Functioning bit
 (45 10)  (387 362)  (387 362)  LC_5 Logic Functioning bit
 (22 11)  (364 363)  (364 363)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (368 363)  (368 363)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (369 363)  (369 363)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (370 363)  (370 363)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (371 363)  (371 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (378 363)  (378 363)  LC_5 Logic Functioning bit
 (37 11)  (379 363)  (379 363)  LC_5 Logic Functioning bit
 (38 11)  (380 363)  (380 363)  LC_5 Logic Functioning bit
 (39 11)  (381 363)  (381 363)  LC_5 Logic Functioning bit
 (41 11)  (383 363)  (383 363)  LC_5 Logic Functioning bit
 (43 11)  (385 363)  (385 363)  LC_5 Logic Functioning bit
 (27 12)  (369 364)  (369 364)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (28 12)  (370 364)  (370 364)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (371 364)  (371 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (372 364)  (372 364)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (373 364)  (373 364)  routing T_7_22.lc_trk_g2_5 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (374 364)  (374 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (375 364)  (375 364)  routing T_7_22.lc_trk_g2_5 <X> T_7_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (378 364)  (378 364)  LC_6 Logic Functioning bit
 (37 12)  (379 364)  (379 364)  LC_6 Logic Functioning bit
 (38 12)  (380 364)  (380 364)  LC_6 Logic Functioning bit
 (39 12)  (381 364)  (381 364)  LC_6 Logic Functioning bit
 (40 12)  (382 364)  (382 364)  LC_6 Logic Functioning bit
 (42 12)  (384 364)  (384 364)  LC_6 Logic Functioning bit
 (45 12)  (387 364)  (387 364)  LC_6 Logic Functioning bit
 (30 13)  (372 365)  (372 365)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (378 365)  (378 365)  LC_6 Logic Functioning bit
 (37 13)  (379 365)  (379 365)  LC_6 Logic Functioning bit
 (38 13)  (380 365)  (380 365)  LC_6 Logic Functioning bit
 (39 13)  (381 365)  (381 365)  LC_6 Logic Functioning bit
 (40 13)  (382 365)  (382 365)  LC_6 Logic Functioning bit
 (42 13)  (384 365)  (384 365)  LC_6 Logic Functioning bit
 (26 14)  (368 366)  (368 366)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_7/in_0
 (31 14)  (373 366)  (373 366)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 366)  (374 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 366)  (375 366)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 366)  (378 366)  LC_7 Logic Functioning bit
 (37 14)  (379 366)  (379 366)  LC_7 Logic Functioning bit
 (38 14)  (380 366)  (380 366)  LC_7 Logic Functioning bit
 (39 14)  (381 366)  (381 366)  LC_7 Logic Functioning bit
 (40 14)  (382 366)  (382 366)  LC_7 Logic Functioning bit
 (42 14)  (384 366)  (384 366)  LC_7 Logic Functioning bit
 (45 14)  (387 366)  (387 366)  LC_7 Logic Functioning bit
 (47 14)  (389 366)  (389 366)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (364 367)  (364 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (367 367)  (367 367)  routing T_7_22.sp4_r_v_b_46 <X> T_7_22.lc_trk_g3_6
 (26 15)  (368 367)  (368 367)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_7/in_0
 (27 15)  (369 367)  (369 367)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 367)  (370 367)  routing T_7_22.lc_trk_g3_6 <X> T_7_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 367)  (371 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 367)  (373 367)  routing T_7_22.lc_trk_g2_6 <X> T_7_22.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 367)  (378 367)  LC_7 Logic Functioning bit
 (37 15)  (379 367)  (379 367)  LC_7 Logic Functioning bit
 (38 15)  (380 367)  (380 367)  LC_7 Logic Functioning bit
 (39 15)  (381 367)  (381 367)  LC_7 Logic Functioning bit
 (41 15)  (383 367)  (383 367)  LC_7 Logic Functioning bit
 (43 15)  (385 367)  (385 367)  LC_7 Logic Functioning bit


LogicTile_9_22

 (8 0)  (446 352)  (446 352)  routing T_9_22.sp4_v_b_1 <X> T_9_22.sp4_h_r_1
 (9 0)  (447 352)  (447 352)  routing T_9_22.sp4_v_b_1 <X> T_9_22.sp4_h_r_1
 (17 0)  (455 352)  (455 352)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (456 352)  (456 352)  routing T_9_22.bnr_op_1 <X> T_9_22.lc_trk_g0_1
 (21 0)  (459 352)  (459 352)  routing T_9_22.sp4_v_b_11 <X> T_9_22.lc_trk_g0_3
 (22 0)  (460 352)  (460 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (461 352)  (461 352)  routing T_9_22.sp4_v_b_11 <X> T_9_22.lc_trk_g0_3
 (25 0)  (463 352)  (463 352)  routing T_9_22.sp4_v_b_10 <X> T_9_22.lc_trk_g0_2
 (18 1)  (456 353)  (456 353)  routing T_9_22.bnr_op_1 <X> T_9_22.lc_trk_g0_1
 (21 1)  (459 353)  (459 353)  routing T_9_22.sp4_v_b_11 <X> T_9_22.lc_trk_g0_3
 (22 1)  (460 353)  (460 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (461 353)  (461 353)  routing T_9_22.sp4_v_b_10 <X> T_9_22.lc_trk_g0_2
 (25 1)  (463 353)  (463 353)  routing T_9_22.sp4_v_b_10 <X> T_9_22.lc_trk_g0_2
 (27 2)  (465 354)  (465 354)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 354)  (467 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 354)  (468 354)  routing T_9_22.lc_trk_g1_5 <X> T_9_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 354)  (469 354)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 354)  (470 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 354)  (471 354)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (475 354)  (475 354)  LC_1 Logic Functioning bit
 (1 3)  (439 355)  (439 355)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (22 3)  (460 355)  (460 355)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (462 355)  (462 355)  routing T_9_22.bot_op_6 <X> T_9_22.lc_trk_g0_6
 (27 3)  (465 355)  (465 355)  routing T_9_22.lc_trk_g3_0 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 355)  (466 355)  routing T_9_22.lc_trk_g3_0 <X> T_9_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 355)  (467 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 355)  (469 355)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 355)  (470 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_3 input_2_1
 (35 3)  (473 355)  (473 355)  routing T_9_22.lc_trk_g0_3 <X> T_9_22.input_2_1
 (16 4)  (454 356)  (454 356)  routing T_9_22.sp4_v_b_9 <X> T_9_22.lc_trk_g1_1
 (17 4)  (455 356)  (455 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (456 356)  (456 356)  routing T_9_22.sp4_v_b_9 <X> T_9_22.lc_trk_g1_1
 (21 4)  (459 356)  (459 356)  routing T_9_22.wire_logic_cluster/lc_3/out <X> T_9_22.lc_trk_g1_3
 (22 4)  (460 356)  (460 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (464 356)  (464 356)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (29 4)  (467 356)  (467 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 356)  (469 356)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 356)  (470 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 356)  (471 356)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 356)  (472 356)  routing T_9_22.lc_trk_g3_4 <X> T_9_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (475 356)  (475 356)  LC_2 Logic Functioning bit
 (38 4)  (476 356)  (476 356)  LC_2 Logic Functioning bit
 (39 4)  (477 356)  (477 356)  LC_2 Logic Functioning bit
 (40 4)  (478 356)  (478 356)  LC_2 Logic Functioning bit
 (41 4)  (479 356)  (479 356)  LC_2 Logic Functioning bit
 (42 4)  (480 356)  (480 356)  LC_2 Logic Functioning bit
 (43 4)  (481 356)  (481 356)  LC_2 Logic Functioning bit
 (47 4)  (485 356)  (485 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (488 356)  (488 356)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (456 357)  (456 357)  routing T_9_22.sp4_v_b_9 <X> T_9_22.lc_trk_g1_1
 (28 5)  (466 357)  (466 357)  routing T_9_22.lc_trk_g2_4 <X> T_9_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 357)  (467 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (474 357)  (474 357)  LC_2 Logic Functioning bit
 (37 5)  (475 357)  (475 357)  LC_2 Logic Functioning bit
 (38 5)  (476 357)  (476 357)  LC_2 Logic Functioning bit
 (39 5)  (477 357)  (477 357)  LC_2 Logic Functioning bit
 (40 5)  (478 357)  (478 357)  LC_2 Logic Functioning bit
 (41 5)  (479 357)  (479 357)  LC_2 Logic Functioning bit
 (42 5)  (480 357)  (480 357)  LC_2 Logic Functioning bit
 (43 5)  (481 357)  (481 357)  LC_2 Logic Functioning bit
 (15 6)  (453 358)  (453 358)  routing T_9_22.sp4_h_r_13 <X> T_9_22.lc_trk_g1_5
 (16 6)  (454 358)  (454 358)  routing T_9_22.sp4_h_r_13 <X> T_9_22.lc_trk_g1_5
 (17 6)  (455 358)  (455 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (456 358)  (456 358)  routing T_9_22.sp4_h_r_13 <X> T_9_22.lc_trk_g1_5
 (29 6)  (467 358)  (467 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 358)  (468 358)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 358)  (469 358)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 358)  (470 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 358)  (471 358)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (41 6)  (479 358)  (479 358)  LC_3 Logic Functioning bit
 (43 6)  (481 358)  (481 358)  LC_3 Logic Functioning bit
 (29 7)  (467 359)  (467 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (468 359)  (468 359)  routing T_9_22.lc_trk_g0_6 <X> T_9_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (469 359)  (469 359)  routing T_9_22.lc_trk_g2_6 <X> T_9_22.wire_logic_cluster/lc_3/in_3
 (37 7)  (475 359)  (475 359)  LC_3 Logic Functioning bit
 (39 7)  (477 359)  (477 359)  LC_3 Logic Functioning bit
 (14 8)  (452 360)  (452 360)  routing T_9_22.rgt_op_0 <X> T_9_22.lc_trk_g2_0
 (29 8)  (467 360)  (467 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 360)  (469 360)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 360)  (470 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 360)  (471 360)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (474 360)  (474 360)  LC_4 Logic Functioning bit
 (38 8)  (476 360)  (476 360)  LC_4 Logic Functioning bit
 (39 8)  (477 360)  (477 360)  LC_4 Logic Functioning bit
 (40 8)  (478 360)  (478 360)  LC_4 Logic Functioning bit
 (50 8)  (488 360)  (488 360)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (453 361)  (453 361)  routing T_9_22.rgt_op_0 <X> T_9_22.lc_trk_g2_0
 (17 9)  (455 361)  (455 361)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (27 9)  (465 361)  (465 361)  routing T_9_22.lc_trk_g1_1 <X> T_9_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 361)  (467 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 361)  (468 361)  routing T_9_22.lc_trk_g0_3 <X> T_9_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (474 361)  (474 361)  LC_4 Logic Functioning bit
 (37 9)  (475 361)  (475 361)  LC_4 Logic Functioning bit
 (38 9)  (476 361)  (476 361)  LC_4 Logic Functioning bit
 (41 9)  (479 361)  (479 361)  LC_4 Logic Functioning bit
 (42 9)  (480 361)  (480 361)  LC_4 Logic Functioning bit
 (43 9)  (481 361)  (481 361)  LC_4 Logic Functioning bit
 (52 9)  (490 361)  (490 361)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (15 10)  (453 362)  (453 362)  routing T_9_22.sp4_h_l_24 <X> T_9_22.lc_trk_g2_5
 (16 10)  (454 362)  (454 362)  routing T_9_22.sp4_h_l_24 <X> T_9_22.lc_trk_g2_5
 (17 10)  (455 362)  (455 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (456 362)  (456 362)  routing T_9_22.sp4_h_l_24 <X> T_9_22.lc_trk_g2_5
 (29 10)  (467 362)  (467 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 362)  (470 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 362)  (471 362)  routing T_9_22.lc_trk_g2_0 <X> T_9_22.wire_logic_cluster/lc_5/in_3
 (39 10)  (477 362)  (477 362)  LC_5 Logic Functioning bit
 (46 10)  (484 362)  (484 362)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (488 362)  (488 362)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (452 363)  (452 363)  routing T_9_22.sp4_r_v_b_36 <X> T_9_22.lc_trk_g2_4
 (17 11)  (455 363)  (455 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (460 363)  (460 363)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (462 363)  (462 363)  routing T_9_22.tnr_op_6 <X> T_9_22.lc_trk_g2_6
 (27 11)  (465 363)  (465 363)  routing T_9_22.lc_trk_g3_0 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 363)  (466 363)  routing T_9_22.lc_trk_g3_0 <X> T_9_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 363)  (467 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 363)  (468 363)  routing T_9_22.lc_trk_g0_2 <X> T_9_22.wire_logic_cluster/lc_5/in_1
 (38 11)  (476 363)  (476 363)  LC_5 Logic Functioning bit
 (41 11)  (479 363)  (479 363)  LC_5 Logic Functioning bit
 (43 11)  (481 363)  (481 363)  LC_5 Logic Functioning bit
 (12 12)  (450 364)  (450 364)  routing T_9_22.sp4_v_b_11 <X> T_9_22.sp4_h_r_11
 (29 12)  (467 364)  (467 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (469 364)  (469 364)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 364)  (470 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 364)  (471 364)  routing T_9_22.lc_trk_g2_5 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 364)  (474 364)  LC_6 Logic Functioning bit
 (38 12)  (476 364)  (476 364)  LC_6 Logic Functioning bit
 (39 12)  (477 364)  (477 364)  LC_6 Logic Functioning bit
 (40 12)  (478 364)  (478 364)  LC_6 Logic Functioning bit
 (52 12)  (490 364)  (490 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (11 13)  (449 365)  (449 365)  routing T_9_22.sp4_v_b_11 <X> T_9_22.sp4_h_r_11
 (15 13)  (453 365)  (453 365)  routing T_9_22.sp4_v_t_29 <X> T_9_22.lc_trk_g3_0
 (16 13)  (454 365)  (454 365)  routing T_9_22.sp4_v_t_29 <X> T_9_22.lc_trk_g3_0
 (17 13)  (455 365)  (455 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (27 13)  (465 365)  (465 365)  routing T_9_22.lc_trk_g1_1 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 365)  (467 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (468 365)  (468 365)  routing T_9_22.lc_trk_g0_3 <X> T_9_22.wire_logic_cluster/lc_6/in_1
 (32 13)  (470 365)  (470 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (472 365)  (472 365)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.input_2_6
 (35 13)  (473 365)  (473 365)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.input_2_6
 (36 13)  (474 365)  (474 365)  LC_6 Logic Functioning bit
 (37 13)  (475 365)  (475 365)  LC_6 Logic Functioning bit
 (38 13)  (476 365)  (476 365)  LC_6 Logic Functioning bit
 (41 13)  (479 365)  (479 365)  LC_6 Logic Functioning bit
 (42 13)  (480 365)  (480 365)  LC_6 Logic Functioning bit
 (43 13)  (481 365)  (481 365)  LC_6 Logic Functioning bit
 (17 15)  (455 367)  (455 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_10_22

 (15 0)  (507 352)  (507 352)  routing T_10_22.sp4_h_r_9 <X> T_10_22.lc_trk_g0_1
 (16 0)  (508 352)  (508 352)  routing T_10_22.sp4_h_r_9 <X> T_10_22.lc_trk_g0_1
 (17 0)  (509 352)  (509 352)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_r_9 lc_trk_g0_1
 (18 0)  (510 352)  (510 352)  routing T_10_22.sp4_h_r_9 <X> T_10_22.lc_trk_g0_1
 (22 0)  (514 352)  (514 352)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (516 352)  (516 352)  routing T_10_22.top_op_3 <X> T_10_22.lc_trk_g0_3
 (29 0)  (521 352)  (521 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 352)  (523 352)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 352)  (524 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 352)  (525 352)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 352)  (526 352)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 352)  (527 352)  routing T_10_22.lc_trk_g2_4 <X> T_10_22.input_2_0
 (36 0)  (528 352)  (528 352)  LC_0 Logic Functioning bit
 (37 0)  (529 352)  (529 352)  LC_0 Logic Functioning bit
 (41 0)  (533 352)  (533 352)  LC_0 Logic Functioning bit
 (43 0)  (535 352)  (535 352)  LC_0 Logic Functioning bit
 (47 0)  (539 352)  (539 352)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (48 0)  (540 352)  (540 352)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (52 0)  (544 352)  (544 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (53 0)  (545 352)  (545 352)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (13 1)  (505 353)  (505 353)  routing T_10_22.sp4_v_t_44 <X> T_10_22.sp4_h_r_2
 (15 1)  (507 353)  (507 353)  routing T_10_22.bot_op_0 <X> T_10_22.lc_trk_g0_0
 (17 1)  (509 353)  (509 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (513 353)  (513 353)  routing T_10_22.top_op_3 <X> T_10_22.lc_trk_g0_3
 (22 1)  (514 353)  (514 353)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (516 353)  (516 353)  routing T_10_22.top_op_2 <X> T_10_22.lc_trk_g0_2
 (25 1)  (517 353)  (517 353)  routing T_10_22.top_op_2 <X> T_10_22.lc_trk_g0_2
 (31 1)  (523 353)  (523 353)  routing T_10_22.lc_trk_g3_6 <X> T_10_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 353)  (524 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (525 353)  (525 353)  routing T_10_22.lc_trk_g2_4 <X> T_10_22.input_2_0
 (36 1)  (528 353)  (528 353)  LC_0 Logic Functioning bit
 (37 1)  (529 353)  (529 353)  LC_0 Logic Functioning bit
 (41 1)  (533 353)  (533 353)  LC_0 Logic Functioning bit
 (43 1)  (535 353)  (535 353)  LC_0 Logic Functioning bit
 (48 1)  (540 353)  (540 353)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (543 353)  (543 353)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (492 354)  (492 354)  routing T_10_22.glb_netwk_6 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (1 2)  (493 354)  (493 354)  routing T_10_22.glb_netwk_6 <X> T_10_22.wire_logic_cluster/lc_7/clk
 (2 2)  (494 354)  (494 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (497 354)  (497 354)  routing T_10_22.sp4_v_t_43 <X> T_10_22.sp4_h_l_37
 (17 2)  (509 354)  (509 354)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (510 354)  (510 354)  routing T_10_22.bnr_op_5 <X> T_10_22.lc_trk_g0_5
 (29 2)  (521 354)  (521 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 354)  (524 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 354)  (525 354)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (528 354)  (528 354)  LC_1 Logic Functioning bit
 (38 2)  (530 354)  (530 354)  LC_1 Logic Functioning bit
 (39 2)  (531 354)  (531 354)  LC_1 Logic Functioning bit
 (43 2)  (535 354)  (535 354)  LC_1 Logic Functioning bit
 (50 2)  (542 354)  (542 354)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (496 355)  (496 355)  routing T_10_22.sp4_v_t_43 <X> T_10_22.sp4_h_l_37
 (6 3)  (498 355)  (498 355)  routing T_10_22.sp4_v_t_43 <X> T_10_22.sp4_h_l_37
 (14 3)  (506 355)  (506 355)  routing T_10_22.top_op_4 <X> T_10_22.lc_trk_g0_4
 (15 3)  (507 355)  (507 355)  routing T_10_22.top_op_4 <X> T_10_22.lc_trk_g0_4
 (17 3)  (509 355)  (509 355)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (510 355)  (510 355)  routing T_10_22.bnr_op_5 <X> T_10_22.lc_trk_g0_5
 (31 3)  (523 355)  (523 355)  routing T_10_22.lc_trk_g2_2 <X> T_10_22.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 355)  (528 355)  LC_1 Logic Functioning bit
 (38 3)  (530 355)  (530 355)  LC_1 Logic Functioning bit
 (39 3)  (531 355)  (531 355)  LC_1 Logic Functioning bit
 (43 3)  (535 355)  (535 355)  LC_1 Logic Functioning bit
 (48 3)  (540 355)  (540 355)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (493 356)  (493 356)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (22 4)  (514 356)  (514 356)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (516 356)  (516 356)  routing T_10_22.bot_op_3 <X> T_10_22.lc_trk_g1_3
 (27 4)  (519 356)  (519 356)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 356)  (521 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 356)  (522 356)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 356)  (524 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (528 356)  (528 356)  LC_2 Logic Functioning bit
 (37 4)  (529 356)  (529 356)  LC_2 Logic Functioning bit
 (38 4)  (530 356)  (530 356)  LC_2 Logic Functioning bit
 (40 4)  (532 356)  (532 356)  LC_2 Logic Functioning bit
 (41 4)  (533 356)  (533 356)  LC_2 Logic Functioning bit
 (42 4)  (534 356)  (534 356)  LC_2 Logic Functioning bit
 (43 4)  (535 356)  (535 356)  LC_2 Logic Functioning bit
 (0 5)  (492 357)  (492 357)  routing T_10_22.glb_netwk_3 <X> T_10_22.wire_logic_cluster/lc_7/cen
 (14 5)  (506 357)  (506 357)  routing T_10_22.top_op_0 <X> T_10_22.lc_trk_g1_0
 (15 5)  (507 357)  (507 357)  routing T_10_22.top_op_0 <X> T_10_22.lc_trk_g1_0
 (17 5)  (509 357)  (509 357)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (514 357)  (514 357)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 357)  (516 357)  routing T_10_22.top_op_2 <X> T_10_22.lc_trk_g1_2
 (25 5)  (517 357)  (517 357)  routing T_10_22.top_op_2 <X> T_10_22.lc_trk_g1_2
 (26 5)  (518 357)  (518 357)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 357)  (519 357)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 357)  (521 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 357)  (523 357)  routing T_10_22.lc_trk_g0_3 <X> T_10_22.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 357)  (524 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (527 357)  (527 357)  routing T_10_22.lc_trk_g0_2 <X> T_10_22.input_2_2
 (38 5)  (530 357)  (530 357)  LC_2 Logic Functioning bit
 (39 5)  (531 357)  (531 357)  LC_2 Logic Functioning bit
 (40 5)  (532 357)  (532 357)  LC_2 Logic Functioning bit
 (41 5)  (533 357)  (533 357)  LC_2 Logic Functioning bit
 (42 5)  (534 357)  (534 357)  LC_2 Logic Functioning bit
 (43 5)  (535 357)  (535 357)  LC_2 Logic Functioning bit
 (21 6)  (513 358)  (513 358)  routing T_10_22.wire_logic_cluster/lc_7/out <X> T_10_22.lc_trk_g1_7
 (22 6)  (514 358)  (514 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (518 358)  (518 358)  routing T_10_22.lc_trk_g0_5 <X> T_10_22.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 358)  (519 358)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 358)  (521 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (522 358)  (522 358)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (523 358)  (523 358)  routing T_10_22.lc_trk_g0_4 <X> T_10_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 358)  (524 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (15 7)  (507 359)  (507 359)  routing T_10_22.bot_op_4 <X> T_10_22.lc_trk_g1_4
 (17 7)  (509 359)  (509 359)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (514 359)  (514 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (516 359)  (516 359)  routing T_10_22.top_op_6 <X> T_10_22.lc_trk_g1_6
 (25 7)  (517 359)  (517 359)  routing T_10_22.top_op_6 <X> T_10_22.lc_trk_g1_6
 (29 7)  (521 359)  (521 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 359)  (522 359)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 359)  (524 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (526 359)  (526 359)  routing T_10_22.lc_trk_g1_0 <X> T_10_22.input_2_3
 (37 7)  (529 359)  (529 359)  LC_3 Logic Functioning bit
 (48 7)  (540 359)  (540 359)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (8 8)  (500 360)  (500 360)  routing T_10_22.sp4_v_b_7 <X> T_10_22.sp4_h_r_7
 (9 8)  (501 360)  (501 360)  routing T_10_22.sp4_v_b_7 <X> T_10_22.sp4_h_r_7
 (25 8)  (517 360)  (517 360)  routing T_10_22.wire_logic_cluster/lc_2/out <X> T_10_22.lc_trk_g2_2
 (26 8)  (518 360)  (518 360)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 360)  (519 360)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 360)  (521 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 360)  (523 360)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 360)  (524 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 360)  (526 360)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 360)  (528 360)  LC_4 Logic Functioning bit
 (37 8)  (529 360)  (529 360)  LC_4 Logic Functioning bit
 (43 8)  (535 360)  (535 360)  LC_4 Logic Functioning bit
 (50 8)  (542 360)  (542 360)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (514 361)  (514 361)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (518 361)  (518 361)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 361)  (520 361)  routing T_10_22.lc_trk_g2_6 <X> T_10_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 361)  (521 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 361)  (522 361)  routing T_10_22.lc_trk_g1_2 <X> T_10_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 361)  (523 361)  routing T_10_22.lc_trk_g1_6 <X> T_10_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 361)  (528 361)  LC_4 Logic Functioning bit
 (37 9)  (529 361)  (529 361)  LC_4 Logic Functioning bit
 (39 9)  (531 361)  (531 361)  LC_4 Logic Functioning bit
 (41 9)  (533 361)  (533 361)  LC_4 Logic Functioning bit
 (42 9)  (534 361)  (534 361)  LC_4 Logic Functioning bit
 (43 9)  (535 361)  (535 361)  LC_4 Logic Functioning bit
 (14 10)  (506 362)  (506 362)  routing T_10_22.wire_logic_cluster/lc_4/out <X> T_10_22.lc_trk_g2_4
 (25 10)  (517 362)  (517 362)  routing T_10_22.bnl_op_6 <X> T_10_22.lc_trk_g2_6
 (26 10)  (518 362)  (518 362)  routing T_10_22.lc_trk_g0_5 <X> T_10_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 362)  (519 362)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 362)  (521 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 362)  (522 362)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (31 10)  (523 362)  (523 362)  routing T_10_22.lc_trk_g0_4 <X> T_10_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (524 362)  (524 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (529 362)  (529 362)  LC_5 Logic Functioning bit
 (38 10)  (530 362)  (530 362)  LC_5 Logic Functioning bit
 (39 10)  (531 362)  (531 362)  LC_5 Logic Functioning bit
 (41 10)  (533 362)  (533 362)  LC_5 Logic Functioning bit
 (17 11)  (509 363)  (509 363)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (514 363)  (514 363)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (517 363)  (517 363)  routing T_10_22.bnl_op_6 <X> T_10_22.lc_trk_g2_6
 (29 11)  (521 363)  (521 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 363)  (522 363)  routing T_10_22.lc_trk_g1_7 <X> T_10_22.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 363)  (524 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (526 363)  (526 363)  routing T_10_22.lc_trk_g1_0 <X> T_10_22.input_2_5
 (36 11)  (528 363)  (528 363)  LC_5 Logic Functioning bit
 (38 11)  (530 363)  (530 363)  LC_5 Logic Functioning bit
 (39 11)  (531 363)  (531 363)  LC_5 Logic Functioning bit
 (41 11)  (533 363)  (533 363)  LC_5 Logic Functioning bit
 (43 11)  (535 363)  (535 363)  LC_5 Logic Functioning bit
 (27 12)  (519 364)  (519 364)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 364)  (521 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 364)  (522 364)  routing T_10_22.lc_trk_g1_4 <X> T_10_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 364)  (524 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (528 364)  (528 364)  LC_6 Logic Functioning bit
 (37 12)  (529 364)  (529 364)  LC_6 Logic Functioning bit
 (39 12)  (531 364)  (531 364)  LC_6 Logic Functioning bit
 (40 12)  (532 364)  (532 364)  LC_6 Logic Functioning bit
 (41 12)  (533 364)  (533 364)  LC_6 Logic Functioning bit
 (43 12)  (535 364)  (535 364)  LC_6 Logic Functioning bit
 (50 12)  (542 364)  (542 364)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (544 364)  (544 364)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (506 365)  (506 365)  routing T_10_22.sp4_r_v_b_40 <X> T_10_22.lc_trk_g3_0
 (17 13)  (509 365)  (509 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (518 365)  (518 365)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 365)  (519 365)  routing T_10_22.lc_trk_g1_3 <X> T_10_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 365)  (521 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 365)  (523 365)  routing T_10_22.lc_trk_g0_3 <X> T_10_22.wire_logic_cluster/lc_6/in_3
 (36 13)  (528 365)  (528 365)  LC_6 Logic Functioning bit
 (37 13)  (529 365)  (529 365)  LC_6 Logic Functioning bit
 (38 13)  (530 365)  (530 365)  LC_6 Logic Functioning bit
 (39 13)  (531 365)  (531 365)  LC_6 Logic Functioning bit
 (40 13)  (532 365)  (532 365)  LC_6 Logic Functioning bit
 (41 13)  (533 365)  (533 365)  LC_6 Logic Functioning bit
 (48 13)  (540 365)  (540 365)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (544 365)  (544 365)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (492 366)  (492 366)  routing T_10_22.glb_netwk_4 <X> T_10_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 366)  (493 366)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (517 366)  (517 366)  routing T_10_22.wire_logic_cluster/lc_6/out <X> T_10_22.lc_trk_g3_6
 (36 14)  (528 366)  (528 366)  LC_7 Logic Functioning bit
 (38 14)  (530 366)  (530 366)  LC_7 Logic Functioning bit
 (41 14)  (533 366)  (533 366)  LC_7 Logic Functioning bit
 (43 14)  (535 366)  (535 366)  LC_7 Logic Functioning bit
 (45 14)  (537 366)  (537 366)  LC_7 Logic Functioning bit
 (22 15)  (514 367)  (514 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (519 367)  (519 367)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 367)  (520 367)  routing T_10_22.lc_trk_g3_0 <X> T_10_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 367)  (521 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (529 367)  (529 367)  LC_7 Logic Functioning bit
 (39 15)  (531 367)  (531 367)  LC_7 Logic Functioning bit
 (40 15)  (532 367)  (532 367)  LC_7 Logic Functioning bit
 (42 15)  (534 367)  (534 367)  LC_7 Logic Functioning bit


LogicTile_11_22

 (27 0)  (573 352)  (573 352)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 352)  (574 352)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 352)  (575 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 352)  (578 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 352)  (579 352)  routing T_11_22.lc_trk_g2_3 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (35 0)  (581 352)  (581 352)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.input_2_0
 (42 0)  (588 352)  (588 352)  LC_0 Logic Functioning bit
 (15 1)  (561 353)  (561 353)  routing T_11_22.bot_op_0 <X> T_11_22.lc_trk_g0_0
 (17 1)  (563 353)  (563 353)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 1)  (572 353)  (572 353)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 353)  (573 353)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 353)  (574 353)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 353)  (575 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 353)  (576 353)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 353)  (577 353)  routing T_11_22.lc_trk_g2_3 <X> T_11_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 353)  (578 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (579 353)  (579 353)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.input_2_0
 (14 2)  (560 354)  (560 354)  routing T_11_22.wire_logic_cluster/lc_4/out <X> T_11_22.lc_trk_g0_4
 (29 2)  (575 354)  (575 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (582 354)  (582 354)  LC_1 Logic Functioning bit
 (37 2)  (583 354)  (583 354)  LC_1 Logic Functioning bit
 (38 2)  (584 354)  (584 354)  LC_1 Logic Functioning bit
 (39 2)  (585 354)  (585 354)  LC_1 Logic Functioning bit
 (40 2)  (586 354)  (586 354)  LC_1 Logic Functioning bit
 (41 2)  (587 354)  (587 354)  LC_1 Logic Functioning bit
 (42 2)  (588 354)  (588 354)  LC_1 Logic Functioning bit
 (43 2)  (589 354)  (589 354)  LC_1 Logic Functioning bit
 (17 3)  (563 355)  (563 355)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (574 355)  (574 355)  routing T_11_22.lc_trk_g2_1 <X> T_11_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 355)  (575 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (4 4)  (550 356)  (550 356)  routing T_11_22.sp4_v_t_38 <X> T_11_22.sp4_v_b_3
 (14 4)  (560 356)  (560 356)  routing T_11_22.wire_logic_cluster/lc_0/out <X> T_11_22.lc_trk_g1_0
 (26 4)  (572 356)  (572 356)  routing T_11_22.lc_trk_g0_4 <X> T_11_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 356)  (573 356)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 356)  (574 356)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 356)  (575 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 356)  (576 356)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 356)  (577 356)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 356)  (578 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 356)  (579 356)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 356)  (583 356)  LC_2 Logic Functioning bit
 (39 4)  (585 356)  (585 356)  LC_2 Logic Functioning bit
 (50 4)  (596 356)  (596 356)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (563 357)  (563 357)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (29 5)  (575 357)  (575 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 357)  (576 357)  routing T_11_22.lc_trk_g3_6 <X> T_11_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 357)  (577 357)  routing T_11_22.lc_trk_g2_7 <X> T_11_22.wire_logic_cluster/lc_2/in_3
 (39 5)  (585 357)  (585 357)  LC_2 Logic Functioning bit
 (52 5)  (598 357)  (598 357)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (2 6)  (548 358)  (548 358)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19
 (22 6)  (568 358)  (568 358)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 358)  (570 358)  routing T_11_22.bot_op_7 <X> T_11_22.lc_trk_g1_7
 (32 6)  (578 358)  (578 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 358)  (579 358)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 358)  (580 358)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (40 6)  (586 358)  (586 358)  LC_3 Logic Functioning bit
 (22 7)  (568 359)  (568 359)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (570 359)  (570 359)  routing T_11_22.bot_op_6 <X> T_11_22.lc_trk_g1_6
 (26 7)  (572 359)  (572 359)  routing T_11_22.lc_trk_g2_3 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 359)  (574 359)  routing T_11_22.lc_trk_g2_3 <X> T_11_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 359)  (575 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 359)  (577 359)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (578 359)  (578 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (579 359)  (579 359)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.input_2_3
 (34 7)  (580 359)  (580 359)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.input_2_3
 (35 7)  (581 359)  (581 359)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.input_2_3
 (41 7)  (587 359)  (587 359)  LC_3 Logic Functioning bit
 (11 8)  (557 360)  (557 360)  routing T_11_22.sp4_h_l_39 <X> T_11_22.sp4_v_b_8
 (13 8)  (559 360)  (559 360)  routing T_11_22.sp4_h_l_39 <X> T_11_22.sp4_v_b_8
 (17 8)  (563 360)  (563 360)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (564 360)  (564 360)  routing T_11_22.bnl_op_1 <X> T_11_22.lc_trk_g2_1
 (22 8)  (568 360)  (568 360)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (570 360)  (570 360)  routing T_11_22.tnl_op_3 <X> T_11_22.lc_trk_g2_3
 (25 8)  (571 360)  (571 360)  routing T_11_22.bnl_op_2 <X> T_11_22.lc_trk_g2_2
 (27 8)  (573 360)  (573 360)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 360)  (575 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 360)  (576 360)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (577 360)  (577 360)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 360)  (578 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 360)  (579 360)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 360)  (580 360)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 360)  (582 360)  LC_4 Logic Functioning bit
 (38 8)  (584 360)  (584 360)  LC_4 Logic Functioning bit
 (39 8)  (585 360)  (585 360)  LC_4 Logic Functioning bit
 (42 8)  (588 360)  (588 360)  LC_4 Logic Functioning bit
 (50 8)  (596 360)  (596 360)  Cascade bit: LH_LC04_inmux02_5

 (12 9)  (558 361)  (558 361)  routing T_11_22.sp4_h_l_39 <X> T_11_22.sp4_v_b_8
 (18 9)  (564 361)  (564 361)  routing T_11_22.bnl_op_1 <X> T_11_22.lc_trk_g2_1
 (21 9)  (567 361)  (567 361)  routing T_11_22.tnl_op_3 <X> T_11_22.lc_trk_g2_3
 (22 9)  (568 361)  (568 361)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (571 361)  (571 361)  routing T_11_22.bnl_op_2 <X> T_11_22.lc_trk_g2_2
 (26 9)  (572 361)  (572 361)  routing T_11_22.lc_trk_g2_2 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (574 361)  (574 361)  routing T_11_22.lc_trk_g2_2 <X> T_11_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 361)  (575 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 361)  (576 361)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_4/in_1
 (38 9)  (584 361)  (584 361)  LC_4 Logic Functioning bit
 (39 9)  (585 361)  (585 361)  LC_4 Logic Functioning bit
 (42 9)  (588 361)  (588 361)  LC_4 Logic Functioning bit
 (43 9)  (589 361)  (589 361)  LC_4 Logic Functioning bit
 (14 10)  (560 362)  (560 362)  routing T_11_22.bnl_op_4 <X> T_11_22.lc_trk_g2_4
 (21 10)  (567 362)  (567 362)  routing T_11_22.wire_logic_cluster/lc_7/out <X> T_11_22.lc_trk_g2_7
 (22 10)  (568 362)  (568 362)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (28 10)  (574 362)  (574 362)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 362)  (575 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 362)  (576 362)  routing T_11_22.lc_trk_g2_4 <X> T_11_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 362)  (578 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 362)  (579 362)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 362)  (580 362)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (40 10)  (586 362)  (586 362)  LC_5 Logic Functioning bit
 (14 11)  (560 363)  (560 363)  routing T_11_22.bnl_op_4 <X> T_11_22.lc_trk_g2_4
 (17 11)  (563 363)  (563 363)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (568 363)  (568 363)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (570 363)  (570 363)  routing T_11_22.tnl_op_6 <X> T_11_22.lc_trk_g2_6
 (25 11)  (571 363)  (571 363)  routing T_11_22.tnl_op_6 <X> T_11_22.lc_trk_g2_6
 (26 11)  (572 363)  (572 363)  routing T_11_22.lc_trk_g2_3 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 363)  (574 363)  routing T_11_22.lc_trk_g2_3 <X> T_11_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 363)  (575 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 363)  (577 363)  routing T_11_22.lc_trk_g3_3 <X> T_11_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 363)  (578 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (579 363)  (579 363)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.input_2_5
 (34 11)  (580 363)  (580 363)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.input_2_5
 (35 11)  (581 363)  (581 363)  routing T_11_22.lc_trk_g3_2 <X> T_11_22.input_2_5
 (21 12)  (567 364)  (567 364)  routing T_11_22.bnl_op_3 <X> T_11_22.lc_trk_g3_3
 (22 12)  (568 364)  (568 364)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (27 12)  (573 364)  (573 364)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 364)  (575 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 364)  (576 364)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 364)  (578 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 364)  (580 364)  routing T_11_22.lc_trk_g1_0 <X> T_11_22.wire_logic_cluster/lc_6/in_3
 (37 12)  (583 364)  (583 364)  LC_6 Logic Functioning bit
 (39 12)  (585 364)  (585 364)  LC_6 Logic Functioning bit
 (42 12)  (588 364)  (588 364)  LC_6 Logic Functioning bit
 (50 12)  (596 364)  (596 364)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (567 365)  (567 365)  routing T_11_22.bnl_op_3 <X> T_11_22.lc_trk_g3_3
 (22 13)  (568 365)  (568 365)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (570 365)  (570 365)  routing T_11_22.tnl_op_2 <X> T_11_22.lc_trk_g3_2
 (25 13)  (571 365)  (571 365)  routing T_11_22.tnl_op_2 <X> T_11_22.lc_trk_g3_2
 (26 13)  (572 365)  (572 365)  routing T_11_22.lc_trk_g2_2 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 365)  (574 365)  routing T_11_22.lc_trk_g2_2 <X> T_11_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 365)  (575 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 365)  (576 365)  routing T_11_22.lc_trk_g1_6 <X> T_11_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (582 365)  (582 365)  LC_6 Logic Functioning bit
 (37 13)  (583 365)  (583 365)  LC_6 Logic Functioning bit
 (38 13)  (584 365)  (584 365)  LC_6 Logic Functioning bit
 (39 13)  (585 365)  (585 365)  LC_6 Logic Functioning bit
 (42 13)  (588 365)  (588 365)  LC_6 Logic Functioning bit
 (43 13)  (589 365)  (589 365)  LC_6 Logic Functioning bit
 (25 14)  (571 366)  (571 366)  routing T_11_22.wire_logic_cluster/lc_6/out <X> T_11_22.lc_trk_g3_6
 (26 14)  (572 366)  (572 366)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (28 14)  (574 366)  (574 366)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 366)  (575 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 366)  (576 366)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 366)  (577 366)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 366)  (578 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 366)  (580 366)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 366)  (582 366)  LC_7 Logic Functioning bit
 (37 14)  (583 366)  (583 366)  LC_7 Logic Functioning bit
 (38 14)  (584 366)  (584 366)  LC_7 Logic Functioning bit
 (39 14)  (585 366)  (585 366)  LC_7 Logic Functioning bit
 (40 14)  (586 366)  (586 366)  LC_7 Logic Functioning bit
 (41 14)  (587 366)  (587 366)  LC_7 Logic Functioning bit
 (42 14)  (588 366)  (588 366)  LC_7 Logic Functioning bit
 (43 14)  (589 366)  (589 366)  LC_7 Logic Functioning bit
 (15 15)  (561 367)  (561 367)  routing T_11_22.sp4_v_t_33 <X> T_11_22.lc_trk_g3_4
 (16 15)  (562 367)  (562 367)  routing T_11_22.sp4_v_t_33 <X> T_11_22.lc_trk_g3_4
 (17 15)  (563 367)  (563 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (568 367)  (568 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (573 367)  (573 367)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (574 367)  (574 367)  routing T_11_22.lc_trk_g3_4 <X> T_11_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 367)  (575 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 367)  (576 367)  routing T_11_22.lc_trk_g2_6 <X> T_11_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 367)  (577 367)  routing T_11_22.lc_trk_g1_7 <X> T_11_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (578 367)  (578 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (579 367)  (579 367)  routing T_11_22.lc_trk_g2_1 <X> T_11_22.input_2_7
 (36 15)  (582 367)  (582 367)  LC_7 Logic Functioning bit
 (37 15)  (583 367)  (583 367)  LC_7 Logic Functioning bit
 (38 15)  (584 367)  (584 367)  LC_7 Logic Functioning bit
 (39 15)  (585 367)  (585 367)  LC_7 Logic Functioning bit
 (40 15)  (586 367)  (586 367)  LC_7 Logic Functioning bit
 (41 15)  (587 367)  (587 367)  LC_7 Logic Functioning bit
 (42 15)  (588 367)  (588 367)  LC_7 Logic Functioning bit


LogicTile_12_22

 (4 0)  (604 352)  (604 352)  routing T_12_22.sp4_v_t_37 <X> T_12_22.sp4_v_b_0
 (13 0)  (613 352)  (613 352)  routing T_12_22.sp4_v_t_39 <X> T_12_22.sp4_v_b_2
 (16 0)  (616 352)  (616 352)  routing T_12_22.sp12_h_l_14 <X> T_12_22.lc_trk_g0_1
 (17 0)  (617 352)  (617 352)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (25 0)  (625 352)  (625 352)  routing T_12_22.sp4_h_l_7 <X> T_12_22.lc_trk_g0_2
 (27 0)  (627 352)  (627 352)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 352)  (628 352)  routing T_12_22.lc_trk_g3_0 <X> T_12_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 352)  (629 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 352)  (632 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 352)  (633 352)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 352)  (636 352)  LC_0 Logic Functioning bit
 (18 1)  (618 353)  (618 353)  routing T_12_22.sp12_h_l_14 <X> T_12_22.lc_trk_g0_1
 (22 1)  (622 353)  (622 353)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (623 353)  (623 353)  routing T_12_22.sp4_h_l_7 <X> T_12_22.lc_trk_g0_2
 (24 1)  (624 353)  (624 353)  routing T_12_22.sp4_h_l_7 <X> T_12_22.lc_trk_g0_2
 (25 1)  (625 353)  (625 353)  routing T_12_22.sp4_h_l_7 <X> T_12_22.lc_trk_g0_2
 (27 1)  (627 353)  (627 353)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 353)  (628 353)  routing T_12_22.lc_trk_g3_1 <X> T_12_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 353)  (629 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 353)  (631 353)  routing T_12_22.lc_trk_g2_3 <X> T_12_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 353)  (632 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (633 353)  (633 353)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.input_2_0
 (35 1)  (635 353)  (635 353)  routing T_12_22.lc_trk_g2_2 <X> T_12_22.input_2_0
 (36 1)  (636 353)  (636 353)  LC_0 Logic Functioning bit
 (37 1)  (637 353)  (637 353)  LC_0 Logic Functioning bit
 (0 2)  (600 354)  (600 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (1 2)  (601 354)  (601 354)  routing T_12_22.glb_netwk_6 <X> T_12_22.wire_logic_cluster/lc_7/clk
 (2 2)  (602 354)  (602 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 2)  (605 354)  (605 354)  routing T_12_22.sp4_v_t_37 <X> T_12_22.sp4_h_l_37
 (15 2)  (615 354)  (615 354)  routing T_12_22.lft_op_5 <X> T_12_22.lc_trk_g0_5
 (17 2)  (617 354)  (617 354)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (618 354)  (618 354)  routing T_12_22.lft_op_5 <X> T_12_22.lc_trk_g0_5
 (28 2)  (628 354)  (628 354)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 354)  (629 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 354)  (630 354)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 354)  (631 354)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 354)  (632 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 354)  (633 354)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 354)  (634 354)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (50 2)  (650 354)  (650 354)  Cascade bit: LH_LC01_inmux02_5

 (6 3)  (606 355)  (606 355)  routing T_12_22.sp4_v_t_37 <X> T_12_22.sp4_h_l_37
 (28 3)  (628 355)  (628 355)  routing T_12_22.lc_trk_g2_1 <X> T_12_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 355)  (629 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 355)  (630 355)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 355)  (631 355)  routing T_12_22.lc_trk_g3_7 <X> T_12_22.wire_logic_cluster/lc_1/in_3
 (40 3)  (640 355)  (640 355)  LC_1 Logic Functioning bit
 (22 4)  (622 356)  (622 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (623 356)  (623 356)  routing T_12_22.sp4_v_b_19 <X> T_12_22.lc_trk_g1_3
 (24 4)  (624 356)  (624 356)  routing T_12_22.sp4_v_b_19 <X> T_12_22.lc_trk_g1_3
 (26 4)  (626 356)  (626 356)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 356)  (627 356)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 356)  (629 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 356)  (630 356)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 356)  (631 356)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 356)  (632 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 356)  (633 356)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 356)  (634 356)  routing T_12_22.lc_trk_g3_4 <X> T_12_22.wire_logic_cluster/lc_2/in_3
 (38 4)  (638 356)  (638 356)  LC_2 Logic Functioning bit
 (50 4)  (650 356)  (650 356)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (626 357)  (626 357)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 357)  (627 357)  routing T_12_22.lc_trk_g1_7 <X> T_12_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 357)  (629 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 357)  (630 357)  routing T_12_22.lc_trk_g1_6 <X> T_12_22.wire_logic_cluster/lc_2/in_1
 (46 5)  (646 357)  (646 357)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (21 6)  (621 358)  (621 358)  routing T_12_22.wire_logic_cluster/lc_7/out <X> T_12_22.lc_trk_g1_7
 (22 6)  (622 358)  (622 358)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (629 358)  (629 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 358)  (632 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 358)  (633 358)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 358)  (634 358)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 358)  (637 358)  LC_3 Logic Functioning bit
 (39 6)  (639 358)  (639 358)  LC_3 Logic Functioning bit
 (45 6)  (645 358)  (645 358)  LC_3 Logic Functioning bit
 (22 7)  (622 359)  (622 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (624 359)  (624 359)  routing T_12_22.top_op_6 <X> T_12_22.lc_trk_g1_6
 (25 7)  (625 359)  (625 359)  routing T_12_22.top_op_6 <X> T_12_22.lc_trk_g1_6
 (29 7)  (629 359)  (629 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 359)  (630 359)  routing T_12_22.lc_trk_g0_2 <X> T_12_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 359)  (631 359)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_3/in_3
 (41 7)  (641 359)  (641 359)  LC_3 Logic Functioning bit
 (43 7)  (643 359)  (643 359)  LC_3 Logic Functioning bit
 (16 8)  (616 360)  (616 360)  routing T_12_22.sp4_v_b_33 <X> T_12_22.lc_trk_g2_1
 (17 8)  (617 360)  (617 360)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 360)  (618 360)  routing T_12_22.sp4_v_b_33 <X> T_12_22.lc_trk_g2_1
 (22 8)  (622 360)  (622 360)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (624 360)  (624 360)  routing T_12_22.tnl_op_3 <X> T_12_22.lc_trk_g2_3
 (28 8)  (628 360)  (628 360)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 360)  (629 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 360)  (630 360)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 360)  (632 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 360)  (633 360)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 360)  (634 360)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 360)  (636 360)  LC_4 Logic Functioning bit
 (38 8)  (638 360)  (638 360)  LC_4 Logic Functioning bit
 (18 9)  (618 361)  (618 361)  routing T_12_22.sp4_v_b_33 <X> T_12_22.lc_trk_g2_1
 (21 9)  (621 361)  (621 361)  routing T_12_22.tnl_op_3 <X> T_12_22.lc_trk_g2_3
 (22 9)  (622 361)  (622 361)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (624 361)  (624 361)  routing T_12_22.tnl_op_2 <X> T_12_22.lc_trk_g2_2
 (25 9)  (625 361)  (625 361)  routing T_12_22.tnl_op_2 <X> T_12_22.lc_trk_g2_2
 (30 9)  (630 361)  (630 361)  routing T_12_22.lc_trk_g2_7 <X> T_12_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 361)  (631 361)  routing T_12_22.lc_trk_g3_2 <X> T_12_22.wire_logic_cluster/lc_4/in_3
 (36 9)  (636 361)  (636 361)  LC_4 Logic Functioning bit
 (38 9)  (638 361)  (638 361)  LC_4 Logic Functioning bit
 (17 10)  (617 362)  (617 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (622 362)  (622 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (623 362)  (623 362)  routing T_12_22.sp4_h_r_31 <X> T_12_22.lc_trk_g2_7
 (24 10)  (624 362)  (624 362)  routing T_12_22.sp4_h_r_31 <X> T_12_22.lc_trk_g2_7
 (25 10)  (625 362)  (625 362)  routing T_12_22.sp4_h_r_46 <X> T_12_22.lc_trk_g2_6
 (26 10)  (626 362)  (626 362)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 362)  (627 362)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 362)  (629 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 362)  (631 362)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 362)  (632 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 362)  (633 362)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 362)  (636 362)  LC_5 Logic Functioning bit
 (37 10)  (637 362)  (637 362)  LC_5 Logic Functioning bit
 (43 10)  (643 362)  (643 362)  LC_5 Logic Functioning bit
 (48 10)  (648 362)  (648 362)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (50 10)  (650 362)  (650 362)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (618 363)  (618 363)  routing T_12_22.sp4_r_v_b_37 <X> T_12_22.lc_trk_g2_5
 (21 11)  (621 363)  (621 363)  routing T_12_22.sp4_h_r_31 <X> T_12_22.lc_trk_g2_7
 (22 11)  (622 363)  (622 363)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (623 363)  (623 363)  routing T_12_22.sp4_h_r_46 <X> T_12_22.lc_trk_g2_6
 (24 11)  (624 363)  (624 363)  routing T_12_22.sp4_h_r_46 <X> T_12_22.lc_trk_g2_6
 (25 11)  (625 363)  (625 363)  routing T_12_22.sp4_h_r_46 <X> T_12_22.lc_trk_g2_6
 (28 11)  (628 363)  (628 363)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 363)  (629 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 363)  (630 363)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 363)  (631 363)  routing T_12_22.lc_trk_g2_6 <X> T_12_22.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 363)  (636 363)  LC_5 Logic Functioning bit
 (37 11)  (637 363)  (637 363)  LC_5 Logic Functioning bit
 (15 12)  (615 364)  (615 364)  routing T_12_22.tnl_op_1 <X> T_12_22.lc_trk_g3_1
 (17 12)  (617 364)  (617 364)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (621 364)  (621 364)  routing T_12_22.wire_logic_cluster/lc_3/out <X> T_12_22.lc_trk_g3_3
 (22 12)  (622 364)  (622 364)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (29 12)  (629 364)  (629 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 364)  (630 364)  routing T_12_22.lc_trk_g0_5 <X> T_12_22.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 364)  (631 364)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 364)  (632 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 364)  (633 364)  routing T_12_22.lc_trk_g2_5 <X> T_12_22.wire_logic_cluster/lc_6/in_3
 (41 12)  (641 364)  (641 364)  LC_6 Logic Functioning bit
 (43 12)  (643 364)  (643 364)  LC_6 Logic Functioning bit
 (48 12)  (648 364)  (648 364)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (14 13)  (614 365)  (614 365)  routing T_12_22.tnl_op_0 <X> T_12_22.lc_trk_g3_0
 (15 13)  (615 365)  (615 365)  routing T_12_22.tnl_op_0 <X> T_12_22.lc_trk_g3_0
 (17 13)  (617 365)  (617 365)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (618 365)  (618 365)  routing T_12_22.tnl_op_1 <X> T_12_22.lc_trk_g3_1
 (22 13)  (622 365)  (622 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (623 365)  (623 365)  routing T_12_22.sp4_h_l_15 <X> T_12_22.lc_trk_g3_2
 (24 13)  (624 365)  (624 365)  routing T_12_22.sp4_h_l_15 <X> T_12_22.lc_trk_g3_2
 (25 13)  (625 365)  (625 365)  routing T_12_22.sp4_h_l_15 <X> T_12_22.lc_trk_g3_2
 (26 13)  (626 365)  (626 365)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 365)  (627 365)  routing T_12_22.lc_trk_g1_3 <X> T_12_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 365)  (629 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (636 365)  (636 365)  LC_6 Logic Functioning bit
 (38 13)  (638 365)  (638 365)  LC_6 Logic Functioning bit
 (41 13)  (641 365)  (641 365)  LC_6 Logic Functioning bit
 (43 13)  (643 365)  (643 365)  LC_6 Logic Functioning bit
 (6 14)  (606 366)  (606 366)  routing T_12_22.sp4_h_l_41 <X> T_12_22.sp4_v_t_44
 (14 14)  (614 366)  (614 366)  routing T_12_22.sp4_h_r_36 <X> T_12_22.lc_trk_g3_4
 (22 14)  (622 366)  (622 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (623 366)  (623 366)  routing T_12_22.sp4_h_r_31 <X> T_12_22.lc_trk_g3_7
 (24 14)  (624 366)  (624 366)  routing T_12_22.sp4_h_r_31 <X> T_12_22.lc_trk_g3_7
 (29 14)  (629 366)  (629 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 366)  (632 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 366)  (633 366)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 366)  (634 366)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_7/in_3
 (48 14)  (648 366)  (648 366)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (51 14)  (651 366)  (651 366)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (652 366)  (652 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (615 367)  (615 367)  routing T_12_22.sp4_h_r_36 <X> T_12_22.lc_trk_g3_4
 (16 15)  (616 367)  (616 367)  routing T_12_22.sp4_h_r_36 <X> T_12_22.lc_trk_g3_4
 (17 15)  (617 367)  (617 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (621 367)  (621 367)  routing T_12_22.sp4_h_r_31 <X> T_12_22.lc_trk_g3_7
 (29 15)  (629 367)  (629 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 367)  (630 367)  routing T_12_22.lc_trk_g0_2 <X> T_12_22.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 367)  (631 367)  routing T_12_22.lc_trk_g3_3 <X> T_12_22.wire_logic_cluster/lc_7/in_3
 (41 15)  (641 367)  (641 367)  LC_7 Logic Functioning bit
 (43 15)  (643 367)  (643 367)  LC_7 Logic Functioning bit
 (53 15)  (653 367)  (653 367)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_13_22

 (21 0)  (675 352)  (675 352)  routing T_13_22.wire_logic_cluster/lc_3/out <X> T_13_22.lc_trk_g0_3
 (22 0)  (676 352)  (676 352)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (680 352)  (680 352)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (29 0)  (683 352)  (683 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 352)  (685 352)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 352)  (686 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 352)  (687 352)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 352)  (688 352)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 352)  (690 352)  LC_0 Logic Functioning bit
 (37 0)  (691 352)  (691 352)  LC_0 Logic Functioning bit
 (52 0)  (706 352)  (706 352)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (680 353)  (680 353)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 353)  (681 353)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 353)  (682 353)  routing T_13_22.lc_trk_g3_7 <X> T_13_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 353)  (683 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 353)  (684 353)  routing T_13_22.lc_trk_g0_3 <X> T_13_22.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 353)  (685 353)  routing T_13_22.lc_trk_g3_6 <X> T_13_22.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 353)  (686 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 353)  (687 353)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.input_2_0
 (35 1)  (689 353)  (689 353)  routing T_13_22.lc_trk_g2_2 <X> T_13_22.input_2_0
 (42 1)  (696 353)  (696 353)  LC_0 Logic Functioning bit
 (43 1)  (697 353)  (697 353)  LC_0 Logic Functioning bit
 (27 2)  (681 354)  (681 354)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 354)  (682 354)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 354)  (683 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 354)  (685 354)  routing T_13_22.lc_trk_g0_4 <X> T_13_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 354)  (686 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 354)  (690 354)  LC_1 Logic Functioning bit
 (38 2)  (692 354)  (692 354)  LC_1 Logic Functioning bit
 (40 2)  (694 354)  (694 354)  LC_1 Logic Functioning bit
 (42 2)  (696 354)  (696 354)  LC_1 Logic Functioning bit
 (14 3)  (668 355)  (668 355)  routing T_13_22.top_op_4 <X> T_13_22.lc_trk_g0_4
 (15 3)  (669 355)  (669 355)  routing T_13_22.top_op_4 <X> T_13_22.lc_trk_g0_4
 (17 3)  (671 355)  (671 355)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (30 3)  (684 355)  (684 355)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 355)  (690 355)  LC_1 Logic Functioning bit
 (38 3)  (692 355)  (692 355)  LC_1 Logic Functioning bit
 (40 3)  (694 355)  (694 355)  LC_1 Logic Functioning bit
 (42 3)  (696 355)  (696 355)  LC_1 Logic Functioning bit
 (22 4)  (676 356)  (676 356)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (678 356)  (678 356)  routing T_13_22.top_op_3 <X> T_13_22.lc_trk_g1_3
 (26 4)  (680 356)  (680 356)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (28 4)  (682 356)  (682 356)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 356)  (683 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 356)  (685 356)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 356)  (686 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 356)  (687 356)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_2/in_3
 (38 4)  (692 356)  (692 356)  LC_2 Logic Functioning bit
 (42 4)  (696 356)  (696 356)  LC_2 Logic Functioning bit
 (13 5)  (667 357)  (667 357)  routing T_13_22.sp4_v_t_37 <X> T_13_22.sp4_h_r_5
 (21 5)  (675 357)  (675 357)  routing T_13_22.top_op_3 <X> T_13_22.lc_trk_g1_3
 (26 5)  (680 357)  (680 357)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 357)  (681 357)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 357)  (683 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 357)  (684 357)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 357)  (686 357)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (688 357)  (688 357)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.input_2_2
 (35 5)  (689 357)  (689 357)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.input_2_2
 (36 5)  (690 357)  (690 357)  LC_2 Logic Functioning bit
 (37 5)  (691 357)  (691 357)  LC_2 Logic Functioning bit
 (39 5)  (693 357)  (693 357)  LC_2 Logic Functioning bit
 (40 5)  (694 357)  (694 357)  LC_2 Logic Functioning bit
 (41 5)  (695 357)  (695 357)  LC_2 Logic Functioning bit
 (43 5)  (697 357)  (697 357)  LC_2 Logic Functioning bit
 (22 6)  (676 358)  (676 358)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 358)  (678 358)  routing T_13_22.top_op_7 <X> T_13_22.lc_trk_g1_7
 (26 6)  (680 358)  (680 358)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (28 6)  (682 358)  (682 358)  routing T_13_22.lc_trk_g2_0 <X> T_13_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 358)  (683 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 358)  (686 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 358)  (687 358)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 358)  (688 358)  routing T_13_22.lc_trk_g3_1 <X> T_13_22.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 358)  (691 358)  LC_3 Logic Functioning bit
 (39 6)  (693 358)  (693 358)  LC_3 Logic Functioning bit
 (41 6)  (695 358)  (695 358)  LC_3 Logic Functioning bit
 (43 6)  (697 358)  (697 358)  LC_3 Logic Functioning bit
 (50 6)  (704 358)  (704 358)  Cascade bit: LH_LC03_inmux02_5

 (21 7)  (675 359)  (675 359)  routing T_13_22.top_op_7 <X> T_13_22.lc_trk_g1_7
 (22 7)  (676 359)  (676 359)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 359)  (678 359)  routing T_13_22.top_op_6 <X> T_13_22.lc_trk_g1_6
 (25 7)  (679 359)  (679 359)  routing T_13_22.top_op_6 <X> T_13_22.lc_trk_g1_6
 (26 7)  (680 359)  (680 359)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 359)  (682 359)  routing T_13_22.lc_trk_g2_7 <X> T_13_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 359)  (683 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 359)  (691 359)  LC_3 Logic Functioning bit
 (39 7)  (693 359)  (693 359)  LC_3 Logic Functioning bit
 (40 7)  (694 359)  (694 359)  LC_3 Logic Functioning bit
 (41 7)  (695 359)  (695 359)  LC_3 Logic Functioning bit
 (14 8)  (668 360)  (668 360)  routing T_13_22.sp4_h_r_40 <X> T_13_22.lc_trk_g2_0
 (21 8)  (675 360)  (675 360)  routing T_13_22.sp4_v_t_14 <X> T_13_22.lc_trk_g2_3
 (22 8)  (676 360)  (676 360)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (677 360)  (677 360)  routing T_13_22.sp4_v_t_14 <X> T_13_22.lc_trk_g2_3
 (28 8)  (682 360)  (682 360)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 360)  (683 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 360)  (684 360)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 360)  (685 360)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 360)  (686 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 360)  (688 360)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (38 8)  (692 360)  (692 360)  LC_4 Logic Functioning bit
 (39 8)  (693 360)  (693 360)  LC_4 Logic Functioning bit
 (40 8)  (694 360)  (694 360)  LC_4 Logic Functioning bit
 (41 8)  (695 360)  (695 360)  LC_4 Logic Functioning bit
 (14 9)  (668 361)  (668 361)  routing T_13_22.sp4_h_r_40 <X> T_13_22.lc_trk_g2_0
 (15 9)  (669 361)  (669 361)  routing T_13_22.sp4_h_r_40 <X> T_13_22.lc_trk_g2_0
 (16 9)  (670 361)  (670 361)  routing T_13_22.sp4_h_r_40 <X> T_13_22.lc_trk_g2_0
 (17 9)  (671 361)  (671 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (22 9)  (676 361)  (676 361)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (678 361)  (678 361)  routing T_13_22.tnl_op_2 <X> T_13_22.lc_trk_g2_2
 (25 9)  (679 361)  (679 361)  routing T_13_22.tnl_op_2 <X> T_13_22.lc_trk_g2_2
 (26 9)  (680 361)  (680 361)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 361)  (681 361)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 361)  (683 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 361)  (685 361)  routing T_13_22.lc_trk_g1_6 <X> T_13_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 361)  (686 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (687 361)  (687 361)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.input_2_4
 (34 9)  (688 361)  (688 361)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.input_2_4
 (35 9)  (689 361)  (689 361)  routing T_13_22.lc_trk_g3_3 <X> T_13_22.input_2_4
 (40 9)  (694 361)  (694 361)  LC_4 Logic Functioning bit
 (41 9)  (695 361)  (695 361)  LC_4 Logic Functioning bit
 (42 9)  (696 361)  (696 361)  LC_4 Logic Functioning bit
 (43 9)  (697 361)  (697 361)  LC_4 Logic Functioning bit
 (2 10)  (656 362)  (656 362)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21
 (15 10)  (669 362)  (669 362)  routing T_13_22.sp4_v_t_32 <X> T_13_22.lc_trk_g2_5
 (16 10)  (670 362)  (670 362)  routing T_13_22.sp4_v_t_32 <X> T_13_22.lc_trk_g2_5
 (17 10)  (671 362)  (671 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (676 362)  (676 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (680 362)  (680 362)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 362)  (681 362)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 362)  (683 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 362)  (685 362)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 362)  (686 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 362)  (688 362)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 362)  (690 362)  LC_5 Logic Functioning bit
 (37 10)  (691 362)  (691 362)  LC_5 Logic Functioning bit
 (40 10)  (694 362)  (694 362)  LC_5 Logic Functioning bit
 (41 10)  (695 362)  (695 362)  LC_5 Logic Functioning bit
 (50 10)  (704 362)  (704 362)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (675 363)  (675 363)  routing T_13_22.sp4_r_v_b_39 <X> T_13_22.lc_trk_g2_7
 (28 11)  (682 363)  (682 363)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 363)  (683 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 363)  (684 363)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 363)  (685 363)  routing T_13_22.lc_trk_g1_7 <X> T_13_22.wire_logic_cluster/lc_5/in_3
 (38 11)  (692 363)  (692 363)  LC_5 Logic Functioning bit
 (39 11)  (693 363)  (693 363)  LC_5 Logic Functioning bit
 (42 11)  (696 363)  (696 363)  LC_5 Logic Functioning bit
 (43 11)  (697 363)  (697 363)  LC_5 Logic Functioning bit
 (17 12)  (671 364)  (671 364)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 364)  (672 364)  routing T_13_22.wire_logic_cluster/lc_1/out <X> T_13_22.lc_trk_g3_1
 (21 12)  (675 364)  (675 364)  routing T_13_22.sp4_v_t_14 <X> T_13_22.lc_trk_g3_3
 (22 12)  (676 364)  (676 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (677 364)  (677 364)  routing T_13_22.sp4_v_t_14 <X> T_13_22.lc_trk_g3_3
 (28 12)  (682 364)  (682 364)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 364)  (683 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 364)  (685 364)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 364)  (686 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 364)  (687 364)  routing T_13_22.lc_trk_g2_5 <X> T_13_22.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 364)  (690 364)  LC_6 Logic Functioning bit
 (39 12)  (693 364)  (693 364)  LC_6 Logic Functioning bit
 (41 12)  (695 364)  (695 364)  LC_6 Logic Functioning bit
 (42 12)  (696 364)  (696 364)  LC_6 Logic Functioning bit
 (50 12)  (704 364)  (704 364)  Cascade bit: LH_LC06_inmux02_5

 (26 13)  (680 365)  (680 365)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (681 365)  (681 365)  routing T_13_22.lc_trk_g1_3 <X> T_13_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 365)  (683 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 365)  (684 365)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_6/in_1
 (36 13)  (690 365)  (690 365)  LC_6 Logic Functioning bit
 (37 13)  (691 365)  (691 365)  LC_6 Logic Functioning bit
 (42 13)  (696 365)  (696 365)  LC_6 Logic Functioning bit
 (43 13)  (697 365)  (697 365)  LC_6 Logic Functioning bit
 (21 14)  (675 366)  (675 366)  routing T_13_22.wire_logic_cluster/lc_7/out <X> T_13_22.lc_trk_g3_7
 (22 14)  (676 366)  (676 366)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (679 366)  (679 366)  routing T_13_22.wire_logic_cluster/lc_6/out <X> T_13_22.lc_trk_g3_6
 (28 14)  (682 366)  (682 366)  routing T_13_22.lc_trk_g2_0 <X> T_13_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 366)  (683 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 366)  (685 366)  routing T_13_22.lc_trk_g0_4 <X> T_13_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 366)  (686 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (694 366)  (694 366)  LC_7 Logic Functioning bit
 (41 14)  (695 366)  (695 366)  LC_7 Logic Functioning bit
 (42 14)  (696 366)  (696 366)  LC_7 Logic Functioning bit
 (43 14)  (697 366)  (697 366)  LC_7 Logic Functioning bit
 (22 15)  (676 367)  (676 367)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (680 367)  (680 367)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 367)  (682 367)  routing T_13_22.lc_trk_g2_3 <X> T_13_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 367)  (683 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (37 15)  (691 367)  (691 367)  LC_7 Logic Functioning bit
 (39 15)  (693 367)  (693 367)  LC_7 Logic Functioning bit
 (40 15)  (694 367)  (694 367)  LC_7 Logic Functioning bit
 (42 15)  (696 367)  (696 367)  LC_7 Logic Functioning bit


LogicTile_14_22

 (4 0)  (712 352)  (712 352)  routing T_14_22.sp4_h_l_43 <X> T_14_22.sp4_v_b_0
 (6 0)  (714 352)  (714 352)  routing T_14_22.sp4_h_l_43 <X> T_14_22.sp4_v_b_0
 (5 1)  (713 353)  (713 353)  routing T_14_22.sp4_h_l_43 <X> T_14_22.sp4_v_b_0
 (11 1)  (719 353)  (719 353)  routing T_14_22.sp4_h_l_43 <X> T_14_22.sp4_h_r_2
 (13 1)  (721 353)  (721 353)  routing T_14_22.sp4_h_l_43 <X> T_14_22.sp4_h_r_2
 (14 3)  (722 355)  (722 355)  routing T_14_22.sp4_r_v_b_28 <X> T_14_22.lc_trk_g0_4
 (17 3)  (725 355)  (725 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (12 6)  (720 358)  (720 358)  routing T_14_22.sp4_v_t_40 <X> T_14_22.sp4_h_l_40
 (22 6)  (730 358)  (730 358)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 358)  (732 358)  routing T_14_22.bot_op_7 <X> T_14_22.lc_trk_g1_7
 (27 6)  (735 358)  (735 358)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 358)  (737 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 358)  (738 358)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 358)  (739 358)  routing T_14_22.lc_trk_g0_4 <X> T_14_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 358)  (740 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (744 358)  (744 358)  LC_3 Logic Functioning bit
 (38 6)  (746 358)  (746 358)  LC_3 Logic Functioning bit
 (43 6)  (751 358)  (751 358)  LC_3 Logic Functioning bit
 (11 7)  (719 359)  (719 359)  routing T_14_22.sp4_v_t_40 <X> T_14_22.sp4_h_l_40
 (27 7)  (735 359)  (735 359)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 359)  (736 359)  routing T_14_22.lc_trk_g3_0 <X> T_14_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 359)  (737 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 359)  (738 359)  routing T_14_22.lc_trk_g1_7 <X> T_14_22.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 359)  (740 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (741 359)  (741 359)  routing T_14_22.lc_trk_g2_3 <X> T_14_22.input_2_3
 (35 7)  (743 359)  (743 359)  routing T_14_22.lc_trk_g2_3 <X> T_14_22.input_2_3
 (36 7)  (744 359)  (744 359)  LC_3 Logic Functioning bit
 (38 7)  (746 359)  (746 359)  LC_3 Logic Functioning bit
 (41 7)  (749 359)  (749 359)  LC_3 Logic Functioning bit
 (42 7)  (750 359)  (750 359)  LC_3 Logic Functioning bit
 (43 7)  (751 359)  (751 359)  LC_3 Logic Functioning bit
 (22 8)  (730 360)  (730 360)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (731 360)  (731 360)  routing T_14_22.sp12_v_b_11 <X> T_14_22.lc_trk_g2_3
 (5 12)  (713 364)  (713 364)  routing T_14_22.sp4_h_l_43 <X> T_14_22.sp4_h_r_9
 (4 13)  (712 365)  (712 365)  routing T_14_22.sp4_h_l_43 <X> T_14_22.sp4_h_r_9
 (17 13)  (725 365)  (725 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (5 14)  (713 366)  (713 366)  routing T_14_22.sp4_v_b_9 <X> T_14_22.sp4_h_l_44


LogicTile_15_22

 (8 0)  (770 352)  (770 352)  routing T_15_22.sp4_v_b_1 <X> T_15_22.sp4_h_r_1
 (9 0)  (771 352)  (771 352)  routing T_15_22.sp4_v_b_1 <X> T_15_22.sp4_h_r_1
 (12 0)  (774 352)  (774 352)  routing T_15_22.sp4_v_b_2 <X> T_15_22.sp4_h_r_2
 (21 0)  (783 352)  (783 352)  routing T_15_22.bnr_op_3 <X> T_15_22.lc_trk_g0_3
 (22 0)  (784 352)  (784 352)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (28 0)  (790 352)  (790 352)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 352)  (791 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 352)  (794 352)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (798 352)  (798 352)  LC_0 Logic Functioning bit
 (37 0)  (799 352)  (799 352)  LC_0 Logic Functioning bit
 (38 0)  (800 352)  (800 352)  LC_0 Logic Functioning bit
 (39 0)  (801 352)  (801 352)  LC_0 Logic Functioning bit
 (44 0)  (806 352)  (806 352)  LC_0 Logic Functioning bit
 (11 1)  (773 353)  (773 353)  routing T_15_22.sp4_v_b_2 <X> T_15_22.sp4_h_r_2
 (21 1)  (783 353)  (783 353)  routing T_15_22.bnr_op_3 <X> T_15_22.lc_trk_g0_3
 (30 1)  (792 353)  (792 353)  routing T_15_22.lc_trk_g2_3 <X> T_15_22.wire_logic_cluster/lc_0/in_1
 (40 1)  (802 353)  (802 353)  LC_0 Logic Functioning bit
 (41 1)  (803 353)  (803 353)  LC_0 Logic Functioning bit
 (42 1)  (804 353)  (804 353)  LC_0 Logic Functioning bit
 (43 1)  (805 353)  (805 353)  LC_0 Logic Functioning bit
 (49 1)  (811 353)  (811 353)  Carry_In_Mux bit 

 (27 2)  (789 354)  (789 354)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 354)  (790 354)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 354)  (791 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 354)  (792 354)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 354)  (794 354)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 354)  (798 354)  LC_1 Logic Functioning bit
 (37 2)  (799 354)  (799 354)  LC_1 Logic Functioning bit
 (38 2)  (800 354)  (800 354)  LC_1 Logic Functioning bit
 (39 2)  (801 354)  (801 354)  LC_1 Logic Functioning bit
 (44 2)  (806 354)  (806 354)  LC_1 Logic Functioning bit
 (30 3)  (792 355)  (792 355)  routing T_15_22.lc_trk_g3_7 <X> T_15_22.wire_logic_cluster/lc_1/in_1
 (40 3)  (802 355)  (802 355)  LC_1 Logic Functioning bit
 (41 3)  (803 355)  (803 355)  LC_1 Logic Functioning bit
 (42 3)  (804 355)  (804 355)  LC_1 Logic Functioning bit
 (43 3)  (805 355)  (805 355)  LC_1 Logic Functioning bit
 (15 4)  (777 356)  (777 356)  routing T_15_22.sp12_h_r_1 <X> T_15_22.lc_trk_g1_1
 (17 4)  (779 356)  (779 356)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (780 356)  (780 356)  routing T_15_22.sp12_h_r_1 <X> T_15_22.lc_trk_g1_1
 (25 4)  (787 356)  (787 356)  routing T_15_22.bnr_op_2 <X> T_15_22.lc_trk_g1_2
 (29 4)  (791 356)  (791 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 356)  (794 356)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 356)  (798 356)  LC_2 Logic Functioning bit
 (37 4)  (799 356)  (799 356)  LC_2 Logic Functioning bit
 (38 4)  (800 356)  (800 356)  LC_2 Logic Functioning bit
 (39 4)  (801 356)  (801 356)  LC_2 Logic Functioning bit
 (44 4)  (806 356)  (806 356)  LC_2 Logic Functioning bit
 (18 5)  (780 357)  (780 357)  routing T_15_22.sp12_h_r_1 <X> T_15_22.lc_trk_g1_1
 (22 5)  (784 357)  (784 357)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (787 357)  (787 357)  routing T_15_22.bnr_op_2 <X> T_15_22.lc_trk_g1_2
 (30 5)  (792 357)  (792 357)  routing T_15_22.lc_trk_g0_3 <X> T_15_22.wire_logic_cluster/lc_2/in_1
 (40 5)  (802 357)  (802 357)  LC_2 Logic Functioning bit
 (41 5)  (803 357)  (803 357)  LC_2 Logic Functioning bit
 (42 5)  (804 357)  (804 357)  LC_2 Logic Functioning bit
 (43 5)  (805 357)  (805 357)  LC_2 Logic Functioning bit
 (27 6)  (789 358)  (789 358)  routing T_15_22.lc_trk_g1_1 <X> T_15_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 358)  (791 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 358)  (794 358)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 358)  (798 358)  LC_3 Logic Functioning bit
 (37 6)  (799 358)  (799 358)  LC_3 Logic Functioning bit
 (38 6)  (800 358)  (800 358)  LC_3 Logic Functioning bit
 (39 6)  (801 358)  (801 358)  LC_3 Logic Functioning bit
 (44 6)  (806 358)  (806 358)  LC_3 Logic Functioning bit
 (40 7)  (802 359)  (802 359)  LC_3 Logic Functioning bit
 (41 7)  (803 359)  (803 359)  LC_3 Logic Functioning bit
 (42 7)  (804 359)  (804 359)  LC_3 Logic Functioning bit
 (43 7)  (805 359)  (805 359)  LC_3 Logic Functioning bit
 (21 8)  (783 360)  (783 360)  routing T_15_22.rgt_op_3 <X> T_15_22.lc_trk_g2_3
 (22 8)  (784 360)  (784 360)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 360)  (786 360)  routing T_15_22.rgt_op_3 <X> T_15_22.lc_trk_g2_3
 (25 8)  (787 360)  (787 360)  routing T_15_22.sp4_h_r_42 <X> T_15_22.lc_trk_g2_2
 (27 8)  (789 360)  (789 360)  routing T_15_22.lc_trk_g1_2 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 360)  (791 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 360)  (794 360)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 360)  (798 360)  LC_4 Logic Functioning bit
 (37 8)  (799 360)  (799 360)  LC_4 Logic Functioning bit
 (38 8)  (800 360)  (800 360)  LC_4 Logic Functioning bit
 (39 8)  (801 360)  (801 360)  LC_4 Logic Functioning bit
 (44 8)  (806 360)  (806 360)  LC_4 Logic Functioning bit
 (22 9)  (784 361)  (784 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (785 361)  (785 361)  routing T_15_22.sp4_h_r_42 <X> T_15_22.lc_trk_g2_2
 (24 9)  (786 361)  (786 361)  routing T_15_22.sp4_h_r_42 <X> T_15_22.lc_trk_g2_2
 (25 9)  (787 361)  (787 361)  routing T_15_22.sp4_h_r_42 <X> T_15_22.lc_trk_g2_2
 (30 9)  (792 361)  (792 361)  routing T_15_22.lc_trk_g1_2 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (40 9)  (802 361)  (802 361)  LC_4 Logic Functioning bit
 (41 9)  (803 361)  (803 361)  LC_4 Logic Functioning bit
 (42 9)  (804 361)  (804 361)  LC_4 Logic Functioning bit
 (43 9)  (805 361)  (805 361)  LC_4 Logic Functioning bit
 (8 10)  (770 362)  (770 362)  routing T_15_22.sp4_v_t_42 <X> T_15_22.sp4_h_l_42
 (9 10)  (771 362)  (771 362)  routing T_15_22.sp4_v_t_42 <X> T_15_22.sp4_h_l_42
 (28 10)  (790 362)  (790 362)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 362)  (791 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 362)  (794 362)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (799 362)  (799 362)  LC_5 Logic Functioning bit
 (39 10)  (801 362)  (801 362)  LC_5 Logic Functioning bit
 (41 10)  (803 362)  (803 362)  LC_5 Logic Functioning bit
 (43 10)  (805 362)  (805 362)  LC_5 Logic Functioning bit
 (30 11)  (792 363)  (792 363)  routing T_15_22.lc_trk_g2_2 <X> T_15_22.wire_logic_cluster/lc_5/in_1
 (37 11)  (799 363)  (799 363)  LC_5 Logic Functioning bit
 (39 11)  (801 363)  (801 363)  LC_5 Logic Functioning bit
 (41 11)  (803 363)  (803 363)  LC_5 Logic Functioning bit
 (43 11)  (805 363)  (805 363)  LC_5 Logic Functioning bit
 (46 11)  (808 363)  (808 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 14)  (784 366)  (784 366)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (786 366)  (786 366)  routing T_15_22.tnr_op_7 <X> T_15_22.lc_trk_g3_7


LogicTile_16_22

 (12 0)  (828 352)  (828 352)  routing T_16_22.sp4_v_b_8 <X> T_16_22.sp4_h_r_2
 (14 0)  (830 352)  (830 352)  routing T_16_22.lft_op_0 <X> T_16_22.lc_trk_g0_0
 (17 0)  (833 352)  (833 352)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 352)  (834 352)  routing T_16_22.wire_logic_cluster/lc_1/out <X> T_16_22.lc_trk_g0_1
 (25 0)  (841 352)  (841 352)  routing T_16_22.bnr_op_2 <X> T_16_22.lc_trk_g0_2
 (29 0)  (845 352)  (845 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 352)  (847 352)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 352)  (848 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 352)  (849 352)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 352)  (850 352)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 352)  (852 352)  LC_0 Logic Functioning bit
 (38 0)  (854 352)  (854 352)  LC_0 Logic Functioning bit
 (43 0)  (859 352)  (859 352)  LC_0 Logic Functioning bit
 (9 1)  (825 353)  (825 353)  routing T_16_22.sp4_v_t_36 <X> T_16_22.sp4_v_b_1
 (11 1)  (827 353)  (827 353)  routing T_16_22.sp4_v_b_8 <X> T_16_22.sp4_h_r_2
 (13 1)  (829 353)  (829 353)  routing T_16_22.sp4_v_b_8 <X> T_16_22.sp4_h_r_2
 (15 1)  (831 353)  (831 353)  routing T_16_22.lft_op_0 <X> T_16_22.lc_trk_g0_0
 (17 1)  (833 353)  (833 353)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (838 353)  (838 353)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (841 353)  (841 353)  routing T_16_22.bnr_op_2 <X> T_16_22.lc_trk_g0_2
 (27 1)  (843 353)  (843 353)  routing T_16_22.lc_trk_g1_1 <X> T_16_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 353)  (845 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 353)  (848 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (849 353)  (849 353)  routing T_16_22.lc_trk_g2_0 <X> T_16_22.input_2_0
 (36 1)  (852 353)  (852 353)  LC_0 Logic Functioning bit
 (38 1)  (854 353)  (854 353)  LC_0 Logic Functioning bit
 (41 1)  (857 353)  (857 353)  LC_0 Logic Functioning bit
 (42 1)  (858 353)  (858 353)  LC_0 Logic Functioning bit
 (43 1)  (859 353)  (859 353)  LC_0 Logic Functioning bit
 (0 2)  (816 354)  (816 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (1 2)  (817 354)  (817 354)  routing T_16_22.glb_netwk_6 <X> T_16_22.wire_logic_cluster/lc_7/clk
 (2 2)  (818 354)  (818 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (843 354)  (843 354)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 354)  (844 354)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 354)  (845 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 354)  (846 354)  routing T_16_22.lc_trk_g3_5 <X> T_16_22.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 354)  (848 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 354)  (849 354)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 354)  (850 354)  routing T_16_22.lc_trk_g3_1 <X> T_16_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 354)  (852 354)  LC_1 Logic Functioning bit
 (37 2)  (853 354)  (853 354)  LC_1 Logic Functioning bit
 (38 2)  (854 354)  (854 354)  LC_1 Logic Functioning bit
 (39 2)  (855 354)  (855 354)  LC_1 Logic Functioning bit
 (45 2)  (861 354)  (861 354)  LC_1 Logic Functioning bit
 (50 2)  (866 354)  (866 354)  Cascade bit: LH_LC01_inmux02_5

 (10 3)  (826 355)  (826 355)  routing T_16_22.sp4_h_l_45 <X> T_16_22.sp4_v_t_36
 (14 3)  (830 355)  (830 355)  routing T_16_22.sp4_h_r_4 <X> T_16_22.lc_trk_g0_4
 (15 3)  (831 355)  (831 355)  routing T_16_22.sp4_h_r_4 <X> T_16_22.lc_trk_g0_4
 (16 3)  (832 355)  (832 355)  routing T_16_22.sp4_h_r_4 <X> T_16_22.lc_trk_g0_4
 (17 3)  (833 355)  (833 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (842 355)  (842 355)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 355)  (843 355)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 355)  (844 355)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 355)  (845 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 355)  (852 355)  LC_1 Logic Functioning bit
 (37 3)  (853 355)  (853 355)  LC_1 Logic Functioning bit
 (42 3)  (858 355)  (858 355)  LC_1 Logic Functioning bit
 (43 3)  (859 355)  (859 355)  LC_1 Logic Functioning bit
 (53 3)  (869 355)  (869 355)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (8 4)  (824 356)  (824 356)  routing T_16_22.sp4_h_l_45 <X> T_16_22.sp4_h_r_4
 (10 4)  (826 356)  (826 356)  routing T_16_22.sp4_h_l_45 <X> T_16_22.sp4_h_r_4
 (15 4)  (831 356)  (831 356)  routing T_16_22.sp4_v_b_17 <X> T_16_22.lc_trk_g1_1
 (16 4)  (832 356)  (832 356)  routing T_16_22.sp4_v_b_17 <X> T_16_22.lc_trk_g1_1
 (17 4)  (833 356)  (833 356)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (837 356)  (837 356)  routing T_16_22.lft_op_3 <X> T_16_22.lc_trk_g1_3
 (22 4)  (838 356)  (838 356)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 356)  (840 356)  routing T_16_22.lft_op_3 <X> T_16_22.lc_trk_g1_3
 (21 6)  (837 358)  (837 358)  routing T_16_22.sp4_h_l_2 <X> T_16_22.lc_trk_g1_7
 (22 6)  (838 358)  (838 358)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (839 358)  (839 358)  routing T_16_22.sp4_h_l_2 <X> T_16_22.lc_trk_g1_7
 (24 6)  (840 358)  (840 358)  routing T_16_22.sp4_h_l_2 <X> T_16_22.lc_trk_g1_7
 (26 6)  (842 358)  (842 358)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 358)  (845 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 358)  (847 358)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 358)  (848 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 358)  (850 358)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 358)  (852 358)  LC_3 Logic Functioning bit
 (37 6)  (853 358)  (853 358)  LC_3 Logic Functioning bit
 (38 6)  (854 358)  (854 358)  LC_3 Logic Functioning bit
 (43 6)  (859 358)  (859 358)  LC_3 Logic Functioning bit
 (45 6)  (861 358)  (861 358)  LC_3 Logic Functioning bit
 (48 6)  (864 358)  (864 358)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (27 7)  (843 359)  (843 359)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 359)  (844 359)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 359)  (845 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 359)  (847 359)  routing T_16_22.lc_trk_g1_7 <X> T_16_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 359)  (848 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (849 359)  (849 359)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.input_2_3
 (34 7)  (850 359)  (850 359)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.input_2_3
 (35 7)  (851 359)  (851 359)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.input_2_3
 (36 7)  (852 359)  (852 359)  LC_3 Logic Functioning bit
 (38 7)  (854 359)  (854 359)  LC_3 Logic Functioning bit
 (39 7)  (855 359)  (855 359)  LC_3 Logic Functioning bit
 (41 7)  (857 359)  (857 359)  LC_3 Logic Functioning bit
 (53 7)  (869 359)  (869 359)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 8)  (830 360)  (830 360)  routing T_16_22.sp4_h_r_40 <X> T_16_22.lc_trk_g2_0
 (14 9)  (830 361)  (830 361)  routing T_16_22.sp4_h_r_40 <X> T_16_22.lc_trk_g2_0
 (15 9)  (831 361)  (831 361)  routing T_16_22.sp4_h_r_40 <X> T_16_22.lc_trk_g2_0
 (16 9)  (832 361)  (832 361)  routing T_16_22.sp4_h_r_40 <X> T_16_22.lc_trk_g2_0
 (17 9)  (833 361)  (833 361)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (8 10)  (824 362)  (824 362)  routing T_16_22.sp4_h_r_11 <X> T_16_22.sp4_h_l_42
 (10 10)  (826 362)  (826 362)  routing T_16_22.sp4_h_r_11 <X> T_16_22.sp4_h_l_42
 (22 10)  (838 362)  (838 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (842 362)  (842 362)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 362)  (844 362)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 362)  (845 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 362)  (846 362)  routing T_16_22.lc_trk_g2_4 <X> T_16_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 362)  (848 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 362)  (850 362)  routing T_16_22.lc_trk_g1_3 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 362)  (852 362)  LC_5 Logic Functioning bit
 (38 10)  (854 362)  (854 362)  LC_5 Logic Functioning bit
 (39 10)  (855 362)  (855 362)  LC_5 Logic Functioning bit
 (41 10)  (857 362)  (857 362)  LC_5 Logic Functioning bit
 (45 10)  (861 362)  (861 362)  LC_5 Logic Functioning bit
 (47 10)  (863 362)  (863 362)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (868 362)  (868 362)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (16 11)  (832 363)  (832 363)  routing T_16_22.sp12_v_b_12 <X> T_16_22.lc_trk_g2_4
 (17 11)  (833 363)  (833 363)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (27 11)  (843 363)  (843 363)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 363)  (844 363)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 363)  (845 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 363)  (847 363)  routing T_16_22.lc_trk_g1_3 <X> T_16_22.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 363)  (848 363)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (849 363)  (849 363)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.input_2_5
 (34 11)  (850 363)  (850 363)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.input_2_5
 (35 11)  (851 363)  (851 363)  routing T_16_22.lc_trk_g3_2 <X> T_16_22.input_2_5
 (36 11)  (852 363)  (852 363)  LC_5 Logic Functioning bit
 (37 11)  (853 363)  (853 363)  LC_5 Logic Functioning bit
 (38 11)  (854 363)  (854 363)  LC_5 Logic Functioning bit
 (43 11)  (859 363)  (859 363)  LC_5 Logic Functioning bit
 (52 11)  (868 363)  (868 363)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (53 11)  (869 363)  (869 363)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (2 12)  (818 364)  (818 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (17 12)  (833 364)  (833 364)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (834 364)  (834 364)  routing T_16_22.bnl_op_1 <X> T_16_22.lc_trk_g3_1
 (18 13)  (834 365)  (834 365)  routing T_16_22.bnl_op_1 <X> T_16_22.lc_trk_g3_1
 (22 13)  (838 365)  (838 365)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (1 14)  (817 366)  (817 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (822 366)  (822 366)  routing T_16_22.sp4_h_l_41 <X> T_16_22.sp4_v_t_44
 (15 14)  (831 366)  (831 366)  routing T_16_22.sp4_h_l_16 <X> T_16_22.lc_trk_g3_5
 (16 14)  (832 366)  (832 366)  routing T_16_22.sp4_h_l_16 <X> T_16_22.lc_trk_g3_5
 (17 14)  (833 366)  (833 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (26 14)  (842 366)  (842 366)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 366)  (845 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 366)  (848 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 366)  (850 366)  routing T_16_22.lc_trk_g1_1 <X> T_16_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 366)  (851 366)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.input_2_7
 (36 14)  (852 366)  (852 366)  LC_7 Logic Functioning bit
 (37 14)  (853 366)  (853 366)  LC_7 Logic Functioning bit
 (38 14)  (854 366)  (854 366)  LC_7 Logic Functioning bit
 (41 14)  (857 366)  (857 366)  LC_7 Logic Functioning bit
 (43 14)  (859 366)  (859 366)  LC_7 Logic Functioning bit
 (1 15)  (817 367)  (817 367)  routing T_16_22.lc_trk_g0_4 <X> T_16_22.wire_logic_cluster/lc_7/s_r
 (17 15)  (833 367)  (833 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (18 15)  (834 367)  (834 367)  routing T_16_22.sp4_h_l_16 <X> T_16_22.lc_trk_g3_5
 (27 15)  (843 367)  (843 367)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 367)  (844 367)  routing T_16_22.lc_trk_g3_4 <X> T_16_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 367)  (845 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 367)  (846 367)  routing T_16_22.lc_trk_g0_2 <X> T_16_22.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 367)  (848 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (849 367)  (849 367)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.input_2_7
 (35 15)  (851 367)  (851 367)  routing T_16_22.lc_trk_g2_7 <X> T_16_22.input_2_7
 (36 15)  (852 367)  (852 367)  LC_7 Logic Functioning bit
 (41 15)  (857 367)  (857 367)  LC_7 Logic Functioning bit
 (43 15)  (859 367)  (859 367)  LC_7 Logic Functioning bit


LogicTile_17_22

 (5 0)  (879 352)  (879 352)  routing T_17_22.sp4_v_b_6 <X> T_17_22.sp4_h_r_0
 (12 0)  (886 352)  (886 352)  routing T_17_22.sp4_v_b_8 <X> T_17_22.sp4_h_r_2
 (4 1)  (878 353)  (878 353)  routing T_17_22.sp4_v_b_6 <X> T_17_22.sp4_h_r_0
 (6 1)  (880 353)  (880 353)  routing T_17_22.sp4_v_b_6 <X> T_17_22.sp4_h_r_0
 (11 1)  (885 353)  (885 353)  routing T_17_22.sp4_v_b_8 <X> T_17_22.sp4_h_r_2
 (13 1)  (887 353)  (887 353)  routing T_17_22.sp4_v_b_8 <X> T_17_22.sp4_h_r_2
 (0 2)  (874 354)  (874 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (1 2)  (875 354)  (875 354)  routing T_17_22.glb_netwk_6 <X> T_17_22.wire_logic_cluster/lc_7/clk
 (2 2)  (876 354)  (876 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (889 354)  (889 354)  routing T_17_22.sp4_h_r_5 <X> T_17_22.lc_trk_g0_5
 (16 2)  (890 354)  (890 354)  routing T_17_22.sp4_h_r_5 <X> T_17_22.lc_trk_g0_5
 (17 2)  (891 354)  (891 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (21 2)  (895 354)  (895 354)  routing T_17_22.sp4_h_l_2 <X> T_17_22.lc_trk_g0_7
 (22 2)  (896 354)  (896 354)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (897 354)  (897 354)  routing T_17_22.sp4_h_l_2 <X> T_17_22.lc_trk_g0_7
 (24 2)  (898 354)  (898 354)  routing T_17_22.sp4_h_l_2 <X> T_17_22.lc_trk_g0_7
 (29 2)  (903 354)  (903 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 354)  (904 354)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 354)  (905 354)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 354)  (906 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 354)  (907 354)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 354)  (908 354)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 354)  (910 354)  LC_1 Logic Functioning bit
 (37 2)  (911 354)  (911 354)  LC_1 Logic Functioning bit
 (38 2)  (912 354)  (912 354)  LC_1 Logic Functioning bit
 (41 2)  (915 354)  (915 354)  LC_1 Logic Functioning bit
 (43 2)  (917 354)  (917 354)  LC_1 Logic Functioning bit
 (15 3)  (889 355)  (889 355)  routing T_17_22.sp4_v_t_9 <X> T_17_22.lc_trk_g0_4
 (16 3)  (890 355)  (890 355)  routing T_17_22.sp4_v_t_9 <X> T_17_22.lc_trk_g0_4
 (17 3)  (891 355)  (891 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (18 3)  (892 355)  (892 355)  routing T_17_22.sp4_h_r_5 <X> T_17_22.lc_trk_g0_5
 (26 3)  (900 355)  (900 355)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 355)  (901 355)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 355)  (902 355)  routing T_17_22.lc_trk_g3_2 <X> T_17_22.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 355)  (903 355)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 355)  (905 355)  routing T_17_22.lc_trk_g3_7 <X> T_17_22.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 355)  (906 355)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (907 355)  (907 355)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.input_2_1
 (34 3)  (908 355)  (908 355)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.input_2_1
 (37 3)  (911 355)  (911 355)  LC_1 Logic Functioning bit
 (39 3)  (913 355)  (913 355)  LC_1 Logic Functioning bit
 (40 3)  (914 355)  (914 355)  LC_1 Logic Functioning bit
 (19 4)  (893 356)  (893 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (26 4)  (900 356)  (900 356)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 356)  (901 356)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 356)  (903 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 356)  (905 356)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 356)  (906 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (36 4)  (910 356)  (910 356)  LC_2 Logic Functioning bit
 (37 4)  (911 356)  (911 356)  LC_2 Logic Functioning bit
 (38 4)  (912 356)  (912 356)  LC_2 Logic Functioning bit
 (39 4)  (913 356)  (913 356)  LC_2 Logic Functioning bit
 (45 4)  (919 356)  (919 356)  LC_2 Logic Functioning bit
 (50 4)  (924 356)  (924 356)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (926 356)  (926 356)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (22 5)  (896 357)  (896 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (897 357)  (897 357)  routing T_17_22.sp4_v_b_18 <X> T_17_22.lc_trk_g1_2
 (24 5)  (898 357)  (898 357)  routing T_17_22.sp4_v_b_18 <X> T_17_22.lc_trk_g1_2
 (29 5)  (903 357)  (903 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 357)  (904 357)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 357)  (905 357)  routing T_17_22.lc_trk_g0_7 <X> T_17_22.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 357)  (910 357)  LC_2 Logic Functioning bit
 (37 5)  (911 357)  (911 357)  LC_2 Logic Functioning bit
 (42 5)  (916 357)  (916 357)  LC_2 Logic Functioning bit
 (43 5)  (917 357)  (917 357)  LC_2 Logic Functioning bit
 (51 5)  (925 357)  (925 357)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (889 358)  (889 358)  routing T_17_22.sp4_v_b_21 <X> T_17_22.lc_trk_g1_5
 (16 6)  (890 358)  (890 358)  routing T_17_22.sp4_v_b_21 <X> T_17_22.lc_trk_g1_5
 (17 6)  (891 358)  (891 358)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (29 6)  (903 358)  (903 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 358)  (904 358)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 358)  (906 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 358)  (907 358)  routing T_17_22.lc_trk_g2_2 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (35 6)  (909 358)  (909 358)  routing T_17_22.lc_trk_g0_5 <X> T_17_22.input_2_3
 (36 6)  (910 358)  (910 358)  LC_3 Logic Functioning bit
 (37 6)  (911 358)  (911 358)  LC_3 Logic Functioning bit
 (38 6)  (912 358)  (912 358)  LC_3 Logic Functioning bit
 (39 6)  (913 358)  (913 358)  LC_3 Logic Functioning bit
 (45 6)  (919 358)  (919 358)  LC_3 Logic Functioning bit
 (46 6)  (920 358)  (920 358)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (900 359)  (900 359)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 359)  (901 359)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 359)  (903 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 359)  (905 359)  routing T_17_22.lc_trk_g2_2 <X> T_17_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 359)  (906 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (910 359)  (910 359)  LC_3 Logic Functioning bit
 (37 7)  (911 359)  (911 359)  LC_3 Logic Functioning bit
 (42 7)  (916 359)  (916 359)  LC_3 Logic Functioning bit
 (43 7)  (917 359)  (917 359)  LC_3 Logic Functioning bit
 (52 7)  (926 359)  (926 359)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (25 8)  (899 360)  (899 360)  routing T_17_22.sp4_h_r_34 <X> T_17_22.lc_trk_g2_2
 (26 8)  (900 360)  (900 360)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.wire_logic_cluster/lc_4/in_0
 (28 8)  (902 360)  (902 360)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 360)  (903 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 360)  (904 360)  routing T_17_22.lc_trk_g2_5 <X> T_17_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 360)  (906 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 360)  (907 360)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 360)  (908 360)  routing T_17_22.lc_trk_g3_0 <X> T_17_22.wire_logic_cluster/lc_4/in_3
 (35 8)  (909 360)  (909 360)  routing T_17_22.lc_trk_g1_5 <X> T_17_22.input_2_4
 (36 8)  (910 360)  (910 360)  LC_4 Logic Functioning bit
 (37 8)  (911 360)  (911 360)  LC_4 Logic Functioning bit
 (38 8)  (912 360)  (912 360)  LC_4 Logic Functioning bit
 (41 8)  (915 360)  (915 360)  LC_4 Logic Functioning bit
 (43 8)  (917 360)  (917 360)  LC_4 Logic Functioning bit
 (22 9)  (896 361)  (896 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (897 361)  (897 361)  routing T_17_22.sp4_h_r_34 <X> T_17_22.lc_trk_g2_2
 (24 9)  (898 361)  (898 361)  routing T_17_22.sp4_h_r_34 <X> T_17_22.lc_trk_g2_2
 (29 9)  (903 361)  (903 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (906 361)  (906 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (908 361)  (908 361)  routing T_17_22.lc_trk_g1_5 <X> T_17_22.input_2_4
 (36 9)  (910 361)  (910 361)  LC_4 Logic Functioning bit
 (41 9)  (915 361)  (915 361)  LC_4 Logic Functioning bit
 (43 9)  (917 361)  (917 361)  LC_4 Logic Functioning bit
 (14 10)  (888 362)  (888 362)  routing T_17_22.sp4_h_r_44 <X> T_17_22.lc_trk_g2_4
 (17 10)  (891 362)  (891 362)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 362)  (892 362)  routing T_17_22.wire_logic_cluster/lc_5/out <X> T_17_22.lc_trk_g2_5
 (29 10)  (903 362)  (903 362)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 362)  (904 362)  routing T_17_22.lc_trk_g0_4 <X> T_17_22.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 362)  (906 362)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 362)  (907 362)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 362)  (908 362)  routing T_17_22.lc_trk_g3_1 <X> T_17_22.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 362)  (910 362)  LC_5 Logic Functioning bit
 (37 10)  (911 362)  (911 362)  LC_5 Logic Functioning bit
 (38 10)  (912 362)  (912 362)  LC_5 Logic Functioning bit
 (39 10)  (913 362)  (913 362)  LC_5 Logic Functioning bit
 (45 10)  (919 362)  (919 362)  LC_5 Logic Functioning bit
 (50 10)  (924 362)  (924 362)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (925 362)  (925 362)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (888 363)  (888 363)  routing T_17_22.sp4_h_r_44 <X> T_17_22.lc_trk_g2_4
 (15 11)  (889 363)  (889 363)  routing T_17_22.sp4_h_r_44 <X> T_17_22.lc_trk_g2_4
 (16 11)  (890 363)  (890 363)  routing T_17_22.sp4_h_r_44 <X> T_17_22.lc_trk_g2_4
 (17 11)  (891 363)  (891 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (26 11)  (900 363)  (900 363)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 363)  (901 363)  routing T_17_22.lc_trk_g1_2 <X> T_17_22.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 363)  (903 363)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (910 363)  (910 363)  LC_5 Logic Functioning bit
 (37 11)  (911 363)  (911 363)  LC_5 Logic Functioning bit
 (42 11)  (916 363)  (916 363)  LC_5 Logic Functioning bit
 (43 11)  (917 363)  (917 363)  LC_5 Logic Functioning bit
 (46 11)  (920 363)  (920 363)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (888 364)  (888 364)  routing T_17_22.sp4_v_b_24 <X> T_17_22.lc_trk_g3_0
 (15 12)  (889 364)  (889 364)  routing T_17_22.sp4_h_r_25 <X> T_17_22.lc_trk_g3_1
 (16 12)  (890 364)  (890 364)  routing T_17_22.sp4_h_r_25 <X> T_17_22.lc_trk_g3_1
 (17 12)  (891 364)  (891 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (899 364)  (899 364)  routing T_17_22.wire_logic_cluster/lc_2/out <X> T_17_22.lc_trk_g3_2
 (16 13)  (890 365)  (890 365)  routing T_17_22.sp4_v_b_24 <X> T_17_22.lc_trk_g3_0
 (17 13)  (891 365)  (891 365)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_b_24 lc_trk_g3_0
 (18 13)  (892 365)  (892 365)  routing T_17_22.sp4_h_r_25 <X> T_17_22.lc_trk_g3_1
 (22 13)  (896 365)  (896 365)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (874 366)  (874 366)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 366)  (875 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (896 366)  (896 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (1 15)  (875 367)  (875 367)  routing T_17_22.lc_trk_g2_4 <X> T_17_22.wire_logic_cluster/lc_7/s_r
 (21 15)  (895 367)  (895 367)  routing T_17_22.sp4_r_v_b_47 <X> T_17_22.lc_trk_g3_7


LogicTile_18_22

 (22 0)  (950 352)  (950 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (957 352)  (957 352)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 352)  (959 352)  routing T_18_22.lc_trk_g0_5 <X> T_18_22.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 352)  (960 352)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (963 352)  (963 352)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.input_2_0
 (36 0)  (964 352)  (964 352)  LC_0 Logic Functioning bit
 (41 0)  (969 352)  (969 352)  LC_0 Logic Functioning bit
 (43 0)  (971 352)  (971 352)  LC_0 Logic Functioning bit
 (46 0)  (974 352)  (974 352)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (3 1)  (931 353)  (931 353)  routing T_18_22.sp12_h_l_23 <X> T_18_22.sp12_v_b_0
 (21 1)  (949 353)  (949 353)  routing T_18_22.sp4_r_v_b_32 <X> T_18_22.lc_trk_g0_3
 (26 1)  (954 353)  (954 353)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 353)  (955 353)  routing T_18_22.lc_trk_g1_3 <X> T_18_22.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 353)  (957 353)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 353)  (958 353)  routing T_18_22.lc_trk_g0_3 <X> T_18_22.wire_logic_cluster/lc_0/in_1
 (32 1)  (960 353)  (960 353)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (961 353)  (961 353)  routing T_18_22.lc_trk_g2_4 <X> T_18_22.input_2_0
 (36 1)  (964 353)  (964 353)  LC_0 Logic Functioning bit
 (37 1)  (965 353)  (965 353)  LC_0 Logic Functioning bit
 (39 1)  (967 353)  (967 353)  LC_0 Logic Functioning bit
 (40 1)  (968 353)  (968 353)  LC_0 Logic Functioning bit
 (42 1)  (970 353)  (970 353)  LC_0 Logic Functioning bit
 (15 2)  (943 354)  (943 354)  routing T_18_22.sp4_v_b_21 <X> T_18_22.lc_trk_g0_5
 (16 2)  (944 354)  (944 354)  routing T_18_22.sp4_v_b_21 <X> T_18_22.lc_trk_g0_5
 (17 2)  (945 354)  (945 354)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (21 4)  (949 356)  (949 356)  routing T_18_22.lft_op_3 <X> T_18_22.lc_trk_g1_3
 (22 4)  (950 356)  (950 356)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (952 356)  (952 356)  routing T_18_22.lft_op_3 <X> T_18_22.lc_trk_g1_3
 (12 6)  (940 358)  (940 358)  routing T_18_22.sp4_v_b_5 <X> T_18_22.sp4_h_l_40
 (11 8)  (939 360)  (939 360)  routing T_18_22.sp4_h_l_39 <X> T_18_22.sp4_v_b_8
 (13 8)  (941 360)  (941 360)  routing T_18_22.sp4_h_l_39 <X> T_18_22.sp4_v_b_8
 (12 9)  (940 361)  (940 361)  routing T_18_22.sp4_h_l_39 <X> T_18_22.sp4_v_b_8
 (17 11)  (945 363)  (945 363)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4


LogicTile_19_22

 (13 12)  (995 364)  (995 364)  routing T_19_22.sp4_h_l_46 <X> T_19_22.sp4_v_b_11
 (12 13)  (994 365)  (994 365)  routing T_19_22.sp4_h_l_46 <X> T_19_22.sp4_v_b_11


LogicTile_20_22

 (12 0)  (1048 352)  (1048 352)  routing T_20_22.sp4_h_l_46 <X> T_20_22.sp4_h_r_2
 (13 1)  (1049 353)  (1049 353)  routing T_20_22.sp4_h_l_46 <X> T_20_22.sp4_h_r_2
 (27 4)  (1063 356)  (1063 356)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (1064 356)  (1064 356)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (1065 356)  (1065 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (1066 356)  (1066 356)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (1067 356)  (1067 356)  routing T_20_22.lc_trk_g2_5 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (1068 356)  (1068 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1069 356)  (1069 356)  routing T_20_22.lc_trk_g2_5 <X> T_20_22.wire_logic_cluster/lc_2/in_3
 (36 4)  (1072 356)  (1072 356)  LC_2 Logic Functioning bit
 (38 4)  (1074 356)  (1074 356)  LC_2 Logic Functioning bit
 (47 4)  (1083 356)  (1083 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (30 5)  (1066 357)  (1066 357)  routing T_20_22.lc_trk_g3_6 <X> T_20_22.wire_logic_cluster/lc_2/in_1
 (36 5)  (1072 357)  (1072 357)  LC_2 Logic Functioning bit
 (38 5)  (1074 357)  (1074 357)  LC_2 Logic Functioning bit
 (15 10)  (1051 362)  (1051 362)  routing T_20_22.sp4_h_l_24 <X> T_20_22.lc_trk_g2_5
 (16 10)  (1052 362)  (1052 362)  routing T_20_22.sp4_h_l_24 <X> T_20_22.lc_trk_g2_5
 (17 10)  (1053 362)  (1053 362)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1054 362)  (1054 362)  routing T_20_22.sp4_h_l_24 <X> T_20_22.lc_trk_g2_5
 (22 15)  (1058 367)  (1058 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_21_22

 (13 0)  (1103 352)  (1103 352)  routing T_21_22.sp4_h_l_39 <X> T_21_22.sp4_v_b_2
 (12 1)  (1102 353)  (1102 353)  routing T_21_22.sp4_h_l_39 <X> T_21_22.sp4_v_b_2
 (8 12)  (1098 364)  (1098 364)  routing T_21_22.sp4_h_l_39 <X> T_21_22.sp4_h_r_10
 (10 12)  (1100 364)  (1100 364)  routing T_21_22.sp4_h_l_39 <X> T_21_22.sp4_h_r_10
 (8 15)  (1098 367)  (1098 367)  routing T_21_22.sp4_h_l_47 <X> T_21_22.sp4_v_t_47


LogicTile_22_22

 (2 8)  (1146 360)  (1146 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_24_22

 (14 0)  (1266 352)  (1266 352)  routing T_24_22.sp4_v_b_8 <X> T_24_22.lc_trk_g0_0
 (14 1)  (1266 353)  (1266 353)  routing T_24_22.sp4_v_b_8 <X> T_24_22.lc_trk_g0_0
 (16 1)  (1268 353)  (1268 353)  routing T_24_22.sp4_v_b_8 <X> T_24_22.lc_trk_g0_0
 (17 1)  (1269 353)  (1269 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_8 lc_trk_g0_0
 (22 5)  (1274 357)  (1274 357)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1275 357)  (1275 357)  routing T_24_22.sp12_h_l_17 <X> T_24_22.lc_trk_g1_2
 (25 5)  (1277 357)  (1277 357)  routing T_24_22.sp12_h_l_17 <X> T_24_22.lc_trk_g1_2
 (11 8)  (1263 360)  (1263 360)  routing T_24_22.sp4_h_l_39 <X> T_24_22.sp4_v_b_8
 (13 8)  (1265 360)  (1265 360)  routing T_24_22.sp4_h_l_39 <X> T_24_22.sp4_v_b_8
 (28 8)  (1280 360)  (1280 360)  routing T_24_22.lc_trk_g2_7 <X> T_24_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (1281 360)  (1281 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (1282 360)  (1282 360)  routing T_24_22.lc_trk_g2_7 <X> T_24_22.wire_logic_cluster/lc_4/in_1
 (32 8)  (1284 360)  (1284 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 360)  (1286 360)  routing T_24_22.lc_trk_g1_2 <X> T_24_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 360)  (1288 360)  LC_4 Logic Functioning bit
 (46 8)  (1298 360)  (1298 360)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (12 9)  (1264 361)  (1264 361)  routing T_24_22.sp4_h_l_39 <X> T_24_22.sp4_v_b_8
 (26 9)  (1278 361)  (1278 361)  routing T_24_22.lc_trk_g3_3 <X> T_24_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (1279 361)  (1279 361)  routing T_24_22.lc_trk_g3_3 <X> T_24_22.wire_logic_cluster/lc_4/in_0
 (28 9)  (1280 361)  (1280 361)  routing T_24_22.lc_trk_g3_3 <X> T_24_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 361)  (1281 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (1282 361)  (1282 361)  routing T_24_22.lc_trk_g2_7 <X> T_24_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (1283 361)  (1283 361)  routing T_24_22.lc_trk_g1_2 <X> T_24_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (1284 361)  (1284 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (21 10)  (1273 362)  (1273 362)  routing T_24_22.sp4_h_l_34 <X> T_24_22.lc_trk_g2_7
 (22 10)  (1274 362)  (1274 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (1275 362)  (1275 362)  routing T_24_22.sp4_h_l_34 <X> T_24_22.lc_trk_g2_7
 (24 10)  (1276 362)  (1276 362)  routing T_24_22.sp4_h_l_34 <X> T_24_22.lc_trk_g2_7
 (21 11)  (1273 363)  (1273 363)  routing T_24_22.sp4_h_l_34 <X> T_24_22.lc_trk_g2_7
 (21 12)  (1273 364)  (1273 364)  routing T_24_22.sp4_v_t_22 <X> T_24_22.lc_trk_g3_3
 (22 12)  (1274 364)  (1274 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1275 364)  (1275 364)  routing T_24_22.sp4_v_t_22 <X> T_24_22.lc_trk_g3_3
 (21 13)  (1273 365)  (1273 365)  routing T_24_22.sp4_v_t_22 <X> T_24_22.lc_trk_g3_3
 (26 14)  (1278 366)  (1278 366)  routing T_24_22.lc_trk_g2_7 <X> T_24_22.wire_logic_cluster/lc_7/in_0
 (29 14)  (1281 366)  (1281 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (1284 366)  (1284 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 366)  (1285 366)  routing T_24_22.lc_trk_g3_3 <X> T_24_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 366)  (1286 366)  routing T_24_22.lc_trk_g3_3 <X> T_24_22.wire_logic_cluster/lc_7/in_3
 (38 14)  (1290 366)  (1290 366)  LC_7 Logic Functioning bit
 (26 15)  (1278 367)  (1278 367)  routing T_24_22.lc_trk_g2_7 <X> T_24_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 367)  (1280 367)  routing T_24_22.lc_trk_g2_7 <X> T_24_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 367)  (1281 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (1283 367)  (1283 367)  routing T_24_22.lc_trk_g3_3 <X> T_24_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (1284 367)  (1284 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (1286 367)  (1286 367)  routing T_24_22.lc_trk_g1_2 <X> T_24_22.input_2_7
 (35 15)  (1287 367)  (1287 367)  routing T_24_22.lc_trk_g1_2 <X> T_24_22.input_2_7
 (47 15)  (1299 367)  (1299 367)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


RAM_Tile_25_22

 (3 0)  (1309 352)  (1309 352)  routing T_25_22.sp12_v_t_23 <X> T_25_22.sp12_v_b_0
 (7 0)  (1313 352)  (1313 352)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 353)  (1313 353)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 354)  (1306 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (1 2)  (1307 354)  (1307 354)  routing T_25_22.glb_netwk_6 <X> T_25_22.wire_bram/ram/WCLK
 (2 2)  (1308 354)  (1308 354)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 354)  (1313 354)  Ram config bit: MEMT_bram_cbit_3

 (11 2)  (1317 354)  (1317 354)  routing T_25_22.sp4_h_l_44 <X> T_25_22.sp4_v_t_39
 (22 2)  (1328 354)  (1328 354)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (1329 354)  (1329 354)  routing T_25_22.sp12_h_r_23 <X> T_25_22.lc_trk_g0_7
 (7 3)  (1313 355)  (1313 355)  Ram config bit: MEMT_bram_cbit_2

 (21 3)  (1327 355)  (1327 355)  routing T_25_22.sp12_h_r_23 <X> T_25_22.lc_trk_g0_7
 (0 4)  (1306 356)  (1306 356)  routing T_25_22.lc_trk_g2_2 <X> T_25_22.wire_bram/ram/WCLKE
 (1 4)  (1307 356)  (1307 356)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (4 4)  (1310 356)  (1310 356)  routing T_25_22.sp4_h_l_44 <X> T_25_22.sp4_v_b_3
 (6 4)  (1312 356)  (1312 356)  routing T_25_22.sp4_h_l_44 <X> T_25_22.sp4_v_b_3
 (7 4)  (1313 356)  (1313 356)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (13 4)  (1319 356)  (1319 356)  routing T_25_22.sp4_v_t_40 <X> T_25_22.sp4_v_b_5
 (1 5)  (1307 357)  (1307 357)  routing T_25_22.lc_trk_g2_2 <X> T_25_22.wire_bram/ram/WCLKE
 (5 5)  (1311 357)  (1311 357)  routing T_25_22.sp4_h_l_44 <X> T_25_22.sp4_v_b_3
 (7 5)  (1313 357)  (1313 357)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 358)  (1313 358)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 359)  (1313 359)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (13 8)  (1319 360)  (1319 360)  routing T_25_22.sp4_v_t_45 <X> T_25_22.sp4_v_b_8
 (29 8)  (1335 360)  (1335 360)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 360)  (1336 360)  routing T_25_22.lc_trk_g0_7 <X> T_25_22.wire_bram/ram/WDATA_3
 (38 8)  (1344 360)  (1344 360)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (22 9)  (1328 361)  (1328 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 361)  (1329 361)  routing T_25_22.sp4_v_t_31 <X> T_25_22.lc_trk_g2_2
 (24 9)  (1330 361)  (1330 361)  routing T_25_22.sp4_v_t_31 <X> T_25_22.lc_trk_g2_2
 (30 9)  (1336 361)  (1336 361)  routing T_25_22.lc_trk_g0_7 <X> T_25_22.wire_bram/ram/WDATA_3
 (0 14)  (1306 366)  (1306 366)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (1 14)  (1307 366)  (1307 366)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 366)  (1323 366)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 367)  (1306 367)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (1 15)  (1307 367)  (1307 367)  routing T_25_22.lc_trk_g3_5 <X> T_25_22.wire_bram/ram/WE
 (12 15)  (1318 367)  (1318 367)  routing T_25_22.sp4_h_l_46 <X> T_25_22.sp4_v_t_46
 (18 15)  (1324 367)  (1324 367)  routing T_25_22.sp4_r_v_b_45 <X> T_25_22.lc_trk_g3_5


LogicTile_26_22

 (3 1)  (1351 353)  (1351 353)  routing T_26_22.sp12_h_l_23 <X> T_26_22.sp12_v_b_0
 (5 3)  (1353 355)  (1353 355)  routing T_26_22.sp4_h_l_37 <X> T_26_22.sp4_v_t_37


IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 342)  (14 342)  IO control bit: IOLEFT_IE_1

 (17 9)  (0 345)  (0 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 349)  (0 349)  IOB_1 IO Functioning bit


LogicTile_1_21

 (25 0)  (43 336)  (43 336)  routing T_1_21.lft_op_2 <X> T_1_21.lc_trk_g0_2
 (37 0)  (55 336)  (55 336)  LC_0 Logic Functioning bit
 (39 0)  (57 336)  (57 336)  LC_0 Logic Functioning bit
 (40 0)  (58 336)  (58 336)  LC_0 Logic Functioning bit
 (42 0)  (60 336)  (60 336)  LC_0 Logic Functioning bit
 (22 1)  (40 337)  (40 337)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (42 337)  (42 337)  routing T_1_21.lft_op_2 <X> T_1_21.lc_trk_g0_2
 (26 1)  (44 337)  (44 337)  routing T_1_21.lc_trk_g0_2 <X> T_1_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 337)  (47 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (36 1)  (54 337)  (54 337)  LC_0 Logic Functioning bit
 (38 1)  (56 337)  (56 337)  LC_0 Logic Functioning bit
 (41 1)  (59 337)  (59 337)  LC_0 Logic Functioning bit
 (43 1)  (61 337)  (61 337)  LC_0 Logic Functioning bit


LogicTile_6_21

 (3 5)  (291 341)  (291 341)  routing T_6_21.sp12_h_l_23 <X> T_6_21.sp12_h_r_0


LogicTile_7_21

 (8 7)  (350 343)  (350 343)  routing T_7_21.sp4_h_r_4 <X> T_7_21.sp4_v_t_41
 (9 7)  (351 343)  (351 343)  routing T_7_21.sp4_h_r_4 <X> T_7_21.sp4_v_t_41


RAM_Tile_8_21

 (11 14)  (407 350)  (407 350)  routing T_8_21.sp4_h_r_5 <X> T_8_21.sp4_v_t_46
 (13 14)  (409 350)  (409 350)  routing T_8_21.sp4_h_r_5 <X> T_8_21.sp4_v_t_46
 (12 15)  (408 351)  (408 351)  routing T_8_21.sp4_h_r_5 <X> T_8_21.sp4_v_t_46


LogicTile_9_21

 (2 0)  (440 336)  (440 336)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (25 0)  (463 336)  (463 336)  routing T_9_21.wire_logic_cluster/lc_2/out <X> T_9_21.lc_trk_g0_2
 (9 1)  (447 337)  (447 337)  routing T_9_21.sp4_v_t_40 <X> T_9_21.sp4_v_b_1
 (10 1)  (448 337)  (448 337)  routing T_9_21.sp4_v_t_40 <X> T_9_21.sp4_v_b_1
 (22 1)  (460 337)  (460 337)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (438 338)  (438 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (1 2)  (439 338)  (439 338)  routing T_9_21.glb_netwk_6 <X> T_9_21.wire_logic_cluster/lc_7/clk
 (2 2)  (440 338)  (440 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (464 338)  (464 338)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (467 338)  (467 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 338)  (468 338)  routing T_9_21.lc_trk_g0_4 <X> T_9_21.wire_logic_cluster/lc_1/in_1
 (32 2)  (470 338)  (470 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 338)  (471 338)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 338)  (474 338)  LC_1 Logic Functioning bit
 (37 2)  (475 338)  (475 338)  LC_1 Logic Functioning bit
 (38 2)  (476 338)  (476 338)  LC_1 Logic Functioning bit
 (39 2)  (477 338)  (477 338)  LC_1 Logic Functioning bit
 (40 2)  (478 338)  (478 338)  LC_1 Logic Functioning bit
 (42 2)  (480 338)  (480 338)  LC_1 Logic Functioning bit
 (14 3)  (452 339)  (452 339)  routing T_9_21.sp4_h_r_4 <X> T_9_21.lc_trk_g0_4
 (15 3)  (453 339)  (453 339)  routing T_9_21.sp4_h_r_4 <X> T_9_21.lc_trk_g0_4
 (16 3)  (454 339)  (454 339)  routing T_9_21.sp4_h_r_4 <X> T_9_21.lc_trk_g0_4
 (17 3)  (455 339)  (455 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (464 339)  (464 339)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 339)  (465 339)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 339)  (467 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 339)  (469 339)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_1/in_3
 (41 3)  (479 339)  (479 339)  LC_1 Logic Functioning bit
 (43 3)  (481 339)  (481 339)  LC_1 Logic Functioning bit
 (1 4)  (439 340)  (439 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (26 4)  (464 340)  (464 340)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (31 4)  (469 340)  (469 340)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 340)  (470 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 340)  (471 340)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (472 340)  (472 340)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (39 4)  (477 340)  (477 340)  LC_2 Logic Functioning bit
 (41 4)  (479 340)  (479 340)  LC_2 Logic Functioning bit
 (50 4)  (488 340)  (488 340)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (438 341)  (438 341)  routing T_9_21.glb_netwk_3 <X> T_9_21.wire_logic_cluster/lc_7/cen
 (28 5)  (466 341)  (466 341)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 341)  (467 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 341)  (469 341)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_2/in_3
 (38 5)  (476 341)  (476 341)  LC_2 Logic Functioning bit
 (40 5)  (478 341)  (478 341)  LC_2 Logic Functioning bit
 (26 6)  (464 342)  (464 342)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (467 342)  (467 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 342)  (468 342)  routing T_9_21.lc_trk_g0_4 <X> T_9_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (470 342)  (470 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 342)  (471 342)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (474 342)  (474 342)  LC_3 Logic Functioning bit
 (37 6)  (475 342)  (475 342)  LC_3 Logic Functioning bit
 (38 6)  (476 342)  (476 342)  LC_3 Logic Functioning bit
 (39 6)  (477 342)  (477 342)  LC_3 Logic Functioning bit
 (40 6)  (478 342)  (478 342)  LC_3 Logic Functioning bit
 (42 6)  (480 342)  (480 342)  LC_3 Logic Functioning bit
 (46 6)  (484 342)  (484 342)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (460 343)  (460 343)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (461 343)  (461 343)  routing T_9_21.sp4_v_b_22 <X> T_9_21.lc_trk_g1_6
 (24 7)  (462 343)  (462 343)  routing T_9_21.sp4_v_b_22 <X> T_9_21.lc_trk_g1_6
 (26 7)  (464 343)  (464 343)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (465 343)  (465 343)  routing T_9_21.lc_trk_g1_6 <X> T_9_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 343)  (467 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 343)  (469 343)  routing T_9_21.lc_trk_g2_2 <X> T_9_21.wire_logic_cluster/lc_3/in_3
 (41 7)  (479 343)  (479 343)  LC_3 Logic Functioning bit
 (43 7)  (481 343)  (481 343)  LC_3 Logic Functioning bit
 (47 7)  (485 343)  (485 343)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (51 7)  (489 343)  (489 343)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (490 343)  (490 343)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (5 8)  (443 344)  (443 344)  routing T_9_21.sp4_v_b_6 <X> T_9_21.sp4_h_r_6
 (15 8)  (453 344)  (453 344)  routing T_9_21.rgt_op_1 <X> T_9_21.lc_trk_g2_1
 (17 8)  (455 344)  (455 344)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (456 344)  (456 344)  routing T_9_21.rgt_op_1 <X> T_9_21.lc_trk_g2_1
 (25 8)  (463 344)  (463 344)  routing T_9_21.rgt_op_2 <X> T_9_21.lc_trk_g2_2
 (26 8)  (464 344)  (464 344)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 344)  (466 344)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 344)  (467 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (469 344)  (469 344)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (470 344)  (470 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 344)  (471 344)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (472 344)  (472 344)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (38 8)  (476 344)  (476 344)  LC_4 Logic Functioning bit
 (40 8)  (478 344)  (478 344)  LC_4 Logic Functioning bit
 (6 9)  (444 345)  (444 345)  routing T_9_21.sp4_v_b_6 <X> T_9_21.sp4_h_r_6
 (15 9)  (453 345)  (453 345)  routing T_9_21.tnr_op_0 <X> T_9_21.lc_trk_g2_0
 (17 9)  (455 345)  (455 345)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (22 9)  (460 345)  (460 345)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (462 345)  (462 345)  routing T_9_21.rgt_op_2 <X> T_9_21.lc_trk_g2_2
 (28 9)  (466 345)  (466 345)  routing T_9_21.lc_trk_g2_4 <X> T_9_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 345)  (467 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (469 345)  (469 345)  routing T_9_21.lc_trk_g3_6 <X> T_9_21.wire_logic_cluster/lc_4/in_3
 (32 9)  (470 345)  (470 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (471 345)  (471 345)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.input_2_4
 (34 9)  (472 345)  (472 345)  routing T_9_21.lc_trk_g3_1 <X> T_9_21.input_2_4
 (22 10)  (460 346)  (460 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (461 346)  (461 346)  routing T_9_21.sp4_h_r_31 <X> T_9_21.lc_trk_g2_7
 (24 10)  (462 346)  (462 346)  routing T_9_21.sp4_h_r_31 <X> T_9_21.lc_trk_g2_7
 (29 10)  (467 346)  (467 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (470 346)  (470 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 346)  (471 346)  routing T_9_21.lc_trk_g2_0 <X> T_9_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 346)  (474 346)  LC_5 Logic Functioning bit
 (37 10)  (475 346)  (475 346)  LC_5 Logic Functioning bit
 (38 10)  (476 346)  (476 346)  LC_5 Logic Functioning bit
 (43 10)  (481 346)  (481 346)  LC_5 Logic Functioning bit
 (46 10)  (484 346)  (484 346)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (488 346)  (488 346)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (489 346)  (489 346)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (53 10)  (491 346)  (491 346)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (14 11)  (452 347)  (452 347)  routing T_9_21.sp4_r_v_b_36 <X> T_9_21.lc_trk_g2_4
 (17 11)  (455 347)  (455 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (459 347)  (459 347)  routing T_9_21.sp4_h_r_31 <X> T_9_21.lc_trk_g2_7
 (28 11)  (466 347)  (466 347)  routing T_9_21.lc_trk_g2_1 <X> T_9_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 347)  (467 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 347)  (468 347)  routing T_9_21.lc_trk_g0_2 <X> T_9_21.wire_logic_cluster/lc_5/in_1
 (36 11)  (474 347)  (474 347)  LC_5 Logic Functioning bit
 (41 11)  (479 347)  (479 347)  LC_5 Logic Functioning bit
 (42 11)  (480 347)  (480 347)  LC_5 Logic Functioning bit
 (43 11)  (481 347)  (481 347)  LC_5 Logic Functioning bit
 (6 12)  (444 348)  (444 348)  routing T_9_21.sp4_h_r_4 <X> T_9_21.sp4_v_b_9
 (17 12)  (455 348)  (455 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (456 348)  (456 348)  routing T_9_21.wire_logic_cluster/lc_1/out <X> T_9_21.lc_trk_g3_1
 (31 12)  (469 348)  (469 348)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (470 348)  (470 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 348)  (471 348)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 348)  (474 348)  LC_6 Logic Functioning bit
 (37 12)  (475 348)  (475 348)  LC_6 Logic Functioning bit
 (38 12)  (476 348)  (476 348)  LC_6 Logic Functioning bit
 (39 12)  (477 348)  (477 348)  LC_6 Logic Functioning bit
 (45 12)  (483 348)  (483 348)  LC_6 Logic Functioning bit
 (46 12)  (484 348)  (484 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (31 13)  (469 349)  (469 349)  routing T_9_21.lc_trk_g2_7 <X> T_9_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 349)  (474 349)  LC_6 Logic Functioning bit
 (37 13)  (475 349)  (475 349)  LC_6 Logic Functioning bit
 (38 13)  (476 349)  (476 349)  LC_6 Logic Functioning bit
 (39 13)  (477 349)  (477 349)  LC_6 Logic Functioning bit
 (48 13)  (486 349)  (486 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (51 13)  (489 349)  (489 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (438 350)  (438 350)  routing T_9_21.glb_netwk_4 <X> T_9_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 350)  (439 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (463 350)  (463 350)  routing T_9_21.wire_logic_cluster/lc_6/out <X> T_9_21.lc_trk_g3_6
 (22 15)  (460 351)  (460 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_10_21

 (17 0)  (509 336)  (509 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (21 0)  (513 336)  (513 336)  routing T_10_21.wire_logic_cluster/lc_3/out <X> T_10_21.lc_trk_g0_3
 (22 0)  (514 336)  (514 336)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (518 336)  (518 336)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (521 336)  (521 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 336)  (523 336)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 336)  (524 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 336)  (525 336)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 336)  (526 336)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 336)  (529 336)  LC_0 Logic Functioning bit
 (38 0)  (530 336)  (530 336)  LC_0 Logic Functioning bit
 (18 1)  (510 337)  (510 337)  routing T_10_21.sp4_r_v_b_34 <X> T_10_21.lc_trk_g0_1
 (29 1)  (521 337)  (521 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 337)  (522 337)  routing T_10_21.lc_trk_g0_3 <X> T_10_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 337)  (523 337)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 337)  (524 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (525 337)  (525 337)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.input_2_0
 (34 1)  (526 337)  (526 337)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.input_2_0
 (42 1)  (534 337)  (534 337)  LC_0 Logic Functioning bit
 (43 1)  (535 337)  (535 337)  LC_0 Logic Functioning bit
 (0 2)  (492 338)  (492 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (1 2)  (493 338)  (493 338)  routing T_10_21.glb_netwk_6 <X> T_10_21.wire_logic_cluster/lc_7/clk
 (2 2)  (494 338)  (494 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (506 338)  (506 338)  routing T_10_21.wire_logic_cluster/lc_4/out <X> T_10_21.lc_trk_g0_4
 (26 2)  (518 338)  (518 338)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (36 2)  (528 338)  (528 338)  LC_1 Logic Functioning bit
 (38 2)  (530 338)  (530 338)  LC_1 Logic Functioning bit
 (41 2)  (533 338)  (533 338)  LC_1 Logic Functioning bit
 (43 2)  (535 338)  (535 338)  LC_1 Logic Functioning bit
 (45 2)  (537 338)  (537 338)  LC_1 Logic Functioning bit
 (17 3)  (509 339)  (509 339)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (520 339)  (520 339)  routing T_10_21.lc_trk_g2_5 <X> T_10_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 339)  (521 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (37 3)  (529 339)  (529 339)  LC_1 Logic Functioning bit
 (39 3)  (531 339)  (531 339)  LC_1 Logic Functioning bit
 (40 3)  (532 339)  (532 339)  LC_1 Logic Functioning bit
 (42 3)  (534 339)  (534 339)  LC_1 Logic Functioning bit
 (48 3)  (540 339)  (540 339)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (53 3)  (545 339)  (545 339)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (1 4)  (493 340)  (493 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (25 4)  (517 340)  (517 340)  routing T_10_21.wire_logic_cluster/lc_2/out <X> T_10_21.lc_trk_g1_2
 (29 4)  (521 340)  (521 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (36 4)  (528 340)  (528 340)  LC_2 Logic Functioning bit
 (38 4)  (530 340)  (530 340)  LC_2 Logic Functioning bit
 (41 4)  (533 340)  (533 340)  LC_2 Logic Functioning bit
 (43 4)  (535 340)  (535 340)  LC_2 Logic Functioning bit
 (45 4)  (537 340)  (537 340)  LC_2 Logic Functioning bit
 (0 5)  (492 341)  (492 341)  routing T_10_21.glb_netwk_3 <X> T_10_21.wire_logic_cluster/lc_7/cen
 (14 5)  (506 341)  (506 341)  routing T_10_21.top_op_0 <X> T_10_21.lc_trk_g1_0
 (15 5)  (507 341)  (507 341)  routing T_10_21.top_op_0 <X> T_10_21.lc_trk_g1_0
 (17 5)  (509 341)  (509 341)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (514 341)  (514 341)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (36 5)  (528 341)  (528 341)  LC_2 Logic Functioning bit
 (38 5)  (530 341)  (530 341)  LC_2 Logic Functioning bit
 (41 5)  (533 341)  (533 341)  LC_2 Logic Functioning bit
 (43 5)  (535 341)  (535 341)  LC_2 Logic Functioning bit
 (22 6)  (514 342)  (514 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (515 342)  (515 342)  routing T_10_21.sp4_v_b_23 <X> T_10_21.lc_trk_g1_7
 (24 6)  (516 342)  (516 342)  routing T_10_21.sp4_v_b_23 <X> T_10_21.lc_trk_g1_7
 (31 6)  (523 342)  (523 342)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 342)  (524 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 342)  (525 342)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 342)  (528 342)  LC_3 Logic Functioning bit
 (37 6)  (529 342)  (529 342)  LC_3 Logic Functioning bit
 (38 6)  (530 342)  (530 342)  LC_3 Logic Functioning bit
 (39 6)  (531 342)  (531 342)  LC_3 Logic Functioning bit
 (45 6)  (537 342)  (537 342)  LC_3 Logic Functioning bit
 (31 7)  (523 343)  (523 343)  routing T_10_21.lc_trk_g2_6 <X> T_10_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (528 343)  (528 343)  LC_3 Logic Functioning bit
 (37 7)  (529 343)  (529 343)  LC_3 Logic Functioning bit
 (38 7)  (530 343)  (530 343)  LC_3 Logic Functioning bit
 (39 7)  (531 343)  (531 343)  LC_3 Logic Functioning bit
 (15 8)  (507 344)  (507 344)  routing T_10_21.sp4_v_t_28 <X> T_10_21.lc_trk_g2_1
 (16 8)  (508 344)  (508 344)  routing T_10_21.sp4_v_t_28 <X> T_10_21.lc_trk_g2_1
 (17 8)  (509 344)  (509 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (517 344)  (517 344)  routing T_10_21.wire_logic_cluster/lc_2/out <X> T_10_21.lc_trk_g2_2
 (32 8)  (524 344)  (524 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 344)  (525 344)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 344)  (526 344)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 344)  (528 344)  LC_4 Logic Functioning bit
 (37 8)  (529 344)  (529 344)  LC_4 Logic Functioning bit
 (38 8)  (530 344)  (530 344)  LC_4 Logic Functioning bit
 (39 8)  (531 344)  (531 344)  LC_4 Logic Functioning bit
 (45 8)  (537 344)  (537 344)  LC_4 Logic Functioning bit
 (22 9)  (514 345)  (514 345)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (31 9)  (523 345)  (523 345)  routing T_10_21.lc_trk_g3_2 <X> T_10_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 345)  (528 345)  LC_4 Logic Functioning bit
 (37 9)  (529 345)  (529 345)  LC_4 Logic Functioning bit
 (38 9)  (530 345)  (530 345)  LC_4 Logic Functioning bit
 (39 9)  (531 345)  (531 345)  LC_4 Logic Functioning bit
 (17 10)  (509 346)  (509 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (513 346)  (513 346)  routing T_10_21.wire_logic_cluster/lc_7/out <X> T_10_21.lc_trk_g2_7
 (22 10)  (514 346)  (514 346)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (518 346)  (518 346)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 346)  (519 346)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (520 346)  (520 346)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 346)  (521 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 346)  (522 346)  routing T_10_21.lc_trk_g3_5 <X> T_10_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 346)  (524 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 346)  (525 346)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (38 10)  (530 346)  (530 346)  LC_5 Logic Functioning bit
 (39 10)  (531 346)  (531 346)  LC_5 Logic Functioning bit
 (40 10)  (532 346)  (532 346)  LC_5 Logic Functioning bit
 (42 10)  (534 346)  (534 346)  LC_5 Logic Functioning bit
 (18 11)  (510 347)  (510 347)  routing T_10_21.sp4_r_v_b_37 <X> T_10_21.lc_trk_g2_5
 (22 11)  (514 347)  (514 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (517 347)  (517 347)  routing T_10_21.sp4_r_v_b_38 <X> T_10_21.lc_trk_g2_6
 (26 11)  (518 347)  (518 347)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (519 347)  (519 347)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (520 347)  (520 347)  routing T_10_21.lc_trk_g3_6 <X> T_10_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 347)  (521 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (523 347)  (523 347)  routing T_10_21.lc_trk_g2_2 <X> T_10_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (524 347)  (524 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (525 347)  (525 347)  routing T_10_21.lc_trk_g2_1 <X> T_10_21.input_2_5
 (38 11)  (530 347)  (530 347)  LC_5 Logic Functioning bit
 (39 11)  (531 347)  (531 347)  LC_5 Logic Functioning bit
 (40 11)  (532 347)  (532 347)  LC_5 Logic Functioning bit
 (41 11)  (533 347)  (533 347)  LC_5 Logic Functioning bit
 (42 11)  (534 347)  (534 347)  LC_5 Logic Functioning bit
 (43 11)  (535 347)  (535 347)  LC_5 Logic Functioning bit
 (4 12)  (496 348)  (496 348)  routing T_10_21.sp4_h_l_38 <X> T_10_21.sp4_v_b_9
 (6 12)  (498 348)  (498 348)  routing T_10_21.sp4_h_l_38 <X> T_10_21.sp4_v_b_9
 (17 12)  (509 348)  (509 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 348)  (510 348)  routing T_10_21.wire_logic_cluster/lc_1/out <X> T_10_21.lc_trk_g3_1
 (25 12)  (517 348)  (517 348)  routing T_10_21.sp4_h_r_42 <X> T_10_21.lc_trk_g3_2
 (26 12)  (518 348)  (518 348)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 348)  (520 348)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 348)  (521 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 348)  (522 348)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 348)  (524 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 348)  (526 348)  routing T_10_21.lc_trk_g1_0 <X> T_10_21.wire_logic_cluster/lc_6/in_3
 (38 12)  (530 348)  (530 348)  LC_6 Logic Functioning bit
 (39 12)  (531 348)  (531 348)  LC_6 Logic Functioning bit
 (50 12)  (542 348)  (542 348)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (496 349)  (496 349)  routing T_10_21.sp4_v_t_41 <X> T_10_21.sp4_h_r_9
 (5 13)  (497 349)  (497 349)  routing T_10_21.sp4_h_l_38 <X> T_10_21.sp4_v_b_9
 (22 13)  (514 349)  (514 349)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (515 349)  (515 349)  routing T_10_21.sp4_h_r_42 <X> T_10_21.lc_trk_g3_2
 (24 13)  (516 349)  (516 349)  routing T_10_21.sp4_h_r_42 <X> T_10_21.lc_trk_g3_2
 (25 13)  (517 349)  (517 349)  routing T_10_21.sp4_h_r_42 <X> T_10_21.lc_trk_g3_2
 (26 13)  (518 349)  (518 349)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 349)  (519 349)  routing T_10_21.lc_trk_g1_7 <X> T_10_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 349)  (521 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 349)  (522 349)  routing T_10_21.lc_trk_g2_7 <X> T_10_21.wire_logic_cluster/lc_6/in_1
 (38 13)  (530 349)  (530 349)  LC_6 Logic Functioning bit
 (39 13)  (531 349)  (531 349)  LC_6 Logic Functioning bit
 (41 13)  (533 349)  (533 349)  LC_6 Logic Functioning bit
 (43 13)  (535 349)  (535 349)  LC_6 Logic Functioning bit
 (48 13)  (540 349)  (540 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (492 350)  (492 350)  routing T_10_21.glb_netwk_4 <X> T_10_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 350)  (493 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 14)  (508 350)  (508 350)  routing T_10_21.sp12_v_b_21 <X> T_10_21.lc_trk_g3_5
 (17 14)  (509 350)  (509 350)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (27 14)  (519 350)  (519 350)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (520 350)  (520 350)  routing T_10_21.lc_trk_g3_1 <X> T_10_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 350)  (521 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 350)  (523 350)  routing T_10_21.lc_trk_g0_4 <X> T_10_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 350)  (524 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (38 14)  (530 350)  (530 350)  LC_7 Logic Functioning bit
 (39 14)  (531 350)  (531 350)  LC_7 Logic Functioning bit
 (40 14)  (532 350)  (532 350)  LC_7 Logic Functioning bit
 (42 14)  (534 350)  (534 350)  LC_7 Logic Functioning bit
 (43 14)  (535 350)  (535 350)  LC_7 Logic Functioning bit
 (18 15)  (510 351)  (510 351)  routing T_10_21.sp12_v_b_21 <X> T_10_21.lc_trk_g3_5
 (22 15)  (514 351)  (514 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (515 351)  (515 351)  routing T_10_21.sp4_v_b_46 <X> T_10_21.lc_trk_g3_6
 (24 15)  (516 351)  (516 351)  routing T_10_21.sp4_v_b_46 <X> T_10_21.lc_trk_g3_6
 (26 15)  (518 351)  (518 351)  routing T_10_21.lc_trk_g0_3 <X> T_10_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 351)  (521 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (524 351)  (524 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (526 351)  (526 351)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.input_2_7
 (35 15)  (527 351)  (527 351)  routing T_10_21.lc_trk_g1_2 <X> T_10_21.input_2_7
 (36 15)  (528 351)  (528 351)  LC_7 Logic Functioning bit
 (40 15)  (532 351)  (532 351)  LC_7 Logic Functioning bit


LogicTile_11_21

 (11 0)  (557 336)  (557 336)  routing T_11_21.sp4_h_l_45 <X> T_11_21.sp4_v_b_2
 (13 0)  (559 336)  (559 336)  routing T_11_21.sp4_h_l_45 <X> T_11_21.sp4_v_b_2
 (21 0)  (567 336)  (567 336)  routing T_11_21.lft_op_3 <X> T_11_21.lc_trk_g0_3
 (22 0)  (568 336)  (568 336)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (570 336)  (570 336)  routing T_11_21.lft_op_3 <X> T_11_21.lc_trk_g0_3
 (25 0)  (571 336)  (571 336)  routing T_11_21.lft_op_2 <X> T_11_21.lc_trk_g0_2
 (26 0)  (572 336)  (572 336)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (29 0)  (575 336)  (575 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (577 336)  (577 336)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 336)  (578 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 336)  (579 336)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (40 0)  (586 336)  (586 336)  LC_0 Logic Functioning bit
 (42 0)  (588 336)  (588 336)  LC_0 Logic Functioning bit
 (12 1)  (558 337)  (558 337)  routing T_11_21.sp4_h_l_45 <X> T_11_21.sp4_v_b_2
 (22 1)  (568 337)  (568 337)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (570 337)  (570 337)  routing T_11_21.lft_op_2 <X> T_11_21.lc_trk_g0_2
 (27 1)  (573 337)  (573 337)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 337)  (575 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (576 337)  (576 337)  routing T_11_21.lc_trk_g0_3 <X> T_11_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (577 337)  (577 337)  routing T_11_21.lc_trk_g2_7 <X> T_11_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (578 337)  (578 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (581 337)  (581 337)  routing T_11_21.lc_trk_g0_2 <X> T_11_21.input_2_0
 (40 1)  (586 337)  (586 337)  LC_0 Logic Functioning bit
 (0 2)  (546 338)  (546 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (1 2)  (547 338)  (547 338)  routing T_11_21.glb_netwk_6 <X> T_11_21.wire_logic_cluster/lc_7/clk
 (2 2)  (548 338)  (548 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (572 338)  (572 338)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (573 338)  (573 338)  routing T_11_21.lc_trk_g1_1 <X> T_11_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 338)  (575 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (577 338)  (577 338)  routing T_11_21.lc_trk_g0_4 <X> T_11_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 338)  (578 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (39 2)  (585 338)  (585 338)  LC_1 Logic Functioning bit
 (40 2)  (586 338)  (586 338)  LC_1 Logic Functioning bit
 (41 2)  (587 338)  (587 338)  LC_1 Logic Functioning bit
 (50 2)  (596 338)  (596 338)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (560 339)  (560 339)  routing T_11_21.top_op_4 <X> T_11_21.lc_trk_g0_4
 (15 3)  (561 339)  (561 339)  routing T_11_21.top_op_4 <X> T_11_21.lc_trk_g0_4
 (17 3)  (563 339)  (563 339)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (27 3)  (573 339)  (573 339)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 339)  (574 339)  routing T_11_21.lc_trk_g3_4 <X> T_11_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 339)  (575 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 339)  (582 339)  LC_1 Logic Functioning bit
 (37 3)  (583 339)  (583 339)  LC_1 Logic Functioning bit
 (38 3)  (584 339)  (584 339)  LC_1 Logic Functioning bit
 (42 3)  (588 339)  (588 339)  LC_1 Logic Functioning bit
 (43 3)  (589 339)  (589 339)  LC_1 Logic Functioning bit
 (1 4)  (547 340)  (547 340)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (15 4)  (561 340)  (561 340)  routing T_11_21.lft_op_1 <X> T_11_21.lc_trk_g1_1
 (17 4)  (563 340)  (563 340)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 340)  (564 340)  routing T_11_21.lft_op_1 <X> T_11_21.lc_trk_g1_1
 (27 4)  (573 340)  (573 340)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 340)  (575 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 340)  (578 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 340)  (579 340)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 340)  (580 340)  routing T_11_21.lc_trk_g3_0 <X> T_11_21.wire_logic_cluster/lc_2/in_3
 (38 4)  (584 340)  (584 340)  LC_2 Logic Functioning bit
 (39 4)  (585 340)  (585 340)  LC_2 Logic Functioning bit
 (42 4)  (588 340)  (588 340)  LC_2 Logic Functioning bit
 (43 4)  (589 340)  (589 340)  LC_2 Logic Functioning bit
 (50 4)  (596 340)  (596 340)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (546 341)  (546 341)  routing T_11_21.glb_netwk_3 <X> T_11_21.wire_logic_cluster/lc_7/cen
 (22 5)  (568 341)  (568 341)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (570 341)  (570 341)  routing T_11_21.top_op_2 <X> T_11_21.lc_trk_g1_2
 (25 5)  (571 341)  (571 341)  routing T_11_21.top_op_2 <X> T_11_21.lc_trk_g1_2
 (28 5)  (574 341)  (574 341)  routing T_11_21.lc_trk_g2_0 <X> T_11_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 341)  (575 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 341)  (576 341)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 341)  (582 341)  LC_2 Logic Functioning bit
 (37 5)  (583 341)  (583 341)  LC_2 Logic Functioning bit
 (40 5)  (586 341)  (586 341)  LC_2 Logic Functioning bit
 (41 5)  (587 341)  (587 341)  LC_2 Logic Functioning bit
 (17 6)  (563 342)  (563 342)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 342)  (564 342)  routing T_11_21.wire_logic_cluster/lc_5/out <X> T_11_21.lc_trk_g1_5
 (28 6)  (574 342)  (574 342)  routing T_11_21.lc_trk_g2_0 <X> T_11_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 342)  (575 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 342)  (577 342)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 342)  (578 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 342)  (579 342)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (38 6)  (584 342)  (584 342)  LC_3 Logic Functioning bit
 (39 6)  (585 342)  (585 342)  LC_3 Logic Functioning bit
 (42 6)  (588 342)  (588 342)  LC_3 Logic Functioning bit
 (43 6)  (589 342)  (589 342)  LC_3 Logic Functioning bit
 (48 6)  (594 342)  (594 342)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (50 6)  (596 342)  (596 342)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (599 342)  (599 342)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (8 7)  (554 343)  (554 343)  routing T_11_21.sp4_h_l_41 <X> T_11_21.sp4_v_t_41
 (26 7)  (572 343)  (572 343)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 343)  (573 343)  routing T_11_21.lc_trk_g1_2 <X> T_11_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 343)  (575 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 343)  (577 343)  routing T_11_21.lc_trk_g2_6 <X> T_11_21.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 343)  (582 343)  LC_3 Logic Functioning bit
 (39 7)  (585 343)  (585 343)  LC_3 Logic Functioning bit
 (40 7)  (586 343)  (586 343)  LC_3 Logic Functioning bit
 (43 7)  (589 343)  (589 343)  LC_3 Logic Functioning bit
 (48 7)  (594 343)  (594 343)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (11 8)  (557 344)  (557 344)  routing T_11_21.sp4_h_l_39 <X> T_11_21.sp4_v_b_8
 (12 8)  (558 344)  (558 344)  routing T_11_21.sp4_v_t_45 <X> T_11_21.sp4_h_r_8
 (13 8)  (559 344)  (559 344)  routing T_11_21.sp4_h_l_39 <X> T_11_21.sp4_v_b_8
 (14 8)  (560 344)  (560 344)  routing T_11_21.sp4_v_t_21 <X> T_11_21.lc_trk_g2_0
 (15 8)  (561 344)  (561 344)  routing T_11_21.sp4_v_t_28 <X> T_11_21.lc_trk_g2_1
 (16 8)  (562 344)  (562 344)  routing T_11_21.sp4_v_t_28 <X> T_11_21.lc_trk_g2_1
 (17 8)  (563 344)  (563 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (31 8)  (577 344)  (577 344)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 344)  (578 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 344)  (579 344)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 344)  (580 344)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (583 344)  (583 344)  LC_4 Logic Functioning bit
 (39 8)  (585 344)  (585 344)  LC_4 Logic Functioning bit
 (41 8)  (587 344)  (587 344)  LC_4 Logic Functioning bit
 (43 8)  (589 344)  (589 344)  LC_4 Logic Functioning bit
 (53 8)  (599 344)  (599 344)  Enable bit of Mux _out_links/OutMuxa_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_25
 (12 9)  (558 345)  (558 345)  routing T_11_21.sp4_h_l_39 <X> T_11_21.sp4_v_b_8
 (14 9)  (560 345)  (560 345)  routing T_11_21.sp4_v_t_21 <X> T_11_21.lc_trk_g2_0
 (16 9)  (562 345)  (562 345)  routing T_11_21.sp4_v_t_21 <X> T_11_21.lc_trk_g2_0
 (17 9)  (563 345)  (563 345)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (26 9)  (572 345)  (572 345)  routing T_11_21.lc_trk_g0_2 <X> T_11_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 345)  (575 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 345)  (577 345)  routing T_11_21.lc_trk_g3_6 <X> T_11_21.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 345)  (582 345)  LC_4 Logic Functioning bit
 (38 9)  (584 345)  (584 345)  LC_4 Logic Functioning bit
 (40 9)  (586 345)  (586 345)  LC_4 Logic Functioning bit
 (42 9)  (588 345)  (588 345)  LC_4 Logic Functioning bit
 (52 9)  (598 345)  (598 345)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (8 10)  (554 346)  (554 346)  routing T_11_21.sp4_v_t_42 <X> T_11_21.sp4_h_l_42
 (9 10)  (555 346)  (555 346)  routing T_11_21.sp4_v_t_42 <X> T_11_21.sp4_h_l_42
 (12 10)  (558 346)  (558 346)  routing T_11_21.sp4_v_t_45 <X> T_11_21.sp4_h_l_45
 (22 10)  (568 346)  (568 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (569 346)  (569 346)  routing T_11_21.sp4_v_b_47 <X> T_11_21.lc_trk_g2_7
 (24 10)  (570 346)  (570 346)  routing T_11_21.sp4_v_b_47 <X> T_11_21.lc_trk_g2_7
 (25 10)  (571 346)  (571 346)  routing T_11_21.sp4_h_r_46 <X> T_11_21.lc_trk_g2_6
 (31 10)  (577 346)  (577 346)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 346)  (578 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 346)  (579 346)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 346)  (582 346)  LC_5 Logic Functioning bit
 (37 10)  (583 346)  (583 346)  LC_5 Logic Functioning bit
 (38 10)  (584 346)  (584 346)  LC_5 Logic Functioning bit
 (39 10)  (585 346)  (585 346)  LC_5 Logic Functioning bit
 (45 10)  (591 346)  (591 346)  LC_5 Logic Functioning bit
 (11 11)  (557 347)  (557 347)  routing T_11_21.sp4_v_t_45 <X> T_11_21.sp4_h_l_45
 (16 11)  (562 347)  (562 347)  routing T_11_21.sp12_v_b_12 <X> T_11_21.lc_trk_g2_4
 (17 11)  (563 347)  (563 347)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (22 11)  (568 347)  (568 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (569 347)  (569 347)  routing T_11_21.sp4_h_r_46 <X> T_11_21.lc_trk_g2_6
 (24 11)  (570 347)  (570 347)  routing T_11_21.sp4_h_r_46 <X> T_11_21.lc_trk_g2_6
 (25 11)  (571 347)  (571 347)  routing T_11_21.sp4_h_r_46 <X> T_11_21.lc_trk_g2_6
 (36 11)  (582 347)  (582 347)  LC_5 Logic Functioning bit
 (37 11)  (583 347)  (583 347)  LC_5 Logic Functioning bit
 (38 11)  (584 347)  (584 347)  LC_5 Logic Functioning bit
 (39 11)  (585 347)  (585 347)  LC_5 Logic Functioning bit
 (16 12)  (562 348)  (562 348)  routing T_11_21.sp4_v_b_33 <X> T_11_21.lc_trk_g3_1
 (17 12)  (563 348)  (563 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 348)  (564 348)  routing T_11_21.sp4_v_b_33 <X> T_11_21.lc_trk_g3_1
 (26 12)  (572 348)  (572 348)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (36 12)  (582 348)  (582 348)  LC_6 Logic Functioning bit
 (38 12)  (584 348)  (584 348)  LC_6 Logic Functioning bit
 (41 12)  (587 348)  (587 348)  LC_6 Logic Functioning bit
 (43 12)  (589 348)  (589 348)  LC_6 Logic Functioning bit
 (45 12)  (591 348)  (591 348)  LC_6 Logic Functioning bit
 (46 12)  (592 348)  (592 348)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (14 13)  (560 349)  (560 349)  routing T_11_21.tnl_op_0 <X> T_11_21.lc_trk_g3_0
 (15 13)  (561 349)  (561 349)  routing T_11_21.tnl_op_0 <X> T_11_21.lc_trk_g3_0
 (17 13)  (563 349)  (563 349)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (18 13)  (564 349)  (564 349)  routing T_11_21.sp4_v_b_33 <X> T_11_21.lc_trk_g3_1
 (28 13)  (574 349)  (574 349)  routing T_11_21.lc_trk_g2_4 <X> T_11_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 349)  (575 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (583 349)  (583 349)  LC_6 Logic Functioning bit
 (39 13)  (585 349)  (585 349)  LC_6 Logic Functioning bit
 (40 13)  (586 349)  (586 349)  LC_6 Logic Functioning bit
 (42 13)  (588 349)  (588 349)  LC_6 Logic Functioning bit
 (48 13)  (594 349)  (594 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (546 350)  (546 350)  routing T_11_21.glb_netwk_4 <X> T_11_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 350)  (547 350)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (6 14)  (552 350)  (552 350)  routing T_11_21.sp4_h_l_41 <X> T_11_21.sp4_v_t_44
 (14 14)  (560 350)  (560 350)  routing T_11_21.wire_logic_cluster/lc_4/out <X> T_11_21.lc_trk_g3_4
 (25 14)  (571 350)  (571 350)  routing T_11_21.wire_logic_cluster/lc_6/out <X> T_11_21.lc_trk_g3_6
 (27 14)  (573 350)  (573 350)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 350)  (575 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 350)  (576 350)  routing T_11_21.lc_trk_g1_5 <X> T_11_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 350)  (578 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 350)  (579 350)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 350)  (580 350)  routing T_11_21.lc_trk_g3_1 <X> T_11_21.wire_logic_cluster/lc_7/in_3
 (40 14)  (586 350)  (586 350)  LC_7 Logic Functioning bit
 (41 14)  (587 350)  (587 350)  LC_7 Logic Functioning bit
 (42 14)  (588 350)  (588 350)  LC_7 Logic Functioning bit
 (17 15)  (563 351)  (563 351)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (568 351)  (568 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (32 15)  (578 351)  (578 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (579 351)  (579 351)  routing T_11_21.lc_trk_g2_1 <X> T_11_21.input_2_7
 (40 15)  (586 351)  (586 351)  LC_7 Logic Functioning bit
 (41 15)  (587 351)  (587 351)  LC_7 Logic Functioning bit
 (42 15)  (588 351)  (588 351)  LC_7 Logic Functioning bit


LogicTile_12_21

 (12 0)  (612 336)  (612 336)  routing T_12_21.sp4_h_l_46 <X> T_12_21.sp4_h_r_2
 (13 1)  (613 337)  (613 337)  routing T_12_21.sp4_h_l_46 <X> T_12_21.sp4_h_r_2
 (14 1)  (614 337)  (614 337)  routing T_12_21.sp4_h_r_0 <X> T_12_21.lc_trk_g0_0
 (15 1)  (615 337)  (615 337)  routing T_12_21.sp4_h_r_0 <X> T_12_21.lc_trk_g0_0
 (16 1)  (616 337)  (616 337)  routing T_12_21.sp4_h_r_0 <X> T_12_21.lc_trk_g0_0
 (17 1)  (617 337)  (617 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (15 2)  (615 338)  (615 338)  routing T_12_21.sp4_h_r_21 <X> T_12_21.lc_trk_g0_5
 (16 2)  (616 338)  (616 338)  routing T_12_21.sp4_h_r_21 <X> T_12_21.lc_trk_g0_5
 (17 2)  (617 338)  (617 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (618 338)  (618 338)  routing T_12_21.sp4_h_r_21 <X> T_12_21.lc_trk_g0_5
 (26 2)  (626 338)  (626 338)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 338)  (629 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 338)  (632 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 338)  (634 338)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 338)  (636 338)  LC_1 Logic Functioning bit
 (37 2)  (637 338)  (637 338)  LC_1 Logic Functioning bit
 (38 2)  (638 338)  (638 338)  LC_1 Logic Functioning bit
 (39 2)  (639 338)  (639 338)  LC_1 Logic Functioning bit
 (41 2)  (641 338)  (641 338)  LC_1 Logic Functioning bit
 (43 2)  (643 338)  (643 338)  LC_1 Logic Functioning bit
 (52 2)  (652 338)  (652 338)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (18 3)  (618 339)  (618 339)  routing T_12_21.sp4_h_r_21 <X> T_12_21.lc_trk_g0_5
 (26 3)  (626 339)  (626 339)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 339)  (628 339)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 339)  (629 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (631 339)  (631 339)  routing T_12_21.lc_trk_g1_3 <X> T_12_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (636 339)  (636 339)  LC_1 Logic Functioning bit
 (38 3)  (638 339)  (638 339)  LC_1 Logic Functioning bit
 (11 4)  (611 340)  (611 340)  routing T_12_21.sp4_h_l_46 <X> T_12_21.sp4_v_b_5
 (13 4)  (613 340)  (613 340)  routing T_12_21.sp4_h_l_46 <X> T_12_21.sp4_v_b_5
 (22 4)  (622 340)  (622 340)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (12 5)  (612 341)  (612 341)  routing T_12_21.sp4_h_l_46 <X> T_12_21.sp4_v_b_5
 (21 5)  (621 341)  (621 341)  routing T_12_21.sp4_r_v_b_27 <X> T_12_21.lc_trk_g1_3
 (22 5)  (622 341)  (622 341)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (623 341)  (623 341)  routing T_12_21.sp4_h_r_2 <X> T_12_21.lc_trk_g1_2
 (24 5)  (624 341)  (624 341)  routing T_12_21.sp4_h_r_2 <X> T_12_21.lc_trk_g1_2
 (25 5)  (625 341)  (625 341)  routing T_12_21.sp4_h_r_2 <X> T_12_21.lc_trk_g1_2
 (15 6)  (615 342)  (615 342)  routing T_12_21.sp4_h_r_21 <X> T_12_21.lc_trk_g1_5
 (16 6)  (616 342)  (616 342)  routing T_12_21.sp4_h_r_21 <X> T_12_21.lc_trk_g1_5
 (17 6)  (617 342)  (617 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_21 lc_trk_g1_5
 (18 6)  (618 342)  (618 342)  routing T_12_21.sp4_h_r_21 <X> T_12_21.lc_trk_g1_5
 (18 7)  (618 343)  (618 343)  routing T_12_21.sp4_h_r_21 <X> T_12_21.lc_trk_g1_5
 (22 10)  (622 346)  (622 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (626 346)  (626 346)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 346)  (627 346)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 346)  (628 346)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 346)  (629 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 346)  (633 346)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 346)  (634 346)  routing T_12_21.lc_trk_g3_1 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 346)  (635 346)  routing T_12_21.lc_trk_g0_5 <X> T_12_21.input_2_5
 (36 10)  (636 346)  (636 346)  LC_5 Logic Functioning bit
 (38 10)  (638 346)  (638 346)  LC_5 Logic Functioning bit
 (40 10)  (640 346)  (640 346)  LC_5 Logic Functioning bit
 (42 10)  (642 346)  (642 346)  LC_5 Logic Functioning bit
 (21 11)  (621 347)  (621 347)  routing T_12_21.sp4_r_v_b_39 <X> T_12_21.lc_trk_g2_7
 (26 11)  (626 347)  (626 347)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 347)  (627 347)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 347)  (628 347)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 347)  (629 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 347)  (630 347)  routing T_12_21.lc_trk_g3_3 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (32 11)  (632 347)  (632 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (636 347)  (636 347)  LC_5 Logic Functioning bit
 (37 11)  (637 347)  (637 347)  LC_5 Logic Functioning bit
 (38 11)  (638 347)  (638 347)  LC_5 Logic Functioning bit
 (40 11)  (640 347)  (640 347)  LC_5 Logic Functioning bit
 (15 12)  (615 348)  (615 348)  routing T_12_21.sp4_h_r_33 <X> T_12_21.lc_trk_g3_1
 (16 12)  (616 348)  (616 348)  routing T_12_21.sp4_h_r_33 <X> T_12_21.lc_trk_g3_1
 (17 12)  (617 348)  (617 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (618 348)  (618 348)  routing T_12_21.sp4_h_r_33 <X> T_12_21.lc_trk_g3_1
 (21 12)  (621 348)  (621 348)  routing T_12_21.sp4_h_r_43 <X> T_12_21.lc_trk_g3_3
 (22 12)  (622 348)  (622 348)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (623 348)  (623 348)  routing T_12_21.sp4_h_r_43 <X> T_12_21.lc_trk_g3_3
 (24 12)  (624 348)  (624 348)  routing T_12_21.sp4_h_r_43 <X> T_12_21.lc_trk_g3_3
 (26 12)  (626 348)  (626 348)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 348)  (627 348)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 348)  (629 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 348)  (632 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 348)  (633 348)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 348)  (634 348)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (39 12)  (639 348)  (639 348)  LC_6 Logic Functioning bit
 (43 12)  (643 348)  (643 348)  LC_6 Logic Functioning bit
 (50 12)  (650 348)  (650 348)  Cascade bit: LH_LC06_inmux02_5

 (21 13)  (621 349)  (621 349)  routing T_12_21.sp4_h_r_43 <X> T_12_21.lc_trk_g3_3
 (22 13)  (622 349)  (622 349)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (624 349)  (624 349)  routing T_12_21.tnl_op_2 <X> T_12_21.lc_trk_g3_2
 (25 13)  (625 349)  (625 349)  routing T_12_21.tnl_op_2 <X> T_12_21.lc_trk_g3_2
 (27 13)  (627 349)  (627 349)  routing T_12_21.lc_trk_g1_5 <X> T_12_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 349)  (629 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 349)  (630 349)  routing T_12_21.lc_trk_g1_2 <X> T_12_21.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 349)  (631 349)  routing T_12_21.lc_trk_g3_2 <X> T_12_21.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 349)  (636 349)  LC_6 Logic Functioning bit
 (37 13)  (637 349)  (637 349)  LC_6 Logic Functioning bit
 (38 13)  (638 349)  (638 349)  LC_6 Logic Functioning bit
 (40 13)  (640 349)  (640 349)  LC_6 Logic Functioning bit
 (41 13)  (641 349)  (641 349)  LC_6 Logic Functioning bit
 (42 13)  (642 349)  (642 349)  LC_6 Logic Functioning bit
 (51 13)  (651 349)  (651 349)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (25 14)  (625 350)  (625 350)  routing T_12_21.sp4_v_b_30 <X> T_12_21.lc_trk_g3_6
 (22 15)  (622 351)  (622 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (623 351)  (623 351)  routing T_12_21.sp4_v_b_30 <X> T_12_21.lc_trk_g3_6


LogicTile_13_21

 (11 0)  (665 336)  (665 336)  routing T_13_21.sp4_v_t_43 <X> T_13_21.sp4_v_b_2
 (13 0)  (667 336)  (667 336)  routing T_13_21.sp4_v_t_43 <X> T_13_21.sp4_v_b_2


LogicTile_14_21

 (22 0)  (730 336)  (730 336)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (732 336)  (732 336)  routing T_14_21.top_op_3 <X> T_14_21.lc_trk_g0_3
 (21 1)  (729 337)  (729 337)  routing T_14_21.top_op_3 <X> T_14_21.lc_trk_g0_3
 (0 2)  (708 338)  (708 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (1 2)  (709 338)  (709 338)  routing T_14_21.glb_netwk_6 <X> T_14_21.wire_logic_cluster/lc_7/clk
 (2 2)  (710 338)  (710 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 6)  (724 342)  (724 342)  routing T_14_21.sp4_v_b_13 <X> T_14_21.lc_trk_g1_5
 (17 6)  (725 342)  (725 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (726 342)  (726 342)  routing T_14_21.sp4_v_b_13 <X> T_14_21.lc_trk_g1_5
 (18 7)  (726 343)  (726 343)  routing T_14_21.sp4_v_b_13 <X> T_14_21.lc_trk_g1_5
 (9 12)  (717 348)  (717 348)  routing T_14_21.sp4_v_t_47 <X> T_14_21.sp4_h_r_10
 (14 12)  (722 348)  (722 348)  routing T_14_21.rgt_op_0 <X> T_14_21.lc_trk_g3_0
 (17 12)  (725 348)  (725 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (15 13)  (723 349)  (723 349)  routing T_14_21.rgt_op_0 <X> T_14_21.lc_trk_g3_0
 (17 13)  (725 349)  (725 349)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (18 13)  (726 349)  (726 349)  routing T_14_21.sp4_r_v_b_41 <X> T_14_21.lc_trk_g3_1
 (1 14)  (709 350)  (709 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 350)  (725 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (27 14)  (735 350)  (735 350)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 350)  (736 350)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 350)  (737 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 350)  (738 350)  routing T_14_21.lc_trk_g3_5 <X> T_14_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 350)  (740 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 350)  (741 350)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 350)  (742 350)  routing T_14_21.lc_trk_g3_1 <X> T_14_21.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 350)  (744 350)  LC_7 Logic Functioning bit
 (37 14)  (745 350)  (745 350)  LC_7 Logic Functioning bit
 (38 14)  (746 350)  (746 350)  LC_7 Logic Functioning bit
 (43 14)  (751 350)  (751 350)  LC_7 Logic Functioning bit
 (45 14)  (753 350)  (753 350)  LC_7 Logic Functioning bit
 (52 14)  (760 350)  (760 350)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (708 351)  (708 351)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 351)  (709 351)  routing T_14_21.lc_trk_g1_5 <X> T_14_21.wire_logic_cluster/lc_7/s_r
 (18 15)  (726 351)  (726 351)  routing T_14_21.sp4_r_v_b_45 <X> T_14_21.lc_trk_g3_5
 (27 15)  (735 351)  (735 351)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 351)  (736 351)  routing T_14_21.lc_trk_g3_0 <X> T_14_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 351)  (737 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 351)  (740 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (743 351)  (743 351)  routing T_14_21.lc_trk_g0_3 <X> T_14_21.input_2_7
 (37 15)  (745 351)  (745 351)  LC_7 Logic Functioning bit
 (40 15)  (748 351)  (748 351)  LC_7 Logic Functioning bit
 (42 15)  (750 351)  (750 351)  LC_7 Logic Functioning bit
 (43 15)  (751 351)  (751 351)  LC_7 Logic Functioning bit


LogicTile_15_21

 (11 0)  (773 336)  (773 336)  routing T_15_21.sp4_h_l_45 <X> T_15_21.sp4_v_b_2
 (13 0)  (775 336)  (775 336)  routing T_15_21.sp4_h_l_45 <X> T_15_21.sp4_v_b_2
 (29 0)  (791 336)  (791 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 336)  (792 336)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 336)  (794 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 336)  (796 336)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 336)  (798 336)  LC_0 Logic Functioning bit
 (37 0)  (799 336)  (799 336)  LC_0 Logic Functioning bit
 (38 0)  (800 336)  (800 336)  LC_0 Logic Functioning bit
 (39 0)  (801 336)  (801 336)  LC_0 Logic Functioning bit
 (44 0)  (806 336)  (806 336)  LC_0 Logic Functioning bit
 (12 1)  (774 337)  (774 337)  routing T_15_21.sp4_h_l_45 <X> T_15_21.sp4_v_b_2
 (22 1)  (784 337)  (784 337)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 337)  (786 337)  routing T_15_21.bot_op_2 <X> T_15_21.lc_trk_g0_2
 (30 1)  (792 337)  (792 337)  routing T_15_21.lc_trk_g0_7 <X> T_15_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 337)  (793 337)  routing T_15_21.lc_trk_g1_2 <X> T_15_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 337)  (794 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (797 337)  (797 337)  routing T_15_21.lc_trk_g0_2 <X> T_15_21.input_2_0
 (40 1)  (802 337)  (802 337)  LC_0 Logic Functioning bit
 (41 1)  (803 337)  (803 337)  LC_0 Logic Functioning bit
 (42 1)  (804 337)  (804 337)  LC_0 Logic Functioning bit
 (43 1)  (805 337)  (805 337)  LC_0 Logic Functioning bit
 (21 2)  (783 338)  (783 338)  routing T_15_21.lft_op_7 <X> T_15_21.lc_trk_g0_7
 (22 2)  (784 338)  (784 338)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 338)  (786 338)  routing T_15_21.lft_op_7 <X> T_15_21.lc_trk_g0_7
 (25 2)  (787 338)  (787 338)  routing T_15_21.sp12_h_l_5 <X> T_15_21.lc_trk_g0_6
 (27 2)  (789 338)  (789 338)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 338)  (790 338)  routing T_15_21.lc_trk_g3_1 <X> T_15_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 338)  (791 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 338)  (794 338)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 338)  (798 338)  LC_1 Logic Functioning bit
 (37 2)  (799 338)  (799 338)  LC_1 Logic Functioning bit
 (38 2)  (800 338)  (800 338)  LC_1 Logic Functioning bit
 (39 2)  (801 338)  (801 338)  LC_1 Logic Functioning bit
 (44 2)  (806 338)  (806 338)  LC_1 Logic Functioning bit
 (22 3)  (784 339)  (784 339)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (786 339)  (786 339)  routing T_15_21.sp12_h_l_5 <X> T_15_21.lc_trk_g0_6
 (25 3)  (787 339)  (787 339)  routing T_15_21.sp12_h_l_5 <X> T_15_21.lc_trk_g0_6
 (40 3)  (802 339)  (802 339)  LC_1 Logic Functioning bit
 (41 3)  (803 339)  (803 339)  LC_1 Logic Functioning bit
 (42 3)  (804 339)  (804 339)  LC_1 Logic Functioning bit
 (43 3)  (805 339)  (805 339)  LC_1 Logic Functioning bit
 (15 4)  (777 340)  (777 340)  routing T_15_21.sp12_h_r_1 <X> T_15_21.lc_trk_g1_1
 (17 4)  (779 340)  (779 340)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (780 340)  (780 340)  routing T_15_21.sp12_h_r_1 <X> T_15_21.lc_trk_g1_1
 (28 4)  (790 340)  (790 340)  routing T_15_21.lc_trk_g2_1 <X> T_15_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 340)  (791 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 340)  (794 340)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 340)  (798 340)  LC_2 Logic Functioning bit
 (37 4)  (799 340)  (799 340)  LC_2 Logic Functioning bit
 (38 4)  (800 340)  (800 340)  LC_2 Logic Functioning bit
 (39 4)  (801 340)  (801 340)  LC_2 Logic Functioning bit
 (44 4)  (806 340)  (806 340)  LC_2 Logic Functioning bit
 (53 4)  (815 340)  (815 340)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (18 5)  (780 341)  (780 341)  routing T_15_21.sp12_h_r_1 <X> T_15_21.lc_trk_g1_1
 (22 5)  (784 341)  (784 341)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 341)  (786 341)  routing T_15_21.bot_op_2 <X> T_15_21.lc_trk_g1_2
 (40 5)  (802 341)  (802 341)  LC_2 Logic Functioning bit
 (41 5)  (803 341)  (803 341)  LC_2 Logic Functioning bit
 (42 5)  (804 341)  (804 341)  LC_2 Logic Functioning bit
 (43 5)  (805 341)  (805 341)  LC_2 Logic Functioning bit
 (14 6)  (776 342)  (776 342)  routing T_15_21.sp4_h_l_1 <X> T_15_21.lc_trk_g1_4
 (27 6)  (789 342)  (789 342)  routing T_15_21.lc_trk_g1_1 <X> T_15_21.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 342)  (791 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 342)  (794 342)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 342)  (798 342)  LC_3 Logic Functioning bit
 (37 6)  (799 342)  (799 342)  LC_3 Logic Functioning bit
 (38 6)  (800 342)  (800 342)  LC_3 Logic Functioning bit
 (39 6)  (801 342)  (801 342)  LC_3 Logic Functioning bit
 (44 6)  (806 342)  (806 342)  LC_3 Logic Functioning bit
 (15 7)  (777 343)  (777 343)  routing T_15_21.sp4_h_l_1 <X> T_15_21.lc_trk_g1_4
 (16 7)  (778 343)  (778 343)  routing T_15_21.sp4_h_l_1 <X> T_15_21.lc_trk_g1_4
 (17 7)  (779 343)  (779 343)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (40 7)  (802 343)  (802 343)  LC_3 Logic Functioning bit
 (41 7)  (803 343)  (803 343)  LC_3 Logic Functioning bit
 (42 7)  (804 343)  (804 343)  LC_3 Logic Functioning bit
 (43 7)  (805 343)  (805 343)  LC_3 Logic Functioning bit
 (15 8)  (777 344)  (777 344)  routing T_15_21.sp4_h_r_25 <X> T_15_21.lc_trk_g2_1
 (16 8)  (778 344)  (778 344)  routing T_15_21.sp4_h_r_25 <X> T_15_21.lc_trk_g2_1
 (17 8)  (779 344)  (779 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (27 8)  (789 344)  (789 344)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 344)  (791 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 344)  (792 344)  routing T_15_21.lc_trk_g1_4 <X> T_15_21.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 344)  (794 344)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (798 344)  (798 344)  LC_4 Logic Functioning bit
 (37 8)  (799 344)  (799 344)  LC_4 Logic Functioning bit
 (38 8)  (800 344)  (800 344)  LC_4 Logic Functioning bit
 (39 8)  (801 344)  (801 344)  LC_4 Logic Functioning bit
 (44 8)  (806 344)  (806 344)  LC_4 Logic Functioning bit
 (18 9)  (780 345)  (780 345)  routing T_15_21.sp4_h_r_25 <X> T_15_21.lc_trk_g2_1
 (40 9)  (802 345)  (802 345)  LC_4 Logic Functioning bit
 (41 9)  (803 345)  (803 345)  LC_4 Logic Functioning bit
 (42 9)  (804 345)  (804 345)  LC_4 Logic Functioning bit
 (43 9)  (805 345)  (805 345)  LC_4 Logic Functioning bit
 (46 9)  (808 345)  (808 345)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (22 10)  (784 346)  (784 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (785 346)  (785 346)  routing T_15_21.sp4_h_r_31 <X> T_15_21.lc_trk_g2_7
 (24 10)  (786 346)  (786 346)  routing T_15_21.sp4_h_r_31 <X> T_15_21.lc_trk_g2_7
 (27 10)  (789 346)  (789 346)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 346)  (790 346)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 346)  (791 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 346)  (792 346)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 346)  (794 346)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (798 346)  (798 346)  LC_5 Logic Functioning bit
 (37 10)  (799 346)  (799 346)  LC_5 Logic Functioning bit
 (38 10)  (800 346)  (800 346)  LC_5 Logic Functioning bit
 (39 10)  (801 346)  (801 346)  LC_5 Logic Functioning bit
 (44 10)  (806 346)  (806 346)  LC_5 Logic Functioning bit
 (21 11)  (783 347)  (783 347)  routing T_15_21.sp4_h_r_31 <X> T_15_21.lc_trk_g2_7
 (30 11)  (792 347)  (792 347)  routing T_15_21.lc_trk_g3_7 <X> T_15_21.wire_logic_cluster/lc_5/in_1
 (40 11)  (802 347)  (802 347)  LC_5 Logic Functioning bit
 (41 11)  (803 347)  (803 347)  LC_5 Logic Functioning bit
 (42 11)  (804 347)  (804 347)  LC_5 Logic Functioning bit
 (43 11)  (805 347)  (805 347)  LC_5 Logic Functioning bit
 (5 12)  (767 348)  (767 348)  routing T_15_21.sp4_v_b_3 <X> T_15_21.sp4_h_r_9
 (15 12)  (777 348)  (777 348)  routing T_15_21.tnr_op_1 <X> T_15_21.lc_trk_g3_1
 (17 12)  (779 348)  (779 348)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (28 12)  (790 348)  (790 348)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 348)  (791 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 348)  (792 348)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 348)  (794 348)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (798 348)  (798 348)  LC_6 Logic Functioning bit
 (37 12)  (799 348)  (799 348)  LC_6 Logic Functioning bit
 (38 12)  (800 348)  (800 348)  LC_6 Logic Functioning bit
 (39 12)  (801 348)  (801 348)  LC_6 Logic Functioning bit
 (44 12)  (806 348)  (806 348)  LC_6 Logic Functioning bit
 (4 13)  (766 349)  (766 349)  routing T_15_21.sp4_v_b_3 <X> T_15_21.sp4_h_r_9
 (6 13)  (768 349)  (768 349)  routing T_15_21.sp4_v_b_3 <X> T_15_21.sp4_h_r_9
 (12 13)  (774 349)  (774 349)  routing T_15_21.sp4_h_r_11 <X> T_15_21.sp4_v_b_11
 (30 13)  (792 349)  (792 349)  routing T_15_21.lc_trk_g2_7 <X> T_15_21.wire_logic_cluster/lc_6/in_1
 (40 13)  (802 349)  (802 349)  LC_6 Logic Functioning bit
 (41 13)  (803 349)  (803 349)  LC_6 Logic Functioning bit
 (42 13)  (804 349)  (804 349)  LC_6 Logic Functioning bit
 (43 13)  (805 349)  (805 349)  LC_6 Logic Functioning bit
 (48 13)  (810 349)  (810 349)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (21 14)  (783 350)  (783 350)  routing T_15_21.rgt_op_7 <X> T_15_21.lc_trk_g3_7
 (22 14)  (784 350)  (784 350)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 350)  (786 350)  routing T_15_21.rgt_op_7 <X> T_15_21.lc_trk_g3_7
 (29 14)  (791 350)  (791 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 350)  (792 350)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 350)  (794 350)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (798 350)  (798 350)  LC_7 Logic Functioning bit
 (37 14)  (799 350)  (799 350)  LC_7 Logic Functioning bit
 (38 14)  (800 350)  (800 350)  LC_7 Logic Functioning bit
 (39 14)  (801 350)  (801 350)  LC_7 Logic Functioning bit
 (44 14)  (806 350)  (806 350)  LC_7 Logic Functioning bit
 (30 15)  (792 351)  (792 351)  routing T_15_21.lc_trk_g0_6 <X> T_15_21.wire_logic_cluster/lc_7/in_1
 (40 15)  (802 351)  (802 351)  LC_7 Logic Functioning bit
 (41 15)  (803 351)  (803 351)  LC_7 Logic Functioning bit
 (42 15)  (804 351)  (804 351)  LC_7 Logic Functioning bit
 (43 15)  (805 351)  (805 351)  LC_7 Logic Functioning bit
 (46 15)  (808 351)  (808 351)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_16_21

 (22 0)  (838 336)  (838 336)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (840 336)  (840 336)  routing T_16_21.bot_op_3 <X> T_16_21.lc_trk_g0_3
 (0 2)  (816 338)  (816 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (1 2)  (817 338)  (817 338)  routing T_16_21.glb_netwk_6 <X> T_16_21.wire_logic_cluster/lc_7/clk
 (2 2)  (818 338)  (818 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 338)  (830 338)  routing T_16_21.sp4_v_t_1 <X> T_16_21.lc_trk_g0_4
 (15 2)  (831 338)  (831 338)  routing T_16_21.lft_op_5 <X> T_16_21.lc_trk_g0_5
 (17 2)  (833 338)  (833 338)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 338)  (834 338)  routing T_16_21.lft_op_5 <X> T_16_21.lc_trk_g0_5
 (22 2)  (838 338)  (838 338)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (840 338)  (840 338)  routing T_16_21.bot_op_7 <X> T_16_21.lc_trk_g0_7
 (25 2)  (841 338)  (841 338)  routing T_16_21.bnr_op_6 <X> T_16_21.lc_trk_g0_6
 (28 2)  (844 338)  (844 338)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 338)  (845 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 338)  (846 338)  routing T_16_21.lc_trk_g2_4 <X> T_16_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 338)  (847 338)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 338)  (848 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 338)  (852 338)  LC_1 Logic Functioning bit
 (41 2)  (857 338)  (857 338)  LC_1 Logic Functioning bit
 (43 2)  (859 338)  (859 338)  LC_1 Logic Functioning bit
 (4 3)  (820 339)  (820 339)  routing T_16_21.sp4_v_b_7 <X> T_16_21.sp4_h_l_37
 (14 3)  (830 339)  (830 339)  routing T_16_21.sp4_v_t_1 <X> T_16_21.lc_trk_g0_4
 (16 3)  (832 339)  (832 339)  routing T_16_21.sp4_v_t_1 <X> T_16_21.lc_trk_g0_4
 (17 3)  (833 339)  (833 339)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (838 339)  (838 339)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (841 339)  (841 339)  routing T_16_21.bnr_op_6 <X> T_16_21.lc_trk_g0_6
 (26 3)  (842 339)  (842 339)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 339)  (843 339)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 339)  (844 339)  routing T_16_21.lc_trk_g3_2 <X> T_16_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 339)  (845 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 339)  (847 339)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (848 339)  (848 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (849 339)  (849 339)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.input_2_1
 (35 3)  (851 339)  (851 339)  routing T_16_21.lc_trk_g2_3 <X> T_16_21.input_2_1
 (36 3)  (852 339)  (852 339)  LC_1 Logic Functioning bit
 (37 3)  (853 339)  (853 339)  LC_1 Logic Functioning bit
 (39 3)  (855 339)  (855 339)  LC_1 Logic Functioning bit
 (40 3)  (856 339)  (856 339)  LC_1 Logic Functioning bit
 (42 3)  (858 339)  (858 339)  LC_1 Logic Functioning bit
 (21 4)  (837 340)  (837 340)  routing T_16_21.lft_op_3 <X> T_16_21.lc_trk_g1_3
 (22 4)  (838 340)  (838 340)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 340)  (840 340)  routing T_16_21.lft_op_3 <X> T_16_21.lc_trk_g1_3
 (26 4)  (842 340)  (842 340)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (28 4)  (844 340)  (844 340)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 340)  (845 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 340)  (846 340)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 340)  (847 340)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 340)  (848 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 340)  (849 340)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 340)  (850 340)  routing T_16_21.lc_trk_g3_4 <X> T_16_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 340)  (852 340)  LC_2 Logic Functioning bit
 (37 4)  (853 340)  (853 340)  LC_2 Logic Functioning bit
 (38 4)  (854 340)  (854 340)  LC_2 Logic Functioning bit
 (39 4)  (855 340)  (855 340)  LC_2 Logic Functioning bit
 (45 4)  (861 340)  (861 340)  LC_2 Logic Functioning bit
 (47 4)  (863 340)  (863 340)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (866 340)  (866 340)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (869 340)  (869 340)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (842 341)  (842 341)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 341)  (845 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 341)  (846 341)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 341)  (852 341)  LC_2 Logic Functioning bit
 (37 5)  (853 341)  (853 341)  LC_2 Logic Functioning bit
 (42 5)  (858 341)  (858 341)  LC_2 Logic Functioning bit
 (43 5)  (859 341)  (859 341)  LC_2 Logic Functioning bit
 (48 5)  (864 341)  (864 341)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (17 6)  (833 342)  (833 342)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (834 342)  (834 342)  routing T_16_21.bnr_op_5 <X> T_16_21.lc_trk_g1_5
 (26 6)  (842 342)  (842 342)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 342)  (845 342)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 342)  (846 342)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 342)  (848 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 342)  (849 342)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 342)  (851 342)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.input_2_3
 (36 6)  (852 342)  (852 342)  LC_3 Logic Functioning bit
 (37 6)  (853 342)  (853 342)  LC_3 Logic Functioning bit
 (38 6)  (854 342)  (854 342)  LC_3 Logic Functioning bit
 (39 6)  (855 342)  (855 342)  LC_3 Logic Functioning bit
 (45 6)  (861 342)  (861 342)  LC_3 Logic Functioning bit
 (52 6)  (868 342)  (868 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (18 7)  (834 343)  (834 343)  routing T_16_21.bnr_op_5 <X> T_16_21.lc_trk_g1_5
 (22 7)  (838 343)  (838 343)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (840 343)  (840 343)  routing T_16_21.bot_op_6 <X> T_16_21.lc_trk_g1_6
 (26 7)  (842 343)  (842 343)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 343)  (844 343)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 343)  (845 343)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 343)  (846 343)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 343)  (847 343)  routing T_16_21.lc_trk_g2_2 <X> T_16_21.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 343)  (848 343)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (850 343)  (850 343)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.input_2_3
 (35 7)  (851 343)  (851 343)  routing T_16_21.lc_trk_g1_6 <X> T_16_21.input_2_3
 (36 7)  (852 343)  (852 343)  LC_3 Logic Functioning bit
 (37 7)  (853 343)  (853 343)  LC_3 Logic Functioning bit
 (42 7)  (858 343)  (858 343)  LC_3 Logic Functioning bit
 (43 7)  (859 343)  (859 343)  LC_3 Logic Functioning bit
 (22 8)  (838 344)  (838 344)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (21 9)  (837 345)  (837 345)  routing T_16_21.sp4_r_v_b_35 <X> T_16_21.lc_trk_g2_3
 (22 9)  (838 345)  (838 345)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (840 345)  (840 345)  routing T_16_21.tnl_op_2 <X> T_16_21.lc_trk_g2_2
 (25 9)  (841 345)  (841 345)  routing T_16_21.tnl_op_2 <X> T_16_21.lc_trk_g2_2
 (14 10)  (830 346)  (830 346)  routing T_16_21.bnl_op_4 <X> T_16_21.lc_trk_g2_4
 (22 10)  (838 346)  (838 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (26 10)  (842 346)  (842 346)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 346)  (845 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 346)  (846 346)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 346)  (848 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 346)  (850 346)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 346)  (851 346)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.input_2_5
 (36 10)  (852 346)  (852 346)  LC_5 Logic Functioning bit
 (37 10)  (853 346)  (853 346)  LC_5 Logic Functioning bit
 (38 10)  (854 346)  (854 346)  LC_5 Logic Functioning bit
 (39 10)  (855 346)  (855 346)  LC_5 Logic Functioning bit
 (45 10)  (861 346)  (861 346)  LC_5 Logic Functioning bit
 (47 10)  (863 346)  (863 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (830 347)  (830 347)  routing T_16_21.bnl_op_4 <X> T_16_21.lc_trk_g2_4
 (17 11)  (833 347)  (833 347)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (26 11)  (842 347)  (842 347)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 347)  (844 347)  routing T_16_21.lc_trk_g2_7 <X> T_16_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 347)  (845 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 347)  (846 347)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (847 347)  (847 347)  routing T_16_21.lc_trk_g1_3 <X> T_16_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 347)  (848 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (851 347)  (851 347)  routing T_16_21.lc_trk_g0_7 <X> T_16_21.input_2_5
 (36 11)  (852 347)  (852 347)  LC_5 Logic Functioning bit
 (37 11)  (853 347)  (853 347)  LC_5 Logic Functioning bit
 (42 11)  (858 347)  (858 347)  LC_5 Logic Functioning bit
 (43 11)  (859 347)  (859 347)  LC_5 Logic Functioning bit
 (2 12)  (818 348)  (818 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (25 12)  (841 348)  (841 348)  routing T_16_21.wire_logic_cluster/lc_2/out <X> T_16_21.lc_trk_g3_2
 (22 13)  (838 349)  (838 349)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (817 350)  (817 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (842 350)  (842 350)  routing T_16_21.lc_trk_g0_5 <X> T_16_21.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 350)  (843 350)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 350)  (845 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 350)  (846 350)  routing T_16_21.lc_trk_g1_5 <X> T_16_21.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 350)  (847 350)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 350)  (848 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 350)  (852 350)  LC_7 Logic Functioning bit
 (37 14)  (853 350)  (853 350)  LC_7 Logic Functioning bit
 (38 14)  (854 350)  (854 350)  LC_7 Logic Functioning bit
 (43 14)  (859 350)  (859 350)  LC_7 Logic Functioning bit
 (45 14)  (861 350)  (861 350)  LC_7 Logic Functioning bit
 (47 14)  (863 350)  (863 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (1 15)  (817 351)  (817 351)  routing T_16_21.lc_trk_g0_4 <X> T_16_21.wire_logic_cluster/lc_7/s_r
 (14 15)  (830 351)  (830 351)  routing T_16_21.tnl_op_4 <X> T_16_21.lc_trk_g3_4
 (15 15)  (831 351)  (831 351)  routing T_16_21.tnl_op_4 <X> T_16_21.lc_trk_g3_4
 (17 15)  (833 351)  (833 351)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (29 15)  (845 351)  (845 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 351)  (847 351)  routing T_16_21.lc_trk_g0_6 <X> T_16_21.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 351)  (848 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (851 351)  (851 351)  routing T_16_21.lc_trk_g0_3 <X> T_16_21.input_2_7
 (37 15)  (853 351)  (853 351)  LC_7 Logic Functioning bit
 (40 15)  (856 351)  (856 351)  LC_7 Logic Functioning bit
 (42 15)  (858 351)  (858 351)  LC_7 Logic Functioning bit
 (43 15)  (859 351)  (859 351)  LC_7 Logic Functioning bit


LogicTile_17_21

 (5 0)  (879 336)  (879 336)  routing T_17_21.sp4_v_t_37 <X> T_17_21.sp4_h_r_0
 (28 0)  (902 336)  (902 336)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 336)  (903 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 336)  (904 336)  routing T_17_21.lc_trk_g2_5 <X> T_17_21.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 336)  (905 336)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 336)  (906 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 336)  (907 336)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 336)  (909 336)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.input_2_0
 (36 0)  (910 336)  (910 336)  LC_0 Logic Functioning bit
 (38 0)  (912 336)  (912 336)  LC_0 Logic Functioning bit
 (41 0)  (915 336)  (915 336)  LC_0 Logic Functioning bit
 (27 1)  (901 337)  (901 337)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 337)  (902 337)  routing T_17_21.lc_trk_g3_1 <X> T_17_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 337)  (903 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 337)  (905 337)  routing T_17_21.lc_trk_g2_7 <X> T_17_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 337)  (906 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (909 337)  (909 337)  routing T_17_21.lc_trk_g0_6 <X> T_17_21.input_2_0
 (36 1)  (910 337)  (910 337)  LC_0 Logic Functioning bit
 (37 1)  (911 337)  (911 337)  LC_0 Logic Functioning bit
 (39 1)  (913 337)  (913 337)  LC_0 Logic Functioning bit
 (40 1)  (914 337)  (914 337)  LC_0 Logic Functioning bit
 (42 1)  (916 337)  (916 337)  LC_0 Logic Functioning bit
 (0 2)  (874 338)  (874 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (1 2)  (875 338)  (875 338)  routing T_17_21.glb_netwk_6 <X> T_17_21.wire_logic_cluster/lc_7/clk
 (2 2)  (876 338)  (876 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (882 338)  (882 338)  routing T_17_21.sp4_v_t_36 <X> T_17_21.sp4_h_l_36
 (9 2)  (883 338)  (883 338)  routing T_17_21.sp4_v_t_36 <X> T_17_21.sp4_h_l_36
 (15 2)  (889 338)  (889 338)  routing T_17_21.bot_op_5 <X> T_17_21.lc_trk_g0_5
 (17 2)  (891 338)  (891 338)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (900 338)  (900 338)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (27 2)  (901 338)  (901 338)  routing T_17_21.lc_trk_g1_5 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 338)  (903 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 338)  (904 338)  routing T_17_21.lc_trk_g1_5 <X> T_17_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (905 338)  (905 338)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 338)  (906 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 338)  (907 338)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 338)  (910 338)  LC_1 Logic Functioning bit
 (37 2)  (911 338)  (911 338)  LC_1 Logic Functioning bit
 (38 2)  (912 338)  (912 338)  LC_1 Logic Functioning bit
 (39 2)  (913 338)  (913 338)  LC_1 Logic Functioning bit
 (45 2)  (919 338)  (919 338)  LC_1 Logic Functioning bit
 (47 2)  (921 338)  (921 338)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (924 338)  (924 338)  Cascade bit: LH_LC01_inmux02_5

 (3 3)  (877 339)  (877 339)  routing T_17_21.sp12_v_b_0 <X> T_17_21.sp12_h_l_23
 (22 3)  (896 339)  (896 339)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (898 339)  (898 339)  routing T_17_21.bot_op_6 <X> T_17_21.lc_trk_g0_6
 (26 3)  (900 339)  (900 339)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 339)  (901 339)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 339)  (903 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 339)  (905 339)  routing T_17_21.lc_trk_g2_6 <X> T_17_21.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 339)  (910 339)  LC_1 Logic Functioning bit
 (37 3)  (911 339)  (911 339)  LC_1 Logic Functioning bit
 (42 3)  (916 339)  (916 339)  LC_1 Logic Functioning bit
 (43 3)  (917 339)  (917 339)  LC_1 Logic Functioning bit
 (3 4)  (877 340)  (877 340)  routing T_17_21.sp12_v_t_23 <X> T_17_21.sp12_h_r_0
 (22 4)  (896 340)  (896 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (897 340)  (897 340)  routing T_17_21.sp12_h_l_16 <X> T_17_21.lc_trk_g1_3
 (26 4)  (900 340)  (900 340)  routing T_17_21.lc_trk_g1_5 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 340)  (901 340)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 340)  (903 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 340)  (904 340)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 340)  (906 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 340)  (907 340)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 340)  (908 340)  routing T_17_21.lc_trk_g3_0 <X> T_17_21.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 340)  (909 340)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.input_2_2
 (36 4)  (910 340)  (910 340)  LC_2 Logic Functioning bit
 (37 4)  (911 340)  (911 340)  LC_2 Logic Functioning bit
 (38 4)  (912 340)  (912 340)  LC_2 Logic Functioning bit
 (39 4)  (913 340)  (913 340)  LC_2 Logic Functioning bit
 (45 4)  (919 340)  (919 340)  LC_2 Logic Functioning bit
 (52 4)  (926 340)  (926 340)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (21 5)  (895 341)  (895 341)  routing T_17_21.sp12_h_l_16 <X> T_17_21.lc_trk_g1_3
 (27 5)  (901 341)  (901 341)  routing T_17_21.lc_trk_g1_5 <X> T_17_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 341)  (903 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 341)  (904 341)  routing T_17_21.lc_trk_g1_6 <X> T_17_21.wire_logic_cluster/lc_2/in_1
 (32 5)  (906 341)  (906 341)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (907 341)  (907 341)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.input_2_2
 (34 5)  (908 341)  (908 341)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.input_2_2
 (35 5)  (909 341)  (909 341)  routing T_17_21.lc_trk_g3_7 <X> T_17_21.input_2_2
 (36 5)  (910 341)  (910 341)  LC_2 Logic Functioning bit
 (37 5)  (911 341)  (911 341)  LC_2 Logic Functioning bit
 (42 5)  (916 341)  (916 341)  LC_2 Logic Functioning bit
 (43 5)  (917 341)  (917 341)  LC_2 Logic Functioning bit
 (47 5)  (921 341)  (921 341)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (15 6)  (889 342)  (889 342)  routing T_17_21.bot_op_5 <X> T_17_21.lc_trk_g1_5
 (17 6)  (891 342)  (891 342)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 7)  (896 343)  (896 343)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (898 343)  (898 343)  routing T_17_21.bot_op_6 <X> T_17_21.lc_trk_g1_6
 (3 8)  (877 344)  (877 344)  routing T_17_21.sp12_h_r_1 <X> T_17_21.sp12_v_b_1
 (5 8)  (879 344)  (879 344)  routing T_17_21.sp4_v_t_43 <X> T_17_21.sp4_h_r_6
 (15 8)  (889 344)  (889 344)  routing T_17_21.sp4_h_r_33 <X> T_17_21.lc_trk_g2_1
 (16 8)  (890 344)  (890 344)  routing T_17_21.sp4_h_r_33 <X> T_17_21.lc_trk_g2_1
 (17 8)  (891 344)  (891 344)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (892 344)  (892 344)  routing T_17_21.sp4_h_r_33 <X> T_17_21.lc_trk_g2_1
 (3 9)  (877 345)  (877 345)  routing T_17_21.sp12_h_r_1 <X> T_17_21.sp12_v_b_1
 (14 9)  (888 345)  (888 345)  routing T_17_21.sp12_v_b_16 <X> T_17_21.lc_trk_g2_0
 (16 9)  (890 345)  (890 345)  routing T_17_21.sp12_v_b_16 <X> T_17_21.lc_trk_g2_0
 (17 9)  (891 345)  (891 345)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (8 10)  (882 346)  (882 346)  routing T_17_21.sp4_v_t_42 <X> T_17_21.sp4_h_l_42
 (9 10)  (883 346)  (883 346)  routing T_17_21.sp4_v_t_42 <X> T_17_21.sp4_h_l_42
 (16 10)  (890 346)  (890 346)  routing T_17_21.sp4_v_b_37 <X> T_17_21.lc_trk_g2_5
 (17 10)  (891 346)  (891 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (892 346)  (892 346)  routing T_17_21.sp4_v_b_37 <X> T_17_21.lc_trk_g2_5
 (21 10)  (895 346)  (895 346)  routing T_17_21.sp4_h_l_34 <X> T_17_21.lc_trk_g2_7
 (22 10)  (896 346)  (896 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (897 346)  (897 346)  routing T_17_21.sp4_h_l_34 <X> T_17_21.lc_trk_g2_7
 (24 10)  (898 346)  (898 346)  routing T_17_21.sp4_h_l_34 <X> T_17_21.lc_trk_g2_7
 (25 10)  (899 346)  (899 346)  routing T_17_21.sp4_h_r_38 <X> T_17_21.lc_trk_g2_6
 (18 11)  (892 347)  (892 347)  routing T_17_21.sp4_v_b_37 <X> T_17_21.lc_trk_g2_5
 (21 11)  (895 347)  (895 347)  routing T_17_21.sp4_h_l_34 <X> T_17_21.lc_trk_g2_7
 (22 11)  (896 347)  (896 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_38 lc_trk_g2_6
 (23 11)  (897 347)  (897 347)  routing T_17_21.sp4_h_r_38 <X> T_17_21.lc_trk_g2_6
 (24 11)  (898 347)  (898 347)  routing T_17_21.sp4_h_r_38 <X> T_17_21.lc_trk_g2_6
 (14 12)  (888 348)  (888 348)  routing T_17_21.sp4_h_l_21 <X> T_17_21.lc_trk_g3_0
 (17 12)  (891 348)  (891 348)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 348)  (892 348)  routing T_17_21.wire_logic_cluster/lc_1/out <X> T_17_21.lc_trk_g3_1
 (28 12)  (902 348)  (902 348)  routing T_17_21.lc_trk_g2_1 <X> T_17_21.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 348)  (903 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 348)  (905 348)  routing T_17_21.lc_trk_g0_5 <X> T_17_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 348)  (906 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (15 13)  (889 349)  (889 349)  routing T_17_21.sp4_h_l_21 <X> T_17_21.lc_trk_g3_0
 (16 13)  (890 349)  (890 349)  routing T_17_21.sp4_h_l_21 <X> T_17_21.lc_trk_g3_0
 (17 13)  (891 349)  (891 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (28 13)  (902 349)  (902 349)  routing T_17_21.lc_trk_g2_0 <X> T_17_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 349)  (903 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 349)  (906 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (908 349)  (908 349)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.input_2_6
 (35 13)  (909 349)  (909 349)  routing T_17_21.lc_trk_g1_3 <X> T_17_21.input_2_6
 (43 13)  (917 349)  (917 349)  LC_6 Logic Functioning bit
 (0 14)  (874 350)  (874 350)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 350)  (875 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 350)  (891 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (22 14)  (896 350)  (896 350)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (898 350)  (898 350)  routing T_17_21.tnl_op_7 <X> T_17_21.lc_trk_g3_7
 (0 15)  (874 351)  (874 351)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 351)  (875 351)  routing T_17_21.lc_trk_g3_5 <X> T_17_21.wire_logic_cluster/lc_7/s_r
 (21 15)  (895 351)  (895 351)  routing T_17_21.tnl_op_7 <X> T_17_21.lc_trk_g3_7


LogicTile_18_21

 (27 0)  (955 336)  (955 336)  routing T_18_21.lc_trk_g1_0 <X> T_18_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 336)  (957 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 336)  (959 336)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 336)  (960 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 336)  (961 336)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 336)  (962 336)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (35 0)  (963 336)  (963 336)  routing T_18_21.lc_trk_g0_4 <X> T_18_21.input_2_0
 (26 1)  (954 337)  (954 337)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 337)  (955 337)  routing T_18_21.lc_trk_g1_3 <X> T_18_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 337)  (957 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 337)  (959 337)  routing T_18_21.lc_trk_g3_6 <X> T_18_21.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 337)  (960 337)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (42 1)  (970 337)  (970 337)  LC_0 Logic Functioning bit
 (43 1)  (971 337)  (971 337)  LC_0 Logic Functioning bit
 (14 3)  (942 339)  (942 339)  routing T_18_21.sp12_h_r_20 <X> T_18_21.lc_trk_g0_4
 (16 3)  (944 339)  (944 339)  routing T_18_21.sp12_h_r_20 <X> T_18_21.lc_trk_g0_4
 (17 3)  (945 339)  (945 339)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (21 4)  (949 340)  (949 340)  routing T_18_21.sp12_h_r_3 <X> T_18_21.lc_trk_g1_3
 (22 4)  (950 340)  (950 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (952 340)  (952 340)  routing T_18_21.sp12_h_r_3 <X> T_18_21.lc_trk_g1_3
 (16 5)  (944 341)  (944 341)  routing T_18_21.sp12_h_r_8 <X> T_18_21.lc_trk_g1_0
 (17 5)  (945 341)  (945 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (21 5)  (949 341)  (949 341)  routing T_18_21.sp12_h_r_3 <X> T_18_21.lc_trk_g1_3
 (15 6)  (943 342)  (943 342)  routing T_18_21.sp4_h_r_13 <X> T_18_21.lc_trk_g1_5
 (16 6)  (944 342)  (944 342)  routing T_18_21.sp4_h_r_13 <X> T_18_21.lc_trk_g1_5
 (17 6)  (945 342)  (945 342)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (946 342)  (946 342)  routing T_18_21.sp4_h_r_13 <X> T_18_21.lc_trk_g1_5
 (27 10)  (955 346)  (955 346)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 346)  (957 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 346)  (958 346)  routing T_18_21.lc_trk_g1_5 <X> T_18_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (959 346)  (959 346)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 346)  (960 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 346)  (961 346)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 346)  (962 346)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 346)  (964 346)  LC_5 Logic Functioning bit
 (38 10)  (966 346)  (966 346)  LC_5 Logic Functioning bit
 (47 10)  (975 346)  (975 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (31 11)  (959 347)  (959 347)  routing T_18_21.lc_trk_g3_7 <X> T_18_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 347)  (964 347)  LC_5 Logic Functioning bit
 (38 11)  (966 347)  (966 347)  LC_5 Logic Functioning bit
 (48 11)  (976 347)  (976 347)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (21 14)  (949 350)  (949 350)  routing T_18_21.bnl_op_7 <X> T_18_21.lc_trk_g3_7
 (22 14)  (950 350)  (950 350)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (953 350)  (953 350)  routing T_18_21.bnl_op_6 <X> T_18_21.lc_trk_g3_6
 (21 15)  (949 351)  (949 351)  routing T_18_21.bnl_op_7 <X> T_18_21.lc_trk_g3_7
 (22 15)  (950 351)  (950 351)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (953 351)  (953 351)  routing T_18_21.bnl_op_6 <X> T_18_21.lc_trk_g3_6


LogicTile_20_21

 (3 2)  (1039 338)  (1039 338)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_h_l_23
 (3 3)  (1039 339)  (1039 339)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_h_l_23


LogicTile_21_21

 (5 12)  (1095 348)  (1095 348)  routing T_21_21.sp4_h_l_43 <X> T_21_21.sp4_h_r_9
 (4 13)  (1094 349)  (1094 349)  routing T_21_21.sp4_h_l_43 <X> T_21_21.sp4_h_r_9


LogicTile_22_21

 (3 1)  (1147 337)  (1147 337)  routing T_22_21.sp12_h_l_23 <X> T_22_21.sp12_v_b_0
 (1 3)  (1145 339)  (1145 339)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (3 5)  (1147 341)  (1147 341)  routing T_22_21.sp12_h_l_23 <X> T_22_21.sp12_h_r_0


LogicTile_24_21

 (15 2)  (1267 338)  (1267 338)  routing T_24_21.sp4_v_b_21 <X> T_24_21.lc_trk_g0_5
 (16 2)  (1268 338)  (1268 338)  routing T_24_21.sp4_v_b_21 <X> T_24_21.lc_trk_g0_5
 (17 2)  (1269 338)  (1269 338)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (14 6)  (1266 342)  (1266 342)  routing T_24_21.sp12_h_l_3 <X> T_24_21.lc_trk_g1_4
 (14 7)  (1266 343)  (1266 343)  routing T_24_21.sp12_h_l_3 <X> T_24_21.lc_trk_g1_4
 (15 7)  (1267 343)  (1267 343)  routing T_24_21.sp12_h_l_3 <X> T_24_21.lc_trk_g1_4
 (17 7)  (1269 343)  (1269 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (14 10)  (1266 346)  (1266 346)  routing T_24_21.sp4_h_r_44 <X> T_24_21.lc_trk_g2_4
 (26 10)  (1278 346)  (1278 346)  routing T_24_21.lc_trk_g1_4 <X> T_24_21.wire_logic_cluster/lc_5/in_0
 (28 10)  (1280 346)  (1280 346)  routing T_24_21.lc_trk_g2_4 <X> T_24_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 346)  (1281 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 346)  (1282 346)  routing T_24_21.lc_trk_g2_4 <X> T_24_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 346)  (1283 346)  routing T_24_21.lc_trk_g2_6 <X> T_24_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 346)  (1284 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 346)  (1285 346)  routing T_24_21.lc_trk_g2_6 <X> T_24_21.wire_logic_cluster/lc_5/in_3
 (35 10)  (1287 346)  (1287 346)  routing T_24_21.lc_trk_g0_5 <X> T_24_21.input_2_5
 (14 11)  (1266 347)  (1266 347)  routing T_24_21.sp4_h_r_44 <X> T_24_21.lc_trk_g2_4
 (15 11)  (1267 347)  (1267 347)  routing T_24_21.sp4_h_r_44 <X> T_24_21.lc_trk_g2_4
 (16 11)  (1268 347)  (1268 347)  routing T_24_21.sp4_h_r_44 <X> T_24_21.lc_trk_g2_4
 (17 11)  (1269 347)  (1269 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (1274 347)  (1274 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (1275 347)  (1275 347)  routing T_24_21.sp4_v_b_46 <X> T_24_21.lc_trk_g2_6
 (24 11)  (1276 347)  (1276 347)  routing T_24_21.sp4_v_b_46 <X> T_24_21.lc_trk_g2_6
 (27 11)  (1279 347)  (1279 347)  routing T_24_21.lc_trk_g1_4 <X> T_24_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 347)  (1281 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 347)  (1283 347)  routing T_24_21.lc_trk_g2_6 <X> T_24_21.wire_logic_cluster/lc_5/in_3
 (32 11)  (1284 347)  (1284 347)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (1288 347)  (1288 347)  LC_5 Logic Functioning bit
 (47 11)  (1299 347)  (1299 347)  Enable bit of Mux _out_links/OutMux8_5 => wire_logic_cluster/lc_5/out sp4_h_r_42
 (12 13)  (1264 349)  (1264 349)  routing T_24_21.sp4_h_r_11 <X> T_24_21.sp4_v_b_11
 (3 15)  (1255 351)  (1255 351)  routing T_24_21.sp12_h_l_22 <X> T_24_21.sp12_v_t_22


RAM_Tile_25_21

 (3 0)  (1309 336)  (1309 336)  routing T_25_21.sp12_v_t_23 <X> T_25_21.sp12_v_b_0
 (16 0)  (1322 336)  (1322 336)  routing T_25_21.sp12_h_l_14 <X> T_25_21.lc_trk_g0_1
 (17 0)  (1323 336)  (1323 336)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (7 1)  (1313 337)  (1313 337)  Ram config bit: MEMB_Power_Up_Control

 (18 1)  (1324 337)  (1324 337)  routing T_25_21.sp12_h_l_14 <X> T_25_21.lc_trk_g0_1
 (0 2)  (1306 338)  (1306 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (1 2)  (1307 338)  (1307 338)  routing T_25_21.glb_netwk_6 <X> T_25_21.wire_bram/ram/RCLK
 (2 2)  (1308 338)  (1308 338)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (8 7)  (1314 343)  (1314 343)  routing T_25_21.sp4_h_l_41 <X> T_25_21.sp4_v_t_41
 (29 8)  (1335 344)  (1335 344)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_11
 (40 9)  (1346 345)  (1346 345)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_11 sp12_v_t_7
 (14 10)  (1320 346)  (1320 346)  routing T_25_21.sp4_h_r_44 <X> T_25_21.lc_trk_g2_4
 (8 11)  (1314 347)  (1314 347)  routing T_25_21.sp4_h_l_42 <X> T_25_21.sp4_v_t_42
 (14 11)  (1320 347)  (1320 347)  routing T_25_21.sp4_h_r_44 <X> T_25_21.lc_trk_g2_4
 (15 11)  (1321 347)  (1321 347)  routing T_25_21.sp4_h_r_44 <X> T_25_21.lc_trk_g2_4
 (16 11)  (1322 347)  (1322 347)  routing T_25_21.sp4_h_r_44 <X> T_25_21.lc_trk_g2_4
 (17 11)  (1323 347)  (1323 347)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (2 12)  (1308 348)  (1308 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (0 14)  (1306 350)  (1306 350)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE
 (1 14)  (1307 350)  (1307 350)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 351)  (1307 351)  routing T_25_21.lc_trk_g2_4 <X> T_25_21.wire_bram/ram/RE
 (3 15)  (1309 351)  (1309 351)  routing T_25_21.sp12_h_l_22 <X> T_25_21.sp12_v_t_22


LogicTile_26_21

 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_v_t_23 <X> T_26_21.sp12_h_l_23
 (9 7)  (1357 343)  (1357 343)  routing T_26_21.sp4_v_b_4 <X> T_26_21.sp4_v_t_41
 (13 10)  (1361 346)  (1361 346)  routing T_26_21.sp4_v_b_8 <X> T_26_21.sp4_v_t_45
 (4 15)  (1352 351)  (1352 351)  routing T_26_21.sp4_v_b_4 <X> T_26_21.sp4_h_l_44


LogicTile_27_21

 (3 2)  (1405 338)  (1405 338)  routing T_27_21.sp12_v_t_23 <X> T_27_21.sp12_h_l_23
 (3 15)  (1405 351)  (1405 351)  routing T_27_21.sp12_h_l_22 <X> T_27_21.sp12_v_t_22


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_v_t_23 <X> T_32_21.sp12_h_l_23
 (14 4)  (1686 340)  (1686 340)  routing T_32_21.sp4_v_b_0 <X> T_32_21.lc_trk_g1_0
 (16 5)  (1688 341)  (1688 341)  routing T_32_21.sp4_v_b_0 <X> T_32_21.lc_trk_g1_0
 (17 5)  (1689 341)  (1689 341)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (14 10)  (1686 346)  (1686 346)  routing T_32_21.rgt_op_4 <X> T_32_21.lc_trk_g2_4
 (15 11)  (1687 347)  (1687 347)  routing T_32_21.rgt_op_4 <X> T_32_21.lc_trk_g2_4
 (17 11)  (1689 347)  (1689 347)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 12)  (1698 348)  (1698 348)  routing T_32_21.lc_trk_g2_4 <X> T_32_21.wire_logic_cluster/lc_6/in_0
 (32 12)  (1704 348)  (1704 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (1706 348)  (1706 348)  routing T_32_21.lc_trk_g1_0 <X> T_32_21.wire_logic_cluster/lc_6/in_3
 (40 12)  (1712 348)  (1712 348)  LC_6 Logic Functioning bit
 (42 12)  (1714 348)  (1714 348)  LC_6 Logic Functioning bit
 (51 12)  (1723 348)  (1723 348)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (28 13)  (1700 349)  (1700 349)  routing T_32_21.lc_trk_g2_4 <X> T_32_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (1701 349)  (1701 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (41 13)  (1713 349)  (1713 349)  LC_6 Logic Functioning bit
 (43 13)  (1715 349)  (1715 349)  LC_6 Logic Functioning bit


IO_Tile_33_21

 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0



IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (11 12)  (6 332)  (6 332)  routing T_0_20.span4_horz_19 <X> T_0_20.span4_vert_t_15
 (12 12)  (5 332)  (5 332)  routing T_0_20.span4_horz_19 <X> T_0_20.span4_vert_t_15
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_3_20

 (5 10)  (131 330)  (131 330)  routing T_3_20.sp4_h_r_3 <X> T_3_20.sp4_h_l_43
 (4 11)  (130 331)  (130 331)  routing T_3_20.sp4_h_r_3 <X> T_3_20.sp4_h_l_43


LogicTile_6_20

 (25 2)  (313 322)  (313 322)  routing T_6_20.sp12_h_l_5 <X> T_6_20.lc_trk_g0_6
 (15 3)  (303 323)  (303 323)  routing T_6_20.sp4_v_t_9 <X> T_6_20.lc_trk_g0_4
 (16 3)  (304 323)  (304 323)  routing T_6_20.sp4_v_t_9 <X> T_6_20.lc_trk_g0_4
 (17 3)  (305 323)  (305 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (310 323)  (310 323)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (312 323)  (312 323)  routing T_6_20.sp12_h_l_5 <X> T_6_20.lc_trk_g0_6
 (25 3)  (313 323)  (313 323)  routing T_6_20.sp12_h_l_5 <X> T_6_20.lc_trk_g0_6
 (14 4)  (302 324)  (302 324)  routing T_6_20.bnr_op_0 <X> T_6_20.lc_trk_g1_0
 (21 4)  (309 324)  (309 324)  routing T_6_20.sp12_h_r_3 <X> T_6_20.lc_trk_g1_3
 (22 4)  (310 324)  (310 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (312 324)  (312 324)  routing T_6_20.sp12_h_r_3 <X> T_6_20.lc_trk_g1_3
 (26 4)  (314 324)  (314 324)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 324)  (315 324)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (316 324)  (316 324)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 324)  (317 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 324)  (318 324)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (320 324)  (320 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (322 324)  (322 324)  routing T_6_20.lc_trk_g1_0 <X> T_6_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 324)  (324 324)  LC_2 Logic Functioning bit
 (43 4)  (331 324)  (331 324)  LC_2 Logic Functioning bit
 (14 5)  (302 325)  (302 325)  routing T_6_20.bnr_op_0 <X> T_6_20.lc_trk_g1_0
 (17 5)  (305 325)  (305 325)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 5)  (309 325)  (309 325)  routing T_6_20.sp12_h_r_3 <X> T_6_20.lc_trk_g1_3
 (27 5)  (315 325)  (315 325)  routing T_6_20.lc_trk_g1_5 <X> T_6_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 325)  (317 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (318 325)  (318 325)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (320 325)  (320 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (322 325)  (322 325)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.input_2_2
 (35 5)  (323 325)  (323 325)  routing T_6_20.lc_trk_g1_3 <X> T_6_20.input_2_2
 (36 5)  (324 325)  (324 325)  LC_2 Logic Functioning bit
 (37 5)  (325 325)  (325 325)  LC_2 Logic Functioning bit
 (39 5)  (327 325)  (327 325)  LC_2 Logic Functioning bit
 (43 5)  (331 325)  (331 325)  LC_2 Logic Functioning bit
 (51 5)  (339 325)  (339 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (303 326)  (303 326)  routing T_6_20.bot_op_5 <X> T_6_20.lc_trk_g1_5
 (17 6)  (305 326)  (305 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (314 326)  (314 326)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (317 326)  (317 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (318 326)  (318 326)  routing T_6_20.lc_trk_g0_4 <X> T_6_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (319 326)  (319 326)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (320 326)  (320 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (324 326)  (324 326)  LC_3 Logic Functioning bit
 (38 6)  (326 326)  (326 326)  LC_3 Logic Functioning bit
 (26 7)  (314 327)  (314 327)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (315 327)  (315 327)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (316 327)  (316 327)  routing T_6_20.lc_trk_g3_6 <X> T_6_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (317 327)  (317 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (319 327)  (319 327)  routing T_6_20.lc_trk_g0_6 <X> T_6_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (324 327)  (324 327)  LC_3 Logic Functioning bit
 (37 7)  (325 327)  (325 327)  LC_3 Logic Functioning bit
 (38 7)  (326 327)  (326 327)  LC_3 Logic Functioning bit
 (39 7)  (327 327)  (327 327)  LC_3 Logic Functioning bit
 (41 7)  (329 327)  (329 327)  LC_3 Logic Functioning bit
 (43 7)  (331 327)  (331 327)  LC_3 Logic Functioning bit
 (47 7)  (335 327)  (335 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (22 15)  (310 335)  (310 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_30 lc_trk_g3_6
 (23 15)  (311 335)  (311 335)  routing T_6_20.sp4_h_r_30 <X> T_6_20.lc_trk_g3_6
 (24 15)  (312 335)  (312 335)  routing T_6_20.sp4_h_r_30 <X> T_6_20.lc_trk_g3_6
 (25 15)  (313 335)  (313 335)  routing T_6_20.sp4_h_r_30 <X> T_6_20.lc_trk_g3_6


RAM_Tile_8_20

 (4 11)  (400 331)  (400 331)  routing T_8_20.sp4_v_b_1 <X> T_8_20.sp4_h_l_43


LogicTile_9_20

 (29 0)  (467 320)  (467 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (468 320)  (468 320)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (470 320)  (470 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (471 320)  (471 320)  routing T_9_20.lc_trk_g2_1 <X> T_9_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (473 320)  (473 320)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.input_2_0
 (37 0)  (475 320)  (475 320)  LC_0 Logic Functioning bit
 (38 0)  (476 320)  (476 320)  LC_0 Logic Functioning bit
 (39 0)  (477 320)  (477 320)  LC_0 Logic Functioning bit
 (4 1)  (442 321)  (442 321)  routing T_9_20.sp4_v_t_42 <X> T_9_20.sp4_h_r_0
 (26 1)  (464 321)  (464 321)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (466 321)  (466 321)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (467 321)  (467 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (468 321)  (468 321)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (470 321)  (470 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (473 321)  (473 321)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.input_2_0
 (36 1)  (474 321)  (474 321)  LC_0 Logic Functioning bit
 (39 1)  (477 321)  (477 321)  LC_0 Logic Functioning bit
 (41 1)  (479 321)  (479 321)  LC_0 Logic Functioning bit
 (42 1)  (480 321)  (480 321)  LC_0 Logic Functioning bit
 (22 2)  (460 322)  (460 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (462 322)  (462 322)  routing T_9_20.bot_op_7 <X> T_9_20.lc_trk_g0_7
 (26 2)  (464 322)  (464 322)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_1/in_0
 (32 2)  (470 322)  (470 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 322)  (471 322)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 322)  (472 322)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (474 322)  (474 322)  LC_1 Logic Functioning bit
 (41 2)  (479 322)  (479 322)  LC_1 Logic Functioning bit
 (42 2)  (480 322)  (480 322)  LC_1 Logic Functioning bit
 (50 2)  (488 322)  (488 322)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (460 323)  (460 323)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (462 323)  (462 323)  routing T_9_20.top_op_6 <X> T_9_20.lc_trk_g0_6
 (25 3)  (463 323)  (463 323)  routing T_9_20.top_op_6 <X> T_9_20.lc_trk_g0_6
 (26 3)  (464 323)  (464 323)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 323)  (467 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (37 3)  (475 323)  (475 323)  LC_1 Logic Functioning bit
 (40 3)  (478 323)  (478 323)  LC_1 Logic Functioning bit
 (43 3)  (481 323)  (481 323)  LC_1 Logic Functioning bit
 (51 3)  (489 323)  (489 323)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (5 4)  (443 324)  (443 324)  routing T_9_20.sp4_v_t_38 <X> T_9_20.sp4_h_r_3
 (31 4)  (469 324)  (469 324)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 324)  (470 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 324)  (471 324)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (474 324)  (474 324)  LC_2 Logic Functioning bit
 (37 4)  (475 324)  (475 324)  LC_2 Logic Functioning bit
 (38 4)  (476 324)  (476 324)  LC_2 Logic Functioning bit
 (39 4)  (477 324)  (477 324)  LC_2 Logic Functioning bit
 (41 4)  (479 324)  (479 324)  LC_2 Logic Functioning bit
 (43 4)  (481 324)  (481 324)  LC_2 Logic Functioning bit
 (27 5)  (465 325)  (465 325)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 325)  (466 325)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 325)  (467 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (469 325)  (469 325)  routing T_9_20.lc_trk_g2_7 <X> T_9_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (474 325)  (474 325)  LC_2 Logic Functioning bit
 (37 5)  (475 325)  (475 325)  LC_2 Logic Functioning bit
 (38 5)  (476 325)  (476 325)  LC_2 Logic Functioning bit
 (39 5)  (477 325)  (477 325)  LC_2 Logic Functioning bit
 (40 5)  (478 325)  (478 325)  LC_2 Logic Functioning bit
 (42 5)  (480 325)  (480 325)  LC_2 Logic Functioning bit
 (17 6)  (455 326)  (455 326)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (456 326)  (456 326)  routing T_9_20.wire_logic_cluster/lc_5/out <X> T_9_20.lc_trk_g1_5
 (26 6)  (464 326)  (464 326)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (465 326)  (465 326)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (467 326)  (467 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (468 326)  (468 326)  routing T_9_20.lc_trk_g1_5 <X> T_9_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (469 326)  (469 326)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 326)  (470 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (471 326)  (471 326)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_3/in_3
 (38 6)  (476 326)  (476 326)  LC_3 Logic Functioning bit
 (39 6)  (477 326)  (477 326)  LC_3 Logic Functioning bit
 (40 6)  (478 326)  (478 326)  LC_3 Logic Functioning bit
 (43 6)  (481 326)  (481 326)  LC_3 Logic Functioning bit
 (50 6)  (488 326)  (488 326)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (464 327)  (464 327)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 327)  (467 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (36 7)  (474 327)  (474 327)  LC_3 Logic Functioning bit
 (37 7)  (475 327)  (475 327)  LC_3 Logic Functioning bit
 (41 7)  (479 327)  (479 327)  LC_3 Logic Functioning bit
 (42 7)  (480 327)  (480 327)  LC_3 Logic Functioning bit
 (51 7)  (489 327)  (489 327)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (15 8)  (453 328)  (453 328)  routing T_9_20.tnr_op_1 <X> T_9_20.lc_trk_g2_1
 (17 8)  (455 328)  (455 328)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (25 8)  (463 328)  (463 328)  routing T_9_20.sp4_h_r_42 <X> T_9_20.lc_trk_g2_2
 (22 9)  (460 329)  (460 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (461 329)  (461 329)  routing T_9_20.sp4_h_r_42 <X> T_9_20.lc_trk_g2_2
 (24 9)  (462 329)  (462 329)  routing T_9_20.sp4_h_r_42 <X> T_9_20.lc_trk_g2_2
 (25 9)  (463 329)  (463 329)  routing T_9_20.sp4_h_r_42 <X> T_9_20.lc_trk_g2_2
 (22 10)  (460 330)  (460 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (461 330)  (461 330)  routing T_9_20.sp4_h_r_31 <X> T_9_20.lc_trk_g2_7
 (24 10)  (462 330)  (462 330)  routing T_9_20.sp4_h_r_31 <X> T_9_20.lc_trk_g2_7
 (26 10)  (464 330)  (464 330)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (467 330)  (467 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 330)  (468 330)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 330)  (470 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 330)  (471 330)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (473 330)  (473 330)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.input_2_5
 (38 10)  (476 330)  (476 330)  LC_5 Logic Functioning bit
 (39 10)  (477 330)  (477 330)  LC_5 Logic Functioning bit
 (40 10)  (478 330)  (478 330)  LC_5 Logic Functioning bit
 (41 10)  (479 330)  (479 330)  LC_5 Logic Functioning bit
 (42 10)  (480 330)  (480 330)  LC_5 Logic Functioning bit
 (46 10)  (484 330)  (484 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (489 330)  (489 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (452 331)  (452 331)  routing T_9_20.sp4_r_v_b_36 <X> T_9_20.lc_trk_g2_4
 (17 11)  (455 331)  (455 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (459 331)  (459 331)  routing T_9_20.sp4_h_r_31 <X> T_9_20.lc_trk_g2_7
 (27 11)  (465 331)  (465 331)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (466 331)  (466 331)  routing T_9_20.lc_trk_g3_4 <X> T_9_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (467 331)  (467 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (468 331)  (468 331)  routing T_9_20.lc_trk_g0_6 <X> T_9_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (469 331)  (469 331)  routing T_9_20.lc_trk_g2_2 <X> T_9_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (470 331)  (470 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (471 331)  (471 331)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.input_2_5
 (34 11)  (472 331)  (472 331)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.input_2_5
 (35 11)  (473 331)  (473 331)  routing T_9_20.lc_trk_g3_6 <X> T_9_20.input_2_5
 (39 11)  (477 331)  (477 331)  LC_5 Logic Functioning bit
 (41 11)  (479 331)  (479 331)  LC_5 Logic Functioning bit
 (46 11)  (484 331)  (484 331)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (52 11)  (490 331)  (490 331)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (16 12)  (454 332)  (454 332)  routing T_9_20.sp4_v_b_33 <X> T_9_20.lc_trk_g3_1
 (17 12)  (455 332)  (455 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (456 332)  (456 332)  routing T_9_20.sp4_v_b_33 <X> T_9_20.lc_trk_g3_1
 (26 12)  (464 332)  (464 332)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (37 12)  (475 332)  (475 332)  LC_6 Logic Functioning bit
 (38 12)  (476 332)  (476 332)  LC_6 Logic Functioning bit
 (39 12)  (477 332)  (477 332)  LC_6 Logic Functioning bit
 (40 12)  (478 332)  (478 332)  LC_6 Logic Functioning bit
 (41 12)  (479 332)  (479 332)  LC_6 Logic Functioning bit
 (42 12)  (480 332)  (480 332)  LC_6 Logic Functioning bit
 (50 12)  (488 332)  (488 332)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (456 333)  (456 333)  routing T_9_20.sp4_v_b_33 <X> T_9_20.lc_trk_g3_1
 (28 13)  (466 333)  (466 333)  routing T_9_20.lc_trk_g2_4 <X> T_9_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 333)  (467 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (474 333)  (474 333)  LC_6 Logic Functioning bit
 (38 13)  (476 333)  (476 333)  LC_6 Logic Functioning bit
 (39 13)  (477 333)  (477 333)  LC_6 Logic Functioning bit
 (40 13)  (478 333)  (478 333)  LC_6 Logic Functioning bit
 (41 13)  (479 333)  (479 333)  LC_6 Logic Functioning bit
 (43 13)  (481 333)  (481 333)  LC_6 Logic Functioning bit
 (46 13)  (484 333)  (484 333)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (452 334)  (452 334)  routing T_9_20.sp4_h_r_44 <X> T_9_20.lc_trk_g3_4
 (22 14)  (460 334)  (460 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (461 334)  (461 334)  routing T_9_20.sp4_h_r_31 <X> T_9_20.lc_trk_g3_7
 (24 14)  (462 334)  (462 334)  routing T_9_20.sp4_h_r_31 <X> T_9_20.lc_trk_g3_7
 (26 14)  (464 334)  (464 334)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 334)  (465 334)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 334)  (466 334)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 334)  (467 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 334)  (468 334)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (470 334)  (470 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 334)  (471 334)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (472 334)  (472 334)  routing T_9_20.lc_trk_g3_1 <X> T_9_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 334)  (474 334)  LC_7 Logic Functioning bit
 (39 14)  (477 334)  (477 334)  LC_7 Logic Functioning bit
 (42 14)  (480 334)  (480 334)  LC_7 Logic Functioning bit
 (43 14)  (481 334)  (481 334)  LC_7 Logic Functioning bit
 (50 14)  (488 334)  (488 334)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (452 335)  (452 335)  routing T_9_20.sp4_h_r_44 <X> T_9_20.lc_trk_g3_4
 (15 15)  (453 335)  (453 335)  routing T_9_20.sp4_h_r_44 <X> T_9_20.lc_trk_g3_4
 (16 15)  (454 335)  (454 335)  routing T_9_20.sp4_h_r_44 <X> T_9_20.lc_trk_g3_4
 (17 15)  (455 335)  (455 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (21 15)  (459 335)  (459 335)  routing T_9_20.sp4_h_r_31 <X> T_9_20.lc_trk_g3_7
 (22 15)  (460 335)  (460 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (463 335)  (463 335)  routing T_9_20.sp4_r_v_b_46 <X> T_9_20.lc_trk_g3_6
 (26 15)  (464 335)  (464 335)  routing T_9_20.lc_trk_g0_7 <X> T_9_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 335)  (467 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 335)  (468 335)  routing T_9_20.lc_trk_g3_7 <X> T_9_20.wire_logic_cluster/lc_7/in_1
 (37 15)  (475 335)  (475 335)  LC_7 Logic Functioning bit
 (38 15)  (476 335)  (476 335)  LC_7 Logic Functioning bit
 (40 15)  (478 335)  (478 335)  LC_7 Logic Functioning bit
 (41 15)  (479 335)  (479 335)  LC_7 Logic Functioning bit


LogicTile_10_20

 (5 0)  (497 320)  (497 320)  routing T_10_20.sp4_v_b_0 <X> T_10_20.sp4_h_r_0
 (10 0)  (502 320)  (502 320)  routing T_10_20.sp4_v_t_45 <X> T_10_20.sp4_h_r_1
 (26 0)  (518 320)  (518 320)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (27 0)  (519 320)  (519 320)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (520 320)  (520 320)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 320)  (521 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 320)  (522 320)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (32 0)  (524 320)  (524 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 320)  (525 320)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 320)  (526 320)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 320)  (527 320)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.input_2_0
 (38 0)  (530 320)  (530 320)  LC_0 Logic Functioning bit
 (39 0)  (531 320)  (531 320)  LC_0 Logic Functioning bit
 (47 0)  (539 320)  (539 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (53 0)  (545 320)  (545 320)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (6 1)  (498 321)  (498 321)  routing T_10_20.sp4_v_b_0 <X> T_10_20.sp4_h_r_0
 (22 1)  (514 321)  (514 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (516 321)  (516 321)  routing T_10_20.bot_op_2 <X> T_10_20.lc_trk_g0_2
 (26 1)  (518 321)  (518 321)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (520 321)  (520 321)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 321)  (521 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (522 321)  (522 321)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (523 321)  (523 321)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 321)  (524 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (527 321)  (527 321)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.input_2_0
 (36 1)  (528 321)  (528 321)  LC_0 Logic Functioning bit
 (37 1)  (529 321)  (529 321)  LC_0 Logic Functioning bit
 (38 1)  (530 321)  (530 321)  LC_0 Logic Functioning bit
 (39 1)  (531 321)  (531 321)  LC_0 Logic Functioning bit
 (42 1)  (534 321)  (534 321)  LC_0 Logic Functioning bit
 (43 1)  (535 321)  (535 321)  LC_0 Logic Functioning bit
 (48 1)  (540 321)  (540 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (543 321)  (543 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (4 2)  (496 322)  (496 322)  routing T_10_20.sp4_h_r_0 <X> T_10_20.sp4_v_t_37
 (27 2)  (519 322)  (519 322)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 322)  (520 322)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 322)  (521 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 322)  (524 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (530 322)  (530 322)  LC_1 Logic Functioning bit
 (39 2)  (531 322)  (531 322)  LC_1 Logic Functioning bit
 (42 2)  (534 322)  (534 322)  LC_1 Logic Functioning bit
 (43 2)  (535 322)  (535 322)  LC_1 Logic Functioning bit
 (50 2)  (542 322)  (542 322)  Cascade bit: LH_LC01_inmux02_5

 (5 3)  (497 323)  (497 323)  routing T_10_20.sp4_h_r_0 <X> T_10_20.sp4_v_t_37
 (22 3)  (514 323)  (514 323)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (516 323)  (516 323)  routing T_10_20.top_op_6 <X> T_10_20.lc_trk_g0_6
 (25 3)  (517 323)  (517 323)  routing T_10_20.top_op_6 <X> T_10_20.lc_trk_g0_6
 (27 3)  (519 323)  (519 323)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 323)  (520 323)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 323)  (521 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 323)  (522 323)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (523 323)  (523 323)  routing T_10_20.lc_trk_g0_2 <X> T_10_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 323)  (528 323)  LC_1 Logic Functioning bit
 (37 3)  (529 323)  (529 323)  LC_1 Logic Functioning bit
 (40 3)  (532 323)  (532 323)  LC_1 Logic Functioning bit
 (41 3)  (533 323)  (533 323)  LC_1 Logic Functioning bit
 (14 4)  (506 324)  (506 324)  routing T_10_20.wire_logic_cluster/lc_0/out <X> T_10_20.lc_trk_g1_0
 (15 4)  (507 324)  (507 324)  routing T_10_20.lft_op_1 <X> T_10_20.lc_trk_g1_1
 (17 4)  (509 324)  (509 324)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (510 324)  (510 324)  routing T_10_20.lft_op_1 <X> T_10_20.lc_trk_g1_1
 (26 4)  (518 324)  (518 324)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 324)  (520 324)  routing T_10_20.lc_trk_g2_1 <X> T_10_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 324)  (521 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 324)  (524 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 324)  (525 324)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 324)  (526 324)  routing T_10_20.lc_trk_g3_0 <X> T_10_20.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 324)  (529 324)  LC_2 Logic Functioning bit
 (39 4)  (531 324)  (531 324)  LC_2 Logic Functioning bit
 (42 4)  (534 324)  (534 324)  LC_2 Logic Functioning bit
 (17 5)  (509 325)  (509 325)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (514 325)  (514 325)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 325)  (516 325)  routing T_10_20.top_op_2 <X> T_10_20.lc_trk_g1_2
 (25 5)  (517 325)  (517 325)  routing T_10_20.top_op_2 <X> T_10_20.lc_trk_g1_2
 (26 5)  (518 325)  (518 325)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 325)  (520 325)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 325)  (521 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (524 325)  (524 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (526 325)  (526 325)  routing T_10_20.lc_trk_g1_1 <X> T_10_20.input_2_2
 (43 5)  (535 325)  (535 325)  LC_2 Logic Functioning bit
 (21 6)  (513 326)  (513 326)  routing T_10_20.lft_op_7 <X> T_10_20.lc_trk_g1_7
 (22 6)  (514 326)  (514 326)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (516 326)  (516 326)  routing T_10_20.lft_op_7 <X> T_10_20.lc_trk_g1_7
 (26 6)  (518 326)  (518 326)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (519 326)  (519 326)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 326)  (520 326)  routing T_10_20.lc_trk_g3_1 <X> T_10_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 326)  (521 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 326)  (524 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 326)  (525 326)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 326)  (526 326)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (35 6)  (527 326)  (527 326)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.input_2_3
 (38 6)  (530 326)  (530 326)  LC_3 Logic Functioning bit
 (39 6)  (531 326)  (531 326)  LC_3 Logic Functioning bit
 (42 6)  (534 326)  (534 326)  LC_3 Logic Functioning bit
 (43 6)  (535 326)  (535 326)  LC_3 Logic Functioning bit
 (26 7)  (518 327)  (518 327)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (519 327)  (519 327)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 327)  (520 327)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 327)  (521 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (523 327)  (523 327)  routing T_10_20.lc_trk_g3_3 <X> T_10_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (524 327)  (524 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (525 327)  (525 327)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.input_2_3
 (34 7)  (526 327)  (526 327)  routing T_10_20.lc_trk_g3_4 <X> T_10_20.input_2_3
 (36 7)  (528 327)  (528 327)  LC_3 Logic Functioning bit
 (37 7)  (529 327)  (529 327)  LC_3 Logic Functioning bit
 (40 7)  (532 327)  (532 327)  LC_3 Logic Functioning bit
 (41 7)  (533 327)  (533 327)  LC_3 Logic Functioning bit
 (16 8)  (508 328)  (508 328)  routing T_10_20.sp4_v_b_33 <X> T_10_20.lc_trk_g2_1
 (17 8)  (509 328)  (509 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (510 328)  (510 328)  routing T_10_20.sp4_v_b_33 <X> T_10_20.lc_trk_g2_1
 (22 8)  (514 328)  (514 328)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (515 328)  (515 328)  routing T_10_20.sp12_v_b_19 <X> T_10_20.lc_trk_g2_3
 (25 8)  (517 328)  (517 328)  routing T_10_20.wire_logic_cluster/lc_2/out <X> T_10_20.lc_trk_g2_2
 (26 8)  (518 328)  (518 328)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 328)  (520 328)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 328)  (521 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 328)  (522 328)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (524 328)  (524 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (526 328)  (526 328)  routing T_10_20.lc_trk_g1_0 <X> T_10_20.wire_logic_cluster/lc_4/in_3
 (50 8)  (542 328)  (542 328)  Cascade bit: LH_LC04_inmux02_5

 (4 9)  (496 329)  (496 329)  routing T_10_20.sp4_v_t_36 <X> T_10_20.sp4_h_r_6
 (18 9)  (510 329)  (510 329)  routing T_10_20.sp4_v_b_33 <X> T_10_20.lc_trk_g2_1
 (21 9)  (513 329)  (513 329)  routing T_10_20.sp12_v_b_19 <X> T_10_20.lc_trk_g2_3
 (22 9)  (514 329)  (514 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (28 9)  (520 329)  (520 329)  routing T_10_20.lc_trk_g2_4 <X> T_10_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 329)  (521 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 329)  (522 329)  routing T_10_20.lc_trk_g2_7 <X> T_10_20.wire_logic_cluster/lc_4/in_1
 (38 9)  (530 329)  (530 329)  LC_4 Logic Functioning bit
 (43 9)  (535 329)  (535 329)  LC_4 Logic Functioning bit
 (8 10)  (500 330)  (500 330)  routing T_10_20.sp4_v_t_36 <X> T_10_20.sp4_h_l_42
 (9 10)  (501 330)  (501 330)  routing T_10_20.sp4_v_t_36 <X> T_10_20.sp4_h_l_42
 (10 10)  (502 330)  (502 330)  routing T_10_20.sp4_v_t_36 <X> T_10_20.sp4_h_l_42
 (14 10)  (506 330)  (506 330)  routing T_10_20.sp4_h_r_44 <X> T_10_20.lc_trk_g2_4
 (21 10)  (513 330)  (513 330)  routing T_10_20.wire_logic_cluster/lc_7/out <X> T_10_20.lc_trk_g2_7
 (22 10)  (514 330)  (514 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (519 330)  (519 330)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 330)  (521 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (522 330)  (522 330)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (524 330)  (524 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 330)  (525 330)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (40 10)  (532 330)  (532 330)  LC_5 Logic Functioning bit
 (41 10)  (533 330)  (533 330)  LC_5 Logic Functioning bit
 (50 10)  (542 330)  (542 330)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (506 331)  (506 331)  routing T_10_20.sp4_h_r_44 <X> T_10_20.lc_trk_g2_4
 (15 11)  (507 331)  (507 331)  routing T_10_20.sp4_h_r_44 <X> T_10_20.lc_trk_g2_4
 (16 11)  (508 331)  (508 331)  routing T_10_20.sp4_h_r_44 <X> T_10_20.lc_trk_g2_4
 (17 11)  (509 331)  (509 331)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (514 331)  (514 331)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (516 331)  (516 331)  routing T_10_20.tnr_op_6 <X> T_10_20.lc_trk_g2_6
 (27 11)  (519 331)  (519 331)  routing T_10_20.lc_trk_g1_0 <X> T_10_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 331)  (521 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 331)  (522 331)  routing T_10_20.lc_trk_g1_7 <X> T_10_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (523 331)  (523 331)  routing T_10_20.lc_trk_g2_2 <X> T_10_20.wire_logic_cluster/lc_5/in_3
 (38 11)  (530 331)  (530 331)  LC_5 Logic Functioning bit
 (41 11)  (533 331)  (533 331)  LC_5 Logic Functioning bit
 (15 12)  (507 332)  (507 332)  routing T_10_20.sp4_h_r_25 <X> T_10_20.lc_trk_g3_1
 (16 12)  (508 332)  (508 332)  routing T_10_20.sp4_h_r_25 <X> T_10_20.lc_trk_g3_1
 (17 12)  (509 332)  (509 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (22 12)  (514 332)  (514 332)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (516 332)  (516 332)  routing T_10_20.tnl_op_3 <X> T_10_20.lc_trk_g3_3
 (26 12)  (518 332)  (518 332)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (27 12)  (519 332)  (519 332)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 332)  (521 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (524 332)  (524 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 332)  (525 332)  routing T_10_20.lc_trk_g2_3 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 332)  (527 332)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.input_2_6
 (36 12)  (528 332)  (528 332)  LC_6 Logic Functioning bit
 (37 12)  (529 332)  (529 332)  LC_6 Logic Functioning bit
 (38 12)  (530 332)  (530 332)  LC_6 Logic Functioning bit
 (40 12)  (532 332)  (532 332)  LC_6 Logic Functioning bit
 (15 13)  (507 333)  (507 333)  routing T_10_20.sp4_v_t_29 <X> T_10_20.lc_trk_g3_0
 (16 13)  (508 333)  (508 333)  routing T_10_20.sp4_v_t_29 <X> T_10_20.lc_trk_g3_0
 (17 13)  (509 333)  (509 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (510 333)  (510 333)  routing T_10_20.sp4_h_r_25 <X> T_10_20.lc_trk_g3_1
 (21 13)  (513 333)  (513 333)  routing T_10_20.tnl_op_3 <X> T_10_20.lc_trk_g3_3
 (22 13)  (514 333)  (514 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (515 333)  (515 333)  routing T_10_20.sp4_v_b_42 <X> T_10_20.lc_trk_g3_2
 (24 13)  (516 333)  (516 333)  routing T_10_20.sp4_v_b_42 <X> T_10_20.lc_trk_g3_2
 (26 13)  (518 333)  (518 333)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 333)  (520 333)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 333)  (521 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (522 333)  (522 333)  routing T_10_20.lc_trk_g1_2 <X> T_10_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (523 333)  (523 333)  routing T_10_20.lc_trk_g2_3 <X> T_10_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 333)  (524 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (525 333)  (525 333)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.input_2_6
 (34 13)  (526 333)  (526 333)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.input_2_6
 (35 13)  (527 333)  (527 333)  routing T_10_20.lc_trk_g3_7 <X> T_10_20.input_2_6
 (36 13)  (528 333)  (528 333)  LC_6 Logic Functioning bit
 (37 13)  (529 333)  (529 333)  LC_6 Logic Functioning bit
 (40 13)  (532 333)  (532 333)  LC_6 Logic Functioning bit
 (41 13)  (533 333)  (533 333)  LC_6 Logic Functioning bit
 (53 13)  (545 333)  (545 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (5 14)  (497 334)  (497 334)  routing T_10_20.sp4_v_t_44 <X> T_10_20.sp4_h_l_44
 (14 14)  (506 334)  (506 334)  routing T_10_20.sp4_h_r_36 <X> T_10_20.lc_trk_g3_4
 (21 14)  (513 334)  (513 334)  routing T_10_20.bnl_op_7 <X> T_10_20.lc_trk_g3_7
 (22 14)  (514 334)  (514 334)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (517 334)  (517 334)  routing T_10_20.bnl_op_6 <X> T_10_20.lc_trk_g3_6
 (26 14)  (518 334)  (518 334)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (521 334)  (521 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 334)  (522 334)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (523 334)  (523 334)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 334)  (524 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 334)  (525 334)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 334)  (528 334)  LC_7 Logic Functioning bit
 (38 14)  (530 334)  (530 334)  LC_7 Logic Functioning bit
 (39 14)  (531 334)  (531 334)  LC_7 Logic Functioning bit
 (40 14)  (532 334)  (532 334)  LC_7 Logic Functioning bit
 (6 15)  (498 335)  (498 335)  routing T_10_20.sp4_v_t_44 <X> T_10_20.sp4_h_l_44
 (15 15)  (507 335)  (507 335)  routing T_10_20.sp4_h_r_36 <X> T_10_20.lc_trk_g3_4
 (16 15)  (508 335)  (508 335)  routing T_10_20.sp4_h_r_36 <X> T_10_20.lc_trk_g3_4
 (17 15)  (509 335)  (509 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (513 335)  (513 335)  routing T_10_20.bnl_op_7 <X> T_10_20.lc_trk_g3_7
 (22 15)  (514 335)  (514 335)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (517 335)  (517 335)  routing T_10_20.bnl_op_6 <X> T_10_20.lc_trk_g3_6
 (26 15)  (518 335)  (518 335)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 335)  (519 335)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 335)  (520 335)  routing T_10_20.lc_trk_g3_6 <X> T_10_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 335)  (521 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 335)  (522 335)  routing T_10_20.lc_trk_g0_6 <X> T_10_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 335)  (523 335)  routing T_10_20.lc_trk_g2_6 <X> T_10_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 335)  (524 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (525 335)  (525 335)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.input_2_7
 (34 15)  (526 335)  (526 335)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.input_2_7
 (35 15)  (527 335)  (527 335)  routing T_10_20.lc_trk_g3_2 <X> T_10_20.input_2_7
 (39 15)  (531 335)  (531 335)  LC_7 Logic Functioning bit
 (40 15)  (532 335)  (532 335)  LC_7 Logic Functioning bit
 (41 15)  (533 335)  (533 335)  LC_7 Logic Functioning bit
 (43 15)  (535 335)  (535 335)  LC_7 Logic Functioning bit


LogicTile_11_20

 (9 0)  (555 320)  (555 320)  routing T_11_20.sp4_v_t_36 <X> T_11_20.sp4_h_r_1
 (13 0)  (559 320)  (559 320)  routing T_11_20.sp4_h_l_39 <X> T_11_20.sp4_v_b_2
 (22 0)  (568 320)  (568 320)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 320)  (570 320)  routing T_11_20.top_op_3 <X> T_11_20.lc_trk_g0_3
 (27 0)  (573 320)  (573 320)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 320)  (575 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 320)  (576 320)  routing T_11_20.lc_trk_g1_4 <X> T_11_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 320)  (577 320)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 320)  (578 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (579 320)  (579 320)  routing T_11_20.lc_trk_g2_5 <X> T_11_20.wire_logic_cluster/lc_0/in_3
 (38 0)  (584 320)  (584 320)  LC_0 Logic Functioning bit
 (39 0)  (585 320)  (585 320)  LC_0 Logic Functioning bit
 (40 0)  (586 320)  (586 320)  LC_0 Logic Functioning bit
 (43 0)  (589 320)  (589 320)  LC_0 Logic Functioning bit
 (4 1)  (550 321)  (550 321)  routing T_11_20.sp4_v_t_42 <X> T_11_20.sp4_h_r_0
 (12 1)  (558 321)  (558 321)  routing T_11_20.sp4_h_l_39 <X> T_11_20.sp4_v_b_2
 (21 1)  (567 321)  (567 321)  routing T_11_20.top_op_3 <X> T_11_20.lc_trk_g0_3
 (26 1)  (572 321)  (572 321)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 321)  (574 321)  routing T_11_20.lc_trk_g2_2 <X> T_11_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 321)  (575 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 321)  (578 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (579 321)  (579 321)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.input_2_0
 (34 1)  (580 321)  (580 321)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.input_2_0
 (35 1)  (581 321)  (581 321)  routing T_11_20.lc_trk_g3_3 <X> T_11_20.input_2_0
 (36 1)  (582 321)  (582 321)  LC_0 Logic Functioning bit
 (37 1)  (583 321)  (583 321)  LC_0 Logic Functioning bit
 (40 1)  (586 321)  (586 321)  LC_0 Logic Functioning bit
 (43 1)  (589 321)  (589 321)  LC_0 Logic Functioning bit
 (48 1)  (594 321)  (594 321)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (8 2)  (554 322)  (554 322)  routing T_11_20.sp4_v_t_36 <X> T_11_20.sp4_h_l_36
 (9 2)  (555 322)  (555 322)  routing T_11_20.sp4_v_t_36 <X> T_11_20.sp4_h_l_36
 (17 2)  (563 322)  (563 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (564 323)  (564 323)  routing T_11_20.sp4_r_v_b_29 <X> T_11_20.lc_trk_g0_5
 (22 3)  (568 323)  (568 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (569 323)  (569 323)  routing T_11_20.sp4_v_b_22 <X> T_11_20.lc_trk_g0_6
 (24 3)  (570 323)  (570 323)  routing T_11_20.sp4_v_b_22 <X> T_11_20.lc_trk_g0_6
 (10 4)  (556 324)  (556 324)  routing T_11_20.sp4_v_t_46 <X> T_11_20.sp4_h_r_4
 (12 4)  (558 324)  (558 324)  routing T_11_20.sp4_v_t_40 <X> T_11_20.sp4_h_r_5
 (14 4)  (560 324)  (560 324)  routing T_11_20.lft_op_0 <X> T_11_20.lc_trk_g1_0
 (15 4)  (561 324)  (561 324)  routing T_11_20.lft_op_1 <X> T_11_20.lc_trk_g1_1
 (17 4)  (563 324)  (563 324)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (564 324)  (564 324)  routing T_11_20.lft_op_1 <X> T_11_20.lc_trk_g1_1
 (27 4)  (573 324)  (573 324)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 324)  (575 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 324)  (576 324)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 324)  (577 324)  routing T_11_20.lc_trk_g0_5 <X> T_11_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 324)  (578 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 324)  (582 324)  LC_2 Logic Functioning bit
 (38 4)  (584 324)  (584 324)  LC_2 Logic Functioning bit
 (40 4)  (586 324)  (586 324)  LC_2 Logic Functioning bit
 (42 4)  (588 324)  (588 324)  LC_2 Logic Functioning bit
 (48 4)  (594 324)  (594 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (15 5)  (561 325)  (561 325)  routing T_11_20.lft_op_0 <X> T_11_20.lc_trk_g1_0
 (17 5)  (563 325)  (563 325)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (30 5)  (576 325)  (576 325)  routing T_11_20.lc_trk_g1_6 <X> T_11_20.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 325)  (582 325)  LC_2 Logic Functioning bit
 (38 5)  (584 325)  (584 325)  LC_2 Logic Functioning bit
 (40 5)  (586 325)  (586 325)  LC_2 Logic Functioning bit
 (42 5)  (588 325)  (588 325)  LC_2 Logic Functioning bit
 (21 6)  (567 326)  (567 326)  routing T_11_20.sp4_v_b_15 <X> T_11_20.lc_trk_g1_7
 (22 6)  (568 326)  (568 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (569 326)  (569 326)  routing T_11_20.sp4_v_b_15 <X> T_11_20.lc_trk_g1_7
 (25 6)  (571 326)  (571 326)  routing T_11_20.lft_op_6 <X> T_11_20.lc_trk_g1_6
 (28 6)  (574 326)  (574 326)  routing T_11_20.lc_trk_g2_0 <X> T_11_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 326)  (575 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 326)  (578 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 326)  (579 326)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 326)  (580 326)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (582 326)  (582 326)  LC_3 Logic Functioning bit
 (37 6)  (583 326)  (583 326)  LC_3 Logic Functioning bit
 (40 6)  (586 326)  (586 326)  LC_3 Logic Functioning bit
 (41 6)  (587 326)  (587 326)  LC_3 Logic Functioning bit
 (50 6)  (596 326)  (596 326)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (560 327)  (560 327)  routing T_11_20.top_op_4 <X> T_11_20.lc_trk_g1_4
 (15 7)  (561 327)  (561 327)  routing T_11_20.top_op_4 <X> T_11_20.lc_trk_g1_4
 (17 7)  (563 327)  (563 327)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 7)  (567 327)  (567 327)  routing T_11_20.sp4_v_b_15 <X> T_11_20.lc_trk_g1_7
 (22 7)  (568 327)  (568 327)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (570 327)  (570 327)  routing T_11_20.lft_op_6 <X> T_11_20.lc_trk_g1_6
 (26 7)  (572 327)  (572 327)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 327)  (574 327)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 327)  (575 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (38 7)  (584 327)  (584 327)  LC_3 Logic Functioning bit
 (39 7)  (585 327)  (585 327)  LC_3 Logic Functioning bit
 (42 7)  (588 327)  (588 327)  LC_3 Logic Functioning bit
 (43 7)  (589 327)  (589 327)  LC_3 Logic Functioning bit
 (6 8)  (552 328)  (552 328)  routing T_11_20.sp4_h_r_1 <X> T_11_20.sp4_v_b_6
 (14 8)  (560 328)  (560 328)  routing T_11_20.sp4_v_b_24 <X> T_11_20.lc_trk_g2_0
 (22 8)  (568 328)  (568 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (569 328)  (569 328)  routing T_11_20.sp4_h_r_27 <X> T_11_20.lc_trk_g2_3
 (24 8)  (570 328)  (570 328)  routing T_11_20.sp4_h_r_27 <X> T_11_20.lc_trk_g2_3
 (25 8)  (571 328)  (571 328)  routing T_11_20.sp4_h_r_34 <X> T_11_20.lc_trk_g2_2
 (26 8)  (572 328)  (572 328)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (575 328)  (575 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 328)  (577 328)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 328)  (578 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 328)  (579 328)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (35 8)  (581 328)  (581 328)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.input_2_4
 (36 8)  (582 328)  (582 328)  LC_4 Logic Functioning bit
 (39 8)  (585 328)  (585 328)  LC_4 Logic Functioning bit
 (40 8)  (586 328)  (586 328)  LC_4 Logic Functioning bit
 (41 8)  (587 328)  (587 328)  LC_4 Logic Functioning bit
 (9 9)  (555 329)  (555 329)  routing T_11_20.sp4_v_t_46 <X> T_11_20.sp4_v_b_7
 (10 9)  (556 329)  (556 329)  routing T_11_20.sp4_v_t_46 <X> T_11_20.sp4_v_b_7
 (16 9)  (562 329)  (562 329)  routing T_11_20.sp4_v_b_24 <X> T_11_20.lc_trk_g2_0
 (17 9)  (563 329)  (563 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (567 329)  (567 329)  routing T_11_20.sp4_h_r_27 <X> T_11_20.lc_trk_g2_3
 (22 9)  (568 329)  (568 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (569 329)  (569 329)  routing T_11_20.sp4_h_r_34 <X> T_11_20.lc_trk_g2_2
 (24 9)  (570 329)  (570 329)  routing T_11_20.sp4_h_r_34 <X> T_11_20.lc_trk_g2_2
 (26 9)  (572 329)  (572 329)  routing T_11_20.lc_trk_g0_6 <X> T_11_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 329)  (575 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 329)  (576 329)  routing T_11_20.lc_trk_g0_3 <X> T_11_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (577 329)  (577 329)  routing T_11_20.lc_trk_g2_7 <X> T_11_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (578 329)  (578 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (580 329)  (580 329)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.input_2_4
 (35 9)  (581 329)  (581 329)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.input_2_4
 (36 9)  (582 329)  (582 329)  LC_4 Logic Functioning bit
 (39 9)  (585 329)  (585 329)  LC_4 Logic Functioning bit
 (42 9)  (588 329)  (588 329)  LC_4 Logic Functioning bit
 (43 9)  (589 329)  (589 329)  LC_4 Logic Functioning bit
 (52 9)  (598 329)  (598 329)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (8 10)  (554 330)  (554 330)  routing T_11_20.sp4_v_t_36 <X> T_11_20.sp4_h_l_42
 (9 10)  (555 330)  (555 330)  routing T_11_20.sp4_v_t_36 <X> T_11_20.sp4_h_l_42
 (10 10)  (556 330)  (556 330)  routing T_11_20.sp4_v_t_36 <X> T_11_20.sp4_h_l_42
 (16 10)  (562 330)  (562 330)  routing T_11_20.sp4_v_b_37 <X> T_11_20.lc_trk_g2_5
 (17 10)  (563 330)  (563 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (564 330)  (564 330)  routing T_11_20.sp4_v_b_37 <X> T_11_20.lc_trk_g2_5
 (21 10)  (567 330)  (567 330)  routing T_11_20.bnl_op_7 <X> T_11_20.lc_trk_g2_7
 (22 10)  (568 330)  (568 330)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (28 10)  (574 330)  (574 330)  routing T_11_20.lc_trk_g2_0 <X> T_11_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 330)  (575 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (578 330)  (578 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 330)  (579 330)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 330)  (580 330)  routing T_11_20.lc_trk_g3_1 <X> T_11_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 330)  (582 330)  LC_5 Logic Functioning bit
 (37 10)  (583 330)  (583 330)  LC_5 Logic Functioning bit
 (40 10)  (586 330)  (586 330)  LC_5 Logic Functioning bit
 (41 10)  (587 330)  (587 330)  LC_5 Logic Functioning bit
 (18 11)  (564 331)  (564 331)  routing T_11_20.sp4_v_b_37 <X> T_11_20.lc_trk_g2_5
 (21 11)  (567 331)  (567 331)  routing T_11_20.bnl_op_7 <X> T_11_20.lc_trk_g2_7
 (26 11)  (572 331)  (572 331)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 331)  (574 331)  routing T_11_20.lc_trk_g2_3 <X> T_11_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 331)  (575 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (578 331)  (578 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (580 331)  (580 331)  routing T_11_20.lc_trk_g1_0 <X> T_11_20.input_2_5
 (38 11)  (584 331)  (584 331)  LC_5 Logic Functioning bit
 (39 11)  (585 331)  (585 331)  LC_5 Logic Functioning bit
 (42 11)  (588 331)  (588 331)  LC_5 Logic Functioning bit
 (43 11)  (589 331)  (589 331)  LC_5 Logic Functioning bit
 (4 12)  (550 332)  (550 332)  routing T_11_20.sp4_v_t_36 <X> T_11_20.sp4_v_b_9
 (6 12)  (552 332)  (552 332)  routing T_11_20.sp4_v_t_36 <X> T_11_20.sp4_v_b_9
 (15 12)  (561 332)  (561 332)  routing T_11_20.sp4_v_t_28 <X> T_11_20.lc_trk_g3_1
 (16 12)  (562 332)  (562 332)  routing T_11_20.sp4_v_t_28 <X> T_11_20.lc_trk_g3_1
 (17 12)  (563 332)  (563 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (22 12)  (568 332)  (568 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (569 332)  (569 332)  routing T_11_20.sp4_h_r_27 <X> T_11_20.lc_trk_g3_3
 (24 12)  (570 332)  (570 332)  routing T_11_20.sp4_h_r_27 <X> T_11_20.lc_trk_g3_3
 (25 12)  (571 332)  (571 332)  routing T_11_20.wire_logic_cluster/lc_2/out <X> T_11_20.lc_trk_g3_2
 (32 12)  (578 332)  (578 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 332)  (579 332)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 332)  (580 332)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (582 332)  (582 332)  LC_6 Logic Functioning bit
 (38 12)  (584 332)  (584 332)  LC_6 Logic Functioning bit
 (42 12)  (588 332)  (588 332)  LC_6 Logic Functioning bit
 (43 12)  (589 332)  (589 332)  LC_6 Logic Functioning bit
 (47 12)  (593 332)  (593 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (596 332)  (596 332)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (554 333)  (554 333)  routing T_11_20.sp4_v_t_42 <X> T_11_20.sp4_v_b_10
 (10 13)  (556 333)  (556 333)  routing T_11_20.sp4_v_t_42 <X> T_11_20.sp4_v_b_10
 (21 13)  (567 333)  (567 333)  routing T_11_20.sp4_h_r_27 <X> T_11_20.lc_trk_g3_3
 (22 13)  (568 333)  (568 333)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (573 333)  (573 333)  routing T_11_20.lc_trk_g1_1 <X> T_11_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 333)  (575 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (577 333)  (577 333)  routing T_11_20.lc_trk_g3_2 <X> T_11_20.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 333)  (583 333)  LC_6 Logic Functioning bit
 (39 13)  (585 333)  (585 333)  LC_6 Logic Functioning bit
 (42 13)  (588 333)  (588 333)  LC_6 Logic Functioning bit
 (43 13)  (589 333)  (589 333)  LC_6 Logic Functioning bit
 (51 13)  (597 333)  (597 333)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (52 13)  (598 333)  (598 333)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (5 14)  (551 334)  (551 334)  routing T_11_20.sp4_v_t_44 <X> T_11_20.sp4_h_l_44
 (16 14)  (562 334)  (562 334)  routing T_11_20.sp12_v_t_10 <X> T_11_20.lc_trk_g3_5
 (17 14)  (563 334)  (563 334)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (27 14)  (573 334)  (573 334)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 334)  (575 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 334)  (576 334)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (577 334)  (577 334)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 334)  (578 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 334)  (579 334)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 334)  (580 334)  routing T_11_20.lc_trk_g3_5 <X> T_11_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 334)  (582 334)  LC_7 Logic Functioning bit
 (39 14)  (585 334)  (585 334)  LC_7 Logic Functioning bit
 (41 14)  (587 334)  (587 334)  LC_7 Logic Functioning bit
 (42 14)  (588 334)  (588 334)  LC_7 Logic Functioning bit
 (50 14)  (596 334)  (596 334)  Cascade bit: LH_LC07_inmux02_5

 (6 15)  (552 335)  (552 335)  routing T_11_20.sp4_v_t_44 <X> T_11_20.sp4_h_l_44
 (30 15)  (576 335)  (576 335)  routing T_11_20.lc_trk_g1_7 <X> T_11_20.wire_logic_cluster/lc_7/in_1
 (36 15)  (582 335)  (582 335)  LC_7 Logic Functioning bit
 (39 15)  (585 335)  (585 335)  LC_7 Logic Functioning bit
 (41 15)  (587 335)  (587 335)  LC_7 Logic Functioning bit
 (42 15)  (588 335)  (588 335)  LC_7 Logic Functioning bit
 (51 15)  (597 335)  (597 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_12_20

 (15 0)  (615 320)  (615 320)  routing T_12_20.sp4_h_l_4 <X> T_12_20.lc_trk_g0_1
 (16 0)  (616 320)  (616 320)  routing T_12_20.sp4_h_l_4 <X> T_12_20.lc_trk_g0_1
 (17 0)  (617 320)  (617 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (618 320)  (618 320)  routing T_12_20.sp4_h_l_4 <X> T_12_20.lc_trk_g0_1
 (25 0)  (625 320)  (625 320)  routing T_12_20.lft_op_2 <X> T_12_20.lc_trk_g0_2
 (26 0)  (626 320)  (626 320)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (31 0)  (631 320)  (631 320)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 320)  (632 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 320)  (634 320)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 320)  (635 320)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.input_2_0
 (37 0)  (637 320)  (637 320)  LC_0 Logic Functioning bit
 (38 0)  (638 320)  (638 320)  LC_0 Logic Functioning bit
 (40 0)  (640 320)  (640 320)  LC_0 Logic Functioning bit
 (43 0)  (643 320)  (643 320)  LC_0 Logic Functioning bit
 (18 1)  (618 321)  (618 321)  routing T_12_20.sp4_h_l_4 <X> T_12_20.lc_trk_g0_1
 (22 1)  (622 321)  (622 321)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (624 321)  (624 321)  routing T_12_20.lft_op_2 <X> T_12_20.lc_trk_g0_2
 (26 1)  (626 321)  (626 321)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 321)  (629 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 321)  (632 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (633 321)  (633 321)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.input_2_0
 (35 1)  (635 321)  (635 321)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.input_2_0
 (36 1)  (636 321)  (636 321)  LC_0 Logic Functioning bit
 (39 1)  (639 321)  (639 321)  LC_0 Logic Functioning bit
 (41 1)  (641 321)  (641 321)  LC_0 Logic Functioning bit
 (42 1)  (642 321)  (642 321)  LC_0 Logic Functioning bit
 (51 1)  (651 321)  (651 321)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (25 2)  (625 322)  (625 322)  routing T_12_20.lft_op_6 <X> T_12_20.lc_trk_g0_6
 (29 2)  (629 322)  (629 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 322)  (630 322)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 322)  (631 322)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 322)  (632 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 322)  (633 322)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 322)  (635 322)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.input_2_1
 (37 2)  (637 322)  (637 322)  LC_1 Logic Functioning bit
 (39 2)  (639 322)  (639 322)  LC_1 Logic Functioning bit
 (40 2)  (640 322)  (640 322)  LC_1 Logic Functioning bit
 (41 2)  (641 322)  (641 322)  LC_1 Logic Functioning bit
 (46 2)  (646 322)  (646 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (22 3)  (622 323)  (622 323)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 323)  (624 323)  routing T_12_20.lft_op_6 <X> T_12_20.lc_trk_g0_6
 (29 3)  (629 323)  (629 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 323)  (630 323)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 323)  (631 323)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 323)  (632 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (634 323)  (634 323)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.input_2_1
 (38 3)  (638 323)  (638 323)  LC_1 Logic Functioning bit
 (39 3)  (639 323)  (639 323)  LC_1 Logic Functioning bit
 (41 3)  (641 323)  (641 323)  LC_1 Logic Functioning bit
 (43 3)  (643 323)  (643 323)  LC_1 Logic Functioning bit
 (15 4)  (615 324)  (615 324)  routing T_12_20.sp4_v_b_17 <X> T_12_20.lc_trk_g1_1
 (16 4)  (616 324)  (616 324)  routing T_12_20.sp4_v_b_17 <X> T_12_20.lc_trk_g1_1
 (17 4)  (617 324)  (617 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (26 4)  (626 324)  (626 324)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (31 4)  (631 324)  (631 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 324)  (632 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 324)  (634 324)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 324)  (635 324)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.input_2_2
 (37 4)  (637 324)  (637 324)  LC_2 Logic Functioning bit
 (38 4)  (638 324)  (638 324)  LC_2 Logic Functioning bit
 (40 4)  (640 324)  (640 324)  LC_2 Logic Functioning bit
 (43 4)  (643 324)  (643 324)  LC_2 Logic Functioning bit
 (26 5)  (626 325)  (626 325)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 325)  (629 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (632 325)  (632 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (633 325)  (633 325)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.input_2_2
 (35 5)  (635 325)  (635 325)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.input_2_2
 (36 5)  (636 325)  (636 325)  LC_2 Logic Functioning bit
 (39 5)  (639 325)  (639 325)  LC_2 Logic Functioning bit
 (41 5)  (641 325)  (641 325)  LC_2 Logic Functioning bit
 (42 5)  (642 325)  (642 325)  LC_2 Logic Functioning bit
 (14 6)  (614 326)  (614 326)  routing T_12_20.sp4_h_l_1 <X> T_12_20.lc_trk_g1_4
 (25 6)  (625 326)  (625 326)  routing T_12_20.wire_logic_cluster/lc_6/out <X> T_12_20.lc_trk_g1_6
 (26 6)  (626 326)  (626 326)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 326)  (629 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 326)  (632 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 326)  (633 326)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 326)  (634 326)  routing T_12_20.lc_trk_g3_1 <X> T_12_20.wire_logic_cluster/lc_3/in_3
 (38 6)  (638 326)  (638 326)  LC_3 Logic Functioning bit
 (39 6)  (639 326)  (639 326)  LC_3 Logic Functioning bit
 (40 6)  (640 326)  (640 326)  LC_3 Logic Functioning bit
 (41 6)  (641 326)  (641 326)  LC_3 Logic Functioning bit
 (42 6)  (642 326)  (642 326)  LC_3 Logic Functioning bit
 (43 6)  (643 326)  (643 326)  LC_3 Logic Functioning bit
 (15 7)  (615 327)  (615 327)  routing T_12_20.sp4_h_l_1 <X> T_12_20.lc_trk_g1_4
 (16 7)  (616 327)  (616 327)  routing T_12_20.sp4_h_l_1 <X> T_12_20.lc_trk_g1_4
 (17 7)  (617 327)  (617 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (22 7)  (622 327)  (622 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (626 327)  (626 327)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 327)  (627 327)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 327)  (628 327)  routing T_12_20.lc_trk_g3_6 <X> T_12_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 327)  (629 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 327)  (630 327)  routing T_12_20.lc_trk_g0_2 <X> T_12_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 327)  (632 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (633 327)  (633 327)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.input_2_3
 (34 7)  (634 327)  (634 327)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.input_2_3
 (35 7)  (635 327)  (635 327)  routing T_12_20.lc_trk_g3_2 <X> T_12_20.input_2_3
 (40 7)  (640 327)  (640 327)  LC_3 Logic Functioning bit
 (41 7)  (641 327)  (641 327)  LC_3 Logic Functioning bit
 (4 8)  (604 328)  (604 328)  routing T_12_20.sp4_v_t_47 <X> T_12_20.sp4_v_b_6
 (6 8)  (606 328)  (606 328)  routing T_12_20.sp4_v_t_47 <X> T_12_20.sp4_v_b_6
 (15 8)  (615 328)  (615 328)  routing T_12_20.sp4_v_t_28 <X> T_12_20.lc_trk_g2_1
 (16 8)  (616 328)  (616 328)  routing T_12_20.sp4_v_t_28 <X> T_12_20.lc_trk_g2_1
 (17 8)  (617 328)  (617 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (28 8)  (628 328)  (628 328)  routing T_12_20.lc_trk_g2_1 <X> T_12_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 328)  (629 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 328)  (631 328)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 328)  (632 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 328)  (633 328)  routing T_12_20.lc_trk_g2_5 <X> T_12_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 328)  (636 328)  LC_4 Logic Functioning bit
 (37 8)  (637 328)  (637 328)  LC_4 Logic Functioning bit
 (38 8)  (638 328)  (638 328)  LC_4 Logic Functioning bit
 (39 8)  (639 328)  (639 328)  LC_4 Logic Functioning bit
 (40 8)  (640 328)  (640 328)  LC_4 Logic Functioning bit
 (41 8)  (641 328)  (641 328)  LC_4 Logic Functioning bit
 (50 8)  (650 328)  (650 328)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (622 329)  (622 329)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (624 329)  (624 329)  routing T_12_20.tnl_op_2 <X> T_12_20.lc_trk_g2_2
 (25 9)  (625 329)  (625 329)  routing T_12_20.tnl_op_2 <X> T_12_20.lc_trk_g2_2
 (26 9)  (626 329)  (626 329)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 329)  (628 329)  routing T_12_20.lc_trk_g2_2 <X> T_12_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 329)  (629 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (42 9)  (642 329)  (642 329)  LC_4 Logic Functioning bit
 (43 9)  (643 329)  (643 329)  LC_4 Logic Functioning bit
 (14 10)  (614 330)  (614 330)  routing T_12_20.bnl_op_4 <X> T_12_20.lc_trk_g2_4
 (15 10)  (615 330)  (615 330)  routing T_12_20.sp4_h_l_24 <X> T_12_20.lc_trk_g2_5
 (16 10)  (616 330)  (616 330)  routing T_12_20.sp4_h_l_24 <X> T_12_20.lc_trk_g2_5
 (17 10)  (617 330)  (617 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (618 330)  (618 330)  routing T_12_20.sp4_h_l_24 <X> T_12_20.lc_trk_g2_5
 (25 10)  (625 330)  (625 330)  routing T_12_20.bnl_op_6 <X> T_12_20.lc_trk_g2_6
 (26 10)  (626 330)  (626 330)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 330)  (627 330)  routing T_12_20.lc_trk_g1_1 <X> T_12_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 330)  (629 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 330)  (631 330)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 330)  (633 330)  routing T_12_20.lc_trk_g2_4 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 330)  (636 330)  LC_5 Logic Functioning bit
 (41 10)  (641 330)  (641 330)  LC_5 Logic Functioning bit
 (43 10)  (643 330)  (643 330)  LC_5 Logic Functioning bit
 (50 10)  (650 330)  (650 330)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (614 331)  (614 331)  routing T_12_20.bnl_op_4 <X> T_12_20.lc_trk_g2_4
 (17 11)  (617 331)  (617 331)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (622 331)  (622 331)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (625 331)  (625 331)  routing T_12_20.bnl_op_6 <X> T_12_20.lc_trk_g2_6
 (26 11)  (626 331)  (626 331)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 331)  (627 331)  routing T_12_20.lc_trk_g1_6 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 331)  (629 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (39 11)  (639 331)  (639 331)  LC_5 Logic Functioning bit
 (11 12)  (611 332)  (611 332)  routing T_12_20.sp4_v_t_45 <X> T_12_20.sp4_v_b_11
 (15 12)  (615 332)  (615 332)  routing T_12_20.sp4_h_r_25 <X> T_12_20.lc_trk_g3_1
 (16 12)  (616 332)  (616 332)  routing T_12_20.sp4_h_r_25 <X> T_12_20.lc_trk_g3_1
 (17 12)  (617 332)  (617 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (25 12)  (625 332)  (625 332)  routing T_12_20.bnl_op_2 <X> T_12_20.lc_trk_g3_2
 (26 12)  (626 332)  (626 332)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (629 332)  (629 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 332)  (631 332)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 332)  (632 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 332)  (634 332)  routing T_12_20.lc_trk_g1_4 <X> T_12_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (635 332)  (635 332)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.input_2_6
 (37 12)  (637 332)  (637 332)  LC_6 Logic Functioning bit
 (40 12)  (640 332)  (640 332)  LC_6 Logic Functioning bit
 (9 13)  (609 333)  (609 333)  routing T_12_20.sp4_v_t_47 <X> T_12_20.sp4_v_b_10
 (12 13)  (612 333)  (612 333)  routing T_12_20.sp4_v_t_45 <X> T_12_20.sp4_v_b_11
 (18 13)  (618 333)  (618 333)  routing T_12_20.sp4_h_r_25 <X> T_12_20.lc_trk_g3_1
 (22 13)  (622 333)  (622 333)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (625 333)  (625 333)  routing T_12_20.bnl_op_2 <X> T_12_20.lc_trk_g3_2
 (26 13)  (626 333)  (626 333)  routing T_12_20.lc_trk_g0_6 <X> T_12_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 333)  (629 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (632 333)  (632 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (633 333)  (633 333)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.input_2_6
 (35 13)  (635 333)  (635 333)  routing T_12_20.lc_trk_g2_6 <X> T_12_20.input_2_6
 (39 13)  (639 333)  (639 333)  LC_6 Logic Functioning bit
 (42 13)  (642 333)  (642 333)  LC_6 Logic Functioning bit
 (4 14)  (604 334)  (604 334)  routing T_12_20.sp4_h_r_9 <X> T_12_20.sp4_v_t_44
 (25 14)  (625 334)  (625 334)  routing T_12_20.sp4_h_r_38 <X> T_12_20.lc_trk_g3_6
 (5 15)  (605 335)  (605 335)  routing T_12_20.sp4_h_r_9 <X> T_12_20.sp4_v_t_44
 (22 15)  (622 335)  (622 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (623 335)  (623 335)  routing T_12_20.sp4_h_r_38 <X> T_12_20.lc_trk_g3_6
 (24 15)  (624 335)  (624 335)  routing T_12_20.sp4_h_r_38 <X> T_12_20.lc_trk_g3_6


LogicTile_13_20

 (11 2)  (665 322)  (665 322)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_v_t_39
 (28 2)  (682 322)  (682 322)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 322)  (685 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 322)  (688 322)  routing T_13_20.lc_trk_g3_5 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 322)  (691 322)  LC_1 Logic Functioning bit
 (39 2)  (693 322)  (693 322)  LC_1 Logic Functioning bit
 (41 2)  (695 322)  (695 322)  LC_1 Logic Functioning bit
 (43 2)  (697 322)  (697 322)  LC_1 Logic Functioning bit
 (12 3)  (666 323)  (666 323)  routing T_13_20.sp4_v_b_11 <X> T_13_20.sp4_v_t_39
 (37 3)  (691 323)  (691 323)  LC_1 Logic Functioning bit
 (39 3)  (693 323)  (693 323)  LC_1 Logic Functioning bit
 (41 3)  (695 323)  (695 323)  LC_1 Logic Functioning bit
 (43 3)  (697 323)  (697 323)  LC_1 Logic Functioning bit
 (28 4)  (682 324)  (682 324)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 324)  (683 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 324)  (684 324)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 324)  (686 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 324)  (687 324)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (40 4)  (694 324)  (694 324)  LC_2 Logic Functioning bit
 (42 4)  (696 324)  (696 324)  LC_2 Logic Functioning bit
 (46 4)  (700 324)  (700 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (27 5)  (681 325)  (681 325)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 325)  (682 325)  routing T_13_20.lc_trk_g3_1 <X> T_13_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 325)  (683 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 325)  (685 325)  routing T_13_20.lc_trk_g2_3 <X> T_13_20.wire_logic_cluster/lc_2/in_3
 (21 8)  (675 328)  (675 328)  routing T_13_20.sp4_h_r_43 <X> T_13_20.lc_trk_g2_3
 (22 8)  (676 328)  (676 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (677 328)  (677 328)  routing T_13_20.sp4_h_r_43 <X> T_13_20.lc_trk_g2_3
 (24 8)  (678 328)  (678 328)  routing T_13_20.sp4_h_r_43 <X> T_13_20.lc_trk_g2_3
 (14 9)  (668 329)  (668 329)  routing T_13_20.sp4_h_r_24 <X> T_13_20.lc_trk_g2_0
 (15 9)  (669 329)  (669 329)  routing T_13_20.sp4_h_r_24 <X> T_13_20.lc_trk_g2_0
 (16 9)  (670 329)  (670 329)  routing T_13_20.sp4_h_r_24 <X> T_13_20.lc_trk_g2_0
 (17 9)  (671 329)  (671 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (21 9)  (675 329)  (675 329)  routing T_13_20.sp4_h_r_43 <X> T_13_20.lc_trk_g2_3
 (15 10)  (669 330)  (669 330)  routing T_13_20.sp4_h_l_24 <X> T_13_20.lc_trk_g2_5
 (16 10)  (670 330)  (670 330)  routing T_13_20.sp4_h_l_24 <X> T_13_20.lc_trk_g2_5
 (17 10)  (671 330)  (671 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (672 330)  (672 330)  routing T_13_20.sp4_h_l_24 <X> T_13_20.lc_trk_g2_5
 (15 12)  (669 332)  (669 332)  routing T_13_20.sp4_h_r_25 <X> T_13_20.lc_trk_g3_1
 (16 12)  (670 332)  (670 332)  routing T_13_20.sp4_h_r_25 <X> T_13_20.lc_trk_g3_1
 (17 12)  (671 332)  (671 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (13 13)  (667 333)  (667 333)  routing T_13_20.sp4_v_t_43 <X> T_13_20.sp4_h_r_11
 (18 13)  (672 333)  (672 333)  routing T_13_20.sp4_h_r_25 <X> T_13_20.lc_trk_g3_1
 (15 14)  (669 334)  (669 334)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g3_5
 (16 14)  (670 334)  (670 334)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g3_5
 (17 14)  (671 334)  (671 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (18 15)  (672 335)  (672 335)  routing T_13_20.sp4_h_l_16 <X> T_13_20.lc_trk_g3_5


LogicTile_14_20

 (22 0)  (730 320)  (730 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (729 321)  (729 321)  routing T_14_20.sp4_r_v_b_32 <X> T_14_20.lc_trk_g0_3
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (733 321)  (733 321)  routing T_14_20.sp4_r_v_b_33 <X> T_14_20.lc_trk_g0_2
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (731 324)  (731 324)  routing T_14_20.sp12_h_r_11 <X> T_14_20.lc_trk_g1_3
 (26 4)  (734 324)  (734 324)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 324)  (741 324)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 324)  (742 324)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 324)  (744 324)  LC_2 Logic Functioning bit
 (37 4)  (745 324)  (745 324)  LC_2 Logic Functioning bit
 (39 4)  (747 324)  (747 324)  LC_2 Logic Functioning bit
 (42 4)  (750 324)  (750 324)  LC_2 Logic Functioning bit
 (27 5)  (735 325)  (735 325)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 325)  (736 325)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 325)  (738 325)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 325)  (739 325)  routing T_14_20.lc_trk_g3_2 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (740 325)  (740 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (741 325)  (741 325)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.input_2_2
 (34 5)  (742 325)  (742 325)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.input_2_2
 (35 5)  (743 325)  (743 325)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.input_2_2
 (39 5)  (747 325)  (747 325)  LC_2 Logic Functioning bit
 (40 5)  (748 325)  (748 325)  LC_2 Logic Functioning bit
 (41 5)  (749 325)  (749 325)  LC_2 Logic Functioning bit
 (42 5)  (750 325)  (750 325)  LC_2 Logic Functioning bit
 (46 5)  (754 325)  (754 325)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (26 6)  (734 326)  (734 326)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 326)  (742 326)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (745 326)  (745 326)  LC_3 Logic Functioning bit
 (39 6)  (747 326)  (747 326)  LC_3 Logic Functioning bit
 (40 6)  (748 326)  (748 326)  LC_3 Logic Functioning bit
 (41 6)  (749 326)  (749 326)  LC_3 Logic Functioning bit
 (27 7)  (735 327)  (735 327)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 327)  (736 327)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 327)  (738 327)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 327)  (739 327)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 327)  (740 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (741 327)  (741 327)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.input_2_3
 (38 7)  (746 327)  (746 327)  LC_3 Logic Functioning bit
 (39 7)  (747 327)  (747 327)  LC_3 Logic Functioning bit
 (41 7)  (749 327)  (749 327)  LC_3 Logic Functioning bit
 (43 7)  (751 327)  (751 327)  LC_3 Logic Functioning bit
 (48 7)  (756 327)  (756 327)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (15 8)  (723 328)  (723 328)  routing T_14_20.sp4_h_r_41 <X> T_14_20.lc_trk_g2_1
 (16 8)  (724 328)  (724 328)  routing T_14_20.sp4_h_r_41 <X> T_14_20.lc_trk_g2_1
 (17 8)  (725 328)  (725 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (726 328)  (726 328)  routing T_14_20.sp4_h_r_41 <X> T_14_20.lc_trk_g2_1
 (18 9)  (726 329)  (726 329)  routing T_14_20.sp4_h_r_41 <X> T_14_20.lc_trk_g2_1
 (22 12)  (730 332)  (730 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (733 332)  (733 332)  routing T_14_20.sp4_h_r_42 <X> T_14_20.lc_trk_g3_2
 (21 13)  (729 333)  (729 333)  routing T_14_20.sp4_r_v_b_43 <X> T_14_20.lc_trk_g3_3
 (22 13)  (730 333)  (730 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (731 333)  (731 333)  routing T_14_20.sp4_h_r_42 <X> T_14_20.lc_trk_g3_2
 (24 13)  (732 333)  (732 333)  routing T_14_20.sp4_h_r_42 <X> T_14_20.lc_trk_g3_2
 (25 13)  (733 333)  (733 333)  routing T_14_20.sp4_h_r_42 <X> T_14_20.lc_trk_g3_2
 (14 14)  (722 334)  (722 334)  routing T_14_20.sp4_h_r_36 <X> T_14_20.lc_trk_g3_4
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (26 14)  (734 334)  (734 334)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 334)  (742 334)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 334)  (745 334)  LC_7 Logic Functioning bit
 (39 14)  (747 334)  (747 334)  LC_7 Logic Functioning bit
 (40 14)  (748 334)  (748 334)  LC_7 Logic Functioning bit
 (41 14)  (749 334)  (749 334)  LC_7 Logic Functioning bit
 (15 15)  (723 335)  (723 335)  routing T_14_20.sp4_h_r_36 <X> T_14_20.lc_trk_g3_4
 (16 15)  (724 335)  (724 335)  routing T_14_20.sp4_h_r_36 <X> T_14_20.lc_trk_g3_4
 (17 15)  (725 335)  (725 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (726 335)  (726 335)  routing T_14_20.sp4_r_v_b_45 <X> T_14_20.lc_trk_g3_5
 (27 15)  (735 335)  (735 335)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 335)  (736 335)  routing T_14_20.lc_trk_g3_4 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 335)  (738 335)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 335)  (739 335)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (740 335)  (740 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (741 335)  (741 335)  routing T_14_20.lc_trk_g2_1 <X> T_14_20.input_2_7
 (38 15)  (746 335)  (746 335)  LC_7 Logic Functioning bit
 (39 15)  (747 335)  (747 335)  LC_7 Logic Functioning bit
 (41 15)  (749 335)  (749 335)  LC_7 Logic Functioning bit
 (43 15)  (751 335)  (751 335)  LC_7 Logic Functioning bit


LogicTile_15_20

 (22 1)  (784 321)  (784 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (785 321)  (785 321)  routing T_15_20.sp4_h_r_2 <X> T_15_20.lc_trk_g0_2
 (24 1)  (786 321)  (786 321)  routing T_15_20.sp4_h_r_2 <X> T_15_20.lc_trk_g0_2
 (25 1)  (787 321)  (787 321)  routing T_15_20.sp4_h_r_2 <X> T_15_20.lc_trk_g0_2
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (1 2)  (763 322)  (763 322)  routing T_15_20.glb_netwk_6 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (783 322)  (783 322)  routing T_15_20.sp4_v_b_7 <X> T_15_20.lc_trk_g0_7
 (22 2)  (784 322)  (784 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (785 322)  (785 322)  routing T_15_20.sp4_v_b_7 <X> T_15_20.lc_trk_g0_7
 (31 2)  (793 322)  (793 322)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 322)  (796 322)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (37 2)  (799 322)  (799 322)  LC_1 Logic Functioning bit
 (38 2)  (800 322)  (800 322)  LC_1 Logic Functioning bit
 (39 2)  (801 322)  (801 322)  LC_1 Logic Functioning bit
 (41 2)  (803 322)  (803 322)  LC_1 Logic Functioning bit
 (43 2)  (805 322)  (805 322)  LC_1 Logic Functioning bit
 (45 2)  (807 322)  (807 322)  LC_1 Logic Functioning bit
 (15 3)  (777 323)  (777 323)  routing T_15_20.sp4_v_t_9 <X> T_15_20.lc_trk_g0_4
 (16 3)  (778 323)  (778 323)  routing T_15_20.sp4_v_t_9 <X> T_15_20.lc_trk_g0_4
 (17 3)  (779 323)  (779 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (784 323)  (784 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (787 323)  (787 323)  routing T_15_20.sp4_r_v_b_30 <X> T_15_20.lc_trk_g0_6
 (26 3)  (788 323)  (788 323)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 323)  (789 323)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 323)  (791 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 323)  (793 323)  routing T_15_20.lc_trk_g1_7 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (37 3)  (799 323)  (799 323)  LC_1 Logic Functioning bit
 (38 3)  (800 323)  (800 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (40 3)  (802 323)  (802 323)  LC_1 Logic Functioning bit
 (42 3)  (804 323)  (804 323)  LC_1 Logic Functioning bit
 (27 4)  (789 324)  (789 324)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 324)  (791 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 324)  (792 324)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 324)  (793 324)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 324)  (794 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 324)  (795 324)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 324)  (796 324)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (41 4)  (803 324)  (803 324)  LC_2 Logic Functioning bit
 (22 5)  (784 325)  (784 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (785 325)  (785 325)  routing T_15_20.sp4_v_b_18 <X> T_15_20.lc_trk_g1_2
 (24 5)  (786 325)  (786 325)  routing T_15_20.sp4_v_b_18 <X> T_15_20.lc_trk_g1_2
 (26 5)  (788 325)  (788 325)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 325)  (793 325)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 325)  (794 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (795 325)  (795 325)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.input_2_2
 (34 5)  (796 325)  (796 325)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.input_2_2
 (36 5)  (798 325)  (798 325)  LC_2 Logic Functioning bit
 (37 5)  (799 325)  (799 325)  LC_2 Logic Functioning bit
 (38 5)  (800 325)  (800 325)  LC_2 Logic Functioning bit
 (39 5)  (801 325)  (801 325)  LC_2 Logic Functioning bit
 (40 5)  (802 325)  (802 325)  LC_2 Logic Functioning bit
 (41 5)  (803 325)  (803 325)  LC_2 Logic Functioning bit
 (42 5)  (804 325)  (804 325)  LC_2 Logic Functioning bit
 (43 5)  (805 325)  (805 325)  LC_2 Logic Functioning bit
 (21 6)  (783 326)  (783 326)  routing T_15_20.sp4_v_b_7 <X> T_15_20.lc_trk_g1_7
 (22 6)  (784 326)  (784 326)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (785 326)  (785 326)  routing T_15_20.sp4_v_b_7 <X> T_15_20.lc_trk_g1_7
 (8 7)  (770 327)  (770 327)  routing T_15_20.sp4_h_r_4 <X> T_15_20.sp4_v_t_41
 (9 7)  (771 327)  (771 327)  routing T_15_20.sp4_h_r_4 <X> T_15_20.sp4_v_t_41
 (14 7)  (776 327)  (776 327)  routing T_15_20.sp4_h_r_4 <X> T_15_20.lc_trk_g1_4
 (15 7)  (777 327)  (777 327)  routing T_15_20.sp4_h_r_4 <X> T_15_20.lc_trk_g1_4
 (16 7)  (778 327)  (778 327)  routing T_15_20.sp4_h_r_4 <X> T_15_20.lc_trk_g1_4
 (17 7)  (779 327)  (779 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (22 7)  (784 327)  (784 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (785 327)  (785 327)  routing T_15_20.sp4_v_b_22 <X> T_15_20.lc_trk_g1_6
 (24 7)  (786 327)  (786 327)  routing T_15_20.sp4_v_b_22 <X> T_15_20.lc_trk_g1_6
 (4 8)  (766 328)  (766 328)  routing T_15_20.sp4_h_l_37 <X> T_15_20.sp4_v_b_6
 (6 8)  (768 328)  (768 328)  routing T_15_20.sp4_h_l_37 <X> T_15_20.sp4_v_b_6
 (29 8)  (791 328)  (791 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 328)  (792 328)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 328)  (796 328)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 328)  (799 328)  LC_4 Logic Functioning bit
 (39 8)  (801 328)  (801 328)  LC_4 Logic Functioning bit
 (46 8)  (808 328)  (808 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (51 8)  (813 328)  (813 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (5 9)  (767 329)  (767 329)  routing T_15_20.sp4_h_l_37 <X> T_15_20.sp4_v_b_6
 (27 9)  (789 329)  (789 329)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 329)  (790 329)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 329)  (791 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 329)  (792 329)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 329)  (793 329)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 329)  (798 329)  LC_4 Logic Functioning bit
 (38 9)  (800 329)  (800 329)  LC_4 Logic Functioning bit
 (41 9)  (803 329)  (803 329)  LC_4 Logic Functioning bit
 (43 9)  (805 329)  (805 329)  LC_4 Logic Functioning bit
 (46 9)  (808 329)  (808 329)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (815 329)  (815 329)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (3 10)  (765 330)  (765 330)  routing T_15_20.sp12_h_r_1 <X> T_15_20.sp12_h_l_22
 (11 10)  (773 330)  (773 330)  routing T_15_20.sp4_h_r_2 <X> T_15_20.sp4_v_t_45
 (13 10)  (775 330)  (775 330)  routing T_15_20.sp4_h_r_2 <X> T_15_20.sp4_v_t_45
 (26 10)  (788 330)  (788 330)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 330)  (789 330)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 330)  (790 330)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 330)  (791 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 330)  (793 330)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (37 10)  (799 330)  (799 330)  LC_5 Logic Functioning bit
 (38 10)  (800 330)  (800 330)  LC_5 Logic Functioning bit
 (39 10)  (801 330)  (801 330)  LC_5 Logic Functioning bit
 (43 10)  (805 330)  (805 330)  LC_5 Logic Functioning bit
 (50 10)  (812 330)  (812 330)  Cascade bit: LH_LC05_inmux02_5

 (3 11)  (765 331)  (765 331)  routing T_15_20.sp12_h_r_1 <X> T_15_20.sp12_h_l_22
 (12 11)  (774 331)  (774 331)  routing T_15_20.sp4_h_r_2 <X> T_15_20.sp4_v_t_45
 (27 11)  (789 331)  (789 331)  routing T_15_20.lc_trk_g1_4 <X> T_15_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 331)  (791 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 331)  (792 331)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 331)  (793 331)  routing T_15_20.lc_trk_g0_6 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 331)  (798 331)  LC_5 Logic Functioning bit
 (38 11)  (800 331)  (800 331)  LC_5 Logic Functioning bit
 (39 11)  (801 331)  (801 331)  LC_5 Logic Functioning bit
 (51 11)  (813 331)  (813 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (17 12)  (779 332)  (779 332)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 332)  (780 332)  routing T_15_20.wire_logic_cluster/lc_1/out <X> T_15_20.lc_trk_g3_1
 (21 12)  (783 332)  (783 332)  routing T_15_20.sp4_h_r_35 <X> T_15_20.lc_trk_g3_3
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 332)  (785 332)  routing T_15_20.sp4_h_r_35 <X> T_15_20.lc_trk_g3_3
 (24 12)  (786 332)  (786 332)  routing T_15_20.sp4_h_r_35 <X> T_15_20.lc_trk_g3_3
 (29 12)  (791 332)  (791 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 332)  (792 332)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 332)  (794 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 332)  (796 332)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (40 12)  (802 332)  (802 332)  LC_6 Logic Functioning bit
 (42 12)  (804 332)  (804 332)  LC_6 Logic Functioning bit
 (5 13)  (767 333)  (767 333)  routing T_15_20.sp4_h_r_9 <X> T_15_20.sp4_v_b_9
 (8 13)  (770 333)  (770 333)  routing T_15_20.sp4_h_l_41 <X> T_15_20.sp4_v_b_10
 (9 13)  (771 333)  (771 333)  routing T_15_20.sp4_h_l_41 <X> T_15_20.sp4_v_b_10
 (10 13)  (772 333)  (772 333)  routing T_15_20.sp4_h_l_41 <X> T_15_20.sp4_v_b_10
 (30 13)  (792 333)  (792 333)  routing T_15_20.lc_trk_g0_7 <X> T_15_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 333)  (793 333)  routing T_15_20.lc_trk_g1_2 <X> T_15_20.wire_logic_cluster/lc_6/in_3
 (40 13)  (802 333)  (802 333)  LC_6 Logic Functioning bit
 (42 13)  (804 333)  (804 333)  LC_6 Logic Functioning bit
 (25 14)  (787 334)  (787 334)  routing T_15_20.wire_logic_cluster/lc_6/out <X> T_15_20.lc_trk_g3_6
 (26 14)  (788 334)  (788 334)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 334)  (791 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 334)  (792 334)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 334)  (794 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 334)  (795 334)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 334)  (796 334)  routing T_15_20.lc_trk_g3_1 <X> T_15_20.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 334)  (799 334)  LC_7 Logic Functioning bit
 (46 14)  (808 334)  (808 334)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (812 334)  (812 334)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (784 335)  (784 335)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 335)  (788 335)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 335)  (789 335)  routing T_15_20.lc_trk_g1_6 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (48 15)  (810 335)  (810 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_16_20

 (25 0)  (841 320)  (841 320)  routing T_16_20.bnr_op_2 <X> T_16_20.lc_trk_g0_2
 (27 0)  (843 320)  (843 320)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 320)  (845 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 320)  (846 320)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 320)  (847 320)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 320)  (848 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 320)  (849 320)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 320)  (851 320)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.input_2_0
 (36 0)  (852 320)  (852 320)  LC_0 Logic Functioning bit
 (38 0)  (854 320)  (854 320)  LC_0 Logic Functioning bit
 (41 0)  (857 320)  (857 320)  LC_0 Logic Functioning bit
 (52 0)  (868 320)  (868 320)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (5 1)  (821 321)  (821 321)  routing T_16_20.sp4_h_r_0 <X> T_16_20.sp4_v_b_0
 (14 1)  (830 321)  (830 321)  routing T_16_20.sp4_r_v_b_35 <X> T_16_20.lc_trk_g0_0
 (17 1)  (833 321)  (833 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (838 321)  (838 321)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (841 321)  (841 321)  routing T_16_20.bnr_op_2 <X> T_16_20.lc_trk_g0_2
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 321)  (847 321)  routing T_16_20.lc_trk_g2_7 <X> T_16_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 321)  (848 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (849 321)  (849 321)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.input_2_0
 (35 1)  (851 321)  (851 321)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.input_2_0
 (36 1)  (852 321)  (852 321)  LC_0 Logic Functioning bit
 (37 1)  (853 321)  (853 321)  LC_0 Logic Functioning bit
 (39 1)  (855 321)  (855 321)  LC_0 Logic Functioning bit
 (40 1)  (856 321)  (856 321)  LC_0 Logic Functioning bit
 (42 1)  (858 321)  (858 321)  LC_0 Logic Functioning bit
 (14 2)  (830 322)  (830 322)  routing T_16_20.lft_op_4 <X> T_16_20.lc_trk_g0_4
 (15 2)  (831 322)  (831 322)  routing T_16_20.top_op_5 <X> T_16_20.lc_trk_g0_5
 (17 2)  (833 322)  (833 322)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (843 322)  (843 322)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 322)  (844 322)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 322)  (845 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 322)  (846 322)  routing T_16_20.lc_trk_g3_5 <X> T_16_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 322)  (848 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 322)  (852 322)  LC_1 Logic Functioning bit
 (38 2)  (854 322)  (854 322)  LC_1 Logic Functioning bit
 (15 3)  (831 323)  (831 323)  routing T_16_20.lft_op_4 <X> T_16_20.lc_trk_g0_4
 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (18 3)  (834 323)  (834 323)  routing T_16_20.top_op_5 <X> T_16_20.lc_trk_g0_5
 (26 3)  (842 323)  (842 323)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 323)  (844 323)  routing T_16_20.lc_trk_g2_3 <X> T_16_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 323)  (847 323)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 323)  (852 323)  LC_1 Logic Functioning bit
 (37 3)  (853 323)  (853 323)  LC_1 Logic Functioning bit
 (38 3)  (854 323)  (854 323)  LC_1 Logic Functioning bit
 (39 3)  (855 323)  (855 323)  LC_1 Logic Functioning bit
 (41 3)  (857 323)  (857 323)  LC_1 Logic Functioning bit
 (43 3)  (859 323)  (859 323)  LC_1 Logic Functioning bit
 (48 3)  (864 323)  (864 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (22 4)  (838 324)  (838 324)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 324)  (840 324)  routing T_16_20.top_op_3 <X> T_16_20.lc_trk_g1_3
 (21 5)  (837 325)  (837 325)  routing T_16_20.top_op_3 <X> T_16_20.lc_trk_g1_3
 (14 6)  (830 326)  (830 326)  routing T_16_20.lft_op_4 <X> T_16_20.lc_trk_g1_4
 (22 6)  (838 326)  (838 326)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 326)  (840 326)  routing T_16_20.top_op_7 <X> T_16_20.lc_trk_g1_7
 (26 6)  (842 326)  (842 326)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 326)  (843 326)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 326)  (845 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 326)  (846 326)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 326)  (847 326)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 326)  (848 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 326)  (852 326)  LC_3 Logic Functioning bit
 (37 6)  (853 326)  (853 326)  LC_3 Logic Functioning bit
 (38 6)  (854 326)  (854 326)  LC_3 Logic Functioning bit
 (41 6)  (857 326)  (857 326)  LC_3 Logic Functioning bit
 (43 6)  (859 326)  (859 326)  LC_3 Logic Functioning bit
 (15 7)  (831 327)  (831 327)  routing T_16_20.lft_op_4 <X> T_16_20.lc_trk_g1_4
 (17 7)  (833 327)  (833 327)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (837 327)  (837 327)  routing T_16_20.top_op_7 <X> T_16_20.lc_trk_g1_7
 (26 7)  (842 327)  (842 327)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 327)  (843 327)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 327)  (844 327)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 327)  (845 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 327)  (846 327)  routing T_16_20.lc_trk_g1_7 <X> T_16_20.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 327)  (848 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (849 327)  (849 327)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.input_2_3
 (34 7)  (850 327)  (850 327)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.input_2_3
 (36 7)  (852 327)  (852 327)  LC_3 Logic Functioning bit
 (41 7)  (857 327)  (857 327)  LC_3 Logic Functioning bit
 (43 7)  (859 327)  (859 327)  LC_3 Logic Functioning bit
 (21 8)  (837 328)  (837 328)  routing T_16_20.bnl_op_3 <X> T_16_20.lc_trk_g2_3
 (22 8)  (838 328)  (838 328)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (843 328)  (843 328)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 328)  (845 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 328)  (846 328)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 328)  (847 328)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 328)  (849 328)  routing T_16_20.lc_trk_g2_5 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (37 8)  (853 328)  (853 328)  LC_4 Logic Functioning bit
 (39 8)  (855 328)  (855 328)  LC_4 Logic Functioning bit
 (16 9)  (832 329)  (832 329)  routing T_16_20.sp12_v_b_8 <X> T_16_20.lc_trk_g2_0
 (17 9)  (833 329)  (833 329)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (21 9)  (837 329)  (837 329)  routing T_16_20.bnl_op_3 <X> T_16_20.lc_trk_g2_3
 (37 9)  (853 329)  (853 329)  LC_4 Logic Functioning bit
 (39 9)  (855 329)  (855 329)  LC_4 Logic Functioning bit
 (15 10)  (831 330)  (831 330)  routing T_16_20.rgt_op_5 <X> T_16_20.lc_trk_g2_5
 (17 10)  (833 330)  (833 330)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (834 330)  (834 330)  routing T_16_20.rgt_op_5 <X> T_16_20.lc_trk_g2_5
 (22 10)  (838 330)  (838 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (841 330)  (841 330)  routing T_16_20.rgt_op_6 <X> T_16_20.lc_trk_g2_6
 (27 10)  (843 330)  (843 330)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 330)  (844 330)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 330)  (845 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 330)  (849 330)  routing T_16_20.lc_trk_g2_0 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (37 10)  (853 330)  (853 330)  LC_5 Logic Functioning bit
 (38 10)  (854 330)  (854 330)  LC_5 Logic Functioning bit
 (39 10)  (855 330)  (855 330)  LC_5 Logic Functioning bit
 (41 10)  (857 330)  (857 330)  LC_5 Logic Functioning bit
 (43 10)  (859 330)  (859 330)  LC_5 Logic Functioning bit
 (47 10)  (863 330)  (863 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (21 11)  (837 331)  (837 331)  routing T_16_20.sp4_r_v_b_39 <X> T_16_20.lc_trk_g2_7
 (22 11)  (838 331)  (838 331)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 331)  (840 331)  routing T_16_20.rgt_op_6 <X> T_16_20.lc_trk_g2_6
 (26 11)  (842 331)  (842 331)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 331)  (843 331)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 331)  (844 331)  routing T_16_20.lc_trk_g3_2 <X> T_16_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 331)  (845 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 331)  (846 331)  routing T_16_20.lc_trk_g3_3 <X> T_16_20.wire_logic_cluster/lc_5/in_1
 (37 11)  (853 331)  (853 331)  LC_5 Logic Functioning bit
 (39 11)  (855 331)  (855 331)  LC_5 Logic Functioning bit
 (17 12)  (833 332)  (833 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (21 12)  (837 332)  (837 332)  routing T_16_20.bnl_op_3 <X> T_16_20.lc_trk_g3_3
 (22 12)  (838 332)  (838 332)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (25 12)  (841 332)  (841 332)  routing T_16_20.rgt_op_2 <X> T_16_20.lc_trk_g3_2
 (27 12)  (843 332)  (843 332)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 332)  (845 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 332)  (846 332)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (847 332)  (847 332)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 332)  (848 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 332)  (849 332)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 332)  (850 332)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 332)  (852 332)  LC_6 Logic Functioning bit
 (41 12)  (857 332)  (857 332)  LC_6 Logic Functioning bit
 (43 12)  (859 332)  (859 332)  LC_6 Logic Functioning bit
 (14 13)  (830 333)  (830 333)  routing T_16_20.sp4_r_v_b_40 <X> T_16_20.lc_trk_g3_0
 (17 13)  (833 333)  (833 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (18 13)  (834 333)  (834 333)  routing T_16_20.sp4_r_v_b_41 <X> T_16_20.lc_trk_g3_1
 (21 13)  (837 333)  (837 333)  routing T_16_20.bnl_op_3 <X> T_16_20.lc_trk_g3_3
 (22 13)  (838 333)  (838 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (840 333)  (840 333)  routing T_16_20.rgt_op_2 <X> T_16_20.lc_trk_g3_2
 (26 13)  (842 333)  (842 333)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 333)  (843 333)  routing T_16_20.lc_trk_g1_3 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 333)  (847 333)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 333)  (848 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (849 333)  (849 333)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.input_2_6
 (34 13)  (850 333)  (850 333)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.input_2_6
 (36 13)  (852 333)  (852 333)  LC_6 Logic Functioning bit
 (37 13)  (853 333)  (853 333)  LC_6 Logic Functioning bit
 (39 13)  (855 333)  (855 333)  LC_6 Logic Functioning bit
 (40 13)  (856 333)  (856 333)  LC_6 Logic Functioning bit
 (42 13)  (858 333)  (858 333)  LC_6 Logic Functioning bit
 (16 14)  (832 334)  (832 334)  routing T_16_20.sp4_v_t_16 <X> T_16_20.lc_trk_g3_5
 (17 14)  (833 334)  (833 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (834 334)  (834 334)  routing T_16_20.sp4_v_t_16 <X> T_16_20.lc_trk_g3_5
 (25 14)  (841 334)  (841 334)  routing T_16_20.rgt_op_6 <X> T_16_20.lc_trk_g3_6
 (26 14)  (842 334)  (842 334)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 334)  (843 334)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 334)  (844 334)  routing T_16_20.lc_trk_g3_1 <X> T_16_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 334)  (845 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 334)  (847 334)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 334)  (848 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (851 334)  (851 334)  routing T_16_20.lc_trk_g0_5 <X> T_16_20.input_2_7
 (36 14)  (852 334)  (852 334)  LC_7 Logic Functioning bit
 (42 14)  (858 334)  (858 334)  LC_7 Logic Functioning bit
 (43 14)  (859 334)  (859 334)  LC_7 Logic Functioning bit
 (22 15)  (838 335)  (838 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (840 335)  (840 335)  routing T_16_20.rgt_op_6 <X> T_16_20.lc_trk_g3_6
 (26 15)  (842 335)  (842 335)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 335)  (843 335)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 335)  (844 335)  routing T_16_20.lc_trk_g3_6 <X> T_16_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 335)  (845 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (32 15)  (848 335)  (848 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (852 335)  (852 335)  LC_7 Logic Functioning bit
 (37 15)  (853 335)  (853 335)  LC_7 Logic Functioning bit
 (38 15)  (854 335)  (854 335)  LC_7 Logic Functioning bit
 (42 15)  (858 335)  (858 335)  LC_7 Logic Functioning bit
 (43 15)  (859 335)  (859 335)  LC_7 Logic Functioning bit


LogicTile_17_20

 (22 0)  (896 320)  (896 320)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (895 321)  (895 321)  routing T_17_20.sp4_r_v_b_32 <X> T_17_20.lc_trk_g0_3
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (3 2)  (877 322)  (877 322)  routing T_17_20.sp12_h_r_0 <X> T_17_20.sp12_h_l_23
 (14 2)  (888 322)  (888 322)  routing T_17_20.lft_op_4 <X> T_17_20.lc_trk_g0_4
 (22 2)  (896 322)  (896 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (898 322)  (898 322)  routing T_17_20.bot_op_7 <X> T_17_20.lc_trk_g0_7
 (27 2)  (901 322)  (901 322)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 322)  (902 322)  routing T_17_20.lc_trk_g3_1 <X> T_17_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 322)  (903 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 322)  (905 322)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 322)  (907 322)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 322)  (908 322)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 322)  (910 322)  LC_1 Logic Functioning bit
 (37 2)  (911 322)  (911 322)  LC_1 Logic Functioning bit
 (38 2)  (912 322)  (912 322)  LC_1 Logic Functioning bit
 (43 2)  (917 322)  (917 322)  LC_1 Logic Functioning bit
 (3 3)  (877 323)  (877 323)  routing T_17_20.sp12_h_r_0 <X> T_17_20.sp12_h_l_23
 (5 3)  (879 323)  (879 323)  routing T_17_20.sp4_h_l_37 <X> T_17_20.sp4_v_t_37
 (15 3)  (889 323)  (889 323)  routing T_17_20.lft_op_4 <X> T_17_20.lc_trk_g0_4
 (17 3)  (891 323)  (891 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (896 323)  (896 323)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (898 323)  (898 323)  routing T_17_20.top_op_6 <X> T_17_20.lc_trk_g0_6
 (25 3)  (899 323)  (899 323)  routing T_17_20.top_op_6 <X> T_17_20.lc_trk_g0_6
 (26 3)  (900 323)  (900 323)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (27 3)  (901 323)  (901 323)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 323)  (902 323)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 323)  (903 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 323)  (905 323)  routing T_17_20.lc_trk_g3_7 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 323)  (906 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (907 323)  (907 323)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.input_2_1
 (34 3)  (908 323)  (908 323)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.input_2_1
 (35 3)  (909 323)  (909 323)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.input_2_1
 (39 3)  (913 323)  (913 323)  LC_1 Logic Functioning bit
 (43 3)  (917 323)  (917 323)  LC_1 Logic Functioning bit
 (25 4)  (899 324)  (899 324)  routing T_17_20.sp4_v_b_10 <X> T_17_20.lc_trk_g1_2
 (26 4)  (900 324)  (900 324)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 324)  (903 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 324)  (904 324)  routing T_17_20.lc_trk_g0_7 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (31 4)  (905 324)  (905 324)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 324)  (907 324)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 324)  (910 324)  LC_2 Logic Functioning bit
 (37 4)  (911 324)  (911 324)  LC_2 Logic Functioning bit
 (38 4)  (912 324)  (912 324)  LC_2 Logic Functioning bit
 (39 4)  (913 324)  (913 324)  LC_2 Logic Functioning bit
 (41 4)  (915 324)  (915 324)  LC_2 Logic Functioning bit
 (43 4)  (917 324)  (917 324)  LC_2 Logic Functioning bit
 (10 5)  (884 325)  (884 325)  routing T_17_20.sp4_h_r_11 <X> T_17_20.sp4_v_b_4
 (22 5)  (896 325)  (896 325)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (897 325)  (897 325)  routing T_17_20.sp4_v_b_10 <X> T_17_20.lc_trk_g1_2
 (25 5)  (899 325)  (899 325)  routing T_17_20.sp4_v_b_10 <X> T_17_20.lc_trk_g1_2
 (27 5)  (901 325)  (901 325)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 325)  (903 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 325)  (904 325)  routing T_17_20.lc_trk_g0_7 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 325)  (905 325)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (910 325)  (910 325)  LC_2 Logic Functioning bit
 (38 5)  (912 325)  (912 325)  LC_2 Logic Functioning bit
 (16 6)  (890 326)  (890 326)  routing T_17_20.sp4_v_b_13 <X> T_17_20.lc_trk_g1_5
 (17 6)  (891 326)  (891 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (892 326)  (892 326)  routing T_17_20.sp4_v_b_13 <X> T_17_20.lc_trk_g1_5
 (22 6)  (896 326)  (896 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 326)  (898 326)  routing T_17_20.bot_op_7 <X> T_17_20.lc_trk_g1_7
 (26 6)  (900 326)  (900 326)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 326)  (901 326)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 326)  (903 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 326)  (904 326)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 326)  (905 326)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 326)  (906 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 326)  (908 326)  routing T_17_20.lc_trk_g1_5 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 326)  (910 326)  LC_3 Logic Functioning bit
 (38 6)  (912 326)  (912 326)  LC_3 Logic Functioning bit
 (41 6)  (915 326)  (915 326)  LC_3 Logic Functioning bit
 (43 6)  (917 326)  (917 326)  LC_3 Logic Functioning bit
 (18 7)  (892 327)  (892 327)  routing T_17_20.sp4_v_b_13 <X> T_17_20.lc_trk_g1_5
 (22 7)  (896 327)  (896 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (897 327)  (897 327)  routing T_17_20.sp4_h_r_6 <X> T_17_20.lc_trk_g1_6
 (24 7)  (898 327)  (898 327)  routing T_17_20.sp4_h_r_6 <X> T_17_20.lc_trk_g1_6
 (25 7)  (899 327)  (899 327)  routing T_17_20.sp4_h_r_6 <X> T_17_20.lc_trk_g1_6
 (26 7)  (900 327)  (900 327)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 327)  (902 327)  routing T_17_20.lc_trk_g2_7 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 327)  (903 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 327)  (904 327)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (910 327)  (910 327)  LC_3 Logic Functioning bit
 (38 7)  (912 327)  (912 327)  LC_3 Logic Functioning bit
 (40 7)  (914 327)  (914 327)  LC_3 Logic Functioning bit
 (42 7)  (916 327)  (916 327)  LC_3 Logic Functioning bit
 (27 8)  (901 328)  (901 328)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 328)  (902 328)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 328)  (903 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 328)  (904 328)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 328)  (906 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 328)  (908 328)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 328)  (910 328)  LC_4 Logic Functioning bit
 (37 8)  (911 328)  (911 328)  LC_4 Logic Functioning bit
 (38 8)  (912 328)  (912 328)  LC_4 Logic Functioning bit
 (42 8)  (916 328)  (916 328)  LC_4 Logic Functioning bit
 (47 8)  (921 328)  (921 328)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (924 328)  (924 328)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (880 329)  (880 329)  routing T_17_20.sp4_h_l_43 <X> T_17_20.sp4_h_r_6
 (8 9)  (882 329)  (882 329)  routing T_17_20.sp4_h_r_7 <X> T_17_20.sp4_v_b_7
 (15 9)  (889 329)  (889 329)  routing T_17_20.tnr_op_0 <X> T_17_20.lc_trk_g2_0
 (17 9)  (891 329)  (891 329)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (30 9)  (904 329)  (904 329)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 329)  (905 329)  routing T_17_20.lc_trk_g1_2 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (910 329)  (910 329)  LC_4 Logic Functioning bit
 (37 9)  (911 329)  (911 329)  LC_4 Logic Functioning bit
 (38 9)  (912 329)  (912 329)  LC_4 Logic Functioning bit
 (42 9)  (916 329)  (916 329)  LC_4 Logic Functioning bit
 (21 10)  (895 330)  (895 330)  routing T_17_20.rgt_op_7 <X> T_17_20.lc_trk_g2_7
 (22 10)  (896 330)  (896 330)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 330)  (898 330)  routing T_17_20.rgt_op_7 <X> T_17_20.lc_trk_g2_7
 (25 10)  (899 330)  (899 330)  routing T_17_20.wire_logic_cluster/lc_6/out <X> T_17_20.lc_trk_g2_6
 (29 10)  (903 330)  (903 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 330)  (904 330)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 330)  (907 330)  routing T_17_20.lc_trk_g2_0 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (35 10)  (909 330)  (909 330)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.input_2_5
 (37 10)  (911 330)  (911 330)  LC_5 Logic Functioning bit
 (45 10)  (919 330)  (919 330)  LC_5 Logic Functioning bit
 (46 10)  (920 330)  (920 330)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (925 330)  (925 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (896 331)  (896 331)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (900 331)  (900 331)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 331)  (903 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (906 331)  (906 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (908 331)  (908 331)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.input_2_5
 (35 11)  (909 331)  (909 331)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.input_2_5
 (36 11)  (910 331)  (910 331)  LC_5 Logic Functioning bit
 (38 11)  (912 331)  (912 331)  LC_5 Logic Functioning bit
 (41 11)  (915 331)  (915 331)  LC_5 Logic Functioning bit
 (43 11)  (917 331)  (917 331)  LC_5 Logic Functioning bit
 (51 11)  (925 331)  (925 331)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 12)  (888 332)  (888 332)  routing T_17_20.sp4_h_l_21 <X> T_17_20.lc_trk_g3_0
 (15 12)  (889 332)  (889 332)  routing T_17_20.sp4_h_r_41 <X> T_17_20.lc_trk_g3_1
 (16 12)  (890 332)  (890 332)  routing T_17_20.sp4_h_r_41 <X> T_17_20.lc_trk_g3_1
 (17 12)  (891 332)  (891 332)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (892 332)  (892 332)  routing T_17_20.sp4_h_r_41 <X> T_17_20.lc_trk_g3_1
 (25 12)  (899 332)  (899 332)  routing T_17_20.sp4_h_r_42 <X> T_17_20.lc_trk_g3_2
 (26 12)  (900 332)  (900 332)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 332)  (903 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 332)  (907 332)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 332)  (908 332)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 332)  (909 332)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.input_2_6
 (37 12)  (911 332)  (911 332)  LC_6 Logic Functioning bit
 (42 12)  (916 332)  (916 332)  LC_6 Logic Functioning bit
 (45 12)  (919 332)  (919 332)  LC_6 Logic Functioning bit
 (46 12)  (920 332)  (920 332)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (51 12)  (925 332)  (925 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (53 12)  (927 332)  (927 332)  Enable bit of Mux _out_links/OutMuxa_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_29
 (5 13)  (879 333)  (879 333)  routing T_17_20.sp4_h_r_9 <X> T_17_20.sp4_v_b_9
 (15 13)  (889 333)  (889 333)  routing T_17_20.sp4_h_l_21 <X> T_17_20.lc_trk_g3_0
 (16 13)  (890 333)  (890 333)  routing T_17_20.sp4_h_l_21 <X> T_17_20.lc_trk_g3_0
 (17 13)  (891 333)  (891 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (892 333)  (892 333)  routing T_17_20.sp4_h_r_41 <X> T_17_20.lc_trk_g3_1
 (22 13)  (896 333)  (896 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (897 333)  (897 333)  routing T_17_20.sp4_h_r_42 <X> T_17_20.lc_trk_g3_2
 (24 13)  (898 333)  (898 333)  routing T_17_20.sp4_h_r_42 <X> T_17_20.lc_trk_g3_2
 (25 13)  (899 333)  (899 333)  routing T_17_20.sp4_h_r_42 <X> T_17_20.lc_trk_g3_2
 (26 13)  (900 333)  (900 333)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 333)  (902 333)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 333)  (903 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 333)  (904 333)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 333)  (906 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (909 333)  (909 333)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.input_2_6
 (37 13)  (911 333)  (911 333)  LC_6 Logic Functioning bit
 (40 13)  (914 333)  (914 333)  LC_6 Logic Functioning bit
 (42 13)  (916 333)  (916 333)  LC_6 Logic Functioning bit
 (53 13)  (927 333)  (927 333)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (17 14)  (891 334)  (891 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (892 334)  (892 334)  routing T_17_20.wire_logic_cluster/lc_5/out <X> T_17_20.lc_trk_g3_5
 (22 14)  (896 334)  (896 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (901 334)  (901 334)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 334)  (902 334)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 334)  (903 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 334)  (904 334)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 334)  (905 334)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 334)  (906 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 334)  (907 334)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 334)  (910 334)  LC_7 Logic Functioning bit
 (38 14)  (912 334)  (912 334)  LC_7 Logic Functioning bit
 (47 14)  (921 334)  (921 334)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (52 14)  (926 334)  (926 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (21 15)  (895 335)  (895 335)  routing T_17_20.sp4_r_v_b_47 <X> T_17_20.lc_trk_g3_7
 (22 15)  (896 335)  (896 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (899 335)  (899 335)  routing T_17_20.sp4_r_v_b_46 <X> T_17_20.lc_trk_g3_6
 (27 15)  (901 335)  (901 335)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 335)  (902 335)  routing T_17_20.lc_trk_g3_0 <X> T_17_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 335)  (903 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 335)  (905 335)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_7/in_3
 (51 15)  (925 335)  (925 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_18_20

 (15 0)  (943 320)  (943 320)  routing T_18_20.lft_op_1 <X> T_18_20.lc_trk_g0_1
 (17 0)  (945 320)  (945 320)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (946 320)  (946 320)  routing T_18_20.lft_op_1 <X> T_18_20.lc_trk_g0_1
 (21 0)  (949 320)  (949 320)  routing T_18_20.wire_logic_cluster/lc_3/out <X> T_18_20.lc_trk_g0_3
 (22 0)  (950 320)  (950 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (35 0)  (963 320)  (963 320)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.input_2_0
 (44 0)  (972 320)  (972 320)  LC_0 Logic Functioning bit
 (15 1)  (943 321)  (943 321)  routing T_18_20.bot_op_0 <X> T_18_20.lc_trk_g0_0
 (17 1)  (945 321)  (945 321)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (32 1)  (960 321)  (960 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (961 321)  (961 321)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.input_2_0
 (34 1)  (962 321)  (962 321)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.input_2_0
 (50 1)  (978 321)  (978 321)  Carry_In_Mux bit 

 (14 2)  (942 322)  (942 322)  routing T_18_20.wire_logic_cluster/lc_4/out <X> T_18_20.lc_trk_g0_4
 (29 2)  (957 322)  (957 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (35 2)  (963 322)  (963 322)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.input_2_1
 (36 2)  (964 322)  (964 322)  LC_1 Logic Functioning bit
 (39 2)  (967 322)  (967 322)  LC_1 Logic Functioning bit
 (41 2)  (969 322)  (969 322)  LC_1 Logic Functioning bit
 (42 2)  (970 322)  (970 322)  LC_1 Logic Functioning bit
 (44 2)  (972 322)  (972 322)  LC_1 Logic Functioning bit
 (46 2)  (974 322)  (974 322)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (17 3)  (945 323)  (945 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (32 3)  (960 323)  (960 323)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (961 323)  (961 323)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.input_2_1
 (34 3)  (962 323)  (962 323)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.input_2_1
 (35 3)  (963 323)  (963 323)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.input_2_1
 (36 3)  (964 323)  (964 323)  LC_1 Logic Functioning bit
 (39 3)  (967 323)  (967 323)  LC_1 Logic Functioning bit
 (41 3)  (969 323)  (969 323)  LC_1 Logic Functioning bit
 (42 3)  (970 323)  (970 323)  LC_1 Logic Functioning bit
 (48 3)  (976 323)  (976 323)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (943 324)  (943 324)  routing T_18_20.sp12_h_r_1 <X> T_18_20.lc_trk_g1_1
 (17 4)  (945 324)  (945 324)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_1 lc_trk_g1_1
 (18 4)  (946 324)  (946 324)  routing T_18_20.sp12_h_r_1 <X> T_18_20.lc_trk_g1_1
 (27 4)  (955 324)  (955 324)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 324)  (958 324)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 324)  (964 324)  LC_2 Logic Functioning bit
 (39 4)  (967 324)  (967 324)  LC_2 Logic Functioning bit
 (41 4)  (969 324)  (969 324)  LC_2 Logic Functioning bit
 (42 4)  (970 324)  (970 324)  LC_2 Logic Functioning bit
 (44 4)  (972 324)  (972 324)  LC_2 Logic Functioning bit
 (46 4)  (974 324)  (974 324)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (976 324)  (976 324)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (3 5)  (931 325)  (931 325)  routing T_18_20.sp12_h_l_23 <X> T_18_20.sp12_h_r_0
 (18 5)  (946 325)  (946 325)  routing T_18_20.sp12_h_r_1 <X> T_18_20.lc_trk_g1_1
 (30 5)  (958 325)  (958 325)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (32 5)  (960 325)  (960 325)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (962 325)  (962 325)  routing T_18_20.lc_trk_g1_1 <X> T_18_20.input_2_2
 (36 5)  (964 325)  (964 325)  LC_2 Logic Functioning bit
 (39 5)  (967 325)  (967 325)  LC_2 Logic Functioning bit
 (41 5)  (969 325)  (969 325)  LC_2 Logic Functioning bit
 (42 5)  (970 325)  (970 325)  LC_2 Logic Functioning bit
 (11 6)  (939 326)  (939 326)  routing T_18_20.sp4_h_r_11 <X> T_18_20.sp4_v_t_40
 (13 6)  (941 326)  (941 326)  routing T_18_20.sp4_h_r_11 <X> T_18_20.sp4_v_t_40
 (25 6)  (953 326)  (953 326)  routing T_18_20.wire_logic_cluster/lc_6/out <X> T_18_20.lc_trk_g1_6
 (28 6)  (956 326)  (956 326)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 326)  (958 326)  routing T_18_20.lc_trk_g2_4 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 326)  (964 326)  LC_3 Logic Functioning bit
 (37 6)  (965 326)  (965 326)  LC_3 Logic Functioning bit
 (38 6)  (966 326)  (966 326)  LC_3 Logic Functioning bit
 (39 6)  (967 326)  (967 326)  LC_3 Logic Functioning bit
 (44 6)  (972 326)  (972 326)  LC_3 Logic Functioning bit
 (46 6)  (974 326)  (974 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (48 6)  (976 326)  (976 326)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (12 7)  (940 327)  (940 327)  routing T_18_20.sp4_h_r_11 <X> T_18_20.sp4_v_t_40
 (22 7)  (950 327)  (950 327)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (40 7)  (968 327)  (968 327)  LC_3 Logic Functioning bit
 (41 7)  (969 327)  (969 327)  LC_3 Logic Functioning bit
 (42 7)  (970 327)  (970 327)  LC_3 Logic Functioning bit
 (43 7)  (971 327)  (971 327)  LC_3 Logic Functioning bit
 (17 8)  (945 328)  (945 328)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (946 328)  (946 328)  routing T_18_20.wire_logic_cluster/lc_1/out <X> T_18_20.lc_trk_g2_1
 (25 8)  (953 328)  (953 328)  routing T_18_20.wire_logic_cluster/lc_2/out <X> T_18_20.lc_trk_g2_2
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 328)  (964 328)  LC_4 Logic Functioning bit
 (37 8)  (965 328)  (965 328)  LC_4 Logic Functioning bit
 (38 8)  (966 328)  (966 328)  LC_4 Logic Functioning bit
 (39 8)  (967 328)  (967 328)  LC_4 Logic Functioning bit
 (46 8)  (974 328)  (974 328)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (22 9)  (950 329)  (950 329)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (36 9)  (964 329)  (964 329)  LC_4 Logic Functioning bit
 (37 9)  (965 329)  (965 329)  LC_4 Logic Functioning bit
 (38 9)  (966 329)  (966 329)  LC_4 Logic Functioning bit
 (39 9)  (967 329)  (967 329)  LC_4 Logic Functioning bit
 (48 9)  (976 329)  (976 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (8 10)  (936 330)  (936 330)  routing T_18_20.sp4_h_r_11 <X> T_18_20.sp4_h_l_42
 (10 10)  (938 330)  (938 330)  routing T_18_20.sp4_h_r_11 <X> T_18_20.sp4_h_l_42
 (14 10)  (942 330)  (942 330)  routing T_18_20.rgt_op_4 <X> T_18_20.lc_trk_g2_4
 (27 10)  (955 330)  (955 330)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 330)  (956 330)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 330)  (957 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 330)  (959 330)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 330)  (960 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 330)  (961 330)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 330)  (962 330)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 330)  (964 330)  LC_5 Logic Functioning bit
 (38 10)  (966 330)  (966 330)  LC_5 Logic Functioning bit
 (15 11)  (943 331)  (943 331)  routing T_18_20.rgt_op_4 <X> T_18_20.lc_trk_g2_4
 (17 11)  (945 331)  (945 331)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (30 11)  (958 331)  (958 331)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 331)  (959 331)  routing T_18_20.lc_trk_g3_7 <X> T_18_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 331)  (964 331)  LC_5 Logic Functioning bit
 (38 11)  (966 331)  (966 331)  LC_5 Logic Functioning bit
 (21 12)  (949 332)  (949 332)  routing T_18_20.rgt_op_3 <X> T_18_20.lc_trk_g3_3
 (22 12)  (950 332)  (950 332)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (952 332)  (952 332)  routing T_18_20.rgt_op_3 <X> T_18_20.lc_trk_g3_3
 (25 12)  (953 332)  (953 332)  routing T_18_20.sp4_v_b_26 <X> T_18_20.lc_trk_g3_2
 (27 12)  (955 332)  (955 332)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (28 12)  (956 332)  (956 332)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 332)  (957 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 332)  (958 332)  routing T_18_20.lc_trk_g3_4 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 332)  (960 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 332)  (961 332)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (962 332)  (962 332)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 332)  (964 332)  LC_6 Logic Functioning bit
 (37 12)  (965 332)  (965 332)  LC_6 Logic Functioning bit
 (38 12)  (966 332)  (966 332)  LC_6 Logic Functioning bit
 (43 12)  (971 332)  (971 332)  LC_6 Logic Functioning bit
 (8 13)  (936 333)  (936 333)  routing T_18_20.sp4_h_l_41 <X> T_18_20.sp4_v_b_10
 (9 13)  (937 333)  (937 333)  routing T_18_20.sp4_h_l_41 <X> T_18_20.sp4_v_b_10
 (10 13)  (938 333)  (938 333)  routing T_18_20.sp4_h_l_41 <X> T_18_20.sp4_v_b_10
 (12 13)  (940 333)  (940 333)  routing T_18_20.sp4_h_r_11 <X> T_18_20.sp4_v_b_11
 (22 13)  (950 333)  (950 333)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (951 333)  (951 333)  routing T_18_20.sp4_v_b_26 <X> T_18_20.lc_trk_g3_2
 (26 13)  (954 333)  (954 333)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 333)  (955 333)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 333)  (956 333)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 333)  (957 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (959 333)  (959 333)  routing T_18_20.lc_trk_g3_2 <X> T_18_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 333)  (960 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (961 333)  (961 333)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.input_2_6
 (34 13)  (962 333)  (962 333)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.input_2_6
 (35 13)  (963 333)  (963 333)  routing T_18_20.lc_trk_g3_3 <X> T_18_20.input_2_6
 (39 13)  (967 333)  (967 333)  LC_6 Logic Functioning bit
 (43 13)  (971 333)  (971 333)  LC_6 Logic Functioning bit
 (14 14)  (942 334)  (942 334)  routing T_18_20.sp12_v_t_3 <X> T_18_20.lc_trk_g3_4
 (17 14)  (945 334)  (945 334)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 334)  (946 334)  routing T_18_20.wire_logic_cluster/lc_5/out <X> T_18_20.lc_trk_g3_5
 (22 14)  (950 334)  (950 334)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (951 334)  (951 334)  routing T_18_20.sp4_v_b_47 <X> T_18_20.lc_trk_g3_7
 (24 14)  (952 334)  (952 334)  routing T_18_20.sp4_v_b_47 <X> T_18_20.lc_trk_g3_7
 (25 14)  (953 334)  (953 334)  routing T_18_20.sp4_v_b_38 <X> T_18_20.lc_trk_g3_6
 (28 14)  (956 334)  (956 334)  routing T_18_20.lc_trk_g2_2 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 334)  (957 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 334)  (959 334)  routing T_18_20.lc_trk_g0_4 <X> T_18_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 334)  (960 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (38 14)  (966 334)  (966 334)  LC_7 Logic Functioning bit
 (39 14)  (967 334)  (967 334)  LC_7 Logic Functioning bit
 (41 14)  (969 334)  (969 334)  LC_7 Logic Functioning bit
 (42 14)  (970 334)  (970 334)  LC_7 Logic Functioning bit
 (14 15)  (942 335)  (942 335)  routing T_18_20.sp12_v_t_3 <X> T_18_20.lc_trk_g3_4
 (15 15)  (943 335)  (943 335)  routing T_18_20.sp12_v_t_3 <X> T_18_20.lc_trk_g3_4
 (17 15)  (945 335)  (945 335)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (950 335)  (950 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (951 335)  (951 335)  routing T_18_20.sp4_v_b_38 <X> T_18_20.lc_trk_g3_6
 (25 15)  (953 335)  (953 335)  routing T_18_20.sp4_v_b_38 <X> T_18_20.lc_trk_g3_6
 (28 15)  (956 335)  (956 335)  routing T_18_20.lc_trk_g2_1 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 335)  (957 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 335)  (958 335)  routing T_18_20.lc_trk_g2_2 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 335)  (960 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_3 input_2_7
 (35 15)  (963 335)  (963 335)  routing T_18_20.lc_trk_g0_3 <X> T_18_20.input_2_7
 (38 15)  (966 335)  (966 335)  LC_7 Logic Functioning bit
 (40 15)  (968 335)  (968 335)  LC_7 Logic Functioning bit
 (41 15)  (969 335)  (969 335)  LC_7 Logic Functioning bit
 (42 15)  (970 335)  (970 335)  LC_7 Logic Functioning bit
 (43 15)  (971 335)  (971 335)  LC_7 Logic Functioning bit


LogicTile_19_20

 (21 0)  (1003 320)  (1003 320)  routing T_19_20.wire_logic_cluster/lc_3/out <X> T_19_20.lc_trk_g0_3
 (22 0)  (1004 320)  (1004 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (21 4)  (1003 324)  (1003 324)  routing T_19_20.sp12_h_r_3 <X> T_19_20.lc_trk_g1_3
 (22 4)  (1004 324)  (1004 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1006 324)  (1006 324)  routing T_19_20.sp12_h_r_3 <X> T_19_20.lc_trk_g1_3
 (21 5)  (1003 325)  (1003 325)  routing T_19_20.sp12_h_r_3 <X> T_19_20.lc_trk_g1_3
 (22 6)  (1004 326)  (1004 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (1006 326)  (1006 326)  routing T_19_20.bot_op_7 <X> T_19_20.lc_trk_g1_7
 (26 6)  (1008 326)  (1008 326)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (31 6)  (1013 326)  (1013 326)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 326)  (1014 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 326)  (1016 326)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (1019 326)  (1019 326)  LC_3 Logic Functioning bit
 (39 6)  (1021 326)  (1021 326)  LC_3 Logic Functioning bit
 (41 6)  (1023 326)  (1023 326)  LC_3 Logic Functioning bit
 (43 6)  (1025 326)  (1025 326)  LC_3 Logic Functioning bit
 (46 6)  (1028 326)  (1028 326)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (1008 327)  (1008 327)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (28 7)  (1010 327)  (1010 327)  routing T_19_20.lc_trk_g2_7 <X> T_19_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (1011 327)  (1011 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (1013 327)  (1013 327)  routing T_19_20.lc_trk_g1_7 <X> T_19_20.wire_logic_cluster/lc_3/in_3
 (36 7)  (1018 327)  (1018 327)  LC_3 Logic Functioning bit
 (38 7)  (1020 327)  (1020 327)  LC_3 Logic Functioning bit
 (40 7)  (1022 327)  (1022 327)  LC_3 Logic Functioning bit
 (42 7)  (1024 327)  (1024 327)  LC_3 Logic Functioning bit
 (46 7)  (1028 327)  (1028 327)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (36 8)  (1018 328)  (1018 328)  LC_4 Logic Functioning bit
 (43 8)  (1025 328)  (1025 328)  LC_4 Logic Functioning bit
 (50 8)  (1032 328)  (1032 328)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (1008 329)  (1008 329)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 329)  (1009 329)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (28 9)  (1010 329)  (1010 329)  routing T_19_20.lc_trk_g3_3 <X> T_19_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 329)  (1011 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (1019 329)  (1019 329)  LC_4 Logic Functioning bit
 (42 9)  (1024 329)  (1024 329)  LC_4 Logic Functioning bit
 (21 10)  (1003 330)  (1003 330)  routing T_19_20.sp4_v_t_26 <X> T_19_20.lc_trk_g2_7
 (22 10)  (1004 330)  (1004 330)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1005 330)  (1005 330)  routing T_19_20.sp4_v_t_26 <X> T_19_20.lc_trk_g2_7
 (32 10)  (1014 330)  (1014 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (1016 330)  (1016 330)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (1018 330)  (1018 330)  LC_5 Logic Functioning bit
 (38 10)  (1020 330)  (1020 330)  LC_5 Logic Functioning bit
 (47 10)  (1029 330)  (1029 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (12 11)  (994 331)  (994 331)  routing T_19_20.sp4_h_l_45 <X> T_19_20.sp4_v_t_45
 (21 11)  (1003 331)  (1003 331)  routing T_19_20.sp4_v_t_26 <X> T_19_20.lc_trk_g2_7
 (26 11)  (1008 331)  (1008 331)  routing T_19_20.lc_trk_g0_3 <X> T_19_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (1011 331)  (1011 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (1013 331)  (1013 331)  routing T_19_20.lc_trk_g1_3 <X> T_19_20.wire_logic_cluster/lc_5/in_3
 (37 11)  (1019 331)  (1019 331)  LC_5 Logic Functioning bit
 (39 11)  (1021 331)  (1021 331)  LC_5 Logic Functioning bit
 (21 12)  (1003 332)  (1003 332)  routing T_19_20.sp4_v_t_22 <X> T_19_20.lc_trk_g3_3
 (22 12)  (1004 332)  (1004 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1005 332)  (1005 332)  routing T_19_20.sp4_v_t_22 <X> T_19_20.lc_trk_g3_3
 (21 13)  (1003 333)  (1003 333)  routing T_19_20.sp4_v_t_22 <X> T_19_20.lc_trk_g3_3
 (5 14)  (987 334)  (987 334)  routing T_19_20.sp4_h_r_6 <X> T_19_20.sp4_h_l_44
 (4 15)  (986 335)  (986 335)  routing T_19_20.sp4_h_r_6 <X> T_19_20.sp4_h_l_44


LogicTile_21_20

 (2 6)  (1092 326)  (1092 326)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_23_20

 (27 4)  (1225 324)  (1225 324)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (1226 324)  (1226 324)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 324)  (1227 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (1228 324)  (1228 324)  routing T_23_20.lc_trk_g3_4 <X> T_23_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 324)  (1230 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1232 324)  (1232 324)  routing T_23_20.lc_trk_g1_2 <X> T_23_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 324)  (1234 324)  LC_2 Logic Functioning bit
 (38 4)  (1236 324)  (1236 324)  LC_2 Logic Functioning bit
 (22 5)  (1220 325)  (1220 325)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (1221 325)  (1221 325)  routing T_23_20.sp12_h_l_17 <X> T_23_20.lc_trk_g1_2
 (25 5)  (1223 325)  (1223 325)  routing T_23_20.sp12_h_l_17 <X> T_23_20.lc_trk_g1_2
 (31 5)  (1229 325)  (1229 325)  routing T_23_20.lc_trk_g1_2 <X> T_23_20.wire_logic_cluster/lc_2/in_3
 (36 5)  (1234 325)  (1234 325)  LC_2 Logic Functioning bit
 (38 5)  (1236 325)  (1236 325)  LC_2 Logic Functioning bit
 (51 5)  (1249 325)  (1249 325)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 15)  (1212 335)  (1212 335)  routing T_23_20.sp4_r_v_b_44 <X> T_23_20.lc_trk_g3_4
 (17 15)  (1215 335)  (1215 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_24_20

 (22 3)  (1274 323)  (1274 323)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1275 323)  (1275 323)  routing T_24_20.sp4_v_b_22 <X> T_24_20.lc_trk_g0_6
 (24 3)  (1276 323)  (1276 323)  routing T_24_20.sp4_v_b_22 <X> T_24_20.lc_trk_g0_6
 (16 6)  (1268 326)  (1268 326)  routing T_24_20.sp12_h_l_18 <X> T_24_20.lc_trk_g1_5
 (17 6)  (1269 326)  (1269 326)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (29 6)  (1281 326)  (1281 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 326)  (1282 326)  routing T_24_20.lc_trk_g0_6 <X> T_24_20.wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 326)  (1283 326)  routing T_24_20.lc_trk_g1_5 <X> T_24_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 326)  (1284 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 326)  (1286 326)  routing T_24_20.lc_trk_g1_5 <X> T_24_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 326)  (1288 326)  LC_3 Logic Functioning bit
 (38 6)  (1290 326)  (1290 326)  LC_3 Logic Functioning bit
 (18 7)  (1270 327)  (1270 327)  routing T_24_20.sp12_h_l_18 <X> T_24_20.lc_trk_g1_5
 (30 7)  (1282 327)  (1282 327)  routing T_24_20.lc_trk_g0_6 <X> T_24_20.wire_logic_cluster/lc_3/in_1
 (36 7)  (1288 327)  (1288 327)  LC_3 Logic Functioning bit
 (38 7)  (1290 327)  (1290 327)  LC_3 Logic Functioning bit
 (47 7)  (1299 327)  (1299 327)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (52 7)  (1304 327)  (1304 327)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (4 8)  (1256 328)  (1256 328)  routing T_24_20.sp4_h_l_43 <X> T_24_20.sp4_v_b_6
 (5 9)  (1257 329)  (1257 329)  routing T_24_20.sp4_h_l_43 <X> T_24_20.sp4_v_b_6
 (11 14)  (1263 334)  (1263 334)  routing T_24_20.sp4_h_l_43 <X> T_24_20.sp4_v_t_46


RAM_Tile_25_20

 (7 0)  (1313 320)  (1313 320)  Ram config bit: MEMT_bram_cbit_1

 (21 0)  (1327 320)  (1327 320)  routing T_25_20.lft_op_3 <X> T_25_20.lc_trk_g0_3
 (22 0)  (1328 320)  (1328 320)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (1330 320)  (1330 320)  routing T_25_20.lft_op_3 <X> T_25_20.lc_trk_g0_3
 (7 1)  (1313 321)  (1313 321)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 322)  (1306 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (1 2)  (1307 322)  (1307 322)  routing T_25_20.glb_netwk_6 <X> T_25_20.wire_bram/ram/WCLK
 (2 2)  (1308 322)  (1308 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 322)  (1313 322)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 323)  (1313 323)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 324)  (1306 324)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.wire_bram/ram/WCLKE
 (1 4)  (1307 324)  (1307 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (6 4)  (1312 324)  (1312 324)  routing T_25_20.sp4_v_t_37 <X> T_25_20.sp4_v_b_3
 (7 4)  (1313 324)  (1313 324)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (0 5)  (1306 325)  (1306 325)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.wire_bram/ram/WCLKE
 (1 5)  (1307 325)  (1307 325)  routing T_25_20.lc_trk_g3_3 <X> T_25_20.wire_bram/ram/WCLKE
 (5 5)  (1311 325)  (1311 325)  routing T_25_20.sp4_v_t_37 <X> T_25_20.sp4_v_b_3
 (7 5)  (1313 325)  (1313 325)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 326)  (1313 326)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (5 7)  (1311 327)  (1311 327)  routing T_25_20.sp4_h_l_38 <X> T_25_20.sp4_v_t_38
 (7 7)  (1313 327)  (1313 327)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (29 8)  (1335 328)  (1335 328)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (30 9)  (1336 329)  (1336 329)  routing T_25_20.lc_trk_g0_3 <X> T_25_20.wire_bram/ram/WDATA_3
 (39 9)  (1345 329)  (1345 329)  Enable bit of Mux _out_links/OutMux0_4 => wire_bram/ram/RDATA_3 sp4_v_b_8
 (11 12)  (1317 332)  (1317 332)  routing T_25_20.sp4_v_t_45 <X> T_25_20.sp4_v_b_11
 (21 12)  (1327 332)  (1327 332)  routing T_25_20.sp4_v_t_22 <X> T_25_20.lc_trk_g3_3
 (22 12)  (1328 332)  (1328 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (1329 332)  (1329 332)  routing T_25_20.sp4_v_t_22 <X> T_25_20.lc_trk_g3_3
 (12 13)  (1318 333)  (1318 333)  routing T_25_20.sp4_v_t_45 <X> T_25_20.sp4_v_b_11
 (21 13)  (1327 333)  (1327 333)  routing T_25_20.sp4_v_t_22 <X> T_25_20.lc_trk_g3_3
 (0 14)  (1306 334)  (1306 334)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (1 14)  (1307 334)  (1307 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 334)  (1323 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 335)  (1306 335)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE
 (1 15)  (1307 335)  (1307 335)  routing T_25_20.lc_trk_g3_5 <X> T_25_20.wire_bram/ram/WE


LogicTile_1_19

 (0 2)  (18 306)  (18 306)  routing T_1_19.glb_netwk_6 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (1 2)  (19 306)  (19 306)  routing T_1_19.glb_netwk_6 <X> T_1_19.wire_logic_cluster/lc_7/clk
 (2 2)  (20 306)  (20 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (40 306)  (40 306)  Enable bit of Mux _local_links/g0_mux_7 => glb2local_3 lc_trk_g0_7
 (32 2)  (50 306)  (50 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (51 306)  (51 306)  routing T_1_19.lc_trk_g2_2 <X> T_1_19.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 306)  (54 306)  LC_1 Logic Functioning bit
 (37 2)  (55 306)  (55 306)  LC_1 Logic Functioning bit
 (38 2)  (56 306)  (56 306)  LC_1 Logic Functioning bit
 (39 2)  (57 306)  (57 306)  LC_1 Logic Functioning bit
 (45 2)  (63 306)  (63 306)  LC_1 Logic Functioning bit
 (31 3)  (49 307)  (49 307)  routing T_1_19.lc_trk_g2_2 <X> T_1_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 307)  (54 307)  LC_1 Logic Functioning bit
 (37 3)  (55 307)  (55 307)  LC_1 Logic Functioning bit
 (38 3)  (56 307)  (56 307)  LC_1 Logic Functioning bit
 (39 3)  (57 307)  (57 307)  LC_1 Logic Functioning bit
 (46 3)  (64 307)  (64 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (22 9)  (40 313)  (40 313)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (42 313)  (42 313)  routing T_1_19.tnl_op_2 <X> T_1_19.lc_trk_g2_2
 (25 9)  (43 313)  (43 313)  routing T_1_19.tnl_op_2 <X> T_1_19.lc_trk_g2_2
 (1 12)  (19 316)  (19 316)  Enable bit of Mux _local_links/global_mux_3 => glb_netwk_4 glb2local_3
 (27 12)  (45 316)  (45 316)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (46 316)  (46 316)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 316)  (47 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 316)  (48 316)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (49 316)  (49 316)  routing T_1_19.lc_trk_g0_7 <X> T_1_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 316)  (50 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (36 12)  (54 316)  (54 316)  LC_6 Logic Functioning bit
 (37 12)  (55 316)  (55 316)  LC_6 Logic Functioning bit
 (38 12)  (56 316)  (56 316)  LC_6 Logic Functioning bit
 (39 12)  (57 316)  (57 316)  LC_6 Logic Functioning bit
 (41 12)  (59 316)  (59 316)  LC_6 Logic Functioning bit
 (43 12)  (61 316)  (61 316)  LC_6 Logic Functioning bit
 (1 13)  (19 317)  (19 317)  routing T_1_19.glb_netwk_4 <X> T_1_19.glb2local_3
 (30 13)  (48 317)  (48 317)  routing T_1_19.lc_trk_g3_6 <X> T_1_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (49 317)  (49 317)  routing T_1_19.lc_trk_g0_7 <X> T_1_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (54 317)  (54 317)  LC_6 Logic Functioning bit
 (37 13)  (55 317)  (55 317)  LC_6 Logic Functioning bit
 (38 13)  (56 317)  (56 317)  LC_6 Logic Functioning bit
 (39 13)  (57 317)  (57 317)  LC_6 Logic Functioning bit
 (41 13)  (59 317)  (59 317)  LC_6 Logic Functioning bit
 (43 13)  (61 317)  (61 317)  LC_6 Logic Functioning bit
 (51 13)  (69 317)  (69 317)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (25 14)  (43 318)  (43 318)  routing T_1_19.sp12_v_b_6 <X> T_1_19.lc_trk_g3_6
 (22 15)  (40 319)  (40 319)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_6 lc_trk_g3_6
 (24 15)  (42 319)  (42 319)  routing T_1_19.sp12_v_b_6 <X> T_1_19.lc_trk_g3_6
 (25 15)  (43 319)  (43 319)  routing T_1_19.sp12_v_b_6 <X> T_1_19.lc_trk_g3_6


LogicTile_3_19

 (0 2)  (126 306)  (126 306)  routing T_3_19.glb_netwk_6 <X> T_3_19.wire_logic_cluster/lc_7/clk
 (1 2)  (127 306)  (127 306)  routing T_3_19.glb_netwk_6 <X> T_3_19.wire_logic_cluster/lc_7/clk
 (2 2)  (128 306)  (128 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 4)  (157 308)  (157 308)  routing T_3_19.lc_trk_g2_7 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (158 308)  (158 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (159 308)  (159 308)  routing T_3_19.lc_trk_g2_7 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (162 308)  (162 308)  LC_2 Logic Functioning bit
 (37 4)  (163 308)  (163 308)  LC_2 Logic Functioning bit
 (38 4)  (164 308)  (164 308)  LC_2 Logic Functioning bit
 (39 4)  (165 308)  (165 308)  LC_2 Logic Functioning bit
 (45 4)  (171 308)  (171 308)  LC_2 Logic Functioning bit
 (31 5)  (157 309)  (157 309)  routing T_3_19.lc_trk_g2_7 <X> T_3_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (162 309)  (162 309)  LC_2 Logic Functioning bit
 (37 5)  (163 309)  (163 309)  LC_2 Logic Functioning bit
 (38 5)  (164 309)  (164 309)  LC_2 Logic Functioning bit
 (39 5)  (165 309)  (165 309)  LC_2 Logic Functioning bit
 (22 9)  (148 313)  (148 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (149 313)  (149 313)  routing T_3_19.sp4_h_l_15 <X> T_3_19.lc_trk_g2_2
 (24 9)  (150 313)  (150 313)  routing T_3_19.sp4_h_l_15 <X> T_3_19.lc_trk_g2_2
 (25 9)  (151 313)  (151 313)  routing T_3_19.sp4_h_l_15 <X> T_3_19.lc_trk_g2_2
 (21 10)  (147 314)  (147 314)  routing T_3_19.wire_logic_cluster/lc_7/out <X> T_3_19.lc_trk_g2_7
 (22 10)  (148 314)  (148 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 12)  (151 316)  (151 316)  routing T_3_19.wire_logic_cluster/lc_2/out <X> T_3_19.lc_trk_g3_2
 (32 12)  (158 316)  (158 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (159 316)  (159 316)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (160 316)  (160 316)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (162 316)  (162 316)  LC_6 Logic Functioning bit
 (37 12)  (163 316)  (163 316)  LC_6 Logic Functioning bit
 (38 12)  (164 316)  (164 316)  LC_6 Logic Functioning bit
 (39 12)  (165 316)  (165 316)  LC_6 Logic Functioning bit
 (45 12)  (171 316)  (171 316)  LC_6 Logic Functioning bit
 (22 13)  (148 317)  (148 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (157 317)  (157 317)  routing T_3_19.lc_trk_g3_2 <X> T_3_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (162 317)  (162 317)  LC_6 Logic Functioning bit
 (37 13)  (163 317)  (163 317)  LC_6 Logic Functioning bit
 (38 13)  (164 317)  (164 317)  LC_6 Logic Functioning bit
 (39 13)  (165 317)  (165 317)  LC_6 Logic Functioning bit
 (53 13)  (179 317)  (179 317)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (32 14)  (158 318)  (158 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (159 318)  (159 318)  routing T_3_19.lc_trk_g2_2 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (162 318)  (162 318)  LC_7 Logic Functioning bit
 (37 14)  (163 318)  (163 318)  LC_7 Logic Functioning bit
 (38 14)  (164 318)  (164 318)  LC_7 Logic Functioning bit
 (39 14)  (165 318)  (165 318)  LC_7 Logic Functioning bit
 (45 14)  (171 318)  (171 318)  LC_7 Logic Functioning bit
 (31 15)  (157 319)  (157 319)  routing T_3_19.lc_trk_g2_2 <X> T_3_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (162 319)  (162 319)  LC_7 Logic Functioning bit
 (37 15)  (163 319)  (163 319)  LC_7 Logic Functioning bit
 (38 15)  (164 319)  (164 319)  LC_7 Logic Functioning bit
 (39 15)  (165 319)  (165 319)  LC_7 Logic Functioning bit


LogicTile_6_19

 (26 0)  (314 304)  (314 304)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 304)  (315 304)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 304)  (316 304)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 304)  (317 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 304)  (318 304)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (319 304)  (319 304)  routing T_6_19.lc_trk_g0_5 <X> T_6_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 304)  (320 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (36 0)  (324 304)  (324 304)  LC_0 Logic Functioning bit
 (38 0)  (326 304)  (326 304)  LC_0 Logic Functioning bit
 (27 1)  (315 305)  (315 305)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (316 305)  (316 305)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 305)  (317 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 305)  (318 305)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.wire_logic_cluster/lc_0/in_1
 (36 1)  (324 305)  (324 305)  LC_0 Logic Functioning bit
 (37 1)  (325 305)  (325 305)  LC_0 Logic Functioning bit
 (38 1)  (326 305)  (326 305)  LC_0 Logic Functioning bit
 (39 1)  (327 305)  (327 305)  LC_0 Logic Functioning bit
 (15 2)  (303 306)  (303 306)  routing T_6_19.sp4_h_r_21 <X> T_6_19.lc_trk_g0_5
 (16 2)  (304 306)  (304 306)  routing T_6_19.sp4_h_r_21 <X> T_6_19.lc_trk_g0_5
 (17 2)  (305 306)  (305 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (306 306)  (306 306)  routing T_6_19.sp4_h_r_21 <X> T_6_19.lc_trk_g0_5
 (18 3)  (306 307)  (306 307)  routing T_6_19.sp4_h_r_21 <X> T_6_19.lc_trk_g0_5
 (15 5)  (303 309)  (303 309)  routing T_6_19.sp4_v_t_5 <X> T_6_19.lc_trk_g1_0
 (16 5)  (304 309)  (304 309)  routing T_6_19.sp4_v_t_5 <X> T_6_19.lc_trk_g1_0
 (17 5)  (305 309)  (305 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (28 10)  (316 314)  (316 314)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 314)  (317 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 314)  (318 314)  routing T_6_19.lc_trk_g2_4 <X> T_6_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (319 314)  (319 314)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 314)  (320 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 314)  (321 314)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 314)  (322 314)  routing T_6_19.lc_trk_g3_5 <X> T_6_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (323 314)  (323 314)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.input_2_5
 (36 10)  (324 314)  (324 314)  LC_5 Logic Functioning bit
 (37 10)  (325 314)  (325 314)  LC_5 Logic Functioning bit
 (38 10)  (326 314)  (326 314)  LC_5 Logic Functioning bit
 (39 10)  (327 314)  (327 314)  LC_5 Logic Functioning bit
 (40 10)  (328 314)  (328 314)  LC_5 Logic Functioning bit
 (41 10)  (329 314)  (329 314)  LC_5 Logic Functioning bit
 (43 10)  (331 314)  (331 314)  LC_5 Logic Functioning bit
 (17 11)  (305 315)  (305 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (27 11)  (315 315)  (315 315)  routing T_6_19.lc_trk_g1_0 <X> T_6_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 315)  (317 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 315)  (320 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (321 315)  (321 315)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.input_2_5
 (34 11)  (322 315)  (322 315)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.input_2_5
 (35 11)  (323 315)  (323 315)  routing T_6_19.lc_trk_g3_6 <X> T_6_19.input_2_5
 (36 11)  (324 315)  (324 315)  LC_5 Logic Functioning bit
 (39 11)  (327 315)  (327 315)  LC_5 Logic Functioning bit
 (40 11)  (328 315)  (328 315)  LC_5 Logic Functioning bit
 (41 11)  (329 315)  (329 315)  LC_5 Logic Functioning bit
 (43 11)  (331 315)  (331 315)  LC_5 Logic Functioning bit
 (17 14)  (305 318)  (305 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (25 14)  (313 318)  (313 318)  routing T_6_19.sp4_v_b_38 <X> T_6_19.lc_trk_g3_6
 (22 15)  (310 319)  (310 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (311 319)  (311 319)  routing T_6_19.sp4_v_b_38 <X> T_6_19.lc_trk_g3_6
 (25 15)  (313 319)  (313 319)  routing T_6_19.sp4_v_b_38 <X> T_6_19.lc_trk_g3_6


LogicTile_7_19

 (29 0)  (371 304)  (371 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 304)  (372 304)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (374 304)  (374 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (375 304)  (375 304)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (376 304)  (376 304)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (377 304)  (377 304)  routing T_7_19.lc_trk_g2_4 <X> T_7_19.input_2_0
 (36 0)  (378 304)  (378 304)  LC_0 Logic Functioning bit
 (37 0)  (379 304)  (379 304)  LC_0 Logic Functioning bit
 (38 0)  (380 304)  (380 304)  LC_0 Logic Functioning bit
 (39 0)  (381 304)  (381 304)  LC_0 Logic Functioning bit
 (26 1)  (368 305)  (368 305)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (369 305)  (369 305)  routing T_7_19.lc_trk_g1_3 <X> T_7_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 305)  (371 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 305)  (372 305)  routing T_7_19.lc_trk_g0_7 <X> T_7_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 305)  (374 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (375 305)  (375 305)  routing T_7_19.lc_trk_g2_4 <X> T_7_19.input_2_0
 (36 1)  (378 305)  (378 305)  LC_0 Logic Functioning bit
 (37 1)  (379 305)  (379 305)  LC_0 Logic Functioning bit
 (38 1)  (380 305)  (380 305)  LC_0 Logic Functioning bit
 (21 2)  (363 306)  (363 306)  routing T_7_19.sp4_v_b_15 <X> T_7_19.lc_trk_g0_7
 (22 2)  (364 306)  (364 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (365 306)  (365 306)  routing T_7_19.sp4_v_b_15 <X> T_7_19.lc_trk_g0_7
 (21 3)  (363 307)  (363 307)  routing T_7_19.sp4_v_b_15 <X> T_7_19.lc_trk_g0_7
 (22 4)  (364 308)  (364 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (363 309)  (363 309)  routing T_7_19.sp4_r_v_b_27 <X> T_7_19.lc_trk_g1_3
 (14 11)  (356 315)  (356 315)  routing T_7_19.sp4_r_v_b_36 <X> T_7_19.lc_trk_g2_4
 (17 11)  (359 315)  (359 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (14 12)  (356 316)  (356 316)  routing T_7_19.sp4_h_l_21 <X> T_7_19.lc_trk_g3_0
 (15 13)  (357 317)  (357 317)  routing T_7_19.sp4_h_l_21 <X> T_7_19.lc_trk_g3_0
 (16 13)  (358 317)  (358 317)  routing T_7_19.sp4_h_l_21 <X> T_7_19.lc_trk_g3_0
 (17 13)  (359 317)  (359 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0


LogicTile_9_19

 (14 1)  (452 305)  (452 305)  routing T_9_19.top_op_0 <X> T_9_19.lc_trk_g0_0
 (15 1)  (453 305)  (453 305)  routing T_9_19.top_op_0 <X> T_9_19.lc_trk_g0_0
 (17 1)  (455 305)  (455 305)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (438 306)  (438 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (1 2)  (439 306)  (439 306)  routing T_9_19.glb_netwk_6 <X> T_9_19.wire_logic_cluster/lc_7/clk
 (2 2)  (440 306)  (440 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (463 306)  (463 306)  routing T_9_19.wire_logic_cluster/lc_6/out <X> T_9_19.lc_trk_g0_6
 (26 2)  (464 306)  (464 306)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (467 306)  (467 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (469 306)  (469 306)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 306)  (470 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (474 306)  (474 306)  LC_1 Logic Functioning bit
 (38 2)  (476 306)  (476 306)  LC_1 Logic Functioning bit
 (22 3)  (460 307)  (460 307)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (26 3)  (464 307)  (464 307)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (466 307)  (466 307)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 307)  (467 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 307)  (469 307)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_1/in_3
 (40 3)  (478 307)  (478 307)  LC_1 Logic Functioning bit
 (41 3)  (479 307)  (479 307)  LC_1 Logic Functioning bit
 (42 3)  (480 307)  (480 307)  LC_1 Logic Functioning bit
 (43 3)  (481 307)  (481 307)  LC_1 Logic Functioning bit
 (1 4)  (439 308)  (439 308)  Enable bit of Mux _global_links/ce_mux => glb_netwk_3 wire_logic_cluster/lc_7/cen
 (5 4)  (443 308)  (443 308)  routing T_9_19.sp4_v_t_38 <X> T_9_19.sp4_h_r_3
 (28 4)  (466 308)  (466 308)  routing T_9_19.lc_trk_g2_1 <X> T_9_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (467 308)  (467 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (469 308)  (469 308)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (470 308)  (470 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (471 308)  (471 308)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (475 308)  (475 308)  LC_2 Logic Functioning bit
 (39 4)  (477 308)  (477 308)  LC_2 Logic Functioning bit
 (42 4)  (480 308)  (480 308)  LC_2 Logic Functioning bit
 (50 4)  (488 308)  (488 308)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (438 309)  (438 309)  routing T_9_19.glb_netwk_3 <X> T_9_19.wire_logic_cluster/lc_7/cen
 (26 5)  (464 309)  (464 309)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (465 309)  (465 309)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (466 309)  (466 309)  routing T_9_19.lc_trk_g3_3 <X> T_9_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (467 309)  (467 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (42 5)  (480 309)  (480 309)  LC_2 Logic Functioning bit
 (15 6)  (453 310)  (453 310)  routing T_9_19.top_op_5 <X> T_9_19.lc_trk_g1_5
 (17 6)  (455 310)  (455 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (31 6)  (469 310)  (469 310)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (470 310)  (470 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (473 310)  (473 310)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.input_2_3
 (38 6)  (476 310)  (476 310)  LC_3 Logic Functioning bit
 (39 6)  (477 310)  (477 310)  LC_3 Logic Functioning bit
 (41 6)  (479 310)  (479 310)  LC_3 Logic Functioning bit
 (42 6)  (480 310)  (480 310)  LC_3 Logic Functioning bit
 (18 7)  (456 311)  (456 311)  routing T_9_19.top_op_5 <X> T_9_19.lc_trk_g1_5
 (28 7)  (466 311)  (466 311)  routing T_9_19.lc_trk_g2_1 <X> T_9_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (467 311)  (467 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (469 311)  (469 311)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_3/in_3
 (32 7)  (470 311)  (470 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (471 311)  (471 311)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.input_2_3
 (35 7)  (473 311)  (473 311)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.input_2_3
 (38 7)  (476 311)  (476 311)  LC_3 Logic Functioning bit
 (39 7)  (477 311)  (477 311)  LC_3 Logic Functioning bit
 (40 7)  (478 311)  (478 311)  LC_3 Logic Functioning bit
 (43 7)  (481 311)  (481 311)  LC_3 Logic Functioning bit
 (9 8)  (447 312)  (447 312)  routing T_9_19.sp4_v_t_42 <X> T_9_19.sp4_h_r_7
 (16 8)  (454 312)  (454 312)  routing T_9_19.sp4_v_b_33 <X> T_9_19.lc_trk_g2_1
 (17 8)  (455 312)  (455 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (456 312)  (456 312)  routing T_9_19.sp4_v_b_33 <X> T_9_19.lc_trk_g2_1
 (25 8)  (463 312)  (463 312)  routing T_9_19.sp4_h_r_42 <X> T_9_19.lc_trk_g2_2
 (26 8)  (464 312)  (464 312)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (466 312)  (466 312)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (467 312)  (467 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (468 312)  (468 312)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (470 312)  (470 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (471 312)  (471 312)  routing T_9_19.lc_trk_g2_1 <X> T_9_19.wire_logic_cluster/lc_4/in_3
 (37 8)  (475 312)  (475 312)  LC_4 Logic Functioning bit
 (39 8)  (477 312)  (477 312)  LC_4 Logic Functioning bit
 (16 9)  (454 313)  (454 313)  routing T_9_19.sp12_v_b_8 <X> T_9_19.lc_trk_g2_0
 (17 9)  (455 313)  (455 313)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (456 313)  (456 313)  routing T_9_19.sp4_v_b_33 <X> T_9_19.lc_trk_g2_1
 (22 9)  (460 313)  (460 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (461 313)  (461 313)  routing T_9_19.sp4_h_r_42 <X> T_9_19.lc_trk_g2_2
 (24 9)  (462 313)  (462 313)  routing T_9_19.sp4_h_r_42 <X> T_9_19.lc_trk_g2_2
 (25 9)  (463 313)  (463 313)  routing T_9_19.sp4_h_r_42 <X> T_9_19.lc_trk_g2_2
 (26 9)  (464 313)  (464 313)  routing T_9_19.lc_trk_g0_6 <X> T_9_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (467 313)  (467 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (468 313)  (468 313)  routing T_9_19.lc_trk_g2_7 <X> T_9_19.wire_logic_cluster/lc_4/in_1
 (37 9)  (475 313)  (475 313)  LC_4 Logic Functioning bit
 (39 9)  (477 313)  (477 313)  LC_4 Logic Functioning bit
 (40 9)  (478 313)  (478 313)  LC_4 Logic Functioning bit
 (41 9)  (479 313)  (479 313)  LC_4 Logic Functioning bit
 (42 9)  (480 313)  (480 313)  LC_4 Logic Functioning bit
 (43 9)  (481 313)  (481 313)  LC_4 Logic Functioning bit
 (12 10)  (450 314)  (450 314)  routing T_9_19.sp4_h_r_5 <X> T_9_19.sp4_h_l_45
 (17 10)  (455 314)  (455 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (459 314)  (459 314)  routing T_9_19.wire_logic_cluster/lc_7/out <X> T_9_19.lc_trk_g2_7
 (22 10)  (460 314)  (460 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (465 314)  (465 314)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (467 314)  (467 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (468 314)  (468 314)  routing T_9_19.lc_trk_g1_5 <X> T_9_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (470 314)  (470 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (471 314)  (471 314)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (474 314)  (474 314)  LC_5 Logic Functioning bit
 (39 10)  (477 314)  (477 314)  LC_5 Logic Functioning bit
 (40 10)  (478 314)  (478 314)  LC_5 Logic Functioning bit
 (41 10)  (479 314)  (479 314)  LC_5 Logic Functioning bit
 (46 10)  (484 314)  (484 314)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (488 314)  (488 314)  Cascade bit: LH_LC05_inmux02_5

 (13 11)  (451 315)  (451 315)  routing T_9_19.sp4_h_r_5 <X> T_9_19.sp4_h_l_45
 (18 11)  (456 315)  (456 315)  routing T_9_19.sp4_r_v_b_37 <X> T_9_19.lc_trk_g2_5
 (31 11)  (469 315)  (469 315)  routing T_9_19.lc_trk_g2_2 <X> T_9_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (474 315)  (474 315)  LC_5 Logic Functioning bit
 (39 11)  (477 315)  (477 315)  LC_5 Logic Functioning bit
 (40 11)  (478 315)  (478 315)  LC_5 Logic Functioning bit
 (41 11)  (479 315)  (479 315)  LC_5 Logic Functioning bit
 (22 12)  (460 316)  (460 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (461 316)  (461 316)  routing T_9_19.sp12_v_b_19 <X> T_9_19.lc_trk_g3_3
 (25 12)  (463 316)  (463 316)  routing T_9_19.sp4_h_r_34 <X> T_9_19.lc_trk_g3_2
 (32 12)  (470 316)  (470 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (471 316)  (471 316)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (472 316)  (472 316)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (474 316)  (474 316)  LC_6 Logic Functioning bit
 (37 12)  (475 316)  (475 316)  LC_6 Logic Functioning bit
 (38 12)  (476 316)  (476 316)  LC_6 Logic Functioning bit
 (39 12)  (477 316)  (477 316)  LC_6 Logic Functioning bit
 (45 12)  (483 316)  (483 316)  LC_6 Logic Functioning bit
 (51 12)  (489 316)  (489 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (21 13)  (459 317)  (459 317)  routing T_9_19.sp12_v_b_19 <X> T_9_19.lc_trk_g3_3
 (22 13)  (460 317)  (460 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (461 317)  (461 317)  routing T_9_19.sp4_h_r_34 <X> T_9_19.lc_trk_g3_2
 (24 13)  (462 317)  (462 317)  routing T_9_19.sp4_h_r_34 <X> T_9_19.lc_trk_g3_2
 (31 13)  (469 317)  (469 317)  routing T_9_19.lc_trk_g3_2 <X> T_9_19.wire_logic_cluster/lc_6/in_3
 (36 13)  (474 317)  (474 317)  LC_6 Logic Functioning bit
 (37 13)  (475 317)  (475 317)  LC_6 Logic Functioning bit
 (38 13)  (476 317)  (476 317)  LC_6 Logic Functioning bit
 (39 13)  (477 317)  (477 317)  LC_6 Logic Functioning bit
 (46 13)  (484 317)  (484 317)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (52 13)  (490 317)  (490 317)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (438 318)  (438 318)  routing T_9_19.glb_netwk_4 <X> T_9_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (439 318)  (439 318)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (32 14)  (470 318)  (470 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (471 318)  (471 318)  routing T_9_19.lc_trk_g2_0 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (474 318)  (474 318)  LC_7 Logic Functioning bit
 (37 14)  (475 318)  (475 318)  LC_7 Logic Functioning bit
 (38 14)  (476 318)  (476 318)  LC_7 Logic Functioning bit
 (39 14)  (477 318)  (477 318)  LC_7 Logic Functioning bit
 (45 14)  (483 318)  (483 318)  LC_7 Logic Functioning bit
 (51 14)  (489 318)  (489 318)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (36 15)  (474 319)  (474 319)  LC_7 Logic Functioning bit
 (37 15)  (475 319)  (475 319)  LC_7 Logic Functioning bit
 (38 15)  (476 319)  (476 319)  LC_7 Logic Functioning bit
 (39 15)  (477 319)  (477 319)  LC_7 Logic Functioning bit
 (46 15)  (484 319)  (484 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (51 15)  (489 319)  (489 319)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (491 319)  (491 319)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_10_19

 (29 0)  (521 304)  (521 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 304)  (522 304)  routing T_10_19.lc_trk_g0_5 <X> T_10_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 304)  (523 304)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 304)  (524 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (525 304)  (525 304)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (526 304)  (526 304)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (527 304)  (527 304)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.input_2_0
 (36 0)  (528 304)  (528 304)  LC_0 Logic Functioning bit
 (37 0)  (529 304)  (529 304)  LC_0 Logic Functioning bit
 (38 0)  (530 304)  (530 304)  LC_0 Logic Functioning bit
 (39 0)  (531 304)  (531 304)  LC_0 Logic Functioning bit
 (42 0)  (534 304)  (534 304)  LC_0 Logic Functioning bit
 (43 0)  (535 304)  (535 304)  LC_0 Logic Functioning bit
 (47 0)  (539 304)  (539 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (9 1)  (501 305)  (501 305)  routing T_10_19.sp4_v_t_36 <X> T_10_19.sp4_v_b_1
 (22 1)  (514 305)  (514 305)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (518 305)  (518 305)  routing T_10_19.lc_trk_g0_2 <X> T_10_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (521 305)  (521 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (523 305)  (523 305)  routing T_10_19.lc_trk_g3_6 <X> T_10_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (524 305)  (524 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (525 305)  (525 305)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.input_2_0
 (35 1)  (527 305)  (527 305)  routing T_10_19.lc_trk_g2_6 <X> T_10_19.input_2_0
 (36 1)  (528 305)  (528 305)  LC_0 Logic Functioning bit
 (37 1)  (529 305)  (529 305)  LC_0 Logic Functioning bit
 (40 1)  (532 305)  (532 305)  LC_0 Logic Functioning bit
 (41 1)  (533 305)  (533 305)  LC_0 Logic Functioning bit
 (42 1)  (534 305)  (534 305)  LC_0 Logic Functioning bit
 (43 1)  (535 305)  (535 305)  LC_0 Logic Functioning bit
 (15 2)  (507 306)  (507 306)  routing T_10_19.top_op_5 <X> T_10_19.lc_trk_g0_5
 (17 2)  (509 306)  (509 306)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (514 306)  (514 306)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (516 306)  (516 306)  routing T_10_19.top_op_7 <X> T_10_19.lc_trk_g0_7
 (28 2)  (520 306)  (520 306)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 306)  (521 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (523 306)  (523 306)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (524 306)  (524 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 306)  (525 306)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (526 306)  (526 306)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_1/in_3
 (39 2)  (531 306)  (531 306)  LC_1 Logic Functioning bit
 (40 2)  (532 306)  (532 306)  LC_1 Logic Functioning bit
 (42 2)  (534 306)  (534 306)  LC_1 Logic Functioning bit
 (18 3)  (510 307)  (510 307)  routing T_10_19.top_op_5 <X> T_10_19.lc_trk_g0_5
 (21 3)  (513 307)  (513 307)  routing T_10_19.top_op_7 <X> T_10_19.lc_trk_g0_7
 (27 3)  (519 307)  (519 307)  routing T_10_19.lc_trk_g1_0 <X> T_10_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 307)  (521 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (522 307)  (522 307)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (524 307)  (524 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (525 307)  (525 307)  routing T_10_19.lc_trk_g2_1 <X> T_10_19.input_2_1
 (36 3)  (528 307)  (528 307)  LC_1 Logic Functioning bit
 (41 3)  (533 307)  (533 307)  LC_1 Logic Functioning bit
 (43 3)  (535 307)  (535 307)  LC_1 Logic Functioning bit
 (53 3)  (545 307)  (545 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (14 4)  (506 308)  (506 308)  routing T_10_19.sp4_h_r_8 <X> T_10_19.lc_trk_g1_0
 (26 4)  (518 308)  (518 308)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (520 308)  (520 308)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 308)  (521 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (522 308)  (522 308)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (524 308)  (524 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 308)  (525 308)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 308)  (529 308)  LC_2 Logic Functioning bit
 (39 4)  (531 308)  (531 308)  LC_2 Logic Functioning bit
 (40 4)  (532 308)  (532 308)  LC_2 Logic Functioning bit
 (42 4)  (534 308)  (534 308)  LC_2 Logic Functioning bit
 (43 4)  (535 308)  (535 308)  LC_2 Logic Functioning bit
 (15 5)  (507 309)  (507 309)  routing T_10_19.sp4_h_r_8 <X> T_10_19.lc_trk_g1_0
 (16 5)  (508 309)  (508 309)  routing T_10_19.sp4_h_r_8 <X> T_10_19.lc_trk_g1_0
 (17 5)  (509 309)  (509 309)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (22 5)  (514 309)  (514 309)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (516 309)  (516 309)  routing T_10_19.top_op_2 <X> T_10_19.lc_trk_g1_2
 (25 5)  (517 309)  (517 309)  routing T_10_19.top_op_2 <X> T_10_19.lc_trk_g1_2
 (26 5)  (518 309)  (518 309)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (519 309)  (519 309)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (28 5)  (520 309)  (520 309)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (521 309)  (521 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (523 309)  (523 309)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (524 309)  (524 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (525 309)  (525 309)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.input_2_2
 (34 5)  (526 309)  (526 309)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.input_2_2
 (36 5)  (528 309)  (528 309)  LC_2 Logic Functioning bit
 (37 5)  (529 309)  (529 309)  LC_2 Logic Functioning bit
 (41 5)  (533 309)  (533 309)  LC_2 Logic Functioning bit
 (42 5)  (534 309)  (534 309)  LC_2 Logic Functioning bit
 (43 5)  (535 309)  (535 309)  LC_2 Logic Functioning bit
 (53 5)  (545 309)  (545 309)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (28 6)  (520 310)  (520 310)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 310)  (521 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (523 310)  (523 310)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (524 310)  (524 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (525 310)  (525 310)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (526 310)  (526 310)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_3/in_3
 (39 6)  (531 310)  (531 310)  LC_3 Logic Functioning bit
 (40 6)  (532 310)  (532 310)  LC_3 Logic Functioning bit
 (42 6)  (534 310)  (534 310)  LC_3 Logic Functioning bit
 (46 6)  (538 310)  (538 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (544 310)  (544 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (27 7)  (519 311)  (519 311)  routing T_10_19.lc_trk_g1_0 <X> T_10_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 311)  (521 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (522 311)  (522 311)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (524 311)  (524 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (525 311)  (525 311)  routing T_10_19.lc_trk_g2_1 <X> T_10_19.input_2_3
 (36 7)  (528 311)  (528 311)  LC_3 Logic Functioning bit
 (41 7)  (533 311)  (533 311)  LC_3 Logic Functioning bit
 (43 7)  (535 311)  (535 311)  LC_3 Logic Functioning bit
 (16 8)  (508 312)  (508 312)  routing T_10_19.sp4_v_b_33 <X> T_10_19.lc_trk_g2_1
 (17 8)  (509 312)  (509 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (510 312)  (510 312)  routing T_10_19.sp4_v_b_33 <X> T_10_19.lc_trk_g2_1
 (22 8)  (514 312)  (514 312)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_19 lc_trk_g2_3
 (23 8)  (515 312)  (515 312)  routing T_10_19.sp12_v_b_19 <X> T_10_19.lc_trk_g2_3
 (26 8)  (518 312)  (518 312)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (519 312)  (519 312)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 312)  (521 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (523 312)  (523 312)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 312)  (524 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (532 312)  (532 312)  LC_4 Logic Functioning bit
 (42 8)  (534 312)  (534 312)  LC_4 Logic Functioning bit
 (13 9)  (505 313)  (505 313)  routing T_10_19.sp4_v_t_38 <X> T_10_19.sp4_h_r_8
 (18 9)  (510 313)  (510 313)  routing T_10_19.sp4_v_b_33 <X> T_10_19.lc_trk_g2_1
 (21 9)  (513 313)  (513 313)  routing T_10_19.sp12_v_b_19 <X> T_10_19.lc_trk_g2_3
 (22 9)  (514 313)  (514 313)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (516 313)  (516 313)  routing T_10_19.tnr_op_2 <X> T_10_19.lc_trk_g2_2
 (26 9)  (518 313)  (518 313)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (519 313)  (519 313)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (520 313)  (520 313)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 313)  (521 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (522 313)  (522 313)  routing T_10_19.lc_trk_g1_2 <X> T_10_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (523 313)  (523 313)  routing T_10_19.lc_trk_g0_7 <X> T_10_19.wire_logic_cluster/lc_4/in_3
 (37 9)  (529 313)  (529 313)  LC_4 Logic Functioning bit
 (39 9)  (531 313)  (531 313)  LC_4 Logic Functioning bit
 (40 9)  (532 313)  (532 313)  LC_4 Logic Functioning bit
 (42 9)  (534 313)  (534 313)  LC_4 Logic Functioning bit
 (8 10)  (500 314)  (500 314)  routing T_10_19.sp4_v_t_36 <X> T_10_19.sp4_h_l_42
 (9 10)  (501 314)  (501 314)  routing T_10_19.sp4_v_t_36 <X> T_10_19.sp4_h_l_42
 (10 10)  (502 314)  (502 314)  routing T_10_19.sp4_v_t_36 <X> T_10_19.sp4_h_l_42
 (15 10)  (507 314)  (507 314)  routing T_10_19.tnl_op_5 <X> T_10_19.lc_trk_g2_5
 (17 10)  (509 314)  (509 314)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (510 315)  (510 315)  routing T_10_19.tnl_op_5 <X> T_10_19.lc_trk_g2_5
 (22 11)  (514 315)  (514 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (517 315)  (517 315)  routing T_10_19.sp4_r_v_b_38 <X> T_10_19.lc_trk_g2_6
 (16 12)  (508 316)  (508 316)  routing T_10_19.sp4_v_b_33 <X> T_10_19.lc_trk_g3_1
 (17 12)  (509 316)  (509 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (510 316)  (510 316)  routing T_10_19.sp4_v_b_33 <X> T_10_19.lc_trk_g3_1
 (26 12)  (518 316)  (518 316)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 316)  (520 316)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 316)  (521 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 316)  (522 316)  routing T_10_19.lc_trk_g2_5 <X> T_10_19.wire_logic_cluster/lc_6/in_1
 (32 12)  (524 316)  (524 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 316)  (525 316)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 316)  (528 316)  LC_6 Logic Functioning bit
 (41 12)  (533 316)  (533 316)  LC_6 Logic Functioning bit
 (8 13)  (500 317)  (500 317)  routing T_10_19.sp4_v_t_42 <X> T_10_19.sp4_v_b_10
 (10 13)  (502 317)  (502 317)  routing T_10_19.sp4_v_t_42 <X> T_10_19.sp4_v_b_10
 (18 13)  (510 317)  (510 317)  routing T_10_19.sp4_v_b_33 <X> T_10_19.lc_trk_g3_1
 (26 13)  (518 317)  (518 317)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (519 317)  (519 317)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 317)  (520 317)  routing T_10_19.lc_trk_g3_7 <X> T_10_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 317)  (521 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (523 317)  (523 317)  routing T_10_19.lc_trk_g2_3 <X> T_10_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (524 317)  (524 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (525 317)  (525 317)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.input_2_6
 (34 13)  (526 317)  (526 317)  routing T_10_19.lc_trk_g3_1 <X> T_10_19.input_2_6
 (39 13)  (531 317)  (531 317)  LC_6 Logic Functioning bit
 (40 13)  (532 317)  (532 317)  LC_6 Logic Functioning bit
 (16 14)  (508 318)  (508 318)  routing T_10_19.sp4_v_b_37 <X> T_10_19.lc_trk_g3_5
 (17 14)  (509 318)  (509 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (510 318)  (510 318)  routing T_10_19.sp4_v_b_37 <X> T_10_19.lc_trk_g3_5
 (22 14)  (514 318)  (514 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (515 318)  (515 318)  routing T_10_19.sp4_h_r_31 <X> T_10_19.lc_trk_g3_7
 (24 14)  (516 318)  (516 318)  routing T_10_19.sp4_h_r_31 <X> T_10_19.lc_trk_g3_7
 (28 14)  (520 318)  (520 318)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 318)  (521 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (523 318)  (523 318)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (524 318)  (524 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (525 318)  (525 318)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (526 318)  (526 318)  routing T_10_19.lc_trk_g3_5 <X> T_10_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (528 318)  (528 318)  LC_7 Logic Functioning bit
 (37 14)  (529 318)  (529 318)  LC_7 Logic Functioning bit
 (47 14)  (539 318)  (539 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (542 318)  (542 318)  Cascade bit: LH_LC07_inmux02_5

 (18 15)  (510 319)  (510 319)  routing T_10_19.sp4_v_b_37 <X> T_10_19.lc_trk_g3_5
 (21 15)  (513 319)  (513 319)  routing T_10_19.sp4_h_r_31 <X> T_10_19.lc_trk_g3_7
 (22 15)  (514 319)  (514 319)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (516 319)  (516 319)  routing T_10_19.tnr_op_6 <X> T_10_19.lc_trk_g3_6
 (28 15)  (520 319)  (520 319)  routing T_10_19.lc_trk_g2_1 <X> T_10_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 319)  (521 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 319)  (522 319)  routing T_10_19.lc_trk_g2_2 <X> T_10_19.wire_logic_cluster/lc_7/in_1
 (42 15)  (534 319)  (534 319)  LC_7 Logic Functioning bit
 (43 15)  (535 319)  (535 319)  LC_7 Logic Functioning bit


LogicTile_11_19

 (8 0)  (554 304)  (554 304)  routing T_11_19.sp4_v_b_1 <X> T_11_19.sp4_h_r_1
 (9 0)  (555 304)  (555 304)  routing T_11_19.sp4_v_b_1 <X> T_11_19.sp4_h_r_1
 (22 0)  (568 304)  (568 304)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (570 304)  (570 304)  routing T_11_19.top_op_3 <X> T_11_19.lc_trk_g0_3
 (26 0)  (572 304)  (572 304)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (27 0)  (573 304)  (573 304)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 304)  (575 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 304)  (576 304)  routing T_11_19.lc_trk_g1_4 <X> T_11_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 304)  (577 304)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 304)  (578 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 304)  (580 304)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (40 0)  (586 304)  (586 304)  LC_0 Logic Functioning bit
 (41 0)  (587 304)  (587 304)  LC_0 Logic Functioning bit
 (42 0)  (588 304)  (588 304)  LC_0 Logic Functioning bit
 (43 0)  (589 304)  (589 304)  LC_0 Logic Functioning bit
 (47 0)  (593 304)  (593 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (14 1)  (560 305)  (560 305)  routing T_11_19.top_op_0 <X> T_11_19.lc_trk_g0_0
 (15 1)  (561 305)  (561 305)  routing T_11_19.top_op_0 <X> T_11_19.lc_trk_g0_0
 (17 1)  (563 305)  (563 305)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (567 305)  (567 305)  routing T_11_19.top_op_3 <X> T_11_19.lc_trk_g0_3
 (26 1)  (572 305)  (572 305)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 305)  (574 305)  routing T_11_19.lc_trk_g2_6 <X> T_11_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 305)  (575 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (577 305)  (577 305)  routing T_11_19.lc_trk_g1_6 <X> T_11_19.wire_logic_cluster/lc_0/in_3
 (36 1)  (582 305)  (582 305)  LC_0 Logic Functioning bit
 (37 1)  (583 305)  (583 305)  LC_0 Logic Functioning bit
 (38 1)  (584 305)  (584 305)  LC_0 Logic Functioning bit
 (39 1)  (585 305)  (585 305)  LC_0 Logic Functioning bit
 (15 2)  (561 306)  (561 306)  routing T_11_19.sp4_h_r_5 <X> T_11_19.lc_trk_g0_5
 (16 2)  (562 306)  (562 306)  routing T_11_19.sp4_h_r_5 <X> T_11_19.lc_trk_g0_5
 (17 2)  (563 306)  (563 306)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (26 2)  (572 306)  (572 306)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (31 2)  (577 306)  (577 306)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 306)  (578 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 306)  (579 306)  routing T_11_19.lc_trk_g2_4 <X> T_11_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (583 306)  (583 306)  LC_1 Logic Functioning bit
 (39 2)  (585 306)  (585 306)  LC_1 Logic Functioning bit
 (41 2)  (587 306)  (587 306)  LC_1 Logic Functioning bit
 (43 2)  (589 306)  (589 306)  LC_1 Logic Functioning bit
 (18 3)  (564 307)  (564 307)  routing T_11_19.sp4_h_r_5 <X> T_11_19.lc_trk_g0_5
 (27 3)  (573 307)  (573 307)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (574 307)  (574 307)  routing T_11_19.lc_trk_g3_4 <X> T_11_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 307)  (575 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (36 3)  (582 307)  (582 307)  LC_1 Logic Functioning bit
 (38 3)  (584 307)  (584 307)  LC_1 Logic Functioning bit
 (40 3)  (586 307)  (586 307)  LC_1 Logic Functioning bit
 (42 3)  (588 307)  (588 307)  LC_1 Logic Functioning bit
 (6 4)  (552 308)  (552 308)  routing T_11_19.sp4_v_t_37 <X> T_11_19.sp4_v_b_3
 (22 4)  (568 308)  (568 308)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (570 308)  (570 308)  routing T_11_19.top_op_3 <X> T_11_19.lc_trk_g1_3
 (25 4)  (571 308)  (571 308)  routing T_11_19.sp4_h_r_10 <X> T_11_19.lc_trk_g1_2
 (26 4)  (572 308)  (572 308)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (28 4)  (574 308)  (574 308)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 308)  (575 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 308)  (576 308)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 308)  (577 308)  routing T_11_19.lc_trk_g0_5 <X> T_11_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 308)  (578 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (582 308)  (582 308)  LC_2 Logic Functioning bit
 (37 4)  (583 308)  (583 308)  LC_2 Logic Functioning bit
 (42 4)  (588 308)  (588 308)  LC_2 Logic Functioning bit
 (50 4)  (596 308)  (596 308)  Cascade bit: LH_LC02_inmux02_5

 (5 5)  (551 309)  (551 309)  routing T_11_19.sp4_v_t_37 <X> T_11_19.sp4_v_b_3
 (13 5)  (559 309)  (559 309)  routing T_11_19.sp4_v_t_37 <X> T_11_19.sp4_h_r_5
 (21 5)  (567 309)  (567 309)  routing T_11_19.top_op_3 <X> T_11_19.lc_trk_g1_3
 (22 5)  (568 309)  (568 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (569 309)  (569 309)  routing T_11_19.sp4_h_r_10 <X> T_11_19.lc_trk_g1_2
 (24 5)  (570 309)  (570 309)  routing T_11_19.sp4_h_r_10 <X> T_11_19.lc_trk_g1_2
 (27 5)  (573 309)  (573 309)  routing T_11_19.lc_trk_g1_5 <X> T_11_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 309)  (575 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 309)  (576 309)  routing T_11_19.lc_trk_g2_7 <X> T_11_19.wire_logic_cluster/lc_2/in_1
 (43 5)  (589 309)  (589 309)  LC_2 Logic Functioning bit
 (14 6)  (560 310)  (560 310)  routing T_11_19.wire_logic_cluster/lc_4/out <X> T_11_19.lc_trk_g1_4
 (17 6)  (563 310)  (563 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (27 6)  (573 310)  (573 310)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 310)  (575 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 310)  (578 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 310)  (579 310)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_3/in_3
 (39 6)  (585 310)  (585 310)  LC_3 Logic Functioning bit
 (40 6)  (586 310)  (586 310)  LC_3 Logic Functioning bit
 (41 6)  (587 310)  (587 310)  LC_3 Logic Functioning bit
 (42 6)  (588 310)  (588 310)  LC_3 Logic Functioning bit
 (17 7)  (563 311)  (563 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (18 7)  (564 311)  (564 311)  routing T_11_19.sp4_r_v_b_29 <X> T_11_19.lc_trk_g1_5
 (22 7)  (568 311)  (568 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (570 311)  (570 311)  routing T_11_19.top_op_6 <X> T_11_19.lc_trk_g1_6
 (25 7)  (571 311)  (571 311)  routing T_11_19.top_op_6 <X> T_11_19.lc_trk_g1_6
 (26 7)  (572 311)  (572 311)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 311)  (573 311)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 311)  (574 311)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 311)  (575 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 311)  (576 311)  routing T_11_19.lc_trk_g1_3 <X> T_11_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 311)  (578 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (580 311)  (580 311)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.input_2_3
 (35 7)  (581 311)  (581 311)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.input_2_3
 (36 7)  (582 311)  (582 311)  LC_3 Logic Functioning bit
 (37 7)  (583 311)  (583 311)  LC_3 Logic Functioning bit
 (39 7)  (585 311)  (585 311)  LC_3 Logic Functioning bit
 (42 7)  (588 311)  (588 311)  LC_3 Logic Functioning bit
 (17 8)  (563 312)  (563 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (22 8)  (568 312)  (568 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (569 312)  (569 312)  routing T_11_19.sp4_h_r_27 <X> T_11_19.lc_trk_g2_3
 (24 8)  (570 312)  (570 312)  routing T_11_19.sp4_h_r_27 <X> T_11_19.lc_trk_g2_3
 (29 8)  (575 312)  (575 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 312)  (577 312)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 312)  (578 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 312)  (579 312)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_4/in_3
 (42 8)  (588 312)  (588 312)  LC_4 Logic Functioning bit
 (43 8)  (589 312)  (589 312)  LC_4 Logic Functioning bit
 (47 8)  (593 312)  (593 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (596 312)  (596 312)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (597 312)  (597 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (560 313)  (560 313)  routing T_11_19.tnl_op_0 <X> T_11_19.lc_trk_g2_0
 (15 9)  (561 313)  (561 313)  routing T_11_19.tnl_op_0 <X> T_11_19.lc_trk_g2_0
 (17 9)  (563 313)  (563 313)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (18 9)  (564 313)  (564 313)  routing T_11_19.sp4_r_v_b_33 <X> T_11_19.lc_trk_g2_1
 (21 9)  (567 313)  (567 313)  routing T_11_19.sp4_h_r_27 <X> T_11_19.lc_trk_g2_3
 (28 9)  (574 313)  (574 313)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 313)  (575 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (30 9)  (576 313)  (576 313)  routing T_11_19.lc_trk_g0_3 <X> T_11_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (582 313)  (582 313)  LC_4 Logic Functioning bit
 (37 9)  (583 313)  (583 313)  LC_4 Logic Functioning bit
 (38 9)  (584 313)  (584 313)  LC_4 Logic Functioning bit
 (39 9)  (585 313)  (585 313)  LC_4 Logic Functioning bit
 (42 9)  (588 313)  (588 313)  LC_4 Logic Functioning bit
 (43 9)  (589 313)  (589 313)  LC_4 Logic Functioning bit
 (46 9)  (592 313)  (592 313)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (48 9)  (594 313)  (594 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (560 314)  (560 314)  routing T_11_19.sp4_v_b_36 <X> T_11_19.lc_trk_g2_4
 (17 10)  (563 314)  (563 314)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 314)  (564 314)  routing T_11_19.wire_logic_cluster/lc_5/out <X> T_11_19.lc_trk_g2_5
 (22 10)  (568 314)  (568 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (569 314)  (569 314)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g2_7
 (24 10)  (570 314)  (570 314)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g2_7
 (25 10)  (571 314)  (571 314)  routing T_11_19.sp4_v_b_30 <X> T_11_19.lc_trk_g2_6
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 314)  (577 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 314)  (579 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 314)  (580 314)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 314)  (583 314)  LC_5 Logic Functioning bit
 (14 11)  (560 315)  (560 315)  routing T_11_19.sp4_v_b_36 <X> T_11_19.lc_trk_g2_4
 (16 11)  (562 315)  (562 315)  routing T_11_19.sp4_v_b_36 <X> T_11_19.lc_trk_g2_4
 (17 11)  (563 315)  (563 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (567 315)  (567 315)  routing T_11_19.sp4_h_r_31 <X> T_11_19.lc_trk_g2_7
 (22 11)  (568 315)  (568 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (569 315)  (569 315)  routing T_11_19.sp4_v_b_30 <X> T_11_19.lc_trk_g2_6
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g2_1 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 315)  (577 315)  routing T_11_19.lc_trk_g3_7 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (578 315)  (578 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_0 input_2_5
 (33 11)  (579 315)  (579 315)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.input_2_5
 (34 11)  (580 315)  (580 315)  routing T_11_19.lc_trk_g3_0 <X> T_11_19.input_2_5
 (38 11)  (584 315)  (584 315)  LC_5 Logic Functioning bit
 (8 12)  (554 316)  (554 316)  routing T_11_19.sp4_h_l_39 <X> T_11_19.sp4_h_r_10
 (10 12)  (556 316)  (556 316)  routing T_11_19.sp4_h_l_39 <X> T_11_19.sp4_h_r_10
 (27 12)  (573 316)  (573 316)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 316)  (575 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (578 316)  (578 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 316)  (579 316)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (580 316)  (580 316)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (40 12)  (586 316)  (586 316)  LC_6 Logic Functioning bit
 (41 12)  (587 316)  (587 316)  LC_6 Logic Functioning bit
 (50 12)  (596 316)  (596 316)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (597 316)  (597 316)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (560 317)  (560 317)  routing T_11_19.tnl_op_0 <X> T_11_19.lc_trk_g3_0
 (15 13)  (561 317)  (561 317)  routing T_11_19.tnl_op_0 <X> T_11_19.lc_trk_g3_0
 (17 13)  (563 317)  (563 317)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (568 317)  (568 317)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (570 317)  (570 317)  routing T_11_19.tnl_op_2 <X> T_11_19.lc_trk_g3_2
 (25 13)  (571 317)  (571 317)  routing T_11_19.tnl_op_2 <X> T_11_19.lc_trk_g3_2
 (28 13)  (574 317)  (574 317)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 317)  (575 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 317)  (576 317)  routing T_11_19.lc_trk_g1_2 <X> T_11_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 317)  (577 317)  routing T_11_19.lc_trk_g3_2 <X> T_11_19.wire_logic_cluster/lc_6/in_3
 (38 13)  (584 317)  (584 317)  LC_6 Logic Functioning bit
 (41 13)  (587 317)  (587 317)  LC_6 Logic Functioning bit
 (8 14)  (554 318)  (554 318)  routing T_11_19.sp4_v_t_47 <X> T_11_19.sp4_h_l_47
 (9 14)  (555 318)  (555 318)  routing T_11_19.sp4_v_t_47 <X> T_11_19.sp4_h_l_47
 (14 14)  (560 318)  (560 318)  routing T_11_19.sp4_h_r_36 <X> T_11_19.lc_trk_g3_4
 (15 14)  (561 318)  (561 318)  routing T_11_19.sp4_v_t_32 <X> T_11_19.lc_trk_g3_5
 (16 14)  (562 318)  (562 318)  routing T_11_19.sp4_v_t_32 <X> T_11_19.lc_trk_g3_5
 (17 14)  (563 318)  (563 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (568 318)  (568 318)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (570 318)  (570 318)  routing T_11_19.tnl_op_7 <X> T_11_19.lc_trk_g3_7
 (26 14)  (572 318)  (572 318)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 318)  (573 318)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 318)  (574 318)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 318)  (575 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 318)  (576 318)  routing T_11_19.lc_trk_g3_5 <X> T_11_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 318)  (578 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 318)  (579 318)  routing T_11_19.lc_trk_g2_0 <X> T_11_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (583 318)  (583 318)  LC_7 Logic Functioning bit
 (40 14)  (586 318)  (586 318)  LC_7 Logic Functioning bit
 (42 14)  (588 318)  (588 318)  LC_7 Logic Functioning bit
 (47 14)  (593 318)  (593 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (15 15)  (561 319)  (561 319)  routing T_11_19.sp4_h_r_36 <X> T_11_19.lc_trk_g3_4
 (16 15)  (562 319)  (562 319)  routing T_11_19.sp4_h_r_36 <X> T_11_19.lc_trk_g3_4
 (17 15)  (563 319)  (563 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (567 319)  (567 319)  routing T_11_19.tnl_op_7 <X> T_11_19.lc_trk_g3_7
 (28 15)  (574 319)  (574 319)  routing T_11_19.lc_trk_g2_5 <X> T_11_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 319)  (575 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (578 319)  (578 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (579 319)  (579 319)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.input_2_7
 (35 15)  (581 319)  (581 319)  routing T_11_19.lc_trk_g2_3 <X> T_11_19.input_2_7
 (43 15)  (589 319)  (589 319)  LC_7 Logic Functioning bit


LogicTile_12_19

 (8 0)  (608 304)  (608 304)  routing T_12_19.sp4_h_l_40 <X> T_12_19.sp4_h_r_1
 (10 0)  (610 304)  (610 304)  routing T_12_19.sp4_h_l_40 <X> T_12_19.sp4_h_r_1
 (15 0)  (615 304)  (615 304)  routing T_12_19.top_op_1 <X> T_12_19.lc_trk_g0_1
 (17 0)  (617 304)  (617 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (31 0)  (631 304)  (631 304)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 304)  (632 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 304)  (633 304)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 304)  (634 304)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 304)  (635 304)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.input_2_0
 (38 0)  (638 304)  (638 304)  LC_0 Logic Functioning bit
 (39 0)  (639 304)  (639 304)  LC_0 Logic Functioning bit
 (42 0)  (642 304)  (642 304)  LC_0 Logic Functioning bit
 (43 0)  (643 304)  (643 304)  LC_0 Logic Functioning bit
 (18 1)  (618 305)  (618 305)  routing T_12_19.top_op_1 <X> T_12_19.lc_trk_g0_1
 (22 1)  (622 305)  (622 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 305)  (624 305)  routing T_12_19.top_op_2 <X> T_12_19.lc_trk_g0_2
 (25 1)  (625 305)  (625 305)  routing T_12_19.top_op_2 <X> T_12_19.lc_trk_g0_2
 (32 1)  (632 305)  (632 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (38 1)  (638 305)  (638 305)  LC_0 Logic Functioning bit
 (39 1)  (639 305)  (639 305)  LC_0 Logic Functioning bit
 (42 1)  (642 305)  (642 305)  LC_0 Logic Functioning bit
 (43 1)  (643 305)  (643 305)  LC_0 Logic Functioning bit
 (46 1)  (646 305)  (646 305)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (53 1)  (653 305)  (653 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (14 2)  (614 306)  (614 306)  routing T_12_19.lft_op_4 <X> T_12_19.lc_trk_g0_4
 (22 2)  (622 306)  (622 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (623 306)  (623 306)  routing T_12_19.sp4_v_b_23 <X> T_12_19.lc_trk_g0_7
 (24 2)  (624 306)  (624 306)  routing T_12_19.sp4_v_b_23 <X> T_12_19.lc_trk_g0_7
 (25 2)  (625 306)  (625 306)  routing T_12_19.lft_op_6 <X> T_12_19.lc_trk_g0_6
 (26 2)  (626 306)  (626 306)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 306)  (629 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 306)  (631 306)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 306)  (632 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (634 306)  (634 306)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_1/in_3
 (50 2)  (650 306)  (650 306)  Cascade bit: LH_LC01_inmux02_5

 (1 3)  (601 307)  (601 307)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (15 3)  (615 307)  (615 307)  routing T_12_19.lft_op_4 <X> T_12_19.lc_trk_g0_4
 (17 3)  (617 307)  (617 307)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (622 307)  (622 307)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (624 307)  (624 307)  routing T_12_19.lft_op_6 <X> T_12_19.lc_trk_g0_6
 (26 3)  (626 307)  (626 307)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 307)  (629 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 307)  (630 307)  routing T_12_19.lc_trk_g0_2 <X> T_12_19.wire_logic_cluster/lc_1/in_1
 (38 3)  (638 307)  (638 307)  LC_1 Logic Functioning bit
 (39 3)  (639 307)  (639 307)  LC_1 Logic Functioning bit
 (42 3)  (642 307)  (642 307)  LC_1 Logic Functioning bit
 (43 3)  (643 307)  (643 307)  LC_1 Logic Functioning bit
 (26 4)  (626 308)  (626 308)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 308)  (627 308)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 308)  (628 308)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 308)  (629 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 308)  (630 308)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 308)  (631 308)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 308)  (632 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 308)  (634 308)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 308)  (635 308)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.input_2_2
 (38 4)  (638 308)  (638 308)  LC_2 Logic Functioning bit
 (42 4)  (642 308)  (642 308)  LC_2 Logic Functioning bit
 (22 5)  (622 309)  (622 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (625 309)  (625 309)  routing T_12_19.sp4_r_v_b_26 <X> T_12_19.lc_trk_g1_2
 (26 5)  (626 309)  (626 309)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 309)  (629 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 309)  (631 309)  routing T_12_19.lc_trk_g1_6 <X> T_12_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 309)  (632 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (37 5)  (637 309)  (637 309)  LC_2 Logic Functioning bit
 (41 5)  (641 309)  (641 309)  LC_2 Logic Functioning bit
 (12 6)  (612 310)  (612 310)  routing T_12_19.sp4_v_t_40 <X> T_12_19.sp4_h_l_40
 (17 6)  (617 310)  (617 310)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 310)  (618 310)  routing T_12_19.wire_logic_cluster/lc_5/out <X> T_12_19.lc_trk_g1_5
 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (624 310)  (624 310)  routing T_12_19.bot_op_7 <X> T_12_19.lc_trk_g1_7
 (27 6)  (627 310)  (627 310)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 310)  (629 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 310)  (630 310)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g1_5 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 310)  (636 310)  LC_3 Logic Functioning bit
 (38 6)  (638 310)  (638 310)  LC_3 Logic Functioning bit
 (42 6)  (642 310)  (642 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (46 6)  (646 310)  (646 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (650 310)  (650 310)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (611 311)  (611 311)  routing T_12_19.sp4_v_t_40 <X> T_12_19.sp4_h_l_40
 (22 7)  (622 311)  (622 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 311)  (624 311)  routing T_12_19.bot_op_6 <X> T_12_19.lc_trk_g1_6
 (30 7)  (630 311)  (630 311)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (636 311)  (636 311)  LC_3 Logic Functioning bit
 (38 7)  (638 311)  (638 311)  LC_3 Logic Functioning bit
 (42 7)  (642 311)  (642 311)  LC_3 Logic Functioning bit
 (43 7)  (643 311)  (643 311)  LC_3 Logic Functioning bit
 (26 8)  (626 312)  (626 312)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 312)  (627 312)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 312)  (629 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 312)  (631 312)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 312)  (632 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 312)  (633 312)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 312)  (634 312)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 312)  (636 312)  LC_4 Logic Functioning bit
 (37 8)  (637 312)  (637 312)  LC_4 Logic Functioning bit
 (38 8)  (638 312)  (638 312)  LC_4 Logic Functioning bit
 (39 8)  (639 312)  (639 312)  LC_4 Logic Functioning bit
 (8 9)  (608 313)  (608 313)  routing T_12_19.sp4_h_l_36 <X> T_12_19.sp4_v_b_7
 (9 9)  (609 313)  (609 313)  routing T_12_19.sp4_h_l_36 <X> T_12_19.sp4_v_b_7
 (10 9)  (610 313)  (610 313)  routing T_12_19.sp4_h_l_36 <X> T_12_19.sp4_v_b_7
 (26 9)  (626 313)  (626 313)  routing T_12_19.lc_trk_g0_6 <X> T_12_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 313)  (629 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 313)  (630 313)  routing T_12_19.lc_trk_g1_2 <X> T_12_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 313)  (631 313)  routing T_12_19.lc_trk_g3_6 <X> T_12_19.wire_logic_cluster/lc_4/in_3
 (40 9)  (640 313)  (640 313)  LC_4 Logic Functioning bit
 (41 9)  (641 313)  (641 313)  LC_4 Logic Functioning bit
 (42 9)  (642 313)  (642 313)  LC_4 Logic Functioning bit
 (43 9)  (643 313)  (643 313)  LC_4 Logic Functioning bit
 (6 10)  (606 314)  (606 314)  routing T_12_19.sp4_h_l_36 <X> T_12_19.sp4_v_t_43
 (8 10)  (608 314)  (608 314)  routing T_12_19.sp4_v_t_36 <X> T_12_19.sp4_h_l_42
 (9 10)  (609 314)  (609 314)  routing T_12_19.sp4_v_t_36 <X> T_12_19.sp4_h_l_42
 (10 10)  (610 314)  (610 314)  routing T_12_19.sp4_v_t_36 <X> T_12_19.sp4_h_l_42
 (11 10)  (611 314)  (611 314)  routing T_12_19.sp4_h_l_38 <X> T_12_19.sp4_v_t_45
 (14 10)  (614 314)  (614 314)  routing T_12_19.wire_logic_cluster/lc_4/out <X> T_12_19.lc_trk_g2_4
 (25 10)  (625 314)  (625 314)  routing T_12_19.bnl_op_6 <X> T_12_19.lc_trk_g2_6
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 314)  (630 314)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 314)  (631 314)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 314)  (633 314)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (37 10)  (637 314)  (637 314)  LC_5 Logic Functioning bit
 (39 10)  (639 314)  (639 314)  LC_5 Logic Functioning bit
 (42 10)  (642 314)  (642 314)  LC_5 Logic Functioning bit
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (22 11)  (622 315)  (622 315)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (625 315)  (625 315)  routing T_12_19.bnl_op_6 <X> T_12_19.lc_trk_g2_6
 (31 11)  (631 315)  (631 315)  routing T_12_19.lc_trk_g2_6 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 315)  (632 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (636 315)  (636 315)  LC_5 Logic Functioning bit
 (37 11)  (637 315)  (637 315)  LC_5 Logic Functioning bit
 (39 11)  (639 315)  (639 315)  LC_5 Logic Functioning bit
 (42 11)  (642 315)  (642 315)  LC_5 Logic Functioning bit
 (46 11)  (646 315)  (646 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (26 12)  (626 316)  (626 316)  routing T_12_19.lc_trk_g0_4 <X> T_12_19.wire_logic_cluster/lc_6/in_0
 (31 12)  (631 316)  (631 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 316)  (632 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 316)  (633 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (634 316)  (634 316)  routing T_12_19.lc_trk_g3_4 <X> T_12_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 316)  (636 316)  LC_6 Logic Functioning bit
 (39 12)  (639 316)  (639 316)  LC_6 Logic Functioning bit
 (41 12)  (641 316)  (641 316)  LC_6 Logic Functioning bit
 (42 12)  (642 316)  (642 316)  LC_6 Logic Functioning bit
 (50 12)  (650 316)  (650 316)  Cascade bit: LH_LC06_inmux02_5

 (29 13)  (629 317)  (629 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (637 317)  (637 317)  LC_6 Logic Functioning bit
 (38 13)  (638 317)  (638 317)  LC_6 Logic Functioning bit
 (40 13)  (640 317)  (640 317)  LC_6 Logic Functioning bit
 (43 13)  (643 317)  (643 317)  LC_6 Logic Functioning bit
 (14 14)  (614 318)  (614 318)  routing T_12_19.bnl_op_4 <X> T_12_19.lc_trk_g3_4
 (16 14)  (616 318)  (616 318)  routing T_12_19.sp4_v_b_37 <X> T_12_19.lc_trk_g3_5
 (17 14)  (617 318)  (617 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (618 318)  (618 318)  routing T_12_19.sp4_v_b_37 <X> T_12_19.lc_trk_g3_5
 (26 14)  (626 318)  (626 318)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 318)  (627 318)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 318)  (628 318)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 318)  (629 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 318)  (630 318)  routing T_12_19.lc_trk_g3_5 <X> T_12_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 318)  (631 318)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 318)  (632 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 318)  (633 318)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 318)  (636 318)  LC_7 Logic Functioning bit
 (37 14)  (637 318)  (637 318)  LC_7 Logic Functioning bit
 (40 14)  (640 318)  (640 318)  LC_7 Logic Functioning bit
 (41 14)  (641 318)  (641 318)  LC_7 Logic Functioning bit
 (50 14)  (650 318)  (650 318)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (614 319)  (614 319)  routing T_12_19.bnl_op_4 <X> T_12_19.lc_trk_g3_4
 (17 15)  (617 319)  (617 319)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (618 319)  (618 319)  routing T_12_19.sp4_v_b_37 <X> T_12_19.lc_trk_g3_5
 (22 15)  (622 319)  (622 319)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (624 319)  (624 319)  routing T_12_19.tnl_op_6 <X> T_12_19.lc_trk_g3_6
 (25 15)  (625 319)  (625 319)  routing T_12_19.tnl_op_6 <X> T_12_19.lc_trk_g3_6
 (26 15)  (626 319)  (626 319)  routing T_12_19.lc_trk_g0_7 <X> T_12_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 319)  (629 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (37 15)  (637 319)  (637 319)  LC_7 Logic Functioning bit
 (39 15)  (639 319)  (639 319)  LC_7 Logic Functioning bit
 (41 15)  (641 319)  (641 319)  LC_7 Logic Functioning bit
 (43 15)  (643 319)  (643 319)  LC_7 Logic Functioning bit
 (46 15)  (646 319)  (646 319)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_19

 (15 0)  (669 304)  (669 304)  routing T_13_19.top_op_1 <X> T_13_19.lc_trk_g0_1
 (17 0)  (671 304)  (671 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (675 304)  (675 304)  routing T_13_19.lft_op_3 <X> T_13_19.lc_trk_g0_3
 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (678 304)  (678 304)  routing T_13_19.lft_op_3 <X> T_13_19.lc_trk_g0_3
 (25 0)  (679 304)  (679 304)  routing T_13_19.bnr_op_2 <X> T_13_19.lc_trk_g0_2
 (27 0)  (681 304)  (681 304)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 304)  (684 304)  routing T_13_19.lc_trk_g1_4 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 304)  (687 304)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 304)  (690 304)  LC_0 Logic Functioning bit
 (37 0)  (691 304)  (691 304)  LC_0 Logic Functioning bit
 (40 0)  (694 304)  (694 304)  LC_0 Logic Functioning bit
 (41 0)  (695 304)  (695 304)  LC_0 Logic Functioning bit
 (42 0)  (696 304)  (696 304)  LC_0 Logic Functioning bit
 (43 0)  (697 304)  (697 304)  LC_0 Logic Functioning bit
 (18 1)  (672 305)  (672 305)  routing T_13_19.top_op_1 <X> T_13_19.lc_trk_g0_1
 (22 1)  (676 305)  (676 305)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (679 305)  (679 305)  routing T_13_19.bnr_op_2 <X> T_13_19.lc_trk_g0_2
 (27 1)  (681 305)  (681 305)  routing T_13_19.lc_trk_g1_1 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 305)  (685 305)  routing T_13_19.lc_trk_g2_3 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 305)  (687 305)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.input_2_0
 (34 1)  (688 305)  (688 305)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.input_2_0
 (35 1)  (689 305)  (689 305)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.input_2_0
 (36 1)  (690 305)  (690 305)  LC_0 Logic Functioning bit
 (37 1)  (691 305)  (691 305)  LC_0 Logic Functioning bit
 (27 2)  (681 306)  (681 306)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 306)  (683 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 306)  (684 306)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 306)  (686 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 306)  (690 306)  LC_1 Logic Functioning bit
 (41 2)  (695 306)  (695 306)  LC_1 Logic Functioning bit
 (50 2)  (704 306)  (704 306)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (680 307)  (680 307)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 307)  (681 307)  routing T_13_19.lc_trk_g1_2 <X> T_13_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 307)  (683 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 307)  (684 307)  routing T_13_19.lc_trk_g1_7 <X> T_13_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 307)  (685 307)  routing T_13_19.lc_trk_g0_2 <X> T_13_19.wire_logic_cluster/lc_1/in_3
 (39 3)  (693 307)  (693 307)  LC_1 Logic Functioning bit
 (42 3)  (696 307)  (696 307)  LC_1 Logic Functioning bit
 (46 3)  (700 307)  (700 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (15 4)  (669 308)  (669 308)  routing T_13_19.bot_op_1 <X> T_13_19.lc_trk_g1_1
 (17 4)  (671 308)  (671 308)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 308)  (678 308)  routing T_13_19.bot_op_3 <X> T_13_19.lc_trk_g1_3
 (25 4)  (679 308)  (679 308)  routing T_13_19.sp4_h_r_10 <X> T_13_19.lc_trk_g1_2
 (28 4)  (682 308)  (682 308)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 308)  (683 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 308)  (684 308)  routing T_13_19.lc_trk_g2_5 <X> T_13_19.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 308)  (686 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (40 4)  (694 308)  (694 308)  LC_2 Logic Functioning bit
 (42 4)  (696 308)  (696 308)  LC_2 Logic Functioning bit
 (22 5)  (676 309)  (676 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (677 309)  (677 309)  routing T_13_19.sp4_h_r_10 <X> T_13_19.lc_trk_g1_2
 (24 5)  (678 309)  (678 309)  routing T_13_19.sp4_h_r_10 <X> T_13_19.lc_trk_g1_2
 (31 5)  (685 309)  (685 309)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_2/in_3
 (40 5)  (694 309)  (694 309)  LC_2 Logic Functioning bit
 (42 5)  (696 309)  (696 309)  LC_2 Logic Functioning bit
 (6 6)  (660 310)  (660 310)  routing T_13_19.sp4_v_b_0 <X> T_13_19.sp4_v_t_38
 (12 6)  (666 310)  (666 310)  routing T_13_19.sp4_v_t_40 <X> T_13_19.sp4_h_l_40
 (14 6)  (668 310)  (668 310)  routing T_13_19.wire_logic_cluster/lc_4/out <X> T_13_19.lc_trk_g1_4
 (22 6)  (676 310)  (676 310)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (678 310)  (678 310)  routing T_13_19.bot_op_7 <X> T_13_19.lc_trk_g1_7
 (25 6)  (679 310)  (679 310)  routing T_13_19.lft_op_6 <X> T_13_19.lc_trk_g1_6
 (27 6)  (681 310)  (681 310)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 310)  (683 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (685 310)  (685 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 310)  (686 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 310)  (687 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 310)  (688 310)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_3/in_3
 (43 6)  (697 310)  (697 310)  LC_3 Logic Functioning bit
 (50 6)  (704 310)  (704 310)  Cascade bit: LH_LC03_inmux02_5

 (5 7)  (659 311)  (659 311)  routing T_13_19.sp4_v_b_0 <X> T_13_19.sp4_v_t_38
 (11 7)  (665 311)  (665 311)  routing T_13_19.sp4_v_t_40 <X> T_13_19.sp4_h_l_40
 (17 7)  (671 311)  (671 311)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 311)  (676 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 311)  (678 311)  routing T_13_19.lft_op_6 <X> T_13_19.lc_trk_g1_6
 (29 7)  (683 311)  (683 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 311)  (684 311)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_3/in_1
 (37 7)  (691 311)  (691 311)  LC_3 Logic Functioning bit
 (39 7)  (693 311)  (693 311)  LC_3 Logic Functioning bit
 (40 7)  (694 311)  (694 311)  LC_3 Logic Functioning bit
 (21 8)  (675 312)  (675 312)  routing T_13_19.wire_logic_cluster/lc_3/out <X> T_13_19.lc_trk_g2_3
 (22 8)  (676 312)  (676 312)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (680 312)  (680 312)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 312)  (681 312)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 312)  (687 312)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 312)  (688 312)  routing T_13_19.lc_trk_g3_0 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (39 8)  (693 312)  (693 312)  LC_4 Logic Functioning bit
 (42 8)  (696 312)  (696 312)  LC_4 Logic Functioning bit
 (43 8)  (697 312)  (697 312)  LC_4 Logic Functioning bit
 (22 9)  (676 313)  (676 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 313)  (677 313)  routing T_13_19.sp4_v_b_42 <X> T_13_19.lc_trk_g2_2
 (24 9)  (678 313)  (678 313)  routing T_13_19.sp4_v_b_42 <X> T_13_19.lc_trk_g2_2
 (26 9)  (680 313)  (680 313)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 313)  (681 313)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 313)  (682 313)  routing T_13_19.lc_trk_g3_7 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 313)  (684 313)  routing T_13_19.lc_trk_g1_6 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 313)  (686 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (687 313)  (687 313)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.input_2_4
 (35 9)  (689 313)  (689 313)  routing T_13_19.lc_trk_g2_2 <X> T_13_19.input_2_4
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (40 9)  (694 313)  (694 313)  LC_4 Logic Functioning bit
 (41 9)  (695 313)  (695 313)  LC_4 Logic Functioning bit
 (15 10)  (669 314)  (669 314)  routing T_13_19.tnl_op_5 <X> T_13_19.lc_trk_g2_5
 (17 10)  (671 314)  (671 314)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (18 11)  (672 315)  (672 315)  routing T_13_19.tnl_op_5 <X> T_13_19.lc_trk_g2_5
 (10 12)  (664 316)  (664 316)  routing T_13_19.sp4_v_t_40 <X> T_13_19.sp4_h_r_10
 (14 12)  (668 316)  (668 316)  routing T_13_19.sp4_h_l_21 <X> T_13_19.lc_trk_g3_0
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (677 316)  (677 316)  routing T_13_19.sp4_h_r_27 <X> T_13_19.lc_trk_g3_3
 (24 12)  (678 316)  (678 316)  routing T_13_19.sp4_h_r_27 <X> T_13_19.lc_trk_g3_3
 (11 13)  (665 317)  (665 317)  routing T_13_19.sp4_h_l_46 <X> T_13_19.sp4_h_r_11
 (15 13)  (669 317)  (669 317)  routing T_13_19.sp4_h_l_21 <X> T_13_19.lc_trk_g3_0
 (16 13)  (670 317)  (670 317)  routing T_13_19.sp4_h_l_21 <X> T_13_19.lc_trk_g3_0
 (17 13)  (671 317)  (671 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (21 13)  (675 317)  (675 317)  routing T_13_19.sp4_h_r_27 <X> T_13_19.lc_trk_g3_3
 (3 14)  (657 318)  (657 318)  routing T_13_19.sp12_h_r_1 <X> T_13_19.sp12_v_t_22
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => bnl_op_5 lc_trk_g3_5
 (18 14)  (672 318)  (672 318)  routing T_13_19.bnl_op_5 <X> T_13_19.lc_trk_g3_5
 (22 14)  (676 318)  (676 318)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (678 318)  (678 318)  routing T_13_19.tnr_op_7 <X> T_13_19.lc_trk_g3_7
 (3 15)  (657 319)  (657 319)  routing T_13_19.sp12_h_r_1 <X> T_13_19.sp12_v_t_22
 (18 15)  (672 319)  (672 319)  routing T_13_19.bnl_op_5 <X> T_13_19.lc_trk_g3_5


LogicTile_14_19

 (27 0)  (735 304)  (735 304)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 304)  (736 304)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 304)  (737 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 304)  (740 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 304)  (741 304)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 304)  (742 304)  routing T_14_19.lc_trk_g3_0 <X> T_14_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 304)  (744 304)  LC_0 Logic Functioning bit
 (37 0)  (745 304)  (745 304)  LC_0 Logic Functioning bit
 (38 0)  (746 304)  (746 304)  LC_0 Logic Functioning bit
 (39 0)  (747 304)  (747 304)  LC_0 Logic Functioning bit
 (47 0)  (755 304)  (755 304)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (734 305)  (734 305)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 305)  (736 305)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 305)  (737 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 305)  (738 305)  routing T_14_19.lc_trk_g3_2 <X> T_14_19.wire_logic_cluster/lc_0/in_1
 (40 1)  (748 305)  (748 305)  LC_0 Logic Functioning bit
 (41 1)  (749 305)  (749 305)  LC_0 Logic Functioning bit
 (42 1)  (750 305)  (750 305)  LC_0 Logic Functioning bit
 (43 1)  (751 305)  (751 305)  LC_0 Logic Functioning bit
 (22 4)  (730 308)  (730 308)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 308)  (732 308)  routing T_14_19.top_op_3 <X> T_14_19.lc_trk_g1_3
 (27 4)  (735 308)  (735 308)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 308)  (736 308)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 308)  (737 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 308)  (738 308)  routing T_14_19.lc_trk_g3_4 <X> T_14_19.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (37 4)  (745 308)  (745 308)  LC_2 Logic Functioning bit
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (14 5)  (722 309)  (722 309)  routing T_14_19.sp12_h_r_16 <X> T_14_19.lc_trk_g1_0
 (16 5)  (724 309)  (724 309)  routing T_14_19.sp12_h_r_16 <X> T_14_19.lc_trk_g1_0
 (17 5)  (725 309)  (725 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (21 5)  (729 309)  (729 309)  routing T_14_19.top_op_3 <X> T_14_19.lc_trk_g1_3
 (26 5)  (734 309)  (734 309)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 309)  (735 309)  routing T_14_19.lc_trk_g1_3 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (40 5)  (748 309)  (748 309)  LC_2 Logic Functioning bit
 (41 5)  (749 309)  (749 309)  LC_2 Logic Functioning bit
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (43 5)  (751 309)  (751 309)  LC_2 Logic Functioning bit
 (21 6)  (729 310)  (729 310)  routing T_14_19.bnr_op_7 <X> T_14_19.lc_trk_g1_7
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (26 6)  (734 310)  (734 310)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 310)  (736 310)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 310)  (738 310)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 310)  (744 310)  LC_3 Logic Functioning bit
 (37 6)  (745 310)  (745 310)  LC_3 Logic Functioning bit
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (39 6)  (747 310)  (747 310)  LC_3 Logic Functioning bit
 (21 7)  (729 311)  (729 311)  routing T_14_19.bnr_op_7 <X> T_14_19.lc_trk_g1_7
 (22 7)  (730 311)  (730 311)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 311)  (732 311)  routing T_14_19.bot_op_6 <X> T_14_19.lc_trk_g1_6
 (28 7)  (736 311)  (736 311)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 311)  (738 311)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 311)  (748 311)  LC_3 Logic Functioning bit
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (42 7)  (750 311)  (750 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (15 8)  (723 312)  (723 312)  routing T_14_19.sp4_h_r_25 <X> T_14_19.lc_trk_g2_1
 (16 8)  (724 312)  (724 312)  routing T_14_19.sp4_h_r_25 <X> T_14_19.lc_trk_g2_1
 (17 8)  (725 312)  (725 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (25 8)  (733 312)  (733 312)  routing T_14_19.sp4_h_r_34 <X> T_14_19.lc_trk_g2_2
 (28 8)  (736 312)  (736 312)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 312)  (737 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 312)  (739 312)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 312)  (740 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 312)  (742 312)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (41 8)  (749 312)  (749 312)  LC_4 Logic Functioning bit
 (50 8)  (758 312)  (758 312)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (726 313)  (726 313)  routing T_14_19.sp4_h_r_25 <X> T_14_19.lc_trk_g2_1
 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (731 313)  (731 313)  routing T_14_19.sp4_h_r_34 <X> T_14_19.lc_trk_g2_2
 (24 9)  (732 313)  (732 313)  routing T_14_19.sp4_h_r_34 <X> T_14_19.lc_trk_g2_2
 (26 9)  (734 313)  (734 313)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 313)  (736 313)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 313)  (737 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 313)  (739 313)  routing T_14_19.lc_trk_g1_6 <X> T_14_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 313)  (744 313)  LC_4 Logic Functioning bit
 (15 10)  (723 314)  (723 314)  routing T_14_19.sp4_h_r_45 <X> T_14_19.lc_trk_g2_5
 (16 10)  (724 314)  (724 314)  routing T_14_19.sp4_h_r_45 <X> T_14_19.lc_trk_g2_5
 (17 10)  (725 314)  (725 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (726 314)  (726 314)  routing T_14_19.sp4_h_r_45 <X> T_14_19.lc_trk_g2_5
 (25 10)  (733 314)  (733 314)  routing T_14_19.sp4_h_r_46 <X> T_14_19.lc_trk_g2_6
 (27 10)  (735 314)  (735 314)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 314)  (738 314)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 314)  (741 314)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (41 10)  (749 314)  (749 314)  LC_5 Logic Functioning bit
 (47 10)  (755 314)  (755 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (758 314)  (758 314)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (726 315)  (726 315)  routing T_14_19.sp4_h_r_45 <X> T_14_19.lc_trk_g2_5
 (22 11)  (730 315)  (730 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (731 315)  (731 315)  routing T_14_19.sp4_h_r_46 <X> T_14_19.lc_trk_g2_6
 (24 11)  (732 315)  (732 315)  routing T_14_19.sp4_h_r_46 <X> T_14_19.lc_trk_g2_6
 (25 11)  (733 315)  (733 315)  routing T_14_19.sp4_h_r_46 <X> T_14_19.lc_trk_g2_6
 (27 11)  (735 315)  (735 315)  routing T_14_19.lc_trk_g1_0 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 315)  (738 315)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 315)  (739 315)  routing T_14_19.lc_trk_g2_6 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (40 11)  (748 315)  (748 315)  LC_5 Logic Functioning bit
 (41 11)  (749 315)  (749 315)  LC_5 Logic Functioning bit
 (25 12)  (733 316)  (733 316)  routing T_14_19.wire_logic_cluster/lc_2/out <X> T_14_19.lc_trk_g3_2
 (26 12)  (734 316)  (734 316)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (31 12)  (739 316)  (739 316)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 316)  (740 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 316)  (741 316)  routing T_14_19.lc_trk_g2_5 <X> T_14_19.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 316)  (745 316)  LC_6 Logic Functioning bit
 (39 12)  (747 316)  (747 316)  LC_6 Logic Functioning bit
 (41 12)  (749 316)  (749 316)  LC_6 Logic Functioning bit
 (43 12)  (751 316)  (751 316)  LC_6 Logic Functioning bit
 (8 13)  (716 317)  (716 317)  routing T_14_19.sp4_v_t_42 <X> T_14_19.sp4_v_b_10
 (10 13)  (718 317)  (718 317)  routing T_14_19.sp4_v_t_42 <X> T_14_19.sp4_v_b_10
 (14 13)  (722 317)  (722 317)  routing T_14_19.sp4_h_r_24 <X> T_14_19.lc_trk_g3_0
 (15 13)  (723 317)  (723 317)  routing T_14_19.sp4_h_r_24 <X> T_14_19.lc_trk_g3_0
 (16 13)  (724 317)  (724 317)  routing T_14_19.sp4_h_r_24 <X> T_14_19.lc_trk_g3_0
 (17 13)  (725 317)  (725 317)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (730 317)  (730 317)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (735 317)  (735 317)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 317)  (736 317)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 317)  (737 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 317)  (744 317)  LC_6 Logic Functioning bit
 (38 13)  (746 317)  (746 317)  LC_6 Logic Functioning bit
 (40 13)  (748 317)  (748 317)  LC_6 Logic Functioning bit
 (42 13)  (750 317)  (750 317)  LC_6 Logic Functioning bit
 (14 14)  (722 318)  (722 318)  routing T_14_19.sp4_h_r_36 <X> T_14_19.lc_trk_g3_4
 (17 14)  (725 318)  (725 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (730 318)  (730 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (735 318)  (735 318)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 318)  (736 318)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 318)  (737 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 318)  (738 318)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 318)  (740 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 318)  (741 318)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (38 14)  (746 318)  (746 318)  LC_7 Logic Functioning bit
 (39 14)  (747 318)  (747 318)  LC_7 Logic Functioning bit
 (42 14)  (750 318)  (750 318)  LC_7 Logic Functioning bit
 (43 14)  (751 318)  (751 318)  LC_7 Logic Functioning bit
 (50 14)  (758 318)  (758 318)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (723 319)  (723 319)  routing T_14_19.sp4_h_r_36 <X> T_14_19.lc_trk_g3_4
 (16 15)  (724 319)  (724 319)  routing T_14_19.sp4_h_r_36 <X> T_14_19.lc_trk_g3_4
 (17 15)  (725 319)  (725 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (726 319)  (726 319)  routing T_14_19.sp4_r_v_b_45 <X> T_14_19.lc_trk_g3_5
 (28 15)  (736 319)  (736 319)  routing T_14_19.lc_trk_g2_1 <X> T_14_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 319)  (737 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 319)  (738 319)  routing T_14_19.lc_trk_g3_7 <X> T_14_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 319)  (739 319)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (744 319)  (744 319)  LC_7 Logic Functioning bit
 (38 15)  (746 319)  (746 319)  LC_7 Logic Functioning bit
 (41 15)  (749 319)  (749 319)  LC_7 Logic Functioning bit
 (43 15)  (751 319)  (751 319)  LC_7 Logic Functioning bit


LogicTile_15_19

 (2 0)  (764 304)  (764 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (14 0)  (776 304)  (776 304)  routing T_15_19.lft_op_0 <X> T_15_19.lc_trk_g0_0
 (25 0)  (787 304)  (787 304)  routing T_15_19.wire_logic_cluster/lc_2/out <X> T_15_19.lc_trk_g0_2
 (26 0)  (788 304)  (788 304)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 304)  (790 304)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 304)  (796 304)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 304)  (798 304)  LC_0 Logic Functioning bit
 (40 0)  (802 304)  (802 304)  LC_0 Logic Functioning bit
 (41 0)  (803 304)  (803 304)  LC_0 Logic Functioning bit
 (42 0)  (804 304)  (804 304)  LC_0 Logic Functioning bit
 (15 1)  (777 305)  (777 305)  routing T_15_19.lft_op_0 <X> T_15_19.lc_trk_g0_0
 (17 1)  (779 305)  (779 305)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (784 305)  (784 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (788 305)  (788 305)  routing T_15_19.lc_trk_g0_6 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 305)  (792 305)  routing T_15_19.lc_trk_g2_3 <X> T_15_19.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 305)  (794 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (796 305)  (796 305)  routing T_15_19.lc_trk_g1_1 <X> T_15_19.input_2_0
 (37 1)  (799 305)  (799 305)  LC_0 Logic Functioning bit
 (38 1)  (800 305)  (800 305)  LC_0 Logic Functioning bit
 (39 1)  (801 305)  (801 305)  LC_0 Logic Functioning bit
 (43 1)  (805 305)  (805 305)  LC_0 Logic Functioning bit
 (15 2)  (777 306)  (777 306)  routing T_15_19.lft_op_5 <X> T_15_19.lc_trk_g0_5
 (17 2)  (779 306)  (779 306)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (780 306)  (780 306)  routing T_15_19.lft_op_5 <X> T_15_19.lc_trk_g0_5
 (26 2)  (788 306)  (788 306)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 306)  (789 306)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 306)  (791 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 306)  (795 306)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 306)  (796 306)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (50 2)  (812 306)  (812 306)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (777 307)  (777 307)  routing T_15_19.sp4_v_t_9 <X> T_15_19.lc_trk_g0_4
 (16 3)  (778 307)  (778 307)  routing T_15_19.sp4_v_t_9 <X> T_15_19.lc_trk_g0_4
 (17 3)  (779 307)  (779 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 3)  (784 307)  (784 307)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (785 307)  (785 307)  routing T_15_19.sp12_h_r_14 <X> T_15_19.lc_trk_g0_6
 (27 3)  (789 307)  (789 307)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 307)  (790 307)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 307)  (792 307)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 307)  (793 307)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 307)  (799 307)  LC_1 Logic Functioning bit
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (40 3)  (802 307)  (802 307)  LC_1 Logic Functioning bit
 (43 3)  (805 307)  (805 307)  LC_1 Logic Functioning bit
 (16 4)  (778 308)  (778 308)  routing T_15_19.sp12_h_l_14 <X> T_15_19.lc_trk_g1_1
 (17 4)  (779 308)  (779 308)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_l_14 lc_trk_g1_1
 (22 4)  (784 308)  (784 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (785 308)  (785 308)  routing T_15_19.sp4_v_b_19 <X> T_15_19.lc_trk_g1_3
 (24 4)  (786 308)  (786 308)  routing T_15_19.sp4_v_b_19 <X> T_15_19.lc_trk_g1_3
 (26 4)  (788 308)  (788 308)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 308)  (789 308)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 308)  (791 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 308)  (793 308)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 308)  (794 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 308)  (795 308)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 308)  (798 308)  LC_2 Logic Functioning bit
 (40 4)  (802 308)  (802 308)  LC_2 Logic Functioning bit
 (41 4)  (803 308)  (803 308)  LC_2 Logic Functioning bit
 (43 4)  (805 308)  (805 308)  LC_2 Logic Functioning bit
 (50 4)  (812 308)  (812 308)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (776 309)  (776 309)  routing T_15_19.sp12_h_r_16 <X> T_15_19.lc_trk_g1_0
 (16 5)  (778 309)  (778 309)  routing T_15_19.sp12_h_r_16 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (18 5)  (780 309)  (780 309)  routing T_15_19.sp12_h_l_14 <X> T_15_19.lc_trk_g1_1
 (22 5)  (784 309)  (784 309)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 309)  (786 309)  routing T_15_19.bot_op_2 <X> T_15_19.lc_trk_g1_2
 (28 5)  (790 309)  (790 309)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 309)  (791 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 309)  (792 309)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 309)  (793 309)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_2/in_3
 (37 5)  (799 309)  (799 309)  LC_2 Logic Functioning bit
 (38 5)  (800 309)  (800 309)  LC_2 Logic Functioning bit
 (39 5)  (801 309)  (801 309)  LC_2 Logic Functioning bit
 (42 5)  (804 309)  (804 309)  LC_2 Logic Functioning bit
 (22 6)  (784 310)  (784 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (785 310)  (785 310)  routing T_15_19.sp4_v_b_23 <X> T_15_19.lc_trk_g1_7
 (24 6)  (786 310)  (786 310)  routing T_15_19.sp4_v_b_23 <X> T_15_19.lc_trk_g1_7
 (26 6)  (788 310)  (788 310)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 310)  (789 310)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 310)  (790 310)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 310)  (791 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 310)  (792 310)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 310)  (793 310)  routing T_15_19.lc_trk_g0_4 <X> T_15_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 310)  (794 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (46 6)  (808 310)  (808 310)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (53 6)  (815 310)  (815 310)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (28 7)  (790 311)  (790 311)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 311)  (791 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 311)  (792 311)  routing T_15_19.lc_trk_g3_7 <X> T_15_19.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 311)  (798 311)  LC_3 Logic Functioning bit
 (37 7)  (799 311)  (799 311)  LC_3 Logic Functioning bit
 (38 7)  (800 311)  (800 311)  LC_3 Logic Functioning bit
 (39 7)  (801 311)  (801 311)  LC_3 Logic Functioning bit
 (21 8)  (783 312)  (783 312)  routing T_15_19.sp4_h_r_35 <X> T_15_19.lc_trk_g2_3
 (22 8)  (784 312)  (784 312)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_35 lc_trk_g2_3
 (23 8)  (785 312)  (785 312)  routing T_15_19.sp4_h_r_35 <X> T_15_19.lc_trk_g2_3
 (24 8)  (786 312)  (786 312)  routing T_15_19.sp4_h_r_35 <X> T_15_19.lc_trk_g2_3
 (26 8)  (788 312)  (788 312)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 312)  (790 312)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 312)  (792 312)  routing T_15_19.lc_trk_g2_5 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 312)  (795 312)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 312)  (797 312)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.input_2_4
 (38 8)  (800 312)  (800 312)  LC_4 Logic Functioning bit
 (39 8)  (801 312)  (801 312)  LC_4 Logic Functioning bit
 (41 8)  (803 312)  (803 312)  LC_4 Logic Functioning bit
 (43 8)  (805 312)  (805 312)  LC_4 Logic Functioning bit
 (26 9)  (788 313)  (788 313)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 313)  (789 313)  routing T_15_19.lc_trk_g1_7 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 313)  (793 313)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 313)  (794 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_4 input_2_4
 (33 9)  (795 313)  (795 313)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.input_2_4
 (37 9)  (799 313)  (799 313)  LC_4 Logic Functioning bit
 (39 9)  (801 313)  (801 313)  LC_4 Logic Functioning bit
 (40 9)  (802 313)  (802 313)  LC_4 Logic Functioning bit
 (41 9)  (803 313)  (803 313)  LC_4 Logic Functioning bit
 (6 10)  (768 314)  (768 314)  routing T_15_19.sp4_h_l_36 <X> T_15_19.sp4_v_t_43
 (14 10)  (776 314)  (776 314)  routing T_15_19.sp4_h_r_36 <X> T_15_19.lc_trk_g2_4
 (15 10)  (777 314)  (777 314)  routing T_15_19.sp4_h_l_24 <X> T_15_19.lc_trk_g2_5
 (16 10)  (778 314)  (778 314)  routing T_15_19.sp4_h_l_24 <X> T_15_19.lc_trk_g2_5
 (17 10)  (779 314)  (779 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (780 314)  (780 314)  routing T_15_19.sp4_h_l_24 <X> T_15_19.lc_trk_g2_5
 (21 10)  (783 314)  (783 314)  routing T_15_19.sp4_h_l_34 <X> T_15_19.lc_trk_g2_7
 (22 10)  (784 314)  (784 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (785 314)  (785 314)  routing T_15_19.sp4_h_l_34 <X> T_15_19.lc_trk_g2_7
 (24 10)  (786 314)  (786 314)  routing T_15_19.sp4_h_l_34 <X> T_15_19.lc_trk_g2_7
 (25 10)  (787 314)  (787 314)  routing T_15_19.bnl_op_6 <X> T_15_19.lc_trk_g2_6
 (26 10)  (788 314)  (788 314)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 314)  (790 314)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 314)  (791 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 314)  (792 314)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 314)  (794 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (38 10)  (800 314)  (800 314)  LC_5 Logic Functioning bit
 (39 10)  (801 314)  (801 314)  LC_5 Logic Functioning bit
 (42 10)  (804 314)  (804 314)  LC_5 Logic Functioning bit
 (43 10)  (805 314)  (805 314)  LC_5 Logic Functioning bit
 (50 10)  (812 314)  (812 314)  Cascade bit: LH_LC05_inmux02_5

 (12 11)  (774 315)  (774 315)  routing T_15_19.sp4_h_l_45 <X> T_15_19.sp4_v_t_45
 (15 11)  (777 315)  (777 315)  routing T_15_19.sp4_h_r_36 <X> T_15_19.lc_trk_g2_4
 (16 11)  (778 315)  (778 315)  routing T_15_19.sp4_h_r_36 <X> T_15_19.lc_trk_g2_4
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (21 11)  (783 315)  (783 315)  routing T_15_19.sp4_h_l_34 <X> T_15_19.lc_trk_g2_7
 (22 11)  (784 315)  (784 315)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (787 315)  (787 315)  routing T_15_19.bnl_op_6 <X> T_15_19.lc_trk_g2_6
 (26 11)  (788 315)  (788 315)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 315)  (790 315)  routing T_15_19.lc_trk_g2_7 <X> T_15_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 315)  (791 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 315)  (792 315)  routing T_15_19.lc_trk_g2_6 <X> T_15_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 315)  (793 315)  routing T_15_19.lc_trk_g0_2 <X> T_15_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 315)  (798 315)  LC_5 Logic Functioning bit
 (37 11)  (799 315)  (799 315)  LC_5 Logic Functioning bit
 (40 11)  (802 315)  (802 315)  LC_5 Logic Functioning bit
 (41 11)  (803 315)  (803 315)  LC_5 Logic Functioning bit
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 316)  (786 316)  routing T_15_19.tnl_op_3 <X> T_15_19.lc_trk_g3_3
 (25 12)  (787 316)  (787 316)  routing T_15_19.sp4_h_r_34 <X> T_15_19.lc_trk_g3_2
 (27 12)  (789 316)  (789 316)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 316)  (790 316)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 316)  (791 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 316)  (793 316)  routing T_15_19.lc_trk_g0_5 <X> T_15_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 316)  (794 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (38 12)  (800 316)  (800 316)  LC_6 Logic Functioning bit
 (43 12)  (805 316)  (805 316)  LC_6 Logic Functioning bit
 (47 12)  (809 316)  (809 316)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (812 316)  (812 316)  Cascade bit: LH_LC06_inmux02_5

 (8 13)  (770 317)  (770 317)  routing T_15_19.sp4_h_l_41 <X> T_15_19.sp4_v_b_10
 (9 13)  (771 317)  (771 317)  routing T_15_19.sp4_h_l_41 <X> T_15_19.sp4_v_b_10
 (10 13)  (772 317)  (772 317)  routing T_15_19.sp4_h_l_41 <X> T_15_19.sp4_v_b_10
 (21 13)  (783 317)  (783 317)  routing T_15_19.tnl_op_3 <X> T_15_19.lc_trk_g3_3
 (22 13)  (784 317)  (784 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (785 317)  (785 317)  routing T_15_19.sp4_h_r_34 <X> T_15_19.lc_trk_g3_2
 (24 13)  (786 317)  (786 317)  routing T_15_19.sp4_h_r_34 <X> T_15_19.lc_trk_g3_2
 (29 13)  (791 317)  (791 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 317)  (792 317)  routing T_15_19.lc_trk_g3_2 <X> T_15_19.wire_logic_cluster/lc_6/in_1
 (36 13)  (798 317)  (798 317)  LC_6 Logic Functioning bit
 (41 13)  (803 317)  (803 317)  LC_6 Logic Functioning bit
 (14 14)  (776 318)  (776 318)  routing T_15_19.sp4_h_r_36 <X> T_15_19.lc_trk_g3_4
 (21 14)  (783 318)  (783 318)  routing T_15_19.sp4_h_l_34 <X> T_15_19.lc_trk_g3_7
 (22 14)  (784 318)  (784 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (785 318)  (785 318)  routing T_15_19.sp4_h_l_34 <X> T_15_19.lc_trk_g3_7
 (24 14)  (786 318)  (786 318)  routing T_15_19.sp4_h_l_34 <X> T_15_19.lc_trk_g3_7
 (15 15)  (777 319)  (777 319)  routing T_15_19.sp4_h_r_36 <X> T_15_19.lc_trk_g3_4
 (16 15)  (778 319)  (778 319)  routing T_15_19.sp4_h_r_36 <X> T_15_19.lc_trk_g3_4
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (783 319)  (783 319)  routing T_15_19.sp4_h_l_34 <X> T_15_19.lc_trk_g3_7


LogicTile_16_19

 (9 0)  (825 304)  (825 304)  routing T_16_19.sp4_h_l_47 <X> T_16_19.sp4_h_r_1
 (10 0)  (826 304)  (826 304)  routing T_16_19.sp4_h_l_47 <X> T_16_19.sp4_h_r_1
 (16 6)  (832 310)  (832 310)  routing T_16_19.sp4_v_b_13 <X> T_16_19.lc_trk_g1_5
 (17 6)  (833 310)  (833 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 310)  (834 310)  routing T_16_19.sp4_v_b_13 <X> T_16_19.lc_trk_g1_5
 (27 6)  (843 310)  (843 310)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (844 310)  (844 310)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 310)  (845 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 310)  (847 310)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 310)  (848 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 310)  (850 310)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 310)  (851 310)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.input_2_3
 (39 6)  (855 310)  (855 310)  LC_3 Logic Functioning bit
 (41 6)  (857 310)  (857 310)  LC_3 Logic Functioning bit
 (18 7)  (834 311)  (834 311)  routing T_16_19.sp4_v_b_13 <X> T_16_19.lc_trk_g1_5
 (26 7)  (842 311)  (842 311)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 311)  (843 311)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 311)  (844 311)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 311)  (845 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (32 7)  (848 311)  (848 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (849 311)  (849 311)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.input_2_3
 (34 7)  (850 311)  (850 311)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.input_2_3
 (37 7)  (853 311)  (853 311)  LC_3 Logic Functioning bit
 (43 7)  (859 311)  (859 311)  LC_3 Logic Functioning bit
 (26 8)  (842 312)  (842 312)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (31 8)  (847 312)  (847 312)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 312)  (848 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 312)  (849 312)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 312)  (850 312)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 312)  (852 312)  LC_4 Logic Functioning bit
 (37 8)  (853 312)  (853 312)  LC_4 Logic Functioning bit
 (38 8)  (854 312)  (854 312)  LC_4 Logic Functioning bit
 (42 8)  (858 312)  (858 312)  LC_4 Logic Functioning bit
 (50 8)  (866 312)  (866 312)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (867 312)  (867 312)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (11 9)  (827 313)  (827 313)  routing T_16_19.sp4_h_l_37 <X> T_16_19.sp4_h_r_8
 (13 9)  (829 313)  (829 313)  routing T_16_19.sp4_h_l_37 <X> T_16_19.sp4_h_r_8
 (28 9)  (844 313)  (844 313)  routing T_16_19.lc_trk_g2_4 <X> T_16_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 313)  (845 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 313)  (847 313)  routing T_16_19.lc_trk_g3_6 <X> T_16_19.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 313)  (852 313)  LC_4 Logic Functioning bit
 (37 9)  (853 313)  (853 313)  LC_4 Logic Functioning bit
 (39 9)  (855 313)  (855 313)  LC_4 Logic Functioning bit
 (43 9)  (859 313)  (859 313)  LC_4 Logic Functioning bit
 (48 9)  (864 313)  (864 313)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (14 10)  (830 314)  (830 314)  routing T_16_19.rgt_op_4 <X> T_16_19.lc_trk_g2_4
 (27 10)  (843 314)  (843 314)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 314)  (844 314)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 314)  (845 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 314)  (847 314)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 314)  (848 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 314)  (850 314)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.wire_logic_cluster/lc_5/in_3
 (35 10)  (851 314)  (851 314)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.input_2_5
 (43 10)  (859 314)  (859 314)  LC_5 Logic Functioning bit
 (15 11)  (831 315)  (831 315)  routing T_16_19.rgt_op_4 <X> T_16_19.lc_trk_g2_4
 (17 11)  (833 315)  (833 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (26 11)  (842 315)  (842 315)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (843 315)  (843 315)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 315)  (844 315)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 315)  (845 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (848 315)  (848 315)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (849 315)  (849 315)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.input_2_5
 (34 11)  (850 315)  (850 315)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.input_2_5
 (39 11)  (855 315)  (855 315)  LC_5 Logic Functioning bit
 (43 11)  (859 315)  (859 315)  LC_5 Logic Functioning bit
 (17 12)  (833 316)  (833 316)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (27 12)  (843 316)  (843 316)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 316)  (844 316)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 316)  (845 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 316)  (847 316)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 316)  (848 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 316)  (849 316)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 316)  (850 316)  routing T_16_19.lc_trk_g3_4 <X> T_16_19.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 316)  (851 316)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.input_2_6
 (37 12)  (853 316)  (853 316)  LC_6 Logic Functioning bit
 (39 12)  (855 316)  (855 316)  LC_6 Logic Functioning bit
 (42 12)  (858 316)  (858 316)  LC_6 Logic Functioning bit
 (22 13)  (838 317)  (838 317)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (27 13)  (843 317)  (843 317)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 317)  (844 317)  routing T_16_19.lc_trk_g3_1 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 317)  (846 317)  routing T_16_19.lc_trk_g3_2 <X> T_16_19.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 317)  (848 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (850 317)  (850 317)  routing T_16_19.lc_trk_g1_5 <X> T_16_19.input_2_6
 (36 13)  (852 317)  (852 317)  LC_6 Logic Functioning bit
 (39 13)  (855 317)  (855 317)  LC_6 Logic Functioning bit
 (40 13)  (856 317)  (856 317)  LC_6 Logic Functioning bit
 (43 13)  (859 317)  (859 317)  LC_6 Logic Functioning bit
 (3 14)  (819 318)  (819 318)  routing T_16_19.sp12_h_r_1 <X> T_16_19.sp12_v_t_22
 (25 14)  (841 318)  (841 318)  routing T_16_19.wire_logic_cluster/lc_6/out <X> T_16_19.lc_trk_g3_6
 (3 15)  (819 319)  (819 319)  routing T_16_19.sp12_h_r_1 <X> T_16_19.sp12_v_t_22
 (17 15)  (833 319)  (833 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (838 319)  (838 319)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_19

 (9 0)  (883 304)  (883 304)  routing T_17_19.sp4_h_l_47 <X> T_17_19.sp4_h_r_1
 (10 0)  (884 304)  (884 304)  routing T_17_19.sp4_h_l_47 <X> T_17_19.sp4_h_r_1
 (28 0)  (902 304)  (902 304)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 304)  (903 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 304)  (906 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 304)  (907 304)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 304)  (908 304)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 304)  (909 304)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.input_2_0
 (37 0)  (911 304)  (911 304)  LC_0 Logic Functioning bit
 (38 0)  (912 304)  (912 304)  LC_0 Logic Functioning bit
 (41 0)  (915 304)  (915 304)  LC_0 Logic Functioning bit
 (11 1)  (885 305)  (885 305)  routing T_17_19.sp4_h_l_39 <X> T_17_19.sp4_h_r_2
 (26 1)  (900 305)  (900 305)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 305)  (901 305)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 305)  (902 305)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 305)  (903 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (905 305)  (905 305)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 305)  (906 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (907 305)  (907 305)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.input_2_0
 (36 1)  (910 305)  (910 305)  LC_0 Logic Functioning bit
 (43 1)  (917 305)  (917 305)  LC_0 Logic Functioning bit
 (27 2)  (901 306)  (901 306)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 306)  (902 306)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 306)  (903 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 306)  (905 306)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 306)  (906 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 306)  (907 306)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (911 306)  (911 306)  LC_1 Logic Functioning bit
 (40 2)  (914 306)  (914 306)  LC_1 Logic Functioning bit
 (41 2)  (915 306)  (915 306)  LC_1 Logic Functioning bit
 (43 2)  (917 306)  (917 306)  LC_1 Logic Functioning bit
 (28 3)  (902 307)  (902 307)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 307)  (903 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 307)  (904 307)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_1/in_1
 (32 3)  (906 307)  (906 307)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (907 307)  (907 307)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.input_2_1
 (34 3)  (908 307)  (908 307)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.input_2_1
 (35 3)  (909 307)  (909 307)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.input_2_1
 (37 3)  (911 307)  (911 307)  LC_1 Logic Functioning bit
 (42 3)  (916 307)  (916 307)  LC_1 Logic Functioning bit
 (6 4)  (880 308)  (880 308)  routing T_17_19.sp4_h_r_10 <X> T_17_19.sp4_v_b_3
 (21 4)  (895 308)  (895 308)  routing T_17_19.wire_logic_cluster/lc_3/out <X> T_17_19.lc_trk_g1_3
 (22 4)  (896 308)  (896 308)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (905 308)  (905 308)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 308)  (907 308)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 308)  (908 308)  routing T_17_19.lc_trk_g3_4 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 308)  (910 308)  LC_2 Logic Functioning bit
 (38 4)  (912 308)  (912 308)  LC_2 Logic Functioning bit
 (42 4)  (916 308)  (916 308)  LC_2 Logic Functioning bit
 (43 4)  (917 308)  (917 308)  LC_2 Logic Functioning bit
 (50 4)  (924 308)  (924 308)  Cascade bit: LH_LC02_inmux02_5

 (8 5)  (882 309)  (882 309)  routing T_17_19.sp4_h_l_47 <X> T_17_19.sp4_v_b_4
 (9 5)  (883 309)  (883 309)  routing T_17_19.sp4_h_l_47 <X> T_17_19.sp4_v_b_4
 (10 5)  (884 309)  (884 309)  routing T_17_19.sp4_h_l_47 <X> T_17_19.sp4_v_b_4
 (26 5)  (900 309)  (900 309)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 309)  (901 309)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 309)  (903 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (37 5)  (911 309)  (911 309)  LC_2 Logic Functioning bit
 (39 5)  (913 309)  (913 309)  LC_2 Logic Functioning bit
 (42 5)  (916 309)  (916 309)  LC_2 Logic Functioning bit
 (43 5)  (917 309)  (917 309)  LC_2 Logic Functioning bit
 (13 6)  (887 310)  (887 310)  routing T_17_19.sp4_h_r_5 <X> T_17_19.sp4_v_t_40
 (27 6)  (901 310)  (901 310)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 310)  (902 310)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 310)  (903 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (905 310)  (905 310)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 310)  (906 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 310)  (907 310)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_3/in_3
 (41 6)  (915 310)  (915 310)  LC_3 Logic Functioning bit
 (42 6)  (916 310)  (916 310)  LC_3 Logic Functioning bit
 (43 6)  (917 310)  (917 310)  LC_3 Logic Functioning bit
 (12 7)  (886 311)  (886 311)  routing T_17_19.sp4_h_r_5 <X> T_17_19.sp4_v_t_40
 (16 7)  (890 311)  (890 311)  routing T_17_19.sp12_h_r_12 <X> T_17_19.lc_trk_g1_4
 (17 7)  (891 311)  (891 311)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (28 7)  (902 311)  (902 311)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 311)  (903 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 311)  (904 311)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_3/in_1
 (32 7)  (906 311)  (906 311)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_2 input_2_3
 (33 7)  (907 311)  (907 311)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.input_2_3
 (34 7)  (908 311)  (908 311)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.input_2_3
 (35 7)  (909 311)  (909 311)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.input_2_3
 (41 7)  (915 311)  (915 311)  LC_3 Logic Functioning bit
 (42 7)  (916 311)  (916 311)  LC_3 Logic Functioning bit
 (15 8)  (889 312)  (889 312)  routing T_17_19.tnr_op_1 <X> T_17_19.lc_trk_g2_1
 (17 8)  (891 312)  (891 312)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (26 8)  (900 312)  (900 312)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 312)  (901 312)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 312)  (902 312)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 312)  (903 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 312)  (904 312)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (905 312)  (905 312)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 312)  (906 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 312)  (908 312)  routing T_17_19.lc_trk_g1_4 <X> T_17_19.wire_logic_cluster/lc_4/in_3
 (41 8)  (915 312)  (915 312)  LC_4 Logic Functioning bit
 (43 8)  (917 312)  (917 312)  LC_4 Logic Functioning bit
 (26 9)  (900 313)  (900 313)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 313)  (901 313)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 313)  (902 313)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 313)  (903 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 313)  (904 313)  routing T_17_19.lc_trk_g3_6 <X> T_17_19.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 313)  (910 313)  LC_4 Logic Functioning bit
 (38 9)  (912 313)  (912 313)  LC_4 Logic Functioning bit
 (51 9)  (925 313)  (925 313)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (25 10)  (899 314)  (899 314)  routing T_17_19.rgt_op_6 <X> T_17_19.lc_trk_g2_6
 (27 10)  (901 314)  (901 314)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (905 314)  (905 314)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 314)  (907 314)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 314)  (910 314)  LC_5 Logic Functioning bit
 (37 10)  (911 314)  (911 314)  LC_5 Logic Functioning bit
 (38 10)  (912 314)  (912 314)  LC_5 Logic Functioning bit
 (41 10)  (915 314)  (915 314)  LC_5 Logic Functioning bit
 (50 10)  (924 314)  (924 314)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (889 315)  (889 315)  routing T_17_19.tnr_op_4 <X> T_17_19.lc_trk_g2_4
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (896 315)  (896 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 315)  (898 315)  routing T_17_19.rgt_op_6 <X> T_17_19.lc_trk_g2_6
 (30 11)  (904 315)  (904 315)  routing T_17_19.lc_trk_g1_3 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 315)  (905 315)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 315)  (910 315)  LC_5 Logic Functioning bit
 (37 11)  (911 315)  (911 315)  LC_5 Logic Functioning bit
 (38 11)  (912 315)  (912 315)  LC_5 Logic Functioning bit
 (41 11)  (915 315)  (915 315)  LC_5 Logic Functioning bit
 (46 11)  (920 315)  (920 315)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (896 316)  (896 316)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (898 316)  (898 316)  routing T_17_19.tnr_op_3 <X> T_17_19.lc_trk_g3_3
 (22 13)  (896 317)  (896 317)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (898 317)  (898 317)  routing T_17_19.tnr_op_2 <X> T_17_19.lc_trk_g3_2
 (11 14)  (885 318)  (885 318)  routing T_17_19.sp4_h_r_5 <X> T_17_19.sp4_v_t_46
 (13 14)  (887 318)  (887 318)  routing T_17_19.sp4_h_r_5 <X> T_17_19.sp4_v_t_46
 (14 14)  (888 318)  (888 318)  routing T_17_19.wire_logic_cluster/lc_4/out <X> T_17_19.lc_trk_g3_4
 (22 14)  (896 318)  (896 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (901 318)  (901 318)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (902 318)  (902 318)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 318)  (905 318)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 318)  (907 318)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (39 14)  (913 318)  (913 318)  LC_7 Logic Functioning bit
 (41 14)  (915 318)  (915 318)  LC_7 Logic Functioning bit
 (43 14)  (917 318)  (917 318)  LC_7 Logic Functioning bit
 (12 15)  (886 319)  (886 319)  routing T_17_19.sp4_h_r_5 <X> T_17_19.sp4_v_t_46
 (17 15)  (891 319)  (891 319)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (896 319)  (896 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6
 (28 15)  (902 319)  (902 319)  routing T_17_19.lc_trk_g2_1 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 319)  (904 319)  routing T_17_19.lc_trk_g3_3 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (906 319)  (906 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (907 319)  (907 319)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.input_2_7
 (34 15)  (908 319)  (908 319)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.input_2_7
 (35 15)  (909 319)  (909 319)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.input_2_7
 (37 15)  (911 319)  (911 319)  LC_7 Logic Functioning bit
 (39 15)  (913 319)  (913 319)  LC_7 Logic Functioning bit


LogicTile_18_19

 (2 0)  (930 304)  (930 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (15 0)  (943 304)  (943 304)  routing T_18_19.top_op_1 <X> T_18_19.lc_trk_g0_1
 (17 0)  (945 304)  (945 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (957 304)  (957 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (958 304)  (958 304)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (31 0)  (959 304)  (959 304)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 304)  (960 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 304)  (961 304)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 304)  (964 304)  LC_0 Logic Functioning bit
 (37 0)  (965 304)  (965 304)  LC_0 Logic Functioning bit
 (38 0)  (966 304)  (966 304)  LC_0 Logic Functioning bit
 (41 0)  (969 304)  (969 304)  LC_0 Logic Functioning bit
 (18 1)  (946 305)  (946 305)  routing T_18_19.top_op_1 <X> T_18_19.lc_trk_g0_1
 (22 1)  (950 305)  (950 305)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (952 305)  (952 305)  routing T_18_19.top_op_2 <X> T_18_19.lc_trk_g0_2
 (25 1)  (953 305)  (953 305)  routing T_18_19.top_op_2 <X> T_18_19.lc_trk_g0_2
 (26 1)  (954 305)  (954 305)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 305)  (955 305)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 305)  (956 305)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 305)  (957 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 305)  (958 305)  routing T_18_19.lc_trk_g0_7 <X> T_18_19.wire_logic_cluster/lc_0/in_1
 (31 1)  (959 305)  (959 305)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 305)  (960 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (961 305)  (961 305)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.input_2_0
 (34 1)  (962 305)  (962 305)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.input_2_0
 (35 1)  (963 305)  (963 305)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.input_2_0
 (37 1)  (965 305)  (965 305)  LC_0 Logic Functioning bit
 (43 1)  (971 305)  (971 305)  LC_0 Logic Functioning bit
 (22 2)  (950 306)  (950 306)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (951 306)  (951 306)  routing T_18_19.sp12_h_l_12 <X> T_18_19.lc_trk_g0_7
 (22 4)  (950 308)  (950 308)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (952 308)  (952 308)  routing T_18_19.top_op_3 <X> T_18_19.lc_trk_g1_3
 (21 5)  (949 309)  (949 309)  routing T_18_19.top_op_3 <X> T_18_19.lc_trk_g1_3
 (14 7)  (942 311)  (942 311)  routing T_18_19.top_op_4 <X> T_18_19.lc_trk_g1_4
 (15 7)  (943 311)  (943 311)  routing T_18_19.top_op_4 <X> T_18_19.lc_trk_g1_4
 (17 7)  (945 311)  (945 311)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 10)  (949 314)  (949 314)  routing T_18_19.sp4_v_t_26 <X> T_18_19.lc_trk_g2_7
 (22 10)  (950 314)  (950 314)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (951 314)  (951 314)  routing T_18_19.sp4_v_t_26 <X> T_18_19.lc_trk_g2_7
 (21 11)  (949 315)  (949 315)  routing T_18_19.sp4_v_t_26 <X> T_18_19.lc_trk_g2_7
 (22 12)  (950 316)  (950 316)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (952 316)  (952 316)  routing T_18_19.tnr_op_3 <X> T_18_19.lc_trk_g3_3
 (29 12)  (957 316)  (957 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 316)  (959 316)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 316)  (962 316)  routing T_18_19.lc_trk_g1_4 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (38 12)  (966 316)  (966 316)  LC_6 Logic Functioning bit
 (39 12)  (967 316)  (967 316)  LC_6 Logic Functioning bit
 (42 12)  (970 316)  (970 316)  LC_6 Logic Functioning bit
 (26 13)  (954 317)  (954 317)  routing T_18_19.lc_trk_g0_2 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (32 13)  (960 317)  (960 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (962 317)  (962 317)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.input_2_6
 (35 13)  (963 317)  (963 317)  routing T_18_19.lc_trk_g1_3 <X> T_18_19.input_2_6
 (41 13)  (969 317)  (969 317)  LC_6 Logic Functioning bit
 (42 13)  (970 317)  (970 317)  LC_6 Logic Functioning bit
 (10 15)  (938 319)  (938 319)  routing T_18_19.sp4_h_l_40 <X> T_18_19.sp4_v_t_47
 (12 15)  (940 319)  (940 319)  routing T_18_19.sp4_h_l_46 <X> T_18_19.sp4_v_t_46


LogicTile_19_19

 (15 8)  (997 312)  (997 312)  routing T_19_19.sp4_h_r_25 <X> T_19_19.lc_trk_g2_1
 (16 8)  (998 312)  (998 312)  routing T_19_19.sp4_h_r_25 <X> T_19_19.lc_trk_g2_1
 (17 8)  (999 312)  (999 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (18 9)  (1000 313)  (1000 313)  routing T_19_19.sp4_h_r_25 <X> T_19_19.lc_trk_g2_1
 (14 10)  (996 314)  (996 314)  routing T_19_19.sp4_h_r_36 <X> T_19_19.lc_trk_g2_4
 (15 11)  (997 315)  (997 315)  routing T_19_19.sp4_h_r_36 <X> T_19_19.lc_trk_g2_4
 (16 11)  (998 315)  (998 315)  routing T_19_19.sp4_h_r_36 <X> T_19_19.lc_trk_g2_4
 (17 11)  (999 315)  (999 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (15 14)  (997 318)  (997 318)  routing T_19_19.sp4_h_r_45 <X> T_19_19.lc_trk_g3_5
 (16 14)  (998 318)  (998 318)  routing T_19_19.sp4_h_r_45 <X> T_19_19.lc_trk_g3_5
 (17 14)  (999 318)  (999 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1000 318)  (1000 318)  routing T_19_19.sp4_h_r_45 <X> T_19_19.lc_trk_g3_5
 (27 14)  (1009 318)  (1009 318)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (1010 318)  (1010 318)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (1011 318)  (1011 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (1012 318)  (1012 318)  routing T_19_19.lc_trk_g3_5 <X> T_19_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (1013 318)  (1013 318)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (1014 318)  (1014 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1015 318)  (1015 318)  routing T_19_19.lc_trk_g2_4 <X> T_19_19.wire_logic_cluster/lc_7/in_3
 (41 14)  (1023 318)  (1023 318)  LC_7 Logic Functioning bit
 (43 14)  (1025 318)  (1025 318)  LC_7 Logic Functioning bit
 (47 14)  (1029 318)  (1029 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (18 15)  (1000 319)  (1000 319)  routing T_19_19.sp4_h_r_45 <X> T_19_19.lc_trk_g3_5
 (28 15)  (1010 319)  (1010 319)  routing T_19_19.lc_trk_g2_1 <X> T_19_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (1011 319)  (1011 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (1019 319)  (1019 319)  LC_7 Logic Functioning bit
 (39 15)  (1021 319)  (1021 319)  LC_7 Logic Functioning bit


LogicTile_21_19

 (11 1)  (1101 305)  (1101 305)  routing T_21_19.sp4_h_l_39 <X> T_21_19.sp4_h_r_2
 (8 9)  (1098 313)  (1098 313)  routing T_21_19.sp4_h_l_36 <X> T_21_19.sp4_v_b_7
 (9 9)  (1099 313)  (1099 313)  routing T_21_19.sp4_h_l_36 <X> T_21_19.sp4_v_b_7
 (10 9)  (1100 313)  (1100 313)  routing T_21_19.sp4_h_l_36 <X> T_21_19.sp4_v_b_7


LogicTile_22_19

 (3 7)  (1147 311)  (1147 311)  routing T_22_19.sp12_h_l_23 <X> T_22_19.sp12_v_t_23


LogicTile_23_19

 (9 0)  (1207 304)  (1207 304)  routing T_23_19.sp4_v_t_36 <X> T_23_19.sp4_h_r_1
 (5 1)  (1203 305)  (1203 305)  routing T_23_19.sp4_h_r_0 <X> T_23_19.sp4_v_b_0
 (8 5)  (1206 309)  (1206 309)  routing T_23_19.sp4_v_t_36 <X> T_23_19.sp4_v_b_4
 (10 5)  (1208 309)  (1208 309)  routing T_23_19.sp4_v_t_36 <X> T_23_19.sp4_v_b_4


RAM_Tile_25_19

 (7 1)  (1313 305)  (1313 305)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 306)  (1306 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (1 2)  (1307 306)  (1307 306)  routing T_25_19.glb_netwk_6 <X> T_25_19.wire_bram/ram/RCLK
 (2 2)  (1308 306)  (1308 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 3)  (1320 307)  (1320 307)  routing T_25_19.sp4_r_v_b_28 <X> T_25_19.lc_trk_g0_4
 (17 3)  (1323 307)  (1323 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (19 4)  (1325 308)  (1325 308)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_t_8 sp4_v_t_4
 (3 7)  (1309 311)  (1309 311)  routing T_25_19.sp12_h_l_23 <X> T_25_19.sp12_v_t_23
 (15 8)  (1321 312)  (1321 312)  routing T_25_19.sp4_h_r_25 <X> T_25_19.lc_trk_g2_1
 (16 8)  (1322 312)  (1322 312)  routing T_25_19.sp4_h_r_25 <X> T_25_19.lc_trk_g2_1
 (17 8)  (1323 312)  (1323 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (28 8)  (1334 312)  (1334 312)  routing T_25_19.lc_trk_g2_1 <X> T_25_19.wire_bram/ram/WDATA_11
 (29 8)  (1335 312)  (1335 312)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (18 9)  (1324 313)  (1324 313)  routing T_25_19.sp4_h_r_25 <X> T_25_19.lc_trk_g2_1
 (37 9)  (1343 313)  (1343 313)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (19 10)  (1325 314)  (1325 314)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (10 11)  (1316 315)  (1316 315)  routing T_25_19.sp4_h_l_39 <X> T_25_19.sp4_v_t_42
 (11 12)  (1317 316)  (1317 316)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_v_b_11
 (12 13)  (1318 317)  (1318 317)  routing T_25_19.sp4_v_t_45 <X> T_25_19.sp4_v_b_11
 (1 14)  (1307 318)  (1307 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 319)  (1307 319)  routing T_25_19.lc_trk_g0_4 <X> T_25_19.wire_bram/ram/RE


LogicTile_26_19

 (3 2)  (1351 306)  (1351 306)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23
 (3 3)  (1351 307)  (1351 307)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 313)  (1743 313)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (12 4)  (5 292)  (5 292)  routing T_0_18.lc_trk_g1_1 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 292)  (1 292)  IOB_0 IO Functioning bit
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (6 8)  (11 296)  (11 296)  routing T_0_18.span4_horz_1 <X> T_0_18.lc_trk_g1_1
 (7 8)  (10 296)  (10 296)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 296)  (9 296)  routing T_0_18.span4_horz_1 <X> T_0_18.lc_trk_g1_1


LogicTile_4_18

 (8 2)  (188 290)  (188 290)  routing T_4_18.sp4_h_r_1 <X> T_4_18.sp4_h_l_36
 (12 8)  (192 296)  (192 296)  routing T_4_18.sp4_v_t_45 <X> T_4_18.sp4_h_r_8


LogicTile_6_18

 (21 0)  (309 288)  (309 288)  routing T_6_18.sp4_v_b_3 <X> T_6_18.lc_trk_g0_3
 (22 0)  (310 288)  (310 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (311 288)  (311 288)  routing T_6_18.sp4_v_b_3 <X> T_6_18.lc_trk_g0_3
 (22 2)  (310 290)  (310 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (21 3)  (309 291)  (309 291)  routing T_6_18.sp4_r_v_b_31 <X> T_6_18.lc_trk_g0_7
 (21 4)  (309 292)  (309 292)  routing T_6_18.sp4_h_r_11 <X> T_6_18.lc_trk_g1_3
 (22 4)  (310 292)  (310 292)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (311 292)  (311 292)  routing T_6_18.sp4_h_r_11 <X> T_6_18.lc_trk_g1_3
 (24 4)  (312 292)  (312 292)  routing T_6_18.sp4_h_r_11 <X> T_6_18.lc_trk_g1_3
 (14 5)  (302 293)  (302 293)  routing T_6_18.top_op_0 <X> T_6_18.lc_trk_g1_0
 (15 5)  (303 293)  (303 293)  routing T_6_18.top_op_0 <X> T_6_18.lc_trk_g1_0
 (17 5)  (305 293)  (305 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (4 6)  (292 294)  (292 294)  routing T_6_18.sp4_v_b_3 <X> T_6_18.sp4_v_t_38
 (14 9)  (302 297)  (302 297)  routing T_6_18.sp4_r_v_b_32 <X> T_6_18.lc_trk_g2_0
 (17 9)  (305 297)  (305 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (26 10)  (314 298)  (314 298)  routing T_6_18.lc_trk_g0_7 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 298)  (315 298)  routing T_6_18.lc_trk_g3_5 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (316 298)  (316 298)  routing T_6_18.lc_trk_g3_5 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 298)  (317 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (318 298)  (318 298)  routing T_6_18.lc_trk_g3_5 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (320 298)  (320 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 298)  (321 298)  routing T_6_18.lc_trk_g2_0 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 298)  (324 298)  LC_5 Logic Functioning bit
 (37 10)  (325 298)  (325 298)  LC_5 Logic Functioning bit
 (38 10)  (326 298)  (326 298)  LC_5 Logic Functioning bit
 (40 10)  (328 298)  (328 298)  LC_5 Logic Functioning bit
 (41 10)  (329 298)  (329 298)  LC_5 Logic Functioning bit
 (43 10)  (331 298)  (331 298)  LC_5 Logic Functioning bit
 (26 11)  (314 299)  (314 299)  routing T_6_18.lc_trk_g0_7 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 299)  (317 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (32 11)  (320 299)  (320 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (323 299)  (323 299)  routing T_6_18.lc_trk_g0_3 <X> T_6_18.input_2_5
 (36 11)  (324 299)  (324 299)  LC_5 Logic Functioning bit
 (38 11)  (326 299)  (326 299)  LC_5 Logic Functioning bit
 (39 11)  (327 299)  (327 299)  LC_5 Logic Functioning bit
 (40 11)  (328 299)  (328 299)  LC_5 Logic Functioning bit
 (41 11)  (329 299)  (329 299)  LC_5 Logic Functioning bit
 (42 11)  (330 299)  (330 299)  LC_5 Logic Functioning bit
 (43 11)  (331 299)  (331 299)  LC_5 Logic Functioning bit
 (27 12)  (315 300)  (315 300)  routing T_6_18.lc_trk_g1_0 <X> T_6_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (317 300)  (317 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (320 300)  (320 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (324 300)  (324 300)  LC_6 Logic Functioning bit
 (50 12)  (338 300)  (338 300)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (339 300)  (339 300)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (26 13)  (314 301)  (314 301)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (315 301)  (315 301)  routing T_6_18.lc_trk_g1_3 <X> T_6_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (317 301)  (317 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (319 301)  (319 301)  routing T_6_18.lc_trk_g0_3 <X> T_6_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (324 301)  (324 301)  LC_6 Logic Functioning bit
 (43 13)  (331 301)  (331 301)  LC_6 Logic Functioning bit
 (16 14)  (304 302)  (304 302)  routing T_6_18.sp4_v_t_16 <X> T_6_18.lc_trk_g3_5
 (17 14)  (305 302)  (305 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (306 302)  (306 302)  routing T_6_18.sp4_v_t_16 <X> T_6_18.lc_trk_g3_5


LogicTile_7_18

 (17 0)  (359 288)  (359 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (28 2)  (370 290)  (370 290)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (371 290)  (371 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (372 290)  (372 290)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (373 290)  (373 290)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (374 290)  (374 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (375 290)  (375 290)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (376 290)  (376 290)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (378 290)  (378 290)  LC_1 Logic Functioning bit
 (38 2)  (380 290)  (380 290)  LC_1 Logic Functioning bit
 (27 3)  (369 291)  (369 291)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (370 291)  (370 291)  routing T_7_18.lc_trk_g3_0 <X> T_7_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (371 291)  (371 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (372 291)  (372 291)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (373 291)  (373 291)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (374 291)  (374 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (375 291)  (375 291)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.input_2_1
 (34 3)  (376 291)  (376 291)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.input_2_1
 (35 3)  (377 291)  (377 291)  routing T_7_18.lc_trk_g3_2 <X> T_7_18.input_2_1
 (37 3)  (379 291)  (379 291)  LC_1 Logic Functioning bit
 (39 3)  (381 291)  (381 291)  LC_1 Logic Functioning bit
 (40 3)  (382 291)  (382 291)  LC_1 Logic Functioning bit
 (14 4)  (356 292)  (356 292)  routing T_7_18.sp12_h_r_0 <X> T_7_18.lc_trk_g1_0
 (29 4)  (371 292)  (371 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (374 292)  (374 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (376 292)  (376 292)  routing T_7_18.lc_trk_g1_0 <X> T_7_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (378 292)  (378 292)  LC_2 Logic Functioning bit
 (37 4)  (379 292)  (379 292)  LC_2 Logic Functioning bit
 (38 4)  (380 292)  (380 292)  LC_2 Logic Functioning bit
 (42 4)  (384 292)  (384 292)  LC_2 Logic Functioning bit
 (50 4)  (392 292)  (392 292)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (356 293)  (356 293)  routing T_7_18.sp12_h_r_0 <X> T_7_18.lc_trk_g1_0
 (15 5)  (357 293)  (357 293)  routing T_7_18.sp12_h_r_0 <X> T_7_18.lc_trk_g1_0
 (17 5)  (359 293)  (359 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (36 5)  (378 293)  (378 293)  LC_2 Logic Functioning bit
 (37 5)  (379 293)  (379 293)  LC_2 Logic Functioning bit
 (38 5)  (380 293)  (380 293)  LC_2 Logic Functioning bit
 (42 5)  (384 293)  (384 293)  LC_2 Logic Functioning bit
 (47 5)  (389 293)  (389 293)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (22 11)  (364 299)  (364 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (367 299)  (367 299)  routing T_7_18.sp4_r_v_b_38 <X> T_7_18.lc_trk_g2_6
 (25 12)  (367 300)  (367 300)  routing T_7_18.sp4_v_b_26 <X> T_7_18.lc_trk_g3_2
 (14 13)  (356 301)  (356 301)  routing T_7_18.tnl_op_0 <X> T_7_18.lc_trk_g3_0
 (15 13)  (357 301)  (357 301)  routing T_7_18.tnl_op_0 <X> T_7_18.lc_trk_g3_0
 (17 13)  (359 301)  (359 301)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (364 301)  (364 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (365 301)  (365 301)  routing T_7_18.sp4_v_b_26 <X> T_7_18.lc_trk_g3_2
 (21 14)  (363 302)  (363 302)  routing T_7_18.sp4_v_t_18 <X> T_7_18.lc_trk_g3_7
 (22 14)  (364 302)  (364 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (365 302)  (365 302)  routing T_7_18.sp4_v_t_18 <X> T_7_18.lc_trk_g3_7


RAM_Tile_8_18

 (8 3)  (404 291)  (404 291)  routing T_8_18.sp4_h_r_7 <X> T_8_18.sp4_v_t_36
 (9 3)  (405 291)  (405 291)  routing T_8_18.sp4_h_r_7 <X> T_8_18.sp4_v_t_36
 (10 3)  (406 291)  (406 291)  routing T_8_18.sp4_h_r_7 <X> T_8_18.sp4_v_t_36
 (12 12)  (408 300)  (408 300)  routing T_8_18.sp4_h_l_45 <X> T_8_18.sp4_h_r_11
 (13 13)  (409 301)  (409 301)  routing T_8_18.sp4_h_l_45 <X> T_8_18.sp4_h_r_11


LogicTile_9_18

 (26 2)  (464 290)  (464 290)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (466 290)  (466 290)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (467 290)  (467 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (468 290)  (468 290)  routing T_9_18.lc_trk_g2_4 <X> T_9_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (469 290)  (469 290)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (470 290)  (470 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (471 290)  (471 290)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (472 290)  (472 290)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (473 290)  (473 290)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.input_2_1
 (36 2)  (474 290)  (474 290)  LC_1 Logic Functioning bit
 (40 2)  (478 290)  (478 290)  LC_1 Logic Functioning bit
 (43 2)  (481 290)  (481 290)  LC_1 Logic Functioning bit
 (26 3)  (464 291)  (464 291)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (465 291)  (465 291)  routing T_9_18.lc_trk_g1_6 <X> T_9_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (467 291)  (467 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (469 291)  (469 291)  routing T_9_18.lc_trk_g3_7 <X> T_9_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (470 291)  (470 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (471 291)  (471 291)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.input_2_1
 (34 3)  (472 291)  (472 291)  routing T_9_18.lc_trk_g3_4 <X> T_9_18.input_2_1
 (38 3)  (476 291)  (476 291)  LC_1 Logic Functioning bit
 (41 3)  (479 291)  (479 291)  LC_1 Logic Functioning bit
 (42 3)  (480 291)  (480 291)  LC_1 Logic Functioning bit
 (22 7)  (460 295)  (460 295)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (462 295)  (462 295)  routing T_9_18.top_op_6 <X> T_9_18.lc_trk_g1_6
 (25 7)  (463 295)  (463 295)  routing T_9_18.top_op_6 <X> T_9_18.lc_trk_g1_6
 (14 10)  (452 298)  (452 298)  routing T_9_18.sp4_h_r_36 <X> T_9_18.lc_trk_g2_4
 (15 11)  (453 299)  (453 299)  routing T_9_18.sp4_h_r_36 <X> T_9_18.lc_trk_g2_4
 (16 11)  (454 299)  (454 299)  routing T_9_18.sp4_h_r_36 <X> T_9_18.lc_trk_g2_4
 (17 11)  (455 299)  (455 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (14 14)  (452 302)  (452 302)  routing T_9_18.sp4_v_b_36 <X> T_9_18.lc_trk_g3_4
 (22 14)  (460 302)  (460 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (14 15)  (452 303)  (452 303)  routing T_9_18.sp4_v_b_36 <X> T_9_18.lc_trk_g3_4
 (16 15)  (454 303)  (454 303)  routing T_9_18.sp4_v_b_36 <X> T_9_18.lc_trk_g3_4
 (17 15)  (455 303)  (455 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4


LogicTile_10_18

 (5 0)  (497 288)  (497 288)  routing T_10_18.sp4_v_t_37 <X> T_10_18.sp4_h_r_0
 (10 0)  (502 288)  (502 288)  routing T_10_18.sp4_v_t_45 <X> T_10_18.sp4_h_r_1
 (14 0)  (506 288)  (506 288)  routing T_10_18.wire_logic_cluster/lc_0/out <X> T_10_18.lc_trk_g0_0
 (28 0)  (520 288)  (520 288)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 288)  (521 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (523 288)  (523 288)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 288)  (524 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (526 288)  (526 288)  routing T_10_18.lc_trk_g1_4 <X> T_10_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (529 288)  (529 288)  LC_0 Logic Functioning bit
 (39 0)  (531 288)  (531 288)  LC_0 Logic Functioning bit
 (40 0)  (532 288)  (532 288)  LC_0 Logic Functioning bit
 (41 0)  (533 288)  (533 288)  LC_0 Logic Functioning bit
 (42 0)  (534 288)  (534 288)  LC_0 Logic Functioning bit
 (43 0)  (535 288)  (535 288)  LC_0 Logic Functioning bit
 (17 1)  (509 289)  (509 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (30 1)  (522 289)  (522 289)  routing T_10_18.lc_trk_g2_3 <X> T_10_18.wire_logic_cluster/lc_0/in_1
 (37 1)  (529 289)  (529 289)  LC_0 Logic Functioning bit
 (39 1)  (531 289)  (531 289)  LC_0 Logic Functioning bit
 (40 1)  (532 289)  (532 289)  LC_0 Logic Functioning bit
 (41 1)  (533 289)  (533 289)  LC_0 Logic Functioning bit
 (42 1)  (534 289)  (534 289)  LC_0 Logic Functioning bit
 (43 1)  (535 289)  (535 289)  LC_0 Logic Functioning bit
 (8 2)  (500 290)  (500 290)  routing T_10_18.sp4_v_t_36 <X> T_10_18.sp4_h_l_36
 (9 2)  (501 290)  (501 290)  routing T_10_18.sp4_v_t_36 <X> T_10_18.sp4_h_l_36
 (22 2)  (514 290)  (514 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (518 290)  (518 290)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (520 290)  (520 290)  routing T_10_18.lc_trk_g2_0 <X> T_10_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 290)  (521 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 290)  (524 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 290)  (525 290)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (38 2)  (530 290)  (530 290)  LC_1 Logic Functioning bit
 (39 2)  (531 290)  (531 290)  LC_1 Logic Functioning bit
 (42 2)  (534 290)  (534 290)  LC_1 Logic Functioning bit
 (43 2)  (535 290)  (535 290)  LC_1 Logic Functioning bit
 (50 2)  (542 290)  (542 290)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (513 291)  (513 291)  routing T_10_18.sp4_r_v_b_31 <X> T_10_18.lc_trk_g0_7
 (26 3)  (518 291)  (518 291)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 291)  (520 291)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 291)  (521 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (523 291)  (523 291)  routing T_10_18.lc_trk_g2_2 <X> T_10_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (528 291)  (528 291)  LC_1 Logic Functioning bit
 (37 3)  (529 291)  (529 291)  LC_1 Logic Functioning bit
 (40 3)  (532 291)  (532 291)  LC_1 Logic Functioning bit
 (41 3)  (533 291)  (533 291)  LC_1 Logic Functioning bit
 (3 4)  (495 292)  (495 292)  routing T_10_18.sp12_v_t_23 <X> T_10_18.sp12_h_r_0
 (15 4)  (507 292)  (507 292)  routing T_10_18.lft_op_1 <X> T_10_18.lc_trk_g1_1
 (17 4)  (509 292)  (509 292)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (510 292)  (510 292)  routing T_10_18.lft_op_1 <X> T_10_18.lc_trk_g1_1
 (22 4)  (514 292)  (514 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (516 292)  (516 292)  routing T_10_18.top_op_3 <X> T_10_18.lc_trk_g1_3
 (27 4)  (519 292)  (519 292)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (520 292)  (520 292)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (521 292)  (521 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (524 292)  (524 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (525 292)  (525 292)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (526 292)  (526 292)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_2/in_3
 (37 4)  (529 292)  (529 292)  LC_2 Logic Functioning bit
 (40 4)  (532 292)  (532 292)  LC_2 Logic Functioning bit
 (41 4)  (533 292)  (533 292)  LC_2 Logic Functioning bit
 (42 4)  (534 292)  (534 292)  LC_2 Logic Functioning bit
 (21 5)  (513 293)  (513 293)  routing T_10_18.top_op_3 <X> T_10_18.lc_trk_g1_3
 (29 5)  (521 293)  (521 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (522 293)  (522 293)  routing T_10_18.lc_trk_g3_2 <X> T_10_18.wire_logic_cluster/lc_2/in_1
 (32 5)  (524 293)  (524 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (525 293)  (525 293)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.input_2_2
 (34 5)  (526 293)  (526 293)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.input_2_2
 (35 5)  (527 293)  (527 293)  routing T_10_18.lc_trk_g3_3 <X> T_10_18.input_2_2
 (39 5)  (531 293)  (531 293)  LC_2 Logic Functioning bit
 (40 5)  (532 293)  (532 293)  LC_2 Logic Functioning bit
 (42 5)  (534 293)  (534 293)  LC_2 Logic Functioning bit
 (43 5)  (535 293)  (535 293)  LC_2 Logic Functioning bit
 (14 6)  (506 294)  (506 294)  routing T_10_18.sp4_v_t_1 <X> T_10_18.lc_trk_g1_4
 (22 6)  (514 294)  (514 294)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (516 294)  (516 294)  routing T_10_18.top_op_7 <X> T_10_18.lc_trk_g1_7
 (27 6)  (519 294)  (519 294)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (520 294)  (520 294)  routing T_10_18.lc_trk_g3_1 <X> T_10_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (521 294)  (521 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (524 294)  (524 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (526 294)  (526 294)  routing T_10_18.lc_trk_g1_1 <X> T_10_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (528 294)  (528 294)  LC_3 Logic Functioning bit
 (37 6)  (529 294)  (529 294)  LC_3 Logic Functioning bit
 (42 6)  (534 294)  (534 294)  LC_3 Logic Functioning bit
 (43 6)  (535 294)  (535 294)  LC_3 Logic Functioning bit
 (50 6)  (542 294)  (542 294)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (506 295)  (506 295)  routing T_10_18.sp4_v_t_1 <X> T_10_18.lc_trk_g1_4
 (16 7)  (508 295)  (508 295)  routing T_10_18.sp4_v_t_1 <X> T_10_18.lc_trk_g1_4
 (17 7)  (509 295)  (509 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (21 7)  (513 295)  (513 295)  routing T_10_18.top_op_7 <X> T_10_18.lc_trk_g1_7
 (27 7)  (519 295)  (519 295)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (520 295)  (520 295)  routing T_10_18.lc_trk_g3_0 <X> T_10_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (521 295)  (521 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (42 7)  (534 295)  (534 295)  LC_3 Logic Functioning bit
 (43 7)  (535 295)  (535 295)  LC_3 Logic Functioning bit
 (14 8)  (506 296)  (506 296)  routing T_10_18.sp4_v_b_24 <X> T_10_18.lc_trk_g2_0
 (21 8)  (513 296)  (513 296)  routing T_10_18.sp4_v_t_22 <X> T_10_18.lc_trk_g2_3
 (22 8)  (514 296)  (514 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (515 296)  (515 296)  routing T_10_18.sp4_v_t_22 <X> T_10_18.lc_trk_g2_3
 (26 8)  (518 296)  (518 296)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (520 296)  (520 296)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 296)  (521 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 296)  (522 296)  routing T_10_18.lc_trk_g2_5 <X> T_10_18.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 296)  (523 296)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 296)  (524 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 296)  (525 296)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (526 296)  (526 296)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_4/in_3
 (38 8)  (530 296)  (530 296)  LC_4 Logic Functioning bit
 (39 8)  (531 296)  (531 296)  LC_4 Logic Functioning bit
 (42 8)  (534 296)  (534 296)  LC_4 Logic Functioning bit
 (43 8)  (535 296)  (535 296)  LC_4 Logic Functioning bit
 (50 8)  (542 296)  (542 296)  Cascade bit: LH_LC04_inmux02_5

 (16 9)  (508 297)  (508 297)  routing T_10_18.sp4_v_b_24 <X> T_10_18.lc_trk_g2_0
 (17 9)  (509 297)  (509 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (21 9)  (513 297)  (513 297)  routing T_10_18.sp4_v_t_22 <X> T_10_18.lc_trk_g2_3
 (22 9)  (514 297)  (514 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (515 297)  (515 297)  routing T_10_18.sp4_v_b_42 <X> T_10_18.lc_trk_g2_2
 (24 9)  (516 297)  (516 297)  routing T_10_18.sp4_v_b_42 <X> T_10_18.lc_trk_g2_2
 (28 9)  (520 297)  (520 297)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (521 297)  (521 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (528 297)  (528 297)  LC_4 Logic Functioning bit
 (37 9)  (529 297)  (529 297)  LC_4 Logic Functioning bit
 (40 9)  (532 297)  (532 297)  LC_4 Logic Functioning bit
 (41 9)  (533 297)  (533 297)  LC_4 Logic Functioning bit
 (46 9)  (538 297)  (538 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (507 298)  (507 298)  routing T_10_18.sp4_h_l_24 <X> T_10_18.lc_trk_g2_5
 (16 10)  (508 298)  (508 298)  routing T_10_18.sp4_h_l_24 <X> T_10_18.lc_trk_g2_5
 (17 10)  (509 298)  (509 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (510 298)  (510 298)  routing T_10_18.sp4_h_l_24 <X> T_10_18.lc_trk_g2_5
 (22 10)  (514 298)  (514 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (15 11)  (507 299)  (507 299)  routing T_10_18.tnr_op_4 <X> T_10_18.lc_trk_g2_4
 (17 11)  (509 299)  (509 299)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (513 299)  (513 299)  routing T_10_18.sp4_r_v_b_39 <X> T_10_18.lc_trk_g2_7
 (3 12)  (495 300)  (495 300)  routing T_10_18.sp12_v_t_22 <X> T_10_18.sp12_h_r_1
 (17 12)  (509 300)  (509 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (510 300)  (510 300)  routing T_10_18.wire_logic_cluster/lc_1/out <X> T_10_18.lc_trk_g3_1
 (22 12)  (514 300)  (514 300)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (516 300)  (516 300)  routing T_10_18.tnl_op_3 <X> T_10_18.lc_trk_g3_3
 (29 12)  (521 300)  (521 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 300)  (522 300)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 300)  (523 300)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 300)  (524 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 300)  (525 300)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (526 300)  (526 300)  routing T_10_18.lc_trk_g3_4 <X> T_10_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (527 300)  (527 300)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.input_2_6
 (36 12)  (528 300)  (528 300)  LC_6 Logic Functioning bit
 (39 12)  (531 300)  (531 300)  LC_6 Logic Functioning bit
 (41 12)  (533 300)  (533 300)  LC_6 Logic Functioning bit
 (42 12)  (534 300)  (534 300)  LC_6 Logic Functioning bit
 (15 13)  (507 301)  (507 301)  routing T_10_18.sp4_v_t_29 <X> T_10_18.lc_trk_g3_0
 (16 13)  (508 301)  (508 301)  routing T_10_18.sp4_v_t_29 <X> T_10_18.lc_trk_g3_0
 (17 13)  (509 301)  (509 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (513 301)  (513 301)  routing T_10_18.tnl_op_3 <X> T_10_18.lc_trk_g3_3
 (22 13)  (514 301)  (514 301)  Enable bit of Mux _local_links/g3_mux_2 => tnl_op_2 lc_trk_g3_2
 (24 13)  (516 301)  (516 301)  routing T_10_18.tnl_op_2 <X> T_10_18.lc_trk_g3_2
 (25 13)  (517 301)  (517 301)  routing T_10_18.tnl_op_2 <X> T_10_18.lc_trk_g3_2
 (30 13)  (522 301)  (522 301)  routing T_10_18.lc_trk_g0_7 <X> T_10_18.wire_logic_cluster/lc_6/in_1
 (32 13)  (524 301)  (524 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (525 301)  (525 301)  routing T_10_18.lc_trk_g2_4 <X> T_10_18.input_2_6
 (36 13)  (528 301)  (528 301)  LC_6 Logic Functioning bit
 (39 13)  (531 301)  (531 301)  LC_6 Logic Functioning bit
 (41 13)  (533 301)  (533 301)  LC_6 Logic Functioning bit
 (42 13)  (534 301)  (534 301)  LC_6 Logic Functioning bit
 (46 13)  (538 301)  (538 301)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (506 302)  (506 302)  routing T_10_18.rgt_op_4 <X> T_10_18.lc_trk_g3_4
 (25 14)  (517 302)  (517 302)  routing T_10_18.sp4_h_r_46 <X> T_10_18.lc_trk_g3_6
 (26 14)  (518 302)  (518 302)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (519 302)  (519 302)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (521 302)  (521 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (522 302)  (522 302)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (524 302)  (524 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 302)  (526 302)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (527 302)  (527 302)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_7
 (38 14)  (530 302)  (530 302)  LC_7 Logic Functioning bit
 (39 14)  (531 302)  (531 302)  LC_7 Logic Functioning bit
 (41 14)  (533 302)  (533 302)  LC_7 Logic Functioning bit
 (42 14)  (534 302)  (534 302)  LC_7 Logic Functioning bit
 (47 14)  (539 302)  (539 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (11 15)  (503 303)  (503 303)  routing T_10_18.sp4_h_r_11 <X> T_10_18.sp4_h_l_46
 (15 15)  (507 303)  (507 303)  routing T_10_18.rgt_op_4 <X> T_10_18.lc_trk_g3_4
 (17 15)  (509 303)  (509 303)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (514 303)  (514 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (515 303)  (515 303)  routing T_10_18.sp4_h_r_46 <X> T_10_18.lc_trk_g3_6
 (24 15)  (516 303)  (516 303)  routing T_10_18.sp4_h_r_46 <X> T_10_18.lc_trk_g3_6
 (25 15)  (517 303)  (517 303)  routing T_10_18.sp4_h_r_46 <X> T_10_18.lc_trk_g3_6
 (26 15)  (518 303)  (518 303)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (519 303)  (519 303)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (520 303)  (520 303)  routing T_10_18.lc_trk_g3_6 <X> T_10_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 303)  (521 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (522 303)  (522 303)  routing T_10_18.lc_trk_g1_7 <X> T_10_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (523 303)  (523 303)  routing T_10_18.lc_trk_g1_3 <X> T_10_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (524 303)  (524 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (525 303)  (525 303)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_7
 (35 15)  (527 303)  (527 303)  routing T_10_18.lc_trk_g2_7 <X> T_10_18.input_2_7
 (36 15)  (528 303)  (528 303)  LC_7 Logic Functioning bit
 (37 15)  (529 303)  (529 303)  LC_7 Logic Functioning bit
 (40 15)  (532 303)  (532 303)  LC_7 Logic Functioning bit
 (43 15)  (535 303)  (535 303)  LC_7 Logic Functioning bit


LogicTile_11_18

 (21 0)  (567 288)  (567 288)  routing T_11_18.wire_logic_cluster/lc_3/out <X> T_11_18.lc_trk_g0_3
 (22 0)  (568 288)  (568 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (28 0)  (574 288)  (574 288)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 288)  (575 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (576 288)  (576 288)  routing T_11_18.lc_trk_g2_5 <X> T_11_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (577 288)  (577 288)  routing T_11_18.lc_trk_g0_5 <X> T_11_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (578 288)  (578 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (581 288)  (581 288)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.input_2_0
 (36 0)  (582 288)  (582 288)  LC_0 Logic Functioning bit
 (37 0)  (583 288)  (583 288)  LC_0 Logic Functioning bit
 (38 0)  (584 288)  (584 288)  LC_0 Logic Functioning bit
 (39 0)  (585 288)  (585 288)  LC_0 Logic Functioning bit
 (41 0)  (587 288)  (587 288)  LC_0 Logic Functioning bit
 (42 0)  (588 288)  (588 288)  LC_0 Logic Functioning bit
 (43 0)  (589 288)  (589 288)  LC_0 Logic Functioning bit
 (14 1)  (560 289)  (560 289)  routing T_11_18.sp4_r_v_b_35 <X> T_11_18.lc_trk_g0_0
 (17 1)  (563 289)  (563 289)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (27 1)  (573 289)  (573 289)  routing T_11_18.lc_trk_g1_1 <X> T_11_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 289)  (575 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 289)  (578 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (580 289)  (580 289)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.input_2_0
 (35 1)  (581 289)  (581 289)  routing T_11_18.lc_trk_g1_7 <X> T_11_18.input_2_0
 (36 1)  (582 289)  (582 289)  LC_0 Logic Functioning bit
 (37 1)  (583 289)  (583 289)  LC_0 Logic Functioning bit
 (38 1)  (584 289)  (584 289)  LC_0 Logic Functioning bit
 (41 1)  (587 289)  (587 289)  LC_0 Logic Functioning bit
 (43 1)  (589 289)  (589 289)  LC_0 Logic Functioning bit
 (5 2)  (551 290)  (551 290)  routing T_11_18.sp4_v_t_43 <X> T_11_18.sp4_h_l_37
 (15 2)  (561 290)  (561 290)  routing T_11_18.sp4_h_r_13 <X> T_11_18.lc_trk_g0_5
 (16 2)  (562 290)  (562 290)  routing T_11_18.sp4_h_r_13 <X> T_11_18.lc_trk_g0_5
 (17 2)  (563 290)  (563 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (564 290)  (564 290)  routing T_11_18.sp4_h_r_13 <X> T_11_18.lc_trk_g0_5
 (28 2)  (574 290)  (574 290)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 290)  (575 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 290)  (576 290)  routing T_11_18.lc_trk_g2_4 <X> T_11_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (577 290)  (577 290)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (578 290)  (578 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (582 290)  (582 290)  LC_1 Logic Functioning bit
 (37 2)  (583 290)  (583 290)  LC_1 Logic Functioning bit
 (40 2)  (586 290)  (586 290)  LC_1 Logic Functioning bit
 (42 2)  (588 290)  (588 290)  LC_1 Logic Functioning bit
 (50 2)  (596 290)  (596 290)  Cascade bit: LH_LC01_inmux02_5

 (4 3)  (550 291)  (550 291)  routing T_11_18.sp4_v_t_43 <X> T_11_18.sp4_h_l_37
 (6 3)  (552 291)  (552 291)  routing T_11_18.sp4_v_t_43 <X> T_11_18.sp4_h_l_37
 (14 3)  (560 291)  (560 291)  routing T_11_18.top_op_4 <X> T_11_18.lc_trk_g0_4
 (15 3)  (561 291)  (561 291)  routing T_11_18.top_op_4 <X> T_11_18.lc_trk_g0_4
 (17 3)  (563 291)  (563 291)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 3)  (572 291)  (572 291)  routing T_11_18.lc_trk_g0_3 <X> T_11_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 291)  (575 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (38 3)  (584 291)  (584 291)  LC_1 Logic Functioning bit
 (39 3)  (585 291)  (585 291)  LC_1 Logic Functioning bit
 (40 3)  (586 291)  (586 291)  LC_1 Logic Functioning bit
 (42 3)  (588 291)  (588 291)  LC_1 Logic Functioning bit
 (9 4)  (555 292)  (555 292)  routing T_11_18.sp4_v_t_41 <X> T_11_18.sp4_h_r_4
 (12 4)  (558 292)  (558 292)  routing T_11_18.sp4_v_t_40 <X> T_11_18.sp4_h_r_5
 (15 4)  (561 292)  (561 292)  routing T_11_18.bot_op_1 <X> T_11_18.lc_trk_g1_1
 (17 4)  (563 292)  (563 292)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (27 4)  (573 292)  (573 292)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 292)  (576 292)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (577 292)  (577 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 292)  (579 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (586 292)  (586 292)  LC_2 Logic Functioning bit
 (46 4)  (592 292)  (592 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (596 292)  (596 292)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (573 293)  (573 293)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 293)  (574 293)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 293)  (576 293)  routing T_11_18.lc_trk_g1_6 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (577 293)  (577 293)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (39 5)  (585 293)  (585 293)  LC_2 Logic Functioning bit
 (22 6)  (568 294)  (568 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (570 294)  (570 294)  routing T_11_18.bot_op_7 <X> T_11_18.lc_trk_g1_7
 (27 6)  (573 294)  (573 294)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 294)  (574 294)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 294)  (576 294)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 294)  (579 294)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 294)  (580 294)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (583 294)  (583 294)  LC_3 Logic Functioning bit
 (39 6)  (585 294)  (585 294)  LC_3 Logic Functioning bit
 (41 6)  (587 294)  (587 294)  LC_3 Logic Functioning bit
 (43 6)  (589 294)  (589 294)  LC_3 Logic Functioning bit
 (22 7)  (568 295)  (568 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (571 295)  (571 295)  routing T_11_18.sp4_r_v_b_30 <X> T_11_18.lc_trk_g1_6
 (30 7)  (576 295)  (576 295)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (577 295)  (577 295)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (37 7)  (583 295)  (583 295)  LC_3 Logic Functioning bit
 (39 7)  (585 295)  (585 295)  LC_3 Logic Functioning bit
 (41 7)  (587 295)  (587 295)  LC_3 Logic Functioning bit
 (43 7)  (589 295)  (589 295)  LC_3 Logic Functioning bit
 (15 8)  (561 296)  (561 296)  routing T_11_18.sp4_v_t_28 <X> T_11_18.lc_trk_g2_1
 (16 8)  (562 296)  (562 296)  routing T_11_18.sp4_v_t_28 <X> T_11_18.lc_trk_g2_1
 (17 8)  (563 296)  (563 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (22 8)  (568 296)  (568 296)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (570 296)  (570 296)  routing T_11_18.tnl_op_3 <X> T_11_18.lc_trk_g2_3
 (27 8)  (573 296)  (573 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 296)  (574 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 296)  (575 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 296)  (576 296)  routing T_11_18.lc_trk_g3_4 <X> T_11_18.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 296)  (578 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 296)  (579 296)  routing T_11_18.lc_trk_g2_1 <X> T_11_18.wire_logic_cluster/lc_4/in_3
 (40 8)  (586 296)  (586 296)  LC_4 Logic Functioning bit
 (41 8)  (587 296)  (587 296)  LC_4 Logic Functioning bit
 (42 8)  (588 296)  (588 296)  LC_4 Logic Functioning bit
 (43 8)  (589 296)  (589 296)  LC_4 Logic Functioning bit
 (15 9)  (561 297)  (561 297)  routing T_11_18.sp4_v_t_29 <X> T_11_18.lc_trk_g2_0
 (16 9)  (562 297)  (562 297)  routing T_11_18.sp4_v_t_29 <X> T_11_18.lc_trk_g2_0
 (17 9)  (563 297)  (563 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (21 9)  (567 297)  (567 297)  routing T_11_18.tnl_op_3 <X> T_11_18.lc_trk_g2_3
 (28 9)  (574 297)  (574 297)  routing T_11_18.lc_trk_g2_0 <X> T_11_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 297)  (575 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (582 297)  (582 297)  LC_4 Logic Functioning bit
 (37 9)  (583 297)  (583 297)  LC_4 Logic Functioning bit
 (38 9)  (584 297)  (584 297)  LC_4 Logic Functioning bit
 (39 9)  (585 297)  (585 297)  LC_4 Logic Functioning bit
 (46 9)  (592 297)  (592 297)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (599 297)  (599 297)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (560 298)  (560 298)  routing T_11_18.wire_logic_cluster/lc_4/out <X> T_11_18.lc_trk_g2_4
 (15 10)  (561 298)  (561 298)  routing T_11_18.sp4_v_t_32 <X> T_11_18.lc_trk_g2_5
 (16 10)  (562 298)  (562 298)  routing T_11_18.sp4_v_t_32 <X> T_11_18.lc_trk_g2_5
 (17 10)  (563 298)  (563 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (568 298)  (568 298)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (570 298)  (570 298)  routing T_11_18.tnl_op_7 <X> T_11_18.lc_trk_g2_7
 (25 10)  (571 298)  (571 298)  routing T_11_18.wire_logic_cluster/lc_6/out <X> T_11_18.lc_trk_g2_6
 (29 10)  (575 298)  (575 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (577 298)  (577 298)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (578 298)  (578 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 298)  (579 298)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 298)  (582 298)  LC_5 Logic Functioning bit
 (37 10)  (583 298)  (583 298)  LC_5 Logic Functioning bit
 (38 10)  (584 298)  (584 298)  LC_5 Logic Functioning bit
 (39 10)  (585 298)  (585 298)  LC_5 Logic Functioning bit
 (46 10)  (592 298)  (592 298)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (17 11)  (563 299)  (563 299)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (567 299)  (567 299)  routing T_11_18.tnl_op_7 <X> T_11_18.lc_trk_g2_7
 (22 11)  (568 299)  (568 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (572 299)  (572 299)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 299)  (573 299)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 299)  (574 299)  routing T_11_18.lc_trk_g3_2 <X> T_11_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 299)  (575 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 299)  (577 299)  routing T_11_18.lc_trk_g2_6 <X> T_11_18.wire_logic_cluster/lc_5/in_3
 (40 11)  (586 299)  (586 299)  LC_5 Logic Functioning bit
 (41 11)  (587 299)  (587 299)  LC_5 Logic Functioning bit
 (42 11)  (588 299)  (588 299)  LC_5 Logic Functioning bit
 (43 11)  (589 299)  (589 299)  LC_5 Logic Functioning bit
 (5 12)  (551 300)  (551 300)  routing T_11_18.sp4_v_t_44 <X> T_11_18.sp4_h_r_9
 (15 12)  (561 300)  (561 300)  routing T_11_18.rgt_op_1 <X> T_11_18.lc_trk_g3_1
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 300)  (564 300)  routing T_11_18.rgt_op_1 <X> T_11_18.lc_trk_g3_1
 (22 12)  (568 300)  (568 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (569 300)  (569 300)  routing T_11_18.sp4_v_t_30 <X> T_11_18.lc_trk_g3_3
 (24 12)  (570 300)  (570 300)  routing T_11_18.sp4_v_t_30 <X> T_11_18.lc_trk_g3_3
 (25 12)  (571 300)  (571 300)  routing T_11_18.sp4_v_t_23 <X> T_11_18.lc_trk_g3_2
 (28 12)  (574 300)  (574 300)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 300)  (575 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 300)  (576 300)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 300)  (578 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (579 300)  (579 300)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 300)  (581 300)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.input_2_6
 (38 12)  (584 300)  (584 300)  LC_6 Logic Functioning bit
 (39 12)  (585 300)  (585 300)  LC_6 Logic Functioning bit
 (41 12)  (587 300)  (587 300)  LC_6 Logic Functioning bit
 (42 12)  (588 300)  (588 300)  LC_6 Logic Functioning bit
 (47 12)  (593 300)  (593 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (22 13)  (568 301)  (568 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (569 301)  (569 301)  routing T_11_18.sp4_v_t_23 <X> T_11_18.lc_trk_g3_2
 (25 13)  (571 301)  (571 301)  routing T_11_18.sp4_v_t_23 <X> T_11_18.lc_trk_g3_2
 (26 13)  (572 301)  (572 301)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (573 301)  (573 301)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 301)  (574 301)  routing T_11_18.lc_trk_g3_3 <X> T_11_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 301)  (575 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 301)  (576 301)  routing T_11_18.lc_trk_g2_7 <X> T_11_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 301)  (577 301)  routing T_11_18.lc_trk_g2_3 <X> T_11_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 301)  (578 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (579 301)  (579 301)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.input_2_6
 (34 13)  (580 301)  (580 301)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.input_2_6
 (35 13)  (581 301)  (581 301)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.input_2_6
 (36 13)  (582 301)  (582 301)  LC_6 Logic Functioning bit
 (37 13)  (583 301)  (583 301)  LC_6 Logic Functioning bit
 (40 13)  (586 301)  (586 301)  LC_6 Logic Functioning bit
 (43 13)  (589 301)  (589 301)  LC_6 Logic Functioning bit
 (48 13)  (594 301)  (594 301)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (12 14)  (558 302)  (558 302)  routing T_11_18.sp4_v_t_46 <X> T_11_18.sp4_h_l_46
 (22 14)  (568 302)  (568 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (569 302)  (569 302)  routing T_11_18.sp12_v_b_23 <X> T_11_18.lc_trk_g3_7
 (25 14)  (571 302)  (571 302)  routing T_11_18.sp4_v_b_30 <X> T_11_18.lc_trk_g3_6
 (29 14)  (575 302)  (575 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (577 302)  (577 302)  routing T_11_18.lc_trk_g0_4 <X> T_11_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (578 302)  (578 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (582 302)  (582 302)  LC_7 Logic Functioning bit
 (39 14)  (585 302)  (585 302)  LC_7 Logic Functioning bit
 (41 14)  (587 302)  (587 302)  LC_7 Logic Functioning bit
 (42 14)  (588 302)  (588 302)  LC_7 Logic Functioning bit
 (47 14)  (593 302)  (593 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (50 14)  (596 302)  (596 302)  Cascade bit: LH_LC07_inmux02_5

 (11 15)  (557 303)  (557 303)  routing T_11_18.sp4_v_t_46 <X> T_11_18.sp4_h_l_46
 (14 15)  (560 303)  (560 303)  routing T_11_18.tnl_op_4 <X> T_11_18.lc_trk_g3_4
 (15 15)  (561 303)  (561 303)  routing T_11_18.tnl_op_4 <X> T_11_18.lc_trk_g3_4
 (17 15)  (563 303)  (563 303)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (567 303)  (567 303)  routing T_11_18.sp12_v_b_23 <X> T_11_18.lc_trk_g3_7
 (22 15)  (568 303)  (568 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (569 303)  (569 303)  routing T_11_18.sp4_v_b_30 <X> T_11_18.lc_trk_g3_6
 (36 15)  (582 303)  (582 303)  LC_7 Logic Functioning bit
 (39 15)  (585 303)  (585 303)  LC_7 Logic Functioning bit
 (41 15)  (587 303)  (587 303)  LC_7 Logic Functioning bit
 (42 15)  (588 303)  (588 303)  LC_7 Logic Functioning bit


LogicTile_12_18

 (5 0)  (605 288)  (605 288)  routing T_12_18.sp4_v_t_37 <X> T_12_18.sp4_h_r_0
 (10 0)  (610 288)  (610 288)  routing T_12_18.sp4_v_t_45 <X> T_12_18.sp4_h_r_1
 (12 0)  (612 288)  (612 288)  routing T_12_18.sp4_v_t_39 <X> T_12_18.sp4_h_r_2
 (26 0)  (626 288)  (626 288)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 288)  (627 288)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 288)  (634 288)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 288)  (636 288)  LC_0 Logic Functioning bit
 (37 0)  (637 288)  (637 288)  LC_0 Logic Functioning bit
 (40 0)  (640 288)  (640 288)  LC_0 Logic Functioning bit
 (41 0)  (641 288)  (641 288)  LC_0 Logic Functioning bit
 (22 1)  (622 289)  (622 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (623 289)  (623 289)  routing T_12_18.sp12_h_r_10 <X> T_12_18.lc_trk_g0_2
 (27 1)  (627 289)  (627 289)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g3_2 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (635 289)  (635 289)  routing T_12_18.lc_trk_g0_2 <X> T_12_18.input_2_0
 (38 1)  (638 289)  (638 289)  LC_0 Logic Functioning bit
 (39 1)  (639 289)  (639 289)  LC_0 Logic Functioning bit
 (42 1)  (642 289)  (642 289)  LC_0 Logic Functioning bit
 (43 1)  (643 289)  (643 289)  LC_0 Logic Functioning bit
 (31 2)  (631 290)  (631 290)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 290)  (632 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 290)  (633 290)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (635 290)  (635 290)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.input_2_1
 (38 2)  (638 290)  (638 290)  LC_1 Logic Functioning bit
 (39 2)  (639 290)  (639 290)  LC_1 Logic Functioning bit
 (42 2)  (642 290)  (642 290)  LC_1 Logic Functioning bit
 (43 2)  (643 290)  (643 290)  LC_1 Logic Functioning bit
 (31 3)  (631 291)  (631 291)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 291)  (632 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (633 291)  (633 291)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.input_2_1
 (38 3)  (638 291)  (638 291)  LC_1 Logic Functioning bit
 (39 3)  (639 291)  (639 291)  LC_1 Logic Functioning bit
 (42 3)  (642 291)  (642 291)  LC_1 Logic Functioning bit
 (43 3)  (643 291)  (643 291)  LC_1 Logic Functioning bit
 (26 4)  (626 292)  (626 292)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 292)  (627 292)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 292)  (628 292)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 292)  (629 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 292)  (630 292)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 292)  (631 292)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 292)  (632 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 292)  (633 292)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (39 4)  (639 292)  (639 292)  LC_2 Logic Functioning bit
 (43 4)  (643 292)  (643 292)  LC_2 Logic Functioning bit
 (50 4)  (650 292)  (650 292)  Cascade bit: LH_LC02_inmux02_5

 (13 5)  (613 293)  (613 293)  routing T_12_18.sp4_v_t_37 <X> T_12_18.sp4_h_r_5
 (14 5)  (614 293)  (614 293)  routing T_12_18.top_op_0 <X> T_12_18.lc_trk_g1_0
 (15 5)  (615 293)  (615 293)  routing T_12_18.top_op_0 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (28 5)  (628 293)  (628 293)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 293)  (629 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 293)  (630 293)  routing T_12_18.lc_trk_g3_6 <X> T_12_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 293)  (631 293)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (636 293)  (636 293)  LC_2 Logic Functioning bit
 (37 5)  (637 293)  (637 293)  LC_2 Logic Functioning bit
 (38 5)  (638 293)  (638 293)  LC_2 Logic Functioning bit
 (40 5)  (640 293)  (640 293)  LC_2 Logic Functioning bit
 (41 5)  (641 293)  (641 293)  LC_2 Logic Functioning bit
 (42 5)  (642 293)  (642 293)  LC_2 Logic Functioning bit
 (14 6)  (614 294)  (614 294)  routing T_12_18.lft_op_4 <X> T_12_18.lc_trk_g1_4
 (15 6)  (615 294)  (615 294)  routing T_12_18.top_op_5 <X> T_12_18.lc_trk_g1_5
 (17 6)  (617 294)  (617 294)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (19 6)  (619 294)  (619 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (26 6)  (626 294)  (626 294)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 294)  (628 294)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 294)  (631 294)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 294)  (633 294)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 294)  (635 294)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.input_2_3
 (36 6)  (636 294)  (636 294)  LC_3 Logic Functioning bit
 (38 6)  (638 294)  (638 294)  LC_3 Logic Functioning bit
 (39 6)  (639 294)  (639 294)  LC_3 Logic Functioning bit
 (41 6)  (641 294)  (641 294)  LC_3 Logic Functioning bit
 (42 6)  (642 294)  (642 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (15 7)  (615 295)  (615 295)  routing T_12_18.lft_op_4 <X> T_12_18.lc_trk_g1_4
 (17 7)  (617 295)  (617 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (18 7)  (618 295)  (618 295)  routing T_12_18.top_op_5 <X> T_12_18.lc_trk_g1_5
 (28 7)  (628 295)  (628 295)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 295)  (629 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 295)  (630 295)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (631 295)  (631 295)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 295)  (632 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (633 295)  (633 295)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.input_2_3
 (35 7)  (635 295)  (635 295)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.input_2_3
 (36 7)  (636 295)  (636 295)  LC_3 Logic Functioning bit
 (37 7)  (637 295)  (637 295)  LC_3 Logic Functioning bit
 (38 7)  (638 295)  (638 295)  LC_3 Logic Functioning bit
 (40 7)  (640 295)  (640 295)  LC_3 Logic Functioning bit
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit
 (14 8)  (614 296)  (614 296)  routing T_12_18.sp4_h_l_21 <X> T_12_18.lc_trk_g2_0
 (16 8)  (616 296)  (616 296)  routing T_12_18.sp4_v_b_33 <X> T_12_18.lc_trk_g2_1
 (17 8)  (617 296)  (617 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 296)  (618 296)  routing T_12_18.sp4_v_b_33 <X> T_12_18.lc_trk_g2_1
 (21 8)  (621 296)  (621 296)  routing T_12_18.sp4_v_t_22 <X> T_12_18.lc_trk_g2_3
 (22 8)  (622 296)  (622 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (623 296)  (623 296)  routing T_12_18.sp4_v_t_22 <X> T_12_18.lc_trk_g2_3
 (25 8)  (625 296)  (625 296)  routing T_12_18.sp4_v_t_23 <X> T_12_18.lc_trk_g2_2
 (26 8)  (626 296)  (626 296)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 296)  (628 296)  routing T_12_18.lc_trk_g2_1 <X> T_12_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 296)  (629 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 296)  (631 296)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 296)  (632 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 296)  (634 296)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 296)  (636 296)  LC_4 Logic Functioning bit
 (37 8)  (637 296)  (637 296)  LC_4 Logic Functioning bit
 (40 8)  (640 296)  (640 296)  LC_4 Logic Functioning bit
 (41 8)  (641 296)  (641 296)  LC_4 Logic Functioning bit
 (42 8)  (642 296)  (642 296)  LC_4 Logic Functioning bit
 (43 8)  (643 296)  (643 296)  LC_4 Logic Functioning bit
 (50 8)  (650 296)  (650 296)  Cascade bit: LH_LC04_inmux02_5

 (15 9)  (615 297)  (615 297)  routing T_12_18.sp4_h_l_21 <X> T_12_18.lc_trk_g2_0
 (16 9)  (616 297)  (616 297)  routing T_12_18.sp4_h_l_21 <X> T_12_18.lc_trk_g2_0
 (17 9)  (617 297)  (617 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (618 297)  (618 297)  routing T_12_18.sp4_v_b_33 <X> T_12_18.lc_trk_g2_1
 (21 9)  (621 297)  (621 297)  routing T_12_18.sp4_v_t_22 <X> T_12_18.lc_trk_g2_3
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (623 297)  (623 297)  routing T_12_18.sp4_v_t_23 <X> T_12_18.lc_trk_g2_2
 (25 9)  (625 297)  (625 297)  routing T_12_18.sp4_v_t_23 <X> T_12_18.lc_trk_g2_2
 (28 9)  (628 297)  (628 297)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 297)  (629 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 297)  (636 297)  LC_4 Logic Functioning bit
 (37 9)  (637 297)  (637 297)  LC_4 Logic Functioning bit
 (39 9)  (639 297)  (639 297)  LC_4 Logic Functioning bit
 (41 9)  (641 297)  (641 297)  LC_4 Logic Functioning bit
 (42 9)  (642 297)  (642 297)  LC_4 Logic Functioning bit
 (43 9)  (643 297)  (643 297)  LC_4 Logic Functioning bit
 (10 10)  (610 298)  (610 298)  routing T_12_18.sp4_v_b_2 <X> T_12_18.sp4_h_l_42
 (16 10)  (616 298)  (616 298)  routing T_12_18.sp4_v_b_37 <X> T_12_18.lc_trk_g2_5
 (17 10)  (617 298)  (617 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (618 298)  (618 298)  routing T_12_18.sp4_v_b_37 <X> T_12_18.lc_trk_g2_5
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (626 298)  (626 298)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 298)  (628 298)  routing T_12_18.lc_trk_g2_0 <X> T_12_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 298)  (629 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 298)  (631 298)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 298)  (632 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 298)  (634 298)  routing T_12_18.lc_trk_g1_5 <X> T_12_18.wire_logic_cluster/lc_5/in_3
 (14 11)  (614 299)  (614 299)  routing T_12_18.tnl_op_4 <X> T_12_18.lc_trk_g2_4
 (15 11)  (615 299)  (615 299)  routing T_12_18.tnl_op_4 <X> T_12_18.lc_trk_g2_4
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (18 11)  (618 299)  (618 299)  routing T_12_18.sp4_v_b_37 <X> T_12_18.lc_trk_g2_5
 (21 11)  (621 299)  (621 299)  routing T_12_18.sp4_r_v_b_39 <X> T_12_18.lc_trk_g2_7
 (22 11)  (622 299)  (622 299)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (624 299)  (624 299)  routing T_12_18.tnl_op_6 <X> T_12_18.lc_trk_g2_6
 (25 11)  (625 299)  (625 299)  routing T_12_18.tnl_op_6 <X> T_12_18.lc_trk_g2_6
 (27 11)  (627 299)  (627 299)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 299)  (628 299)  routing T_12_18.lc_trk_g3_4 <X> T_12_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 299)  (629 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (632 299)  (632 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (633 299)  (633 299)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.input_2_5
 (35 11)  (635 299)  (635 299)  routing T_12_18.lc_trk_g2_3 <X> T_12_18.input_2_5
 (36 11)  (636 299)  (636 299)  LC_5 Logic Functioning bit
 (42 11)  (642 299)  (642 299)  LC_5 Logic Functioning bit
 (9 12)  (609 300)  (609 300)  routing T_12_18.sp4_v_t_47 <X> T_12_18.sp4_h_r_10
 (25 12)  (625 300)  (625 300)  routing T_12_18.wire_logic_cluster/lc_2/out <X> T_12_18.lc_trk_g3_2
 (28 12)  (628 300)  (628 300)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 300)  (629 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 300)  (630 300)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (631 300)  (631 300)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 300)  (632 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 300)  (633 300)  routing T_12_18.lc_trk_g2_5 <X> T_12_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 300)  (636 300)  LC_6 Logic Functioning bit
 (37 12)  (637 300)  (637 300)  LC_6 Logic Functioning bit
 (38 12)  (638 300)  (638 300)  LC_6 Logic Functioning bit
 (39 12)  (639 300)  (639 300)  LC_6 Logic Functioning bit
 (11 13)  (611 301)  (611 301)  routing T_12_18.sp4_h_l_46 <X> T_12_18.sp4_h_r_11
 (22 13)  (622 301)  (622 301)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (626 301)  (626 301)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 301)  (628 301)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 301)  (629 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 301)  (630 301)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_6/in_1
 (40 13)  (640 301)  (640 301)  LC_6 Logic Functioning bit
 (41 13)  (641 301)  (641 301)  LC_6 Logic Functioning bit
 (42 13)  (642 301)  (642 301)  LC_6 Logic Functioning bit
 (43 13)  (643 301)  (643 301)  LC_6 Logic Functioning bit
 (14 14)  (614 302)  (614 302)  routing T_12_18.sp4_h_r_36 <X> T_12_18.lc_trk_g3_4
 (25 14)  (625 302)  (625 302)  routing T_12_18.sp4_v_b_30 <X> T_12_18.lc_trk_g3_6
 (26 14)  (626 302)  (626 302)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 302)  (628 302)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 302)  (630 302)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (631 302)  (631 302)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 302)  (633 302)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 302)  (636 302)  LC_7 Logic Functioning bit
 (40 14)  (640 302)  (640 302)  LC_7 Logic Functioning bit
 (50 14)  (650 302)  (650 302)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (615 303)  (615 303)  routing T_12_18.sp4_h_r_36 <X> T_12_18.lc_trk_g3_4
 (16 15)  (616 303)  (616 303)  routing T_12_18.sp4_h_r_36 <X> T_12_18.lc_trk_g3_4
 (17 15)  (617 303)  (617 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (22 15)  (622 303)  (622 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (623 303)  (623 303)  routing T_12_18.sp4_v_b_30 <X> T_12_18.lc_trk_g3_6
 (27 15)  (627 303)  (627 303)  routing T_12_18.lc_trk_g1_4 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 303)  (630 303)  routing T_12_18.lc_trk_g2_6 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (39 15)  (639 303)  (639 303)  LC_7 Logic Functioning bit
 (43 15)  (643 303)  (643 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (14 0)  (668 288)  (668 288)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g0_0
 (26 0)  (680 288)  (680 288)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (681 288)  (681 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 288)  (682 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 288)  (684 288)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (685 288)  (685 288)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 288)  (687 288)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 288)  (688 288)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (689 288)  (689 288)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.input_2_0
 (37 0)  (691 288)  (691 288)  LC_0 Logic Functioning bit
 (43 0)  (697 288)  (697 288)  LC_0 Logic Functioning bit
 (15 1)  (669 289)  (669 289)  routing T_13_18.lft_op_0 <X> T_13_18.lc_trk_g0_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (27 1)  (681 289)  (681 289)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 289)  (682 289)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 289)  (685 289)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (688 289)  (688 289)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.input_2_0
 (35 1)  (689 289)  (689 289)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.input_2_0
 (38 1)  (692 289)  (692 289)  LC_0 Logic Functioning bit
 (40 1)  (694 289)  (694 289)  LC_0 Logic Functioning bit
 (28 2)  (682 290)  (682 290)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 290)  (684 290)  routing T_13_18.lc_trk_g2_4 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 290)  (687 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (50 2)  (704 290)  (704 290)  Cascade bit: LH_LC01_inmux02_5

 (27 3)  (681 291)  (681 291)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (38 3)  (692 291)  (692 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (41 3)  (695 291)  (695 291)  LC_1 Logic Functioning bit
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (43 3)  (697 291)  (697 291)  LC_1 Logic Functioning bit
 (14 4)  (668 292)  (668 292)  routing T_13_18.sp4_h_l_5 <X> T_13_18.lc_trk_g1_0
 (26 4)  (680 292)  (680 292)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 292)  (681 292)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g3_0 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 292)  (689 292)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.input_2_2
 (38 4)  (692 292)  (692 292)  LC_2 Logic Functioning bit
 (39 4)  (693 292)  (693 292)  LC_2 Logic Functioning bit
 (42 4)  (696 292)  (696 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (14 5)  (668 293)  (668 293)  routing T_13_18.sp4_h_l_5 <X> T_13_18.lc_trk_g1_0
 (15 5)  (669 293)  (669 293)  routing T_13_18.sp4_h_l_5 <X> T_13_18.lc_trk_g1_0
 (16 5)  (670 293)  (670 293)  routing T_13_18.sp4_h_l_5 <X> T_13_18.lc_trk_g1_0
 (17 5)  (671 293)  (671 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (22 5)  (676 293)  (676 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (677 293)  (677 293)  routing T_13_18.sp12_h_r_10 <X> T_13_18.lc_trk_g1_2
 (27 5)  (681 293)  (681 293)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 293)  (682 293)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (688 293)  (688 293)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.input_2_2
 (35 5)  (689 293)  (689 293)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.input_2_2
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (37 5)  (691 293)  (691 293)  LC_2 Logic Functioning bit
 (40 5)  (694 293)  (694 293)  LC_2 Logic Functioning bit
 (41 5)  (695 293)  (695 293)  LC_2 Logic Functioning bit
 (14 6)  (668 294)  (668 294)  routing T_13_18.lft_op_4 <X> T_13_18.lc_trk_g1_4
 (15 6)  (669 294)  (669 294)  routing T_13_18.sp4_h_r_13 <X> T_13_18.lc_trk_g1_5
 (16 6)  (670 294)  (670 294)  routing T_13_18.sp4_h_r_13 <X> T_13_18.lc_trk_g1_5
 (17 6)  (671 294)  (671 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (672 294)  (672 294)  routing T_13_18.sp4_h_r_13 <X> T_13_18.lc_trk_g1_5
 (21 6)  (675 294)  (675 294)  routing T_13_18.sp4_h_l_2 <X> T_13_18.lc_trk_g1_7
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (677 294)  (677 294)  routing T_13_18.sp4_h_l_2 <X> T_13_18.lc_trk_g1_7
 (24 6)  (678 294)  (678 294)  routing T_13_18.sp4_h_l_2 <X> T_13_18.lc_trk_g1_7
 (27 6)  (681 294)  (681 294)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 294)  (682 294)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 294)  (684 294)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 294)  (687 294)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (689 294)  (689 294)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.input_2_3
 (38 6)  (692 294)  (692 294)  LC_3 Logic Functioning bit
 (39 6)  (693 294)  (693 294)  LC_3 Logic Functioning bit
 (42 6)  (696 294)  (696 294)  LC_3 Logic Functioning bit
 (43 6)  (697 294)  (697 294)  LC_3 Logic Functioning bit
 (15 7)  (669 295)  (669 295)  routing T_13_18.lft_op_4 <X> T_13_18.lc_trk_g1_4
 (17 7)  (671 295)  (671 295)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 7)  (680 295)  (680 295)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 295)  (681 295)  routing T_13_18.lc_trk_g1_2 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (686 295)  (686 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (687 295)  (687 295)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.input_2_3
 (34 7)  (688 295)  (688 295)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.input_2_3
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (37 7)  (691 295)  (691 295)  LC_3 Logic Functioning bit
 (40 7)  (694 295)  (694 295)  LC_3 Logic Functioning bit
 (41 7)  (695 295)  (695 295)  LC_3 Logic Functioning bit
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (678 296)  (678 296)  routing T_13_18.tnl_op_3 <X> T_13_18.lc_trk_g2_3
 (21 9)  (675 297)  (675 297)  routing T_13_18.tnl_op_3 <X> T_13_18.lc_trk_g2_3
 (14 10)  (668 298)  (668 298)  routing T_13_18.sp4_h_r_44 <X> T_13_18.lc_trk_g2_4
 (15 10)  (669 298)  (669 298)  routing T_13_18.sp4_h_l_16 <X> T_13_18.lc_trk_g2_5
 (16 10)  (670 298)  (670 298)  routing T_13_18.sp4_h_l_16 <X> T_13_18.lc_trk_g2_5
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (26 10)  (680 298)  (680 298)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 298)  (681 298)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 298)  (683 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 298)  (684 298)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 298)  (685 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 298)  (686 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 298)  (687 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 298)  (688 298)  routing T_13_18.lc_trk_g3_5 <X> T_13_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 298)  (689 298)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.input_2_5
 (39 10)  (693 298)  (693 298)  LC_5 Logic Functioning bit
 (41 10)  (695 298)  (695 298)  LC_5 Logic Functioning bit
 (10 11)  (664 299)  (664 299)  routing T_13_18.sp4_h_l_39 <X> T_13_18.sp4_v_t_42
 (14 11)  (668 299)  (668 299)  routing T_13_18.sp4_h_r_44 <X> T_13_18.lc_trk_g2_4
 (15 11)  (669 299)  (669 299)  routing T_13_18.sp4_h_r_44 <X> T_13_18.lc_trk_g2_4
 (16 11)  (670 299)  (670 299)  routing T_13_18.sp4_h_r_44 <X> T_13_18.lc_trk_g2_4
 (17 11)  (671 299)  (671 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (18 11)  (672 299)  (672 299)  routing T_13_18.sp4_h_l_16 <X> T_13_18.lc_trk_g2_5
 (26 11)  (680 299)  (680 299)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 299)  (681 299)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 299)  (682 299)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 299)  (683 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 299)  (684 299)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 299)  (686 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (687 299)  (687 299)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.input_2_5
 (34 11)  (688 299)  (688 299)  routing T_13_18.lc_trk_g3_4 <X> T_13_18.input_2_5
 (36 11)  (690 299)  (690 299)  LC_5 Logic Functioning bit
 (42 11)  (696 299)  (696 299)  LC_5 Logic Functioning bit
 (14 12)  (668 300)  (668 300)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g3_0
 (15 12)  (669 300)  (669 300)  routing T_13_18.tnl_op_1 <X> T_13_18.lc_trk_g3_1
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (675 300)  (675 300)  routing T_13_18.rgt_op_3 <X> T_13_18.lc_trk_g3_3
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 300)  (678 300)  routing T_13_18.rgt_op_3 <X> T_13_18.lc_trk_g3_3
 (26 12)  (680 300)  (680 300)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (681 300)  (681 300)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 300)  (683 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 300)  (684 300)  routing T_13_18.lc_trk_g1_4 <X> T_13_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 300)  (686 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 300)  (687 300)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (41 12)  (695 300)  (695 300)  LC_6 Logic Functioning bit
 (50 12)  (704 300)  (704 300)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (669 301)  (669 301)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g3_0
 (16 13)  (670 301)  (670 301)  routing T_13_18.sp4_h_l_21 <X> T_13_18.lc_trk_g3_0
 (17 13)  (671 301)  (671 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (18 13)  (672 301)  (672 301)  routing T_13_18.tnl_op_1 <X> T_13_18.lc_trk_g3_1
 (27 13)  (681 301)  (681 301)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 301)  (683 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 301)  (685 301)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_6/in_3
 (41 13)  (695 301)  (695 301)  LC_6 Logic Functioning bit
 (43 13)  (697 301)  (697 301)  LC_6 Logic Functioning bit
 (15 14)  (669 302)  (669 302)  routing T_13_18.tnl_op_5 <X> T_13_18.lc_trk_g3_5
 (17 14)  (671 302)  (671 302)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (676 302)  (676 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (679 302)  (679 302)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g3_6
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 302)  (685 302)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 302)  (687 302)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 302)  (690 302)  LC_7 Logic Functioning bit
 (42 14)  (696 302)  (696 302)  LC_7 Logic Functioning bit
 (50 14)  (704 302)  (704 302)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (669 303)  (669 303)  routing T_13_18.sp4_v_t_33 <X> T_13_18.lc_trk_g3_4
 (16 15)  (670 303)  (670 303)  routing T_13_18.sp4_v_t_33 <X> T_13_18.lc_trk_g3_4
 (17 15)  (671 303)  (671 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (672 303)  (672 303)  routing T_13_18.tnl_op_5 <X> T_13_18.lc_trk_g3_5
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (678 303)  (678 303)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g3_6
 (27 15)  (681 303)  (681 303)  routing T_13_18.lc_trk_g1_0 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g3_7 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (39 15)  (693 303)  (693 303)  LC_7 Logic Functioning bit
 (41 15)  (695 303)  (695 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (22 0)  (730 288)  (730 288)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (731 288)  (731 288)  routing T_14_18.sp12_h_r_11 <X> T_14_18.lc_trk_g0_3
 (25 0)  (733 288)  (733 288)  routing T_14_18.lft_op_2 <X> T_14_18.lc_trk_g0_2
 (28 0)  (736 288)  (736 288)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (743 288)  (743 288)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_0
 (36 0)  (744 288)  (744 288)  LC_0 Logic Functioning bit
 (37 0)  (745 288)  (745 288)  LC_0 Logic Functioning bit
 (40 0)  (748 288)  (748 288)  LC_0 Logic Functioning bit
 (41 0)  (749 288)  (749 288)  LC_0 Logic Functioning bit
 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 289)  (732 289)  routing T_14_18.lft_op_2 <X> T_14_18.lc_trk_g0_2
 (28 1)  (736 289)  (736 289)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g0_3 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 289)  (741 289)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_0
 (35 1)  (743 289)  (743 289)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_0
 (38 1)  (746 289)  (746 289)  LC_0 Logic Functioning bit
 (39 1)  (747 289)  (747 289)  LC_0 Logic Functioning bit
 (42 1)  (750 289)  (750 289)  LC_0 Logic Functioning bit
 (43 1)  (751 289)  (751 289)  LC_0 Logic Functioning bit
 (22 2)  (730 290)  (730 290)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 290)  (732 290)  routing T_14_18.top_op_7 <X> T_14_18.lc_trk_g0_7
 (29 2)  (737 290)  (737 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 290)  (738 290)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (38 2)  (746 290)  (746 290)  LC_1 Logic Functioning bit
 (40 2)  (748 290)  (748 290)  LC_1 Logic Functioning bit
 (42 2)  (750 290)  (750 290)  LC_1 Logic Functioning bit
 (50 2)  (758 290)  (758 290)  Cascade bit: LH_LC01_inmux02_5

 (21 3)  (729 291)  (729 291)  routing T_14_18.top_op_7 <X> T_14_18.lc_trk_g0_7
 (22 3)  (730 291)  (730 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (733 291)  (733 291)  routing T_14_18.sp4_r_v_b_30 <X> T_14_18.lc_trk_g0_6
 (27 3)  (735 291)  (735 291)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 291)  (736 291)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 291)  (737 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 291)  (738 291)  routing T_14_18.lc_trk_g0_6 <X> T_14_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 291)  (739 291)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (39 3)  (747 291)  (747 291)  LC_1 Logic Functioning bit
 (40 3)  (748 291)  (748 291)  LC_1 Logic Functioning bit
 (41 3)  (749 291)  (749 291)  LC_1 Logic Functioning bit
 (26 4)  (734 292)  (734 292)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 292)  (737 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 292)  (738 292)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 292)  (739 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 292)  (740 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 292)  (741 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 292)  (742 292)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 292)  (744 292)  LC_2 Logic Functioning bit
 (37 4)  (745 292)  (745 292)  LC_2 Logic Functioning bit
 (40 4)  (748 292)  (748 292)  LC_2 Logic Functioning bit
 (41 4)  (749 292)  (749 292)  LC_2 Logic Functioning bit
 (50 4)  (758 292)  (758 292)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (734 293)  (734 293)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 293)  (735 293)  routing T_14_18.lc_trk_g1_7 <X> T_14_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 293)  (737 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 293)  (738 293)  routing T_14_18.lc_trk_g0_7 <X> T_14_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 293)  (739 293)  routing T_14_18.lc_trk_g3_6 <X> T_14_18.wire_logic_cluster/lc_2/in_3
 (38 5)  (746 293)  (746 293)  LC_2 Logic Functioning bit
 (39 5)  (747 293)  (747 293)  LC_2 Logic Functioning bit
 (42 5)  (750 293)  (750 293)  LC_2 Logic Functioning bit
 (43 5)  (751 293)  (751 293)  LC_2 Logic Functioning bit
 (21 6)  (729 294)  (729 294)  routing T_14_18.wire_logic_cluster/lc_7/out <X> T_14_18.lc_trk_g1_7
 (22 6)  (730 294)  (730 294)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (26 6)  (734 294)  (734 294)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 294)  (736 294)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 294)  (737 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 294)  (741 294)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 294)  (742 294)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 294)  (743 294)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.input_2_3
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (40 6)  (748 294)  (748 294)  LC_3 Logic Functioning bit
 (41 6)  (749 294)  (749 294)  LC_3 Logic Functioning bit
 (27 7)  (735 295)  (735 295)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 295)  (736 295)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 295)  (737 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 295)  (738 295)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 295)  (740 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (741 295)  (741 295)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.input_2_3
 (35 7)  (743 295)  (743 295)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.input_2_3
 (38 7)  (746 295)  (746 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (40 7)  (748 295)  (748 295)  LC_3 Logic Functioning bit
 (42 7)  (750 295)  (750 295)  LC_3 Logic Functioning bit
 (14 8)  (722 296)  (722 296)  routing T_14_18.sp4_h_r_40 <X> T_14_18.lc_trk_g2_0
 (15 8)  (723 296)  (723 296)  routing T_14_18.sp4_h_r_25 <X> T_14_18.lc_trk_g2_1
 (16 8)  (724 296)  (724 296)  routing T_14_18.sp4_h_r_25 <X> T_14_18.lc_trk_g2_1
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (14 9)  (722 297)  (722 297)  routing T_14_18.sp4_h_r_40 <X> T_14_18.lc_trk_g2_0
 (15 9)  (723 297)  (723 297)  routing T_14_18.sp4_h_r_40 <X> T_14_18.lc_trk_g2_0
 (16 9)  (724 297)  (724 297)  routing T_14_18.sp4_h_r_40 <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (18 9)  (726 297)  (726 297)  routing T_14_18.sp4_h_r_25 <X> T_14_18.lc_trk_g2_1
 (22 9)  (730 297)  (730 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (733 297)  (733 297)  routing T_14_18.sp4_r_v_b_34 <X> T_14_18.lc_trk_g2_2
 (15 10)  (723 298)  (723 298)  routing T_14_18.sp4_h_r_45 <X> T_14_18.lc_trk_g2_5
 (16 10)  (724 298)  (724 298)  routing T_14_18.sp4_h_r_45 <X> T_14_18.lc_trk_g2_5
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (726 298)  (726 298)  routing T_14_18.sp4_h_r_45 <X> T_14_18.lc_trk_g2_5
 (22 10)  (730 298)  (730 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 298)  (735 298)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (40 10)  (748 298)  (748 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (42 10)  (750 298)  (750 298)  LC_5 Logic Functioning bit
 (43 10)  (751 298)  (751 298)  LC_5 Logic Functioning bit
 (18 11)  (726 299)  (726 299)  routing T_14_18.sp4_h_r_45 <X> T_14_18.lc_trk_g2_5
 (21 11)  (729 299)  (729 299)  routing T_14_18.sp4_r_v_b_39 <X> T_14_18.lc_trk_g2_7
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (731 299)  (731 299)  routing T_14_18.sp4_v_b_46 <X> T_14_18.lc_trk_g2_6
 (24 11)  (732 299)  (732 299)  routing T_14_18.sp4_v_b_46 <X> T_14_18.lc_trk_g2_6
 (26 11)  (734 299)  (734 299)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 299)  (744 299)  LC_5 Logic Functioning bit
 (37 11)  (745 299)  (745 299)  LC_5 Logic Functioning bit
 (38 11)  (746 299)  (746 299)  LC_5 Logic Functioning bit
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (15 12)  (723 300)  (723 300)  routing T_14_18.sp4_h_r_41 <X> T_14_18.lc_trk_g3_1
 (16 12)  (724 300)  (724 300)  routing T_14_18.sp4_h_r_41 <X> T_14_18.lc_trk_g3_1
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.sp4_h_r_41 <X> T_14_18.lc_trk_g3_1
 (28 12)  (736 300)  (736 300)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 300)  (737 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 300)  (738 300)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 300)  (741 300)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 300)  (742 300)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (39 12)  (747 300)  (747 300)  LC_6 Logic Functioning bit
 (42 12)  (750 300)  (750 300)  LC_6 Logic Functioning bit
 (43 12)  (751 300)  (751 300)  LC_6 Logic Functioning bit
 (50 12)  (758 300)  (758 300)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (712 301)  (712 301)  routing T_14_18.sp4_h_l_36 <X> T_14_18.sp4_h_r_9
 (6 13)  (714 301)  (714 301)  routing T_14_18.sp4_h_l_36 <X> T_14_18.sp4_h_r_9
 (14 13)  (722 301)  (722 301)  routing T_14_18.sp4_h_r_24 <X> T_14_18.lc_trk_g3_0
 (15 13)  (723 301)  (723 301)  routing T_14_18.sp4_h_r_24 <X> T_14_18.lc_trk_g3_0
 (16 13)  (724 301)  (724 301)  routing T_14_18.sp4_h_r_24 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (18 13)  (726 301)  (726 301)  routing T_14_18.sp4_h_r_41 <X> T_14_18.lc_trk_g3_1
 (26 13)  (734 301)  (734 301)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (36 13)  (744 301)  (744 301)  LC_6 Logic Functioning bit
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (40 13)  (748 301)  (748 301)  LC_6 Logic Functioning bit
 (41 13)  (749 301)  (749 301)  LC_6 Logic Functioning bit
 (4 14)  (712 302)  (712 302)  routing T_14_18.sp4_v_b_9 <X> T_14_18.sp4_v_t_44
 (14 14)  (722 302)  (722 302)  routing T_14_18.sp4_h_r_44 <X> T_14_18.lc_trk_g3_4
 (25 14)  (733 302)  (733 302)  routing T_14_18.wire_logic_cluster/lc_6/out <X> T_14_18.lc_trk_g3_6
 (26 14)  (734 302)  (734 302)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 302)  (736 302)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 302)  (741 302)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 302)  (744 302)  LC_7 Logic Functioning bit
 (37 14)  (745 302)  (745 302)  LC_7 Logic Functioning bit
 (38 14)  (746 302)  (746 302)  LC_7 Logic Functioning bit
 (39 14)  (747 302)  (747 302)  LC_7 Logic Functioning bit
 (13 15)  (721 303)  (721 303)  routing T_14_18.sp4_v_b_6 <X> T_14_18.sp4_h_l_46
 (14 15)  (722 303)  (722 303)  routing T_14_18.sp4_h_r_44 <X> T_14_18.lc_trk_g3_4
 (15 15)  (723 303)  (723 303)  routing T_14_18.sp4_h_r_44 <X> T_14_18.lc_trk_g3_4
 (16 15)  (724 303)  (724 303)  routing T_14_18.sp4_h_r_44 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (22 15)  (730 303)  (730 303)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (28 15)  (736 303)  (736 303)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 303)  (738 303)  routing T_14_18.lc_trk_g2_2 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (40 15)  (748 303)  (748 303)  LC_7 Logic Functioning bit
 (41 15)  (749 303)  (749 303)  LC_7 Logic Functioning bit
 (42 15)  (750 303)  (750 303)  LC_7 Logic Functioning bit
 (43 15)  (751 303)  (751 303)  LC_7 Logic Functioning bit


LogicTile_15_18

 (21 0)  (783 288)  (783 288)  routing T_15_18.sp4_h_r_11 <X> T_15_18.lc_trk_g0_3
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (785 288)  (785 288)  routing T_15_18.sp4_h_r_11 <X> T_15_18.lc_trk_g0_3
 (24 0)  (786 288)  (786 288)  routing T_15_18.sp4_h_r_11 <X> T_15_18.lc_trk_g0_3
 (22 1)  (784 289)  (784 289)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (785 289)  (785 289)  routing T_15_18.sp12_h_r_10 <X> T_15_18.lc_trk_g0_2
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 290)  (777 290)  routing T_15_18.sp4_h_r_5 <X> T_15_18.lc_trk_g0_5
 (16 2)  (778 290)  (778 290)  routing T_15_18.sp4_h_r_5 <X> T_15_18.lc_trk_g0_5
 (17 2)  (779 290)  (779 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_5 lc_trk_g0_5
 (22 2)  (784 290)  (784 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (785 290)  (785 290)  routing T_15_18.sp4_v_b_23 <X> T_15_18.lc_trk_g0_7
 (24 2)  (786 290)  (786 290)  routing T_15_18.sp4_v_b_23 <X> T_15_18.lc_trk_g0_7
 (14 3)  (776 291)  (776 291)  routing T_15_18.sp4_h_r_4 <X> T_15_18.lc_trk_g0_4
 (15 3)  (777 291)  (777 291)  routing T_15_18.sp4_h_r_4 <X> T_15_18.lc_trk_g0_4
 (16 3)  (778 291)  (778 291)  routing T_15_18.sp4_h_r_4 <X> T_15_18.lc_trk_g0_4
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (18 3)  (780 291)  (780 291)  routing T_15_18.sp4_h_r_5 <X> T_15_18.lc_trk_g0_5
 (8 4)  (770 292)  (770 292)  routing T_15_18.sp4_h_l_45 <X> T_15_18.sp4_h_r_4
 (10 4)  (772 292)  (772 292)  routing T_15_18.sp4_h_l_45 <X> T_15_18.sp4_h_r_4
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (786 292)  (786 292)  routing T_15_18.top_op_3 <X> T_15_18.lc_trk_g1_3
 (29 4)  (791 292)  (791 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 292)  (793 292)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (798 292)  (798 292)  LC_2 Logic Functioning bit
 (37 4)  (799 292)  (799 292)  LC_2 Logic Functioning bit
 (38 4)  (800 292)  (800 292)  LC_2 Logic Functioning bit
 (39 4)  (801 292)  (801 292)  LC_2 Logic Functioning bit
 (11 5)  (773 293)  (773 293)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_h_r_5
 (14 5)  (776 293)  (776 293)  routing T_15_18.sp4_h_r_0 <X> T_15_18.lc_trk_g1_0
 (15 5)  (777 293)  (777 293)  routing T_15_18.sp4_h_r_0 <X> T_15_18.lc_trk_g1_0
 (16 5)  (778 293)  (778 293)  routing T_15_18.sp4_h_r_0 <X> T_15_18.lc_trk_g1_0
 (17 5)  (779 293)  (779 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (21 5)  (783 293)  (783 293)  routing T_15_18.top_op_3 <X> T_15_18.lc_trk_g1_3
 (26 5)  (788 293)  (788 293)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 293)  (790 293)  routing T_15_18.lc_trk_g2_2 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 293)  (792 293)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_2/in_1
 (40 5)  (802 293)  (802 293)  LC_2 Logic Functioning bit
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (42 5)  (804 293)  (804 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (25 8)  (787 296)  (787 296)  routing T_15_18.sp4_v_t_23 <X> T_15_18.lc_trk_g2_2
 (27 8)  (789 296)  (789 296)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 296)  (791 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 296)  (793 296)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 296)  (796 296)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 296)  (798 296)  LC_4 Logic Functioning bit
 (38 8)  (800 296)  (800 296)  LC_4 Logic Functioning bit
 (48 8)  (810 296)  (810 296)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (22 9)  (784 297)  (784 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (785 297)  (785 297)  routing T_15_18.sp4_v_t_23 <X> T_15_18.lc_trk_g2_2
 (25 9)  (787 297)  (787 297)  routing T_15_18.sp4_v_t_23 <X> T_15_18.lc_trk_g2_2
 (26 9)  (788 297)  (788 297)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 297)  (789 297)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 297)  (793 297)  routing T_15_18.lc_trk_g3_6 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 297)  (798 297)  LC_4 Logic Functioning bit
 (37 9)  (799 297)  (799 297)  LC_4 Logic Functioning bit
 (38 9)  (800 297)  (800 297)  LC_4 Logic Functioning bit
 (39 9)  (801 297)  (801 297)  LC_4 Logic Functioning bit
 (41 9)  (803 297)  (803 297)  LC_4 Logic Functioning bit
 (43 9)  (805 297)  (805 297)  LC_4 Logic Functioning bit
 (21 10)  (783 298)  (783 298)  routing T_15_18.sp4_h_l_34 <X> T_15_18.lc_trk_g2_7
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (785 298)  (785 298)  routing T_15_18.sp4_h_l_34 <X> T_15_18.lc_trk_g2_7
 (24 10)  (786 298)  (786 298)  routing T_15_18.sp4_h_l_34 <X> T_15_18.lc_trk_g2_7
 (25 10)  (787 298)  (787 298)  routing T_15_18.sp4_h_r_46 <X> T_15_18.lc_trk_g2_6
 (31 10)  (793 298)  (793 298)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 298)  (795 298)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (37 10)  (799 298)  (799 298)  LC_5 Logic Functioning bit
 (38 10)  (800 298)  (800 298)  LC_5 Logic Functioning bit
 (39 10)  (801 298)  (801 298)  LC_5 Logic Functioning bit
 (45 10)  (807 298)  (807 298)  LC_5 Logic Functioning bit
 (51 10)  (813 298)  (813 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (12 11)  (774 299)  (774 299)  routing T_15_18.sp4_h_l_45 <X> T_15_18.sp4_v_t_45
 (21 11)  (783 299)  (783 299)  routing T_15_18.sp4_h_l_34 <X> T_15_18.lc_trk_g2_7
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (785 299)  (785 299)  routing T_15_18.sp4_h_r_46 <X> T_15_18.lc_trk_g2_6
 (24 11)  (786 299)  (786 299)  routing T_15_18.sp4_h_r_46 <X> T_15_18.lc_trk_g2_6
 (25 11)  (787 299)  (787 299)  routing T_15_18.sp4_h_r_46 <X> T_15_18.lc_trk_g2_6
 (31 11)  (793 299)  (793 299)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 299)  (798 299)  LC_5 Logic Functioning bit
 (37 11)  (799 299)  (799 299)  LC_5 Logic Functioning bit
 (38 11)  (800 299)  (800 299)  LC_5 Logic Functioning bit
 (39 11)  (801 299)  (801 299)  LC_5 Logic Functioning bit
 (48 11)  (810 299)  (810 299)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (12 12)  (774 300)  (774 300)  routing T_15_18.sp4_h_l_45 <X> T_15_18.sp4_h_r_11
 (28 12)  (790 300)  (790 300)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 300)  (792 300)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 300)  (793 300)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 300)  (797 300)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_6
 (36 12)  (798 300)  (798 300)  LC_6 Logic Functioning bit
 (39 12)  (801 300)  (801 300)  LC_6 Logic Functioning bit
 (40 12)  (802 300)  (802 300)  LC_6 Logic Functioning bit
 (41 12)  (803 300)  (803 300)  LC_6 Logic Functioning bit
 (13 13)  (775 301)  (775 301)  routing T_15_18.sp4_h_l_45 <X> T_15_18.sp4_h_r_11
 (26 13)  (788 301)  (788 301)  routing T_15_18.lc_trk_g0_2 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 301)  (792 301)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 301)  (793 301)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 301)  (794 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (795 301)  (795 301)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_6
 (34 13)  (796 301)  (796 301)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_6
 (35 13)  (797 301)  (797 301)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.input_2_6
 (36 13)  (798 301)  (798 301)  LC_6 Logic Functioning bit
 (39 13)  (801 301)  (801 301)  LC_6 Logic Functioning bit
 (42 13)  (804 301)  (804 301)  LC_6 Logic Functioning bit
 (43 13)  (805 301)  (805 301)  LC_6 Logic Functioning bit
 (21 14)  (783 302)  (783 302)  routing T_15_18.sp4_v_t_26 <X> T_15_18.lc_trk_g3_7
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (785 302)  (785 302)  routing T_15_18.sp4_v_t_26 <X> T_15_18.lc_trk_g3_7
 (25 14)  (787 302)  (787 302)  routing T_15_18.rgt_op_6 <X> T_15_18.lc_trk_g3_6
 (26 14)  (788 302)  (788 302)  routing T_15_18.lc_trk_g0_5 <X> T_15_18.wire_logic_cluster/lc_7/in_0
 (31 14)  (793 302)  (793 302)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 302)  (794 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (38 14)  (800 302)  (800 302)  LC_7 Logic Functioning bit
 (40 14)  (802 302)  (802 302)  LC_7 Logic Functioning bit
 (42 14)  (804 302)  (804 302)  LC_7 Logic Functioning bit
 (43 14)  (805 302)  (805 302)  LC_7 Logic Functioning bit
 (50 14)  (812 302)  (812 302)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (767 303)  (767 303)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_t_44
 (21 15)  (783 303)  (783 303)  routing T_15_18.sp4_v_t_26 <X> T_15_18.lc_trk_g3_7
 (22 15)  (784 303)  (784 303)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 303)  (786 303)  routing T_15_18.rgt_op_6 <X> T_15_18.lc_trk_g3_6
 (29 15)  (791 303)  (791 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (39 15)  (801 303)  (801 303)  LC_7 Logic Functioning bit
 (41 15)  (803 303)  (803 303)  LC_7 Logic Functioning bit
 (42 15)  (804 303)  (804 303)  LC_7 Logic Functioning bit
 (43 15)  (805 303)  (805 303)  LC_7 Logic Functioning bit


LogicTile_16_18

 (28 4)  (844 292)  (844 292)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 292)  (845 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 292)  (847 292)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 292)  (848 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 292)  (850 292)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 292)  (851 292)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.input_2_2
 (39 4)  (855 292)  (855 292)  LC_2 Logic Functioning bit
 (41 4)  (857 292)  (857 292)  LC_2 Logic Functioning bit
 (43 4)  (859 292)  (859 292)  LC_2 Logic Functioning bit
 (28 5)  (844 293)  (844 293)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 293)  (845 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (32 5)  (848 293)  (848 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_7 input_2_2
 (34 5)  (850 293)  (850 293)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.input_2_2
 (35 5)  (851 293)  (851 293)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.input_2_2
 (38 5)  (854 293)  (854 293)  LC_2 Logic Functioning bit
 (40 5)  (856 293)  (856 293)  LC_2 Logic Functioning bit
 (41 5)  (857 293)  (857 293)  LC_2 Logic Functioning bit
 (42 5)  (858 293)  (858 293)  LC_2 Logic Functioning bit
 (15 6)  (831 294)  (831 294)  routing T_16_18.top_op_5 <X> T_16_18.lc_trk_g1_5
 (17 6)  (833 294)  (833 294)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (28 6)  (844 294)  (844 294)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 294)  (846 294)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 294)  (847 294)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 294)  (850 294)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 294)  (852 294)  LC_3 Logic Functioning bit
 (37 6)  (853 294)  (853 294)  LC_3 Logic Functioning bit
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (42 6)  (858 294)  (858 294)  LC_3 Logic Functioning bit
 (50 6)  (866 294)  (866 294)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (830 295)  (830 295)  routing T_16_18.sp4_r_v_b_28 <X> T_16_18.lc_trk_g1_4
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (18 7)  (834 295)  (834 295)  routing T_16_18.top_op_5 <X> T_16_18.lc_trk_g1_5
 (21 7)  (837 295)  (837 295)  routing T_16_18.sp4_r_v_b_31 <X> T_16_18.lc_trk_g1_7
 (36 7)  (852 295)  (852 295)  LC_3 Logic Functioning bit
 (37 7)  (853 295)  (853 295)  LC_3 Logic Functioning bit
 (38 7)  (854 295)  (854 295)  LC_3 Logic Functioning bit
 (42 7)  (858 295)  (858 295)  LC_3 Logic Functioning bit
 (14 8)  (830 296)  (830 296)  routing T_16_18.sp4_v_b_24 <X> T_16_18.lc_trk_g2_0
 (17 8)  (833 296)  (833 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (16 9)  (832 297)  (832 297)  routing T_16_18.sp4_v_b_24 <X> T_16_18.lc_trk_g2_0
 (17 9)  (833 297)  (833 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (18 9)  (834 297)  (834 297)  routing T_16_18.sp4_r_v_b_33 <X> T_16_18.lc_trk_g2_1
 (26 10)  (842 298)  (842 298)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 298)  (843 298)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 298)  (845 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 298)  (846 298)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 298)  (849 298)  routing T_16_18.lc_trk_g2_0 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (37 10)  (853 298)  (853 298)  LC_5 Logic Functioning bit
 (39 10)  (855 298)  (855 298)  LC_5 Logic Functioning bit
 (41 10)  (857 298)  (857 298)  LC_5 Logic Functioning bit
 (15 11)  (831 299)  (831 299)  routing T_16_18.tnr_op_4 <X> T_16_18.lc_trk_g2_4
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (27 11)  (843 299)  (843 299)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 299)  (845 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 299)  (846 299)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (848 299)  (848 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (849 299)  (849 299)  routing T_16_18.lc_trk_g2_1 <X> T_16_18.input_2_5
 (42 11)  (858 299)  (858 299)  LC_5 Logic Functioning bit
 (5 12)  (821 300)  (821 300)  routing T_16_18.sp4_v_t_44 <X> T_16_18.sp4_h_r_9
 (26 12)  (842 300)  (842 300)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (32 12)  (848 300)  (848 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 300)  (849 300)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 300)  (850 300)  routing T_16_18.lc_trk_g3_0 <X> T_16_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 300)  (852 300)  LC_6 Logic Functioning bit
 (37 12)  (853 300)  (853 300)  LC_6 Logic Functioning bit
 (39 12)  (855 300)  (855 300)  LC_6 Logic Functioning bit
 (43 12)  (859 300)  (859 300)  LC_6 Logic Functioning bit
 (50 12)  (866 300)  (866 300)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (868 300)  (868 300)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (15 13)  (831 301)  (831 301)  routing T_16_18.tnr_op_0 <X> T_16_18.lc_trk_g3_0
 (17 13)  (833 301)  (833 301)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (28 13)  (844 301)  (844 301)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 301)  (845 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (36 13)  (852 301)  (852 301)  LC_6 Logic Functioning bit
 (37 13)  (853 301)  (853 301)  LC_6 Logic Functioning bit
 (38 13)  (854 301)  (854 301)  LC_6 Logic Functioning bit
 (42 13)  (858 301)  (858 301)  LC_6 Logic Functioning bit


LogicTile_17_18

 (22 0)  (896 288)  (896 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (26 0)  (900 288)  (900 288)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 288)  (901 288)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 288)  (902 288)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 288)  (903 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 288)  (906 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (909 288)  (909 288)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.input_2_0
 (38 0)  (912 288)  (912 288)  LC_0 Logic Functioning bit
 (42 0)  (916 288)  (916 288)  LC_0 Logic Functioning bit
 (43 0)  (917 288)  (917 288)  LC_0 Logic Functioning bit
 (21 1)  (895 289)  (895 289)  routing T_17_18.sp4_r_v_b_32 <X> T_17_18.lc_trk_g0_3
 (29 1)  (903 289)  (903 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 289)  (904 289)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 289)  (905 289)  routing T_17_18.lc_trk_g0_3 <X> T_17_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 289)  (906 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (909 289)  (909 289)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.input_2_0
 (38 1)  (912 289)  (912 289)  LC_0 Logic Functioning bit
 (43 1)  (917 289)  (917 289)  LC_0 Logic Functioning bit
 (31 2)  (905 290)  (905 290)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 290)  (906 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 290)  (907 290)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 290)  (908 290)  routing T_17_18.lc_trk_g3_5 <X> T_17_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 290)  (910 290)  LC_1 Logic Functioning bit
 (38 2)  (912 290)  (912 290)  LC_1 Logic Functioning bit
 (42 2)  (916 290)  (916 290)  LC_1 Logic Functioning bit
 (43 2)  (917 290)  (917 290)  LC_1 Logic Functioning bit
 (50 2)  (924 290)  (924 290)  Cascade bit: LH_LC01_inmux02_5

 (14 3)  (888 291)  (888 291)  routing T_17_18.sp4_r_v_b_28 <X> T_17_18.lc_trk_g0_4
 (17 3)  (891 291)  (891 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (896 291)  (896 291)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (899 291)  (899 291)  routing T_17_18.sp4_r_v_b_30 <X> T_17_18.lc_trk_g0_6
 (27 3)  (901 291)  (901 291)  routing T_17_18.lc_trk_g1_0 <X> T_17_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 291)  (903 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (911 291)  (911 291)  LC_1 Logic Functioning bit
 (39 3)  (913 291)  (913 291)  LC_1 Logic Functioning bit
 (42 3)  (916 291)  (916 291)  LC_1 Logic Functioning bit
 (43 3)  (917 291)  (917 291)  LC_1 Logic Functioning bit
 (51 3)  (925 291)  (925 291)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 5)  (888 293)  (888 293)  routing T_17_18.top_op_0 <X> T_17_18.lc_trk_g1_0
 (15 5)  (889 293)  (889 293)  routing T_17_18.top_op_0 <X> T_17_18.lc_trk_g1_0
 (17 5)  (891 293)  (891 293)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (17 6)  (891 294)  (891 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 294)  (892 294)  routing T_17_18.wire_logic_cluster/lc_5/out <X> T_17_18.lc_trk_g1_5
 (29 6)  (903 294)  (903 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 294)  (904 294)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 294)  (905 294)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 294)  (906 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (38 6)  (912 294)  (912 294)  LC_3 Logic Functioning bit
 (42 6)  (916 294)  (916 294)  LC_3 Logic Functioning bit
 (43 6)  (917 294)  (917 294)  LC_3 Logic Functioning bit
 (14 7)  (888 295)  (888 295)  routing T_17_18.top_op_4 <X> T_17_18.lc_trk_g1_4
 (15 7)  (889 295)  (889 295)  routing T_17_18.top_op_4 <X> T_17_18.lc_trk_g1_4
 (17 7)  (891 295)  (891 295)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (26 7)  (900 295)  (900 295)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 295)  (901 295)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 295)  (902 295)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 295)  (903 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 295)  (905 295)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 295)  (906 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (909 295)  (909 295)  routing T_17_18.lc_trk_g0_3 <X> T_17_18.input_2_3
 (39 7)  (913 295)  (913 295)  LC_3 Logic Functioning bit
 (42 7)  (916 295)  (916 295)  LC_3 Logic Functioning bit
 (26 8)  (900 296)  (900 296)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (31 8)  (905 296)  (905 296)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 296)  (906 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 296)  (908 296)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (910 296)  (910 296)  LC_4 Logic Functioning bit
 (38 8)  (912 296)  (912 296)  LC_4 Logic Functioning bit
 (42 8)  (916 296)  (916 296)  LC_4 Logic Functioning bit
 (43 8)  (917 296)  (917 296)  LC_4 Logic Functioning bit
 (46 8)  (920 296)  (920 296)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (924 296)  (924 296)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (901 297)  (901 297)  routing T_17_18.lc_trk_g1_5 <X> T_17_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 297)  (903 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (37 9)  (911 297)  (911 297)  LC_4 Logic Functioning bit
 (39 9)  (913 297)  (913 297)  LC_4 Logic Functioning bit
 (42 9)  (916 297)  (916 297)  LC_4 Logic Functioning bit
 (43 9)  (917 297)  (917 297)  LC_4 Logic Functioning bit
 (29 10)  (903 298)  (903 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 298)  (904 298)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 298)  (905 298)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 298)  (906 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (38 10)  (912 298)  (912 298)  LC_5 Logic Functioning bit
 (39 10)  (913 298)  (913 298)  LC_5 Logic Functioning bit
 (41 10)  (915 298)  (915 298)  LC_5 Logic Functioning bit
 (43 10)  (917 298)  (917 298)  LC_5 Logic Functioning bit
 (26 11)  (900 299)  (900 299)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 299)  (901 299)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 299)  (902 299)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 299)  (903 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (905 299)  (905 299)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 299)  (906 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (909 299)  (909 299)  routing T_17_18.lc_trk_g0_3 <X> T_17_18.input_2_5
 (38 11)  (912 299)  (912 299)  LC_5 Logic Functioning bit
 (39 11)  (913 299)  (913 299)  LC_5 Logic Functioning bit
 (41 11)  (915 299)  (915 299)  LC_5 Logic Functioning bit
 (42 11)  (916 299)  (916 299)  LC_5 Logic Functioning bit
 (12 12)  (886 300)  (886 300)  routing T_17_18.sp4_v_t_46 <X> T_17_18.sp4_h_r_11
 (22 13)  (896 301)  (896 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (899 301)  (899 301)  routing T_17_18.sp4_r_v_b_42 <X> T_17_18.lc_trk_g3_2
 (16 14)  (890 302)  (890 302)  routing T_17_18.sp4_v_b_37 <X> T_17_18.lc_trk_g3_5
 (17 14)  (891 302)  (891 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (892 302)  (892 302)  routing T_17_18.sp4_v_b_37 <X> T_17_18.lc_trk_g3_5
 (18 15)  (892 303)  (892 303)  routing T_17_18.sp4_v_b_37 <X> T_17_18.lc_trk_g3_5


LogicTile_18_18

 (5 0)  (933 288)  (933 288)  routing T_18_18.sp4_h_l_44 <X> T_18_18.sp4_h_r_0
 (4 1)  (932 289)  (932 289)  routing T_18_18.sp4_h_l_44 <X> T_18_18.sp4_h_r_0
 (11 2)  (939 290)  (939 290)  routing T_18_18.sp4_h_l_44 <X> T_18_18.sp4_v_t_39
 (9 8)  (937 296)  (937 296)  routing T_18_18.sp4_v_t_42 <X> T_18_18.sp4_h_r_7


LogicTile_20_18

 (5 0)  (1041 288)  (1041 288)  routing T_20_18.sp4_h_l_44 <X> T_20_18.sp4_h_r_0
 (4 1)  (1040 289)  (1040 289)  routing T_20_18.sp4_h_l_44 <X> T_20_18.sp4_h_r_0
 (2 12)  (1038 300)  (1038 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_21_18

 (12 0)  (1102 288)  (1102 288)  routing T_21_18.sp4_h_l_46 <X> T_21_18.sp4_h_r_2
 (13 0)  (1103 288)  (1103 288)  routing T_21_18.sp4_v_t_39 <X> T_21_18.sp4_v_b_2
 (13 1)  (1103 289)  (1103 289)  routing T_21_18.sp4_h_l_46 <X> T_21_18.sp4_h_r_2
 (0 2)  (1090 290)  (1090 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (1 2)  (1091 290)  (1091 290)  routing T_21_18.glb_netwk_6 <X> T_21_18.wire_logic_cluster/lc_7/clk
 (2 2)  (1092 290)  (1092 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 4)  (1117 292)  (1117 292)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (1119 292)  (1119 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (1121 292)  (1121 292)  routing T_21_18.lc_trk_g2_5 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (1122 292)  (1122 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (1123 292)  (1123 292)  routing T_21_18.lc_trk_g2_5 <X> T_21_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (1126 292)  (1126 292)  LC_2 Logic Functioning bit
 (38 4)  (1128 292)  (1128 292)  LC_2 Logic Functioning bit
 (45 4)  (1135 292)  (1135 292)  LC_2 Logic Functioning bit
 (46 4)  (1136 292)  (1136 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (22 5)  (1112 293)  (1112 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (1113 293)  (1113 293)  routing T_21_18.sp4_v_b_18 <X> T_21_18.lc_trk_g1_2
 (24 5)  (1114 293)  (1114 293)  routing T_21_18.sp4_v_b_18 <X> T_21_18.lc_trk_g1_2
 (30 5)  (1120 293)  (1120 293)  routing T_21_18.lc_trk_g1_2 <X> T_21_18.wire_logic_cluster/lc_2/in_1
 (36 5)  (1126 293)  (1126 293)  LC_2 Logic Functioning bit
 (38 5)  (1128 293)  (1128 293)  LC_2 Logic Functioning bit
 (15 10)  (1105 298)  (1105 298)  routing T_21_18.sp4_h_l_24 <X> T_21_18.lc_trk_g2_5
 (16 10)  (1106 298)  (1106 298)  routing T_21_18.sp4_h_l_24 <X> T_21_18.lc_trk_g2_5
 (17 10)  (1107 298)  (1107 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (1108 298)  (1108 298)  routing T_21_18.sp4_h_l_24 <X> T_21_18.lc_trk_g2_5


LogicTile_22_18

 (8 8)  (1152 296)  (1152 296)  routing T_22_18.sp4_h_l_42 <X> T_22_18.sp4_h_r_7
 (8 9)  (1152 297)  (1152 297)  routing T_22_18.sp4_h_l_42 <X> T_22_18.sp4_v_b_7
 (9 9)  (1153 297)  (1153 297)  routing T_22_18.sp4_h_l_42 <X> T_22_18.sp4_v_b_7


LogicTile_23_18

 (13 12)  (1211 300)  (1211 300)  routing T_23_18.sp4_h_l_46 <X> T_23_18.sp4_v_b_11
 (12 13)  (1210 301)  (1210 301)  routing T_23_18.sp4_h_l_46 <X> T_23_18.sp4_v_b_11


LogicTile_24_18

 (4 0)  (1256 288)  (1256 288)  routing T_24_18.sp4_h_l_37 <X> T_24_18.sp4_v_b_0
 (5 1)  (1257 289)  (1257 289)  routing T_24_18.sp4_h_l_37 <X> T_24_18.sp4_v_b_0
 (4 4)  (1256 292)  (1256 292)  routing T_24_18.sp4_h_l_44 <X> T_24_18.sp4_v_b_3
 (6 4)  (1258 292)  (1258 292)  routing T_24_18.sp4_h_l_44 <X> T_24_18.sp4_v_b_3
 (5 5)  (1257 293)  (1257 293)  routing T_24_18.sp4_h_l_44 <X> T_24_18.sp4_v_b_3
 (9 5)  (1261 293)  (1261 293)  routing T_24_18.sp4_v_t_45 <X> T_24_18.sp4_v_b_4
 (10 5)  (1262 293)  (1262 293)  routing T_24_18.sp4_v_t_45 <X> T_24_18.sp4_v_b_4
 (25 6)  (1277 294)  (1277 294)  routing T_24_18.sp4_v_b_6 <X> T_24_18.lc_trk_g1_6
 (22 7)  (1274 295)  (1274 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (1275 295)  (1275 295)  routing T_24_18.sp4_v_b_6 <X> T_24_18.lc_trk_g1_6
 (4 8)  (1256 296)  (1256 296)  routing T_24_18.sp4_h_l_37 <X> T_24_18.sp4_v_b_6
 (6 8)  (1258 296)  (1258 296)  routing T_24_18.sp4_h_l_37 <X> T_24_18.sp4_v_b_6
 (5 9)  (1257 297)  (1257 297)  routing T_24_18.sp4_h_l_37 <X> T_24_18.sp4_v_b_6
 (22 10)  (1274 298)  (1274 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1275 298)  (1275 298)  routing T_24_18.sp4_h_r_31 <X> T_24_18.lc_trk_g2_7
 (24 10)  (1276 298)  (1276 298)  routing T_24_18.sp4_h_r_31 <X> T_24_18.lc_trk_g2_7
 (25 10)  (1277 298)  (1277 298)  routing T_24_18.sp4_v_b_30 <X> T_24_18.lc_trk_g2_6
 (21 11)  (1273 299)  (1273 299)  routing T_24_18.sp4_h_r_31 <X> T_24_18.lc_trk_g2_7
 (22 11)  (1274 299)  (1274 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (1275 299)  (1275 299)  routing T_24_18.sp4_v_b_30 <X> T_24_18.lc_trk_g2_6
 (21 14)  (1273 302)  (1273 302)  routing T_24_18.sp4_h_r_39 <X> T_24_18.lc_trk_g3_7
 (22 14)  (1274 302)  (1274 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (1275 302)  (1275 302)  routing T_24_18.sp4_h_r_39 <X> T_24_18.lc_trk_g3_7
 (24 14)  (1276 302)  (1276 302)  routing T_24_18.sp4_h_r_39 <X> T_24_18.lc_trk_g3_7
 (26 14)  (1278 302)  (1278 302)  routing T_24_18.lc_trk_g1_6 <X> T_24_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (1279 302)  (1279 302)  routing T_24_18.lc_trk_g3_7 <X> T_24_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 302)  (1280 302)  routing T_24_18.lc_trk_g3_7 <X> T_24_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 302)  (1281 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (1282 302)  (1282 302)  routing T_24_18.lc_trk_g3_7 <X> T_24_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 302)  (1283 302)  routing T_24_18.lc_trk_g2_6 <X> T_24_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 302)  (1284 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 302)  (1285 302)  routing T_24_18.lc_trk_g2_6 <X> T_24_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (1287 302)  (1287 302)  routing T_24_18.lc_trk_g2_7 <X> T_24_18.input_2_7
 (37 14)  (1289 302)  (1289 302)  LC_7 Logic Functioning bit
 (26 15)  (1278 303)  (1278 303)  routing T_24_18.lc_trk_g1_6 <X> T_24_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (1279 303)  (1279 303)  routing T_24_18.lc_trk_g1_6 <X> T_24_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 303)  (1281 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 303)  (1282 303)  routing T_24_18.lc_trk_g3_7 <X> T_24_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (1283 303)  (1283 303)  routing T_24_18.lc_trk_g2_6 <X> T_24_18.wire_logic_cluster/lc_7/in_3
 (32 15)  (1284 303)  (1284 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (1285 303)  (1285 303)  routing T_24_18.lc_trk_g2_7 <X> T_24_18.input_2_7
 (35 15)  (1287 303)  (1287 303)  routing T_24_18.lc_trk_g2_7 <X> T_24_18.input_2_7
 (46 15)  (1298 303)  (1298 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (47 15)  (1299 303)  (1299 303)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


RAM_Tile_25_18

 (7 0)  (1313 288)  (1313 288)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 288)  (1328 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1329 288)  (1329 288)  routing T_25_18.sp4_h_r_3 <X> T_25_18.lc_trk_g0_3
 (24 0)  (1330 288)  (1330 288)  routing T_25_18.sp4_h_r_3 <X> T_25_18.lc_trk_g0_3
 (7 1)  (1313 289)  (1313 289)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (1327 289)  (1327 289)  routing T_25_18.sp4_h_r_3 <X> T_25_18.lc_trk_g0_3
 (0 2)  (1306 290)  (1306 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (1 2)  (1307 290)  (1307 290)  routing T_25_18.glb_netwk_6 <X> T_25_18.wire_bram/ram/WCLK
 (2 2)  (1308 290)  (1308 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 290)  (1313 290)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 291)  (1313 291)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 292)  (1306 292)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (1 4)  (1307 292)  (1307 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (5 4)  (1311 292)  (1311 292)  routing T_25_18.sp4_v_t_38 <X> T_25_18.sp4_h_r_3
 (7 4)  (1313 292)  (1313 292)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (13 4)  (1319 292)  (1319 292)  routing T_25_18.sp4_v_t_40 <X> T_25_18.sp4_v_b_5
 (0 5)  (1306 293)  (1306 293)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (1 5)  (1307 293)  (1307 293)  routing T_25_18.lc_trk_g3_3 <X> T_25_18.wire_bram/ram/WCLKE
 (7 5)  (1313 293)  (1313 293)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 294)  (1313 294)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 295)  (1313 295)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (6 8)  (1312 296)  (1312 296)  routing T_25_18.sp4_v_t_38 <X> T_25_18.sp4_v_b_6
 (13 8)  (1319 296)  (1319 296)  routing T_25_18.sp4_v_t_45 <X> T_25_18.sp4_v_b_8
 (29 8)  (1335 296)  (1335 296)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (5 9)  (1311 297)  (1311 297)  routing T_25_18.sp4_v_t_38 <X> T_25_18.sp4_v_b_6
 (30 9)  (1336 297)  (1336 297)  routing T_25_18.lc_trk_g0_3 <X> T_25_18.wire_bram/ram/WDATA_3
 (22 12)  (1328 300)  (1328 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1329 300)  (1329 300)  routing T_25_18.sp4_h_r_27 <X> T_25_18.lc_trk_g3_3
 (24 12)  (1330 300)  (1330 300)  routing T_25_18.sp4_h_r_27 <X> T_25_18.lc_trk_g3_3
 (21 13)  (1327 301)  (1327 301)  routing T_25_18.sp4_h_r_27 <X> T_25_18.lc_trk_g3_3
 (0 14)  (1306 302)  (1306 302)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (1 14)  (1307 302)  (1307 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 302)  (1323 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 303)  (1306 303)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (1 15)  (1307 303)  (1307 303)  routing T_25_18.lc_trk_g3_5 <X> T_25_18.wire_bram/ram/WE
 (12 15)  (1318 303)  (1318 303)  routing T_25_18.sp4_h_l_46 <X> T_25_18.sp4_v_t_46
 (18 15)  (1324 303)  (1324 303)  routing T_25_18.sp4_r_v_b_45 <X> T_25_18.lc_trk_g3_5


IO_Tile_0_17

 (5 0)  (12 272)  (12 272)  routing T_0_17.span4_horz_41 <X> T_0_17.lc_trk_g0_1
 (6 0)  (11 272)  (11 272)  routing T_0_17.span4_horz_41 <X> T_0_17.lc_trk_g0_1
 (7 0)  (10 272)  (10 272)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_41 lc_trk_g0_1
 (8 0)  (9 272)  (9 272)  routing T_0_17.span4_horz_41 <X> T_0_17.lc_trk_g0_1
 (16 0)  (1 272)  (1 272)  IOB_0 IO Functioning bit
 (8 1)  (9 273)  (9 273)  routing T_0_17.span4_horz_41 <X> T_0_17.lc_trk_g0_1
 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (13 4)  (4 276)  (4 276)  routing T_0_17.lc_trk_g0_4 <X> T_0_17.wire_io_cluster/io_0/D_OUT_0
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g0_1 wire_gbuf/in
 (16 4)  (1 276)  (1 276)  IOB_0 IO Functioning bit
 (6 5)  (11 277)  (11 277)  routing T_0_17.span12_horz_12 <X> T_0_17.lc_trk_g0_4
 (7 5)  (10 277)  (10 277)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_12 lc_trk_g0_4
 (13 5)  (4 277)  (4 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0



LogicTile_1_17

 (8 6)  (26 278)  (26 278)  routing T_1_17.sp4_v_t_41 <X> T_1_17.sp4_h_l_41
 (9 6)  (27 278)  (27 278)  routing T_1_17.sp4_v_t_41 <X> T_1_17.sp4_h_l_41


LogicTile_6_17

 (3 2)  (291 274)  (291 274)  routing T_6_17.sp12_h_r_0 <X> T_6_17.sp12_h_l_23
 (3 3)  (291 275)  (291 275)  routing T_6_17.sp12_h_r_0 <X> T_6_17.sp12_h_l_23


LogicTile_7_17

 (12 9)  (354 281)  (354 281)  routing T_7_17.sp4_h_r_8 <X> T_7_17.sp4_v_b_8


RAM_Tile_8_17

 (4 6)  (400 278)  (400 278)  routing T_8_17.sp4_h_r_9 <X> T_8_17.sp4_v_t_38
 (6 6)  (402 278)  (402 278)  routing T_8_17.sp4_h_r_9 <X> T_8_17.sp4_v_t_38
 (5 7)  (401 279)  (401 279)  routing T_8_17.sp4_h_r_9 <X> T_8_17.sp4_v_t_38


LogicTile_9_17

 (5 8)  (443 280)  (443 280)  routing T_9_17.sp4_v_t_43 <X> T_9_17.sp4_h_r_6


LogicTile_10_17

 (5 12)  (497 284)  (497 284)  routing T_10_17.sp4_v_t_44 <X> T_10_17.sp4_h_r_9


LogicTile_11_17

 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (568 274)  (568 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (26 2)  (572 274)  (572 274)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (28 2)  (574 274)  (574 274)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 274)  (575 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (576 274)  (576 274)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (578 274)  (578 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (579 274)  (579 274)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (580 274)  (580 274)  routing T_11_17.lc_trk_g3_1 <X> T_11_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (581 274)  (581 274)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.input_2_1
 (36 2)  (582 274)  (582 274)  LC_1 Logic Functioning bit
 (37 2)  (583 274)  (583 274)  LC_1 Logic Functioning bit
 (39 2)  (585 274)  (585 274)  LC_1 Logic Functioning bit
 (41 2)  (587 274)  (587 274)  LC_1 Logic Functioning bit
 (21 3)  (567 275)  (567 275)  routing T_11_17.sp4_r_v_b_31 <X> T_11_17.lc_trk_g0_7
 (26 3)  (572 275)  (572 275)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (575 275)  (575 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (576 275)  (576 275)  routing T_11_17.lc_trk_g2_6 <X> T_11_17.wire_logic_cluster/lc_1/in_1
 (32 3)  (578 275)  (578 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (579 275)  (579 275)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.input_2_1
 (34 3)  (580 275)  (580 275)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.input_2_1
 (39 3)  (585 275)  (585 275)  LC_1 Logic Functioning bit
 (41 3)  (587 275)  (587 275)  LC_1 Logic Functioning bit
 (42 3)  (588 275)  (588 275)  LC_1 Logic Functioning bit
 (43 3)  (589 275)  (589 275)  LC_1 Logic Functioning bit
 (14 6)  (560 278)  (560 278)  routing T_11_17.sp4_h_l_9 <X> T_11_17.lc_trk_g1_4
 (14 7)  (560 279)  (560 279)  routing T_11_17.sp4_h_l_9 <X> T_11_17.lc_trk_g1_4
 (15 7)  (561 279)  (561 279)  routing T_11_17.sp4_h_l_9 <X> T_11_17.lc_trk_g1_4
 (16 7)  (562 279)  (562 279)  routing T_11_17.sp4_h_l_9 <X> T_11_17.lc_trk_g1_4
 (17 7)  (563 279)  (563 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (568 279)  (568 279)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (571 279)  (571 279)  routing T_11_17.sp4_r_v_b_30 <X> T_11_17.lc_trk_g1_6
 (27 8)  (573 280)  (573 280)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 280)  (576 280)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (579 280)  (579 280)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (580 280)  (580 280)  routing T_11_17.lc_trk_g3_0 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (38 8)  (584 280)  (584 280)  LC_4 Logic Functioning bit
 (45 8)  (591 280)  (591 280)  LC_4 Logic Functioning bit
 (47 8)  (593 280)  (593 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (30 9)  (576 281)  (576 281)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (36 9)  (582 281)  (582 281)  LC_4 Logic Functioning bit
 (38 9)  (584 281)  (584 281)  LC_4 Logic Functioning bit
 (46 9)  (592 281)  (592 281)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (12 10)  (558 282)  (558 282)  routing T_11_17.sp4_h_r_5 <X> T_11_17.sp4_h_l_45
 (13 11)  (559 283)  (559 283)  routing T_11_17.sp4_h_r_5 <X> T_11_17.sp4_h_l_45
 (22 11)  (568 283)  (568 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (569 283)  (569 283)  routing T_11_17.sp4_h_r_30 <X> T_11_17.lc_trk_g2_6
 (24 11)  (570 283)  (570 283)  routing T_11_17.sp4_h_r_30 <X> T_11_17.lc_trk_g2_6
 (25 11)  (571 283)  (571 283)  routing T_11_17.sp4_h_r_30 <X> T_11_17.lc_trk_g2_6
 (14 12)  (560 284)  (560 284)  routing T_11_17.sp4_v_t_21 <X> T_11_17.lc_trk_g3_0
 (15 12)  (561 284)  (561 284)  routing T_11_17.sp4_v_t_28 <X> T_11_17.lc_trk_g3_1
 (16 12)  (562 284)  (562 284)  routing T_11_17.sp4_v_t_28 <X> T_11_17.lc_trk_g3_1
 (17 12)  (563 284)  (563 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (21 12)  (567 284)  (567 284)  routing T_11_17.sp4_v_t_14 <X> T_11_17.lc_trk_g3_3
 (22 12)  (568 284)  (568 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (569 284)  (569 284)  routing T_11_17.sp4_v_t_14 <X> T_11_17.lc_trk_g3_3
 (27 12)  (573 284)  (573 284)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 284)  (574 284)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 284)  (575 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 284)  (576 284)  routing T_11_17.lc_trk_g3_4 <X> T_11_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (577 284)  (577 284)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 284)  (578 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (583 284)  (583 284)  LC_6 Logic Functioning bit
 (39 12)  (585 284)  (585 284)  LC_6 Logic Functioning bit
 (41 12)  (587 284)  (587 284)  LC_6 Logic Functioning bit
 (43 12)  (589 284)  (589 284)  LC_6 Logic Functioning bit
 (14 13)  (560 285)  (560 285)  routing T_11_17.sp4_v_t_21 <X> T_11_17.lc_trk_g3_0
 (16 13)  (562 285)  (562 285)  routing T_11_17.sp4_v_t_21 <X> T_11_17.lc_trk_g3_0
 (17 13)  (563 285)  (563 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (31 13)  (577 285)  (577 285)  routing T_11_17.lc_trk_g0_7 <X> T_11_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (583 285)  (583 285)  LC_6 Logic Functioning bit
 (39 13)  (585 285)  (585 285)  LC_6 Logic Functioning bit
 (41 13)  (587 285)  (587 285)  LC_6 Logic Functioning bit
 (43 13)  (589 285)  (589 285)  LC_6 Logic Functioning bit
 (21 14)  (567 286)  (567 286)  routing T_11_17.sp4_v_t_26 <X> T_11_17.lc_trk_g3_7
 (22 14)  (568 286)  (568 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (569 286)  (569 286)  routing T_11_17.sp4_v_t_26 <X> T_11_17.lc_trk_g3_7
 (26 14)  (572 286)  (572 286)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (573 286)  (573 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (574 286)  (574 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 286)  (575 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 286)  (576 286)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 286)  (578 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (579 286)  (579 286)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (580 286)  (580 286)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (582 286)  (582 286)  LC_7 Logic Functioning bit
 (37 14)  (583 286)  (583 286)  LC_7 Logic Functioning bit
 (42 14)  (588 286)  (588 286)  LC_7 Logic Functioning bit
 (50 14)  (596 286)  (596 286)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (561 287)  (561 287)  routing T_11_17.sp4_v_t_33 <X> T_11_17.lc_trk_g3_4
 (16 15)  (562 287)  (562 287)  routing T_11_17.sp4_v_t_33 <X> T_11_17.lc_trk_g3_4
 (17 15)  (563 287)  (563 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (21 15)  (567 287)  (567 287)  routing T_11_17.sp4_v_t_26 <X> T_11_17.lc_trk_g3_7
 (27 15)  (573 287)  (573 287)  routing T_11_17.lc_trk_g1_4 <X> T_11_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 287)  (575 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 287)  (576 287)  routing T_11_17.lc_trk_g3_7 <X> T_11_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (577 287)  (577 287)  routing T_11_17.lc_trk_g3_3 <X> T_11_17.wire_logic_cluster/lc_7/in_3
 (43 15)  (589 287)  (589 287)  LC_7 Logic Functioning bit


LogicTile_12_17

 (26 0)  (626 272)  (626 272)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 272)  (627 272)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 272)  (628 272)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 272)  (629 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 272)  (630 272)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 272)  (632 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 272)  (633 272)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 272)  (634 272)  routing T_12_17.lc_trk_g3_0 <X> T_12_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 272)  (635 272)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.input_2_0
 (36 0)  (636 272)  (636 272)  LC_0 Logic Functioning bit
 (38 0)  (638 272)  (638 272)  LC_0 Logic Functioning bit
 (39 0)  (639 272)  (639 272)  LC_0 Logic Functioning bit
 (26 1)  (626 273)  (626 273)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 273)  (629 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (632 273)  (632 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (634 273)  (634 273)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.input_2_0
 (35 1)  (635 273)  (635 273)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.input_2_0
 (36 1)  (636 273)  (636 273)  LC_0 Logic Functioning bit
 (37 1)  (637 273)  (637 273)  LC_0 Logic Functioning bit
 (39 1)  (639 273)  (639 273)  LC_0 Logic Functioning bit
 (26 2)  (626 274)  (626 274)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 274)  (627 274)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 274)  (629 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (630 274)  (630 274)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (631 274)  (631 274)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 274)  (632 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 274)  (633 274)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (636 274)  (636 274)  LC_1 Logic Functioning bit
 (37 2)  (637 274)  (637 274)  LC_1 Logic Functioning bit
 (43 2)  (643 274)  (643 274)  LC_1 Logic Functioning bit
 (50 2)  (650 274)  (650 274)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (622 275)  (622 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (623 275)  (623 275)  routing T_12_17.sp4_h_r_6 <X> T_12_17.lc_trk_g0_6
 (24 3)  (624 275)  (624 275)  routing T_12_17.sp4_h_r_6 <X> T_12_17.lc_trk_g0_6
 (25 3)  (625 275)  (625 275)  routing T_12_17.sp4_h_r_6 <X> T_12_17.lc_trk_g0_6
 (27 3)  (627 275)  (627 275)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (628 275)  (628 275)  routing T_12_17.lc_trk_g3_4 <X> T_12_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 275)  (629 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 275)  (630 275)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (636 275)  (636 275)  LC_1 Logic Functioning bit
 (37 3)  (637 275)  (637 275)  LC_1 Logic Functioning bit
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 276)  (628 276)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 276)  (630 276)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 276)  (631 276)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 276)  (634 276)  routing T_12_17.lc_trk_g1_4 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (37 4)  (637 276)  (637 276)  LC_2 Logic Functioning bit
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (42 4)  (642 276)  (642 276)  LC_2 Logic Functioning bit
 (47 4)  (647 276)  (647 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (650 276)  (650 276)  Cascade bit: LH_LC02_inmux02_5

 (30 5)  (630 277)  (630 277)  routing T_12_17.lc_trk_g3_6 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (636 277)  (636 277)  LC_2 Logic Functioning bit
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (42 5)  (642 277)  (642 277)  LC_2 Logic Functioning bit
 (14 6)  (614 278)  (614 278)  routing T_12_17.sp12_h_l_3 <X> T_12_17.lc_trk_g1_4
 (21 6)  (621 278)  (621 278)  routing T_12_17.sp4_v_b_15 <X> T_12_17.lc_trk_g1_7
 (22 6)  (622 278)  (622 278)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (623 278)  (623 278)  routing T_12_17.sp4_v_b_15 <X> T_12_17.lc_trk_g1_7
 (14 7)  (614 279)  (614 279)  routing T_12_17.sp12_h_l_3 <X> T_12_17.lc_trk_g1_4
 (15 7)  (615 279)  (615 279)  routing T_12_17.sp12_h_l_3 <X> T_12_17.lc_trk_g1_4
 (17 7)  (617 279)  (617 279)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (21 7)  (621 279)  (621 279)  routing T_12_17.sp4_v_b_15 <X> T_12_17.lc_trk_g1_7
 (5 9)  (605 281)  (605 281)  routing T_12_17.sp4_h_r_6 <X> T_12_17.sp4_v_b_6
 (14 11)  (614 283)  (614 283)  routing T_12_17.sp4_r_v_b_36 <X> T_12_17.lc_trk_g2_4
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (14 13)  (614 285)  (614 285)  routing T_12_17.sp12_v_b_16 <X> T_12_17.lc_trk_g3_0
 (16 13)  (616 285)  (616 285)  routing T_12_17.sp12_v_b_16 <X> T_12_17.lc_trk_g3_0
 (17 13)  (617 285)  (617 285)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (5 14)  (605 286)  (605 286)  routing T_12_17.sp4_h_r_6 <X> T_12_17.sp4_h_l_44
 (4 15)  (604 287)  (604 287)  routing T_12_17.sp4_h_r_6 <X> T_12_17.sp4_h_l_44
 (14 15)  (614 287)  (614 287)  routing T_12_17.sp4_r_v_b_44 <X> T_12_17.lc_trk_g3_4
 (17 15)  (617 287)  (617 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (22 15)  (622 287)  (622 287)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (625 287)  (625 287)  routing T_12_17.sp4_r_v_b_46 <X> T_12_17.lc_trk_g3_6


LogicTile_13_17

 (19 15)  (673 287)  (673 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_17

 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (731 276)  (731 276)  routing T_14_17.sp12_h_l_16 <X> T_14_17.lc_trk_g1_3
 (10 5)  (718 277)  (718 277)  routing T_14_17.sp4_h_r_11 <X> T_14_17.sp4_v_b_4
 (21 5)  (729 277)  (729 277)  routing T_14_17.sp12_h_l_16 <X> T_14_17.lc_trk_g1_3
 (21 8)  (729 280)  (729 280)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g2_3
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (731 280)  (731 280)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g2_3
 (21 9)  (729 281)  (729 281)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g2_3
 (15 14)  (723 286)  (723 286)  routing T_14_17.sp4_h_r_45 <X> T_14_17.lc_trk_g3_5
 (16 14)  (724 286)  (724 286)  routing T_14_17.sp4_h_r_45 <X> T_14_17.lc_trk_g3_5
 (17 14)  (725 286)  (725 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (726 286)  (726 286)  routing T_14_17.sp4_h_r_45 <X> T_14_17.lc_trk_g3_5
 (27 14)  (735 286)  (735 286)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 286)  (737 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 286)  (739 286)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 286)  (740 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 286)  (741 286)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 286)  (742 286)  routing T_14_17.lc_trk_g3_5 <X> T_14_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 286)  (744 286)  LC_7 Logic Functioning bit
 (38 14)  (746 286)  (746 286)  LC_7 Logic Functioning bit
 (41 14)  (749 286)  (749 286)  LC_7 Logic Functioning bit
 (43 14)  (751 286)  (751 286)  LC_7 Logic Functioning bit
 (46 14)  (754 286)  (754 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (759 286)  (759 286)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (18 15)  (726 287)  (726 287)  routing T_14_17.sp4_h_r_45 <X> T_14_17.lc_trk_g3_5
 (26 15)  (734 287)  (734 287)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 287)  (736 287)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 287)  (737 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 287)  (738 287)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_7/in_1
 (37 15)  (745 287)  (745 287)  LC_7 Logic Functioning bit
 (39 15)  (747 287)  (747 287)  LC_7 Logic Functioning bit
 (41 15)  (749 287)  (749 287)  LC_7 Logic Functioning bit
 (43 15)  (751 287)  (751 287)  LC_7 Logic Functioning bit


LogicTile_15_17

 (2 0)  (764 272)  (764 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (11 0)  (773 272)  (773 272)  routing T_15_17.sp4_h_l_45 <X> T_15_17.sp4_v_b_2
 (13 0)  (775 272)  (775 272)  routing T_15_17.sp4_h_l_45 <X> T_15_17.sp4_v_b_2
 (12 1)  (774 273)  (774 273)  routing T_15_17.sp4_h_l_45 <X> T_15_17.sp4_v_b_2
 (11 7)  (773 279)  (773 279)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_h_l_40
 (2 12)  (764 284)  (764 284)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (4 14)  (766 286)  (766 286)  routing T_15_17.sp4_h_r_3 <X> T_15_17.sp4_v_t_44
 (6 14)  (768 286)  (768 286)  routing T_15_17.sp4_h_r_3 <X> T_15_17.sp4_v_t_44
 (5 15)  (767 287)  (767 287)  routing T_15_17.sp4_h_r_3 <X> T_15_17.sp4_v_t_44


LogicTile_16_17

 (22 0)  (838 272)  (838 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 272)  (847 272)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 272)  (849 272)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (38 0)  (854 272)  (854 272)  LC_0 Logic Functioning bit
 (41 0)  (857 272)  (857 272)  LC_0 Logic Functioning bit
 (43 0)  (859 272)  (859 272)  LC_0 Logic Functioning bit
 (46 0)  (862 272)  (862 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (842 273)  (842 273)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (843 273)  (843 273)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 273)  (846 273)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 273)  (847 273)  routing T_16_17.lc_trk_g2_7 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 273)  (852 273)  LC_0 Logic Functioning bit
 (38 1)  (854 273)  (854 273)  LC_0 Logic Functioning bit
 (40 1)  (856 273)  (856 273)  LC_0 Logic Functioning bit
 (42 1)  (858 273)  (858 273)  LC_0 Logic Functioning bit
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 276)  (840 276)  routing T_16_17.top_op_3 <X> T_16_17.lc_trk_g1_3
 (26 4)  (842 276)  (842 276)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 276)  (849 276)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 276)  (850 276)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 276)  (852 276)  LC_2 Logic Functioning bit
 (38 4)  (854 276)  (854 276)  LC_2 Logic Functioning bit
 (47 4)  (863 276)  (863 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (21 5)  (837 277)  (837 277)  routing T_16_17.top_op_3 <X> T_16_17.lc_trk_g1_3
 (26 5)  (842 277)  (842 277)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 277)  (843 277)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 277)  (844 277)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 277)  (846 277)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 277)  (852 277)  LC_2 Logic Functioning bit
 (37 5)  (853 277)  (853 277)  LC_2 Logic Functioning bit
 (38 5)  (854 277)  (854 277)  LC_2 Logic Functioning bit
 (39 5)  (855 277)  (855 277)  LC_2 Logic Functioning bit
 (41 5)  (857 277)  (857 277)  LC_2 Logic Functioning bit
 (43 5)  (859 277)  (859 277)  LC_2 Logic Functioning bit
 (22 10)  (838 282)  (838 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (839 282)  (839 282)  routing T_16_17.sp4_v_b_47 <X> T_16_17.lc_trk_g2_7
 (24 10)  (840 282)  (840 282)  routing T_16_17.sp4_v_b_47 <X> T_16_17.lc_trk_g2_7
 (4 12)  (820 284)  (820 284)  routing T_16_17.sp4_h_l_38 <X> T_16_17.sp4_v_b_9
 (6 12)  (822 284)  (822 284)  routing T_16_17.sp4_h_l_38 <X> T_16_17.sp4_v_b_9
 (14 12)  (830 284)  (830 284)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g3_0
 (5 13)  (821 285)  (821 285)  routing T_16_17.sp4_h_l_38 <X> T_16_17.sp4_v_b_9
 (14 13)  (830 285)  (830 285)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g3_0
 (16 13)  (832 285)  (832 285)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g3_0
 (17 13)  (833 285)  (833 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 14)  (838 286)  (838 286)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (839 286)  (839 286)  routing T_16_17.sp4_v_b_47 <X> T_16_17.lc_trk_g3_7
 (24 14)  (840 286)  (840 286)  routing T_16_17.sp4_v_b_47 <X> T_16_17.lc_trk_g3_7
 (19 15)  (835 287)  (835 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_17_17

 (3 0)  (877 272)  (877 272)  routing T_17_17.sp12_h_r_0 <X> T_17_17.sp12_v_b_0
 (3 1)  (877 273)  (877 273)  routing T_17_17.sp12_h_r_0 <X> T_17_17.sp12_v_b_0
 (3 2)  (877 274)  (877 274)  routing T_17_17.sp12_h_r_0 <X> T_17_17.sp12_h_l_23
 (3 3)  (877 275)  (877 275)  routing T_17_17.sp12_h_r_0 <X> T_17_17.sp12_h_l_23


LogicTile_18_17

 (4 5)  (932 277)  (932 277)  routing T_18_17.sp4_v_t_47 <X> T_18_17.sp4_h_r_3
 (11 12)  (939 284)  (939 284)  routing T_18_17.sp4_h_l_40 <X> T_18_17.sp4_v_b_11
 (13 12)  (941 284)  (941 284)  routing T_18_17.sp4_h_l_40 <X> T_18_17.sp4_v_b_11
 (12 13)  (940 285)  (940 285)  routing T_18_17.sp4_h_l_40 <X> T_18_17.sp4_v_b_11


LogicTile_22_17

 (5 8)  (1149 280)  (1149 280)  routing T_22_17.sp4_h_l_38 <X> T_22_17.sp4_h_r_6
 (4 9)  (1148 281)  (1148 281)  routing T_22_17.sp4_h_l_38 <X> T_22_17.sp4_h_r_6
 (4 12)  (1148 284)  (1148 284)  routing T_22_17.sp4_h_l_38 <X> T_22_17.sp4_v_b_9
 (6 12)  (1150 284)  (1150 284)  routing T_22_17.sp4_h_l_38 <X> T_22_17.sp4_v_b_9
 (5 13)  (1149 285)  (1149 285)  routing T_22_17.sp4_h_l_38 <X> T_22_17.sp4_v_b_9


LogicTile_23_17

 (21 0)  (1219 272)  (1219 272)  routing T_23_17.bnr_op_3 <X> T_23_17.lc_trk_g0_3
 (22 0)  (1220 272)  (1220 272)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (21 1)  (1219 273)  (1219 273)  routing T_23_17.bnr_op_3 <X> T_23_17.lc_trk_g0_3
 (0 2)  (1198 274)  (1198 274)  routing T_23_17.glb_netwk_6 <X> T_23_17.wire_logic_cluster/lc_7/clk
 (1 2)  (1199 274)  (1199 274)  routing T_23_17.glb_netwk_6 <X> T_23_17.wire_logic_cluster/lc_7/clk
 (2 2)  (1200 274)  (1200 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 3)  (1220 275)  (1220 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (1221 275)  (1221 275)  routing T_23_17.sp4_v_b_22 <X> T_23_17.lc_trk_g0_6
 (24 3)  (1222 275)  (1222 275)  routing T_23_17.sp4_v_b_22 <X> T_23_17.lc_trk_g0_6
 (26 4)  (1224 276)  (1224 276)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (28 4)  (1226 276)  (1226 276)  routing T_23_17.lc_trk_g2_3 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (1227 276)  (1227 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (1230 276)  (1230 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (1234 276)  (1234 276)  LC_2 Logic Functioning bit
 (38 4)  (1236 276)  (1236 276)  LC_2 Logic Functioning bit
 (47 4)  (1245 276)  (1245 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (1224 277)  (1224 277)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1226 277)  (1226 277)  routing T_23_17.lc_trk_g2_6 <X> T_23_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1227 277)  (1227 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (1228 277)  (1228 277)  routing T_23_17.lc_trk_g2_3 <X> T_23_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (1229 277)  (1229 277)  routing T_23_17.lc_trk_g0_3 <X> T_23_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (1234 277)  (1234 277)  LC_2 Logic Functioning bit
 (37 5)  (1235 277)  (1235 277)  LC_2 Logic Functioning bit
 (38 5)  (1236 277)  (1236 277)  LC_2 Logic Functioning bit
 (39 5)  (1237 277)  (1237 277)  LC_2 Logic Functioning bit
 (41 5)  (1239 277)  (1239 277)  LC_2 Logic Functioning bit
 (43 5)  (1241 277)  (1241 277)  LC_2 Logic Functioning bit
 (21 8)  (1219 280)  (1219 280)  routing T_23_17.rgt_op_3 <X> T_23_17.lc_trk_g2_3
 (22 8)  (1220 280)  (1220 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1222 280)  (1222 280)  routing T_23_17.rgt_op_3 <X> T_23_17.lc_trk_g2_3
 (17 9)  (1215 281)  (1215 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (22 11)  (1220 283)  (1220 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (28 14)  (1226 286)  (1226 286)  routing T_23_17.lc_trk_g2_0 <X> T_23_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1227 286)  (1227 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 286)  (1229 286)  routing T_23_17.lc_trk_g0_6 <X> T_23_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 286)  (1230 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 286)  (1234 286)  LC_7 Logic Functioning bit
 (38 14)  (1236 286)  (1236 286)  LC_7 Logic Functioning bit
 (45 14)  (1243 286)  (1243 286)  LC_7 Logic Functioning bit
 (31 15)  (1229 287)  (1229 287)  routing T_23_17.lc_trk_g0_6 <X> T_23_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (1234 287)  (1234 287)  LC_7 Logic Functioning bit
 (38 15)  (1236 287)  (1236 287)  LC_7 Logic Functioning bit
 (52 15)  (1250 287)  (1250 287)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_24_17

 (21 6)  (1273 278)  (1273 278)  routing T_24_17.lft_op_7 <X> T_24_17.lc_trk_g1_7
 (22 6)  (1274 278)  (1274 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (1276 278)  (1276 278)  routing T_24_17.lft_op_7 <X> T_24_17.lc_trk_g1_7
 (26 6)  (1278 278)  (1278 278)  routing T_24_17.lc_trk_g2_5 <X> T_24_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (1280 278)  (1280 278)  routing T_24_17.lc_trk_g2_4 <X> T_24_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 278)  (1281 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 278)  (1282 278)  routing T_24_17.lc_trk_g2_4 <X> T_24_17.wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 278)  (1283 278)  routing T_24_17.lc_trk_g1_7 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 278)  (1284 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 278)  (1286 278)  routing T_24_17.lc_trk_g1_7 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 278)  (1288 278)  LC_3 Logic Functioning bit
 (38 6)  (1290 278)  (1290 278)  LC_3 Logic Functioning bit
 (41 6)  (1293 278)  (1293 278)  LC_3 Logic Functioning bit
 (43 6)  (1295 278)  (1295 278)  LC_3 Logic Functioning bit
 (28 7)  (1280 279)  (1280 279)  routing T_24_17.lc_trk_g2_5 <X> T_24_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 279)  (1281 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 279)  (1283 279)  routing T_24_17.lc_trk_g1_7 <X> T_24_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (1288 279)  (1288 279)  LC_3 Logic Functioning bit
 (38 7)  (1290 279)  (1290 279)  LC_3 Logic Functioning bit
 (40 7)  (1292 279)  (1292 279)  LC_3 Logic Functioning bit
 (42 7)  (1294 279)  (1294 279)  LC_3 Logic Functioning bit
 (17 10)  (1269 282)  (1269 282)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (15 11)  (1267 283)  (1267 283)  routing T_24_17.tnr_op_4 <X> T_24_17.lc_trk_g2_4
 (17 11)  (1269 283)  (1269 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4


RAM_Tile_25_17

 (19 0)  (1325 272)  (1325 272)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_b_3 sp4_v_b_13
 (7 1)  (1313 273)  (1313 273)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 274)  (1306 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (1 2)  (1307 274)  (1307 274)  routing T_25_17.glb_netwk_6 <X> T_25_17.wire_bram/ram/RCLK
 (2 2)  (1308 274)  (1308 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (19 4)  (1325 276)  (1325 276)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_t_8 sp4_v_t_4
 (21 8)  (1327 280)  (1327 280)  routing T_25_17.sp4_h_r_43 <X> T_25_17.lc_trk_g2_3
 (22 8)  (1328 280)  (1328 280)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (1329 280)  (1329 280)  routing T_25_17.sp4_h_r_43 <X> T_25_17.lc_trk_g2_3
 (24 8)  (1330 280)  (1330 280)  routing T_25_17.sp4_h_r_43 <X> T_25_17.lc_trk_g2_3
 (28 8)  (1334 280)  (1334 280)  routing T_25_17.lc_trk_g2_3 <X> T_25_17.wire_bram/ram/WDATA_11
 (29 8)  (1335 280)  (1335 280)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_3 wire_bram/ram/WDATA_11
 (38 8)  (1344 280)  (1344 280)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_11 sp4_v_t_13
 (21 9)  (1327 281)  (1327 281)  routing T_25_17.sp4_h_r_43 <X> T_25_17.lc_trk_g2_3
 (30 9)  (1336 281)  (1336 281)  routing T_25_17.lc_trk_g2_3 <X> T_25_17.wire_bram/ram/WDATA_11
 (14 10)  (1320 282)  (1320 282)  routing T_25_17.sp4_h_r_44 <X> T_25_17.lc_trk_g2_4
 (19 10)  (1325 282)  (1325 282)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_t_20 sp4_v_b_23
 (14 11)  (1320 283)  (1320 283)  routing T_25_17.sp4_h_r_44 <X> T_25_17.lc_trk_g2_4
 (15 11)  (1321 283)  (1321 283)  routing T_25_17.sp4_h_r_44 <X> T_25_17.lc_trk_g2_4
 (16 11)  (1322 283)  (1322 283)  routing T_25_17.sp4_h_r_44 <X> T_25_17.lc_trk_g2_4
 (17 11)  (1323 283)  (1323 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (0 14)  (1306 286)  (1306 286)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.wire_bram/ram/RE
 (1 14)  (1307 286)  (1307 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 287)  (1307 287)  routing T_25_17.lc_trk_g2_4 <X> T_25_17.wire_bram/ram/RE


LogicTile_26_17

 (3 3)  (1351 275)  (1351 275)  routing T_26_17.sp12_v_b_0 <X> T_26_17.sp12_h_l_23
 (9 7)  (1357 279)  (1357 279)  routing T_26_17.sp4_v_b_8 <X> T_26_17.sp4_v_t_41
 (10 7)  (1358 279)  (1358 279)  routing T_26_17.sp4_v_b_8 <X> T_26_17.sp4_v_t_41
 (13 10)  (1361 282)  (1361 282)  routing T_26_17.sp4_v_b_8 <X> T_26_17.sp4_v_t_45
 (4 15)  (1352 287)  (1352 287)  routing T_26_17.sp4_v_b_4 <X> T_26_17.sp4_h_l_44


LogicTile_32_17

 (4 2)  (1676 274)  (1676 274)  routing T_32_17.sp4_h_r_0 <X> T_32_17.sp4_v_t_37
 (5 3)  (1677 275)  (1677 275)  routing T_32_17.sp4_h_r_0 <X> T_32_17.sp4_v_t_37


IO_Tile_33_17

 (0 1)  (1726 273)  (1726 273)  Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_0
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (3 6)  (14 262)  (14 262)  IO control bit: GIOLEFT1_IE_1

 (17 9)  (0 265)  (0 265)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit


LogicTile_6_16

 (26 0)  (314 256)  (314 256)  routing T_6_16.lc_trk_g1_5 <X> T_6_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (316 256)  (316 256)  routing T_6_16.lc_trk_g2_1 <X> T_6_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 256)  (317 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 256)  (319 256)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 256)  (320 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 256)  (321 256)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_0/in_3
 (37 0)  (325 256)  (325 256)  LC_0 Logic Functioning bit
 (38 0)  (326 256)  (326 256)  LC_0 Logic Functioning bit
 (22 1)  (310 257)  (310 257)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_l_17 lc_trk_g0_2
 (23 1)  (311 257)  (311 257)  routing T_6_16.sp12_h_l_17 <X> T_6_16.lc_trk_g0_2
 (25 1)  (313 257)  (313 257)  routing T_6_16.sp12_h_l_17 <X> T_6_16.lc_trk_g0_2
 (27 1)  (315 257)  (315 257)  routing T_6_16.lc_trk_g1_5 <X> T_6_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 257)  (317 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (319 257)  (319 257)  routing T_6_16.lc_trk_g2_7 <X> T_6_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (320 257)  (320 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (323 257)  (323 257)  routing T_6_16.lc_trk_g0_2 <X> T_6_16.input_2_0
 (39 1)  (327 257)  (327 257)  LC_0 Logic Functioning bit
 (3 5)  (291 261)  (291 261)  routing T_6_16.sp12_h_l_23 <X> T_6_16.sp12_h_r_0
 (5 5)  (293 261)  (293 261)  routing T_6_16.sp4_h_r_3 <X> T_6_16.sp4_v_b_3
 (13 6)  (301 262)  (301 262)  routing T_6_16.sp4_h_r_5 <X> T_6_16.sp4_v_t_40
 (15 6)  (303 262)  (303 262)  routing T_6_16.sp4_h_r_5 <X> T_6_16.lc_trk_g1_5
 (16 6)  (304 262)  (304 262)  routing T_6_16.sp4_h_r_5 <X> T_6_16.lc_trk_g1_5
 (17 6)  (305 262)  (305 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (12 7)  (300 263)  (300 263)  routing T_6_16.sp4_h_r_5 <X> T_6_16.sp4_v_t_40
 (18 7)  (306 263)  (306 263)  routing T_6_16.sp4_h_r_5 <X> T_6_16.lc_trk_g1_5
 (16 8)  (304 264)  (304 264)  routing T_6_16.sp4_v_b_33 <X> T_6_16.lc_trk_g2_1
 (17 8)  (305 264)  (305 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (306 264)  (306 264)  routing T_6_16.sp4_v_b_33 <X> T_6_16.lc_trk_g2_1
 (18 9)  (306 265)  (306 265)  routing T_6_16.sp4_v_b_33 <X> T_6_16.lc_trk_g2_1
 (22 10)  (310 266)  (310 266)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (311 266)  (311 266)  routing T_6_16.sp12_v_t_12 <X> T_6_16.lc_trk_g2_7


LogicTile_7_16

 (13 2)  (355 258)  (355 258)  routing T_7_16.sp4_h_r_2 <X> T_7_16.sp4_v_t_39
 (8 3)  (350 259)  (350 259)  routing T_7_16.sp4_h_r_7 <X> T_7_16.sp4_v_t_36
 (9 3)  (351 259)  (351 259)  routing T_7_16.sp4_h_r_7 <X> T_7_16.sp4_v_t_36
 (10 3)  (352 259)  (352 259)  routing T_7_16.sp4_h_r_7 <X> T_7_16.sp4_v_t_36
 (12 3)  (354 259)  (354 259)  routing T_7_16.sp4_h_r_2 <X> T_7_16.sp4_v_t_39
 (11 10)  (353 266)  (353 266)  routing T_7_16.sp4_h_r_2 <X> T_7_16.sp4_v_t_45
 (13 10)  (355 266)  (355 266)  routing T_7_16.sp4_h_r_2 <X> T_7_16.sp4_v_t_45
 (8 11)  (350 267)  (350 267)  routing T_7_16.sp4_h_r_7 <X> T_7_16.sp4_v_t_42
 (9 11)  (351 267)  (351 267)  routing T_7_16.sp4_h_r_7 <X> T_7_16.sp4_v_t_42
 (12 11)  (354 267)  (354 267)  routing T_7_16.sp4_h_r_2 <X> T_7_16.sp4_v_t_45
 (19 15)  (361 271)  (361 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_16

 (8 3)  (404 259)  (404 259)  routing T_8_16.sp4_h_r_1 <X> T_8_16.sp4_v_t_36
 (9 3)  (405 259)  (405 259)  routing T_8_16.sp4_h_r_1 <X> T_8_16.sp4_v_t_36
 (2 4)  (398 260)  (398 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_9_16

 (3 10)  (441 266)  (441 266)  routing T_9_16.sp12_h_r_1 <X> T_9_16.sp12_h_l_22
 (3 11)  (441 267)  (441 267)  routing T_9_16.sp12_h_r_1 <X> T_9_16.sp12_h_l_22
 (19 13)  (457 269)  (457 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_10_16

 (11 7)  (503 263)  (503 263)  routing T_10_16.sp4_h_r_5 <X> T_10_16.sp4_h_l_40


LogicTile_11_16

 (11 3)  (557 259)  (557 259)  routing T_11_16.sp4_h_r_2 <X> T_11_16.sp4_h_l_39


LogicTile_12_16

 (27 0)  (627 256)  (627 256)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 256)  (628 256)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 256)  (629 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 256)  (631 256)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (634 256)  (634 256)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (42 0)  (642 256)  (642 256)  LC_0 Logic Functioning bit
 (43 0)  (643 256)  (643 256)  LC_0 Logic Functioning bit
 (30 1)  (630 257)  (630 257)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 257)  (631 257)  routing T_12_16.lc_trk_g1_6 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 257)  (632 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (634 257)  (634 257)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.input_2_0
 (35 1)  (635 257)  (635 257)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.input_2_0
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (38 1)  (638 257)  (638 257)  LC_0 Logic Functioning bit
 (42 1)  (642 257)  (642 257)  LC_0 Logic Functioning bit
 (43 1)  (643 257)  (643 257)  LC_0 Logic Functioning bit
 (25 2)  (625 258)  (625 258)  routing T_12_16.sp12_h_l_5 <X> T_12_16.lc_trk_g0_6
 (26 2)  (626 258)  (626 258)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (27 2)  (627 258)  (627 258)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 258)  (629 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (631 258)  (631 258)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (632 258)  (632 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (22 3)  (622 259)  (622 259)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_5 lc_trk_g0_6
 (24 3)  (624 259)  (624 259)  routing T_12_16.sp12_h_l_5 <X> T_12_16.lc_trk_g0_6
 (25 3)  (625 259)  (625 259)  routing T_12_16.sp12_h_l_5 <X> T_12_16.lc_trk_g0_6
 (27 3)  (627 259)  (627 259)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (629 259)  (629 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 259)  (630 259)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (631 259)  (631 259)  routing T_12_16.lc_trk_g0_6 <X> T_12_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (632 259)  (632 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (633 259)  (633 259)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.input_2_1
 (34 3)  (634 259)  (634 259)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.input_2_1
 (35 3)  (635 259)  (635 259)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.input_2_1
 (36 3)  (636 259)  (636 259)  LC_1 Logic Functioning bit
 (41 3)  (641 259)  (641 259)  LC_1 Logic Functioning bit
 (43 3)  (643 259)  (643 259)  LC_1 Logic Functioning bit
 (2 4)  (602 260)  (602 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (623 260)  (623 260)  routing T_12_16.sp4_v_b_19 <X> T_12_16.lc_trk_g1_3
 (24 4)  (624 260)  (624 260)  routing T_12_16.sp4_v_b_19 <X> T_12_16.lc_trk_g1_3
 (27 4)  (627 260)  (627 260)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 260)  (628 260)  routing T_12_16.lc_trk_g3_0 <X> T_12_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 260)  (629 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 260)  (631 260)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 260)  (632 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 260)  (634 260)  routing T_12_16.lc_trk_g1_4 <X> T_12_16.wire_logic_cluster/lc_2/in_3
 (38 4)  (638 260)  (638 260)  LC_2 Logic Functioning bit
 (41 4)  (641 260)  (641 260)  LC_2 Logic Functioning bit
 (50 4)  (650 260)  (650 260)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (626 261)  (626 261)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 261)  (627 261)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 261)  (628 261)  routing T_12_16.lc_trk_g3_3 <X> T_12_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 261)  (629 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (40 5)  (640 261)  (640 261)  LC_2 Logic Functioning bit
 (53 5)  (653 261)  (653 261)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (25 6)  (625 262)  (625 262)  routing T_12_16.sp12_h_l_5 <X> T_12_16.lc_trk_g1_6
 (14 7)  (614 263)  (614 263)  routing T_12_16.sp12_h_r_20 <X> T_12_16.lc_trk_g1_4
 (16 7)  (616 263)  (616 263)  routing T_12_16.sp12_h_r_20 <X> T_12_16.lc_trk_g1_4
 (17 7)  (617 263)  (617 263)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_20 lc_trk_g1_4
 (22 7)  (622 263)  (622 263)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (624 263)  (624 263)  routing T_12_16.sp12_h_l_5 <X> T_12_16.lc_trk_g1_6
 (25 7)  (625 263)  (625 263)  routing T_12_16.sp12_h_l_5 <X> T_12_16.lc_trk_g1_6
 (14 12)  (614 268)  (614 268)  routing T_12_16.wire_logic_cluster/lc_0/out <X> T_12_16.lc_trk_g3_0
 (22 12)  (622 268)  (622 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 268)  (623 268)  routing T_12_16.sp4_v_t_30 <X> T_12_16.lc_trk_g3_3
 (24 12)  (624 268)  (624 268)  routing T_12_16.sp4_v_t_30 <X> T_12_16.lc_trk_g3_3
 (25 12)  (625 268)  (625 268)  routing T_12_16.sp4_v_b_26 <X> T_12_16.lc_trk_g3_2
 (17 13)  (617 269)  (617 269)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_26 lc_trk_g3_2
 (23 13)  (623 269)  (623 269)  routing T_12_16.sp4_v_b_26 <X> T_12_16.lc_trk_g3_2
 (19 14)  (619 270)  (619 270)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_13_16

 (8 3)  (662 259)  (662 259)  routing T_13_16.sp4_h_r_1 <X> T_13_16.sp4_v_t_36
 (9 3)  (663 259)  (663 259)  routing T_13_16.sp4_h_r_1 <X> T_13_16.sp4_v_t_36
 (4 14)  (658 270)  (658 270)  routing T_13_16.sp4_h_r_3 <X> T_13_16.sp4_v_t_44
 (6 14)  (660 270)  (660 270)  routing T_13_16.sp4_h_r_3 <X> T_13_16.sp4_v_t_44
 (13 14)  (667 270)  (667 270)  routing T_13_16.sp4_h_r_11 <X> T_13_16.sp4_v_t_46
 (5 15)  (659 271)  (659 271)  routing T_13_16.sp4_h_r_3 <X> T_13_16.sp4_v_t_44
 (12 15)  (666 271)  (666 271)  routing T_13_16.sp4_h_r_11 <X> T_13_16.sp4_v_t_46


LogicTile_14_16

 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (14 1)  (722 257)  (722 257)  routing T_14_16.sp12_h_r_16 <X> T_14_16.lc_trk_g0_0
 (16 1)  (724 257)  (724 257)  routing T_14_16.sp12_h_r_16 <X> T_14_16.lc_trk_g0_0
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (18 1)  (726 257)  (726 257)  routing T_14_16.sp4_r_v_b_34 <X> T_14_16.lc_trk_g0_1
 (3 2)  (711 258)  (711 258)  routing T_14_16.sp12_h_r_0 <X> T_14_16.sp12_h_l_23
 (3 3)  (711 259)  (711 259)  routing T_14_16.sp12_h_r_0 <X> T_14_16.sp12_h_l_23
 (14 4)  (722 260)  (722 260)  routing T_14_16.sp12_h_r_0 <X> T_14_16.lc_trk_g1_0
 (15 4)  (723 260)  (723 260)  routing T_14_16.sp4_v_b_17 <X> T_14_16.lc_trk_g1_1
 (16 4)  (724 260)  (724 260)  routing T_14_16.sp4_v_b_17 <X> T_14_16.lc_trk_g1_1
 (17 4)  (725 260)  (725 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (14 5)  (722 261)  (722 261)  routing T_14_16.sp12_h_r_0 <X> T_14_16.lc_trk_g1_0
 (15 5)  (723 261)  (723 261)  routing T_14_16.sp12_h_r_0 <X> T_14_16.lc_trk_g1_0
 (17 5)  (725 261)  (725 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (12 6)  (720 262)  (720 262)  routing T_14_16.sp4_v_t_46 <X> T_14_16.sp4_h_l_40
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (38 6)  (746 262)  (746 262)  LC_3 Logic Functioning bit
 (41 6)  (749 262)  (749 262)  LC_3 Logic Functioning bit
 (43 6)  (751 262)  (751 262)  LC_3 Logic Functioning bit
 (52 6)  (760 262)  (760 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (11 7)  (719 263)  (719 263)  routing T_14_16.sp4_v_t_46 <X> T_14_16.sp4_h_l_40
 (13 7)  (721 263)  (721 263)  routing T_14_16.sp4_v_t_46 <X> T_14_16.sp4_h_l_40
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (37 7)  (745 263)  (745 263)  LC_3 Logic Functioning bit
 (38 7)  (746 263)  (746 263)  LC_3 Logic Functioning bit
 (39 7)  (747 263)  (747 263)  LC_3 Logic Functioning bit
 (40 7)  (748 263)  (748 263)  LC_3 Logic Functioning bit
 (41 7)  (749 263)  (749 263)  LC_3 Logic Functioning bit
 (42 7)  (750 263)  (750 263)  LC_3 Logic Functioning bit
 (43 7)  (751 263)  (751 263)  LC_3 Logic Functioning bit
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (731 267)  (731 267)  routing T_14_16.sp4_v_b_46 <X> T_14_16.lc_trk_g2_6
 (24 11)  (732 267)  (732 267)  routing T_14_16.sp4_v_b_46 <X> T_14_16.lc_trk_g2_6
 (19 13)  (727 269)  (727 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (26 14)  (734 270)  (734 270)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 270)  (736 270)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 270)  (738 270)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 270)  (742 270)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (744 270)  (744 270)  LC_7 Logic Functioning bit
 (37 14)  (745 270)  (745 270)  LC_7 Logic Functioning bit
 (43 14)  (751 270)  (751 270)  LC_7 Logic Functioning bit
 (26 15)  (734 271)  (734 271)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 271)  (736 271)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 271)  (738 271)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (740 271)  (740 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (742 271)  (742 271)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.input_2_7
 (36 15)  (744 271)  (744 271)  LC_7 Logic Functioning bit
 (51 15)  (759 271)  (759 271)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_15_16

 (8 11)  (770 267)  (770 267)  routing T_15_16.sp4_h_l_42 <X> T_15_16.sp4_v_t_42


LogicTile_16_16

 (22 1)  (838 257)  (838 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (841 257)  (841 257)  routing T_16_16.sp4_r_v_b_33 <X> T_16_16.lc_trk_g0_2
 (15 3)  (831 259)  (831 259)  routing T_16_16.sp4_v_t_9 <X> T_16_16.lc_trk_g0_4
 (16 3)  (832 259)  (832 259)  routing T_16_16.sp4_v_t_9 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (41 6)  (857 262)  (857 262)  LC_3 Logic Functioning bit
 (43 6)  (859 262)  (859 262)  LC_3 Logic Functioning bit
 (47 6)  (863 262)  (863 262)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (26 7)  (842 263)  (842 263)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 263)  (843 263)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 263)  (844 263)  routing T_16_16.lc_trk_g3_2 <X> T_16_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 263)  (845 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 263)  (846 263)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (41 7)  (857 263)  (857 263)  LC_3 Logic Functioning bit
 (43 7)  (859 263)  (859 263)  LC_3 Logic Functioning bit
 (47 7)  (863 263)  (863 263)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (22 13)  (838 269)  (838 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 269)  (841 269)  routing T_16_16.sp4_r_v_b_42 <X> T_16_16.lc_trk_g3_2


LogicTile_17_16

 (27 0)  (901 256)  (901 256)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 256)  (903 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 256)  (904 256)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (44 0)  (918 256)  (918 256)  LC_0 Logic Functioning bit
 (30 1)  (904 257)  (904 257)  routing T_17_16.lc_trk_g1_6 <X> T_17_16.wire_logic_cluster/lc_0/in_1
 (50 1)  (924 257)  (924 257)  Carry_In_Mux bit 

 (3 2)  (877 258)  (877 258)  routing T_17_16.sp12_h_r_0 <X> T_17_16.sp12_h_l_23
 (29 2)  (903 258)  (903 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (904 258)  (904 258)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.wire_logic_cluster/lc_1/in_1
 (44 2)  (918 258)  (918 258)  LC_1 Logic Functioning bit
 (3 3)  (877 259)  (877 259)  routing T_17_16.sp12_h_r_0 <X> T_17_16.sp12_h_l_23
 (15 3)  (889 259)  (889 259)  routing T_17_16.sp4_v_t_9 <X> T_17_16.lc_trk_g0_4
 (16 3)  (890 259)  (890 259)  routing T_17_16.sp4_v_t_9 <X> T_17_16.lc_trk_g0_4
 (17 3)  (891 259)  (891 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (32 3)  (906 259)  (906 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (907 259)  (907 259)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.input_2_1
 (35 3)  (909 259)  (909 259)  routing T_17_16.lc_trk_g2_3 <X> T_17_16.input_2_1
 (28 4)  (902 260)  (902 260)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 260)  (903 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 260)  (904 260)  routing T_17_16.lc_trk_g2_5 <X> T_17_16.wire_logic_cluster/lc_2/in_1
 (35 4)  (909 260)  (909 260)  routing T_17_16.lc_trk_g0_4 <X> T_17_16.input_2_2
 (44 4)  (918 260)  (918 260)  LC_2 Logic Functioning bit
 (32 5)  (906 261)  (906 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (17 6)  (891 262)  (891 262)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 262)  (892 262)  routing T_17_16.wire_logic_cluster/lc_5/out <X> T_17_16.lc_trk_g1_5
 (25 6)  (899 262)  (899 262)  routing T_17_16.wire_logic_cluster/lc_6/out <X> T_17_16.lc_trk_g1_6
 (27 6)  (901 262)  (901 262)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 262)  (903 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 262)  (904 262)  routing T_17_16.lc_trk_g1_5 <X> T_17_16.wire_logic_cluster/lc_3/in_1
 (35 6)  (909 262)  (909 262)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.input_2_3
 (44 6)  (918 262)  (918 262)  LC_3 Logic Functioning bit
 (15 7)  (889 263)  (889 263)  routing T_17_16.sp4_v_t_9 <X> T_17_16.lc_trk_g1_4
 (16 7)  (890 263)  (890 263)  routing T_17_16.sp4_v_t_9 <X> T_17_16.lc_trk_g1_4
 (17 7)  (891 263)  (891 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (896 263)  (896 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (32 7)  (906 263)  (906 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (908 263)  (908 263)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.input_2_3
 (15 8)  (889 264)  (889 264)  routing T_17_16.sp4_v_t_28 <X> T_17_16.lc_trk_g2_1
 (16 8)  (890 264)  (890 264)  routing T_17_16.sp4_v_t_28 <X> T_17_16.lc_trk_g2_1
 (17 8)  (891 264)  (891 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 8)  (895 264)  (895 264)  routing T_17_16.sp4_h_r_43 <X> T_17_16.lc_trk_g2_3
 (22 8)  (896 264)  (896 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (897 264)  (897 264)  routing T_17_16.sp4_h_r_43 <X> T_17_16.lc_trk_g2_3
 (24 8)  (898 264)  (898 264)  routing T_17_16.sp4_h_r_43 <X> T_17_16.lc_trk_g2_3
 (28 8)  (902 264)  (902 264)  routing T_17_16.lc_trk_g2_1 <X> T_17_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 264)  (903 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (906 264)  (906 264)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (41 8)  (915 264)  (915 264)  LC_4 Logic Functioning bit
 (43 8)  (917 264)  (917 264)  LC_4 Logic Functioning bit
 (47 8)  (921 264)  (921 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (48 8)  (922 264)  (922 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (21 9)  (895 265)  (895 265)  routing T_17_16.sp4_h_r_43 <X> T_17_16.lc_trk_g2_3
 (22 9)  (896 265)  (896 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 265)  (897 265)  routing T_17_16.sp4_v_b_42 <X> T_17_16.lc_trk_g2_2
 (24 9)  (898 265)  (898 265)  routing T_17_16.sp4_v_b_42 <X> T_17_16.lc_trk_g2_2
 (41 9)  (915 265)  (915 265)  LC_4 Logic Functioning bit
 (43 9)  (917 265)  (917 265)  LC_4 Logic Functioning bit
 (46 9)  (920 265)  (920 265)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (15 10)  (889 266)  (889 266)  routing T_17_16.rgt_op_5 <X> T_17_16.lc_trk_g2_5
 (17 10)  (891 266)  (891 266)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (892 266)  (892 266)  routing T_17_16.rgt_op_5 <X> T_17_16.lc_trk_g2_5
 (22 10)  (896 266)  (896 266)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (26 10)  (900 266)  (900 266)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (902 266)  (902 266)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 266)  (903 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (906 266)  (906 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 266)  (907 266)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 266)  (908 266)  routing T_17_16.lc_trk_g3_1 <X> T_17_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 266)  (910 266)  LC_5 Logic Functioning bit
 (37 10)  (911 266)  (911 266)  LC_5 Logic Functioning bit
 (38 10)  (912 266)  (912 266)  LC_5 Logic Functioning bit
 (39 10)  (913 266)  (913 266)  LC_5 Logic Functioning bit
 (41 10)  (915 266)  (915 266)  LC_5 Logic Functioning bit
 (43 10)  (917 266)  (917 266)  LC_5 Logic Functioning bit
 (21 11)  (895 267)  (895 267)  routing T_17_16.sp4_r_v_b_39 <X> T_17_16.lc_trk_g2_7
 (26 11)  (900 267)  (900 267)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 267)  (901 267)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 267)  (902 267)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 267)  (903 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 267)  (904 267)  routing T_17_16.lc_trk_g2_2 <X> T_17_16.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 267)  (910 267)  LC_5 Logic Functioning bit
 (38 11)  (912 267)  (912 267)  LC_5 Logic Functioning bit
 (16 12)  (890 268)  (890 268)  routing T_17_16.sp4_v_b_33 <X> T_17_16.lc_trk_g3_1
 (17 12)  (891 268)  (891 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (892 268)  (892 268)  routing T_17_16.sp4_v_b_33 <X> T_17_16.lc_trk_g3_1
 (21 12)  (895 268)  (895 268)  routing T_17_16.sp12_v_t_0 <X> T_17_16.lc_trk_g3_3
 (22 12)  (896 268)  (896 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (898 268)  (898 268)  routing T_17_16.sp12_v_t_0 <X> T_17_16.lc_trk_g3_3
 (28 12)  (902 268)  (902 268)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 268)  (903 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 268)  (904 268)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 268)  (905 268)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 268)  (906 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 268)  (907 268)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 268)  (908 268)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 268)  (910 268)  LC_6 Logic Functioning bit
 (38 12)  (912 268)  (912 268)  LC_6 Logic Functioning bit
 (41 12)  (915 268)  (915 268)  LC_6 Logic Functioning bit
 (43 12)  (917 268)  (917 268)  LC_6 Logic Functioning bit
 (18 13)  (892 269)  (892 269)  routing T_17_16.sp4_v_b_33 <X> T_17_16.lc_trk_g3_1
 (21 13)  (895 269)  (895 269)  routing T_17_16.sp12_v_t_0 <X> T_17_16.lc_trk_g3_3
 (26 13)  (900 269)  (900 269)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 269)  (901 269)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 269)  (902 269)  routing T_17_16.lc_trk_g3_3 <X> T_17_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 269)  (903 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 269)  (904 269)  routing T_17_16.lc_trk_g2_7 <X> T_17_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 269)  (905 269)  routing T_17_16.lc_trk_g3_6 <X> T_17_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (910 269)  (910 269)  LC_6 Logic Functioning bit
 (38 13)  (912 269)  (912 269)  LC_6 Logic Functioning bit
 (40 13)  (914 269)  (914 269)  LC_6 Logic Functioning bit
 (42 13)  (916 269)  (916 269)  LC_6 Logic Functioning bit
 (12 14)  (886 270)  (886 270)  routing T_17_16.sp4_h_r_8 <X> T_17_16.sp4_h_l_46
 (13 15)  (887 271)  (887 271)  routing T_17_16.sp4_h_r_8 <X> T_17_16.sp4_h_l_46
 (22 15)  (896 271)  (896 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_18_16

 (22 0)  (950 256)  (950 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (26 0)  (954 256)  (954 256)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (957 256)  (957 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 256)  (959 256)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 256)  (961 256)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 256)  (962 256)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 256)  (964 256)  LC_0 Logic Functioning bit
 (38 0)  (966 256)  (966 256)  LC_0 Logic Functioning bit
 (47 0)  (975 256)  (975 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (954 257)  (954 257)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 257)  (957 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (958 257)  (958 257)  routing T_18_16.lc_trk_g0_3 <X> T_18_16.wire_logic_cluster/lc_0/in_1
 (36 1)  (964 257)  (964 257)  LC_0 Logic Functioning bit
 (37 1)  (965 257)  (965 257)  LC_0 Logic Functioning bit
 (38 1)  (966 257)  (966 257)  LC_0 Logic Functioning bit
 (39 1)  (967 257)  (967 257)  LC_0 Logic Functioning bit
 (41 1)  (969 257)  (969 257)  LC_0 Logic Functioning bit
 (43 1)  (971 257)  (971 257)  LC_0 Logic Functioning bit
 (22 3)  (950 259)  (950 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (951 259)  (951 259)  routing T_18_16.sp4_v_b_22 <X> T_18_16.lc_trk_g0_6
 (24 3)  (952 259)  (952 259)  routing T_18_16.sp4_v_b_22 <X> T_18_16.lc_trk_g0_6
 (22 4)  (950 260)  (950 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (949 261)  (949 261)  routing T_18_16.sp4_r_v_b_27 <X> T_18_16.lc_trk_g1_3
 (5 10)  (933 266)  (933 266)  routing T_18_16.sp4_v_b_6 <X> T_18_16.sp4_h_l_43
 (26 10)  (954 266)  (954 266)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (955 266)  (955 266)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 266)  (957 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 266)  (959 266)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 266)  (960 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (964 266)  (964 266)  LC_5 Logic Functioning bit
 (38 10)  (966 266)  (966 266)  LC_5 Logic Functioning bit
 (41 10)  (969 266)  (969 266)  LC_5 Logic Functioning bit
 (43 10)  (971 266)  (971 266)  LC_5 Logic Functioning bit
 (27 11)  (955 267)  (955 267)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (956 267)  (956 267)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 267)  (957 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (958 267)  (958 267)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (959 267)  (959 267)  routing T_18_16.lc_trk_g0_6 <X> T_18_16.wire_logic_cluster/lc_5/in_3
 (37 11)  (965 267)  (965 267)  LC_5 Logic Functioning bit
 (39 11)  (967 267)  (967 267)  LC_5 Logic Functioning bit
 (41 11)  (969 267)  (969 267)  LC_5 Logic Functioning bit
 (43 11)  (971 267)  (971 267)  LC_5 Logic Functioning bit
 (14 15)  (942 271)  (942 271)  routing T_18_16.sp4_r_v_b_44 <X> T_18_16.lc_trk_g3_4
 (17 15)  (945 271)  (945 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_22_16

 (8 8)  (1152 264)  (1152 264)  routing T_22_16.sp4_v_b_7 <X> T_22_16.sp4_h_r_7
 (9 8)  (1153 264)  (1153 264)  routing T_22_16.sp4_v_b_7 <X> T_22_16.sp4_h_r_7


LogicTile_24_16

 (14 3)  (1266 259)  (1266 259)  routing T_24_16.sp4_r_v_b_28 <X> T_24_16.lc_trk_g0_4
 (17 3)  (1269 259)  (1269 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 4)  (1274 260)  (1274 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (26 6)  (1278 262)  (1278 262)  routing T_24_16.lc_trk_g2_7 <X> T_24_16.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 262)  (1279 262)  routing T_24_16.lc_trk_g3_7 <X> T_24_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (1280 262)  (1280 262)  routing T_24_16.lc_trk_g3_7 <X> T_24_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 262)  (1281 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (1282 262)  (1282 262)  routing T_24_16.lc_trk_g3_7 <X> T_24_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (1284 262)  (1284 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 262)  (1286 262)  routing T_24_16.lc_trk_g1_3 <X> T_24_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 262)  (1288 262)  LC_3 Logic Functioning bit
 (37 6)  (1289 262)  (1289 262)  LC_3 Logic Functioning bit
 (38 6)  (1290 262)  (1290 262)  LC_3 Logic Functioning bit
 (39 6)  (1291 262)  (1291 262)  LC_3 Logic Functioning bit
 (41 6)  (1293 262)  (1293 262)  LC_3 Logic Functioning bit
 (43 6)  (1295 262)  (1295 262)  LC_3 Logic Functioning bit
 (26 7)  (1278 263)  (1278 263)  routing T_24_16.lc_trk_g2_7 <X> T_24_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 263)  (1280 263)  routing T_24_16.lc_trk_g2_7 <X> T_24_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 263)  (1281 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (1282 263)  (1282 263)  routing T_24_16.lc_trk_g3_7 <X> T_24_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (1283 263)  (1283 263)  routing T_24_16.lc_trk_g1_3 <X> T_24_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (1288 263)  (1288 263)  LC_3 Logic Functioning bit
 (38 7)  (1290 263)  (1290 263)  LC_3 Logic Functioning bit
 (19 8)  (1271 264)  (1271 264)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (22 10)  (1274 266)  (1274 266)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (1276 266)  (1276 266)  routing T_24_16.tnl_op_7 <X> T_24_16.lc_trk_g2_7
 (21 11)  (1273 267)  (1273 267)  routing T_24_16.tnl_op_7 <X> T_24_16.lc_trk_g2_7
 (26 12)  (1278 268)  (1278 268)  routing T_24_16.lc_trk_g0_4 <X> T_24_16.wire_logic_cluster/lc_6/in_0
 (28 12)  (1280 268)  (1280 268)  routing T_24_16.lc_trk_g2_7 <X> T_24_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 268)  (1281 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 268)  (1282 268)  routing T_24_16.lc_trk_g2_7 <X> T_24_16.wire_logic_cluster/lc_6/in_1
 (32 12)  (1284 268)  (1284 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 268)  (1285 268)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 268)  (1286 268)  routing T_24_16.lc_trk_g3_0 <X> T_24_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 268)  (1288 268)  LC_6 Logic Functioning bit
 (37 12)  (1289 268)  (1289 268)  LC_6 Logic Functioning bit
 (38 12)  (1290 268)  (1290 268)  LC_6 Logic Functioning bit
 (39 12)  (1291 268)  (1291 268)  LC_6 Logic Functioning bit
 (41 12)  (1293 268)  (1293 268)  LC_6 Logic Functioning bit
 (43 12)  (1295 268)  (1295 268)  LC_6 Logic Functioning bit
 (17 13)  (1269 269)  (1269 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (29 13)  (1281 269)  (1281 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 269)  (1282 269)  routing T_24_16.lc_trk_g2_7 <X> T_24_16.wire_logic_cluster/lc_6/in_1
 (37 13)  (1289 269)  (1289 269)  LC_6 Logic Functioning bit
 (39 13)  (1291 269)  (1291 269)  LC_6 Logic Functioning bit
 (21 14)  (1273 270)  (1273 270)  routing T_24_16.sp4_h_l_34 <X> T_24_16.lc_trk_g3_7
 (22 14)  (1274 270)  (1274 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (1275 270)  (1275 270)  routing T_24_16.sp4_h_l_34 <X> T_24_16.lc_trk_g3_7
 (24 14)  (1276 270)  (1276 270)  routing T_24_16.sp4_h_l_34 <X> T_24_16.lc_trk_g3_7
 (21 15)  (1273 271)  (1273 271)  routing T_24_16.sp4_h_l_34 <X> T_24_16.lc_trk_g3_7


RAM_Tile_25_16

 (4 0)  (1310 256)  (1310 256)  routing T_25_16.sp4_v_t_41 <X> T_25_16.sp4_v_b_0
 (6 0)  (1312 256)  (1312 256)  routing T_25_16.sp4_v_t_41 <X> T_25_16.sp4_v_b_0
 (7 0)  (1313 256)  (1313 256)  Ram config bit: MEMT_bram_cbit_1

 (11 0)  (1317 256)  (1317 256)  routing T_25_16.sp4_v_t_46 <X> T_25_16.sp4_v_b_2
 (7 1)  (1313 257)  (1313 257)  Ram config bit: MEMT_bram_cbit_0

 (12 1)  (1318 257)  (1318 257)  routing T_25_16.sp4_v_t_46 <X> T_25_16.sp4_v_b_2
 (0 2)  (1306 258)  (1306 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (1 2)  (1307 258)  (1307 258)  routing T_25_16.glb_netwk_6 <X> T_25_16.wire_bram/ram/WCLK
 (2 2)  (1308 258)  (1308 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 258)  (1313 258)  Ram config bit: MEMT_bram_cbit_3

 (19 2)  (1325 258)  (1325 258)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2
 (22 2)  (1328 258)  (1328 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1329 258)  (1329 258)  routing T_25_16.sp4_h_r_7 <X> T_25_16.lc_trk_g0_7
 (24 2)  (1330 258)  (1330 258)  routing T_25_16.sp4_h_r_7 <X> T_25_16.lc_trk_g0_7
 (7 3)  (1313 259)  (1313 259)  Ram config bit: MEMT_bram_cbit_2

 (21 3)  (1327 259)  (1327 259)  routing T_25_16.sp4_h_r_7 <X> T_25_16.lc_trk_g0_7
 (0 4)  (1306 260)  (1306 260)  routing T_25_16.lc_trk_g2_2 <X> T_25_16.wire_bram/ram/WCLKE
 (1 4)  (1307 260)  (1307 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 260)  (1313 260)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (1307 261)  (1307 261)  routing T_25_16.lc_trk_g2_2 <X> T_25_16.wire_bram/ram/WCLKE
 (7 5)  (1313 261)  (1313 261)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (9 5)  (1315 261)  (1315 261)  routing T_25_16.sp4_v_t_45 <X> T_25_16.sp4_v_b_4
 (10 5)  (1316 261)  (1316 261)  routing T_25_16.sp4_v_t_45 <X> T_25_16.sp4_v_b_4
 (7 6)  (1313 262)  (1313 262)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 263)  (1313 263)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (9 8)  (1315 264)  (1315 264)  routing T_25_16.sp4_v_t_42 <X> T_25_16.sp4_h_r_7
 (25 8)  (1331 264)  (1331 264)  routing T_25_16.sp4_h_r_42 <X> T_25_16.lc_trk_g2_2
 (29 8)  (1335 264)  (1335 264)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 264)  (1336 264)  routing T_25_16.lc_trk_g0_7 <X> T_25_16.wire_bram/ram/WDATA_3
 (9 9)  (1315 265)  (1315 265)  routing T_25_16.sp4_v_t_42 <X> T_25_16.sp4_v_b_7
 (22 9)  (1328 265)  (1328 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_42 lc_trk_g2_2
 (23 9)  (1329 265)  (1329 265)  routing T_25_16.sp4_h_r_42 <X> T_25_16.lc_trk_g2_2
 (24 9)  (1330 265)  (1330 265)  routing T_25_16.sp4_h_r_42 <X> T_25_16.lc_trk_g2_2
 (25 9)  (1331 265)  (1331 265)  routing T_25_16.sp4_h_r_42 <X> T_25_16.lc_trk_g2_2
 (30 9)  (1336 265)  (1336 265)  routing T_25_16.lc_trk_g0_7 <X> T_25_16.wire_bram/ram/WDATA_3
 (19 10)  (1325 266)  (1325 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (11 12)  (1317 268)  (1317 268)  routing T_25_16.sp4_v_t_38 <X> T_25_16.sp4_v_b_11
 (13 12)  (1319 268)  (1319 268)  routing T_25_16.sp4_v_t_38 <X> T_25_16.sp4_v_b_11
 (0 14)  (1306 270)  (1306 270)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (1 14)  (1307 270)  (1307 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (8 14)  (1314 270)  (1314 270)  routing T_25_16.sp4_v_t_47 <X> T_25_16.sp4_h_l_47
 (9 14)  (1315 270)  (1315 270)  routing T_25_16.sp4_v_t_47 <X> T_25_16.sp4_h_l_47
 (17 14)  (1323 270)  (1323 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 271)  (1306 271)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE
 (1 15)  (1307 271)  (1307 271)  routing T_25_16.lc_trk_g3_5 <X> T_25_16.wire_bram/ram/WE


LogicTile_6_15

 (22 0)  (310 240)  (310 240)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (309 241)  (309 241)  routing T_6_15.sp4_r_v_b_32 <X> T_6_15.lc_trk_g0_3
 (25 2)  (313 242)  (313 242)  routing T_6_15.sp4_v_t_3 <X> T_6_15.lc_trk_g0_6
 (22 3)  (310 243)  (310 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (311 243)  (311 243)  routing T_6_15.sp4_v_t_3 <X> T_6_15.lc_trk_g0_6
 (25 3)  (313 243)  (313 243)  routing T_6_15.sp4_v_t_3 <X> T_6_15.lc_trk_g0_6
 (26 4)  (314 244)  (314 244)  routing T_6_15.lc_trk_g0_6 <X> T_6_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (315 244)  (315 244)  routing T_6_15.lc_trk_g1_0 <X> T_6_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (317 244)  (317 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (320 244)  (320 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (324 244)  (324 244)  LC_2 Logic Functioning bit
 (38 4)  (326 244)  (326 244)  LC_2 Logic Functioning bit
 (14 5)  (302 245)  (302 245)  routing T_6_15.top_op_0 <X> T_6_15.lc_trk_g1_0
 (15 5)  (303 245)  (303 245)  routing T_6_15.top_op_0 <X> T_6_15.lc_trk_g1_0
 (17 5)  (305 245)  (305 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (314 245)  (314 245)  routing T_6_15.lc_trk_g0_6 <X> T_6_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 245)  (317 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (319 245)  (319 245)  routing T_6_15.lc_trk_g0_3 <X> T_6_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (324 245)  (324 245)  LC_2 Logic Functioning bit
 (37 5)  (325 245)  (325 245)  LC_2 Logic Functioning bit
 (38 5)  (326 245)  (326 245)  LC_2 Logic Functioning bit
 (39 5)  (327 245)  (327 245)  LC_2 Logic Functioning bit
 (41 5)  (329 245)  (329 245)  LC_2 Logic Functioning bit
 (43 5)  (331 245)  (331 245)  LC_2 Logic Functioning bit
 (51 5)  (339 245)  (339 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36


LogicTile_14_15

 (3 8)  (711 248)  (711 248)  routing T_14_15.sp12_v_t_22 <X> T_14_15.sp12_v_b_1
 (11 14)  (719 254)  (719 254)  routing T_14_15.sp4_h_r_5 <X> T_14_15.sp4_v_t_46
 (13 14)  (721 254)  (721 254)  routing T_14_15.sp4_h_r_5 <X> T_14_15.sp4_v_t_46
 (12 15)  (720 255)  (720 255)  routing T_14_15.sp4_h_r_5 <X> T_14_15.sp4_v_t_46


LogicTile_16_15

 (3 12)  (819 252)  (819 252)  routing T_16_15.sp12_v_t_22 <X> T_16_15.sp12_h_r_1


LogicTile_17_15

 (8 11)  (882 251)  (882 251)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_t_42
 (9 11)  (883 251)  (883 251)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_t_42
 (10 11)  (884 251)  (884 251)  routing T_17_15.sp4_h_r_1 <X> T_17_15.sp4_v_t_42
 (3 12)  (877 252)  (877 252)  routing T_17_15.sp12_v_t_22 <X> T_17_15.sp12_h_r_1


LogicTile_18_15

 (13 2)  (941 242)  (941 242)  routing T_18_15.sp4_h_r_2 <X> T_18_15.sp4_v_t_39
 (12 3)  (940 243)  (940 243)  routing T_18_15.sp4_h_r_2 <X> T_18_15.sp4_v_t_39
 (12 6)  (940 246)  (940 246)  routing T_18_15.sp4_h_r_2 <X> T_18_15.sp4_h_l_40
 (13 7)  (941 247)  (941 247)  routing T_18_15.sp4_h_r_2 <X> T_18_15.sp4_h_l_40


LogicTile_19_15

 (4 14)  (986 254)  (986 254)  routing T_19_15.sp4_h_r_3 <X> T_19_15.sp4_v_t_44
 (6 14)  (988 254)  (988 254)  routing T_19_15.sp4_h_r_3 <X> T_19_15.sp4_v_t_44
 (5 15)  (987 255)  (987 255)  routing T_19_15.sp4_h_r_3 <X> T_19_15.sp4_v_t_44


LogicTile_21_15

 (22 1)  (1112 241)  (1112 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1113 241)  (1113 241)  routing T_21_15.sp12_h_r_10 <X> T_21_15.lc_trk_g0_2
 (8 2)  (1098 242)  (1098 242)  routing T_21_15.sp4_h_r_1 <X> T_21_15.sp4_h_l_36
 (16 4)  (1106 244)  (1106 244)  routing T_21_15.sp12_h_r_9 <X> T_21_15.lc_trk_g1_1
 (17 4)  (1107 244)  (1107 244)  Enable bit of Mux _local_links/g1_mux_1 => sp12_h_r_9 lc_trk_g1_1
 (21 10)  (1111 250)  (1111 250)  routing T_21_15.sp4_v_t_26 <X> T_21_15.lc_trk_g2_7
 (22 10)  (1112 250)  (1112 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1113 250)  (1113 250)  routing T_21_15.sp4_v_t_26 <X> T_21_15.lc_trk_g2_7
 (26 10)  (1116 250)  (1116 250)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (1119 250)  (1119 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (1122 250)  (1122 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (1124 250)  (1124 250)  routing T_21_15.lc_trk_g1_1 <X> T_21_15.wire_logic_cluster/lc_5/in_3
 (21 11)  (1111 251)  (1111 251)  routing T_21_15.sp4_v_t_26 <X> T_21_15.lc_trk_g2_7
 (26 11)  (1116 251)  (1116 251)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1118 251)  (1118 251)  routing T_21_15.lc_trk_g2_7 <X> T_21_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1119 251)  (1119 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (1120 251)  (1120 251)  routing T_21_15.lc_trk_g0_2 <X> T_21_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (1122 251)  (1122 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (1123 251)  (1123 251)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.input_2_5
 (34 11)  (1124 251)  (1124 251)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.input_2_5
 (35 11)  (1125 251)  (1125 251)  routing T_21_15.lc_trk_g3_2 <X> T_21_15.input_2_5
 (38 11)  (1128 251)  (1128 251)  LC_5 Logic Functioning bit
 (46 11)  (1136 251)  (1136 251)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 13)  (1112 253)  (1112 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1115 253)  (1115 253)  routing T_21_15.sp4_r_v_b_42 <X> T_21_15.lc_trk_g3_2


LogicTile_22_15

 (22 1)  (1166 241)  (1166 241)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_10 lc_trk_g0_2
 (23 1)  (1167 241)  (1167 241)  routing T_22_15.sp12_h_r_10 <X> T_22_15.lc_trk_g0_2
 (26 2)  (1170 242)  (1170 242)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (1171 242)  (1171 242)  routing T_22_15.lc_trk_g1_5 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (1173 242)  (1173 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1174 242)  (1174 242)  routing T_22_15.lc_trk_g1_5 <X> T_22_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (1176 242)  (1176 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (38 2)  (1182 242)  (1182 242)  LC_1 Logic Functioning bit
 (46 2)  (1190 242)  (1190 242)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (11 3)  (1155 243)  (1155 243)  routing T_22_15.sp4_h_r_2 <X> T_22_15.sp4_h_l_39
 (27 3)  (1171 243)  (1171 243)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1172 243)  (1172 243)  routing T_22_15.lc_trk_g3_4 <X> T_22_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1173 243)  (1173 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (1175 243)  (1175 243)  routing T_22_15.lc_trk_g0_2 <X> T_22_15.wire_logic_cluster/lc_1/in_3
 (32 3)  (1176 243)  (1176 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_2 input_2_1
 (33 3)  (1177 243)  (1177 243)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.input_2_1
 (34 3)  (1178 243)  (1178 243)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.input_2_1
 (35 3)  (1179 243)  (1179 243)  routing T_22_15.lc_trk_g3_2 <X> T_22_15.input_2_1
 (48 3)  (1192 243)  (1192 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (16 6)  (1160 246)  (1160 246)  routing T_22_15.sp12_h_r_13 <X> T_22_15.lc_trk_g1_5
 (17 6)  (1161 246)  (1161 246)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_r_13 lc_trk_g1_5
 (22 13)  (1166 253)  (1166 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1167 253)  (1167 253)  routing T_22_15.sp4_v_b_42 <X> T_22_15.lc_trk_g3_2
 (24 13)  (1168 253)  (1168 253)  routing T_22_15.sp4_v_b_42 <X> T_22_15.lc_trk_g3_2
 (16 15)  (1160 255)  (1160 255)  routing T_22_15.sp12_v_b_12 <X> T_22_15.lc_trk_g3_4
 (17 15)  (1161 255)  (1161 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_23_15

 (16 2)  (1214 242)  (1214 242)  routing T_23_15.sp12_h_r_13 <X> T_23_15.lc_trk_g0_5
 (17 2)  (1215 242)  (1215 242)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_13 lc_trk_g0_5
 (22 3)  (1220 243)  (1220 243)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (1221 243)  (1221 243)  routing T_23_15.sp12_h_r_14 <X> T_23_15.lc_trk_g0_6
 (9 5)  (1207 245)  (1207 245)  routing T_23_15.sp4_v_t_41 <X> T_23_15.sp4_v_b_4
 (26 6)  (1224 246)  (1224 246)  routing T_23_15.lc_trk_g0_5 <X> T_23_15.wire_logic_cluster/lc_3/in_0
 (27 6)  (1225 246)  (1225 246)  routing T_23_15.lc_trk_g3_1 <X> T_23_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (1226 246)  (1226 246)  routing T_23_15.lc_trk_g3_1 <X> T_23_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (1227 246)  (1227 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1229 246)  (1229 246)  routing T_23_15.lc_trk_g0_6 <X> T_23_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (1230 246)  (1230 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (1233 246)  (1233 246)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.input_2_3
 (6 7)  (1204 247)  (1204 247)  routing T_23_15.sp4_h_r_3 <X> T_23_15.sp4_h_l_38
 (22 7)  (1220 247)  (1220 247)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_r_14 lc_trk_g1_6
 (23 7)  (1221 247)  (1221 247)  routing T_23_15.sp12_h_r_14 <X> T_23_15.lc_trk_g1_6
 (29 7)  (1227 247)  (1227 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (1229 247)  (1229 247)  routing T_23_15.lc_trk_g0_6 <X> T_23_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (1230 247)  (1230 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (1231 247)  (1231 247)  routing T_23_15.lc_trk_g2_5 <X> T_23_15.input_2_3
 (42 7)  (1240 247)  (1240 247)  LC_3 Logic Functioning bit
 (48 7)  (1246 247)  (1246 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (1249 247)  (1249 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (11 8)  (1209 248)  (1209 248)  routing T_23_15.sp4_v_t_37 <X> T_23_15.sp4_v_b_8
 (13 8)  (1211 248)  (1211 248)  routing T_23_15.sp4_v_t_37 <X> T_23_15.sp4_v_b_8
 (17 10)  (1215 250)  (1215 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (18 11)  (1216 251)  (1216 251)  routing T_23_15.sp4_r_v_b_37 <X> T_23_15.lc_trk_g2_5
 (17 12)  (1215 252)  (1215 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (1220 252)  (1220 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (27 12)  (1225 252)  (1225 252)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1227 252)  (1227 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (1228 252)  (1228 252)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1229 252)  (1229 252)  routing T_23_15.lc_trk_g0_5 <X> T_23_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1230 252)  (1230 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (39 12)  (1237 252)  (1237 252)  LC_6 Logic Functioning bit
 (48 12)  (1246 252)  (1246 252)  Enable bit of Mux _out_links/OutMux5_6 => wire_logic_cluster/lc_6/out sp12_h_r_20
 (4 13)  (1202 253)  (1202 253)  routing T_23_15.sp4_v_t_41 <X> T_23_15.sp4_h_r_9
 (18 13)  (1216 253)  (1216 253)  routing T_23_15.sp4_r_v_b_41 <X> T_23_15.lc_trk_g3_1
 (21 13)  (1219 253)  (1219 253)  routing T_23_15.sp4_r_v_b_43 <X> T_23_15.lc_trk_g3_3
 (26 13)  (1224 253)  (1224 253)  routing T_23_15.lc_trk_g3_3 <X> T_23_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (1225 253)  (1225 253)  routing T_23_15.lc_trk_g3_3 <X> T_23_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (1226 253)  (1226 253)  routing T_23_15.lc_trk_g3_3 <X> T_23_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1227 253)  (1227 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (1228 253)  (1228 253)  routing T_23_15.lc_trk_g1_6 <X> T_23_15.wire_logic_cluster/lc_6/in_1
 (32 13)  (1230 253)  (1230 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_1 input_2_6
 (33 13)  (1231 253)  (1231 253)  routing T_23_15.lc_trk_g3_1 <X> T_23_15.input_2_6
 (34 13)  (1232 253)  (1232 253)  routing T_23_15.lc_trk_g3_1 <X> T_23_15.input_2_6
 (48 13)  (1246 253)  (1246 253)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_24_15

 (27 0)  (1279 240)  (1279 240)  routing T_24_15.lc_trk_g3_0 <X> T_24_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (1280 240)  (1280 240)  routing T_24_15.lc_trk_g3_0 <X> T_24_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (1281 240)  (1281 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (1283 240)  (1283 240)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (1284 240)  (1284 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (1285 240)  (1285 240)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (1288 240)  (1288 240)  LC_0 Logic Functioning bit
 (38 0)  (1290 240)  (1290 240)  LC_0 Logic Functioning bit
 (41 0)  (1293 240)  (1293 240)  LC_0 Logic Functioning bit
 (43 0)  (1295 240)  (1295 240)  LC_0 Logic Functioning bit
 (22 1)  (1274 241)  (1274 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (26 1)  (1278 241)  (1278 241)  routing T_24_15.lc_trk_g0_2 <X> T_24_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (1281 241)  (1281 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (1283 241)  (1283 241)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_0/in_3
 (36 1)  (1288 241)  (1288 241)  LC_0 Logic Functioning bit
 (38 1)  (1290 241)  (1290 241)  LC_0 Logic Functioning bit
 (40 1)  (1292 241)  (1292 241)  LC_0 Logic Functioning bit
 (42 1)  (1294 241)  (1294 241)  LC_0 Logic Functioning bit
 (53 1)  (1305 241)  (1305 241)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (26 2)  (1278 242)  (1278 242)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_1/in_0
 (31 2)  (1283 242)  (1283 242)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 242)  (1284 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 242)  (1285 242)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (1286 242)  (1286 242)  routing T_24_15.lc_trk_g3_5 <X> T_24_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (1287 242)  (1287 242)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.input_2_1
 (36 2)  (1288 242)  (1288 242)  LC_1 Logic Functioning bit
 (37 2)  (1289 242)  (1289 242)  LC_1 Logic Functioning bit
 (38 2)  (1290 242)  (1290 242)  LC_1 Logic Functioning bit
 (42 2)  (1294 242)  (1294 242)  LC_1 Logic Functioning bit
 (22 3)  (1274 243)  (1274 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (1276 243)  (1276 243)  routing T_24_15.top_op_6 <X> T_24_15.lc_trk_g0_6
 (25 3)  (1277 243)  (1277 243)  routing T_24_15.top_op_6 <X> T_24_15.lc_trk_g0_6
 (26 3)  (1278 243)  (1278 243)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 243)  (1280 243)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 243)  (1281 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (1284 243)  (1284 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (1285 243)  (1285 243)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.input_2_1
 (34 3)  (1286 243)  (1286 243)  routing T_24_15.lc_trk_g3_4 <X> T_24_15.input_2_1
 (36 3)  (1288 243)  (1288 243)  LC_1 Logic Functioning bit
 (37 3)  (1289 243)  (1289 243)  LC_1 Logic Functioning bit
 (39 3)  (1291 243)  (1291 243)  LC_1 Logic Functioning bit
 (43 3)  (1295 243)  (1295 243)  LC_1 Logic Functioning bit
 (26 4)  (1278 244)  (1278 244)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_2/in_0
 (32 4)  (1284 244)  (1284 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 244)  (1285 244)  routing T_24_15.lc_trk_g2_1 <X> T_24_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 244)  (1288 244)  LC_2 Logic Functioning bit
 (37 4)  (1289 244)  (1289 244)  LC_2 Logic Functioning bit
 (39 4)  (1291 244)  (1291 244)  LC_2 Logic Functioning bit
 (43 4)  (1295 244)  (1295 244)  LC_2 Logic Functioning bit
 (50 4)  (1302 244)  (1302 244)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (1267 245)  (1267 245)  routing T_24_15.sp4_v_t_5 <X> T_24_15.lc_trk_g1_0
 (16 5)  (1268 245)  (1268 245)  routing T_24_15.sp4_v_t_5 <X> T_24_15.lc_trk_g1_0
 (17 5)  (1269 245)  (1269 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (22 5)  (1274 245)  (1274 245)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (1276 245)  (1276 245)  routing T_24_15.bot_op_2 <X> T_24_15.lc_trk_g1_2
 (26 5)  (1278 245)  (1278 245)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 245)  (1280 245)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 245)  (1281 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (1288 245)  (1288 245)  LC_2 Logic Functioning bit
 (37 5)  (1289 245)  (1289 245)  LC_2 Logic Functioning bit
 (38 5)  (1290 245)  (1290 245)  LC_2 Logic Functioning bit
 (42 5)  (1294 245)  (1294 245)  LC_2 Logic Functioning bit
 (47 5)  (1299 245)  (1299 245)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 8)  (1269 248)  (1269 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (18 9)  (1270 249)  (1270 249)  routing T_24_15.sp4_r_v_b_33 <X> T_24_15.lc_trk_g2_1
 (17 10)  (1269 250)  (1269 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (1273 250)  (1273 250)  routing T_24_15.sp4_v_t_26 <X> T_24_15.lc_trk_g2_7
 (22 10)  (1274 250)  (1274 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (1275 250)  (1275 250)  routing T_24_15.sp4_v_t_26 <X> T_24_15.lc_trk_g2_7
 (25 10)  (1277 250)  (1277 250)  routing T_24_15.sp4_v_b_38 <X> T_24_15.lc_trk_g2_6
 (29 10)  (1281 250)  (1281 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (1282 250)  (1282 250)  routing T_24_15.lc_trk_g0_6 <X> T_24_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (1283 250)  (1283 250)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (1284 250)  (1284 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 250)  (1285 250)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 250)  (1288 250)  LC_5 Logic Functioning bit
 (38 10)  (1290 250)  (1290 250)  LC_5 Logic Functioning bit
 (41 10)  (1293 250)  (1293 250)  LC_5 Logic Functioning bit
 (43 10)  (1295 250)  (1295 250)  LC_5 Logic Functioning bit
 (46 10)  (1298 250)  (1298 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (15 11)  (1267 251)  (1267 251)  routing T_24_15.tnr_op_4 <X> T_24_15.lc_trk_g2_4
 (17 11)  (1269 251)  (1269 251)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (21 11)  (1273 251)  (1273 251)  routing T_24_15.sp4_v_t_26 <X> T_24_15.lc_trk_g2_7
 (22 11)  (1274 251)  (1274 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (1275 251)  (1275 251)  routing T_24_15.sp4_v_b_38 <X> T_24_15.lc_trk_g2_6
 (25 11)  (1277 251)  (1277 251)  routing T_24_15.sp4_v_b_38 <X> T_24_15.lc_trk_g2_6
 (27 11)  (1279 251)  (1279 251)  routing T_24_15.lc_trk_g1_0 <X> T_24_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 251)  (1281 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (1282 251)  (1282 251)  routing T_24_15.lc_trk_g0_6 <X> T_24_15.wire_logic_cluster/lc_5/in_1
 (31 11)  (1283 251)  (1283 251)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 251)  (1288 251)  LC_5 Logic Functioning bit
 (38 11)  (1290 251)  (1290 251)  LC_5 Logic Functioning bit
 (40 11)  (1292 251)  (1292 251)  LC_5 Logic Functioning bit
 (42 11)  (1294 251)  (1294 251)  LC_5 Logic Functioning bit
 (26 12)  (1278 252)  (1278 252)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (1280 252)  (1280 252)  routing T_24_15.lc_trk_g2_5 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 252)  (1281 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 252)  (1282 252)  routing T_24_15.lc_trk_g2_5 <X> T_24_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 252)  (1283 252)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 252)  (1284 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 252)  (1285 252)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 252)  (1288 252)  LC_6 Logic Functioning bit
 (38 12)  (1290 252)  (1290 252)  LC_6 Logic Functioning bit
 (41 12)  (1293 252)  (1293 252)  LC_6 Logic Functioning bit
 (43 12)  (1295 252)  (1295 252)  LC_6 Logic Functioning bit
 (14 13)  (1266 253)  (1266 253)  routing T_24_15.sp4_r_v_b_40 <X> T_24_15.lc_trk_g3_0
 (17 13)  (1269 253)  (1269 253)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (28 13)  (1280 253)  (1280 253)  routing T_24_15.lc_trk_g2_4 <X> T_24_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 253)  (1281 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1283 253)  (1283 253)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (1288 253)  (1288 253)  LC_6 Logic Functioning bit
 (38 13)  (1290 253)  (1290 253)  LC_6 Logic Functioning bit
 (40 13)  (1292 253)  (1292 253)  LC_6 Logic Functioning bit
 (42 13)  (1294 253)  (1294 253)  LC_6 Logic Functioning bit
 (14 14)  (1266 254)  (1266 254)  routing T_24_15.rgt_op_4 <X> T_24_15.lc_trk_g3_4
 (17 14)  (1269 254)  (1269 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (31 14)  (1283 254)  (1283 254)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 254)  (1284 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 254)  (1285 254)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 254)  (1288 254)  LC_7 Logic Functioning bit
 (37 14)  (1289 254)  (1289 254)  LC_7 Logic Functioning bit
 (41 14)  (1293 254)  (1293 254)  LC_7 Logic Functioning bit
 (43 14)  (1295 254)  (1295 254)  LC_7 Logic Functioning bit
 (50 14)  (1302 254)  (1302 254)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (1267 255)  (1267 255)  routing T_24_15.rgt_op_4 <X> T_24_15.lc_trk_g3_4
 (17 15)  (1269 255)  (1269 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (18 15)  (1270 255)  (1270 255)  routing T_24_15.sp4_r_v_b_45 <X> T_24_15.lc_trk_g3_5
 (26 15)  (1278 255)  (1278 255)  routing T_24_15.lc_trk_g1_2 <X> T_24_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (1279 255)  (1279 255)  routing T_24_15.lc_trk_g1_2 <X> T_24_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 255)  (1281 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (1283 255)  (1283 255)  routing T_24_15.lc_trk_g2_6 <X> T_24_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (1288 255)  (1288 255)  LC_7 Logic Functioning bit
 (37 15)  (1289 255)  (1289 255)  LC_7 Logic Functioning bit
 (40 15)  (1292 255)  (1292 255)  LC_7 Logic Functioning bit
 (42 15)  (1294 255)  (1294 255)  LC_7 Logic Functioning bit
 (46 15)  (1298 255)  (1298 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_25_15

 (4 0)  (1310 240)  (1310 240)  routing T_25_15.sp4_v_t_37 <X> T_25_15.sp4_v_b_0
 (3 1)  (1309 241)  (1309 241)  routing T_25_15.sp12_h_l_23 <X> T_25_15.sp12_v_b_0
 (7 1)  (1313 241)  (1313 241)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 242)  (1306 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (1 2)  (1307 242)  (1307 242)  routing T_25_15.glb_netwk_6 <X> T_25_15.wire_bram/ram/RCLK
 (2 2)  (1308 242)  (1308 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (14 3)  (1320 243)  (1320 243)  routing T_25_15.sp4_r_v_b_28 <X> T_25_15.lc_trk_g0_4
 (17 3)  (1323 243)  (1323 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (8 5)  (1314 245)  (1314 245)  routing T_25_15.sp4_h_l_47 <X> T_25_15.sp4_v_b_4
 (9 5)  (1315 245)  (1315 245)  routing T_25_15.sp4_h_l_47 <X> T_25_15.sp4_v_b_4
 (10 5)  (1316 245)  (1316 245)  routing T_25_15.sp4_h_l_47 <X> T_25_15.sp4_v_b_4
 (15 8)  (1321 248)  (1321 248)  routing T_25_15.sp4_h_r_33 <X> T_25_15.lc_trk_g2_1
 (16 8)  (1322 248)  (1322 248)  routing T_25_15.sp4_h_r_33 <X> T_25_15.lc_trk_g2_1
 (17 8)  (1323 248)  (1323 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1324 248)  (1324 248)  routing T_25_15.sp4_h_r_33 <X> T_25_15.lc_trk_g2_1
 (28 8)  (1334 248)  (1334 248)  routing T_25_15.lc_trk_g2_1 <X> T_25_15.wire_bram/ram/WDATA_11
 (29 8)  (1335 248)  (1335 248)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (8 9)  (1314 249)  (1314 249)  routing T_25_15.sp4_h_l_42 <X> T_25_15.sp4_v_b_7
 (9 9)  (1315 249)  (1315 249)  routing T_25_15.sp4_h_l_42 <X> T_25_15.sp4_v_b_7
 (13 12)  (1319 252)  (1319 252)  routing T_25_15.sp4_v_t_46 <X> T_25_15.sp4_v_b_11
 (1 14)  (1307 254)  (1307 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/RE
 (1 15)  (1307 255)  (1307 255)  routing T_25_15.lc_trk_g0_4 <X> T_25_15.wire_bram/ram/RE


LogicTile_2_14

 (8 1)  (80 225)  (80 225)  routing T_2_14.sp4_h_r_1 <X> T_2_14.sp4_v_b_1


LogicTile_3_14

 (3 0)  (129 224)  (129 224)  routing T_3_14.sp12_h_r_0 <X> T_3_14.sp12_v_b_0
 (3 1)  (129 225)  (129 225)  routing T_3_14.sp12_h_r_0 <X> T_3_14.sp12_v_b_0


LogicTile_6_14

 (8 2)  (296 226)  (296 226)  routing T_6_14.sp4_v_t_36 <X> T_6_14.sp4_h_l_36
 (9 2)  (297 226)  (297 226)  routing T_6_14.sp4_v_t_36 <X> T_6_14.sp4_h_l_36
 (4 6)  (292 230)  (292 230)  routing T_6_14.sp4_h_r_9 <X> T_6_14.sp4_v_t_38
 (6 6)  (294 230)  (294 230)  routing T_6_14.sp4_h_r_9 <X> T_6_14.sp4_v_t_38
 (5 7)  (293 231)  (293 231)  routing T_6_14.sp4_h_r_9 <X> T_6_14.sp4_v_t_38
 (4 14)  (292 238)  (292 238)  routing T_6_14.sp4_h_r_9 <X> T_6_14.sp4_v_t_44
 (5 15)  (293 239)  (293 239)  routing T_6_14.sp4_h_r_9 <X> T_6_14.sp4_v_t_44


LogicTile_10_14

 (5 14)  (497 238)  (497 238)  routing T_10_14.sp4_h_r_6 <X> T_10_14.sp4_h_l_44
 (4 15)  (496 239)  (496 239)  routing T_10_14.sp4_h_r_6 <X> T_10_14.sp4_h_l_44


LogicTile_12_14

 (13 2)  (613 226)  (613 226)  routing T_12_14.sp4_h_r_2 <X> T_12_14.sp4_v_t_39
 (12 3)  (612 227)  (612 227)  routing T_12_14.sp4_h_r_2 <X> T_12_14.sp4_v_t_39


LogicTile_14_14

 (5 10)  (713 234)  (713 234)  routing T_14_14.sp4_h_r_3 <X> T_14_14.sp4_h_l_43
 (4 11)  (712 235)  (712 235)  routing T_14_14.sp4_h_r_3 <X> T_14_14.sp4_h_l_43
 (4 14)  (712 238)  (712 238)  routing T_14_14.sp4_h_r_9 <X> T_14_14.sp4_v_t_44
 (5 15)  (713 239)  (713 239)  routing T_14_14.sp4_h_r_9 <X> T_14_14.sp4_v_t_44


LogicTile_15_14

 (3 2)  (765 226)  (765 226)  routing T_15_14.sp12_h_r_0 <X> T_15_14.sp12_h_l_23
 (3 3)  (765 227)  (765 227)  routing T_15_14.sp12_h_r_0 <X> T_15_14.sp12_h_l_23
 (3 6)  (765 230)  (765 230)  routing T_15_14.sp12_h_r_0 <X> T_15_14.sp12_v_t_23
 (3 7)  (765 231)  (765 231)  routing T_15_14.sp12_h_r_0 <X> T_15_14.sp12_v_t_23


LogicTile_16_14

 (12 2)  (828 226)  (828 226)  routing T_16_14.sp4_h_r_11 <X> T_16_14.sp4_h_l_39
 (13 3)  (829 227)  (829 227)  routing T_16_14.sp4_h_r_11 <X> T_16_14.sp4_h_l_39


LogicTile_17_14

 (17 1)  (891 225)  (891 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (26 6)  (900 230)  (900 230)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (903 230)  (903 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (36 6)  (910 230)  (910 230)  LC_3 Logic Functioning bit
 (43 6)  (917 230)  (917 230)  LC_3 Logic Functioning bit
 (46 6)  (920 230)  (920 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (900 231)  (900 231)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 231)  (901 231)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 231)  (902 231)  routing T_17_14.lc_trk_g3_6 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (906 231)  (906 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (907 231)  (907 231)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.input_2_3
 (34 7)  (908 231)  (908 231)  routing T_17_14.lc_trk_g3_0 <X> T_17_14.input_2_3
 (36 7)  (910 231)  (910 231)  LC_3 Logic Functioning bit
 (37 7)  (911 231)  (911 231)  LC_3 Logic Functioning bit
 (38 7)  (912 231)  (912 231)  LC_3 Logic Functioning bit
 (41 7)  (915 231)  (915 231)  LC_3 Logic Functioning bit
 (42 7)  (916 231)  (916 231)  LC_3 Logic Functioning bit
 (43 7)  (917 231)  (917 231)  LC_3 Logic Functioning bit
 (47 7)  (921 231)  (921 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (36 12)  (910 236)  (910 236)  LC_6 Logic Functioning bit
 (37 12)  (911 236)  (911 236)  LC_6 Logic Functioning bit
 (38 12)  (912 236)  (912 236)  LC_6 Logic Functioning bit
 (39 12)  (913 236)  (913 236)  LC_6 Logic Functioning bit
 (40 12)  (914 236)  (914 236)  LC_6 Logic Functioning bit
 (41 12)  (915 236)  (915 236)  LC_6 Logic Functioning bit
 (42 12)  (916 236)  (916 236)  LC_6 Logic Functioning bit
 (43 12)  (917 236)  (917 236)  LC_6 Logic Functioning bit
 (47 12)  (921 236)  (921 236)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (51 12)  (925 236)  (925 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (888 237)  (888 237)  routing T_17_14.sp4_r_v_b_40 <X> T_17_14.lc_trk_g3_0
 (17 13)  (891 237)  (891 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (36 13)  (910 237)  (910 237)  LC_6 Logic Functioning bit
 (37 13)  (911 237)  (911 237)  LC_6 Logic Functioning bit
 (38 13)  (912 237)  (912 237)  LC_6 Logic Functioning bit
 (39 13)  (913 237)  (913 237)  LC_6 Logic Functioning bit
 (40 13)  (914 237)  (914 237)  LC_6 Logic Functioning bit
 (41 13)  (915 237)  (915 237)  LC_6 Logic Functioning bit
 (42 13)  (916 237)  (916 237)  LC_6 Logic Functioning bit
 (43 13)  (917 237)  (917 237)  LC_6 Logic Functioning bit
 (47 13)  (921 237)  (921 237)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (53 13)  (927 237)  (927 237)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (4 14)  (878 238)  (878 238)  routing T_17_14.sp4_h_r_3 <X> T_17_14.sp4_v_t_44
 (6 14)  (880 238)  (880 238)  routing T_17_14.sp4_h_r_3 <X> T_17_14.sp4_v_t_44
 (5 15)  (879 239)  (879 239)  routing T_17_14.sp4_h_r_3 <X> T_17_14.sp4_v_t_44
 (22 15)  (896 239)  (896 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (899 239)  (899 239)  routing T_17_14.sp4_r_v_b_46 <X> T_17_14.lc_trk_g3_6


LogicTile_18_14

 (22 4)  (950 228)  (950 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (21 5)  (949 229)  (949 229)  routing T_18_14.sp4_r_v_b_27 <X> T_18_14.lc_trk_g1_3
 (22 11)  (950 235)  (950 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (951 235)  (951 235)  routing T_18_14.sp4_v_b_46 <X> T_18_14.lc_trk_g2_6
 (24 11)  (952 235)  (952 235)  routing T_18_14.sp4_v_b_46 <X> T_18_14.lc_trk_g2_6
 (15 13)  (943 237)  (943 237)  routing T_18_14.sp4_v_t_29 <X> T_18_14.lc_trk_g3_0
 (16 13)  (944 237)  (944 237)  routing T_18_14.sp4_v_t_29 <X> T_18_14.lc_trk_g3_0
 (17 13)  (945 237)  (945 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (27 14)  (955 238)  (955 238)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 238)  (957 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (959 238)  (959 238)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 238)  (960 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 238)  (961 238)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (964 238)  (964 238)  LC_7 Logic Functioning bit
 (38 14)  (966 238)  (966 238)  LC_7 Logic Functioning bit
 (41 14)  (969 238)  (969 238)  LC_7 Logic Functioning bit
 (43 14)  (971 238)  (971 238)  LC_7 Logic Functioning bit
 (27 15)  (955 239)  (955 239)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 239)  (956 239)  routing T_18_14.lc_trk_g3_0 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 239)  (958 239)  routing T_18_14.lc_trk_g1_3 <X> T_18_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 239)  (959 239)  routing T_18_14.lc_trk_g2_6 <X> T_18_14.wire_logic_cluster/lc_7/in_3
 (37 15)  (965 239)  (965 239)  LC_7 Logic Functioning bit
 (39 15)  (967 239)  (967 239)  LC_7 Logic Functioning bit
 (41 15)  (969 239)  (969 239)  LC_7 Logic Functioning bit
 (43 15)  (971 239)  (971 239)  LC_7 Logic Functioning bit
 (51 15)  (979 239)  (979 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_19_14

 (4 6)  (986 230)  (986 230)  routing T_19_14.sp4_h_r_9 <X> T_19_14.sp4_v_t_38
 (6 6)  (988 230)  (988 230)  routing T_19_14.sp4_h_r_9 <X> T_19_14.sp4_v_t_38
 (5 7)  (987 231)  (987 231)  routing T_19_14.sp4_h_r_9 <X> T_19_14.sp4_v_t_38


LogicTile_21_14

 (5 6)  (1095 230)  (1095 230)  routing T_21_14.sp4_h_r_0 <X> T_21_14.sp4_h_l_38
 (4 7)  (1094 231)  (1094 231)  routing T_21_14.sp4_h_r_0 <X> T_21_14.sp4_h_l_38


LogicTile_23_14

 (4 4)  (1202 228)  (1202 228)  routing T_23_14.sp4_v_t_38 <X> T_23_14.sp4_v_b_3
 (25 4)  (1223 228)  (1223 228)  routing T_23_14.sp4_v_b_10 <X> T_23_14.lc_trk_g1_2
 (22 5)  (1220 229)  (1220 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (1221 229)  (1221 229)  routing T_23_14.sp4_v_b_10 <X> T_23_14.lc_trk_g1_2
 (25 5)  (1223 229)  (1223 229)  routing T_23_14.sp4_v_b_10 <X> T_23_14.lc_trk_g1_2
 (17 6)  (1215 230)  (1215 230)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (1216 230)  (1216 230)  routing T_23_14.bnr_op_5 <X> T_23_14.lc_trk_g1_5
 (18 7)  (1216 231)  (1216 231)  routing T_23_14.bnr_op_5 <X> T_23_14.lc_trk_g1_5
 (26 8)  (1224 232)  (1224 232)  routing T_23_14.lc_trk_g1_5 <X> T_23_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (1225 232)  (1225 232)  routing T_23_14.lc_trk_g1_2 <X> T_23_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (1227 232)  (1227 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (1229 232)  (1229 232)  routing T_23_14.lc_trk_g3_6 <X> T_23_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (1230 232)  (1230 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1231 232)  (1231 232)  routing T_23_14.lc_trk_g3_6 <X> T_23_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (1232 232)  (1232 232)  routing T_23_14.lc_trk_g3_6 <X> T_23_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (1234 232)  (1234 232)  LC_4 Logic Functioning bit
 (38 8)  (1236 232)  (1236 232)  LC_4 Logic Functioning bit
 (41 8)  (1239 232)  (1239 232)  LC_4 Logic Functioning bit
 (43 8)  (1241 232)  (1241 232)  LC_4 Logic Functioning bit
 (46 8)  (1244 232)  (1244 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (27 9)  (1225 233)  (1225 233)  routing T_23_14.lc_trk_g1_5 <X> T_23_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (1227 233)  (1227 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (30 9)  (1228 233)  (1228 233)  routing T_23_14.lc_trk_g1_2 <X> T_23_14.wire_logic_cluster/lc_4/in_1
 (31 9)  (1229 233)  (1229 233)  routing T_23_14.lc_trk_g3_6 <X> T_23_14.wire_logic_cluster/lc_4/in_3
 (37 9)  (1235 233)  (1235 233)  LC_4 Logic Functioning bit
 (39 9)  (1237 233)  (1237 233)  LC_4 Logic Functioning bit
 (41 9)  (1239 233)  (1239 233)  LC_4 Logic Functioning bit
 (43 9)  (1241 233)  (1241 233)  LC_4 Logic Functioning bit
 (25 14)  (1223 238)  (1223 238)  routing T_23_14.sp4_h_r_38 <X> T_23_14.lc_trk_g3_6
 (4 15)  (1202 239)  (1202 239)  routing T_23_14.sp4_h_r_1 <X> T_23_14.sp4_h_l_44
 (6 15)  (1204 239)  (1204 239)  routing T_23_14.sp4_h_r_1 <X> T_23_14.sp4_h_l_44
 (22 15)  (1220 239)  (1220 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (1221 239)  (1221 239)  routing T_23_14.sp4_h_r_38 <X> T_23_14.lc_trk_g3_6
 (24 15)  (1222 239)  (1222 239)  routing T_23_14.sp4_h_r_38 <X> T_23_14.lc_trk_g3_6


LogicTile_24_14

 (12 0)  (1264 224)  (1264 224)  routing T_24_14.sp4_v_t_39 <X> T_24_14.sp4_h_r_2
 (22 1)  (1274 225)  (1274 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (1275 225)  (1275 225)  routing T_24_14.sp4_h_r_2 <X> T_24_14.lc_trk_g0_2
 (24 1)  (1276 225)  (1276 225)  routing T_24_14.sp4_h_r_2 <X> T_24_14.lc_trk_g0_2
 (25 1)  (1277 225)  (1277 225)  routing T_24_14.sp4_h_r_2 <X> T_24_14.lc_trk_g0_2
 (26 2)  (1278 226)  (1278 226)  routing T_24_14.lc_trk_g3_4 <X> T_24_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (1281 226)  (1281 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (1283 226)  (1283 226)  routing T_24_14.lc_trk_g0_4 <X> T_24_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 226)  (1284 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 226)  (1288 226)  LC_1 Logic Functioning bit
 (38 2)  (1290 226)  (1290 226)  LC_1 Logic Functioning bit
 (14 3)  (1266 227)  (1266 227)  routing T_24_14.sp4_r_v_b_28 <X> T_24_14.lc_trk_g0_4
 (17 3)  (1269 227)  (1269 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (27 3)  (1279 227)  (1279 227)  routing T_24_14.lc_trk_g3_4 <X> T_24_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 227)  (1280 227)  routing T_24_14.lc_trk_g3_4 <X> T_24_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 227)  (1281 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (1282 227)  (1282 227)  routing T_24_14.lc_trk_g0_2 <X> T_24_14.wire_logic_cluster/lc_1/in_1
 (36 3)  (1288 227)  (1288 227)  LC_1 Logic Functioning bit
 (37 3)  (1289 227)  (1289 227)  LC_1 Logic Functioning bit
 (38 3)  (1290 227)  (1290 227)  LC_1 Logic Functioning bit
 (39 3)  (1291 227)  (1291 227)  LC_1 Logic Functioning bit
 (40 3)  (1292 227)  (1292 227)  LC_1 Logic Functioning bit
 (42 3)  (1294 227)  (1294 227)  LC_1 Logic Functioning bit
 (4 4)  (1256 228)  (1256 228)  routing T_24_14.sp4_h_l_38 <X> T_24_14.sp4_v_b_3
 (11 4)  (1263 228)  (1263 228)  routing T_24_14.sp4_v_t_39 <X> T_24_14.sp4_v_b_5
 (21 4)  (1273 228)  (1273 228)  routing T_24_14.sp4_h_r_11 <X> T_24_14.lc_trk_g1_3
 (22 4)  (1274 228)  (1274 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (1275 228)  (1275 228)  routing T_24_14.sp4_h_r_11 <X> T_24_14.lc_trk_g1_3
 (24 4)  (1276 228)  (1276 228)  routing T_24_14.sp4_h_r_11 <X> T_24_14.lc_trk_g1_3
 (27 4)  (1279 228)  (1279 228)  routing T_24_14.lc_trk_g1_0 <X> T_24_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (1281 228)  (1281 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (1284 228)  (1284 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (1286 228)  (1286 228)  routing T_24_14.lc_trk_g1_2 <X> T_24_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 228)  (1288 228)  LC_2 Logic Functioning bit
 (38 4)  (1290 228)  (1290 228)  LC_2 Logic Functioning bit
 (5 5)  (1257 229)  (1257 229)  routing T_24_14.sp4_h_l_38 <X> T_24_14.sp4_v_b_3
 (12 5)  (1264 229)  (1264 229)  routing T_24_14.sp4_v_t_39 <X> T_24_14.sp4_v_b_5
 (17 5)  (1269 229)  (1269 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (1274 229)  (1274 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (1277 229)  (1277 229)  routing T_24_14.sp4_r_v_b_26 <X> T_24_14.lc_trk_g1_2
 (26 5)  (1278 229)  (1278 229)  routing T_24_14.lc_trk_g0_2 <X> T_24_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 229)  (1281 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 229)  (1283 229)  routing T_24_14.lc_trk_g1_2 <X> T_24_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (1288 229)  (1288 229)  LC_2 Logic Functioning bit
 (37 5)  (1289 229)  (1289 229)  LC_2 Logic Functioning bit
 (38 5)  (1290 229)  (1290 229)  LC_2 Logic Functioning bit
 (39 5)  (1291 229)  (1291 229)  LC_2 Logic Functioning bit
 (41 5)  (1293 229)  (1293 229)  LC_2 Logic Functioning bit
 (43 5)  (1295 229)  (1295 229)  LC_2 Logic Functioning bit
 (5 6)  (1257 230)  (1257 230)  routing T_24_14.sp4_v_t_38 <X> T_24_14.sp4_h_l_38
 (6 7)  (1258 231)  (1258 231)  routing T_24_14.sp4_v_t_38 <X> T_24_14.sp4_h_l_38
 (17 8)  (1269 232)  (1269 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (1270 232)  (1270 232)  routing T_24_14.wire_logic_cluster/lc_1/out <X> T_24_14.lc_trk_g2_1
 (27 10)  (1279 234)  (1279 234)  routing T_24_14.lc_trk_g3_1 <X> T_24_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (1280 234)  (1280 234)  routing T_24_14.lc_trk_g3_1 <X> T_24_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (1281 234)  (1281 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 234)  (1284 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 234)  (1288 234)  LC_5 Logic Functioning bit
 (38 10)  (1290 234)  (1290 234)  LC_5 Logic Functioning bit
 (41 10)  (1293 234)  (1293 234)  LC_5 Logic Functioning bit
 (43 10)  (1295 234)  (1295 234)  LC_5 Logic Functioning bit
 (27 11)  (1279 235)  (1279 235)  routing T_24_14.lc_trk_g3_0 <X> T_24_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 235)  (1280 235)  routing T_24_14.lc_trk_g3_0 <X> T_24_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 235)  (1281 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 235)  (1283 235)  routing T_24_14.lc_trk_g0_2 <X> T_24_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (1288 235)  (1288 235)  LC_5 Logic Functioning bit
 (38 11)  (1290 235)  (1290 235)  LC_5 Logic Functioning bit
 (40 11)  (1292 235)  (1292 235)  LC_5 Logic Functioning bit
 (42 11)  (1294 235)  (1294 235)  LC_5 Logic Functioning bit
 (15 12)  (1267 236)  (1267 236)  routing T_24_14.sp4_h_r_41 <X> T_24_14.lc_trk_g3_1
 (16 12)  (1268 236)  (1268 236)  routing T_24_14.sp4_h_r_41 <X> T_24_14.lc_trk_g3_1
 (17 12)  (1269 236)  (1269 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1270 236)  (1270 236)  routing T_24_14.sp4_h_r_41 <X> T_24_14.lc_trk_g3_1
 (32 12)  (1284 236)  (1284 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 236)  (1285 236)  routing T_24_14.lc_trk_g2_1 <X> T_24_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 236)  (1288 236)  LC_6 Logic Functioning bit
 (37 12)  (1289 236)  (1289 236)  LC_6 Logic Functioning bit
 (39 12)  (1291 236)  (1291 236)  LC_6 Logic Functioning bit
 (43 12)  (1295 236)  (1295 236)  LC_6 Logic Functioning bit
 (50 12)  (1302 236)  (1302 236)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (1263 237)  (1263 237)  routing T_24_14.sp4_h_l_38 <X> T_24_14.sp4_h_r_11
 (13 13)  (1265 237)  (1265 237)  routing T_24_14.sp4_h_l_38 <X> T_24_14.sp4_h_r_11
 (17 13)  (1269 237)  (1269 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (1270 237)  (1270 237)  routing T_24_14.sp4_h_r_41 <X> T_24_14.lc_trk_g3_1
 (26 13)  (1278 237)  (1278 237)  routing T_24_14.lc_trk_g1_3 <X> T_24_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 237)  (1279 237)  routing T_24_14.lc_trk_g1_3 <X> T_24_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 237)  (1281 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (1288 237)  (1288 237)  LC_6 Logic Functioning bit
 (37 13)  (1289 237)  (1289 237)  LC_6 Logic Functioning bit
 (38 13)  (1290 237)  (1290 237)  LC_6 Logic Functioning bit
 (42 13)  (1294 237)  (1294 237)  LC_6 Logic Functioning bit
 (46 13)  (1298 237)  (1298 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (17 15)  (1269 239)  (1269 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


RAM_Tile_25_14

 (7 0)  (1313 224)  (1313 224)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 225)  (1313 225)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 225)  (1328 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (1329 225)  (1329 225)  routing T_25_14.sp4_v_t_7 <X> T_25_14.lc_trk_g0_2
 (24 1)  (1330 225)  (1330 225)  routing T_25_14.sp4_v_t_7 <X> T_25_14.lc_trk_g0_2
 (0 2)  (1306 226)  (1306 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (1 2)  (1307 226)  (1307 226)  routing T_25_14.glb_netwk_6 <X> T_25_14.wire_bram/ram/WCLK
 (2 2)  (1308 226)  (1308 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 226)  (1313 226)  Ram config bit: MEMT_bram_cbit_3

 (19 2)  (1325 226)  (1325 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2
 (7 3)  (1313 227)  (1313 227)  Ram config bit: MEMT_bram_cbit_2

 (14 3)  (1320 227)  (1320 227)  routing T_25_14.sp12_h_r_20 <X> T_25_14.lc_trk_g0_4
 (16 3)  (1322 227)  (1322 227)  routing T_25_14.sp12_h_r_20 <X> T_25_14.lc_trk_g0_4
 (17 3)  (1323 227)  (1323 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (1 4)  (1307 228)  (1307 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 228)  (1313 228)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (1307 229)  (1307 229)  routing T_25_14.lc_trk_g0_2 <X> T_25_14.wire_bram/ram/WCLKE
 (7 5)  (1313 229)  (1313 229)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 230)  (1313 230)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (8 6)  (1314 230)  (1314 230)  routing T_25_14.sp4_v_t_47 <X> T_25_14.sp4_h_l_41
 (9 6)  (1315 230)  (1315 230)  routing T_25_14.sp4_v_t_47 <X> T_25_14.sp4_h_l_41
 (10 6)  (1316 230)  (1316 230)  routing T_25_14.sp4_v_t_47 <X> T_25_14.sp4_h_l_41
 (19 6)  (1325 230)  (1325 230)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (7 7)  (1313 231)  (1313 231)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (22 7)  (1328 231)  (1328 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (1329 231)  (1329 231)  routing T_25_14.sp4_h_r_6 <X> T_25_14.lc_trk_g1_6
 (24 7)  (1330 231)  (1330 231)  routing T_25_14.sp4_h_r_6 <X> T_25_14.lc_trk_g1_6
 (25 7)  (1331 231)  (1331 231)  routing T_25_14.sp4_h_r_6 <X> T_25_14.lc_trk_g1_6
 (5 8)  (1311 232)  (1311 232)  routing T_25_14.sp4_v_t_43 <X> T_25_14.sp4_h_r_6
 (27 8)  (1333 232)  (1333 232)  routing T_25_14.lc_trk_g1_6 <X> T_25_14.wire_bram/ram/WDATA_3
 (29 8)  (1335 232)  (1335 232)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 232)  (1336 232)  routing T_25_14.lc_trk_g1_6 <X> T_25_14.wire_bram/ram/WDATA_3
 (39 8)  (1345 232)  (1345 232)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 233)  (1336 233)  routing T_25_14.lc_trk_g1_6 <X> T_25_14.wire_bram/ram/WDATA_3
 (19 10)  (1325 234)  (1325 234)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_t_10
 (1 14)  (1307 238)  (1307 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_bram/ram/WE
 (1 15)  (1307 239)  (1307 239)  routing T_25_14.lc_trk_g0_4 <X> T_25_14.wire_bram/ram/WE


LogicTile_18_13

 (13 6)  (941 214)  (941 214)  routing T_18_13.sp4_h_r_5 <X> T_18_13.sp4_v_t_40
 (12 7)  (940 215)  (940 215)  routing T_18_13.sp4_h_r_5 <X> T_18_13.sp4_v_t_40
 (12 8)  (940 216)  (940 216)  routing T_18_13.sp4_v_t_45 <X> T_18_13.sp4_h_r_8


LogicTile_22_13

 (13 1)  (1157 209)  (1157 209)  routing T_22_13.sp4_v_t_44 <X> T_22_13.sp4_h_r_2
 (11 4)  (1155 212)  (1155 212)  routing T_22_13.sp4_v_t_44 <X> T_22_13.sp4_v_b_5
 (13 4)  (1157 212)  (1157 212)  routing T_22_13.sp4_v_t_44 <X> T_22_13.sp4_v_b_5
 (11 7)  (1155 215)  (1155 215)  routing T_22_13.sp4_h_r_5 <X> T_22_13.sp4_h_l_40
 (13 8)  (1157 216)  (1157 216)  routing T_22_13.sp4_h_l_45 <X> T_22_13.sp4_v_b_8
 (11 9)  (1155 217)  (1155 217)  routing T_22_13.sp4_h_l_45 <X> T_22_13.sp4_h_r_8
 (12 9)  (1156 217)  (1156 217)  routing T_22_13.sp4_h_l_45 <X> T_22_13.sp4_v_b_8
 (12 12)  (1156 220)  (1156 220)  routing T_22_13.sp4_h_l_45 <X> T_22_13.sp4_h_r_11
 (13 13)  (1157 221)  (1157 221)  routing T_22_13.sp4_h_l_45 <X> T_22_13.sp4_h_r_11


LogicTile_23_13

 (26 0)  (1224 208)  (1224 208)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (1226 208)  (1226 208)  routing T_23_13.lc_trk_g2_1 <X> T_23_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (1227 208)  (1227 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (1230 208)  (1230 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (1231 208)  (1231 208)  routing T_23_13.lc_trk_g2_3 <X> T_23_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (1234 208)  (1234 208)  LC_0 Logic Functioning bit
 (38 0)  (1236 208)  (1236 208)  LC_0 Logic Functioning bit
 (46 0)  (1244 208)  (1244 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (1224 209)  (1224 209)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_0/in_0
 (28 1)  (1226 209)  (1226 209)  routing T_23_13.lc_trk_g2_6 <X> T_23_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1227 209)  (1227 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (1229 209)  (1229 209)  routing T_23_13.lc_trk_g2_3 <X> T_23_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (1234 209)  (1234 209)  LC_0 Logic Functioning bit
 (37 1)  (1235 209)  (1235 209)  LC_0 Logic Functioning bit
 (38 1)  (1236 209)  (1236 209)  LC_0 Logic Functioning bit
 (39 1)  (1237 209)  (1237 209)  LC_0 Logic Functioning bit
 (41 1)  (1239 209)  (1239 209)  LC_0 Logic Functioning bit
 (43 1)  (1241 209)  (1241 209)  LC_0 Logic Functioning bit
 (15 8)  (1213 216)  (1213 216)  routing T_23_13.rgt_op_1 <X> T_23_13.lc_trk_g2_1
 (17 8)  (1215 216)  (1215 216)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (1216 216)  (1216 216)  routing T_23_13.rgt_op_1 <X> T_23_13.lc_trk_g2_1
 (21 8)  (1219 216)  (1219 216)  routing T_23_13.rgt_op_3 <X> T_23_13.lc_trk_g2_3
 (22 8)  (1220 216)  (1220 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (1222 216)  (1222 216)  routing T_23_13.rgt_op_3 <X> T_23_13.lc_trk_g2_3
 (22 11)  (1220 219)  (1220 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6


LogicTile_24_13

 (17 0)  (1269 208)  (1269 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (15 1)  (1267 209)  (1267 209)  routing T_24_13.sp4_v_t_5 <X> T_24_13.lc_trk_g0_0
 (16 1)  (1268 209)  (1268 209)  routing T_24_13.sp4_v_t_5 <X> T_24_13.lc_trk_g0_0
 (17 1)  (1269 209)  (1269 209)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (18 1)  (1270 209)  (1270 209)  routing T_24_13.sp4_r_v_b_34 <X> T_24_13.lc_trk_g0_1
 (22 1)  (1274 209)  (1274 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (29 2)  (1281 210)  (1281 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (1284 210)  (1284 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 210)  (1288 210)  LC_1 Logic Functioning bit
 (37 2)  (1289 210)  (1289 210)  LC_1 Logic Functioning bit
 (38 2)  (1290 210)  (1290 210)  LC_1 Logic Functioning bit
 (39 2)  (1291 210)  (1291 210)  LC_1 Logic Functioning bit
 (41 2)  (1293 210)  (1293 210)  LC_1 Logic Functioning bit
 (43 2)  (1295 210)  (1295 210)  LC_1 Logic Functioning bit
 (22 3)  (1274 211)  (1274 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (1277 211)  (1277 211)  routing T_24_13.sp4_r_v_b_30 <X> T_24_13.lc_trk_g0_6
 (29 3)  (1281 211)  (1281 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (1283 211)  (1283 211)  routing T_24_13.lc_trk_g0_2 <X> T_24_13.wire_logic_cluster/lc_1/in_3
 (37 3)  (1289 211)  (1289 211)  LC_1 Logic Functioning bit
 (39 3)  (1291 211)  (1291 211)  LC_1 Logic Functioning bit
 (17 6)  (1269 214)  (1269 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (26 6)  (1278 214)  (1278 214)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (1281 214)  (1281 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 214)  (1283 214)  routing T_24_13.lc_trk_g0_6 <X> T_24_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 214)  (1284 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 214)  (1288 214)  LC_3 Logic Functioning bit
 (38 6)  (1290 214)  (1290 214)  LC_3 Logic Functioning bit
 (27 7)  (1279 215)  (1279 215)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 215)  (1280 215)  routing T_24_13.lc_trk_g3_4 <X> T_24_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 215)  (1281 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (1283 215)  (1283 215)  routing T_24_13.lc_trk_g0_6 <X> T_24_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (1288 215)  (1288 215)  LC_3 Logic Functioning bit
 (37 7)  (1289 215)  (1289 215)  LC_3 Logic Functioning bit
 (38 7)  (1290 215)  (1290 215)  LC_3 Logic Functioning bit
 (39 7)  (1291 215)  (1291 215)  LC_3 Logic Functioning bit
 (40 7)  (1292 215)  (1292 215)  LC_3 Logic Functioning bit
 (42 7)  (1294 215)  (1294 215)  LC_3 Logic Functioning bit
 (26 8)  (1278 216)  (1278 216)  routing T_24_13.lc_trk_g1_5 <X> T_24_13.wire_logic_cluster/lc_4/in_0
 (31 8)  (1283 216)  (1283 216)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (1284 216)  (1284 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (1285 216)  (1285 216)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (1286 216)  (1286 216)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (1288 216)  (1288 216)  LC_4 Logic Functioning bit
 (37 8)  (1289 216)  (1289 216)  LC_4 Logic Functioning bit
 (38 8)  (1290 216)  (1290 216)  LC_4 Logic Functioning bit
 (41 8)  (1293 216)  (1293 216)  LC_4 Logic Functioning bit
 (51 8)  (1303 216)  (1303 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (1279 217)  (1279 217)  routing T_24_13.lc_trk_g1_5 <X> T_24_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (1281 217)  (1281 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (1283 217)  (1283 217)  routing T_24_13.lc_trk_g3_6 <X> T_24_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (1284 217)  (1284 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (1288 217)  (1288 217)  LC_4 Logic Functioning bit
 (37 9)  (1289 217)  (1289 217)  LC_4 Logic Functioning bit
 (39 9)  (1291 217)  (1291 217)  LC_4 Logic Functioning bit
 (40 9)  (1292 217)  (1292 217)  LC_4 Logic Functioning bit
 (29 10)  (1281 218)  (1281 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 218)  (1284 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 218)  (1285 218)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 218)  (1286 218)  routing T_24_13.lc_trk_g3_1 <X> T_24_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 218)  (1288 218)  LC_5 Logic Functioning bit
 (38 10)  (1290 218)  (1290 218)  LC_5 Logic Functioning bit
 (27 11)  (1279 219)  (1279 219)  routing T_24_13.lc_trk_g3_0 <X> T_24_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 219)  (1280 219)  routing T_24_13.lc_trk_g3_0 <X> T_24_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 219)  (1281 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (1288 219)  (1288 219)  LC_5 Logic Functioning bit
 (37 11)  (1289 219)  (1289 219)  LC_5 Logic Functioning bit
 (38 11)  (1290 219)  (1290 219)  LC_5 Logic Functioning bit
 (39 11)  (1291 219)  (1291 219)  LC_5 Logic Functioning bit
 (40 11)  (1292 219)  (1292 219)  LC_5 Logic Functioning bit
 (42 11)  (1294 219)  (1294 219)  LC_5 Logic Functioning bit
 (15 12)  (1267 220)  (1267 220)  routing T_24_13.sp4_h_r_41 <X> T_24_13.lc_trk_g3_1
 (16 12)  (1268 220)  (1268 220)  routing T_24_13.sp4_h_r_41 <X> T_24_13.lc_trk_g3_1
 (17 12)  (1269 220)  (1269 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_41 lc_trk_g3_1
 (18 12)  (1270 220)  (1270 220)  routing T_24_13.sp4_h_r_41 <X> T_24_13.lc_trk_g3_1
 (17 13)  (1269 221)  (1269 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (1270 221)  (1270 221)  routing T_24_13.sp4_h_r_41 <X> T_24_13.lc_trk_g3_1
 (14 14)  (1266 222)  (1266 222)  routing T_24_13.rgt_op_4 <X> T_24_13.lc_trk_g3_4
 (15 15)  (1267 223)  (1267 223)  routing T_24_13.rgt_op_4 <X> T_24_13.lc_trk_g3_4
 (17 15)  (1269 223)  (1269 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (1274 223)  (1274 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1277 223)  (1277 223)  routing T_24_13.sp4_r_v_b_46 <X> T_24_13.lc_trk_g3_6


RAM_Tile_25_13

 (7 1)  (1313 209)  (1313 209)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 210)  (1306 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (1 2)  (1307 210)  (1307 210)  routing T_25_13.glb_netwk_6 <X> T_25_13.wire_bram/ram/RCLK
 (2 2)  (1308 210)  (1308 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (8 6)  (1314 214)  (1314 214)  routing T_25_13.sp4_v_t_47 <X> T_25_13.sp4_h_l_41
 (9 6)  (1315 214)  (1315 214)  routing T_25_13.sp4_v_t_47 <X> T_25_13.sp4_h_l_41
 (10 6)  (1316 214)  (1316 214)  routing T_25_13.sp4_v_t_47 <X> T_25_13.sp4_h_l_41
 (28 8)  (1334 216)  (1334 216)  routing T_25_13.lc_trk_g2_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (29 8)  (1335 216)  (1335 216)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 216)  (1336 216)  routing T_25_13.lc_trk_g2_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (30 9)  (1336 217)  (1336 217)  routing T_25_13.lc_trk_g2_7 <X> T_25_13.wire_bram/ram/WDATA_11
 (21 10)  (1327 218)  (1327 218)  routing T_25_13.sp4_h_l_26 <X> T_25_13.lc_trk_g2_7
 (22 10)  (1328 218)  (1328 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_26 lc_trk_g2_7
 (23 10)  (1329 218)  (1329 218)  routing T_25_13.sp4_h_l_26 <X> T_25_13.lc_trk_g2_7
 (24 10)  (1330 218)  (1330 218)  routing T_25_13.sp4_h_l_26 <X> T_25_13.lc_trk_g2_7
 (0 14)  (1306 222)  (1306 222)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (1 14)  (1307 222)  (1307 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 222)  (1321 222)  routing T_25_13.sp4_h_r_45 <X> T_25_13.lc_trk_g3_5
 (16 14)  (1322 222)  (1322 222)  routing T_25_13.sp4_h_r_45 <X> T_25_13.lc_trk_g3_5
 (17 14)  (1323 222)  (1323 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 222)  (1324 222)  routing T_25_13.sp4_h_r_45 <X> T_25_13.lc_trk_g3_5
 (0 15)  (1306 223)  (1306 223)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (1 15)  (1307 223)  (1307 223)  routing T_25_13.lc_trk_g3_5 <X> T_25_13.wire_bram/ram/RE
 (18 15)  (1324 223)  (1324 223)  routing T_25_13.sp4_h_r_45 <X> T_25_13.lc_trk_g3_5


LogicTile_26_13

 (11 4)  (1359 212)  (1359 212)  routing T_26_13.sp4_h_l_46 <X> T_26_13.sp4_v_b_5
 (13 4)  (1361 212)  (1361 212)  routing T_26_13.sp4_h_l_46 <X> T_26_13.sp4_v_b_5
 (12 5)  (1360 213)  (1360 213)  routing T_26_13.sp4_h_l_46 <X> T_26_13.sp4_v_b_5
 (10 7)  (1358 215)  (1358 215)  routing T_26_13.sp4_h_l_46 <X> T_26_13.sp4_v_t_41
 (13 8)  (1361 216)  (1361 216)  routing T_26_13.sp4_h_l_45 <X> T_26_13.sp4_v_b_8
 (12 9)  (1360 217)  (1360 217)  routing T_26_13.sp4_h_l_45 <X> T_26_13.sp4_v_b_8
 (12 11)  (1360 219)  (1360 219)  routing T_26_13.sp4_h_l_45 <X> T_26_13.sp4_v_t_45


IO_Tile_0_12

 (13 3)  (4 195)  (4 195)  routing T_0_12.span4_horz_7 <X> T_0_12.span4_vert_b_1
 (14 3)  (3 195)  (3 195)  routing T_0_12.span4_horz_7 <X> T_0_12.span4_vert_b_1


LogicTile_1_12

 (2 4)  (20 196)  (20 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_7_12

 (3 2)  (345 194)  (345 194)  routing T_7_12.sp12_v_t_23 <X> T_7_12.sp12_h_l_23


LogicTile_18_12

 (4 2)  (932 194)  (932 194)  routing T_18_12.sp4_h_r_6 <X> T_18_12.sp4_v_t_37
 (6 2)  (934 194)  (934 194)  routing T_18_12.sp4_h_r_6 <X> T_18_12.sp4_v_t_37
 (5 3)  (933 195)  (933 195)  routing T_18_12.sp4_h_r_6 <X> T_18_12.sp4_v_t_37


LogicTile_19_12

 (4 6)  (986 198)  (986 198)  routing T_19_12.sp4_h_r_3 <X> T_19_12.sp4_v_t_38
 (5 7)  (987 199)  (987 199)  routing T_19_12.sp4_h_r_3 <X> T_19_12.sp4_v_t_38


LogicTile_22_12

 (6 11)  (1150 203)  (1150 203)  routing T_22_12.sp4_h_r_6 <X> T_22_12.sp4_h_l_43


LogicTile_23_12

 (26 2)  (1224 194)  (1224 194)  routing T_23_12.lc_trk_g3_6 <X> T_23_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (1225 194)  (1225 194)  routing T_23_12.lc_trk_g1_5 <X> T_23_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (1227 194)  (1227 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (1228 194)  (1228 194)  routing T_23_12.lc_trk_g1_5 <X> T_23_12.wire_logic_cluster/lc_1/in_1
 (31 2)  (1229 194)  (1229 194)  routing T_23_12.lc_trk_g3_5 <X> T_23_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (1230 194)  (1230 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (1231 194)  (1231 194)  routing T_23_12.lc_trk_g3_5 <X> T_23_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (1232 194)  (1232 194)  routing T_23_12.lc_trk_g3_5 <X> T_23_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (1234 194)  (1234 194)  LC_1 Logic Functioning bit
 (38 2)  (1236 194)  (1236 194)  LC_1 Logic Functioning bit
 (26 3)  (1224 195)  (1224 195)  routing T_23_12.lc_trk_g3_6 <X> T_23_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (1225 195)  (1225 195)  routing T_23_12.lc_trk_g3_6 <X> T_23_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (1226 195)  (1226 195)  routing T_23_12.lc_trk_g3_6 <X> T_23_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (1227 195)  (1227 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (36 3)  (1234 195)  (1234 195)  LC_1 Logic Functioning bit
 (37 3)  (1235 195)  (1235 195)  LC_1 Logic Functioning bit
 (38 3)  (1236 195)  (1236 195)  LC_1 Logic Functioning bit
 (39 3)  (1237 195)  (1237 195)  LC_1 Logic Functioning bit
 (40 3)  (1238 195)  (1238 195)  LC_1 Logic Functioning bit
 (42 3)  (1240 195)  (1240 195)  LC_1 Logic Functioning bit
 (51 3)  (1249 195)  (1249 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (17 6)  (1215 198)  (1215 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (6 7)  (1204 199)  (1204 199)  routing T_23_12.sp4_h_r_3 <X> T_23_12.sp4_h_l_38
 (18 7)  (1216 199)  (1216 199)  routing T_23_12.sp4_r_v_b_29 <X> T_23_12.lc_trk_g1_5
 (4 12)  (1202 204)  (1202 204)  routing T_23_12.sp4_v_t_36 <X> T_23_12.sp4_v_b_9
 (6 12)  (1204 204)  (1204 204)  routing T_23_12.sp4_v_t_36 <X> T_23_12.sp4_v_b_9
 (12 12)  (1210 204)  (1210 204)  routing T_23_12.sp4_v_t_46 <X> T_23_12.sp4_h_r_11
 (15 14)  (1213 206)  (1213 206)  routing T_23_12.sp4_v_t_32 <X> T_23_12.lc_trk_g3_5
 (16 14)  (1214 206)  (1214 206)  routing T_23_12.sp4_v_t_32 <X> T_23_12.lc_trk_g3_5
 (17 14)  (1215 206)  (1215 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 15)  (1220 207)  (1220 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1221 207)  (1221 207)  routing T_23_12.sp4_v_b_46 <X> T_23_12.lc_trk_g3_6
 (24 15)  (1222 207)  (1222 207)  routing T_23_12.sp4_v_b_46 <X> T_23_12.lc_trk_g3_6


LogicTile_24_12

 (21 0)  (1273 192)  (1273 192)  routing T_24_12.wire_logic_cluster/lc_3/out <X> T_24_12.lc_trk_g0_3
 (22 0)  (1274 192)  (1274 192)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (17 4)  (1269 196)  (1269 196)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (26 6)  (1278 198)  (1278 198)  routing T_24_12.lc_trk_g2_5 <X> T_24_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (1279 198)  (1279 198)  routing T_24_12.lc_trk_g1_1 <X> T_24_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (1281 198)  (1281 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (1283 198)  (1283 198)  routing T_24_12.lc_trk_g3_5 <X> T_24_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 198)  (1284 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (1285 198)  (1285 198)  routing T_24_12.lc_trk_g3_5 <X> T_24_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (1286 198)  (1286 198)  routing T_24_12.lc_trk_g3_5 <X> T_24_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 198)  (1288 198)  LC_3 Logic Functioning bit
 (38 6)  (1290 198)  (1290 198)  LC_3 Logic Functioning bit
 (41 6)  (1293 198)  (1293 198)  LC_3 Logic Functioning bit
 (43 6)  (1295 198)  (1295 198)  LC_3 Logic Functioning bit
 (28 7)  (1280 199)  (1280 199)  routing T_24_12.lc_trk_g2_5 <X> T_24_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 199)  (1281 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (37 7)  (1289 199)  (1289 199)  LC_3 Logic Functioning bit
 (39 7)  (1291 199)  (1291 199)  LC_3 Logic Functioning bit
 (41 7)  (1293 199)  (1293 199)  LC_3 Logic Functioning bit
 (43 7)  (1295 199)  (1295 199)  LC_3 Logic Functioning bit
 (17 10)  (1269 202)  (1269 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (1274 202)  (1274 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (18 11)  (1270 203)  (1270 203)  routing T_24_12.sp4_r_v_b_37 <X> T_24_12.lc_trk_g2_5
 (21 12)  (1273 204)  (1273 204)  routing T_24_12.sp4_v_t_14 <X> T_24_12.lc_trk_g3_3
 (22 12)  (1274 204)  (1274 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (1275 204)  (1275 204)  routing T_24_12.sp4_v_t_14 <X> T_24_12.lc_trk_g3_3
 (26 12)  (1278 204)  (1278 204)  routing T_24_12.lc_trk_g3_5 <X> T_24_12.wire_logic_cluster/lc_6/in_0
 (28 12)  (1280 204)  (1280 204)  routing T_24_12.lc_trk_g2_7 <X> T_24_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (1281 204)  (1281 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (1282 204)  (1282 204)  routing T_24_12.lc_trk_g2_7 <X> T_24_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (1283 204)  (1283 204)  routing T_24_12.lc_trk_g3_6 <X> T_24_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 204)  (1284 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 204)  (1285 204)  routing T_24_12.lc_trk_g3_6 <X> T_24_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 204)  (1286 204)  routing T_24_12.lc_trk_g3_6 <X> T_24_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 204)  (1288 204)  LC_6 Logic Functioning bit
 (38 12)  (1290 204)  (1290 204)  LC_6 Logic Functioning bit
 (27 13)  (1279 205)  (1279 205)  routing T_24_12.lc_trk_g3_5 <X> T_24_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 205)  (1280 205)  routing T_24_12.lc_trk_g3_5 <X> T_24_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 205)  (1281 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1282 205)  (1282 205)  routing T_24_12.lc_trk_g2_7 <X> T_24_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (1283 205)  (1283 205)  routing T_24_12.lc_trk_g3_6 <X> T_24_12.wire_logic_cluster/lc_6/in_3
 (36 13)  (1288 205)  (1288 205)  LC_6 Logic Functioning bit
 (37 13)  (1289 205)  (1289 205)  LC_6 Logic Functioning bit
 (38 13)  (1290 205)  (1290 205)  LC_6 Logic Functioning bit
 (39 13)  (1291 205)  (1291 205)  LC_6 Logic Functioning bit
 (41 13)  (1293 205)  (1293 205)  LC_6 Logic Functioning bit
 (43 13)  (1295 205)  (1295 205)  LC_6 Logic Functioning bit
 (16 14)  (1268 206)  (1268 206)  routing T_24_12.sp4_v_t_16 <X> T_24_12.lc_trk_g3_5
 (17 14)  (1269 206)  (1269 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (1270 206)  (1270 206)  routing T_24_12.sp4_v_t_16 <X> T_24_12.lc_trk_g3_5
 (32 14)  (1284 206)  (1284 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 206)  (1285 206)  routing T_24_12.lc_trk_g3_3 <X> T_24_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 206)  (1286 206)  routing T_24_12.lc_trk_g3_3 <X> T_24_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 206)  (1288 206)  LC_7 Logic Functioning bit
 (37 14)  (1289 206)  (1289 206)  LC_7 Logic Functioning bit
 (41 14)  (1293 206)  (1293 206)  LC_7 Logic Functioning bit
 (43 14)  (1295 206)  (1295 206)  LC_7 Logic Functioning bit
 (46 14)  (1298 206)  (1298 206)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (50 14)  (1302 206)  (1302 206)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (1274 207)  (1274 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (1277 207)  (1277 207)  routing T_24_12.sp4_r_v_b_46 <X> T_24_12.lc_trk_g3_6
 (26 15)  (1278 207)  (1278 207)  routing T_24_12.lc_trk_g0_3 <X> T_24_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 207)  (1281 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (1283 207)  (1283 207)  routing T_24_12.lc_trk_g3_3 <X> T_24_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (1288 207)  (1288 207)  LC_7 Logic Functioning bit
 (37 15)  (1289 207)  (1289 207)  LC_7 Logic Functioning bit
 (40 15)  (1292 207)  (1292 207)  LC_7 Logic Functioning bit
 (42 15)  (1294 207)  (1294 207)  LC_7 Logic Functioning bit
 (46 15)  (1298 207)  (1298 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_25_12

 (7 0)  (1313 192)  (1313 192)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 193)  (1313 193)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 194)  (1306 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (1 2)  (1307 194)  (1307 194)  routing T_25_12.glb_netwk_6 <X> T_25_12.wire_bram/ram/WCLK
 (2 2)  (1308 194)  (1308 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 194)  (1313 194)  Ram config bit: MEMT_bram_cbit_3

 (22 2)  (1328 194)  (1328 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (1329 194)  (1329 194)  routing T_25_12.sp4_h_r_7 <X> T_25_12.lc_trk_g0_7
 (24 2)  (1330 194)  (1330 194)  routing T_25_12.sp4_h_r_7 <X> T_25_12.lc_trk_g0_7
 (7 3)  (1313 195)  (1313 195)  Ram config bit: MEMT_bram_cbit_2

 (21 3)  (1327 195)  (1327 195)  routing T_25_12.sp4_h_r_7 <X> T_25_12.lc_trk_g0_7
 (0 4)  (1306 196)  (1306 196)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WCLKE
 (1 4)  (1307 196)  (1307 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 196)  (1313 196)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (0 5)  (1306 197)  (1306 197)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WCLKE
 (1 5)  (1307 197)  (1307 197)  routing T_25_12.lc_trk_g3_3 <X> T_25_12.wire_bram/ram/WCLKE
 (7 5)  (1313 197)  (1313 197)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (6 6)  (1312 198)  (1312 198)  routing T_25_12.sp4_v_b_0 <X> T_25_12.sp4_v_t_38
 (7 6)  (1313 198)  (1313 198)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (5 7)  (1311 199)  (1311 199)  routing T_25_12.sp4_v_b_0 <X> T_25_12.sp4_v_t_38
 (7 7)  (1313 199)  (1313 199)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (9 8)  (1315 200)  (1315 200)  routing T_25_12.sp4_v_t_42 <X> T_25_12.sp4_h_r_7
 (29 8)  (1335 200)  (1335 200)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_7 wire_bram/ram/WDATA_3
 (30 8)  (1336 200)  (1336 200)  routing T_25_12.lc_trk_g0_7 <X> T_25_12.wire_bram/ram/WDATA_3
 (39 8)  (1345 200)  (1345 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 201)  (1336 201)  routing T_25_12.lc_trk_g0_7 <X> T_25_12.wire_bram/ram/WDATA_3
 (21 12)  (1327 204)  (1327 204)  routing T_25_12.sp4_h_r_35 <X> T_25_12.lc_trk_g3_3
 (22 12)  (1328 204)  (1328 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (1329 204)  (1329 204)  routing T_25_12.sp4_h_r_35 <X> T_25_12.lc_trk_g3_3
 (24 12)  (1330 204)  (1330 204)  routing T_25_12.sp4_h_r_35 <X> T_25_12.lc_trk_g3_3
 (8 13)  (1314 205)  (1314 205)  routing T_25_12.sp4_v_t_42 <X> T_25_12.sp4_v_b_10
 (10 13)  (1316 205)  (1316 205)  routing T_25_12.sp4_v_t_42 <X> T_25_12.sp4_v_b_10
 (0 14)  (1306 206)  (1306 206)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.wire_bram/ram/WE
 (1 14)  (1307 206)  (1307 206)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 206)  (1323 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 207)  (1306 207)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.wire_bram/ram/WE
 (1 15)  (1307 207)  (1307 207)  routing T_25_12.lc_trk_g3_5 <X> T_25_12.wire_bram/ram/WE


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (5 4)  (12 180)  (12 180)  routing T_0_11.span4_vert_b_5 <X> T_0_11.lc_trk_g0_5
 (7 4)  (10 180)  (10 180)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (8 5)  (9 181)  (9 181)  routing T_0_11.span4_vert_b_5 <X> T_0_11.lc_trk_g0_5
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g0_5 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (16 14)  (1 190)  (1 190)  IOB_1 IO Functioning bit


LogicTile_23_11

 (9 5)  (1207 181)  (1207 181)  routing T_23_11.sp4_v_t_41 <X> T_23_11.sp4_v_b_4
 (4 13)  (1202 189)  (1202 189)  routing T_23_11.sp4_v_t_41 <X> T_23_11.sp4_h_r_9
 (11 14)  (1209 190)  (1209 190)  routing T_23_11.sp4_v_b_8 <X> T_23_11.sp4_v_t_46
 (12 15)  (1210 191)  (1210 191)  routing T_23_11.sp4_v_b_8 <X> T_23_11.sp4_v_t_46


RAM_Tile_25_11

 (7 1)  (1313 177)  (1313 177)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 178)  (1306 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (1 2)  (1307 178)  (1307 178)  routing T_25_11.glb_netwk_6 <X> T_25_11.wire_bram/ram/RCLK
 (2 2)  (1308 178)  (1308 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (17 6)  (1323 182)  (1323 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1324 183)  (1324 183)  routing T_25_11.sp4_r_v_b_29 <X> T_25_11.lc_trk_g1_5
 (15 8)  (1321 184)  (1321 184)  routing T_25_11.sp4_h_r_33 <X> T_25_11.lc_trk_g2_1
 (16 8)  (1322 184)  (1322 184)  routing T_25_11.sp4_h_r_33 <X> T_25_11.lc_trk_g2_1
 (17 8)  (1323 184)  (1323 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1324 184)  (1324 184)  routing T_25_11.sp4_h_r_33 <X> T_25_11.lc_trk_g2_1
 (28 8)  (1334 184)  (1334 184)  routing T_25_11.lc_trk_g2_1 <X> T_25_11.wire_bram/ram/WDATA_11
 (29 8)  (1335 184)  (1335 184)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (39 8)  (1345 184)  (1345 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (8 9)  (1314 185)  (1314 185)  routing T_25_11.sp4_v_t_41 <X> T_25_11.sp4_v_b_7
 (10 9)  (1316 185)  (1316 185)  routing T_25_11.sp4_v_t_41 <X> T_25_11.sp4_v_b_7
 (1 14)  (1307 190)  (1307 190)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (4 14)  (1310 190)  (1310 190)  routing T_25_11.sp4_v_b_1 <X> T_25_11.sp4_v_t_44
 (6 14)  (1312 190)  (1312 190)  routing T_25_11.sp4_v_b_1 <X> T_25_11.sp4_v_t_44
 (0 15)  (1306 191)  (1306 191)  routing T_25_11.lc_trk_g1_5 <X> T_25_11.wire_bram/ram/RE
 (1 15)  (1307 191)  (1307 191)  routing T_25_11.lc_trk_g1_5 <X> T_25_11.wire_bram/ram/RE


LogicTile_26_11

 (19 10)  (1367 186)  (1367 186)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_28_11

 (3 6)  (1459 182)  (1459 182)  routing T_28_11.sp12_h_r_0 <X> T_28_11.sp12_v_t_23
 (3 7)  (1459 183)  (1459 183)  routing T_28_11.sp12_h_r_0 <X> T_28_11.sp12_v_t_23


LogicTile_32_11

 (3 6)  (1675 182)  (1675 182)  routing T_32_11.sp12_h_r_0 <X> T_32_11.sp12_v_t_23
 (3 7)  (1675 183)  (1675 183)  routing T_32_11.sp12_h_r_0 <X> T_32_11.sp12_v_t_23


IO_Tile_33_11

 (17 1)  (1743 177)  (1743 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 178)  (1743 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 179)  (1743 179)  IOB_0 IO Functioning bit
 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 185)  (1729 185)  IO control bit: IORIGHT_IE_0



LogicTile_2_10

 (4 12)  (76 172)  (76 172)  routing T_2_10.sp4_v_t_36 <X> T_2_10.sp4_v_b_9
 (6 12)  (78 172)  (78 172)  routing T_2_10.sp4_v_t_36 <X> T_2_10.sp4_v_b_9


LogicTile_23_10

 (5 4)  (1203 164)  (1203 164)  routing T_23_10.sp4_v_t_38 <X> T_23_10.sp4_h_r_3


RAM_Tile_25_10

 (7 0)  (1313 160)  (1313 160)  Ram config bit: MEMT_bram_cbit_1

 (17 0)  (1323 160)  (1323 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (7 1)  (1313 161)  (1313 161)  Ram config bit: MEMT_bram_cbit_0

 (18 1)  (1324 161)  (1324 161)  routing T_25_10.sp4_r_v_b_34 <X> T_25_10.lc_trk_g0_1
 (0 2)  (1306 162)  (1306 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (1 2)  (1307 162)  (1307 162)  routing T_25_10.glb_netwk_6 <X> T_25_10.wire_bram/ram/WCLK
 (2 2)  (1308 162)  (1308 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (4 2)  (1310 162)  (1310 162)  routing T_25_10.sp4_v_b_0 <X> T_25_10.sp4_v_t_37
 (7 2)  (1313 162)  (1313 162)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 163)  (1313 163)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 164)  (1306 164)  routing T_25_10.lc_trk_g3_3 <X> T_25_10.wire_bram/ram/WCLKE
 (1 4)  (1307 164)  (1307 164)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (7 4)  (1313 164)  (1313 164)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (0 5)  (1306 165)  (1306 165)  routing T_25_10.lc_trk_g3_3 <X> T_25_10.wire_bram/ram/WCLKE
 (1 5)  (1307 165)  (1307 165)  routing T_25_10.lc_trk_g3_3 <X> T_25_10.wire_bram/ram/WCLKE
 (7 5)  (1313 165)  (1313 165)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 166)  (1313 166)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 167)  (1313 167)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (29 8)  (1335 168)  (1335 168)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_3
 (38 8)  (1344 168)  (1344 168)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (22 12)  (1328 172)  (1328 172)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (1329 172)  (1329 172)  routing T_25_10.sp4_h_r_27 <X> T_25_10.lc_trk_g3_3
 (24 12)  (1330 172)  (1330 172)  routing T_25_10.sp4_h_r_27 <X> T_25_10.lc_trk_g3_3
 (21 13)  (1327 173)  (1327 173)  routing T_25_10.sp4_h_r_27 <X> T_25_10.lc_trk_g3_3
 (0 14)  (1306 174)  (1306 174)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (1 14)  (1307 174)  (1307 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 174)  (1323 174)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 175)  (1306 175)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (1 15)  (1307 175)  (1307 175)  routing T_25_10.lc_trk_g3_5 <X> T_25_10.wire_bram/ram/WE
 (18 15)  (1324 175)  (1324 175)  routing T_25_10.sp4_r_v_b_45 <X> T_25_10.lc_trk_g3_5


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9

 (3 6)  (877 150)  (877 150)  routing T_17_9.sp12_v_b_0 <X> T_17_9.sp12_v_t_23
 (3 12)  (877 156)  (877 156)  routing T_17_9.sp12_v_t_22 <X> T_17_9.sp12_h_r_1


LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9

 (10 0)  (1154 144)  (1154 144)  routing T_22_9.sp4_v_t_45 <X> T_22_9.sp4_h_r_1
 (11 8)  (1155 152)  (1155 152)  routing T_22_9.sp4_v_t_40 <X> T_22_9.sp4_v_b_8
 (12 9)  (1156 153)  (1156 153)  routing T_22_9.sp4_v_t_40 <X> T_22_9.sp4_v_b_8


LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9

 (16 0)  (1322 144)  (1322 144)  routing T_25_9.sp12_h_l_14 <X> T_25_9.lc_trk_g0_1
 (17 0)  (1323 144)  (1323 144)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (7 1)  (1313 145)  (1313 145)  Ram config bit: MEMB_Power_Up_Control

 (18 1)  (1324 145)  (1324 145)  routing T_25_9.sp12_h_l_14 <X> T_25_9.lc_trk_g0_1
 (0 2)  (1306 146)  (1306 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (1 2)  (1307 146)  (1307 146)  routing T_25_9.glb_netwk_6 <X> T_25_9.wire_bram/ram/RCLK
 (2 2)  (1308 146)  (1308 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (11 2)  (1317 146)  (1317 146)  routing T_25_9.sp4_h_r_8 <X> T_25_9.sp4_v_t_39
 (13 2)  (1319 146)  (1319 146)  routing T_25_9.sp4_h_r_8 <X> T_25_9.sp4_v_t_39
 (12 3)  (1318 147)  (1318 147)  routing T_25_9.sp4_h_r_8 <X> T_25_9.sp4_v_t_39
 (13 6)  (1319 150)  (1319 150)  routing T_25_9.sp4_v_b_5 <X> T_25_9.sp4_v_t_40
 (29 8)  (1335 152)  (1335 152)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_1 wire_bram/ram/WDATA_11
 (36 9)  (1342 153)  (1342 153)  Enable bit of Mux _out_links/OutMux6_4 => wire_bram/ram/RDATA_11 sp4_h_r_8
 (14 10)  (1320 154)  (1320 154)  routing T_25_9.sp4_h_r_36 <X> T_25_9.lc_trk_g2_4
 (15 11)  (1321 155)  (1321 155)  routing T_25_9.sp4_h_r_36 <X> T_25_9.lc_trk_g2_4
 (16 11)  (1322 155)  (1322 155)  routing T_25_9.sp4_h_r_36 <X> T_25_9.lc_trk_g2_4
 (17 11)  (1323 155)  (1323 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (0 14)  (1306 158)  (1306 158)  routing T_25_9.lc_trk_g2_4 <X> T_25_9.wire_bram/ram/RE
 (1 14)  (1307 158)  (1307 158)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/RE
 (1 15)  (1307 159)  (1307 159)  routing T_25_9.lc_trk_g2_4 <X> T_25_9.wire_bram/ram/RE
 (7 15)  (1313 159)  (1313 159)  Column buffer control bit: MEMB_colbuf_cntl_6



LogicTile_26_9

 (8 1)  (1356 145)  (1356 145)  routing T_26_9.sp4_h_l_36 <X> T_26_9.sp4_v_b_1
 (9 1)  (1357 145)  (1357 145)  routing T_26_9.sp4_h_l_36 <X> T_26_9.sp4_v_b_1
 (13 4)  (1361 148)  (1361 148)  routing T_26_9.sp4_v_t_40 <X> T_26_9.sp4_v_b_5


LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8

 (11 4)  (1209 132)  (1209 132)  routing T_23_8.sp4_v_t_44 <X> T_23_8.sp4_v_b_5
 (13 4)  (1211 132)  (1211 132)  routing T_23_8.sp4_v_t_44 <X> T_23_8.sp4_v_b_5


LogicTile_24_8



RAM_Tile_25_8

 (7 0)  (1313 128)  (1313 128)  Ram config bit: MEMT_bram_cbit_1

 (22 0)  (1328 128)  (1328 128)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_3 lc_trk_g0_3
 (23 0)  (1329 128)  (1329 128)  routing T_25_8.sp4_h_r_3 <X> T_25_8.lc_trk_g0_3
 (24 0)  (1330 128)  (1330 128)  routing T_25_8.sp4_h_r_3 <X> T_25_8.lc_trk_g0_3
 (7 1)  (1313 129)  (1313 129)  Ram config bit: MEMT_bram_cbit_0

 (21 1)  (1327 129)  (1327 129)  routing T_25_8.sp4_h_r_3 <X> T_25_8.lc_trk_g0_3
 (0 2)  (1306 130)  (1306 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (1 2)  (1307 130)  (1307 130)  routing T_25_8.glb_netwk_6 <X> T_25_8.wire_bram/ram/WCLK
 (2 2)  (1308 130)  (1308 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 130)  (1313 130)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 131)  (1313 131)  Ram config bit: MEMT_bram_cbit_2

 (9 3)  (1315 131)  (1315 131)  routing T_25_8.sp4_v_b_1 <X> T_25_8.sp4_v_t_36
 (0 4)  (1306 132)  (1306 132)  routing T_25_8.lc_trk_g2_2 <X> T_25_8.wire_bram/ram/WCLKE
 (1 4)  (1307 132)  (1307 132)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 132)  (1313 132)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (1307 133)  (1307 133)  routing T_25_8.lc_trk_g2_2 <X> T_25_8.wire_bram/ram/WCLKE
 (4 5)  (1310 133)  (1310 133)  routing T_25_8.sp4_v_t_47 <X> T_25_8.sp4_h_r_3
 (7 5)  (1313 133)  (1313 133)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 6)  (1313 134)  (1313 134)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 135)  (1313 135)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (29 8)  (1335 136)  (1335 136)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g0_3 wire_bram/ram/WDATA_3
 (38 8)  (1344 136)  (1344 136)  Enable bit of Mux _out_links/OutMux1_4 => wire_bram/ram/RDATA_3 sp4_v_t_13
 (22 9)  (1328 137)  (1328 137)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_31 lc_trk_g2_2
 (23 9)  (1329 137)  (1329 137)  routing T_25_8.sp4_v_t_31 <X> T_25_8.lc_trk_g2_2
 (24 9)  (1330 137)  (1330 137)  routing T_25_8.sp4_v_t_31 <X> T_25_8.lc_trk_g2_2
 (30 9)  (1336 137)  (1336 137)  routing T_25_8.lc_trk_g0_3 <X> T_25_8.wire_bram/ram/WDATA_3
 (17 11)  (1323 139)  (1323 139)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (9 13)  (1315 141)  (1315 141)  routing T_25_8.sp4_v_t_47 <X> T_25_8.sp4_v_b_10
 (0 14)  (1306 142)  (1306 142)  routing T_25_8.lc_trk_g2_4 <X> T_25_8.wire_bram/ram/WE
 (1 14)  (1307 142)  (1307 142)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 143)  (1307 143)  routing T_25_8.lc_trk_g2_4 <X> T_25_8.wire_bram/ram/WE
 (7 15)  (1313 143)  (1313 143)  Column buffer control bit: MEMT_colbuf_cntl_6



LogicTile_26_8

 (4 8)  (1352 136)  (1352 136)  routing T_26_8.sp4_v_t_47 <X> T_26_8.sp4_v_b_6
 (6 8)  (1354 136)  (1354 136)  routing T_26_8.sp4_v_t_47 <X> T_26_8.sp4_v_b_6


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_3_7

 (19 6)  (145 118)  (145 118)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_14_7

 (19 9)  (727 121)  (727 121)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_23_7

 (8 9)  (1206 121)  (1206 121)  routing T_23_7.sp4_v_t_41 <X> T_23_7.sp4_v_b_7
 (10 9)  (1208 121)  (1208 121)  routing T_23_7.sp4_v_t_41 <X> T_23_7.sp4_v_b_7
 (11 10)  (1209 122)  (1209 122)  routing T_23_7.sp4_v_b_0 <X> T_23_7.sp4_v_t_45
 (13 10)  (1211 122)  (1211 122)  routing T_23_7.sp4_v_b_0 <X> T_23_7.sp4_v_t_45
 (4 13)  (1202 125)  (1202 125)  routing T_23_7.sp4_v_t_41 <X> T_23_7.sp4_h_r_9


RAM_Tile_25_7

 (7 1)  (1313 113)  (1313 113)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 114)  (1306 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (1 2)  (1307 114)  (1307 114)  routing T_25_7.glb_netwk_6 <X> T_25_7.wire_bram/ram/RCLK
 (2 2)  (1308 114)  (1308 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (9 3)  (1315 115)  (1315 115)  routing T_25_7.sp4_v_b_5 <X> T_25_7.sp4_v_t_36
 (10 3)  (1316 115)  (1316 115)  routing T_25_7.sp4_v_b_5 <X> T_25_7.sp4_v_t_36
 (3 6)  (1309 118)  (1309 118)  routing T_25_7.sp12_h_r_0 <X> T_25_7.sp12_v_t_23
 (17 6)  (1323 118)  (1323 118)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (3 7)  (1309 119)  (1309 119)  routing T_25_7.sp12_h_r_0 <X> T_25_7.sp12_v_t_23
 (18 7)  (1324 119)  (1324 119)  routing T_25_7.sp4_r_v_b_29 <X> T_25_7.lc_trk_g1_5
 (15 8)  (1321 120)  (1321 120)  routing T_25_7.sp4_h_r_33 <X> T_25_7.lc_trk_g2_1
 (16 8)  (1322 120)  (1322 120)  routing T_25_7.sp4_h_r_33 <X> T_25_7.lc_trk_g2_1
 (17 8)  (1323 120)  (1323 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (1324 120)  (1324 120)  routing T_25_7.sp4_h_r_33 <X> T_25_7.lc_trk_g2_1
 (28 8)  (1334 120)  (1334 120)  routing T_25_7.lc_trk_g2_1 <X> T_25_7.wire_bram/ram/WDATA_11
 (29 8)  (1335 120)  (1335 120)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (37 8)  (1343 120)  (1343 120)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (9 9)  (1315 121)  (1315 121)  routing T_25_7.sp4_v_t_42 <X> T_25_7.sp4_v_b_7
 (1 14)  (1307 126)  (1307 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 127)  (1306 127)  routing T_25_7.lc_trk_g1_5 <X> T_25_7.wire_bram/ram/RE
 (1 15)  (1307 127)  (1307 127)  routing T_25_7.lc_trk_g1_5 <X> T_25_7.wire_bram/ram/RE


IO_Tile_0_6

 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (12 4)  (5 100)  (5 100)  routing T_0_6.lc_trk_g1_1 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 100)  (1 100)  IOB_0 IO Functioning bit
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (5 8)  (12 104)  (12 104)  routing T_0_6.span4_horz_33 <X> T_0_6.lc_trk_g1_1
 (6 8)  (11 104)  (11 104)  routing T_0_6.span4_horz_33 <X> T_0_6.lc_trk_g1_1
 (7 8)  (10 104)  (10 104)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_33 lc_trk_g1_1
 (8 8)  (9 104)  (9 104)  routing T_0_6.span4_horz_33 <X> T_0_6.lc_trk_g1_1


LogicTile_2_6

 (5 14)  (77 110)  (77 110)  routing T_2_6.sp4_v_t_44 <X> T_2_6.sp4_h_l_44
 (6 15)  (78 111)  (78 111)  routing T_2_6.sp4_v_t_44 <X> T_2_6.sp4_h_l_44


RAM_Tile_25_6

 (7 0)  (1313 96)  (1313 96)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 97)  (1313 97)  Ram config bit: MEMT_bram_cbit_0

 (22 1)  (1328 97)  (1328 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_t_7 lc_trk_g0_2
 (23 1)  (1329 97)  (1329 97)  routing T_25_6.sp4_v_t_7 <X> T_25_6.lc_trk_g0_2
 (24 1)  (1330 97)  (1330 97)  routing T_25_6.sp4_v_t_7 <X> T_25_6.lc_trk_g0_2
 (0 2)  (1306 98)  (1306 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (1 2)  (1307 98)  (1307 98)  routing T_25_6.glb_netwk_6 <X> T_25_6.wire_bram/ram/WCLK
 (2 2)  (1308 98)  (1308 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 98)  (1313 98)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 99)  (1313 99)  Ram config bit: MEMT_bram_cbit_2

 (1 4)  (1307 100)  (1307 100)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_bram/ram/WCLKE
 (7 4)  (1313 100)  (1313 100)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (1 5)  (1307 101)  (1307 101)  routing T_25_6.lc_trk_g0_2 <X> T_25_6.wire_bram/ram/WCLKE
 (7 5)  (1313 101)  (1313 101)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (3 6)  (1309 102)  (1309 102)  routing T_25_6.sp12_v_b_0 <X> T_25_6.sp12_v_t_23
 (7 6)  (1313 102)  (1313 102)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 103)  (1313 103)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (22 7)  (1328 103)  (1328 103)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (1331 103)  (1331 103)  routing T_25_6.sp4_r_v_b_30 <X> T_25_6.lc_trk_g1_6
 (27 8)  (1333 104)  (1333 104)  routing T_25_6.lc_trk_g1_6 <X> T_25_6.wire_bram/ram/WDATA_3
 (29 8)  (1335 104)  (1335 104)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_6 wire_bram/ram/WDATA_3
 (30 8)  (1336 104)  (1336 104)  routing T_25_6.lc_trk_g1_6 <X> T_25_6.wire_bram/ram/WDATA_3
 (39 8)  (1345 104)  (1345 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (30 9)  (1336 105)  (1336 105)  routing T_25_6.lc_trk_g1_6 <X> T_25_6.wire_bram/ram/WDATA_3
 (14 11)  (1320 107)  (1320 107)  routing T_25_6.sp4_r_v_b_36 <X> T_25_6.lc_trk_g2_4
 (17 11)  (1323 107)  (1323 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (0 14)  (1306 110)  (1306 110)  routing T_25_6.lc_trk_g2_4 <X> T_25_6.wire_bram/ram/WE
 (1 14)  (1307 110)  (1307 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_bram/ram/WE
 (1 15)  (1307 111)  (1307 111)  routing T_25_6.lc_trk_g2_4 <X> T_25_6.wire_bram/ram/WE


LogicTile_22_5

 (10 0)  (1154 80)  (1154 80)  routing T_22_5.sp4_v_t_45 <X> T_22_5.sp4_h_r_1
 (9 5)  (1153 85)  (1153 85)  routing T_22_5.sp4_v_t_45 <X> T_22_5.sp4_v_b_4
 (10 5)  (1154 85)  (1154 85)  routing T_22_5.sp4_v_t_45 <X> T_22_5.sp4_v_b_4


RAM_Tile_25_5

 (7 1)  (1313 81)  (1313 81)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 82)  (1306 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (1 2)  (1307 82)  (1307 82)  routing T_25_5.glb_netwk_6 <X> T_25_5.wire_bram/ram/RCLK
 (2 2)  (1308 82)  (1308 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (3 6)  (1309 86)  (1309 86)  routing T_25_5.sp12_h_r_0 <X> T_25_5.sp12_v_t_23
 (17 6)  (1323 86)  (1323 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (3 7)  (1309 87)  (1309 87)  routing T_25_5.sp12_h_r_0 <X> T_25_5.sp12_v_t_23
 (27 8)  (1333 88)  (1333 88)  routing T_25_5.lc_trk_g3_4 <X> T_25_5.wire_bram/ram/WDATA_11
 (28 8)  (1334 88)  (1334 88)  routing T_25_5.lc_trk_g3_4 <X> T_25_5.wire_bram/ram/WDATA_11
 (29 8)  (1335 88)  (1335 88)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g3_4 wire_bram/ram/WDATA_11
 (30 8)  (1336 88)  (1336 88)  routing T_25_5.lc_trk_g3_4 <X> T_25_5.wire_bram/ram/WDATA_11
 (37 8)  (1343 88)  (1343 88)  Enable bit of Mux _out_links/OutMux4_4 => wire_bram/ram/RDATA_11 sp12_h_r_0
 (1 14)  (1307 94)  (1307 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (14 14)  (1320 94)  (1320 94)  routing T_25_5.sp4_h_r_36 <X> T_25_5.lc_trk_g3_4
 (0 15)  (1306 95)  (1306 95)  routing T_25_5.lc_trk_g1_5 <X> T_25_5.wire_bram/ram/RE
 (1 15)  (1307 95)  (1307 95)  routing T_25_5.lc_trk_g1_5 <X> T_25_5.wire_bram/ram/RE
 (15 15)  (1321 95)  (1321 95)  routing T_25_5.sp4_h_r_36 <X> T_25_5.lc_trk_g3_4
 (16 15)  (1322 95)  (1322 95)  routing T_25_5.sp4_h_r_36 <X> T_25_5.lc_trk_g3_4
 (17 15)  (1323 95)  (1323 95)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_26_5

 (13 4)  (1361 84)  (1361 84)  routing T_26_5.sp4_v_t_40 <X> T_26_5.sp4_v_b_5
 (3 6)  (1351 86)  (1351 86)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_v_t_23
 (3 7)  (1351 87)  (1351 87)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_v_t_23
 (11 8)  (1359 88)  (1359 88)  routing T_26_5.sp4_v_t_40 <X> T_26_5.sp4_v_b_8
 (12 9)  (1360 89)  (1360 89)  routing T_26_5.sp4_v_t_40 <X> T_26_5.sp4_v_b_8


IO_Tile_33_5

 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 89)  (1743 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (5 2)  (12 66)  (12 66)  routing T_0_4.span4_horz_19 <X> T_0_4.lc_trk_g0_3
 (6 2)  (11 66)  (11 66)  routing T_0_4.span4_horz_19 <X> T_0_4.lc_trk_g0_3
 (7 2)  (10 66)  (10 66)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_19 lc_trk_g0_3
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_3 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (16 14)  (1 78)  (1 78)  IOB_1 IO Functioning bit


LogicTile_3_4

 (5 10)  (131 74)  (131 74)  routing T_3_4.sp4_v_t_43 <X> T_3_4.sp4_h_l_43
 (6 11)  (132 75)  (132 75)  routing T_3_4.sp4_v_t_43 <X> T_3_4.sp4_h_l_43


LogicTile_14_4

 (6 0)  (714 64)  (714 64)  routing T_14_4.sp4_v_t_44 <X> T_14_4.sp4_v_b_0
 (5 1)  (713 65)  (713 65)  routing T_14_4.sp4_v_t_44 <X> T_14_4.sp4_v_b_0


LogicTile_23_4

 (10 12)  (1208 76)  (1208 76)  routing T_23_4.sp4_v_t_40 <X> T_23_4.sp4_h_r_10


RAM_Tile_25_4

 (7 0)  (1313 64)  (1313 64)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 65)  (1313 65)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 66)  (1306 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (1 2)  (1307 66)  (1307 66)  routing T_25_4.glb_netwk_6 <X> T_25_4.wire_bram/ram/WCLK
 (2 2)  (1308 66)  (1308 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 66)  (1313 66)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 67)  (1313 67)  Ram config bit: MEMT_bram_cbit_2

 (9 3)  (1315 67)  (1315 67)  routing T_25_4.sp4_v_b_5 <X> T_25_4.sp4_v_t_36
 (10 3)  (1316 67)  (1316 67)  routing T_25_4.sp4_v_b_5 <X> T_25_4.sp4_v_t_36
 (0 4)  (1306 68)  (1306 68)  routing T_25_4.lc_trk_g2_2 <X> T_25_4.wire_bram/ram/WCLKE
 (1 4)  (1307 68)  (1307 68)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_bram/ram/WCLKE
 (7 4)  (1313 68)  (1313 68)  Cascade buffer Enable bit: MEMT_LC07_inmux00_bram_cbit_5

 (25 4)  (1331 68)  (1331 68)  routing T_25_4.sp4_h_r_10 <X> T_25_4.lc_trk_g1_2
 (1 5)  (1307 69)  (1307 69)  routing T_25_4.lc_trk_g2_2 <X> T_25_4.wire_bram/ram/WCLKE
 (7 5)  (1313 69)  (1313 69)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (22 5)  (1328 69)  (1328 69)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (1329 69)  (1329 69)  routing T_25_4.sp4_h_r_10 <X> T_25_4.lc_trk_g1_2
 (24 5)  (1330 69)  (1330 69)  routing T_25_4.sp4_h_r_10 <X> T_25_4.lc_trk_g1_2
 (7 6)  (1313 70)  (1313 70)  Cascade buffer Enable bit: MEMT_LC00_inmux00_bram_cbit_7

 (7 7)  (1313 71)  (1313 71)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (25 8)  (1331 72)  (1331 72)  routing T_25_4.sp4_h_r_34 <X> T_25_4.lc_trk_g2_2
 (27 8)  (1333 72)  (1333 72)  routing T_25_4.lc_trk_g1_2 <X> T_25_4.wire_bram/ram/WDATA_3
 (29 8)  (1335 72)  (1335 72)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g1_2 wire_bram/ram/WDATA_3
 (39 8)  (1345 72)  (1345 72)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_3 sp4_v_b_40
 (22 9)  (1328 73)  (1328 73)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (1329 73)  (1329 73)  routing T_25_4.sp4_h_r_34 <X> T_25_4.lc_trk_g2_2
 (24 9)  (1330 73)  (1330 73)  routing T_25_4.sp4_h_r_34 <X> T_25_4.lc_trk_g2_2
 (30 9)  (1336 73)  (1336 73)  routing T_25_4.lc_trk_g1_2 <X> T_25_4.wire_bram/ram/WDATA_3
 (9 12)  (1315 76)  (1315 76)  routing T_25_4.sp4_v_t_47 <X> T_25_4.sp4_h_r_10
 (0 14)  (1306 78)  (1306 78)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.wire_bram/ram/WE
 (1 14)  (1307 78)  (1307 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 78)  (1323 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (0 15)  (1306 79)  (1306 79)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.wire_bram/ram/WE
 (1 15)  (1307 79)  (1307 79)  routing T_25_4.lc_trk_g3_5 <X> T_25_4.wire_bram/ram/WE


LogicTile_26_4

 (6 12)  (1354 76)  (1354 76)  routing T_26_4.sp4_v_t_43 <X> T_26_4.sp4_v_b_9
 (5 13)  (1353 77)  (1353 77)  routing T_26_4.sp4_v_t_43 <X> T_26_4.sp4_v_b_9


LogicTile_23_3

 (4 2)  (1202 50)  (1202 50)  routing T_23_3.sp4_h_r_0 <X> T_23_3.sp4_v_t_37
 (5 3)  (1203 51)  (1203 51)  routing T_23_3.sp4_h_r_0 <X> T_23_3.sp4_v_t_37
 (9 8)  (1207 56)  (1207 56)  routing T_23_3.sp4_v_t_42 <X> T_23_3.sp4_h_r_7


RAM_Tile_25_3

 (3 0)  (1309 48)  (1309 48)  routing T_25_3.sp12_v_t_23 <X> T_25_3.sp12_v_b_0
 (7 1)  (1313 49)  (1313 49)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 50)  (1306 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (1 2)  (1307 50)  (1307 50)  routing T_25_3.glb_netwk_6 <X> T_25_3.wire_bram/ram/RCLK
 (2 2)  (1308 50)  (1308 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (17 6)  (1323 54)  (1323 54)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (1324 55)  (1324 55)  routing T_25_3.sp4_r_v_b_29 <X> T_25_3.lc_trk_g1_5
 (28 8)  (1334 56)  (1334 56)  routing T_25_3.lc_trk_g2_7 <X> T_25_3.wire_bram/ram/WDATA_11
 (29 8)  (1335 56)  (1335 56)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_7 wire_bram/ram/WDATA_11
 (30 8)  (1336 56)  (1336 56)  routing T_25_3.lc_trk_g2_7 <X> T_25_3.wire_bram/ram/WDATA_11
 (30 9)  (1336 57)  (1336 57)  routing T_25_3.lc_trk_g2_7 <X> T_25_3.wire_bram/ram/WDATA_11
 (37 9)  (1343 57)  (1343 57)  Enable bit of Mux _out_links/OutMux7_4 => wire_bram/ram/RDATA_11 sp4_h_r_24
 (22 10)  (1328 58)  (1328 58)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (1329 58)  (1329 58)  routing T_25_3.sp4_h_r_31 <X> T_25_3.lc_trk_g2_7
 (24 10)  (1330 58)  (1330 58)  routing T_25_3.sp4_h_r_31 <X> T_25_3.lc_trk_g2_7
 (21 11)  (1327 59)  (1327 59)  routing T_25_3.sp4_h_r_31 <X> T_25_3.lc_trk_g2_7
 (1 14)  (1307 62)  (1307 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_bram/ram/RE
 (0 15)  (1306 63)  (1306 63)  routing T_25_3.lc_trk_g1_5 <X> T_25_3.wire_bram/ram/RE
 (1 15)  (1307 63)  (1307 63)  routing T_25_3.lc_trk_g1_5 <X> T_25_3.wire_bram/ram/RE


RAM_Tile_25_2

 (7 0)  (1313 32)  (1313 32)  Ram config bit: MEMT_bram_cbit_1

 (7 1)  (1313 33)  (1313 33)  Ram config bit: MEMT_bram_cbit_0

 (0 2)  (1306 34)  (1306 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (1 2)  (1307 34)  (1307 34)  routing T_25_2.glb_netwk_6 <X> T_25_2.wire_bram/ram/WCLK
 (2 2)  (1308 34)  (1308 34)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/WCLK
 (7 2)  (1313 34)  (1313 34)  Ram config bit: MEMT_bram_cbit_3

 (7 3)  (1313 35)  (1313 35)  Ram config bit: MEMT_bram_cbit_2

 (0 4)  (1306 36)  (1306 36)  routing T_25_2.lc_trk_g3_3 <X> T_25_2.wire_bram/ram/WCLKE
 (1 4)  (1307 36)  (1307 36)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_bram/ram/WCLKE
 (0 5)  (1306 37)  (1306 37)  routing T_25_2.lc_trk_g3_3 <X> T_25_2.wire_bram/ram/WCLKE
 (1 5)  (1307 37)  (1307 37)  routing T_25_2.lc_trk_g3_3 <X> T_25_2.wire_bram/ram/WCLKE
 (7 5)  (1313 37)  (1313 37)  Cascade bit: MEMT_LC07_inmux00_bram_cbit_4

 (7 7)  (1313 39)  (1313 39)  Cascade bit: MEMT_LC00_inmux00_bram_cbit_6

 (17 8)  (1323 40)  (1323 40)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (28 8)  (1334 40)  (1334 40)  routing T_25_2.lc_trk_g2_1 <X> T_25_2.wire_bram/ram/WDATA_3
 (29 8)  (1335 40)  (1335 40)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_3
 (18 9)  (1324 41)  (1324 41)  routing T_25_2.sp4_r_v_b_33 <X> T_25_2.lc_trk_g2_1
 (40 9)  (1346 41)  (1346 41)  Enable bit of Mux _out_links/OutMux3_4 => wire_bram/ram/RDATA_3 sp12_v_t_7
 (21 12)  (1327 44)  (1327 44)  routing T_25_2.sp12_v_t_0 <X> T_25_2.lc_trk_g3_3
 (22 12)  (1328 44)  (1328 44)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1330 44)  (1330 44)  routing T_25_2.sp12_v_t_0 <X> T_25_2.lc_trk_g3_3
 (21 13)  (1327 45)  (1327 45)  routing T_25_2.sp12_v_t_0 <X> T_25_2.lc_trk_g3_3
 (0 14)  (1306 46)  (1306 46)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (1 14)  (1307 46)  (1307 46)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/WE
 (17 14)  (1323 46)  (1323 46)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (1306 47)  (1306 47)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (1 15)  (1307 47)  (1307 47)  routing T_25_2.lc_trk_g3_5 <X> T_25_2.wire_bram/ram/WE
 (18 15)  (1324 47)  (1324 47)  routing T_25_2.sp4_r_v_b_45 <X> T_25_2.lc_trk_g3_5


LogicTile_22_1

 (9 4)  (1153 20)  (1153 20)  routing T_22_1.sp4_v_t_41 <X> T_22_1.sp4_h_r_4


RAM_Tile_25_1

 (7 1)  (1313 17)  (1313 17)  Ram config bit: MEMB_Power_Up_Control

 (0 2)  (1306 18)  (1306 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (1 2)  (1307 18)  (1307 18)  routing T_25_1.glb_netwk_6 <X> T_25_1.wire_bram/ram/RCLK
 (2 2)  (1308 18)  (1308 18)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_bram/ram/RCLK
 (15 8)  (1321 24)  (1321 24)  routing T_25_1.sp4_h_l_28 <X> T_25_1.lc_trk_g2_1
 (16 8)  (1322 24)  (1322 24)  routing T_25_1.sp4_h_l_28 <X> T_25_1.lc_trk_g2_1
 (17 8)  (1323 24)  (1323 24)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_l_28 lc_trk_g2_1
 (18 8)  (1324 24)  (1324 24)  routing T_25_1.sp4_h_l_28 <X> T_25_1.lc_trk_g2_1
 (28 8)  (1334 24)  (1334 24)  routing T_25_1.lc_trk_g2_1 <X> T_25_1.wire_bram/ram/WDATA_11
 (29 8)  (1335 24)  (1335 24)  Enable bit of Mux _bram/lcb1_4 => lc_trk_g2_1 wire_bram/ram/WDATA_11
 (39 8)  (1345 24)  (1345 24)  Enable bit of Mux _out_links/OutMux2_4 => wire_bram/ram/RDATA_11 sp4_v_b_40
 (18 9)  (1324 25)  (1324 25)  routing T_25_1.sp4_h_l_28 <X> T_25_1.lc_trk_g2_1
 (0 14)  (1306 30)  (1306 30)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE
 (1 14)  (1307 30)  (1307 30)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_bram/ram/RE
 (15 14)  (1321 30)  (1321 30)  routing T_25_1.sp4_h_r_45 <X> T_25_1.lc_trk_g3_5
 (16 14)  (1322 30)  (1322 30)  routing T_25_1.sp4_h_r_45 <X> T_25_1.lc_trk_g3_5
 (17 14)  (1323 30)  (1323 30)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (1324 30)  (1324 30)  routing T_25_1.sp4_h_r_45 <X> T_25_1.lc_trk_g3_5
 (0 15)  (1306 31)  (1306 31)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE
 (1 15)  (1307 31)  (1307 31)  routing T_25_1.lc_trk_g3_5 <X> T_25_1.wire_bram/ram/RE
 (18 15)  (1324 31)  (1324 31)  routing T_25_1.sp4_h_r_45 <X> T_25_1.lc_trk_g3_5


LogicTile_26_1

 (12 10)  (1360 26)  (1360 26)  routing T_26_1.sp4_v_t_45 <X> T_26_1.sp4_h_l_45
 (11 11)  (1359 27)  (1359 27)  routing T_26_1.sp4_v_t_45 <X> T_26_1.sp4_h_l_45


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (4 10)  (616 4)  (616 4)  routing T_12_0.span4_horz_r_10 <X> T_12_0.lc_trk_g1_2
 (12 10)  (634 4)  (634 4)  routing T_12_0.lc_trk_g1_2 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (5 11)  (617 5)  (617 5)  routing T_12_0.span4_horz_r_10 <X> T_12_0.lc_trk_g1_2
 (7 11)  (619 5)  (619 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (634 5)  (634 5)  routing T_12_0.lc_trk_g1_2 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_14_0

 (12 6)  (742 8)  (742 8)  routing T_14_0.span4_vert_37 <X> T_14_0.span4_horz_l_14


IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (17 5)  (879 10)  (879 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0


