ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Nov 03, 2022 at 10:15:38 CST
ncverilog
	q3_t.v
	q3.v
	+access+r
file: q3_t.v
	module worklib.q3_t:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: ..........
        $dumpvars("+all");
                       |
ncelab: *W,STRINT (./q3_t.v,20|23): String literal argument supplied to integer parameter.
.......... Done
	Generating native compiled code:
		worklib.Q3:v <0x102f8cbe>
			streams:   4, words:  2426
		worklib.q3_t:v <0x1ce06a17>
			streams:   6, words: 21657
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:               3       3
		Scalar wires:            2       -
		Vectored wires:          1       -
		Always blocks:           3       3
		Initial blocks:          4       4
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.q3_t:v
Loading snapshot worklib.q3_t:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
out: xxxxxxxx
out: 10111101
out: 10111101
out: 01111011
out: 01111011
out: 11110110
out: 11110110
out: 11101101
out: 11101101
out: 11011011
out: 11011011
out: 10110111
out: 10110111
out: 01101111
out: 01101111
out: 11011111
out: 11011111
out: 10111110
out: 10111110
out: 01111100
out: 01111100
out: 11111000
out: 11111000
out: 11110000
out: 11110000
out: 11100001
out: 11100001
out: 11000011
out: 11000011
out: 10000110
out: 10000110
out: 00001101
out: 00001101
out: 00011010
out: 00011010
out: 00110100
out: 00110100
out: 01101001
out: 01101001
out: 11010011
out: 11010011
out: 10100110
out: 10100110
out: 01001101
out: 01001101
out: 10011010
out: 10011010
out: 00110101
out: 00110101
out: 01101011
out: 01101011
out: 11010110
out: 11010110
out: 10101101
out: 10101101
out: 01011011
out: 01011011
out: 10110110
out: 10110110
out: 01101101
out: 01101101
out: 11011010
out: 11011010
out: 10110101
out: 10110101
out: 01101010
out: 01101010
out: 11010100
out: 11010100
out: 10101000
out: 10101000
out: 01010000
out: 01010000
out: 10100000
out: 10100000
out: 01000001
out: 01000001
out: 10000010
out: 10000010
out: 00000100
out: 00000100
out: 00001001
out: 00001001
out: 00010011
out: 00010011
out: 00100111
out: 00100111
out: 01001110
out: 01001110
out: 10011101
Simulation complete via $finish(1) at time 450 NS + 0
./q3_t.v:69         $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Nov 03, 2022 at 10:15:42 CST  (total: 00:00:04)
