{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621166405445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621166405460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 16 15:00:03 2021 " "Processing started: Sun May 16 15:00:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621166405460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166405460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_3 -c Lab_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_3 -c Lab_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166405461 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621166406076 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621166406076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generator.v 1 1 " "Found 1 design units, including 1 entities, in source file generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 generator " "Found entity 1: generator" {  } { { "generator.v" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621166418812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166418812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semisegment.v 1 1 " "Found 1 design units, including 1 entities, in source file semisegment.v" { { "Info" "ISGN_ENTITY_NAME" "1 semisegment " "Found entity 1: semisegment" {  } { { "semisegment.v" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/semisegment.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621166418812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166418812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb__l3.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb__l3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Tb__l3 " "Found entity 1: Tb__l3" {  } { { "Tb__l3.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/Tb__l3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621166418822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166418822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "str_l3.sv 1 1 " "Found 1 design units, including 1 entities, in source file str_l3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 complex " "Found entity 1: complex" {  } { { "str_l3.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/str_l3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621166418824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166418824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/decode.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621166418825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166418825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/counter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621166418828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166418828 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "str_l3.sv(17) " "Verilog HDL Instantiation warning at str_l3.sv(17): instance has no name" {  } { { "str_l3.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/str_l3.sv" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1621166418828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tb__l3 " "Elaborating entity \"Tb__l3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621166419262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generator generator:gen " "Elaborating entity \"generator\" for hierarchy \"generator:gen\"" {  } { { "Tb__l3.sv" "gen" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/Tb__l3.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621166419294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "semisegment semisegment:sem " "Elaborating entity \"semisegment\" for hierarchy \"semisegment:sem\"" {  } { { "Tb__l3.sv" "sem" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/Tb__l3.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621166419320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:cnt " "Elaborating entity \"counter\" for hierarchy \"counter:cnt\"" {  } { { "Tb__l3.sv" "cnt" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/Tb__l3.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621166419360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter:cnt\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter:cnt\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "LPM_COUNTER_component" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/counter.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621166419716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:cnt\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter:cnt\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/counter.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621166419747 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:cnt\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter:cnt\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621166419747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621166419747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621166419747 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621166419747 ""}  } { { "counter.v" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/counter.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621166419747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9ph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9ph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9ph " "Found entity 1: cntr_9ph" {  } { { "db/cntr_9ph.tdf" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/db/cntr_9ph.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621166419928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166419928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_9ph counter:cnt\|lpm_counter:LPM_COUNTER_component\|cntr_9ph:auto_generated " "Elaborating entity \"cntr_9ph\" for hierarchy \"counter:cnt\|lpm_counter:LPM_COUNTER_component\|cntr_9ph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621166419928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complex complex:m2 " "Elaborating entity \"complex\" for hierarchy \"complex:m2\"" {  } { { "Tb__l3.sv" "m2" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/Tb__l3.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621166419964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode complex:m2\|decode:comb_3 " "Elaborating entity \"decode\" for hierarchy \"complex:m2\|decode:comb_3\"" {  } { { "str_l3.sv" "comb_3" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/str_l3.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621166420014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode complex:m2\|decode:comb_3\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"complex:m2\|decode:comb_3\|lpm_decode:LPM_DECODE_component\"" {  } { { "decode.v" "LPM_DECODE_component" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/decode.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621166420112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "complex:m2\|decode:comb_3\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"complex:m2\|decode:comb_3\|lpm_decode:LPM_DECODE_component\"" {  } { { "decode.v" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/decode.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621166420153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "complex:m2\|decode:comb_3\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"complex:m2\|decode:comb_3\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621166420153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621166420153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621166420153 ""}  } { { "decode.v" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/decode.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621166420153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ebf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ebf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ebf " "Found entity 1: decode_ebf" {  } { { "db/decode_ebf.tdf" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/db/decode_ebf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621166420287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166420287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ebf complex:m2\|decode:comb_3\|lpm_decode:LPM_DECODE_component\|decode_ebf:auto_generated " "Elaborating entity \"decode_ebf\" for hierarchy \"complex:m2\|decode:comb_3\|lpm_decode:LPM_DECODE_component\|decode_ebf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_decode.tdf" 77 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621166420287 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "data LPM_COUNTER_component 8 3 " "Port \"data\" on the entity instantiation of \"LPM_COUNTER_component\" is connected to a signal of width 8. The formal width of the signal in the module is 3.  The extra bits will be ignored." {  } { { "counter.v" "LPM_COUNTER_component" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/counter.v" 65 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1621166420353 "|Tb__l3|counter:cnt|lpm_counter:LPM_COUNTER_component"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1621166421296 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[1\] VCC " "Pin \"lcd\[1\]\" is stuck at VCC" {  } { { "Tb__l3.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/Tb__l3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621166421358 "|Tb__l3|lcd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[2\] VCC " "Pin \"lcd\[2\]\" is stuck at VCC" {  } { { "Tb__l3.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/Tb__l3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621166421358 "|Tb__l3|lcd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[3\] VCC " "Pin \"lcd\[3\]\" is stuck at VCC" {  } { { "Tb__l3.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/Tb__l3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621166421358 "|Tb__l3|lcd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[4\] VCC " "Pin \"lcd\[4\]\" is stuck at VCC" {  } { { "Tb__l3.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/Tb__l3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621166421358 "|Tb__l3|lcd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[5\] VCC " "Pin \"lcd\[5\]\" is stuck at VCC" {  } { { "Tb__l3.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/Tb__l3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621166421358 "|Tb__l3|lcd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd\[6\] VCC " "Pin \"lcd\[6\]\" is stuck at VCC" {  } { { "Tb__l3.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/Tb__l3.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621166421358 "|Tb__l3|lcd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digits\[0\] GND " "Pin \"digits\[0\]\" is stuck at GND" {  } { { "Tb__l3.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/Tb__l3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621166421358 "|Tb__l3|digits[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digits\[1\] VCC " "Pin \"digits\[1\]\" is stuck at VCC" {  } { { "Tb__l3.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/Tb__l3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621166421358 "|Tb__l3|digits[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digits\[2\] VCC " "Pin \"digits\[2\]\" is stuck at VCC" {  } { { "Tb__l3.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/Tb__l3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621166421358 "|Tb__l3|digits[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "digits\[3\] VCC " "Pin \"digits\[3\]\" is stuck at VCC" {  } { { "Tb__l3.sv" "" { Text "C:/Users/alvas/Documents/Univer/Mursaev/Lab_3 Quartus/Tb__l3.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621166421358 "|Tb__l3|digits[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621166421358 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621166421503 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621166422612 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621166422612 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621166423179 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621166423179 ""} { "Info" "ICUT_CUT_TM_LCELLS" "49 " "Implemented 49 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621166423179 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621166423179 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621166423217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 16 15:00:23 2021 " "Processing ended: Sun May 16 15:00:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621166423217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621166423217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621166423217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621166423217 ""}
