# 5-Stage-Pipelined-MIPS-Processor
A 5-stage pipelined MIPS processor developed using the synthesizable subset of Verilog and the Modelsim simulator. 
