Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Wed May 04 17:50:37 2016
| Host             : Dries007Laptop running 64-bit major release  (build 9200)
| Command          : 
| Design           : top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.209 |
| Dynamic (W)              | 0.136 |
| Device Static (W)        | 0.074 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 84.0  |
| Junction Temperature (C) | 26.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.003 |       14 |       --- |             --- |
| Slice Logic    |     0.003 |     4863 |       --- |             --- |
|   LUT as Logic |     0.003 |     3059 |     20800 |           14.71 |
|   CARRY4       |    <0.001 |      321 |      8150 |            3.94 |
|   F7/F8 Muxes  |    <0.001 |      206 |     32600 |            0.63 |
|   Register     |    <0.001 |      599 |     41600 |            1.44 |
|   Others       |     0.000 |      121 |       --- |             --- |
| Signals        |     0.003 |     3874 |       --- |             --- |
| Block RAM      |     0.003 |     34.5 |        50 |           69.00 |
| MMCM           |     0.110 |        1 |         5 |           20.00 |
| I/O            |     0.014 |       38 |       106 |           35.85 |
| Static Power   |     0.074 |          |           |                 |
| Total          |     0.209 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.023 |       0.012 |      0.011 |
| Vccaux    |       1.800 |     0.074 |       0.061 |      0.013 |
| Vcco33    |       3.300 |     0.005 |       0.004 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------+-----------------------------------+-----------------+
| Clock                   | Domain                            | Constraint (ns) |
+-------------------------+-----------------------------------+-----------------+
| clk                     | clk                               |            10.0 |
| clk108M_ClockDivider    | clock0/inst/clk108M_ClockDivider  |             9.3 |
| clk108M_ClockDivider_1  | clock0/inst/clk108M_ClockDivider  |             9.3 |
| clk2cpu_ClockDivider    | clock0/inst/clk2cpu_ClockDivider  |            50.0 |
| clk2cpu_ClockDivider_1  | clock0/inst/clk2cpu_ClockDivider  |            50.0 |
| clk6cpu_ClockDivider    | clock0/inst/clk6cpu_ClockDivider  |            16.7 |
| clk6cpu_ClockDivider_1  | clock0/inst/clk6cpu_ClockDivider  |            16.7 |
| clk_cpu_ClockDivider    | clock0/inst/clk_cpu_ClockDivider  |           100.0 |
| clk_cpu_ClockDivider_1  | clock0/inst/clk_cpu_ClockDivider  |           100.0 |
| clkfbout_ClockDivider   | clock0/inst/clkfbout_ClockDivider |            50.0 |
| clkfbout_ClockDivider_1 | clock0/inst/clkfbout_ClockDivider |            50.0 |
| sys_clk_pin             | clk                               |            10.0 |
+-------------------------+-----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| top                                     |     0.136 |
|   clock0                                |     0.110 |
|     inst                                |     0.110 |
|   frameBuffer0                          |     0.002 |
|     U0                                  |     0.002 |
|       inst_blk_mem_gen                  |     0.002 |
|         gnativebmg.native_blk_mem_gen   |     0.002 |
|           valid.cstr                    |     0.002 |
|             has_mux_a.A                 |    <0.001 |
|             has_mux_b.B                 |    <0.001 |
|             ramloop[0].ram.r            |    <0.001 |
|               prim_init.ram             |    <0.001 |
|             ramloop[1].ram.r            |    <0.001 |
|               prim_init.ram             |    <0.001 |
|             ramloop[2].ram.r            |    <0.001 |
|               prim_init.ram             |    <0.001 |
|   keyboard0                             |    <0.001 |
|     ps2_keyboard_0                      |    <0.001 |
|   ram0                                  |     0.003 |
|     mem0                                |     0.002 |
|       U0                                |     0.002 |
|         inst_blk_mem_gen                |     0.002 |
|           gnativebmg.native_blk_mem_gen |     0.002 |
|             valid.cstr                  |     0.002 |
|               has_mux_a.A               |    <0.001 |
|               ramloop[0].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[10].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[11].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[12].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[13].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[14].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[15].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[16].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[17].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[18].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[19].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[1].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[20].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[21].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[22].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[23].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[24].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[25].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[26].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[27].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[28].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[29].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[2].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[30].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[31].ram.r         |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[3].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[4].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[5].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[6].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[7].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[8].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|               ramloop[9].ram.r          |    <0.001 |
|                 prim_init.ram           |    <0.001 |
|   vga0                                  |     0.004 |
+-----------------------------------------+-----------+


