 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : ascon_top
Version: R-2020.09-SP2
Date   : Sun Sep  7 18:13:45 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65lplvttc
Wire Load Model Mode: segmented

  Startpoint: mealy_fsm/current_state_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: gen_state_regs[0].state_reg_share/state_reg[1][34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ascon_sbox_d2_30   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_29   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_28   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_27   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_26   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_25   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_24   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_23   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_22   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_21   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_20   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_19   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_18   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_17   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_16   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_15   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_14   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_13   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_12   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_11   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_10   ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_9    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_8    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_7    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_6    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_5    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_4    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_3    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_2    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_1    ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_0    ZeroWireload          tcbn65lplvttc
  register_0         ZeroWireload          tcbn65lplvttc
  ascon_sbox_d2_31   ZeroWireload          tcbn65lplvttc
  register_1         ZeroWireload          tcbn65lplvttc
  state_register_0   ZeroWireload          tcbn65lplvttc
  state_register_1   ZeroWireload          tcbn65lplvttc
  ascon_top          ZeroWireload          tcbn65lplvttc
  fsm                ZeroWireload          tcbn65lplvttc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  mealy_fsm/current_state_reg[3]/CP (DFCNQD1LVT)          0.00 #     0.00 r
  mealy_fsm/current_state_reg[3]/Q (DFCNQD1LVT)           0.13       0.13 f
  mealy_fsm/U30/ZN (CKND2LVT)                             0.03       0.15 r
  mealy_fsm/U14/ZN (ND2D2LVT)                             0.03       0.18 f
  mealy_fsm/U27/ZN (OAI211D2LVT)                          0.05       0.23 r
  mealy_fsm/sel_masked_round (fsm)                        0.00       0.23 r
  U5003/ZN (INVD4LVT)                                     0.03       0.26 f
  U5030/ZN (INVD2LVT)                                     0.20       0.46 r
  gen_no_cog.gen_sbox[2].u_sbox/sel_masked_round (ascon_sbox_d2_29)
                                                          0.00       0.46 r
  gen_no_cog.gen_sbox[2].u_sbox/U4/ZN (INVD0LVT)          0.07       0.53 f
  gen_no_cog.gen_sbox[2].u_sbox/U9/ZN (AOI22D0LVT)        0.09       0.61 r
  gen_no_cog.gen_sbox[2].u_sbox/U18/ZN (ND2D0LVT)         0.04       0.65 f
  gen_no_cog.gen_sbox[2].u_sbox/U41/ZN (MUX2ND0LVT)       0.06       0.71 f
  gen_no_cog.gen_sbox[2].u_sbox/x_out_noMask[1] (ascon_sbox_d2_29)
                                                          0.00       0.71 f
  U5009/ZN (AOI22D0LVT)                                   0.09       0.80 r
  U5050/Z (CKXOR2D0LVT)                                   0.09       0.89 r
  gen_state_regs[0].state_reg_share/in_shifted_dplus1[98] (state_register_1)
                                                          0.00       0.89 r
  gen_state_regs[0].state_reg_share/U156/ZN (AOI22D0LVT)
                                                          0.04       0.93 f
  gen_state_regs[0].state_reg_share/U868/ZN (ND2D1LVT)
                                                          0.04       0.97 r
  gen_state_regs[0].state_reg_share/state_reg[1][34]/D (DFCNQD1LVT)
                                                          0.00       0.97 r
  data arrival time                                                  0.97

  clock clk (rise edge)                                   1.00       1.00
  clock network delay (ideal)                             0.00       1.00
  gen_state_regs[0].state_reg_share/state_reg[1][34]/CP (DFCNQD1LVT)
                                                          0.00       1.00 r
  library setup time                                     -0.03       0.97
  data required time                                                 0.97
  --------------------------------------------------------------------------
  data required time                                                 0.97
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
