// Seed: 1530730742
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = id_6;
  wire id_9;
  tri0 id_10, id_11;
  always @(!id_8 == "" - id_10 or posedge !id_6) begin
    disable id_12;
  end
  wire id_13;
  wire id_14;
  wire id_15;
  assign id_15 = id_13;
  wire id_16;
  module_0(
      id_8, id_13, id_13
  );
  wire id_17;
endmodule
