Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jun 30 18:10:45 2023
| Host         : Benjamin running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_SCPU_timing_summary_routed.rpt -pb top_SCPU_timing_summary_routed.pb -rpx top_SCPU_timing_summary_routed.rpx -warn_on_violation
| Design       : top_SCPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1875 register/latch pins with no clock driven by root clock pin: sw_i[2] (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_EX_MEM/DMType_out_reg[0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_EX_MEM/DMType_out_reg[1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_EX_MEM/DMType_out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_EX_MEM/MemWrite_out_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_ID_EX/ALUOp_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_ID_EX/ALUOp_out_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_ID_EX/ALUOp_out_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_ID_EX/ALUOp_out_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_MEM_WB/WDSel_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1_SCPU/U_MEM_WB/load_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[10]/Q (HIGH)

 There are 1875 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[24]/Q (HIGH)

 There are 1875 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8_clk_div/clkdiv_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5232 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     94.901        0.000                      0                   32        0.091        0.000                      0                   32       49.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        94.901        0.000                      0                   32        0.091        0.000                      0                   32       49.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       94.901ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.901ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.987ns  (logic 1.978ns (39.662%)  route 3.009ns (60.338%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.642     5.245    U8_clk_div/clk
    SLICE_X32Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.222     6.923    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.019 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.786     8.805    U8_clk_div/S[0]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.327 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.327    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.442    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.232 r  U8_clk_div/clkdiv_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.232    U8_clk_div/clkdiv_reg[28]_i_1_n_10
    SLICE_X33Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504   104.926    U8_clk_div/clk
    SLICE_X33Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[29]/C
                         clock pessimism              0.180   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X33Y104        FDCE (Setup_fdce_C_D)        0.062   105.133    U8_clk_div/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                        105.133    
                         arrival time                         -10.232    
  -------------------------------------------------------------------
                         slack                                 94.901    

Slack (MET) :             94.922ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 1.957ns (39.407%)  route 3.009ns (60.593%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.642     5.245    U8_clk_div/clk
    SLICE_X32Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.222     6.923    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.019 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.786     8.805    U8_clk_div/S[0]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.327 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.327    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.442    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.211 r  U8_clk_div/clkdiv_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.211    U8_clk_div/clkdiv_reg[28]_i_1_n_8
    SLICE_X33Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504   104.926    U8_clk_div/clk
    SLICE_X33Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[31]/C
                         clock pessimism              0.180   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X33Y104        FDCE (Setup_fdce_C_D)        0.062   105.133    U8_clk_div/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                        105.133    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                 94.922    

Slack (MET) :             94.996ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.892ns  (logic 1.883ns (38.490%)  route 3.009ns (61.510%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.642     5.245    U8_clk_div/clk
    SLICE_X32Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.222     6.923    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.019 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.786     8.805    U8_clk_div/S[0]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.327 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.327    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.442    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.137 r  U8_clk_div/clkdiv_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.137    U8_clk_div/clkdiv_reg[28]_i_1_n_9
    SLICE_X33Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504   104.926    U8_clk_div/clk
    SLICE_X33Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[30]/C
                         clock pessimism              0.180   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X33Y104        FDCE (Setup_fdce_C_D)        0.062   105.133    U8_clk_div/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                        105.133    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                 94.996    

Slack (MET) :             95.012ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.867ns (38.288%)  route 3.009ns (61.712%))
  Logic Levels:           8  (BUFG=1 CARRY4=7)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.642     5.245    U8_clk_div/clk
    SLICE_X32Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.222     6.923    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.019 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.786     8.805    U8_clk_div/S[0]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.327 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.327    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.442    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.898 r  U8_clk_div/clkdiv_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.898    U8_clk_div/clkdiv_reg[24]_i_1_n_4
    SLICE_X33Y104        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.121 r  U8_clk_div/clkdiv_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.121    U8_clk_div/clkdiv_reg[28]_i_1_n_11
    SLICE_X33Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504   104.926    U8_clk_div/clk
    SLICE_X33Y104        FDCE                                         r  U8_clk_div/clkdiv_reg[28]/C
                         clock pessimism              0.180   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X33Y104        FDCE (Setup_fdce_C_D)        0.062   105.133    U8_clk_div/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                        105.133    
                         arrival time                         -10.121    
  -------------------------------------------------------------------
                         slack                                 95.012    

Slack (MET) :             95.015ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 1.864ns (38.250%)  route 3.009ns (61.750%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.642     5.245    U8_clk_div/clk
    SLICE_X32Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.222     6.923    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.019 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.786     8.805    U8_clk_div/S[0]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.327 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.327    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.442    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.118 r  U8_clk_div/clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.118    U8_clk_div/clkdiv_reg[24]_i_1_n_10
    SLICE_X33Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504   104.926    U8_clk_div/clk
    SLICE_X33Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[25]/C
                         clock pessimism              0.180   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X33Y103        FDCE (Setup_fdce_C_D)        0.062   105.133    U8_clk_div/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.133    
                         arrival time                         -10.118    
  -------------------------------------------------------------------
                         slack                                 95.015    

Slack (MET) :             95.036ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.852ns  (logic 1.843ns (37.983%)  route 3.009ns (62.017%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.642     5.245    U8_clk_div/clk
    SLICE_X32Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.222     6.923    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.019 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.786     8.805    U8_clk_div/S[0]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.327 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.327    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.442    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.097 r  U8_clk_div/clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.097    U8_clk_div/clkdiv_reg[24]_i_1_n_8
    SLICE_X33Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504   104.926    U8_clk_div/clk
    SLICE_X33Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[27]/C
                         clock pessimism              0.180   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X33Y103        FDCE (Setup_fdce_C_D)        0.062   105.133    U8_clk_div/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.133    
                         arrival time                         -10.097    
  -------------------------------------------------------------------
                         slack                                 95.036    

Slack (MET) :             95.110ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.769ns (37.023%)  route 3.009ns (62.977%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.642     5.245    U8_clk_div/clk
    SLICE_X32Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.222     6.923    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.019 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.786     8.805    U8_clk_div/S[0]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.327 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.327    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.442    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.023 r  U8_clk_div/clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.023    U8_clk_div/clkdiv_reg[24]_i_1_n_9
    SLICE_X33Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504   104.926    U8_clk_div/clk
    SLICE_X33Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[26]/C
                         clock pessimism              0.180   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X33Y103        FDCE (Setup_fdce_C_D)        0.062   105.133    U8_clk_div/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                        105.133    
                         arrival time                         -10.023    
  -------------------------------------------------------------------
                         slack                                 95.110    

Slack (MET) :             95.126ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.753ns (36.811%)  route 3.009ns (63.189%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 104.926 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.642     5.245    U8_clk_div/clk
    SLICE_X32Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.222     6.923    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.019 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.786     8.805    U8_clk_div/S[0]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.327 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.327    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.442    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.784 r  U8_clk_div/clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.784    U8_clk_div/clkdiv_reg[20]_i_1_n_4
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.007 r  U8_clk_div/clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.007    U8_clk_div/clkdiv_reg[24]_i_1_n_11
    SLICE_X33Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.504   104.926    U8_clk_div/clk
    SLICE_X33Y103        FDCE                                         r  U8_clk_div/clkdiv_reg[24]/C
                         clock pessimism              0.180   105.106    
                         clock uncertainty           -0.035   105.071    
    SLICE_X33Y103        FDCE (Setup_fdce_C_D)        0.062   105.133    U8_clk_div/clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                        105.133    
                         arrival time                         -10.007    
  -------------------------------------------------------------------
                         slack                                 95.126    

Slack (MET) :             95.130ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.759ns  (logic 1.750ns (36.771%)  route 3.009ns (63.229%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.642     5.245    U8_clk_div/clk
    SLICE_X32Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.222     6.923    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.019 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.786     8.805    U8_clk_div/S[0]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.327 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.327    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.442    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.004 r  U8_clk_div/clkdiv_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.004    U8_clk_div/clkdiv_reg[20]_i_1_n_10
    SLICE_X33Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.505   104.927    U8_clk_div/clk
    SLICE_X33Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[21]/C
                         clock pessimism              0.180   105.107    
                         clock uncertainty           -0.035   105.072    
    SLICE_X33Y102        FDCE (Setup_fdce_C_D)        0.062   105.134    U8_clk_div/clkdiv_reg[21]
  -------------------------------------------------------------------
                         required time                        105.134    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                 95.130    

Slack (MET) :             95.151ns  (required time - arrival time)
  Source:                 U8_clk_div/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.738ns  (logic 1.729ns (36.491%)  route 3.009ns (63.509%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 104.927 - 100.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.642     5.245    U8_clk_div/clk
    SLICE_X32Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.456     5.701 r  U8_clk_div/clkdiv_reg[6]/Q
                         net (fo=1, routed)           1.222     6.923    clkdiv[6]
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     7.019 r  clkdiv_BUFG[6]_inst/O
                         net (fo=38, routed)          1.786     8.805    U8_clk_div/S[0]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     9.327 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.327    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.442    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.556 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.556    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.670 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.670    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.983 r  U8_clk_div/clkdiv_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.983    U8_clk_div/clkdiv_reg[20]_i_1_n_8
    SLICE_X33Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.505   104.927    U8_clk_div/clk
    SLICE_X33Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[23]/C
                         clock pessimism              0.180   105.107    
                         clock uncertainty           -0.035   105.072    
    SLICE_X33Y102        FDCE (Setup_fdce_C_D)        0.062   105.134    U8_clk_div/clkdiv_reg[23]
  -------------------------------------------------------------------
                         required time                        105.134    
                         arrival time                          -9.983    
  -------------------------------------------------------------------
                         slack                                 95.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.394ns (85.500%)  route 0.067ns (14.500%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.491    U8_clk_div/clk
    SLICE_X32Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.066     1.698    U8_clk_div/point_in[6]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.858 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.858    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.897 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.952 r  U8_clk_div/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    U8_clk_div/clkdiv_reg[12]_i_1_n_11
    SLICE_X33Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     2.002    U8_clk_div/clk
    SLICE_X33Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[12]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X33Y100        FDCE (Hold_fdce_C_D)         0.105     1.861    U8_clk_div/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.405ns (85.838%)  route 0.067ns (14.162%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.491    U8_clk_div/clk
    SLICE_X32Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.066     1.698    U8_clk_div/point_in[6]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.858 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.858    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.897 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.963 r  U8_clk_div/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.963    U8_clk_div/clkdiv_reg[12]_i_1_n_9
    SLICE_X33Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     2.002    U8_clk_div/clk
    SLICE_X33Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[14]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X33Y100        FDCE (Hold_fdce_C_D)         0.105     1.861    U8_clk_div/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.430ns (86.550%)  route 0.067ns (13.450%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.491    U8_clk_div/clk
    SLICE_X32Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.066     1.698    U8_clk_div/point_in[6]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.858 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.858    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.897 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.988 r  U8_clk_div/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.988    U8_clk_div/clkdiv_reg[12]_i_1_n_10
    SLICE_X33Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     2.002    U8_clk_div/clk
    SLICE_X33Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[13]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X33Y100        FDCE (Hold_fdce_C_D)         0.105     1.861    U8_clk_div/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.430ns (86.550%)  route 0.067ns (13.450%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.491    U8_clk_div/clk
    SLICE_X32Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.066     1.698    U8_clk_div/point_in[6]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.858 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.858    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.897 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.988 r  U8_clk_div/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.988    U8_clk_div/clkdiv_reg[12]_i_1_n_8
    SLICE_X33Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     2.002    U8_clk_div/clk
    SLICE_X33Y100        FDCE                                         r  U8_clk_div/clkdiv_reg[15]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X33Y100        FDCE (Hold_fdce_C_D)         0.105     1.861    U8_clk_div/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.433ns (86.631%)  route 0.067ns (13.369%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.491    U8_clk_div/clk
    SLICE_X32Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.066     1.698    U8_clk_div/point_in[6]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.858 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.858    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.897 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.937 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.937    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.991 r  U8_clk_div/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.991    U8_clk_div/clkdiv_reg[16]_i_1_n_11
    SLICE_X33Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     2.002    U8_clk_div/clk
    SLICE_X33Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[16]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X33Y101        FDCE (Hold_fdce_C_D)         0.105     1.861    U8_clk_div/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.444ns (86.919%)  route 0.067ns (13.081%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.491    U8_clk_div/clk
    SLICE_X32Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.066     1.698    U8_clk_div/point_in[6]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.858 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.858    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.897 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.937 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.937    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.002 r  U8_clk_div/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.002    U8_clk_div/clkdiv_reg[16]_i_1_n_9
    SLICE_X33Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     2.002    U8_clk_div/clk
    SLICE_X33Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[18]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X33Y101        FDCE (Hold_fdce_C_D)         0.105     1.861    U8_clk_div/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.469ns (87.529%)  route 0.067ns (12.471%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.491    U8_clk_div/clk
    SLICE_X32Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.066     1.698    U8_clk_div/point_in[6]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.858 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.858    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.897 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.937 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.937    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.027 r  U8_clk_div/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.027    U8_clk_div/clkdiv_reg[16]_i_1_n_10
    SLICE_X33Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     2.002    U8_clk_div/clk
    SLICE_X33Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[17]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X33Y101        FDCE (Hold_fdce_C_D)         0.105     1.861    U8_clk_div/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.469ns (87.529%)  route 0.067ns (12.471%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.491    U8_clk_div/clk
    SLICE_X32Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.066     1.698    U8_clk_div/point_in[6]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.858 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.858    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.897 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.937 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.937    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.027 r  U8_clk_div/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.027    U8_clk_div/clkdiv_reg[16]_i_1_n_8
    SLICE_X33Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     2.002    U8_clk_div/clk
    SLICE_X33Y101        FDCE                                         r  U8_clk_div/clkdiv_reg[19]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X33Y101        FDCE (Hold_fdce_C_D)         0.105     1.861    U8_clk_div/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.472ns (87.599%)  route 0.067ns (12.401%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.491    U8_clk_div/clk
    SLICE_X32Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.066     1.698    U8_clk_div/point_in[6]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.858 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.858    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.897 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.937 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.937    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.976 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.976    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.030 r  U8_clk_div/clkdiv_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.030    U8_clk_div/clkdiv_reg[20]_i_1_n_11
    SLICE_X33Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     2.002    U8_clk_div/clk
    SLICE_X33Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[20]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X33Y102        FDCE (Hold_fdce_C_D)         0.105     1.861    U8_clk_div/clkdiv_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 U8_clk_div/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U8_clk_div/clkdiv_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.483ns (87.847%)  route 0.067ns (12.153%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.572     1.491    U8_clk_div/clk
    SLICE_X32Y98         FDCE                                         r  U8_clk_div/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  U8_clk_div/clkdiv_reg[7]/Q
                         net (fo=3, routed)           0.066     1.698    U8_clk_div/point_in[6]
    SLICE_X33Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.858 r  U8_clk_div/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.858    U8_clk_div/clkdiv_reg[4]_i_1_n_4
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.897 r  U8_clk_div/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    U8_clk_div/clkdiv_reg[8]_i_1_n_4
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.937 r  U8_clk_div/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.937    U8_clk_div/clkdiv_reg[12]_i_1_n_4
    SLICE_X33Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.976 r  U8_clk_div/clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.976    U8_clk_div/clkdiv_reg[16]_i_1_n_4
    SLICE_X33Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.041 r  U8_clk_div/clkdiv_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.041    U8_clk_div/clkdiv_reg[20]_i_1_n_9
    SLICE_X33Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.837     2.002    U8_clk_div/clk
    SLICE_X33Y102        FDCE                                         r  U8_clk_div/clkdiv_reg[22]/C
                         clock pessimism             -0.245     1.756    
    SLICE_X33Y102        FDCE (Hold_fdce_C_D)         0.105     1.861    U8_clk_div/clkdiv_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y16    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y16    U4_RAM_B/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  U6_SSeg7/clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y99    U8_clk_div/clkdiv_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y99    U8_clk_div/clkdiv_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y100   U8_clk_div/clkdiv_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y100   U8_clk_div/clkdiv_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y100   U8_clk_div/clkdiv_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X33Y100   U8_clk_div/clkdiv_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X29Y101   U6_SSeg7/LES_data_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X29Y101   U6_SSeg7/LES_data_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y101   U6_SSeg7/point_data_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y101   U6_SSeg7/point_data_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y101   U6_SSeg7/point_data_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y101   U6_SSeg7/point_data_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y101   U6_SSeg7/point_data_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y101   U6_SSeg7/point_data_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y101   U6_SSeg7/point_data_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X28Y101   U6_SSeg7/point_data_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X33Y99    U8_clk_div/clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X33Y99    U8_clk_div/clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X33Y100   U8_clk_div/clkdiv_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X33Y100   U8_clk_div/clkdiv_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X33Y100   U8_clk_div/clkdiv_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X33Y100   U8_clk_div/clkdiv_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X33Y101   U8_clk_div/clkdiv_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X33Y101   U8_clk_div/clkdiv_reg[17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X33Y101   U8_clk_div/clkdiv_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X33Y101   U8_clk_div/clkdiv_reg[19]/C



