-y $XILINX/verilog/src/simprims
-y $XILINX/verilog/src/unisims
+libext+.v+
$XILINX/smartmodel/lin/wrappers/mtiverilog/GT11_SWIFT.v
$XILINX/smartmodel/lin/wrappers/mtiverilog/GT11_SWIFT_BIT.v

