.//hdd/home/gkhadge/IC_CAD/cadence/VLSIFinalProject/chip_run2/testfixture.verilog
