This is a 16 to 1 Multiplexer Implementation in the language VHDL. The 16 to 1 multiplexer accesses the 8 to 1, which accesses the 4 to 1, which accesses the 2 to 1. This is all done via the PORT MAP function in vhdl.
