$date
   Sun Aug  2 19:37:13 2020
$end
$version
  2018.2
$end
$timescale
  1ps
$end
$scope module tb_gates $end
$var reg 2 ! d_in [1:0] $end
$var reg 4 " d_out [3:0] $end
$var reg 1 # clk $end
$var reg 6 $ single_vector [5:0] $end
$var integer 32 % i $end
$var integer 32 & mm_count $end
$var parameter 32 ' COLUMNS [31:0] $end
$var parameter 32 ( INPUTS [31:0] $end
$var parameter 32 ) ROWS [31:0] $end
$scope module uut $end
$var reg 1 * f0 $end
$var reg 1 + f1 $end
$var reg 1 , f2 $end
$var reg 1 - f3 $end
$var wire 1 . a0 $end
$var wire 1 / b0 $end
$var wire 1 0 a1 $end
$var wire 1 1 b1 $end
$var wire 1 2 a2 $end
$var wire 1 3 b2 $end
$var wire 1 4 a3 $end
$var wire 1 5 b3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b0 "
0#
b1000 $
b0 %
b0 &
b110 '
b10 (
b100 )
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
$end
#5000
1#
#10000
0#
b1 &
#15000
1#
#20000
b1 !
b1011 "
0#
b11110 $
b1 %
1*
1+
1-
1.
10
12
14
#25000
1#
#30000
0#
b10 &
#35000
1#
#40000
b10 !
b1100 "
0#
b101110 $
b10 %
0*
0+
1,
1-
0.
1/
00
11
02
13
04
15
#45000
1#
#50000
0#
b11 &
#55000
1#
#60000
b11 !
b111 "
0#
b110011 $
b11 %
1*
1+
0-
1.
10
12
14
#65000
1#
#70000
0#
b100 &
#75000
1#
#80000
b100 %
