============================================================
   Tang Dynasty, V5.6.119222
      Copyright (c) 2012-2024 Anlogic Inc.
   Executable = D:/Anlogic/TD_5.6.5_Release_119.222/bin/td.exe
   Built at =   17:28:21 May 30 2024
   Run by =     admin
   Run Date =   Sun Mar  9 17:42:56 2025

   Run on =     GYT
============================================================
RUN-1002 : start command "open_project Cortex_M0.prj -phy"
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/Cortex_M0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.119222.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.119222 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/Cortex_M0_gate.db" in  1.291264s wall, 0.406250s user + 0.046875s system = 0.453125s CPU (35.1%)

RUN-1004 : used memory is 270 MB, reserved memory is 255 MB, peak memory is 283 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    new     |       new        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_4" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "keyboard_Interface/u_keyboard_scan/scan_clk" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_4 as clock net
SYN-4025 : Tag rtl::Net keyboard_Interface/u_keyboard_scan/scan_clk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard_Interface/u_keyboard_scan/scan_clk to drive 24 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7736 instances
RUN-0007 : 5443 luts, 2079 seqs, 51 mslices, 34 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8122 nets
RUN-1001 : 4640 nets have 2 pins
RUN-1001 : 2506 nets have [3 - 5] pins
RUN-1001 : 488 nets have [6 - 10] pins
RUN-1001 : 241 nets have [11 - 20] pins
RUN-1001 : 241 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     255     
RUN-1001 :   No   |  No   |  Yes  |     284     
RUN-1001 :   No   |  Yes  |  No   |     12      
RUN-1001 :   Yes  |  No   |  No   |     788     
RUN-1001 :   Yes  |  No   |  Yes  |     740     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  61   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 68
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7734 instances, 5443 luts, 2079 seqs, 85 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-0007 : Cell area utilization is 28%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.89696e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7734.
PHY-3001 : End clustering;  0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.46025e+06, overlap = 222.75
PHY-3002 : Step(2): len = 1.12201e+06, overlap = 238.312
PHY-3002 : Step(3): len = 719534, overlap = 292.594
PHY-3002 : Step(4): len = 569394, overlap = 362.531
PHY-3002 : Step(5): len = 466622, overlap = 408.438
PHY-3002 : Step(6): len = 430147, overlap = 445.094
PHY-3002 : Step(7): len = 338738, overlap = 486.188
PHY-3002 : Step(8): len = 338287, overlap = 496.344
PHY-3002 : Step(9): len = 266848, overlap = 502.625
PHY-3002 : Step(10): len = 263866, overlap = 508.312
PHY-3002 : Step(11): len = 250010, overlap = 507.875
PHY-3002 : Step(12): len = 248870, overlap = 509
PHY-3002 : Step(13): len = 241113, overlap = 513.062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.20011e-06
PHY-3002 : Step(14): len = 273580, overlap = 487.25
PHY-3002 : Step(15): len = 281240, overlap = 476.531
PHY-3002 : Step(16): len = 253824, overlap = 472.25
PHY-3002 : Step(17): len = 253325, overlap = 470.312
PHY-3002 : Step(18): len = 251512, overlap = 466.469
PHY-3002 : Step(19): len = 247653, overlap = 473.156
PHY-3002 : Step(20): len = 248055, overlap = 473.344
PHY-3002 : Step(21): len = 245638, overlap = 470.344
PHY-3002 : Step(22): len = 238316, overlap = 468.281
PHY-3002 : Step(23): len = 235863, overlap = 473.781
PHY-3002 : Step(24): len = 229781, overlap = 472.25
PHY-3002 : Step(25): len = 224337, overlap = 468.281
PHY-3002 : Step(26): len = 222492, overlap = 472.312
PHY-3002 : Step(27): len = 219189, overlap = 468.219
PHY-3002 : Step(28): len = 217821, overlap = 466.344
PHY-3002 : Step(29): len = 214816, overlap = 464.25
PHY-3002 : Step(30): len = 212839, overlap = 464.125
PHY-3002 : Step(31): len = 211011, overlap = 464.25
PHY-3002 : Step(32): len = 207528, overlap = 467.969
PHY-3002 : Step(33): len = 207626, overlap = 470.625
PHY-3002 : Step(34): len = 205512, overlap = 462.656
PHY-3002 : Step(35): len = 204753, overlap = 461.906
PHY-3002 : Step(36): len = 202277, overlap = 458.812
PHY-3002 : Step(37): len = 200729, overlap = 460.875
PHY-3002 : Step(38): len = 200897, overlap = 466.469
PHY-3002 : Step(39): len = 198343, overlap = 460.188
PHY-3002 : Step(40): len = 198251, overlap = 457.844
PHY-3002 : Step(41): len = 198336, overlap = 458.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.40023e-06
PHY-3002 : Step(42): len = 200336, overlap = 460.781
PHY-3002 : Step(43): len = 201547, overlap = 460.375
PHY-3002 : Step(44): len = 206740, overlap = 440.375
PHY-3002 : Step(45): len = 210975, overlap = 430.094
PHY-3002 : Step(46): len = 214332, overlap = 418.906
PHY-3002 : Step(47): len = 216130, overlap = 419.156
PHY-3002 : Step(48): len = 221201, overlap = 418.344
PHY-3002 : Step(49): len = 226851, overlap = 411.312
PHY-3002 : Step(50): len = 228181, overlap = 409.438
PHY-3002 : Step(51): len = 228970, overlap = 390.156
PHY-3002 : Step(52): len = 229052, overlap = 388.719
PHY-3002 : Step(53): len = 228929, overlap = 380.188
PHY-3002 : Step(54): len = 229973, overlap = 377.438
PHY-3002 : Step(55): len = 231342, overlap = 362.062
PHY-3002 : Step(56): len = 232130, overlap = 356.406
PHY-3002 : Step(57): len = 231690, overlap = 341.594
PHY-3002 : Step(58): len = 231472, overlap = 339.344
PHY-3002 : Step(59): len = 230019, overlap = 338.438
PHY-3002 : Step(60): len = 230077, overlap = 337.219
PHY-3002 : Step(61): len = 229316, overlap = 338.906
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.80046e-06
PHY-3002 : Step(62): len = 233696, overlap = 336.281
PHY-3002 : Step(63): len = 235192, overlap = 336.062
PHY-3002 : Step(64): len = 239806, overlap = 331.719
PHY-3002 : Step(65): len = 241538, overlap = 321.125
PHY-3002 : Step(66): len = 242733, overlap = 318.875
PHY-3002 : Step(67): len = 244974, overlap = 316.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.42391e-05
PHY-3002 : Step(68): len = 247311, overlap = 322.219
PHY-3002 : Step(69): len = 248884, overlap = 326.438
PHY-3002 : Step(70): len = 256800, overlap = 329.25
PHY-3002 : Step(71): len = 265654, overlap = 330.594
PHY-3002 : Step(72): len = 275012, overlap = 323.062
PHY-3002 : Step(73): len = 279094, overlap = 299.406
PHY-3002 : Step(74): len = 282047, overlap = 289.438
PHY-3002 : Step(75): len = 287371, overlap = 286.406
PHY-3002 : Step(76): len = 290755, overlap = 294.812
PHY-3002 : Step(77): len = 292449, overlap = 278.969
PHY-3002 : Step(78): len = 293047, overlap = 278.844
PHY-3002 : Step(79): len = 293354, overlap = 280.594
PHY-3002 : Step(80): len = 294044, overlap = 264.938
PHY-3002 : Step(81): len = 295388, overlap = 253.125
PHY-3002 : Step(82): len = 295576, overlap = 244.438
PHY-3002 : Step(83): len = 295491, overlap = 236.188
PHY-3002 : Step(84): len = 295077, overlap = 226.594
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.84783e-05
PHY-3002 : Step(85): len = 297804, overlap = 228
PHY-3002 : Step(86): len = 299637, overlap = 229.781
PHY-3002 : Step(87): len = 303220, overlap = 229.969
PHY-3002 : Step(88): len = 303819, overlap = 225
PHY-3002 : Step(89): len = 304752, overlap = 215.75
PHY-3002 : Step(90): len = 306704, overlap = 224.406
PHY-3002 : Step(91): len = 309132, overlap = 221.594
PHY-3002 : Step(92): len = 311144, overlap = 218.562
PHY-3002 : Step(93): len = 312956, overlap = 221.75
PHY-3002 : Step(94): len = 315640, overlap = 210.812
PHY-3002 : Step(95): len = 320884, overlap = 202.438
PHY-3002 : Step(96): len = 325857, overlap = 204.625
PHY-3002 : Step(97): len = 330514, overlap = 194.062
PHY-3002 : Step(98): len = 331631, overlap = 192.875
PHY-3002 : Step(99): len = 331502, overlap = 190.25
PHY-3002 : Step(100): len = 331151, overlap = 194.969
PHY-3002 : Step(101): len = 330981, overlap = 186.688
PHY-3002 : Step(102): len = 331558, overlap = 198.406
PHY-3002 : Step(103): len = 332660, overlap = 196.188
PHY-3002 : Step(104): len = 333194, overlap = 201
PHY-3002 : Step(105): len = 333008, overlap = 196.469
PHY-3002 : Step(106): len = 333094, overlap = 186.062
PHY-3002 : Step(107): len = 333481, overlap = 189.969
PHY-3002 : Step(108): len = 333386, overlap = 183
PHY-3002 : Step(109): len = 333692, overlap = 178.688
PHY-3002 : Step(110): len = 334138, overlap = 177.281
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.39239e-05
PHY-3002 : Step(111): len = 335624, overlap = 174.406
PHY-3002 : Step(112): len = 336246, overlap = 169.656
PHY-3002 : Step(113): len = 336980, overlap = 173.688
PHY-3001 : Before Legalized: Len = 336980
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021988s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.1%)

PHY-3001 : After Legalized: Len = 373622, Over = 38.6875
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8122.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 471168, over cnt = 1639(4%), over = 9577, worst = 61
PHY-1001 : End global iterations;  0.508898s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (30.7%)

PHY-1001 : Congestion index: top1 = 115.17, top5 = 80.15, top10 = 64.91, top15 = 55.90.
PHY-3001 : End congestion estimation;  0.611685s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (30.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.9902e-06
PHY-3002 : Step(114): len = 340795, overlap = 147.375
PHY-3002 : Step(115): len = 339115, overlap = 183.938
PHY-3002 : Step(116): len = 319464, overlap = 211.594
PHY-3002 : Step(117): len = 298158, overlap = 228.312
PHY-3002 : Step(118): len = 294254, overlap = 236.469
PHY-3002 : Step(119): len = 284169, overlap = 257.375
PHY-3002 : Step(120): len = 276599, overlap = 287
PHY-3002 : Step(121): len = 272853, overlap = 298.125
PHY-3002 : Step(122): len = 265981, overlap = 299.969
PHY-3002 : Step(123): len = 258467, overlap = 310.312
PHY-3002 : Step(124): len = 257652, overlap = 313.688
PHY-3002 : Step(125): len = 253854, overlap = 320.531
PHY-3002 : Step(126): len = 253914, overlap = 323.344
PHY-3002 : Step(127): len = 254338, overlap = 325.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.9804e-06
PHY-3002 : Step(128): len = 258577, overlap = 320.812
PHY-3002 : Step(129): len = 266283, overlap = 310.438
PHY-3002 : Step(130): len = 276194, overlap = 284.656
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.19608e-05
PHY-3002 : Step(131): len = 287402, overlap = 255.812
PHY-3002 : Step(132): len = 306298, overlap = 240.156
PHY-3002 : Step(133): len = 330819, overlap = 178.219
PHY-3002 : Step(134): len = 327918, overlap = 170.188
PHY-3002 : Step(135): len = 325809, overlap = 168.344
PHY-3002 : Step(136): len = 326012, overlap = 167.625
PHY-3002 : Step(137): len = 320430, overlap = 174.469
PHY-3002 : Step(138): len = 320799, overlap = 176.344
PHY-3002 : Step(139): len = 320890, overlap = 176.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.39216e-05
PHY-3002 : Step(140): len = 339354, overlap = 163.281
PHY-3002 : Step(141): len = 350136, overlap = 153.875
PHY-3002 : Step(142): len = 366541, overlap = 107.281
PHY-3002 : Step(143): len = 366587, overlap = 83.3438
PHY-3002 : Step(144): len = 368403, overlap = 74.9688
PHY-3002 : Step(145): len = 368811, overlap = 48.5938
PHY-3002 : Step(146): len = 368730, overlap = 41.9688
PHY-3002 : Step(147): len = 368934, overlap = 35.5
PHY-3002 : Step(148): len = 370320, overlap = 34.4062
PHY-3002 : Step(149): len = 370355, overlap = 32.4375
PHY-3002 : Step(150): len = 369917, overlap = 35.0312
PHY-3002 : Step(151): len = 369983, overlap = 36.2188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.78432e-05
PHY-3002 : Step(152): len = 386070, overlap = 19.5938
PHY-3002 : Step(153): len = 392342, overlap = 17.75
PHY-3002 : Step(154): len = 399912, overlap = 15.75
PHY-3002 : Step(155): len = 399751, overlap = 15.6562
PHY-3002 : Step(156): len = 400431, overlap = 17.625
PHY-3002 : Step(157): len = 399117, overlap = 20.6562
PHY-3002 : Step(158): len = 397362, overlap = 22.5
PHY-3002 : Step(159): len = 398608, overlap = 19.125
PHY-3002 : Step(160): len = 399557, overlap = 18.4062
PHY-3002 : Step(161): len = 400460, overlap = 15.9062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.56865e-05
PHY-3002 : Step(162): len = 419410, overlap = 11.375
PHY-3002 : Step(163): len = 424659, overlap = 10.5938
PHY-3002 : Step(164): len = 429474, overlap = 9.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000191373
PHY-3002 : Step(165): len = 447770, overlap = 3.5625
PHY-3002 : Step(166): len = 454534, overlap = 4.53125
PHY-3002 : Step(167): len = 453108, overlap = 6.9375
PHY-3002 : Step(168): len = 452046, overlap = 8.65625
PHY-3002 : Step(169): len = 453563, overlap = 8.84375
PHY-3002 : Step(170): len = 456110, overlap = 9.6875
PHY-3002 : Step(171): len = 456545, overlap = 9.5
PHY-3002 : Step(172): len = 456974, overlap = 8.34375
PHY-3002 : Step(173): len = 455307, overlap = 7.4375
PHY-3002 : Step(174): len = 454476, overlap = 5.125
PHY-3002 : Step(175): len = 453605, overlap = 4.4375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000369377
PHY-3002 : Step(176): len = 461956, overlap = 2.375
PHY-3002 : Step(177): len = 467657, overlap = 1.375
PHY-3002 : Step(178): len = 473064, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8/8122.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 604176, over cnt = 1608(4%), over = 6996, worst = 44
PHY-1001 : End global iterations;  0.489883s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (57.4%)

PHY-1001 : Congestion index: top1 = 73.10, top5 = 56.88, top10 = 48.72, top15 = 44.08.
PHY-3001 : End congestion estimation;  0.601819s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (51.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.46591e-05
PHY-3002 : Step(179): len = 463803, overlap = 14
PHY-3002 : Step(180): len = 456339, overlap = 19.25
PHY-3002 : Step(181): len = 444385, overlap = 21.4375
PHY-3002 : Step(182): len = 430586, overlap = 18.125
PHY-3002 : Step(183): len = 425370, overlap = 22.1562
PHY-3002 : Step(184): len = 418246, overlap = 29.4688
PHY-3002 : Step(185): len = 412157, overlap = 21.4062
PHY-3002 : Step(186): len = 407994, overlap = 18
PHY-3002 : Step(187): len = 403655, overlap = 20.125
PHY-3002 : Step(188): len = 398694, overlap = 20.5312
PHY-3002 : Step(189): len = 397129, overlap = 23.7812
PHY-3002 : Step(190): len = 394585, overlap = 25.2812
PHY-3002 : Step(191): len = 393337, overlap = 30.6562
PHY-3002 : Step(192): len = 391708, overlap = 29.5312
PHY-3002 : Step(193): len = 389870, overlap = 30.375
PHY-3002 : Step(194): len = 389626, overlap = 30.2812
PHY-3002 : Step(195): len = 388476, overlap = 30.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000189318
PHY-3002 : Step(196): len = 397722, overlap = 22.875
PHY-3002 : Step(197): len = 400673, overlap = 22.25
PHY-3002 : Step(198): len = 405248, overlap = 21.9062
PHY-3002 : Step(199): len = 406652, overlap = 21.1875
PHY-3002 : Step(200): len = 408640, overlap = 16
PHY-3002 : Step(201): len = 409839, overlap = 15
PHY-3002 : Step(202): len = 410847, overlap = 16.1562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000378637
PHY-3002 : Step(203): len = 416623, overlap = 11.8125
PHY-3002 : Step(204): len = 423416, overlap = 11
PHY-3002 : Step(205): len = 430276, overlap = 12.875
PHY-3002 : Step(206): len = 432470, overlap = 13.4375
PHY-3002 : Step(207): len = 433450, overlap = 13.5312
PHY-3002 : Step(208): len = 434359, overlap = 12.625
PHY-3002 : Step(209): len = 434723, overlap = 9.9375
PHY-3002 : Step(210): len = 434984, overlap = 10.3438
PHY-3002 : Step(211): len = 435084, overlap = 9.59375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000757273
PHY-3002 : Step(212): len = 438519, overlap = 8.96875
PHY-3002 : Step(213): len = 443523, overlap = 8.6875
PHY-3002 : Step(214): len = 451088, overlap = 6.9375
PHY-3002 : Step(215): len = 454587, overlap = 5.375
PHY-3002 : Step(216): len = 456543, overlap = 3.84375
PHY-3002 : Step(217): len = 457916, overlap = 4.75
PHY-3002 : Step(218): len = 458053, overlap = 4.84375
PHY-3002 : Step(219): len = 458233, overlap = 4.875
PHY-3002 : Step(220): len = 458535, overlap = 4.28125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00123575
PHY-3002 : Step(221): len = 460150, overlap = 3.34375
PHY-3002 : Step(222): len = 461727, overlap = 4.0625
PHY-3002 : Step(223): len = 463349, overlap = 3.96875
PHY-3002 : Step(224): len = 466743, overlap = 2.53125
PHY-3002 : Step(225): len = 469764, overlap = 3.03125
PHY-3002 : Step(226): len = 471797, overlap = 4.15625
PHY-3002 : Step(227): len = 472879, overlap = 3.875
PHY-3002 : Step(228): len = 473489, overlap = 3.8125
PHY-3002 : Step(229): len = 473561, overlap = 3.9375
PHY-3002 : Step(230): len = 473437, overlap = 3.6875
PHY-3002 : Step(231): len = 473260, overlap = 3.21875
PHY-3002 : Step(232): len = 473124, overlap = 2.65625
PHY-3002 : Step(233): len = 473393, overlap = 2
PHY-3002 : Step(234): len = 473459, overlap = 2.0625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 85.59 peak overflow 1.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 262/8122.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 632400, over cnt = 1545(4%), over = 5703, worst = 34
PHY-1001 : End global iterations;  0.567656s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (16.5%)

PHY-1001 : Congestion index: top1 = 63.69, top5 = 50.69, top10 = 44.24, top15 = 40.42.
PHY-1001 : End incremental global routing;  0.684089s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (13.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 38384, tnet num: 8120, tinst num: 7734, tnode num: 45855, tedge num: 62481.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.392560s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (8.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.226733s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (11.5%)

OPT-1001 : Current memory(MB): used = 405, reserve = 392, peak = 405.
OPT-1001 : End physical optimization;  1.281635s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (11.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5443 LUT to BLE ...
SYN-4008 : Packed 5443 LUT and 724 SEQ to BLE.
SYN-4003 : Packing 1355 remaining SEQ's ...
SYN-4005 : Packed 1231 SEQ with LUT/SLICE
SYN-4006 : 3492 single LUT's are left
SYN-4006 : 124 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5567/5781 primitive instances ...
PHY-3001 : End packing;  0.369320s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3338 instances
RUN-1001 : 1605 mslices, 1604 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 7562 nets
RUN-1001 : 3808 nets have 2 pins
RUN-1001 : 2677 nets have [3 - 5] pins
RUN-1001 : 572 nets have [6 - 10] pins
RUN-1001 : 247 nets have [11 - 20] pins
RUN-1001 : 253 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 3336 instances, 3209 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 492180, Over = 19.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3712/7562.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 657648, over cnt = 1419(4%), over = 3467, worst = 22
PHY-1002 : len = 670904, over cnt = 843(2%), over = 1799, worst = 13
PHY-1002 : len = 687056, over cnt = 211(0%), over = 324, worst = 10
PHY-1002 : len = 688992, over cnt = 85(0%), over = 123, worst = 6
PHY-1002 : len = 690592, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.911785s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (20.6%)

PHY-1001 : Congestion index: top1 = 52.93, top5 = 44.76, top10 = 40.67, top15 = 37.99.
PHY-3001 : End congestion estimation;  1.074932s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (26.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.86717e-05
PHY-3002 : Step(235): len = 474102, overlap = 26.5
PHY-3002 : Step(236): len = 456530, overlap = 36.75
PHY-3002 : Step(237): len = 446076, overlap = 44.75
PHY-3002 : Step(238): len = 440987, overlap = 48.25
PHY-3002 : Step(239): len = 436858, overlap = 47.75
PHY-3002 : Step(240): len = 433812, overlap = 43.75
PHY-3002 : Step(241): len = 431965, overlap = 49.5
PHY-3002 : Step(242): len = 430222, overlap = 49.75
PHY-3002 : Step(243): len = 428783, overlap = 49.5
PHY-3002 : Step(244): len = 426165, overlap = 51
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.73433e-05
PHY-3002 : Step(245): len = 440162, overlap = 44
PHY-3002 : Step(246): len = 450096, overlap = 34
PHY-3002 : Step(247): len = 451198, overlap = 31.25
PHY-3002 : Step(248): len = 452239, overlap = 31.25
PHY-3002 : Step(249): len = 454262, overlap = 29.75
PHY-3002 : Step(250): len = 455508, overlap = 27.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000194687
PHY-3002 : Step(251): len = 465694, overlap = 21.5
PHY-3002 : Step(252): len = 474951, overlap = 17.75
PHY-3002 : Step(253): len = 477581, overlap = 16.25
PHY-3002 : Step(254): len = 481184, overlap = 14.25
PHY-3002 : Step(255): len = 484393, overlap = 11
PHY-3002 : Step(256): len = 484610, overlap = 8.75
PHY-3002 : Step(257): len = 484107, overlap = 9
PHY-3002 : Step(258): len = 483264, overlap = 12.25
PHY-3002 : Step(259): len = 483250, overlap = 13.5
PHY-3002 : Step(260): len = 484005, overlap = 13
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000357917
PHY-3002 : Step(261): len = 490064, overlap = 11
PHY-3002 : Step(262): len = 495640, overlap = 10
PHY-3002 : Step(263): len = 497606, overlap = 12
PHY-3002 : Step(264): len = 498614, overlap = 12.25
PHY-3002 : Step(265): len = 499967, overlap = 9
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000630177
PHY-3002 : Step(266): len = 503059, overlap = 9.75
PHY-3002 : Step(267): len = 506296, overlap = 8.5
PHY-3002 : Step(268): len = 510914, overlap = 7
PHY-3002 : Step(269): len = 512588, overlap = 4.25
PHY-3002 : Step(270): len = 512146, overlap = 5.5
PHY-3002 : Step(271): len = 511752, overlap = 5.75
PHY-3002 : Step(272): len = 511782, overlap = 5.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00108555
PHY-3002 : Step(273): len = 513899, overlap = 4.75
PHY-3002 : Step(274): len = 516526, overlap = 4
PHY-3002 : Step(275): len = 516635, overlap = 4.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00184451
PHY-3002 : Step(276): len = 517676, overlap = 3
PHY-3002 : Step(277): len = 522409, overlap = 4
PHY-3002 : Step(278): len = 524508, overlap = 3.25
PHY-3002 : Step(279): len = 525146, overlap = 3.25
PHY-3002 : Step(280): len = 524969, overlap = 3.5
PHY-3002 : Step(281): len = 524100, overlap = 3.75
PHY-3002 : Step(282): len = 523733, overlap = 4.5
PHY-3002 : Step(283): len = 523649, overlap = 4.25
PHY-3001 : Before Legalized: Len = 523649
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.842617s wall, 0.078125s user + 0.296875s system = 0.375000s CPU (44.5%)

PHY-3001 : After Legalized: Len = 537560, Over = 0
PHY-3001 : Trial Legalized: Len = 537560
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 123/7562.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 690544, over cnt = 1176(3%), over = 2281, worst = 11
PHY-1002 : len = 699184, over cnt = 600(1%), over = 1053, worst = 10
PHY-1002 : len = 705208, over cnt = 291(0%), over = 484, worst = 9
PHY-1002 : len = 709528, over cnt = 72(0%), over = 100, worst = 5
PHY-1002 : len = 710712, over cnt = 9(0%), over = 16, worst = 5
PHY-1001 : End global iterations;  1.035547s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (33.2%)

PHY-1001 : Congestion index: top1 = 53.19, top5 = 44.95, top10 = 41.00, top15 = 38.47.
PHY-3001 : End congestion estimation;  1.209710s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (33.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000134771
PHY-3002 : Step(284): len = 510222, overlap = 2.25
PHY-3002 : Step(285): len = 497804, overlap = 6.5
PHY-3002 : Step(286): len = 492087, overlap = 9.5
PHY-3002 : Step(287): len = 487661, overlap = 14.75
PHY-3002 : Step(288): len = 484095, overlap = 16.75
PHY-3002 : Step(289): len = 482846, overlap = 14.5
PHY-3002 : Step(290): len = 481510, overlap = 14.25
PHY-3002 : Step(291): len = 481309, overlap = 13
PHY-3002 : Step(292): len = 480470, overlap = 13.75
PHY-3001 : Before Legalized: Len = 480470
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010831s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 488788, Over = 0
PHY-3001 : Legalized: Len = 488788, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015234s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 5 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 488830, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 332/7562.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 636552, over cnt = 1223(3%), over = 2466, worst = 11
PHY-1002 : len = 647400, over cnt = 638(1%), over = 1100, worst = 11
PHY-1002 : len = 653720, over cnt = 294(0%), over = 505, worst = 9
PHY-1002 : len = 656312, over cnt = 216(0%), over = 338, worst = 7
PHY-1002 : len = 660944, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End global iterations;  1.080527s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (33.3%)

PHY-1001 : Congestion index: top1 = 50.11, top5 = 42.51, top10 = 38.77, top15 = 36.47.
PHY-1001 : End incremental global routing;  1.229898s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (34.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37214, tnet num: 7560, tinst num: 3336, tnode num: 43407, tedge num: 62381.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.631665s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (49.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.014837s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (38.0%)

OPT-1001 : Current memory(MB): used = 435, reserve = 424, peak = 435.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.008421s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7070/7562.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 660944, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 660984, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.108115s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (28.9%)

PHY-1001 : Congestion index: top1 = 50.11, top5 = 42.51, top10 = 38.77, top15 = 36.46.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.009491s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 49.724138
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.327898s wall, 0.859375s user + 0.000000s system = 0.859375s CPU (36.9%)

RUN-1003 : finish command "place" in  15.107365s wall, 5.859375s user + 0.859375s system = 6.718750s CPU (44.5%)

RUN-1004 : used memory is 384 MB, reserved memory is 373 MB, peak memory is 440 MB
RUN-1002 : start command "export_db Cortex_M0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_place.db" in  1.299229s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (42.1%)

RUN-1004 : used memory is 384 MB, reserved memory is 374 MB, peak memory is 516 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3338 instances
RUN-1001 : 1605 mslices, 1604 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 7562 nets
RUN-1001 : 3808 nets have 2 pins
RUN-1001 : 2677 nets have [3 - 5] pins
RUN-1001 : 572 nets have [6 - 10] pins
RUN-1001 : 247 nets have [11 - 20] pins
RUN-1001 : 253 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37214, tnet num: 7560, tinst num: 3336, tnode num: 43407, tedge num: 62381.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1605 mslices, 1604 lslices, 41 pads, 80 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7560 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3404 clock pins, and constraint 6172 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 634216, over cnt = 1237(3%), over = 2479, worst = 11
PHY-1002 : len = 645120, over cnt = 674(1%), over = 1146, worst = 11
PHY-1002 : len = 652560, over cnt = 296(0%), over = 519, worst = 9
PHY-1002 : len = 659752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.962524s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (48.7%)

PHY-1001 : Congestion index: top1 = 50.22, top5 = 42.47, top10 = 38.74, top15 = 36.44.
PHY-1001 : End global routing;  1.121947s wall, 0.468750s user + 0.046875s system = 0.515625s CPU (46.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 480, reserve = 471, peak = 516.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance col[3]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[2]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[1]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net keyboard_Interface/u_keyboard_scan/scan_clk_syn_4 will be merged with clock keyboard_Interface/u_keyboard_scan/scan_clk
PHY-1001 : Current memory(MB): used = 743, reserve = 736, peak = 743.
PHY-1001 : End build detailed router design. 3.255365s wall, 0.937500s user + 0.093750s system = 1.031250s CPU (31.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 90728, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.607490s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (46.3%)

PHY-1001 : Current memory(MB): used = 777, reserve = 772, peak = 777.
PHY-1001 : End phase 1; 0.611518s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (46.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 2.04534e+06, over cnt = 650(0%), over = 656, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 787, reserve = 782, peak = 787.
PHY-1001 : End initial routed; 32.144736s wall, 13.796875s user + 0.203125s system = 14.000000s CPU (43.6%)

PHY-1001 : Current memory(MB): used = 787, reserve = 782, peak = 787.
PHY-1001 : End phase 2; 32.144766s wall, 13.796875s user + 0.203125s system = 14.000000s CPU (43.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.01589e+06, over cnt = 152(0%), over = 152, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.858549s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (58.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.01071e+06, over cnt = 29(0%), over = 29, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.496042s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (25.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.01059e+06, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.125421s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (49.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.0106e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.106697s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (29.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.01059e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.078795s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 212 feed throughs used by 121 nets
PHY-1001 : End commit to database; 1.143316s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (35.5%)

PHY-1001 : Current memory(MB): used = 852, reserve = 850, peak = 852.
PHY-1001 : End phase 3; 3.960898s wall, 1.812500s user + 0.000000s system = 1.812500s CPU (45.8%)

PHY-1003 : Routed, final wirelength = 2.01059e+06
PHY-1001 : Current memory(MB): used = 854, reserve = 851, peak = 854.
PHY-1001 : End export database. 0.022998s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.9%)

PHY-1001 : End detail routing;  40.198409s wall, 16.906250s user + 0.343750s system = 17.250000s CPU (42.9%)

RUN-1003 : finish command "route" in  42.267953s wall, 17.609375s user + 0.390625s system = 18.000000s CPU (42.6%)

RUN-1004 : used memory is 763 MB, reserved memory is 765 MB, peak memory is 854 MB
RUN-1002 : start command "report_area -io_info -file Cortex_M0_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        41
  #input                    7
  #output                  17
  #inout                   17

Utilization Statistics
#lut                     5961   out of  19600   30.41%
#reg                     2091   out of  19600   10.67%
#le                      6085
  #lut only              3994   out of   6085   65.64%
  #reg only               124   out of   6085    2.04%
  #lut&reg               1967   out of   6085   32.33%
#dsp                        3   out of     29   10.34%
#bram                      64   out of     64  100.00%
  #bram9k                  64
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       41   out of    188   21.81%
  #ireg                     5
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                       Type               DriverType         Driver                                                      Fanout
#1        clk_dup_4                                      GCLK               io                 clk_syn_5.di                                                1611
#2        SWCLK_dup_1                                    GCLK               io                 SWCLK_syn_2.di                                              73
#3        keyboard_Interface/u_keyboard_scan/scan_clk    GCLK               mslice             keyboard_Interface/u_keyboard_scan/scan_clk_reg_syn_9.q1    18


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT         E3        LVTTL33           N/A          PULLUP      NONE    
    SWCLK         INPUT         K3        LVTTL33           N/A          PULLUP      NONE    
     clk          INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
    col[3]        INPUT        F10        LVTTL33           N/A          PULLUP      IREG    
    col[2]        INPUT        C11        LVTTL33           N/A          PULLUP      IREG    
    col[1]        INPUT        D11        LVTTL33           N/A          PULLUP      IREG    
    col[0]        INPUT        E11        LVTTL33           N/A          PULLUP      IREG    
     beep        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    row[3]       OUTPUT         D9        LVTTL33            8            NONE       OREG    
    row[2]       OUTPUT         F9        LVTTL33            8            NONE       OREG    
    row[1]       OUTPUT        C10        LVTTL33            8            NONE       OREG    
    row[0]       OUTPUT        E10        LVTTL33            8            NONE       OREG    
  seg_led[7]     OUTPUT         C8        LVCMOS33           8            NONE       NONE    
  seg_led[6]     OUTPUT         A8        LVCMOS33           8            NONE       NONE    
  seg_led[5]     OUTPUT         B5        LVCMOS33           8            NONE       NONE    
  seg_led[4]     OUTPUT         A7        LVCMOS33           8            NONE       NONE    
  seg_led[3]     OUTPUT         E8        LVCMOS33           8            NONE       NONE    
  seg_led[2]     OUTPUT         B8        LVCMOS33           8            NONE       NONE    
  seg_led[1]     OUTPUT         A6        LVCMOS33           8            NONE       NONE    
  seg_led[0]     OUTPUT         A4        LVCMOS33           8            NONE       NONE    
  seg_sel[3]     OUTPUT         C9        LVCMOS33           8            NONE       NONE    
  seg_sel[2]     OUTPUT         B6        LVCMOS33           8            NONE       NONE    
  seg_sel[1]     OUTPUT         A5        LVCMOS33           8            NONE       NONE    
  seg_sel[0]     OUTPUT         A3        LVCMOS33           8            NONE       NONE    
    LED[7]        INOUT        F16        LVCMOS33           8           PULLUP      NONE    
    LED[6]        INOUT        E16        LVCMOS33           8           PULLUP      NONE    
    LED[5]        INOUT        E13        LVCMOS33           8           PULLUP      NONE    
    LED[4]        INOUT        C16        LVCMOS33           8           PULLUP      NONE    
    LED[3]        INOUT        C15        LVCMOS33           8           PULLUP      NONE    
    LED[2]        INOUT        B16        LVCMOS33           8           PULLUP      NONE    
    LED[1]        INOUT        B15        LVCMOS33           8           PULLUP      NONE    
    LED[0]        INOUT        B14        LVCMOS33           8           PULLUP      OREG    
    SW[7]         INOUT        A14        LVCMOS33           8           PULLUP      NONE    
    SW[6]         INOUT        A13        LVCMOS33           8           PULLUP      NONE    
    SW[5]         INOUT        B12        LVCMOS33           8           PULLUP      NONE    
    SW[4]         INOUT        A12        LVCMOS33           8           PULLUP      NONE    
    SW[3]         INOUT        A11        LVCMOS33           8           PULLUP      NONE    
    SW[2]         INOUT        B10        LVCMOS33           8           PULLUP      NONE    
    SW[1]         INOUT        A10        LVCMOS33           8           PULLUP      NONE    
    SW[0]         INOUT         A9        LVCMOS33           8           PULLUP      NONE    
    SWDIO         INOUT         K6        LVTTL33            8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance              |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                   |CortexM0_SoC         |6085   |5876    |85      |2101    |80      |3       |
|  CortexM0            |cortexm0ds_logic     |5190   |5094    |65      |1367    |0       |3       |
|  GPIO_Interface      |AHBlite_GPIO         |214    |207     |0       |173     |0       |0       |
|  Interconncet        |AHBlite_Interconnect |6      |6       |0       |6       |0       |0       |
|    SlaveMUX          |AHBlite_SlaveMUX     |6      |6       |0       |6       |0       |0       |
|  RAMCODE_Interface   |AHBlite_Block_RAM    |26     |26      |0       |19      |16      |0       |
|    RAM               |Block_RAM            |0      |0       |0       |0       |16      |0       |
|  RAMDATA_Interface   |AHBlite_Block_RAM    |47     |47      |0       |26      |64      |0       |
|    RAM               |Block_RAM            |0      |0       |0       |0       |64      |0       |
|  SEG_Interface       |AHBlite_SEG          |203    |186     |0       |189     |0       |0       |
|    u_seg_led_decoder |seg_led_decoder      |6      |6       |0       |0       |0       |0       |
|    u_seg_sel_decoder |seg_sel_decoder      |5      |5       |0       |0       |0       |0       |
|  keyboard_Interface  |AHBlite_keyboard     |393    |304     |20      |311     |0       |0       |
|    u_key_filter      |key_filter           |80     |62      |11      |59      |0       |0       |
|    u_keyboard_scan   |keyboard_scan        |66     |44      |9       |46      |0       |0       |
|    u_onehot2bin1ry   |onehot2bin1ry        |23     |23      |0       |4       |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3767  
    #2          2       1709  
    #3          3       460   
    #4          4       508   
    #5        5-10      610   
    #6        11-50     414   
    #7       51-100      45   
    #8       101-500     2    
    #9        >500       1    
  Average     3.71            

RUN-1002 : start command "export_db Cortex_M0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_pr.db" in  1.476663s wall, 0.812500s user + 0.046875s system = 0.859375s CPU (58.2%)

RUN-1004 : used memory is 752 MB, reserved memory is 750 MB, peak memory is 859 MB
RUN-1002 : start command "export_bid Cortex_M0_inst.bid"
RUN-1002 : start command "bitgen -bit Cortex_M0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3336
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7562, pip num: 111152
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 212
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2992 valid insts, and 284244 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101110000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Cortex_M0.bit.
RUN-1003 : finish command "bitgen -bit Cortex_M0.bit" in  8.406923s wall, 46.078125s user + 0.109375s system = 46.187500s CPU (549.4%)

RUN-1004 : used memory is 752 MB, reserved memory is 746 MB, peak memory is 947 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20250309_174256.log"
