0.6
2017.1
Apr 14 2017
19:10:27
C:/Users/yanni/Documents/18.335/finalproj/DSP/DSP.sim/sim_1/behav/glbl.v,1492045073,verilog,,,,glbl,,,,,,,,
C:/Users/yanni/Documents/18.335/finalproj/DSP/DSP.srcs/sim_1/new/firtb.v,1493861512,verilog,,,,firtb,,,,,,,,
C:/Users/yanni/Documents/18.335/finalproj/DSP/DSP.srcs/sources_1/new/fir_fixedpoint.v,1493861414,verilog,,,,fir_fixedpoint,,,,,,,,
C:/Users/yanni/Documents/18.335/finalproj/DSP/DSP.srcs/sources_1/new/memory.v,1493861046,verilog,,,,memory,,,,,,,,
