-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity demodulationFM is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    y_I_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
    y_I_V_V_empty_n : IN STD_LOGIC;
    y_I_V_V_read : OUT STD_LOGIC;
    y_Q_V_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
    y_Q_V_V_empty_n : IN STD_LOGIC;
    y_Q_V_V_read : OUT STD_LOGIC;
    y_demod_d_V_V_din : OUT STD_LOGIC_VECTOR (17 downto 0);
    y_demod_d_V_V_full_n : IN STD_LOGIC;
    y_demod_d_V_V_write : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of demodulationFM is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "demodulationFM,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7k70t-fbv676-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=10.525000,HLS_SYN_LAT=100083,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=58,HLS_SYN_FF=13004,HLS_SYN_LUT=9775,HLS_VERSION=2019_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv17_186A0 : STD_LOGIC_VECTOR (16 downto 0) := "11000011010100000";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv18_10000 : STD_LOGIC_VECTOR (17 downto 0) := "010000000000000000";
    constant ap_const_lv18_30000 : STD_LOGIC_VECTOR (17 downto 0) := "110000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_100 : STD_LOGIC_VECTOR (9 downto 0) := "0100000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_41 : STD_LOGIC_VECTOR (9 downto 0) := "0001000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv10_C0 : STD_LOGIC_VECTOR (9 downto 0) := "0011000000";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv17_50 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001010000";
    constant ap_const_lv18_123A : STD_LOGIC_VECTOR (17 downto 0) := "000001001000111010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv10_40 : STD_LOGIC_VECTOR (9 downto 0) := "0001000000";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv25_3B : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000111011";
    constant ap_const_lv26_5D : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000001011101";
    constant ap_const_lv27_89 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000010001001";
    constant ap_const_lv27_BE : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000010111110";
    constant ap_const_lv27_FB : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000011111011";
    constant ap_const_lv28_13E : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000100111110";
    constant ap_const_lv28_184 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000110000100";
    constant ap_const_lv28_1C9 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000111001001";
    constant ap_const_lv29_209 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000001000001001";
    constant ap_const_lv29_241 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000001001000001";
    constant ap_const_lv29_26B : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000001001101011";
    constant ap_const_lv29_286 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000001010000110";
    constant ap_const_lv29_28F : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000001010001111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal cos_table_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal cos_table_ce0 : STD_LOGIC;
    signal cos_table_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal sin_table_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal sin_table_ce0 : STD_LOGIC;
    signal sin_table_q0 : STD_LOGIC_VECTOR (8 downto 0);
    signal y_I_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln176_reg_4179 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_4179_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal y_Q_V_V_blk_n : STD_LOGIC;
    signal y_demod_d_V_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter82 : STD_LOGIC := '0';
    signal icmp_ln219_reg_4259 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter81_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter81_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal value_V_3_reg_405 : STD_LOGIC_VECTOR (17 downto 0);
    signal l_0_reg_416 : STD_LOGIC_VECTOR (16 downto 0);
    signal phi_urem_reg_427 : STD_LOGIC_VECTOR (16 downto 0);
    signal hwin_Q_29_V_reg_516 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_29_V_reg_516_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state18_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_state19_pp0_stage0_iter17 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter18 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter19 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter20 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter21 : BOOLEAN;
    signal ap_block_state24_pp0_stage0_iter22 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter23 : BOOLEAN;
    signal ap_block_state26_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_state27_pp0_stage0_iter25 : BOOLEAN;
    signal ap_block_state28_pp0_stage0_iter26 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter27 : BOOLEAN;
    signal ap_block_state30_pp0_stage0_iter28 : BOOLEAN;
    signal ap_block_state31_pp0_stage0_iter29 : BOOLEAN;
    signal ap_block_state32_pp0_stage0_iter30 : BOOLEAN;
    signal ap_block_state33_pp0_stage0_iter31 : BOOLEAN;
    signal ap_block_state34_pp0_stage0_iter32 : BOOLEAN;
    signal ap_block_state35_pp0_stage0_iter33 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter34 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter35 : BOOLEAN;
    signal ap_block_state38_pp0_stage0_iter36 : BOOLEAN;
    signal ap_block_state39_pp0_stage0_iter37 : BOOLEAN;
    signal ap_block_state40_pp0_stage0_iter38 : BOOLEAN;
    signal ap_block_state41_pp0_stage0_iter39 : BOOLEAN;
    signal ap_block_state42_pp0_stage0_iter40 : BOOLEAN;
    signal ap_block_state43_pp0_stage0_iter41 : BOOLEAN;
    signal ap_block_state44_pp0_stage0_iter42 : BOOLEAN;
    signal ap_block_state45_pp0_stage0_iter43 : BOOLEAN;
    signal ap_block_state46_pp0_stage0_iter44 : BOOLEAN;
    signal ap_block_state47_pp0_stage0_iter45 : BOOLEAN;
    signal ap_block_state48_pp0_stage0_iter46 : BOOLEAN;
    signal ap_block_state49_pp0_stage0_iter47 : BOOLEAN;
    signal ap_block_state50_pp0_stage0_iter48 : BOOLEAN;
    signal ap_block_state51_pp0_stage0_iter49 : BOOLEAN;
    signal ap_block_state52_pp0_stage0_iter50 : BOOLEAN;
    signal ap_block_state53_pp0_stage0_iter51 : BOOLEAN;
    signal ap_block_state54_pp0_stage0_iter52 : BOOLEAN;
    signal ap_block_state55_pp0_stage0_iter53 : BOOLEAN;
    signal ap_block_state56_pp0_stage0_iter54 : BOOLEAN;
    signal ap_block_state57_pp0_stage0_iter55 : BOOLEAN;
    signal ap_block_state58_pp0_stage0_iter56 : BOOLEAN;
    signal ap_block_state59_pp0_stage0_iter57 : BOOLEAN;
    signal ap_block_state60_pp0_stage0_iter58 : BOOLEAN;
    signal ap_block_state61_pp0_stage0_iter59 : BOOLEAN;
    signal ap_block_state62_pp0_stage0_iter60 : BOOLEAN;
    signal ap_block_state63_pp0_stage0_iter61 : BOOLEAN;
    signal ap_block_state64_pp0_stage0_iter62 : BOOLEAN;
    signal ap_block_state65_pp0_stage0_iter63 : BOOLEAN;
    signal ap_block_state66_pp0_stage0_iter64 : BOOLEAN;
    signal ap_block_state67_pp0_stage0_iter65 : BOOLEAN;
    signal ap_block_state68_pp0_stage0_iter66 : BOOLEAN;
    signal ap_block_state69_pp0_stage0_iter67 : BOOLEAN;
    signal ap_block_state70_pp0_stage0_iter68 : BOOLEAN;
    signal ap_block_state71_pp0_stage0_iter69 : BOOLEAN;
    signal ap_block_state72_pp0_stage0_iter70 : BOOLEAN;
    signal ap_block_state73_pp0_stage0_iter71 : BOOLEAN;
    signal ap_block_state74_pp0_stage0_iter72 : BOOLEAN;
    signal ap_block_state75_pp0_stage0_iter73 : BOOLEAN;
    signal ap_block_state76_pp0_stage0_iter74 : BOOLEAN;
    signal ap_block_state77_pp0_stage0_iter75 : BOOLEAN;
    signal ap_block_state78_pp0_stage0_iter76 : BOOLEAN;
    signal ap_block_state79_pp0_stage0_iter77 : BOOLEAN;
    signal ap_block_state80_pp0_stage0_iter78 : BOOLEAN;
    signal ap_block_state81_pp0_stage0_iter79 : BOOLEAN;
    signal ap_block_state82_pp0_stage0_iter80 : BOOLEAN;
    signal ap_block_state83_pp0_stage0_iter81 : BOOLEAN;
    signal ap_predicate_op850_write_state84 : BOOLEAN;
    signal ap_block_state84_pp0_stage0_iter82 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal hwin_Q_29_V_reg_516_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_29_V_reg_516_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_29_V_reg_516_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_29_V_reg_516_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_29_V_reg_516_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_29_V_reg_516_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_29_V_reg_516_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_29_V_reg_516_pp0_iter13_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_29_V_reg_516_pp0_iter14_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_29_V_reg_516_pp0_iter15_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_29_V_reg_516_pp0_iter16_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_28_V_reg_528 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_28_V_reg_528_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_28_V_reg_528_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_28_V_reg_528_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_28_V_reg_528_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_28_V_reg_528_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_28_V_reg_528_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_28_V_reg_528_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_28_V_reg_528_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_28_V_reg_528_pp0_iter13_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_28_V_reg_528_pp0_iter14_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_28_V_reg_528_pp0_iter15_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_28_V_reg_528_pp0_iter16_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_27_V_reg_541 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_27_V_reg_541_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_27_V_reg_541_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_27_V_reg_541_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_27_V_reg_541_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_27_V_reg_541_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_27_V_reg_541_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_27_V_reg_541_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_27_V_reg_541_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_27_V_reg_541_pp0_iter13_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_27_V_reg_541_pp0_iter14_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_27_V_reg_541_pp0_iter15_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_26_V_reg_554 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_26_V_reg_554_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_26_V_reg_554_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_26_V_reg_554_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_26_V_reg_554_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_26_V_reg_554_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_26_V_reg_554_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_26_V_reg_554_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_26_V_reg_554_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_26_V_reg_554_pp0_iter13_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_26_V_reg_554_pp0_iter14_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_26_V_reg_554_pp0_iter15_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_25_V_reg_567 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_25_V_reg_567_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_25_V_reg_567_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_25_V_reg_567_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_25_V_reg_567_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_25_V_reg_567_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_25_V_reg_567_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_25_V_reg_567_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_25_V_reg_567_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_25_V_reg_567_pp0_iter13_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_25_V_reg_567_pp0_iter14_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_24_V_reg_580 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_24_V_reg_580_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_24_V_reg_580_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_24_V_reg_580_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_24_V_reg_580_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_24_V_reg_580_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_24_V_reg_580_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_24_V_reg_580_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_24_V_reg_580_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_24_V_reg_580_pp0_iter13_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_24_V_reg_580_pp0_iter14_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_23_V_reg_593 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_23_V_reg_593_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_23_V_reg_593_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_23_V_reg_593_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_23_V_reg_593_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_23_V_reg_593_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_23_V_reg_593_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_23_V_reg_593_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_23_V_reg_593_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_23_V_reg_593_pp0_iter13_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_22_V_reg_606 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_22_V_reg_606_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_22_V_reg_606_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_22_V_reg_606_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_22_V_reg_606_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_22_V_reg_606_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_22_V_reg_606_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_22_V_reg_606_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_22_V_reg_606_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_22_V_reg_606_pp0_iter13_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_21_V_reg_619 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_21_V_reg_619_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_21_V_reg_619_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_21_V_reg_619_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_21_V_reg_619_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_21_V_reg_619_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_21_V_reg_619_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_21_V_reg_619_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_21_V_reg_619_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_20_V_reg_632 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_20_V_reg_632_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_20_V_reg_632_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_20_V_reg_632_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_20_V_reg_632_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_20_V_reg_632_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_20_V_reg_632_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_20_V_reg_632_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_20_V_reg_632_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_19_V_reg_645 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_19_V_reg_645_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_19_V_reg_645_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_19_V_reg_645_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_19_V_reg_645_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_19_V_reg_645_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_19_V_reg_645_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_19_V_reg_645_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_18_V_reg_658 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_18_V_reg_658_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_18_V_reg_658_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_18_V_reg_658_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_18_V_reg_658_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_18_V_reg_658_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_18_V_reg_658_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_18_V_reg_658_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_17_V_reg_671 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_17_V_reg_671_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_17_V_reg_671_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_17_V_reg_671_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_17_V_reg_671_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_17_V_reg_671_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_17_V_reg_671_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_16_V_reg_684 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_16_V_reg_684_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_16_V_reg_684_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_16_V_reg_684_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_16_V_reg_684_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_16_V_reg_684_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_16_V_reg_684_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_15_V_reg_697 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_15_V_reg_697_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_15_V_reg_697_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_15_V_reg_697_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_15_V_reg_697_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_15_V_reg_697_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_14_V_reg_710 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_14_V_reg_710_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_14_V_reg_710_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_14_V_reg_710_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_14_V_reg_710_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_14_V_reg_710_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_13_V_reg_723 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_13_V_reg_723_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_13_V_reg_723_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_13_V_reg_723_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_13_V_reg_723_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_12_V_reg_736 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_12_V_reg_736_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_12_V_reg_736_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_12_V_reg_736_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_12_V_reg_736_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_11_V_reg_749 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_11_V_reg_749_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_11_V_reg_749_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_11_V_reg_749_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_10_V_reg_762 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_10_V_reg_762_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_10_V_reg_762_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_10_V_reg_762_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_9_V_reg_775 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_9_V_reg_775_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_9_V_reg_775_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_8_V_reg_788 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_8_V_reg_788_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_8_V_reg_788_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_7_V_reg_801 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_7_V_reg_801_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_6_V_reg_814 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_6_V_reg_814_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_5_V_reg_827 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_4_V_reg_840 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_3_V_reg_853 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_2_V_reg_866 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_1_V_reg_879 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_Q_V_1_0_reg_892 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln176_fu_926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal icmp_ln176_reg_4179_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_4179_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_4179_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_4179_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_4179_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_4179_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_4179_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_4179_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_4179_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_4179_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_4179_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_4179_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_4179_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_4179_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln176_reg_4179_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal l_fu_932_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal select_ln850_fu_1019_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln850_reg_4188 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln850_reg_4188_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln850_reg_4188_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln850_reg_4188_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal idx_1_fu_1027_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal idx_1_reg_4200 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln42_fu_1031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_reg_4206 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_fu_1057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_reg_4210 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln50_fu_1095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln50_reg_4214 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_fu_1123_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln54_reg_4218 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln55_fu_1129_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln51_1_fu_1143_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal and_ln11_fu_1167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln11_reg_4232 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln15_fu_1205_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln15_reg_4236 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln19_fu_1233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln19_reg_4240 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln20_fu_1239_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln16_1_fu_1253_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_13_reg_4254 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln219_fu_1434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter71_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter72_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter73_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter74_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter75_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter76_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter77_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter78_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter79_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln219_reg_4259_pp0_iter80_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_fu_1444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter19_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter20_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter21_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter22_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter23_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter24_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter25_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter26_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter27_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter28_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter29_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter30_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter31_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter32_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter33_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter34_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter35_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter36_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter37_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter38_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter39_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter40_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter41_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter42_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter43_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter44_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter45_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter46_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter47_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter48_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter49_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter50_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter51_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter52_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter53_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter54_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter55_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter56_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter57_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter58_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter59_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter60_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter61_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter62_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter63_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter64_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter65_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter66_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter67_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter68_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter69_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter70_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter71_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter72_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter73_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter74_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter75_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter76_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter77_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter78_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter79_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln225_reg_4263_pp0_iter80_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln233_fu_1462_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln176_fu_1470_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_17_reg_4287 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_8_reg_4292 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_10_reg_4298 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_21_reg_4304 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_12_fu_3526_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_12_reg_4309 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_2_fu_1760_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_2_reg_4314 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln1118_1_fu_1764_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal sext_ln1118_1_reg_4319 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_14_fu_3532_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_14_reg_4324 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_15_fu_3538_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_15_reg_4329 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_25_reg_4334 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_12_V_load_reg_4339 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_13_V_load_reg_4344 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_14_V_load_reg_4349 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_14_V_load_reg_4349_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_15_V_load_reg_4354 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_15_V_load_reg_4354_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_16_V_load_reg_4359 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_16_V_load_reg_4359_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_16_V_load_reg_4359_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_17_V_load_reg_4364 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_17_V_load_reg_4364_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_17_V_load_reg_4364_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_18_V_load_reg_4369 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_18_V_load_reg_4369_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_18_V_load_reg_4369_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_18_V_load_reg_4369_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_19_V_load_reg_4374 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_19_V_load_reg_4374_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_19_V_load_reg_4374_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_19_V_load_reg_4374_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_20_V_load_reg_4379 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_20_V_load_reg_4379_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_20_V_load_reg_4379_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_20_V_load_reg_4379_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_20_V_load_reg_4379_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_21_V_load_reg_4384 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_21_V_load_reg_4384_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_21_V_load_reg_4384_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_21_V_load_reg_4384_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_21_V_load_reg_4384_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_22_V_load_reg_4389 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_22_V_load_reg_4389_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_22_V_load_reg_4389_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_22_V_load_reg_4389_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_22_V_load_reg_4389_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_22_V_load_reg_4389_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_23_V_load_reg_4394 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_23_V_load_reg_4394_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_23_V_load_reg_4394_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_23_V_load_reg_4394_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_23_V_load_reg_4394_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_23_V_load_reg_4394_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_24_V_load_reg_4399 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_24_V_load_reg_4399_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_24_V_load_reg_4399_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_24_V_load_reg_4399_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_24_V_load_reg_4399_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_24_V_load_reg_4399_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_24_V_load_reg_4399_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_25_V_load_reg_4404 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_25_V_load_reg_4404_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_25_V_load_reg_4404_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_25_V_load_reg_4404_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_25_V_load_reg_4404_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_25_V_load_reg_4404_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_25_V_load_reg_4404_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_26_V_load_reg_4409 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_26_V_load_reg_4409_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_26_V_load_reg_4409_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_26_V_load_reg_4409_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_26_V_load_reg_4409_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_26_V_load_reg_4409_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_26_V_load_reg_4409_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_26_V_load_reg_4409_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_27_V_load_reg_4414 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_27_V_load_reg_4414_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_27_V_load_reg_4414_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_27_V_load_reg_4414_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_27_V_load_reg_4414_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_27_V_load_reg_4414_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_27_V_load_reg_4414_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_27_V_load_reg_4414_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_28_V_load_reg_4419 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_28_V_load_reg_4419_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_28_V_load_reg_4419_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_28_V_load_reg_4419_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_28_V_load_reg_4419_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_28_V_load_reg_4419_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_28_V_load_reg_4419_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_28_V_load_reg_4419_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_r_V_reg_4425 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln190_fu_2000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln190_reg_4431 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_fu_2022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln195_reg_4436 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_V_5_fu_2036_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_i_V_5_reg_4441 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal tmp_i_V_5_reg_4441_pp0_iter5_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_i_V_5_reg_4441_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_i_V_5_reg_4441_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_i_V_5_reg_4441_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_i_V_5_reg_4441_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_i_V_5_reg_4441_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_i_V_5_reg_4441_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_i_V_5_reg_4441_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_i_V_5_reg_4441_pp0_iter13_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_i_V_5_reg_4441_pp0_iter14_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_i_V_5_reg_4441_pp0_iter15_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_i_V_5_reg_4441_pp0_iter16_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_14_reg_4448 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_29_reg_4453 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_29_V_load_reg_4458 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_29_V_load_reg_4458_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_29_V_load_reg_4458_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_29_V_load_reg_4458_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_29_V_load_reg_4458_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_29_V_load_reg_4458_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_29_V_load_reg_4458_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_29_V_load_reg_4458_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_r_V_5_fu_2276_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_r_V_5_reg_4464 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_r_V_5_reg_4464_pp0_iter6_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_r_V_5_reg_4464_pp0_iter7_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_r_V_5_reg_4464_pp0_iter8_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_r_V_5_reg_4464_pp0_iter9_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_r_V_5_reg_4464_pp0_iter10_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_r_V_5_reg_4464_pp0_iter11_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_r_V_5_reg_4464_pp0_iter12_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_18_reg_4470 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_33_reg_4475 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_22_reg_4480 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_37_reg_4485 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_26_reg_4490 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_41_reg_4495 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_30_reg_4500 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_45_reg_4505 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_34_reg_4510 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_49_reg_4515 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_reg_4520 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_53_reg_4525 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_42_reg_4530 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_57_reg_4535 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_46_reg_4540 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_63_reg_4545 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_50_reg_4550 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_s_reg_4555 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_s_reg_4555_pp0_iter14_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_s_reg_4555_pp0_iter15_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_s_reg_4555_pp0_iter16_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_s_reg_4555_pp0_iter17_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_54_reg_4562 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_58_reg_4567 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_62_reg_4572 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_2_reg_4577 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln708_2_reg_4577_pp0_iter18_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal dii_V_fu_3420_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal dii_V_reg_4584 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_16_fu_3955_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_16_reg_4589 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_18_fu_3961_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_18_reg_4594 : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_condition_pp0_exit_iter4_state6 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter25 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter26 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter27 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter28 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter29 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter30 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter31 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter32 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter33 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter34 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter35 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter36 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter37 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter38 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter39 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter40 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter41 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter42 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter43 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter44 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter45 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter46 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter47 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter48 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter49 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter50 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter51 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter52 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter53 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter54 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter55 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter56 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter57 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter58 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter59 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter60 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter61 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter62 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter63 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter64 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter65 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter66 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter67 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter68 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter69 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter70 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter71 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter72 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter73 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter74 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter75 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter76 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter77 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter78 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter79 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter80 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter81 : STD_LOGIC := '0';
    signal ap_phi_mux_idx_3_i_phi_fu_442_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_idx_3_i_reg_438 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_idx_3_i_reg_438 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln59_fu_1543_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_idx_3_i9_phi_fu_459_p10 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_idx_3_i9_reg_455 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_idx_3_i9_reg_455 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln24_fu_1604_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_sign_3_i_reg_472 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_sign_3_i_reg_472 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_sign_3_i_reg_472 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_sign_3_i_reg_472 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_sign_3_i10_reg_494 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_sign_3_i10_reg_494 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_sign_3_i10_reg_494 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_sign_3_i10_reg_494 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_hwin_Q_3_V_phi_fu_857_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_mux_hwin_Q_2_V_phi_fu_870_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_mux_hwin_Q_1_V_phi_fu_883_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_mux_hwin_Q_V_1_0_phi_fu_896_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1265_fu_1548_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln1265_1_fu_1609_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal hwin_I_V_1_0100_fu_232 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_1_V_fu_236 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_2_V_fu_240 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_3_V_fu_244 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_sig_allocacmp_hwin_I_3_V_load : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_4_V_fu_248 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_5_V_fu_252 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_sig_allocacmp_hwin_I_5_V_load : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_6_V_fu_256 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_7_V_fu_260 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_sig_allocacmp_hwin_I_7_V_load : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_8_V_fu_264 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_9_V_fu_268 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_sig_allocacmp_hwin_I_9_V_load : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_10_V_fu_272 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_11_V_fu_276 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_12_V_fu_280 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_13_V_fu_284 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_14_V_fu_288 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_15_V_fu_292 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_16_V_fu_296 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_17_V_fu_300 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_18_V_fu_304 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_19_V_fu_308 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_20_V_fu_312 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_21_V_fu_316 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_22_V_fu_320 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_23_V_fu_324 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_24_V_fu_328 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_25_V_fu_332 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_26_V_fu_336 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_27_V_fu_340 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_28_V_fu_344 : STD_LOGIC_VECTOR (17 downto 0);
    signal hwin_I_29_V_fu_348 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_sig_allocacmp_hwin_I_29_V_load_1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_s_fu_352 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_1_fu_356 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal icmp_ln1494_fu_957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal value_V_fu_963_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal value_V_4_fu_969_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln851_fu_995_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_fu_977_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln851_fu_999_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_1_fu_1005_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Result_s_fu_987_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_fu_1011_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_2_fu_1037_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln46_fu_1045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_1063_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_5_fu_1079_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln50_fu_1073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_1_fu_1089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_1101_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln54_fu_1111_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln54_1_fu_1117_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln51_fu_1133_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal idx_fu_1137_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_12_fu_1147_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln11_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln11_fu_1155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_70_fu_1173_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_71_fu_1189_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln15_fu_1183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln15_1_fu_1199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_72_fu_1211_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln19_fu_1221_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln19_1_fu_1227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln16_fu_1243_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal idx_3_fu_1247_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln_fu_1257_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln1118_1_fu_1269_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1118_4_fu_1265_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1118_5_fu_1277_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln1118_fu_1281_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1118_8_fu_1297_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_4_fu_1301_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_4_fu_1301_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1118_8_fu_1297_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln1118_9_fu_1309_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln1118_fu_1313_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln1_fu_1287_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_9_fu_1323_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln728_fu_1319_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1192_fu_1331_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln1118_6_fu_1341_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal shl_ln1118_7_fu_1353_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1118_12_fu_1349_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_13_fu_1361_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1118_2_fu_1365_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1192_fu_1335_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_75_fu_1375_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_76_fu_1385_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_14_fu_1371_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln728_2_fu_1393_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_2_fu_1397_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_1407_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3481_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln176_fu_953_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln225_fu_1440_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln233_fu_1450_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln233_fu_1456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln59_fu_1499_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln59_fu_1502_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_1508_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_7_fu_1492_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln59_1_fu_1516_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_4_fu_1522_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln59_fu_1529_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal idx_2_fu_1537_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln24_fu_1560_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln24_fu_1563_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_74_fu_1569_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_73_fu_1553_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln24_1_fu_1577_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_fu_1583_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln24_fu_1590_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal idx_4_fu_1598_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3490_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_1629_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3499_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3508_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_fu_1686_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3517_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln703_fu_1728_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_9_fu_1733_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln703_1_fu_1748_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_Val2_11_fu_1753_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3544_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_fu_1783_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3553_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3562_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln703_fu_1978_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln703_1_fu_1981_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal ret_V_5_fu_1984_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_i_V_fu_1990_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln195_fu_2011_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln190_fu_2016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_V_2_fu_2005_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_i_V_3_fu_2028_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_2_fu_2044_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln1118_3_fu_2056_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1118_6_fu_2052_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1118_7_fu_2064_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln1118_1_fu_2068_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln1118_5_fu_2088_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1118_10_fu_2084_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln1118_11_fu_2096_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln1118_1_fu_2100_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal trunc_ln708_1_fu_2074_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_2110_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln728_1_fu_2106_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1192_1_fu_2118_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal shl_ln1118_8_fu_2128_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal shl_ln1118_9_fu_2140_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1118_15_fu_2136_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_16_fu_2148_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1118_3_fu_2152_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1192_1_fu_2122_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_77_fu_2162_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_78_fu_2172_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_17_fu_2158_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln728_3_fu_2180_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_3_fu_2184_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_fu_2194_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3568_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3577_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_27_fu_2236_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3586_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_r_V_2_fu_2265_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_r_V_3_fu_2270_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3595_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_fu_2298_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3604_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3613_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_fu_2337_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3622_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3631_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_fu_2383_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3640_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3649_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_fu_2422_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3658_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3667_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_24_fu_2463_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3676_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3685_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_fu_2502_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3694_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3703_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_fu_2543_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3712_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3721_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_fu_2582_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3730_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3739_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_32_fu_2623_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3748_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3757_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_fu_2662_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3766_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3775_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_36_fu_2703_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3784_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3793_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_51_fu_2742_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3802_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3811_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_fu_2783_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3820_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3829_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_55_fu_2822_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3838_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3847_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_44_fu_2863_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3856_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3865_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_59_fu_2902_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_s_fu_2919_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal shl_ln1118_10_fu_2930_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1118_118_fu_2926_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_119_fu_2937_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1118_4_fu_2941_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_3874_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_61_fu_2951_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1118_120_fu_2947_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln728_50_fu_2960_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_54_fu_2968_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3883_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_48_fu_2999_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3892_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln1118_13_fu_3028_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1118_124_fu_3025_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln1118_125_fu_3035_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln1118_6_fu_3039_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln1118_126_fu_3045_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln728_52_fu_3049_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln1118_15_fu_3062_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln1118_16_fu_3073_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1118_130_fu_3069_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1118_131_fu_3080_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln1118_2_fu_3084_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln1192_56_fu_3056_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_65_fu_3094_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1118_132_fu_3090_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln728_54_fu_3104_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_58_fu_3112_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3901_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_52_fu_3143_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3910_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3919_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_56_fu_3184_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3928_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3937_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_60_fu_3225_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3946_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln1118_11_fu_3251_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal shl_ln1118_12_fu_3263_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1118_121_fu_3259_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_122_fu_3271_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln1118_5_fu_3275_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln1118_123_fu_3281_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln728_51_fu_3285_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln1118_14_fu_3302_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1118_127_fu_3298_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal sext_ln1118_128_fu_3310_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln1118_7_fu_3314_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln1192_55_fu_3292_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_64_fu_3324_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1118_129_fu_3320_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln728_53_fu_3334_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln1118_17_fu_3348_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal shl_ln1118_18_fu_3359_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln1118_133_fu_3355_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln1118_134_fu_3366_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal sub_ln1118_3_fu_3370_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal add_ln1192_57_fu_3342_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_66_fu_3380_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1118_135_fu_3376_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln728_55_fu_3390_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1192_59_fu_3398_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dqq_V_fu_3425_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3967_p3 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_3975_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal grp_fu_3464_p0 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_fu_3464_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal grp_fu_3481_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3481_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3490_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3490_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3499_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3499_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3508_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3508_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3517_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3517_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_12_fu_3526_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln1118_fu_1744_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_12_fu_3526_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_fu_1740_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal r_V_14_fu_3532_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_15_fu_3538_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3544_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3544_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3553_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3553_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3562_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3562_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3568_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3568_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3577_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3577_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3586_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3586_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3595_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3595_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3604_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3604_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3613_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3613_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3622_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3622_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3631_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3631_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3640_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3640_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3649_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3649_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3658_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3658_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3667_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3667_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3676_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3676_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3685_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3685_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3694_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3694_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3703_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3703_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3712_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3712_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3721_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3721_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3730_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3730_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3739_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3739_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3748_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3748_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3757_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3757_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3766_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3766_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3775_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3775_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3784_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3784_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3793_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3793_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3802_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3802_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3811_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3811_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3820_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3820_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3829_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3829_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3838_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3838_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3847_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3847_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3856_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3856_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3865_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3865_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3874_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3874_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3883_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3883_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3892_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3892_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3901_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_3901_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3910_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3910_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3919_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3919_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3928_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_3928_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3937_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3937_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_3946_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_3946_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_16_fu_3955_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_6_fu_3430_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_18_fu_3961_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_18_fu_3961_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3967_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_8_fu_3445_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal grp_fu_3975_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3975_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_3464_ce : STD_LOGIC;
    signal ap_CS_fsm_state85 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state85 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_1130 : BOOLEAN;
    signal ap_condition_1125 : BOOLEAN;
    signal ap_condition_1855 : BOOLEAN;
    signal ap_condition_498 : BOOLEAN;
    signal ap_condition_862 : BOOLEAN;
    signal ap_condition_857 : BOOLEAN;
    signal ap_condition_1839 : BOOLEAN;
    signal ap_condition_1852 : BOOLEAN;
    signal ap_condition_1822 : BOOLEAN;
    signal ap_condition_1832 : BOOLEAN;

    component demodulationFM_sddEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (59 downto 0);
        din1 : IN STD_LOGIC_VECTOR (36 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (59 downto 0) );
    end component;


    component demodulationFM_maeOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component demodulationFM_mafYi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component demodulationFM_mag8j IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component demodulationFM_muhbi IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component demodulationFM_muibs IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component demodulationFM_majbC IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component demodulationFM_makbM IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (26 downto 0);
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component demodulationFM_malbW IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component demodulationFM_mumb6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component demodulationFM_mancg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (35 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component demodulationFM_maocq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        din2 : IN STD_LOGIC_VECTOR (35 downto 0);
        dout : OUT STD_LOGIC_VECTOR (36 downto 0) );
    end component;


    component demodulationFM_cobkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component demodulationFM_sicud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;



begin
    cos_table_U : component demodulationFM_cobkb
    generic map (
        DataWidth => 9,
        AddressRange => 65,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => cos_table_address0,
        ce0 => cos_table_ce0,
        q0 => cos_table_q0);

    sin_table_U : component demodulationFM_sicud
    generic map (
        DataWidth => 9,
        AddressRange => 65,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sin_table_address0,
        ce0 => sin_table_ce0,
        q0 => sin_table_q0);

    demodulationFM_sddEe_U1 : component demodulationFM_sddEe
    generic map (
        ID => 1,
        NUM_STAGE => 64,
        din0_WIDTH => 60,
        din1_WIDTH => 37,
        dout_WIDTH => 60)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3464_p0,
        din1 => grp_fu_3975_p3,
        ce => grp_fu_3464_ce,
        dout => grp_fu_3464_p2);

    demodulationFM_maeOg_U2 : component demodulationFM_maeOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 7,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_sig_allocacmp_hwin_I_3_V_load,
        din1 => grp_fu_3481_p1,
        din2 => grp_fu_3481_p2,
        dout => grp_fu_3481_p3);

    demodulationFM_mafYi_U3 : component demodulationFM_mafYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_4_V_fu_248,
        din1 => grp_fu_3490_p1,
        din2 => grp_fu_3490_p2,
        dout => grp_fu_3490_p3);

    demodulationFM_mag8j_U4 : component demodulationFM_mag8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_sig_allocacmp_hwin_I_5_V_load,
        din1 => grp_fu_3499_p1,
        din2 => grp_fu_3499_p2,
        dout => grp_fu_3499_p3);

    demodulationFM_mag8j_U5 : component demodulationFM_mag8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_6_V_fu_256,
        din1 => grp_fu_3508_p1,
        din2 => grp_fu_3508_p2,
        dout => grp_fu_3508_p3);

    demodulationFM_mag8j_U6 : component demodulationFM_mag8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_sig_allocacmp_hwin_I_7_V_load,
        din1 => grp_fu_3517_p1,
        din2 => grp_fu_3517_p2,
        dout => grp_fu_3517_p3);

    demodulationFM_muhbi_U7 : component demodulationFM_muhbi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        dout_WIDTH => 27)
    port map (
        din0 => r_V_12_fu_3526_p0,
        din1 => r_V_12_fu_3526_p1,
        dout => r_V_12_fu_3526_p2);

    demodulationFM_muibs_U8 : component demodulationFM_muibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 18,
        dout_WIDTH => 27)
    port map (
        din0 => r_V_14_fu_3532_p0,
        din1 => y_Q_V_V_dout,
        dout => r_V_14_fu_3532_p2);

    demodulationFM_muibs_U9 : component demodulationFM_muibs
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 18,
        dout_WIDTH => 27)
    port map (
        din0 => p_Val2_11_fu_1753_p3,
        din1 => r_V_15_fu_3538_p1,
        dout => r_V_15_fu_3538_p2);

    demodulationFM_majbC_U10 : component demodulationFM_majbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_8_V_fu_264,
        din1 => grp_fu_3544_p1,
        din2 => grp_fu_3544_p2,
        dout => grp_fu_3544_p3);

    demodulationFM_majbC_U11 : component demodulationFM_majbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_sig_allocacmp_hwin_I_9_V_load,
        din1 => grp_fu_3553_p1,
        din2 => grp_fu_3553_p2,
        dout => grp_fu_3553_p3);

    demodulationFM_makbM_U12 : component demodulationFM_makbM
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 18,
        din2_WIDTH => 27,
        dout_WIDTH => 27)
    port map (
        din0 => grp_fu_3562_p0,
        din1 => grp_fu_3562_p1,
        din2 => r_V_12_reg_4309,
        dout => grp_fu_3562_p3);

    demodulationFM_maeOg_U13 : component demodulationFM_maeOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 7,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => ap_phi_mux_hwin_Q_3_V_phi_fu_857_p4,
        din1 => grp_fu_3568_p1,
        din2 => grp_fu_3568_p2,
        dout => grp_fu_3568_p3);

    demodulationFM_majbC_U14 : component demodulationFM_majbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_10_V_fu_272,
        din1 => grp_fu_3577_p1,
        din2 => grp_fu_3577_p2,
        dout => grp_fu_3577_p3);

    demodulationFM_malbW_U15 : component demodulationFM_malbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_11_V_fu_276,
        din1 => grp_fu_3586_p1,
        din2 => grp_fu_3586_p2,
        dout => grp_fu_3586_p3);

    demodulationFM_mafYi_U16 : component demodulationFM_mafYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_4_V_reg_840,
        din1 => grp_fu_3595_p1,
        din2 => grp_fu_3595_p2,
        dout => grp_fu_3595_p3);

    demodulationFM_mag8j_U17 : component demodulationFM_mag8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_5_V_reg_827,
        din1 => grp_fu_3604_p1,
        din2 => grp_fu_3604_p2,
        dout => grp_fu_3604_p3);

    demodulationFM_malbW_U18 : component demodulationFM_malbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_12_V_load_reg_4339,
        din1 => grp_fu_3613_p1,
        din2 => grp_fu_3613_p2,
        dout => grp_fu_3613_p3);

    demodulationFM_malbW_U19 : component demodulationFM_malbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_13_V_load_reg_4344,
        din1 => grp_fu_3622_p1,
        din2 => grp_fu_3622_p2,
        dout => grp_fu_3622_p3);

    demodulationFM_mag8j_U20 : component demodulationFM_mag8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_6_V_reg_814_pp0_iter5_reg,
        din1 => grp_fu_3631_p1,
        din2 => grp_fu_3631_p2,
        dout => grp_fu_3631_p3);

    demodulationFM_mag8j_U21 : component demodulationFM_mag8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_7_V_reg_801_pp0_iter5_reg,
        din1 => grp_fu_3640_p1,
        din2 => grp_fu_3640_p2,
        dout => grp_fu_3640_p3);

    demodulationFM_malbW_U22 : component demodulationFM_malbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_14_V_load_reg_4349_pp0_iter5_reg,
        din1 => grp_fu_3649_p1,
        din2 => grp_fu_3649_p2,
        dout => grp_fu_3649_p3);

    demodulationFM_malbW_U23 : component demodulationFM_malbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_15_V_load_reg_4354_pp0_iter5_reg,
        din1 => grp_fu_3658_p1,
        din2 => grp_fu_3658_p2,
        dout => grp_fu_3658_p3);

    demodulationFM_majbC_U24 : component demodulationFM_majbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_8_V_reg_788_pp0_iter6_reg,
        din1 => grp_fu_3667_p1,
        din2 => grp_fu_3667_p2,
        dout => grp_fu_3667_p3);

    demodulationFM_majbC_U25 : component demodulationFM_majbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_9_V_reg_775_pp0_iter6_reg,
        din1 => grp_fu_3676_p1,
        din2 => grp_fu_3676_p2,
        dout => grp_fu_3676_p3);

    demodulationFM_malbW_U26 : component demodulationFM_malbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_16_V_load_reg_4359_pp0_iter6_reg,
        din1 => grp_fu_3685_p1,
        din2 => grp_fu_3685_p2,
        dout => grp_fu_3685_p3);

    demodulationFM_malbW_U27 : component demodulationFM_malbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_17_V_load_reg_4364_pp0_iter6_reg,
        din1 => grp_fu_3694_p1,
        din2 => grp_fu_3694_p2,
        dout => grp_fu_3694_p3);

    demodulationFM_majbC_U28 : component demodulationFM_majbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_10_V_reg_762_pp0_iter7_reg,
        din1 => grp_fu_3703_p1,
        din2 => grp_fu_3703_p2,
        dout => grp_fu_3703_p3);

    demodulationFM_malbW_U29 : component demodulationFM_malbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_11_V_reg_749_pp0_iter7_reg,
        din1 => grp_fu_3712_p1,
        din2 => grp_fu_3712_p2,
        dout => grp_fu_3712_p3);

    demodulationFM_malbW_U30 : component demodulationFM_malbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_18_V_load_reg_4369_pp0_iter7_reg,
        din1 => grp_fu_3721_p1,
        din2 => grp_fu_3721_p2,
        dout => grp_fu_3721_p3);

    demodulationFM_malbW_U31 : component demodulationFM_malbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_19_V_load_reg_4374_pp0_iter7_reg,
        din1 => grp_fu_3730_p1,
        din2 => grp_fu_3730_p2,
        dout => grp_fu_3730_p3);

    demodulationFM_malbW_U32 : component demodulationFM_malbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_12_V_reg_736_pp0_iter8_reg,
        din1 => grp_fu_3739_p1,
        din2 => grp_fu_3739_p2,
        dout => grp_fu_3739_p3);

    demodulationFM_malbW_U33 : component demodulationFM_malbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_13_V_reg_723_pp0_iter8_reg,
        din1 => grp_fu_3748_p1,
        din2 => grp_fu_3748_p2,
        dout => grp_fu_3748_p3);

    demodulationFM_majbC_U34 : component demodulationFM_majbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_20_V_load_reg_4379_pp0_iter8_reg,
        din1 => grp_fu_3757_p1,
        din2 => grp_fu_3757_p2,
        dout => grp_fu_3757_p3);

    demodulationFM_majbC_U35 : component demodulationFM_majbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_21_V_load_reg_4384_pp0_iter8_reg,
        din1 => grp_fu_3766_p1,
        din2 => grp_fu_3766_p2,
        dout => grp_fu_3766_p3);

    demodulationFM_malbW_U36 : component demodulationFM_malbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_14_V_reg_710_pp0_iter9_reg,
        din1 => grp_fu_3775_p1,
        din2 => grp_fu_3775_p2,
        dout => grp_fu_3775_p3);

    demodulationFM_malbW_U37 : component demodulationFM_malbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_15_V_reg_697_pp0_iter9_reg,
        din1 => grp_fu_3784_p1,
        din2 => grp_fu_3784_p2,
        dout => grp_fu_3784_p3);

    demodulationFM_majbC_U38 : component demodulationFM_majbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_22_V_load_reg_4389_pp0_iter9_reg,
        din1 => grp_fu_3793_p1,
        din2 => grp_fu_3793_p2,
        dout => grp_fu_3793_p3);

    demodulationFM_mag8j_U39 : component demodulationFM_mag8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_23_V_load_reg_4394_pp0_iter9_reg,
        din1 => grp_fu_3802_p1,
        din2 => grp_fu_3802_p2,
        dout => grp_fu_3802_p3);

    demodulationFM_malbW_U40 : component demodulationFM_malbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_16_V_reg_684_pp0_iter10_reg,
        din1 => grp_fu_3811_p1,
        din2 => grp_fu_3811_p2,
        dout => grp_fu_3811_p3);

    demodulationFM_malbW_U41 : component demodulationFM_malbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_17_V_reg_671_pp0_iter10_reg,
        din1 => grp_fu_3820_p1,
        din2 => grp_fu_3820_p2,
        dout => grp_fu_3820_p3);

    demodulationFM_mag8j_U42 : component demodulationFM_mag8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_24_V_load_reg_4399_pp0_iter10_reg,
        din1 => grp_fu_3829_p1,
        din2 => grp_fu_3829_p2,
        dout => grp_fu_3829_p3);

    demodulationFM_mag8j_U43 : component demodulationFM_mag8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_25_V_load_reg_4404_pp0_iter10_reg,
        din1 => grp_fu_3838_p1,
        din2 => grp_fu_3838_p2,
        dout => grp_fu_3838_p3);

    demodulationFM_malbW_U44 : component demodulationFM_malbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_18_V_reg_658_pp0_iter11_reg,
        din1 => grp_fu_3847_p1,
        din2 => grp_fu_3847_p2,
        dout => grp_fu_3847_p3);

    demodulationFM_malbW_U45 : component demodulationFM_malbW
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 11,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_19_V_reg_645_pp0_iter11_reg,
        din1 => grp_fu_3856_p1,
        din2 => grp_fu_3856_p2,
        dout => grp_fu_3856_p3);

    demodulationFM_mafYi_U46 : component demodulationFM_mafYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_26_V_load_reg_4409_pp0_iter11_reg,
        din1 => grp_fu_3865_p1,
        din2 => grp_fu_3865_p2,
        dout => grp_fu_3865_p3);

    demodulationFM_maeOg_U47 : component demodulationFM_maeOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 7,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_I_27_V_load_reg_4414_pp0_iter11_reg,
        din1 => grp_fu_3874_p1,
        din2 => grp_fu_3874_p2,
        dout => grp_fu_3874_p3);

    demodulationFM_majbC_U48 : component demodulationFM_majbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_20_V_reg_632_pp0_iter12_reg,
        din1 => grp_fu_3883_p1,
        din2 => grp_fu_3883_p2,
        dout => grp_fu_3883_p3);

    demodulationFM_majbC_U49 : component demodulationFM_majbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_21_V_reg_619_pp0_iter12_reg,
        din1 => grp_fu_3892_p1,
        din2 => grp_fu_3892_p2,
        dout => grp_fu_3892_p3);

    demodulationFM_majbC_U50 : component demodulationFM_majbC
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 10,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_22_V_reg_606_pp0_iter13_reg,
        din1 => grp_fu_3901_p1,
        din2 => grp_fu_3901_p2,
        dout => grp_fu_3901_p3);

    demodulationFM_mag8j_U51 : component demodulationFM_mag8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_23_V_reg_593_pp0_iter13_reg,
        din1 => grp_fu_3910_p1,
        din2 => grp_fu_3910_p2,
        dout => grp_fu_3910_p3);

    demodulationFM_mag8j_U52 : component demodulationFM_mag8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_24_V_reg_580_pp0_iter14_reg,
        din1 => grp_fu_3919_p1,
        din2 => grp_fu_3919_p2,
        dout => grp_fu_3919_p3);

    demodulationFM_mag8j_U53 : component demodulationFM_mag8j
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 9,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_25_V_reg_567_pp0_iter14_reg,
        din1 => grp_fu_3928_p1,
        din2 => grp_fu_3928_p2,
        dout => grp_fu_3928_p3);

    demodulationFM_mafYi_U54 : component demodulationFM_mafYi
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 8,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_26_V_reg_554_pp0_iter15_reg,
        din1 => grp_fu_3937_p1,
        din2 => grp_fu_3937_p2,
        dout => grp_fu_3937_p3);

    demodulationFM_maeOg_U55 : component demodulationFM_maeOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 7,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => hwin_Q_27_V_reg_541_pp0_iter15_reg,
        din1 => grp_fu_3946_p1,
        din2 => grp_fu_3946_p2,
        dout => grp_fu_3946_p3);

    demodulationFM_mumb6_U56 : component demodulationFM_mumb6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => r_V_16_fu_3955_p0,
        din1 => dqq_V_fu_3425_p2,
        dout => r_V_16_fu_3955_p2);

    demodulationFM_mumb6_U57 : component demodulationFM_mumb6
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => r_V_18_fu_3961_p0,
        din1 => r_V_18_fu_3961_p1,
        dout => r_V_18_fu_3961_p2);

    demodulationFM_mancg_U58 : component demodulationFM_mancg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 36,
        dout_WIDTH => 36)
    port map (
        din0 => grp_fu_3967_p0,
        din1 => dii_V_reg_4584,
        din2 => r_V_16_reg_4589,
        dout => grp_fu_3967_p3);

    demodulationFM_maocq_U59 : component demodulationFM_maocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        din2_WIDTH => 36,
        dout_WIDTH => 37)
    port map (
        din0 => grp_fu_3975_p0,
        din1 => grp_fu_3975_p1,
        din2 => r_V_18_reg_4594,
        dout => grp_fu_3975_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((icmp_ln176_fu_926_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter25_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter25 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter26_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter26 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter27_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter27 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter28_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter28 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter29_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter29 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter30_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter30 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter31_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter31 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter32_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter32 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter33_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter33 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter34_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter34 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter35_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter35 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter36_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter36 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter37_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter37 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter38_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter38 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter39_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter39 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter40_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter40 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter40 <= ap_enable_reg_pp0_iter39;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter41_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter41 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter41 <= ap_enable_reg_pp0_iter40;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter42_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter42 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter42 <= ap_enable_reg_pp0_iter41;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter43_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter43 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter43 <= ap_enable_reg_pp0_iter42;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter44_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter44 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter44 <= ap_enable_reg_pp0_iter43;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter45_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter45 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter45 <= ap_enable_reg_pp0_iter44;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter46_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter46 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter46 <= ap_enable_reg_pp0_iter45;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter47_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter47 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter47 <= ap_enable_reg_pp0_iter46;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter48_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter48 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter48 <= ap_enable_reg_pp0_iter47;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter49_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter49 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter49 <= ap_enable_reg_pp0_iter48;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter4_state6)) then 
                        ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter3;
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter50_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter50 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter50 <= ap_enable_reg_pp0_iter49;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter51_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter51 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter51 <= ap_enable_reg_pp0_iter50;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter52_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter52 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter52 <= ap_enable_reg_pp0_iter51;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter53_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter53 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter53 <= ap_enable_reg_pp0_iter52;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter54_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter54 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter54 <= ap_enable_reg_pp0_iter53;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter55_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter55 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter55 <= ap_enable_reg_pp0_iter54;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter56_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter56 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter56 <= ap_enable_reg_pp0_iter55;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter57_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter57 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter57 <= ap_enable_reg_pp0_iter56;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter58_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter58 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter58 <= ap_enable_reg_pp0_iter57;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter59_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter59 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter59 <= ap_enable_reg_pp0_iter58;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter60_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter60 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter60 <= ap_enable_reg_pp0_iter59;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter61_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter61 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter61 <= ap_enable_reg_pp0_iter60;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter62_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter62 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter62 <= ap_enable_reg_pp0_iter61;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter63_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter63 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter63 <= ap_enable_reg_pp0_iter62;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter64_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter64 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter64 <= ap_enable_reg_pp0_iter63;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter65_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter65 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter65 <= ap_enable_reg_pp0_iter64;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter66_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter66 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter66 <= ap_enable_reg_pp0_iter65;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter67_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter67 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter67 <= ap_enable_reg_pp0_iter66;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter68_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter68 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter68 <= ap_enable_reg_pp0_iter67;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter69_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter69 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter69 <= ap_enable_reg_pp0_iter68;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter70_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter70 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter70 <= ap_enable_reg_pp0_iter69;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter71_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter71 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter71 <= ap_enable_reg_pp0_iter70;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter72_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter72 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter72 <= ap_enable_reg_pp0_iter71;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter73_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter73 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter73 <= ap_enable_reg_pp0_iter72;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter74_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter74 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter74 <= ap_enable_reg_pp0_iter73;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter75_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter75 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter75 <= ap_enable_reg_pp0_iter74;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter76_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter76 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter76 <= ap_enable_reg_pp0_iter75;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter77_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter77 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter77 <= ap_enable_reg_pp0_iter76;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter78_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter78 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter78 <= ap_enable_reg_pp0_iter77;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter79_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter79 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter79 <= ap_enable_reg_pp0_iter78;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter80_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter80 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter80 <= ap_enable_reg_pp0_iter79;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter81_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter81 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter81 <= ap_enable_reg_pp0_iter80;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter82_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter82 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter82 <= ap_enable_reg_pp0_iter81;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter82 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_idx_3_i9_reg_455_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_498)) then
                if ((ap_const_boolean_1 = ap_condition_1855)) then 
                    ap_phi_reg_pp0_iter1_idx_3_i9_reg_455 <= select_ln850_fu_1019_p3;
                elsif (((icmp_ln42_fu_1031_p2 = ap_const_lv1_1) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_idx_3_i9_reg_455 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_1125)) then 
                    ap_phi_reg_pp0_iter1_idx_3_i9_reg_455 <= zext_ln20_fu_1239_p1;
                elsif ((ap_const_boolean_1 = ap_condition_1130)) then 
                    ap_phi_reg_pp0_iter1_idx_3_i9_reg_455 <= zext_ln16_1_fu_1253_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_idx_3_i9_reg_455 <= ap_phi_reg_pp0_iter0_idx_3_i9_reg_455;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_idx_3_i_reg_438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_498)) then
                if ((ap_const_boolean_1 = ap_condition_1839)) then 
                    ap_phi_reg_pp0_iter1_idx_3_i_reg_438 <= select_ln850_fu_1019_p3;
                elsif (((icmp_ln42_fu_1031_p2 = ap_const_lv1_1) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_idx_3_i_reg_438 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_condition_857)) then 
                    ap_phi_reg_pp0_iter1_idx_3_i_reg_438 <= zext_ln55_fu_1129_p1;
                elsif ((ap_const_boolean_1 = ap_condition_862)) then 
                    ap_phi_reg_pp0_iter1_idx_3_i_reg_438 <= zext_ln51_1_fu_1143_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_idx_3_i_reg_438 <= ap_phi_reg_pp0_iter0_idx_3_i_reg_438;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_sign_3_i10_reg_494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln19_fu_1233_p2) and (ap_const_lv1_0 = and_ln15_fu_1205_p2) and (ap_const_lv1_0 = and_ln11_fu_1167_p2) and (icmp_ln42_fu_1031_p2 = ap_const_lv1_0) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_sign_3_i10_reg_494 <= ap_const_lv1_1;
            elsif ((((ap_const_lv1_1 = and_ln15_fu_1205_p2) and (ap_const_lv1_0 = and_ln11_fu_1167_p2) and (icmp_ln42_fu_1031_p2 = ap_const_lv1_0) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_1 = and_ln11_fu_1167_p2) and (icmp_ln42_fu_1031_p2 = ap_const_lv1_0) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln42_fu_1031_p2 = ap_const_lv1_1) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_sign_3_i10_reg_494 <= ap_const_lv1_0;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_sign_3_i10_reg_494 <= ap_phi_reg_pp0_iter0_sign_3_i10_reg_494;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_sign_3_i_reg_472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = and_ln46_fu_1057_p2) and (icmp_ln42_fu_1031_p2 = ap_const_lv1_0) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((icmp_ln42_fu_1031_p2 = ap_const_lv1_1) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_sign_3_i_reg_472 <= ap_const_lv1_0;
            elsif ((((ap_const_lv1_1 = and_ln50_fu_1095_p2) and (ap_const_lv1_0 = and_ln46_fu_1057_p2) and (icmp_ln42_fu_1031_p2 = ap_const_lv1_0) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_const_lv1_1 = and_ln54_fu_1123_p2) and (ap_const_lv1_0 = and_ln50_fu_1095_p2) and (ap_const_lv1_0 = and_ln46_fu_1057_p2) and (icmp_ln42_fu_1031_p2 = ap_const_lv1_0) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                ap_phi_reg_pp0_iter1_sign_3_i_reg_472 <= ap_const_lv1_1;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                ap_phi_reg_pp0_iter1_sign_3_i_reg_472 <= ap_phi_reg_pp0_iter0_sign_3_i_reg_472;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_sign_3_i10_reg_494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1822)) then
                if ((ap_const_boolean_1 = ap_condition_1852)) then 
                    ap_phi_reg_pp0_iter2_sign_3_i10_reg_494 <= ap_const_lv1_1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_sign_3_i10_reg_494 <= ap_phi_reg_pp0_iter1_sign_3_i10_reg_494;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_sign_3_i_reg_472_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1822)) then
                if ((ap_const_boolean_1 = ap_condition_1832)) then 
                    ap_phi_reg_pp0_iter2_sign_3_i_reg_472 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_sign_3_i_reg_472 <= ap_phi_reg_pp0_iter1_sign_3_i_reg_472;
                end if;
            end if; 
        end if;
    end process;

    hwin_Q_10_V_reg_762_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_10_V_reg_762 <= hwin_Q_11_V_reg_749;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_10_V_reg_762 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_11_V_reg_749_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_11_V_reg_749 <= hwin_Q_12_V_reg_736;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_11_V_reg_749 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_12_V_reg_736_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_12_V_reg_736 <= hwin_Q_13_V_reg_723;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_12_V_reg_736 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_13_V_reg_723_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_13_V_reg_723 <= hwin_Q_14_V_reg_710;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_13_V_reg_723 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_14_V_reg_710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_14_V_reg_710 <= hwin_Q_15_V_reg_697;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_14_V_reg_710 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_15_V_reg_697_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_15_V_reg_697 <= hwin_Q_16_V_reg_684;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_15_V_reg_697 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_16_V_reg_684_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_16_V_reg_684 <= hwin_Q_17_V_reg_671;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_16_V_reg_684 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_17_V_reg_671_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_17_V_reg_671 <= hwin_Q_18_V_reg_658;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_17_V_reg_671 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_18_V_reg_658_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_18_V_reg_658 <= hwin_Q_19_V_reg_645;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_18_V_reg_658 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_19_V_reg_645_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_19_V_reg_645 <= hwin_Q_20_V_reg_632;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_19_V_reg_645 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_1_V_reg_879_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_1_V_reg_879 <= hwin_Q_2_V_reg_866;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_1_V_reg_879 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_20_V_reg_632_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_20_V_reg_632 <= hwin_Q_21_V_reg_619;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_20_V_reg_632 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_21_V_reg_619_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_21_V_reg_619 <= hwin_Q_22_V_reg_606;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_21_V_reg_619 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_22_V_reg_606_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_22_V_reg_606 <= hwin_Q_23_V_reg_593;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_22_V_reg_606 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_23_V_reg_593_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_23_V_reg_593 <= hwin_Q_24_V_reg_580;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_23_V_reg_593 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_24_V_reg_580_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_24_V_reg_580 <= hwin_Q_25_V_reg_567;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_24_V_reg_580 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_25_V_reg_567_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_25_V_reg_567 <= hwin_Q_26_V_reg_554;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_25_V_reg_567 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_26_V_reg_554_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_26_V_reg_554 <= hwin_Q_27_V_reg_541;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_26_V_reg_554 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_27_V_reg_541_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_27_V_reg_541 <= hwin_Q_28_V_reg_528;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_27_V_reg_541 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_28_V_reg_528_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_28_V_reg_528 <= hwin_Q_29_V_reg_516;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_28_V_reg_528 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_29_V_reg_516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_29_V_reg_516 <= tmp_i_V_5_reg_4441;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_29_V_reg_516 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_2_V_reg_866_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_2_V_reg_866 <= hwin_Q_3_V_reg_853;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_2_V_reg_866 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_3_V_reg_853_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_3_V_reg_853 <= hwin_Q_4_V_reg_840;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_3_V_reg_853 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_4_V_reg_840_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_4_V_reg_840 <= hwin_Q_5_V_reg_827;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_4_V_reg_840 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_5_V_reg_827_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_5_V_reg_827 <= hwin_Q_6_V_reg_814;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_5_V_reg_827 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_6_V_reg_814_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_6_V_reg_814 <= hwin_Q_7_V_reg_801;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_6_V_reg_814 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_7_V_reg_801_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_7_V_reg_801 <= hwin_Q_8_V_reg_788;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_7_V_reg_801 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_8_V_reg_788_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_8_V_reg_788 <= hwin_Q_9_V_reg_775;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_8_V_reg_788 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_9_V_reg_775_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_9_V_reg_775 <= hwin_Q_10_V_reg_762;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_9_V_reg_775 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    hwin_Q_V_1_0_reg_892_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                hwin_Q_V_1_0_reg_892 <= hwin_Q_1_V_reg_879;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                hwin_Q_V_1_0_reg_892 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    l_0_reg_416_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_fu_926_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                l_0_reg_416 <= l_fu_932_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                l_0_reg_416 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;

    p_Val2_1_fu_356_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln219_reg_4259_pp0_iter17_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_Val2_1_fu_356 <= trunc_ln708_2_reg_4577;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_1_fu_356 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    p_Val2_s_fu_352_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln219_reg_4259_pp0_iter17_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter18 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                p_Val2_s_fu_352 <= trunc_ln708_s_reg_4555_pp0_iter17_reg;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_fu_352 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    phi_urem_reg_427_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_fu_926_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                phi_urem_reg_427 <= select_ln233_fu_1462_p3;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_urem_reg_427 <= ap_const_lv17_0;
            end if; 
        end if;
    end process;

    value_V_3_reg_405_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_fu_926_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                value_V_3_reg_405 <= add_ln176_fu_1470_p2;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                value_V_3_reg_405 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln42_fu_1031_p2 = ap_const_lv1_0) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln11_reg_4232 <= and_ln11_fu_1167_p2;
                and_ln46_reg_4210 <= and_ln46_fu_1057_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln11_fu_1167_p2) and (icmp_ln42_fu_1031_p2 = ap_const_lv1_0) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln15_reg_4236 <= and_ln15_fu_1205_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln195_reg_4436 <= and_ln195_fu_2022_p2;
                icmp_ln190_reg_4431 <= icmp_ln190_fu_2000_p2;
                tmp_14_reg_4448 <= grp_fu_3568_p3(31 downto 14);
                tmp_29_reg_4453 <= grp_fu_3586_p3(31 downto 14);
                tmp_r_V_reg_4425 <= grp_fu_3562_p3(25 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln15_fu_1205_p2) and (ap_const_lv1_0 = and_ln11_fu_1167_p2) and (icmp_ln42_fu_1031_p2 = ap_const_lv1_0) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln19_reg_4240 <= and_ln19_fu_1233_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln46_fu_1057_p2) and (icmp_ln42_fu_1031_p2 = ap_const_lv1_0) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln50_reg_4214 <= and_ln50_fu_1095_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln50_fu_1095_p2) and (ap_const_lv1_0 = and_ln46_fu_1057_p2) and (icmp_ln42_fu_1031_p2 = ap_const_lv1_0) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln54_reg_4218 <= and_ln54_fu_1123_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_phi_reg_pp0_iter3_sign_3_i10_reg_494 <= ap_phi_reg_pp0_iter2_sign_3_i10_reg_494;
                ap_phi_reg_pp0_iter3_sign_3_i_reg_472 <= ap_phi_reg_pp0_iter2_sign_3_i_reg_472;
                hwin_I_5_V_fu_252 <= hwin_I_6_V_fu_256;
                hwin_I_6_V_fu_256 <= ap_sig_allocacmp_hwin_I_7_V_load;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln219_reg_4259_pp0_iter17_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                dii_V_reg_4584 <= dii_V_fu_3420_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                hwin_I_10_V_fu_272 <= hwin_I_11_V_fu_276;
                hwin_I_11_V_fu_276 <= hwin_I_12_V_fu_280;
                hwin_I_12_V_fu_280 <= hwin_I_13_V_fu_284;
                hwin_I_13_V_fu_284 <= hwin_I_14_V_fu_288;
                hwin_I_14_V_fu_288 <= hwin_I_15_V_fu_292;
                hwin_I_15_V_fu_292 <= hwin_I_16_V_fu_296;
                hwin_I_16_V_fu_296 <= hwin_I_17_V_fu_300;
                hwin_I_17_V_fu_300 <= hwin_I_18_V_fu_304;
                hwin_I_18_V_fu_304 <= hwin_I_19_V_fu_308;
                hwin_I_19_V_fu_308 <= hwin_I_20_V_fu_312;
                hwin_I_20_V_fu_312 <= hwin_I_21_V_fu_316;
                hwin_I_21_V_fu_316 <= hwin_I_22_V_fu_320;
                hwin_I_22_V_fu_320 <= hwin_I_23_V_fu_324;
                hwin_I_23_V_fu_324 <= hwin_I_24_V_fu_328;
                hwin_I_24_V_fu_328 <= hwin_I_25_V_fu_332;
                hwin_I_25_V_fu_332 <= hwin_I_26_V_fu_336;
                hwin_I_26_V_fu_336 <= hwin_I_27_V_fu_340;
                hwin_I_27_V_fu_340 <= hwin_I_28_V_fu_344;
                hwin_I_28_V_fu_344 <= ap_sig_allocacmp_hwin_I_29_V_load_1;
                hwin_I_9_V_fu_268 <= hwin_I_10_V_fu_272;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                hwin_I_12_V_load_reg_4339 <= hwin_I_12_V_fu_280;
                hwin_I_13_V_load_reg_4344 <= hwin_I_13_V_fu_284;
                hwin_I_14_V_load_reg_4349 <= hwin_I_14_V_fu_288;
                hwin_I_14_V_load_reg_4349_pp0_iter5_reg <= hwin_I_14_V_load_reg_4349;
                hwin_I_15_V_load_reg_4354 <= hwin_I_15_V_fu_292;
                hwin_I_15_V_load_reg_4354_pp0_iter5_reg <= hwin_I_15_V_load_reg_4354;
                hwin_I_16_V_load_reg_4359 <= hwin_I_16_V_fu_296;
                hwin_I_16_V_load_reg_4359_pp0_iter5_reg <= hwin_I_16_V_load_reg_4359;
                hwin_I_16_V_load_reg_4359_pp0_iter6_reg <= hwin_I_16_V_load_reg_4359_pp0_iter5_reg;
                hwin_I_17_V_load_reg_4364 <= hwin_I_17_V_fu_300;
                hwin_I_17_V_load_reg_4364_pp0_iter5_reg <= hwin_I_17_V_load_reg_4364;
                hwin_I_17_V_load_reg_4364_pp0_iter6_reg <= hwin_I_17_V_load_reg_4364_pp0_iter5_reg;
                hwin_I_18_V_load_reg_4369 <= hwin_I_18_V_fu_304;
                hwin_I_18_V_load_reg_4369_pp0_iter5_reg <= hwin_I_18_V_load_reg_4369;
                hwin_I_18_V_load_reg_4369_pp0_iter6_reg <= hwin_I_18_V_load_reg_4369_pp0_iter5_reg;
                hwin_I_18_V_load_reg_4369_pp0_iter7_reg <= hwin_I_18_V_load_reg_4369_pp0_iter6_reg;
                hwin_I_19_V_load_reg_4374 <= hwin_I_19_V_fu_308;
                hwin_I_19_V_load_reg_4374_pp0_iter5_reg <= hwin_I_19_V_load_reg_4374;
                hwin_I_19_V_load_reg_4374_pp0_iter6_reg <= hwin_I_19_V_load_reg_4374_pp0_iter5_reg;
                hwin_I_19_V_load_reg_4374_pp0_iter7_reg <= hwin_I_19_V_load_reg_4374_pp0_iter6_reg;
                hwin_I_20_V_load_reg_4379 <= hwin_I_20_V_fu_312;
                hwin_I_20_V_load_reg_4379_pp0_iter5_reg <= hwin_I_20_V_load_reg_4379;
                hwin_I_20_V_load_reg_4379_pp0_iter6_reg <= hwin_I_20_V_load_reg_4379_pp0_iter5_reg;
                hwin_I_20_V_load_reg_4379_pp0_iter7_reg <= hwin_I_20_V_load_reg_4379_pp0_iter6_reg;
                hwin_I_20_V_load_reg_4379_pp0_iter8_reg <= hwin_I_20_V_load_reg_4379_pp0_iter7_reg;
                hwin_I_21_V_load_reg_4384 <= hwin_I_21_V_fu_316;
                hwin_I_21_V_load_reg_4384_pp0_iter5_reg <= hwin_I_21_V_load_reg_4384;
                hwin_I_21_V_load_reg_4384_pp0_iter6_reg <= hwin_I_21_V_load_reg_4384_pp0_iter5_reg;
                hwin_I_21_V_load_reg_4384_pp0_iter7_reg <= hwin_I_21_V_load_reg_4384_pp0_iter6_reg;
                hwin_I_21_V_load_reg_4384_pp0_iter8_reg <= hwin_I_21_V_load_reg_4384_pp0_iter7_reg;
                hwin_I_22_V_load_reg_4389 <= hwin_I_22_V_fu_320;
                hwin_I_22_V_load_reg_4389_pp0_iter5_reg <= hwin_I_22_V_load_reg_4389;
                hwin_I_22_V_load_reg_4389_pp0_iter6_reg <= hwin_I_22_V_load_reg_4389_pp0_iter5_reg;
                hwin_I_22_V_load_reg_4389_pp0_iter7_reg <= hwin_I_22_V_load_reg_4389_pp0_iter6_reg;
                hwin_I_22_V_load_reg_4389_pp0_iter8_reg <= hwin_I_22_V_load_reg_4389_pp0_iter7_reg;
                hwin_I_22_V_load_reg_4389_pp0_iter9_reg <= hwin_I_22_V_load_reg_4389_pp0_iter8_reg;
                hwin_I_23_V_load_reg_4394 <= hwin_I_23_V_fu_324;
                hwin_I_23_V_load_reg_4394_pp0_iter5_reg <= hwin_I_23_V_load_reg_4394;
                hwin_I_23_V_load_reg_4394_pp0_iter6_reg <= hwin_I_23_V_load_reg_4394_pp0_iter5_reg;
                hwin_I_23_V_load_reg_4394_pp0_iter7_reg <= hwin_I_23_V_load_reg_4394_pp0_iter6_reg;
                hwin_I_23_V_load_reg_4394_pp0_iter8_reg <= hwin_I_23_V_load_reg_4394_pp0_iter7_reg;
                hwin_I_23_V_load_reg_4394_pp0_iter9_reg <= hwin_I_23_V_load_reg_4394_pp0_iter8_reg;
                hwin_I_24_V_load_reg_4399 <= hwin_I_24_V_fu_328;
                hwin_I_24_V_load_reg_4399_pp0_iter10_reg <= hwin_I_24_V_load_reg_4399_pp0_iter9_reg;
                hwin_I_24_V_load_reg_4399_pp0_iter5_reg <= hwin_I_24_V_load_reg_4399;
                hwin_I_24_V_load_reg_4399_pp0_iter6_reg <= hwin_I_24_V_load_reg_4399_pp0_iter5_reg;
                hwin_I_24_V_load_reg_4399_pp0_iter7_reg <= hwin_I_24_V_load_reg_4399_pp0_iter6_reg;
                hwin_I_24_V_load_reg_4399_pp0_iter8_reg <= hwin_I_24_V_load_reg_4399_pp0_iter7_reg;
                hwin_I_24_V_load_reg_4399_pp0_iter9_reg <= hwin_I_24_V_load_reg_4399_pp0_iter8_reg;
                hwin_I_25_V_load_reg_4404 <= hwin_I_25_V_fu_332;
                hwin_I_25_V_load_reg_4404_pp0_iter10_reg <= hwin_I_25_V_load_reg_4404_pp0_iter9_reg;
                hwin_I_25_V_load_reg_4404_pp0_iter5_reg <= hwin_I_25_V_load_reg_4404;
                hwin_I_25_V_load_reg_4404_pp0_iter6_reg <= hwin_I_25_V_load_reg_4404_pp0_iter5_reg;
                hwin_I_25_V_load_reg_4404_pp0_iter7_reg <= hwin_I_25_V_load_reg_4404_pp0_iter6_reg;
                hwin_I_25_V_load_reg_4404_pp0_iter8_reg <= hwin_I_25_V_load_reg_4404_pp0_iter7_reg;
                hwin_I_25_V_load_reg_4404_pp0_iter9_reg <= hwin_I_25_V_load_reg_4404_pp0_iter8_reg;
                hwin_I_26_V_load_reg_4409 <= hwin_I_26_V_fu_336;
                hwin_I_26_V_load_reg_4409_pp0_iter10_reg <= hwin_I_26_V_load_reg_4409_pp0_iter9_reg;
                hwin_I_26_V_load_reg_4409_pp0_iter11_reg <= hwin_I_26_V_load_reg_4409_pp0_iter10_reg;
                hwin_I_26_V_load_reg_4409_pp0_iter5_reg <= hwin_I_26_V_load_reg_4409;
                hwin_I_26_V_load_reg_4409_pp0_iter6_reg <= hwin_I_26_V_load_reg_4409_pp0_iter5_reg;
                hwin_I_26_V_load_reg_4409_pp0_iter7_reg <= hwin_I_26_V_load_reg_4409_pp0_iter6_reg;
                hwin_I_26_V_load_reg_4409_pp0_iter8_reg <= hwin_I_26_V_load_reg_4409_pp0_iter7_reg;
                hwin_I_26_V_load_reg_4409_pp0_iter9_reg <= hwin_I_26_V_load_reg_4409_pp0_iter8_reg;
                hwin_I_27_V_load_reg_4414 <= hwin_I_27_V_fu_340;
                hwin_I_27_V_load_reg_4414_pp0_iter10_reg <= hwin_I_27_V_load_reg_4414_pp0_iter9_reg;
                hwin_I_27_V_load_reg_4414_pp0_iter11_reg <= hwin_I_27_V_load_reg_4414_pp0_iter10_reg;
                hwin_I_27_V_load_reg_4414_pp0_iter5_reg <= hwin_I_27_V_load_reg_4414;
                hwin_I_27_V_load_reg_4414_pp0_iter6_reg <= hwin_I_27_V_load_reg_4414_pp0_iter5_reg;
                hwin_I_27_V_load_reg_4414_pp0_iter7_reg <= hwin_I_27_V_load_reg_4414_pp0_iter6_reg;
                hwin_I_27_V_load_reg_4414_pp0_iter8_reg <= hwin_I_27_V_load_reg_4414_pp0_iter7_reg;
                hwin_I_27_V_load_reg_4414_pp0_iter9_reg <= hwin_I_27_V_load_reg_4414_pp0_iter8_reg;
                hwin_I_28_V_load_reg_4419 <= hwin_I_28_V_fu_344;
                hwin_I_28_V_load_reg_4419_pp0_iter10_reg <= hwin_I_28_V_load_reg_4419_pp0_iter9_reg;
                hwin_I_28_V_load_reg_4419_pp0_iter11_reg <= hwin_I_28_V_load_reg_4419_pp0_iter10_reg;
                hwin_I_28_V_load_reg_4419_pp0_iter5_reg <= hwin_I_28_V_load_reg_4419;
                hwin_I_28_V_load_reg_4419_pp0_iter6_reg <= hwin_I_28_V_load_reg_4419_pp0_iter5_reg;
                hwin_I_28_V_load_reg_4419_pp0_iter7_reg <= hwin_I_28_V_load_reg_4419_pp0_iter6_reg;
                hwin_I_28_V_load_reg_4419_pp0_iter8_reg <= hwin_I_28_V_load_reg_4419_pp0_iter7_reg;
                hwin_I_28_V_load_reg_4419_pp0_iter9_reg <= hwin_I_28_V_load_reg_4419_pp0_iter8_reg;
                hwin_I_29_V_load_reg_4458_pp0_iter10_reg <= hwin_I_29_V_load_reg_4458_pp0_iter9_reg;
                hwin_I_29_V_load_reg_4458_pp0_iter11_reg <= hwin_I_29_V_load_reg_4458_pp0_iter10_reg;
                hwin_I_29_V_load_reg_4458_pp0_iter12_reg <= hwin_I_29_V_load_reg_4458_pp0_iter11_reg;
                hwin_I_29_V_load_reg_4458_pp0_iter6_reg <= hwin_I_29_V_load_reg_4458;
                hwin_I_29_V_load_reg_4458_pp0_iter7_reg <= hwin_I_29_V_load_reg_4458_pp0_iter6_reg;
                hwin_I_29_V_load_reg_4458_pp0_iter8_reg <= hwin_I_29_V_load_reg_4458_pp0_iter7_reg;
                hwin_I_29_V_load_reg_4458_pp0_iter9_reg <= hwin_I_29_V_load_reg_4458_pp0_iter8_reg;
                hwin_Q_10_V_reg_762_pp0_iter5_reg <= hwin_Q_10_V_reg_762;
                hwin_Q_10_V_reg_762_pp0_iter6_reg <= hwin_Q_10_V_reg_762_pp0_iter5_reg;
                hwin_Q_10_V_reg_762_pp0_iter7_reg <= hwin_Q_10_V_reg_762_pp0_iter6_reg;
                hwin_Q_11_V_reg_749_pp0_iter5_reg <= hwin_Q_11_V_reg_749;
                hwin_Q_11_V_reg_749_pp0_iter6_reg <= hwin_Q_11_V_reg_749_pp0_iter5_reg;
                hwin_Q_11_V_reg_749_pp0_iter7_reg <= hwin_Q_11_V_reg_749_pp0_iter6_reg;
                hwin_Q_12_V_reg_736_pp0_iter5_reg <= hwin_Q_12_V_reg_736;
                hwin_Q_12_V_reg_736_pp0_iter6_reg <= hwin_Q_12_V_reg_736_pp0_iter5_reg;
                hwin_Q_12_V_reg_736_pp0_iter7_reg <= hwin_Q_12_V_reg_736_pp0_iter6_reg;
                hwin_Q_12_V_reg_736_pp0_iter8_reg <= hwin_Q_12_V_reg_736_pp0_iter7_reg;
                hwin_Q_13_V_reg_723_pp0_iter5_reg <= hwin_Q_13_V_reg_723;
                hwin_Q_13_V_reg_723_pp0_iter6_reg <= hwin_Q_13_V_reg_723_pp0_iter5_reg;
                hwin_Q_13_V_reg_723_pp0_iter7_reg <= hwin_Q_13_V_reg_723_pp0_iter6_reg;
                hwin_Q_13_V_reg_723_pp0_iter8_reg <= hwin_Q_13_V_reg_723_pp0_iter7_reg;
                hwin_Q_14_V_reg_710_pp0_iter5_reg <= hwin_Q_14_V_reg_710;
                hwin_Q_14_V_reg_710_pp0_iter6_reg <= hwin_Q_14_V_reg_710_pp0_iter5_reg;
                hwin_Q_14_V_reg_710_pp0_iter7_reg <= hwin_Q_14_V_reg_710_pp0_iter6_reg;
                hwin_Q_14_V_reg_710_pp0_iter8_reg <= hwin_Q_14_V_reg_710_pp0_iter7_reg;
                hwin_Q_14_V_reg_710_pp0_iter9_reg <= hwin_Q_14_V_reg_710_pp0_iter8_reg;
                hwin_Q_15_V_reg_697_pp0_iter5_reg <= hwin_Q_15_V_reg_697;
                hwin_Q_15_V_reg_697_pp0_iter6_reg <= hwin_Q_15_V_reg_697_pp0_iter5_reg;
                hwin_Q_15_V_reg_697_pp0_iter7_reg <= hwin_Q_15_V_reg_697_pp0_iter6_reg;
                hwin_Q_15_V_reg_697_pp0_iter8_reg <= hwin_Q_15_V_reg_697_pp0_iter7_reg;
                hwin_Q_15_V_reg_697_pp0_iter9_reg <= hwin_Q_15_V_reg_697_pp0_iter8_reg;
                hwin_Q_16_V_reg_684_pp0_iter10_reg <= hwin_Q_16_V_reg_684_pp0_iter9_reg;
                hwin_Q_16_V_reg_684_pp0_iter5_reg <= hwin_Q_16_V_reg_684;
                hwin_Q_16_V_reg_684_pp0_iter6_reg <= hwin_Q_16_V_reg_684_pp0_iter5_reg;
                hwin_Q_16_V_reg_684_pp0_iter7_reg <= hwin_Q_16_V_reg_684_pp0_iter6_reg;
                hwin_Q_16_V_reg_684_pp0_iter8_reg <= hwin_Q_16_V_reg_684_pp0_iter7_reg;
                hwin_Q_16_V_reg_684_pp0_iter9_reg <= hwin_Q_16_V_reg_684_pp0_iter8_reg;
                hwin_Q_17_V_reg_671_pp0_iter10_reg <= hwin_Q_17_V_reg_671_pp0_iter9_reg;
                hwin_Q_17_V_reg_671_pp0_iter5_reg <= hwin_Q_17_V_reg_671;
                hwin_Q_17_V_reg_671_pp0_iter6_reg <= hwin_Q_17_V_reg_671_pp0_iter5_reg;
                hwin_Q_17_V_reg_671_pp0_iter7_reg <= hwin_Q_17_V_reg_671_pp0_iter6_reg;
                hwin_Q_17_V_reg_671_pp0_iter8_reg <= hwin_Q_17_V_reg_671_pp0_iter7_reg;
                hwin_Q_17_V_reg_671_pp0_iter9_reg <= hwin_Q_17_V_reg_671_pp0_iter8_reg;
                hwin_Q_18_V_reg_658_pp0_iter10_reg <= hwin_Q_18_V_reg_658_pp0_iter9_reg;
                hwin_Q_18_V_reg_658_pp0_iter11_reg <= hwin_Q_18_V_reg_658_pp0_iter10_reg;
                hwin_Q_18_V_reg_658_pp0_iter5_reg <= hwin_Q_18_V_reg_658;
                hwin_Q_18_V_reg_658_pp0_iter6_reg <= hwin_Q_18_V_reg_658_pp0_iter5_reg;
                hwin_Q_18_V_reg_658_pp0_iter7_reg <= hwin_Q_18_V_reg_658_pp0_iter6_reg;
                hwin_Q_18_V_reg_658_pp0_iter8_reg <= hwin_Q_18_V_reg_658_pp0_iter7_reg;
                hwin_Q_18_V_reg_658_pp0_iter9_reg <= hwin_Q_18_V_reg_658_pp0_iter8_reg;
                hwin_Q_19_V_reg_645_pp0_iter10_reg <= hwin_Q_19_V_reg_645_pp0_iter9_reg;
                hwin_Q_19_V_reg_645_pp0_iter11_reg <= hwin_Q_19_V_reg_645_pp0_iter10_reg;
                hwin_Q_19_V_reg_645_pp0_iter5_reg <= hwin_Q_19_V_reg_645;
                hwin_Q_19_V_reg_645_pp0_iter6_reg <= hwin_Q_19_V_reg_645_pp0_iter5_reg;
                hwin_Q_19_V_reg_645_pp0_iter7_reg <= hwin_Q_19_V_reg_645_pp0_iter6_reg;
                hwin_Q_19_V_reg_645_pp0_iter8_reg <= hwin_Q_19_V_reg_645_pp0_iter7_reg;
                hwin_Q_19_V_reg_645_pp0_iter9_reg <= hwin_Q_19_V_reg_645_pp0_iter8_reg;
                hwin_Q_20_V_reg_632_pp0_iter10_reg <= hwin_Q_20_V_reg_632_pp0_iter9_reg;
                hwin_Q_20_V_reg_632_pp0_iter11_reg <= hwin_Q_20_V_reg_632_pp0_iter10_reg;
                hwin_Q_20_V_reg_632_pp0_iter12_reg <= hwin_Q_20_V_reg_632_pp0_iter11_reg;
                hwin_Q_20_V_reg_632_pp0_iter5_reg <= hwin_Q_20_V_reg_632;
                hwin_Q_20_V_reg_632_pp0_iter6_reg <= hwin_Q_20_V_reg_632_pp0_iter5_reg;
                hwin_Q_20_V_reg_632_pp0_iter7_reg <= hwin_Q_20_V_reg_632_pp0_iter6_reg;
                hwin_Q_20_V_reg_632_pp0_iter8_reg <= hwin_Q_20_V_reg_632_pp0_iter7_reg;
                hwin_Q_20_V_reg_632_pp0_iter9_reg <= hwin_Q_20_V_reg_632_pp0_iter8_reg;
                hwin_Q_21_V_reg_619_pp0_iter10_reg <= hwin_Q_21_V_reg_619_pp0_iter9_reg;
                hwin_Q_21_V_reg_619_pp0_iter11_reg <= hwin_Q_21_V_reg_619_pp0_iter10_reg;
                hwin_Q_21_V_reg_619_pp0_iter12_reg <= hwin_Q_21_V_reg_619_pp0_iter11_reg;
                hwin_Q_21_V_reg_619_pp0_iter5_reg <= hwin_Q_21_V_reg_619;
                hwin_Q_21_V_reg_619_pp0_iter6_reg <= hwin_Q_21_V_reg_619_pp0_iter5_reg;
                hwin_Q_21_V_reg_619_pp0_iter7_reg <= hwin_Q_21_V_reg_619_pp0_iter6_reg;
                hwin_Q_21_V_reg_619_pp0_iter8_reg <= hwin_Q_21_V_reg_619_pp0_iter7_reg;
                hwin_Q_21_V_reg_619_pp0_iter9_reg <= hwin_Q_21_V_reg_619_pp0_iter8_reg;
                hwin_Q_22_V_reg_606_pp0_iter10_reg <= hwin_Q_22_V_reg_606_pp0_iter9_reg;
                hwin_Q_22_V_reg_606_pp0_iter11_reg <= hwin_Q_22_V_reg_606_pp0_iter10_reg;
                hwin_Q_22_V_reg_606_pp0_iter12_reg <= hwin_Q_22_V_reg_606_pp0_iter11_reg;
                hwin_Q_22_V_reg_606_pp0_iter13_reg <= hwin_Q_22_V_reg_606_pp0_iter12_reg;
                hwin_Q_22_V_reg_606_pp0_iter5_reg <= hwin_Q_22_V_reg_606;
                hwin_Q_22_V_reg_606_pp0_iter6_reg <= hwin_Q_22_V_reg_606_pp0_iter5_reg;
                hwin_Q_22_V_reg_606_pp0_iter7_reg <= hwin_Q_22_V_reg_606_pp0_iter6_reg;
                hwin_Q_22_V_reg_606_pp0_iter8_reg <= hwin_Q_22_V_reg_606_pp0_iter7_reg;
                hwin_Q_22_V_reg_606_pp0_iter9_reg <= hwin_Q_22_V_reg_606_pp0_iter8_reg;
                hwin_Q_23_V_reg_593_pp0_iter10_reg <= hwin_Q_23_V_reg_593_pp0_iter9_reg;
                hwin_Q_23_V_reg_593_pp0_iter11_reg <= hwin_Q_23_V_reg_593_pp0_iter10_reg;
                hwin_Q_23_V_reg_593_pp0_iter12_reg <= hwin_Q_23_V_reg_593_pp0_iter11_reg;
                hwin_Q_23_V_reg_593_pp0_iter13_reg <= hwin_Q_23_V_reg_593_pp0_iter12_reg;
                hwin_Q_23_V_reg_593_pp0_iter5_reg <= hwin_Q_23_V_reg_593;
                hwin_Q_23_V_reg_593_pp0_iter6_reg <= hwin_Q_23_V_reg_593_pp0_iter5_reg;
                hwin_Q_23_V_reg_593_pp0_iter7_reg <= hwin_Q_23_V_reg_593_pp0_iter6_reg;
                hwin_Q_23_V_reg_593_pp0_iter8_reg <= hwin_Q_23_V_reg_593_pp0_iter7_reg;
                hwin_Q_23_V_reg_593_pp0_iter9_reg <= hwin_Q_23_V_reg_593_pp0_iter8_reg;
                hwin_Q_24_V_reg_580_pp0_iter10_reg <= hwin_Q_24_V_reg_580_pp0_iter9_reg;
                hwin_Q_24_V_reg_580_pp0_iter11_reg <= hwin_Q_24_V_reg_580_pp0_iter10_reg;
                hwin_Q_24_V_reg_580_pp0_iter12_reg <= hwin_Q_24_V_reg_580_pp0_iter11_reg;
                hwin_Q_24_V_reg_580_pp0_iter13_reg <= hwin_Q_24_V_reg_580_pp0_iter12_reg;
                hwin_Q_24_V_reg_580_pp0_iter14_reg <= hwin_Q_24_V_reg_580_pp0_iter13_reg;
                hwin_Q_24_V_reg_580_pp0_iter5_reg <= hwin_Q_24_V_reg_580;
                hwin_Q_24_V_reg_580_pp0_iter6_reg <= hwin_Q_24_V_reg_580_pp0_iter5_reg;
                hwin_Q_24_V_reg_580_pp0_iter7_reg <= hwin_Q_24_V_reg_580_pp0_iter6_reg;
                hwin_Q_24_V_reg_580_pp0_iter8_reg <= hwin_Q_24_V_reg_580_pp0_iter7_reg;
                hwin_Q_24_V_reg_580_pp0_iter9_reg <= hwin_Q_24_V_reg_580_pp0_iter8_reg;
                hwin_Q_25_V_reg_567_pp0_iter10_reg <= hwin_Q_25_V_reg_567_pp0_iter9_reg;
                hwin_Q_25_V_reg_567_pp0_iter11_reg <= hwin_Q_25_V_reg_567_pp0_iter10_reg;
                hwin_Q_25_V_reg_567_pp0_iter12_reg <= hwin_Q_25_V_reg_567_pp0_iter11_reg;
                hwin_Q_25_V_reg_567_pp0_iter13_reg <= hwin_Q_25_V_reg_567_pp0_iter12_reg;
                hwin_Q_25_V_reg_567_pp0_iter14_reg <= hwin_Q_25_V_reg_567_pp0_iter13_reg;
                hwin_Q_25_V_reg_567_pp0_iter5_reg <= hwin_Q_25_V_reg_567;
                hwin_Q_25_V_reg_567_pp0_iter6_reg <= hwin_Q_25_V_reg_567_pp0_iter5_reg;
                hwin_Q_25_V_reg_567_pp0_iter7_reg <= hwin_Q_25_V_reg_567_pp0_iter6_reg;
                hwin_Q_25_V_reg_567_pp0_iter8_reg <= hwin_Q_25_V_reg_567_pp0_iter7_reg;
                hwin_Q_25_V_reg_567_pp0_iter9_reg <= hwin_Q_25_V_reg_567_pp0_iter8_reg;
                hwin_Q_26_V_reg_554_pp0_iter10_reg <= hwin_Q_26_V_reg_554_pp0_iter9_reg;
                hwin_Q_26_V_reg_554_pp0_iter11_reg <= hwin_Q_26_V_reg_554_pp0_iter10_reg;
                hwin_Q_26_V_reg_554_pp0_iter12_reg <= hwin_Q_26_V_reg_554_pp0_iter11_reg;
                hwin_Q_26_V_reg_554_pp0_iter13_reg <= hwin_Q_26_V_reg_554_pp0_iter12_reg;
                hwin_Q_26_V_reg_554_pp0_iter14_reg <= hwin_Q_26_V_reg_554_pp0_iter13_reg;
                hwin_Q_26_V_reg_554_pp0_iter15_reg <= hwin_Q_26_V_reg_554_pp0_iter14_reg;
                hwin_Q_26_V_reg_554_pp0_iter5_reg <= hwin_Q_26_V_reg_554;
                hwin_Q_26_V_reg_554_pp0_iter6_reg <= hwin_Q_26_V_reg_554_pp0_iter5_reg;
                hwin_Q_26_V_reg_554_pp0_iter7_reg <= hwin_Q_26_V_reg_554_pp0_iter6_reg;
                hwin_Q_26_V_reg_554_pp0_iter8_reg <= hwin_Q_26_V_reg_554_pp0_iter7_reg;
                hwin_Q_26_V_reg_554_pp0_iter9_reg <= hwin_Q_26_V_reg_554_pp0_iter8_reg;
                hwin_Q_27_V_reg_541_pp0_iter10_reg <= hwin_Q_27_V_reg_541_pp0_iter9_reg;
                hwin_Q_27_V_reg_541_pp0_iter11_reg <= hwin_Q_27_V_reg_541_pp0_iter10_reg;
                hwin_Q_27_V_reg_541_pp0_iter12_reg <= hwin_Q_27_V_reg_541_pp0_iter11_reg;
                hwin_Q_27_V_reg_541_pp0_iter13_reg <= hwin_Q_27_V_reg_541_pp0_iter12_reg;
                hwin_Q_27_V_reg_541_pp0_iter14_reg <= hwin_Q_27_V_reg_541_pp0_iter13_reg;
                hwin_Q_27_V_reg_541_pp0_iter15_reg <= hwin_Q_27_V_reg_541_pp0_iter14_reg;
                hwin_Q_27_V_reg_541_pp0_iter5_reg <= hwin_Q_27_V_reg_541;
                hwin_Q_27_V_reg_541_pp0_iter6_reg <= hwin_Q_27_V_reg_541_pp0_iter5_reg;
                hwin_Q_27_V_reg_541_pp0_iter7_reg <= hwin_Q_27_V_reg_541_pp0_iter6_reg;
                hwin_Q_27_V_reg_541_pp0_iter8_reg <= hwin_Q_27_V_reg_541_pp0_iter7_reg;
                hwin_Q_27_V_reg_541_pp0_iter9_reg <= hwin_Q_27_V_reg_541_pp0_iter8_reg;
                hwin_Q_28_V_reg_528_pp0_iter10_reg <= hwin_Q_28_V_reg_528_pp0_iter9_reg;
                hwin_Q_28_V_reg_528_pp0_iter11_reg <= hwin_Q_28_V_reg_528_pp0_iter10_reg;
                hwin_Q_28_V_reg_528_pp0_iter12_reg <= hwin_Q_28_V_reg_528_pp0_iter11_reg;
                hwin_Q_28_V_reg_528_pp0_iter13_reg <= hwin_Q_28_V_reg_528_pp0_iter12_reg;
                hwin_Q_28_V_reg_528_pp0_iter14_reg <= hwin_Q_28_V_reg_528_pp0_iter13_reg;
                hwin_Q_28_V_reg_528_pp0_iter15_reg <= hwin_Q_28_V_reg_528_pp0_iter14_reg;
                hwin_Q_28_V_reg_528_pp0_iter16_reg <= hwin_Q_28_V_reg_528_pp0_iter15_reg;
                hwin_Q_28_V_reg_528_pp0_iter5_reg <= hwin_Q_28_V_reg_528;
                hwin_Q_28_V_reg_528_pp0_iter6_reg <= hwin_Q_28_V_reg_528_pp0_iter5_reg;
                hwin_Q_28_V_reg_528_pp0_iter7_reg <= hwin_Q_28_V_reg_528_pp0_iter6_reg;
                hwin_Q_28_V_reg_528_pp0_iter8_reg <= hwin_Q_28_V_reg_528_pp0_iter7_reg;
                hwin_Q_28_V_reg_528_pp0_iter9_reg <= hwin_Q_28_V_reg_528_pp0_iter8_reg;
                hwin_Q_29_V_reg_516_pp0_iter10_reg <= hwin_Q_29_V_reg_516_pp0_iter9_reg;
                hwin_Q_29_V_reg_516_pp0_iter11_reg <= hwin_Q_29_V_reg_516_pp0_iter10_reg;
                hwin_Q_29_V_reg_516_pp0_iter12_reg <= hwin_Q_29_V_reg_516_pp0_iter11_reg;
                hwin_Q_29_V_reg_516_pp0_iter13_reg <= hwin_Q_29_V_reg_516_pp0_iter12_reg;
                hwin_Q_29_V_reg_516_pp0_iter14_reg <= hwin_Q_29_V_reg_516_pp0_iter13_reg;
                hwin_Q_29_V_reg_516_pp0_iter15_reg <= hwin_Q_29_V_reg_516_pp0_iter14_reg;
                hwin_Q_29_V_reg_516_pp0_iter16_reg <= hwin_Q_29_V_reg_516_pp0_iter15_reg;
                hwin_Q_29_V_reg_516_pp0_iter5_reg <= hwin_Q_29_V_reg_516;
                hwin_Q_29_V_reg_516_pp0_iter6_reg <= hwin_Q_29_V_reg_516_pp0_iter5_reg;
                hwin_Q_29_V_reg_516_pp0_iter7_reg <= hwin_Q_29_V_reg_516_pp0_iter6_reg;
                hwin_Q_29_V_reg_516_pp0_iter8_reg <= hwin_Q_29_V_reg_516_pp0_iter7_reg;
                hwin_Q_29_V_reg_516_pp0_iter9_reg <= hwin_Q_29_V_reg_516_pp0_iter8_reg;
                hwin_Q_6_V_reg_814_pp0_iter5_reg <= hwin_Q_6_V_reg_814;
                hwin_Q_7_V_reg_801_pp0_iter5_reg <= hwin_Q_7_V_reg_801;
                hwin_Q_8_V_reg_788_pp0_iter5_reg <= hwin_Q_8_V_reg_788;
                hwin_Q_8_V_reg_788_pp0_iter6_reg <= hwin_Q_8_V_reg_788_pp0_iter5_reg;
                hwin_Q_9_V_reg_775_pp0_iter5_reg <= hwin_Q_9_V_reg_775;
                hwin_Q_9_V_reg_775_pp0_iter6_reg <= hwin_Q_9_V_reg_775_pp0_iter5_reg;
                icmp_ln176_reg_4179_pp0_iter10_reg <= icmp_ln176_reg_4179_pp0_iter9_reg;
                icmp_ln176_reg_4179_pp0_iter11_reg <= icmp_ln176_reg_4179_pp0_iter10_reg;
                icmp_ln176_reg_4179_pp0_iter12_reg <= icmp_ln176_reg_4179_pp0_iter11_reg;
                icmp_ln176_reg_4179_pp0_iter13_reg <= icmp_ln176_reg_4179_pp0_iter12_reg;
                icmp_ln176_reg_4179_pp0_iter14_reg <= icmp_ln176_reg_4179_pp0_iter13_reg;
                icmp_ln176_reg_4179_pp0_iter15_reg <= icmp_ln176_reg_4179_pp0_iter14_reg;
                icmp_ln176_reg_4179_pp0_iter16_reg <= icmp_ln176_reg_4179_pp0_iter15_reg;
                icmp_ln176_reg_4179_pp0_iter2_reg <= icmp_ln176_reg_4179_pp0_iter1_reg;
                icmp_ln176_reg_4179_pp0_iter3_reg <= icmp_ln176_reg_4179_pp0_iter2_reg;
                icmp_ln176_reg_4179_pp0_iter4_reg <= icmp_ln176_reg_4179_pp0_iter3_reg;
                icmp_ln176_reg_4179_pp0_iter5_reg <= icmp_ln176_reg_4179_pp0_iter4_reg;
                icmp_ln176_reg_4179_pp0_iter6_reg <= icmp_ln176_reg_4179_pp0_iter5_reg;
                icmp_ln176_reg_4179_pp0_iter7_reg <= icmp_ln176_reg_4179_pp0_iter6_reg;
                icmp_ln176_reg_4179_pp0_iter8_reg <= icmp_ln176_reg_4179_pp0_iter7_reg;
                icmp_ln176_reg_4179_pp0_iter9_reg <= icmp_ln176_reg_4179_pp0_iter8_reg;
                icmp_ln219_reg_4259_pp0_iter10_reg <= icmp_ln219_reg_4259_pp0_iter9_reg;
                icmp_ln219_reg_4259_pp0_iter11_reg <= icmp_ln219_reg_4259_pp0_iter10_reg;
                icmp_ln219_reg_4259_pp0_iter12_reg <= icmp_ln219_reg_4259_pp0_iter11_reg;
                icmp_ln219_reg_4259_pp0_iter13_reg <= icmp_ln219_reg_4259_pp0_iter12_reg;
                icmp_ln219_reg_4259_pp0_iter14_reg <= icmp_ln219_reg_4259_pp0_iter13_reg;
                icmp_ln219_reg_4259_pp0_iter15_reg <= icmp_ln219_reg_4259_pp0_iter14_reg;
                icmp_ln219_reg_4259_pp0_iter16_reg <= icmp_ln219_reg_4259_pp0_iter15_reg;
                icmp_ln219_reg_4259_pp0_iter17_reg <= icmp_ln219_reg_4259_pp0_iter16_reg;
                icmp_ln219_reg_4259_pp0_iter18_reg <= icmp_ln219_reg_4259_pp0_iter17_reg;
                icmp_ln219_reg_4259_pp0_iter19_reg <= icmp_ln219_reg_4259_pp0_iter18_reg;
                icmp_ln219_reg_4259_pp0_iter20_reg <= icmp_ln219_reg_4259_pp0_iter19_reg;
                icmp_ln219_reg_4259_pp0_iter21_reg <= icmp_ln219_reg_4259_pp0_iter20_reg;
                icmp_ln219_reg_4259_pp0_iter22_reg <= icmp_ln219_reg_4259_pp0_iter21_reg;
                icmp_ln219_reg_4259_pp0_iter23_reg <= icmp_ln219_reg_4259_pp0_iter22_reg;
                icmp_ln219_reg_4259_pp0_iter24_reg <= icmp_ln219_reg_4259_pp0_iter23_reg;
                icmp_ln219_reg_4259_pp0_iter25_reg <= icmp_ln219_reg_4259_pp0_iter24_reg;
                icmp_ln219_reg_4259_pp0_iter26_reg <= icmp_ln219_reg_4259_pp0_iter25_reg;
                icmp_ln219_reg_4259_pp0_iter27_reg <= icmp_ln219_reg_4259_pp0_iter26_reg;
                icmp_ln219_reg_4259_pp0_iter28_reg <= icmp_ln219_reg_4259_pp0_iter27_reg;
                icmp_ln219_reg_4259_pp0_iter29_reg <= icmp_ln219_reg_4259_pp0_iter28_reg;
                icmp_ln219_reg_4259_pp0_iter2_reg <= icmp_ln219_reg_4259_pp0_iter1_reg;
                icmp_ln219_reg_4259_pp0_iter30_reg <= icmp_ln219_reg_4259_pp0_iter29_reg;
                icmp_ln219_reg_4259_pp0_iter31_reg <= icmp_ln219_reg_4259_pp0_iter30_reg;
                icmp_ln219_reg_4259_pp0_iter32_reg <= icmp_ln219_reg_4259_pp0_iter31_reg;
                icmp_ln219_reg_4259_pp0_iter33_reg <= icmp_ln219_reg_4259_pp0_iter32_reg;
                icmp_ln219_reg_4259_pp0_iter34_reg <= icmp_ln219_reg_4259_pp0_iter33_reg;
                icmp_ln219_reg_4259_pp0_iter35_reg <= icmp_ln219_reg_4259_pp0_iter34_reg;
                icmp_ln219_reg_4259_pp0_iter36_reg <= icmp_ln219_reg_4259_pp0_iter35_reg;
                icmp_ln219_reg_4259_pp0_iter37_reg <= icmp_ln219_reg_4259_pp0_iter36_reg;
                icmp_ln219_reg_4259_pp0_iter38_reg <= icmp_ln219_reg_4259_pp0_iter37_reg;
                icmp_ln219_reg_4259_pp0_iter39_reg <= icmp_ln219_reg_4259_pp0_iter38_reg;
                icmp_ln219_reg_4259_pp0_iter3_reg <= icmp_ln219_reg_4259_pp0_iter2_reg;
                icmp_ln219_reg_4259_pp0_iter40_reg <= icmp_ln219_reg_4259_pp0_iter39_reg;
                icmp_ln219_reg_4259_pp0_iter41_reg <= icmp_ln219_reg_4259_pp0_iter40_reg;
                icmp_ln219_reg_4259_pp0_iter42_reg <= icmp_ln219_reg_4259_pp0_iter41_reg;
                icmp_ln219_reg_4259_pp0_iter43_reg <= icmp_ln219_reg_4259_pp0_iter42_reg;
                icmp_ln219_reg_4259_pp0_iter44_reg <= icmp_ln219_reg_4259_pp0_iter43_reg;
                icmp_ln219_reg_4259_pp0_iter45_reg <= icmp_ln219_reg_4259_pp0_iter44_reg;
                icmp_ln219_reg_4259_pp0_iter46_reg <= icmp_ln219_reg_4259_pp0_iter45_reg;
                icmp_ln219_reg_4259_pp0_iter47_reg <= icmp_ln219_reg_4259_pp0_iter46_reg;
                icmp_ln219_reg_4259_pp0_iter48_reg <= icmp_ln219_reg_4259_pp0_iter47_reg;
                icmp_ln219_reg_4259_pp0_iter49_reg <= icmp_ln219_reg_4259_pp0_iter48_reg;
                icmp_ln219_reg_4259_pp0_iter4_reg <= icmp_ln219_reg_4259_pp0_iter3_reg;
                icmp_ln219_reg_4259_pp0_iter50_reg <= icmp_ln219_reg_4259_pp0_iter49_reg;
                icmp_ln219_reg_4259_pp0_iter51_reg <= icmp_ln219_reg_4259_pp0_iter50_reg;
                icmp_ln219_reg_4259_pp0_iter52_reg <= icmp_ln219_reg_4259_pp0_iter51_reg;
                icmp_ln219_reg_4259_pp0_iter53_reg <= icmp_ln219_reg_4259_pp0_iter52_reg;
                icmp_ln219_reg_4259_pp0_iter54_reg <= icmp_ln219_reg_4259_pp0_iter53_reg;
                icmp_ln219_reg_4259_pp0_iter55_reg <= icmp_ln219_reg_4259_pp0_iter54_reg;
                icmp_ln219_reg_4259_pp0_iter56_reg <= icmp_ln219_reg_4259_pp0_iter55_reg;
                icmp_ln219_reg_4259_pp0_iter57_reg <= icmp_ln219_reg_4259_pp0_iter56_reg;
                icmp_ln219_reg_4259_pp0_iter58_reg <= icmp_ln219_reg_4259_pp0_iter57_reg;
                icmp_ln219_reg_4259_pp0_iter59_reg <= icmp_ln219_reg_4259_pp0_iter58_reg;
                icmp_ln219_reg_4259_pp0_iter5_reg <= icmp_ln219_reg_4259_pp0_iter4_reg;
                icmp_ln219_reg_4259_pp0_iter60_reg <= icmp_ln219_reg_4259_pp0_iter59_reg;
                icmp_ln219_reg_4259_pp0_iter61_reg <= icmp_ln219_reg_4259_pp0_iter60_reg;
                icmp_ln219_reg_4259_pp0_iter62_reg <= icmp_ln219_reg_4259_pp0_iter61_reg;
                icmp_ln219_reg_4259_pp0_iter63_reg <= icmp_ln219_reg_4259_pp0_iter62_reg;
                icmp_ln219_reg_4259_pp0_iter64_reg <= icmp_ln219_reg_4259_pp0_iter63_reg;
                icmp_ln219_reg_4259_pp0_iter65_reg <= icmp_ln219_reg_4259_pp0_iter64_reg;
                icmp_ln219_reg_4259_pp0_iter66_reg <= icmp_ln219_reg_4259_pp0_iter65_reg;
                icmp_ln219_reg_4259_pp0_iter67_reg <= icmp_ln219_reg_4259_pp0_iter66_reg;
                icmp_ln219_reg_4259_pp0_iter68_reg <= icmp_ln219_reg_4259_pp0_iter67_reg;
                icmp_ln219_reg_4259_pp0_iter69_reg <= icmp_ln219_reg_4259_pp0_iter68_reg;
                icmp_ln219_reg_4259_pp0_iter6_reg <= icmp_ln219_reg_4259_pp0_iter5_reg;
                icmp_ln219_reg_4259_pp0_iter70_reg <= icmp_ln219_reg_4259_pp0_iter69_reg;
                icmp_ln219_reg_4259_pp0_iter71_reg <= icmp_ln219_reg_4259_pp0_iter70_reg;
                icmp_ln219_reg_4259_pp0_iter72_reg <= icmp_ln219_reg_4259_pp0_iter71_reg;
                icmp_ln219_reg_4259_pp0_iter73_reg <= icmp_ln219_reg_4259_pp0_iter72_reg;
                icmp_ln219_reg_4259_pp0_iter74_reg <= icmp_ln219_reg_4259_pp0_iter73_reg;
                icmp_ln219_reg_4259_pp0_iter75_reg <= icmp_ln219_reg_4259_pp0_iter74_reg;
                icmp_ln219_reg_4259_pp0_iter76_reg <= icmp_ln219_reg_4259_pp0_iter75_reg;
                icmp_ln219_reg_4259_pp0_iter77_reg <= icmp_ln219_reg_4259_pp0_iter76_reg;
                icmp_ln219_reg_4259_pp0_iter78_reg <= icmp_ln219_reg_4259_pp0_iter77_reg;
                icmp_ln219_reg_4259_pp0_iter79_reg <= icmp_ln219_reg_4259_pp0_iter78_reg;
                icmp_ln219_reg_4259_pp0_iter7_reg <= icmp_ln219_reg_4259_pp0_iter6_reg;
                icmp_ln219_reg_4259_pp0_iter80_reg <= icmp_ln219_reg_4259_pp0_iter79_reg;
                icmp_ln219_reg_4259_pp0_iter81_reg <= icmp_ln219_reg_4259_pp0_iter80_reg;
                icmp_ln219_reg_4259_pp0_iter8_reg <= icmp_ln219_reg_4259_pp0_iter7_reg;
                icmp_ln219_reg_4259_pp0_iter9_reg <= icmp_ln219_reg_4259_pp0_iter8_reg;
                icmp_ln225_reg_4263_pp0_iter10_reg <= icmp_ln225_reg_4263_pp0_iter9_reg;
                icmp_ln225_reg_4263_pp0_iter11_reg <= icmp_ln225_reg_4263_pp0_iter10_reg;
                icmp_ln225_reg_4263_pp0_iter12_reg <= icmp_ln225_reg_4263_pp0_iter11_reg;
                icmp_ln225_reg_4263_pp0_iter13_reg <= icmp_ln225_reg_4263_pp0_iter12_reg;
                icmp_ln225_reg_4263_pp0_iter14_reg <= icmp_ln225_reg_4263_pp0_iter13_reg;
                icmp_ln225_reg_4263_pp0_iter15_reg <= icmp_ln225_reg_4263_pp0_iter14_reg;
                icmp_ln225_reg_4263_pp0_iter16_reg <= icmp_ln225_reg_4263_pp0_iter15_reg;
                icmp_ln225_reg_4263_pp0_iter17_reg <= icmp_ln225_reg_4263_pp0_iter16_reg;
                icmp_ln225_reg_4263_pp0_iter18_reg <= icmp_ln225_reg_4263_pp0_iter17_reg;
                icmp_ln225_reg_4263_pp0_iter19_reg <= icmp_ln225_reg_4263_pp0_iter18_reg;
                icmp_ln225_reg_4263_pp0_iter20_reg <= icmp_ln225_reg_4263_pp0_iter19_reg;
                icmp_ln225_reg_4263_pp0_iter21_reg <= icmp_ln225_reg_4263_pp0_iter20_reg;
                icmp_ln225_reg_4263_pp0_iter22_reg <= icmp_ln225_reg_4263_pp0_iter21_reg;
                icmp_ln225_reg_4263_pp0_iter23_reg <= icmp_ln225_reg_4263_pp0_iter22_reg;
                icmp_ln225_reg_4263_pp0_iter24_reg <= icmp_ln225_reg_4263_pp0_iter23_reg;
                icmp_ln225_reg_4263_pp0_iter25_reg <= icmp_ln225_reg_4263_pp0_iter24_reg;
                icmp_ln225_reg_4263_pp0_iter26_reg <= icmp_ln225_reg_4263_pp0_iter25_reg;
                icmp_ln225_reg_4263_pp0_iter27_reg <= icmp_ln225_reg_4263_pp0_iter26_reg;
                icmp_ln225_reg_4263_pp0_iter28_reg <= icmp_ln225_reg_4263_pp0_iter27_reg;
                icmp_ln225_reg_4263_pp0_iter29_reg <= icmp_ln225_reg_4263_pp0_iter28_reg;
                icmp_ln225_reg_4263_pp0_iter2_reg <= icmp_ln225_reg_4263_pp0_iter1_reg;
                icmp_ln225_reg_4263_pp0_iter30_reg <= icmp_ln225_reg_4263_pp0_iter29_reg;
                icmp_ln225_reg_4263_pp0_iter31_reg <= icmp_ln225_reg_4263_pp0_iter30_reg;
                icmp_ln225_reg_4263_pp0_iter32_reg <= icmp_ln225_reg_4263_pp0_iter31_reg;
                icmp_ln225_reg_4263_pp0_iter33_reg <= icmp_ln225_reg_4263_pp0_iter32_reg;
                icmp_ln225_reg_4263_pp0_iter34_reg <= icmp_ln225_reg_4263_pp0_iter33_reg;
                icmp_ln225_reg_4263_pp0_iter35_reg <= icmp_ln225_reg_4263_pp0_iter34_reg;
                icmp_ln225_reg_4263_pp0_iter36_reg <= icmp_ln225_reg_4263_pp0_iter35_reg;
                icmp_ln225_reg_4263_pp0_iter37_reg <= icmp_ln225_reg_4263_pp0_iter36_reg;
                icmp_ln225_reg_4263_pp0_iter38_reg <= icmp_ln225_reg_4263_pp0_iter37_reg;
                icmp_ln225_reg_4263_pp0_iter39_reg <= icmp_ln225_reg_4263_pp0_iter38_reg;
                icmp_ln225_reg_4263_pp0_iter3_reg <= icmp_ln225_reg_4263_pp0_iter2_reg;
                icmp_ln225_reg_4263_pp0_iter40_reg <= icmp_ln225_reg_4263_pp0_iter39_reg;
                icmp_ln225_reg_4263_pp0_iter41_reg <= icmp_ln225_reg_4263_pp0_iter40_reg;
                icmp_ln225_reg_4263_pp0_iter42_reg <= icmp_ln225_reg_4263_pp0_iter41_reg;
                icmp_ln225_reg_4263_pp0_iter43_reg <= icmp_ln225_reg_4263_pp0_iter42_reg;
                icmp_ln225_reg_4263_pp0_iter44_reg <= icmp_ln225_reg_4263_pp0_iter43_reg;
                icmp_ln225_reg_4263_pp0_iter45_reg <= icmp_ln225_reg_4263_pp0_iter44_reg;
                icmp_ln225_reg_4263_pp0_iter46_reg <= icmp_ln225_reg_4263_pp0_iter45_reg;
                icmp_ln225_reg_4263_pp0_iter47_reg <= icmp_ln225_reg_4263_pp0_iter46_reg;
                icmp_ln225_reg_4263_pp0_iter48_reg <= icmp_ln225_reg_4263_pp0_iter47_reg;
                icmp_ln225_reg_4263_pp0_iter49_reg <= icmp_ln225_reg_4263_pp0_iter48_reg;
                icmp_ln225_reg_4263_pp0_iter4_reg <= icmp_ln225_reg_4263_pp0_iter3_reg;
                icmp_ln225_reg_4263_pp0_iter50_reg <= icmp_ln225_reg_4263_pp0_iter49_reg;
                icmp_ln225_reg_4263_pp0_iter51_reg <= icmp_ln225_reg_4263_pp0_iter50_reg;
                icmp_ln225_reg_4263_pp0_iter52_reg <= icmp_ln225_reg_4263_pp0_iter51_reg;
                icmp_ln225_reg_4263_pp0_iter53_reg <= icmp_ln225_reg_4263_pp0_iter52_reg;
                icmp_ln225_reg_4263_pp0_iter54_reg <= icmp_ln225_reg_4263_pp0_iter53_reg;
                icmp_ln225_reg_4263_pp0_iter55_reg <= icmp_ln225_reg_4263_pp0_iter54_reg;
                icmp_ln225_reg_4263_pp0_iter56_reg <= icmp_ln225_reg_4263_pp0_iter55_reg;
                icmp_ln225_reg_4263_pp0_iter57_reg <= icmp_ln225_reg_4263_pp0_iter56_reg;
                icmp_ln225_reg_4263_pp0_iter58_reg <= icmp_ln225_reg_4263_pp0_iter57_reg;
                icmp_ln225_reg_4263_pp0_iter59_reg <= icmp_ln225_reg_4263_pp0_iter58_reg;
                icmp_ln225_reg_4263_pp0_iter5_reg <= icmp_ln225_reg_4263_pp0_iter4_reg;
                icmp_ln225_reg_4263_pp0_iter60_reg <= icmp_ln225_reg_4263_pp0_iter59_reg;
                icmp_ln225_reg_4263_pp0_iter61_reg <= icmp_ln225_reg_4263_pp0_iter60_reg;
                icmp_ln225_reg_4263_pp0_iter62_reg <= icmp_ln225_reg_4263_pp0_iter61_reg;
                icmp_ln225_reg_4263_pp0_iter63_reg <= icmp_ln225_reg_4263_pp0_iter62_reg;
                icmp_ln225_reg_4263_pp0_iter64_reg <= icmp_ln225_reg_4263_pp0_iter63_reg;
                icmp_ln225_reg_4263_pp0_iter65_reg <= icmp_ln225_reg_4263_pp0_iter64_reg;
                icmp_ln225_reg_4263_pp0_iter66_reg <= icmp_ln225_reg_4263_pp0_iter65_reg;
                icmp_ln225_reg_4263_pp0_iter67_reg <= icmp_ln225_reg_4263_pp0_iter66_reg;
                icmp_ln225_reg_4263_pp0_iter68_reg <= icmp_ln225_reg_4263_pp0_iter67_reg;
                icmp_ln225_reg_4263_pp0_iter69_reg <= icmp_ln225_reg_4263_pp0_iter68_reg;
                icmp_ln225_reg_4263_pp0_iter6_reg <= icmp_ln225_reg_4263_pp0_iter5_reg;
                icmp_ln225_reg_4263_pp0_iter70_reg <= icmp_ln225_reg_4263_pp0_iter69_reg;
                icmp_ln225_reg_4263_pp0_iter71_reg <= icmp_ln225_reg_4263_pp0_iter70_reg;
                icmp_ln225_reg_4263_pp0_iter72_reg <= icmp_ln225_reg_4263_pp0_iter71_reg;
                icmp_ln225_reg_4263_pp0_iter73_reg <= icmp_ln225_reg_4263_pp0_iter72_reg;
                icmp_ln225_reg_4263_pp0_iter74_reg <= icmp_ln225_reg_4263_pp0_iter73_reg;
                icmp_ln225_reg_4263_pp0_iter75_reg <= icmp_ln225_reg_4263_pp0_iter74_reg;
                icmp_ln225_reg_4263_pp0_iter76_reg <= icmp_ln225_reg_4263_pp0_iter75_reg;
                icmp_ln225_reg_4263_pp0_iter77_reg <= icmp_ln225_reg_4263_pp0_iter76_reg;
                icmp_ln225_reg_4263_pp0_iter78_reg <= icmp_ln225_reg_4263_pp0_iter77_reg;
                icmp_ln225_reg_4263_pp0_iter79_reg <= icmp_ln225_reg_4263_pp0_iter78_reg;
                icmp_ln225_reg_4263_pp0_iter7_reg <= icmp_ln225_reg_4263_pp0_iter6_reg;
                icmp_ln225_reg_4263_pp0_iter80_reg <= icmp_ln225_reg_4263_pp0_iter79_reg;
                icmp_ln225_reg_4263_pp0_iter81_reg <= icmp_ln225_reg_4263_pp0_iter80_reg;
                icmp_ln225_reg_4263_pp0_iter8_reg <= icmp_ln225_reg_4263_pp0_iter7_reg;
                icmp_ln225_reg_4263_pp0_iter9_reg <= icmp_ln225_reg_4263_pp0_iter8_reg;
                select_ln850_reg_4188_pp0_iter2_reg <= select_ln850_reg_4188_pp0_iter1_reg;
                select_ln850_reg_4188_pp0_iter3_reg <= select_ln850_reg_4188_pp0_iter2_reg;
                tmp_i_V_5_reg_4441_pp0_iter10_reg <= tmp_i_V_5_reg_4441_pp0_iter9_reg;
                tmp_i_V_5_reg_4441_pp0_iter11_reg <= tmp_i_V_5_reg_4441_pp0_iter10_reg;
                tmp_i_V_5_reg_4441_pp0_iter12_reg <= tmp_i_V_5_reg_4441_pp0_iter11_reg;
                tmp_i_V_5_reg_4441_pp0_iter13_reg <= tmp_i_V_5_reg_4441_pp0_iter12_reg;
                tmp_i_V_5_reg_4441_pp0_iter14_reg <= tmp_i_V_5_reg_4441_pp0_iter13_reg;
                tmp_i_V_5_reg_4441_pp0_iter15_reg <= tmp_i_V_5_reg_4441_pp0_iter14_reg;
                tmp_i_V_5_reg_4441_pp0_iter16_reg <= tmp_i_V_5_reg_4441_pp0_iter15_reg;
                tmp_i_V_5_reg_4441_pp0_iter5_reg <= tmp_i_V_5_reg_4441;
                tmp_i_V_5_reg_4441_pp0_iter6_reg <= tmp_i_V_5_reg_4441_pp0_iter5_reg;
                tmp_i_V_5_reg_4441_pp0_iter7_reg <= tmp_i_V_5_reg_4441_pp0_iter6_reg;
                tmp_i_V_5_reg_4441_pp0_iter8_reg <= tmp_i_V_5_reg_4441_pp0_iter7_reg;
                tmp_i_V_5_reg_4441_pp0_iter9_reg <= tmp_i_V_5_reg_4441_pp0_iter8_reg;
                tmp_r_V_5_reg_4464_pp0_iter10_reg <= tmp_r_V_5_reg_4464_pp0_iter9_reg;
                tmp_r_V_5_reg_4464_pp0_iter11_reg <= tmp_r_V_5_reg_4464_pp0_iter10_reg;
                tmp_r_V_5_reg_4464_pp0_iter12_reg <= tmp_r_V_5_reg_4464_pp0_iter11_reg;
                tmp_r_V_5_reg_4464_pp0_iter6_reg <= tmp_r_V_5_reg_4464;
                tmp_r_V_5_reg_4464_pp0_iter7_reg <= tmp_r_V_5_reg_4464_pp0_iter6_reg;
                tmp_r_V_5_reg_4464_pp0_iter8_reg <= tmp_r_V_5_reg_4464_pp0_iter7_reg;
                tmp_r_V_5_reg_4464_pp0_iter9_reg <= tmp_r_V_5_reg_4464_pp0_iter8_reg;
                trunc_ln708_2_reg_4577_pp0_iter18_reg <= trunc_ln708_2_reg_4577;
                trunc_ln708_s_reg_4555_pp0_iter14_reg <= trunc_ln708_s_reg_4555;
                trunc_ln708_s_reg_4555_pp0_iter15_reg <= trunc_ln708_s_reg_4555_pp0_iter14_reg;
                trunc_ln708_s_reg_4555_pp0_iter16_reg <= trunc_ln708_s_reg_4555_pp0_iter15_reg;
                trunc_ln708_s_reg_4555_pp0_iter17_reg <= trunc_ln708_s_reg_4555_pp0_iter16_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                hwin_I_1_V_fu_236 <= hwin_I_2_V_fu_240;
                hwin_I_2_V_fu_240 <= ap_sig_allocacmp_hwin_I_3_V_load;
                hwin_I_V_1_0100_fu_232 <= hwin_I_1_V_fu_236;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                hwin_I_29_V_fu_348 <= tmp_r_V_5_fu_2276_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                hwin_I_29_V_load_reg_4458 <= hwin_I_29_V_fu_348;
                tmp_18_reg_4470 <= grp_fu_3604_p3(31 downto 14);
                tmp_33_reg_4475 <= grp_fu_3622_p3(31 downto 14);
                tmp_r_V_5_reg_4464 <= tmp_r_V_5_fu_2276_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                hwin_I_3_V_fu_244 <= hwin_I_4_V_fu_248;
                hwin_I_4_V_fu_248 <= ap_sig_allocacmp_hwin_I_5_V_load;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                hwin_I_7_V_fu_260 <= hwin_I_8_V_fu_264;
                hwin_I_8_V_fu_264 <= ap_sig_allocacmp_hwin_I_9_V_load;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln176_reg_4179 <= icmp_ln176_fu_926_p2;
                icmp_ln176_reg_4179_pp0_iter1_reg <= icmp_ln176_reg_4179;
                icmp_ln219_reg_4259_pp0_iter1_reg <= icmp_ln219_reg_4259;
                icmp_ln225_reg_4263_pp0_iter1_reg <= icmp_ln225_reg_4263;
                select_ln850_reg_4188_pp0_iter1_reg <= select_ln850_reg_4188;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_fu_926_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln219_reg_4259 <= icmp_ln219_fu_1434_p2;
                icmp_ln42_reg_4206 <= icmp_ln42_fu_1031_p2;
                idx_1_reg_4200 <= idx_1_fu_1027_p1;
                select_ln850_reg_4188 <= select_ln850_fu_1019_p3;
                tmp_13_reg_4254 <= grp_fu_3481_p3(31 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln219_fu_1434_p2 = ap_const_lv1_1) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln225_reg_4263 <= icmp_ln225_fu_1444_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                p_Val2_10_reg_4298 <= sin_table_q0;
                p_Val2_8_reg_4292 <= cos_table_q0;
                tmp_21_reg_4304 <= grp_fu_3517_p3(31 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_12_reg_4309 <= r_V_12_fu_3526_p2;
                r_V_14_reg_4324 <= r_V_14_fu_3532_p2;
                r_V_15_reg_4329 <= r_V_15_fu_3538_p2;
                r_V_2_reg_4314 <= r_V_2_fu_1760_p1;
                sext_ln1118_1_reg_4319 <= sext_ln1118_1_fu_1764_p1;
                tmp_25_reg_4334 <= grp_fu_3553_p3(31 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln225_reg_4263_pp0_iter17_reg = ap_const_lv1_1) and (icmp_ln219_reg_4259_pp0_iter17_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_16_reg_4589 <= r_V_16_fu_3955_p2;
                r_V_18_reg_4594 <= r_V_18_fu_3961_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_17_reg_4287 <= grp_fu_3499_p3(31 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_22_reg_4480 <= grp_fu_3640_p3(31 downto 14);
                tmp_37_reg_4485 <= grp_fu_3658_p3(31 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter6_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_26_reg_4490 <= grp_fu_3676_p3(31 downto 14);
                tmp_41_reg_4495 <= grp_fu_3694_p3(31 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_30_reg_4500 <= grp_fu_3712_p3(31 downto 14);
                tmp_45_reg_4505 <= grp_fu_3730_p3(31 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_34_reg_4510 <= grp_fu_3748_p3(31 downto 14);
                tmp_49_reg_4515 <= grp_fu_3766_p3(31 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_38_reg_4520 <= grp_fu_3784_p3(31 downto 14);
                tmp_53_reg_4525 <= grp_fu_3802_p3(31 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_42_reg_4530 <= grp_fu_3820_p3(31 downto 14);
                tmp_57_reg_4535 <= grp_fu_3838_p3(31 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_46_reg_4540 <= grp_fu_3856_p3(31 downto 14);
                tmp_63_reg_4545 <= add_ln1192_54_fu_2968_p2(31 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter12_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_50_reg_4550 <= grp_fu_3892_p3(31 downto 14);
                trunc_ln708_s_reg_4555 <= add_ln1192_58_fu_3112_p2(31 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_54_reg_4562 <= grp_fu_3910_p3(31 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter14_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_58_reg_4567 <= grp_fu_3928_p3(31 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter15_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_62_reg_4572 <= grp_fu_3946_p3(31 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_V_5_reg_4441 <= tmp_i_V_5_fu_2036_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln176_reg_4179_pp0_iter16_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                trunc_ln708_2_reg_4577 <= add_ln1192_59_fu_3398_p2(31 downto 14);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter82, ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter81)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) and not(((ap_enable_reg_pp0_iter82 = ap_const_logic_1) and (ap_enable_reg_pp0_iter81 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter82 = ap_const_logic_1) and (ap_enable_reg_pp0_iter81 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state85;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln1118_1_fu_2100_p2 <= std_logic_vector(signed(sext_ln1118_10_fu_2084_p1) + signed(sext_ln1118_11_fu_2096_p1));
    add_ln1118_2_fu_1365_p2 <= std_logic_vector(signed(sext_ln1118_12_fu_1349_p1) + signed(sext_ln1118_13_fu_1361_p1));
    add_ln1118_3_fu_2152_p2 <= std_logic_vector(signed(sext_ln1118_15_fu_2136_p1) + signed(sext_ln1118_16_fu_2148_p1));
    add_ln1118_4_fu_2941_p2 <= std_logic_vector(signed(sext_ln1118_118_fu_2926_p1) + signed(sext_ln1118_119_fu_2937_p1));
    add_ln1118_5_fu_3275_p2 <= std_logic_vector(signed(sext_ln1118_121_fu_3259_p1) + signed(sext_ln1118_122_fu_3271_p1));
    add_ln1118_6_fu_3039_p2 <= std_logic_vector(signed(sext_ln1118_124_fu_3025_p1) + signed(sext_ln1118_125_fu_3035_p1));
    add_ln1118_7_fu_3314_p2 <= std_logic_vector(signed(sext_ln1118_127_fu_3298_p1) + signed(sext_ln1118_128_fu_3310_p1));
    add_ln1118_fu_1313_p2 <= std_logic_vector(signed(sext_ln1118_8_fu_1297_p1) + signed(sext_ln1118_9_fu_1309_p1));
    add_ln1192_1_fu_2122_p2 <= std_logic_vector(signed(sext_ln728_1_fu_2106_p1) + signed(sext_ln1192_1_fu_2118_p1));
    add_ln1192_2_fu_1397_p2 <= std_logic_vector(signed(sext_ln1118_14_fu_1371_p1) + signed(sext_ln728_2_fu_1393_p1));
    add_ln1192_3_fu_2184_p2 <= std_logic_vector(signed(sext_ln1118_17_fu_2158_p1) + signed(sext_ln728_3_fu_2180_p1));
    add_ln1192_54_fu_2968_p2 <= std_logic_vector(signed(sext_ln1118_120_fu_2947_p1) + signed(shl_ln728_50_fu_2960_p3));
    add_ln1192_55_fu_3292_p2 <= std_logic_vector(signed(sext_ln1118_123_fu_3281_p1) + signed(shl_ln728_51_fu_3285_p3));
    add_ln1192_56_fu_3056_p2 <= std_logic_vector(signed(sext_ln1118_126_fu_3045_p1) + signed(shl_ln728_52_fu_3049_p3));
    add_ln1192_57_fu_3342_p2 <= std_logic_vector(signed(sext_ln1118_129_fu_3320_p1) + signed(shl_ln728_53_fu_3334_p3));
    add_ln1192_58_fu_3112_p2 <= std_logic_vector(signed(sext_ln1118_132_fu_3090_p1) + signed(shl_ln728_54_fu_3104_p3));
    add_ln1192_59_fu_3398_p2 <= std_logic_vector(signed(sext_ln1118_135_fu_3376_p1) + signed(shl_ln728_55_fu_3390_p3));
    add_ln1192_fu_1335_p2 <= std_logic_vector(signed(sext_ln728_fu_1319_p1) + signed(sext_ln1192_fu_1331_p1));
    add_ln176_fu_1470_p2 <= std_logic_vector(unsigned(value_V_4_fu_969_p3) + unsigned(ap_const_lv18_123A));
    add_ln233_fu_1450_p2 <= std_logic_vector(unsigned(phi_urem_reg_427) + unsigned(ap_const_lv17_1));
    and_ln11_fu_1167_p2 <= (xor_ln11_fu_1155_p2 and icmp_ln11_fu_1161_p2);
    and_ln15_fu_1205_p2 <= (icmp_ln15_fu_1183_p2 and icmp_ln15_1_fu_1199_p2);
    and_ln195_fu_2022_p2 <= (xor_ln190_fu_2016_p2 and icmp_ln195_fu_2011_p2);
    and_ln19_fu_1233_p2 <= (icmp_ln19_fu_1221_p2 and icmp_ln19_1_fu_1227_p2);
    and_ln46_fu_1057_p2 <= (xor_ln46_fu_1045_p2 and icmp_ln46_fu_1051_p2);
    and_ln50_fu_1095_p2 <= (icmp_ln50_fu_1073_p2 and icmp_ln50_1_fu_1089_p2);
    and_ln54_fu_1123_p2 <= (icmp_ln54_fu_1111_p2 and icmp_ln54_1_fu_1117_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state85 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(y_I_V_V_empty_n, y_Q_V_V_empty_n, y_demod_d_V_V_full_n, ap_enable_reg_pp0_iter3, icmp_ln176_reg_4179_pp0_iter2_reg, ap_enable_reg_pp0_iter82, ap_predicate_op850_write_state84)
    begin
                ap_block_pp0_stage0_01001 <= (((y_demod_d_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter82 = ap_const_logic_1) and (ap_predicate_op850_write_state84 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((icmp_ln176_reg_4179_pp0_iter2_reg = ap_const_lv1_0) and (y_Q_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln176_reg_4179_pp0_iter2_reg = ap_const_lv1_0) and (y_I_V_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(y_I_V_V_empty_n, y_Q_V_V_empty_n, y_demod_d_V_V_full_n, ap_enable_reg_pp0_iter3, icmp_ln176_reg_4179_pp0_iter2_reg, ap_enable_reg_pp0_iter82, ap_predicate_op850_write_state84)
    begin
                ap_block_pp0_stage0_11001 <= (((y_demod_d_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter82 = ap_const_logic_1) and (ap_predicate_op850_write_state84 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((icmp_ln176_reg_4179_pp0_iter2_reg = ap_const_lv1_0) and (y_Q_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln176_reg_4179_pp0_iter2_reg = ap_const_lv1_0) and (y_I_V_V_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(y_I_V_V_empty_n, y_Q_V_V_empty_n, y_demod_d_V_V_full_n, ap_enable_reg_pp0_iter3, icmp_ln176_reg_4179_pp0_iter2_reg, ap_enable_reg_pp0_iter82, ap_predicate_op850_write_state84)
    begin
                ap_block_pp0_stage0_subdone <= (((y_demod_d_V_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter82 = ap_const_logic_1) and (ap_predicate_op850_write_state84 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (((icmp_ln176_reg_4179_pp0_iter2_reg = ap_const_lv1_0) and (y_Q_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln176_reg_4179_pp0_iter2_reg = ap_const_lv1_0) and (y_I_V_V_empty_n = ap_const_logic_0)))));
    end process;

        ap_block_state10_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage0_iter17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage0_iter22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage0_iter24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage0_iter25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage0_iter26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage0_iter28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage0_iter29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage0_iter30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage0_iter31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage0_iter32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage0_iter33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage0_iter36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage0_iter37 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage0_iter38 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage0_iter39 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage0_iter40 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage0_iter41 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage0_iter42 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage0_iter43 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage0_iter44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage0_iter45 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage0_iter46 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage0_iter47 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage0_iter48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage0_iter49 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage0_iter50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage0_iter51 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage0_iter52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage0_iter53 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage0_iter54 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage0_iter55 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage0_iter56 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp0_stage0_iter57 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter3_assign_proc : process(y_I_V_V_empty_n, y_Q_V_V_empty_n, icmp_ln176_reg_4179_pp0_iter2_reg)
    begin
                ap_block_state5_pp0_stage0_iter3 <= (((icmp_ln176_reg_4179_pp0_iter2_reg = ap_const_lv1_0) and (y_Q_V_V_empty_n = ap_const_logic_0)) or ((icmp_ln176_reg_4179_pp0_iter2_reg = ap_const_lv1_0) and (y_I_V_V_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state60_pp0_stage0_iter58 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp0_stage0_iter59 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp0_stage0_iter60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp0_stage0_iter61 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp0_stage0_iter62 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp0_stage0_iter63 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp0_stage0_iter64 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp0_stage0_iter65 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp0_stage0_iter66 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp0_stage0_iter67 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state70_pp0_stage0_iter68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state71_pp0_stage0_iter69 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state72_pp0_stage0_iter70 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state73_pp0_stage0_iter71 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state74_pp0_stage0_iter72 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state75_pp0_stage0_iter73 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state76_pp0_stage0_iter74 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state77_pp0_stage0_iter75 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state78_pp0_stage0_iter76 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state79_pp0_stage0_iter77 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state80_pp0_stage0_iter78 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state81_pp0_stage0_iter79 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state82_pp0_stage0_iter80 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state83_pp0_stage0_iter81 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state84_pp0_stage0_iter82_assign_proc : process(y_demod_d_V_V_full_n, ap_predicate_op850_write_state84)
    begin
                ap_block_state84_pp0_stage0_iter82 <= ((y_demod_d_V_V_full_n = ap_const_logic_0) and (ap_predicate_op850_write_state84 = ap_const_boolean_1));
    end process;

        ap_block_state8_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_1125_assign_proc : process(icmp_ln176_fu_926_p2, icmp_ln42_fu_1031_p2, and_ln11_fu_1167_p2, and_ln15_fu_1205_p2, and_ln19_fu_1233_p2)
    begin
                ap_condition_1125 <= ((ap_const_lv1_1 = and_ln19_fu_1233_p2) and (ap_const_lv1_0 = and_ln15_fu_1205_p2) and (ap_const_lv1_0 = and_ln11_fu_1167_p2) and (icmp_ln42_fu_1031_p2 = ap_const_lv1_0) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0));
    end process;


    ap_condition_1130_assign_proc : process(icmp_ln176_fu_926_p2, icmp_ln42_fu_1031_p2, and_ln11_fu_1167_p2, and_ln15_fu_1205_p2)
    begin
                ap_condition_1130 <= ((ap_const_lv1_1 = and_ln15_fu_1205_p2) and (ap_const_lv1_0 = and_ln11_fu_1167_p2) and (icmp_ln42_fu_1031_p2 = ap_const_lv1_0) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0));
    end process;


    ap_condition_1822_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_condition_1822 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_1832_assign_proc : process(icmp_ln176_reg_4179, icmp_ln42_reg_4206, and_ln46_reg_4210, and_ln50_reg_4214, and_ln54_reg_4218)
    begin
                ap_condition_1832 <= ((ap_const_lv1_0 = and_ln54_reg_4218) and (ap_const_lv1_0 = and_ln50_reg_4214) and (ap_const_lv1_0 = and_ln46_reg_4210) and (icmp_ln42_reg_4206 = ap_const_lv1_0) and (icmp_ln176_reg_4179 = ap_const_lv1_0));
    end process;


    ap_condition_1839_assign_proc : process(icmp_ln176_fu_926_p2, icmp_ln42_fu_1031_p2, and_ln46_fu_1057_p2)
    begin
                ap_condition_1839 <= ((ap_const_lv1_1 = and_ln46_fu_1057_p2) and (icmp_ln42_fu_1031_p2 = ap_const_lv1_0) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0));
    end process;


    ap_condition_1852_assign_proc : process(icmp_ln176_reg_4179, icmp_ln42_reg_4206, and_ln11_reg_4232, and_ln15_reg_4236, and_ln19_reg_4240)
    begin
                ap_condition_1852 <= ((ap_const_lv1_0 = and_ln15_reg_4236) and (ap_const_lv1_0 = and_ln11_reg_4232) and (icmp_ln42_reg_4206 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln19_reg_4240) and (icmp_ln176_reg_4179 = ap_const_lv1_0));
    end process;


    ap_condition_1855_assign_proc : process(icmp_ln176_fu_926_p2, icmp_ln42_fu_1031_p2, and_ln11_fu_1167_p2)
    begin
                ap_condition_1855 <= ((ap_const_lv1_1 = and_ln11_fu_1167_p2) and (icmp_ln42_fu_1031_p2 = ap_const_lv1_0) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0));
    end process;


    ap_condition_498_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
                ap_condition_498 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_857_assign_proc : process(icmp_ln176_fu_926_p2, icmp_ln42_fu_1031_p2, and_ln46_fu_1057_p2, and_ln50_fu_1095_p2, and_ln54_fu_1123_p2)
    begin
                ap_condition_857 <= ((ap_const_lv1_1 = and_ln54_fu_1123_p2) and (ap_const_lv1_0 = and_ln50_fu_1095_p2) and (ap_const_lv1_0 = and_ln46_fu_1057_p2) and (icmp_ln42_fu_1031_p2 = ap_const_lv1_0) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0));
    end process;


    ap_condition_862_assign_proc : process(icmp_ln176_fu_926_p2, icmp_ln42_fu_1031_p2, and_ln46_fu_1057_p2, and_ln50_fu_1095_p2)
    begin
                ap_condition_862 <= ((ap_const_lv1_1 = and_ln50_fu_1095_p2) and (ap_const_lv1_0 = and_ln46_fu_1057_p2) and (icmp_ln42_fu_1031_p2 = ap_const_lv1_0) and (icmp_ln176_fu_926_p2 = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter4_state6_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_condition_pp0_exit_iter4_state6 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter4_state6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter82, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24, ap_enable_reg_pp0_iter25, ap_enable_reg_pp0_iter26, ap_enable_reg_pp0_iter27, ap_enable_reg_pp0_iter28, ap_enable_reg_pp0_iter29, ap_enable_reg_pp0_iter30, ap_enable_reg_pp0_iter31, ap_enable_reg_pp0_iter32, ap_enable_reg_pp0_iter33, ap_enable_reg_pp0_iter34, ap_enable_reg_pp0_iter35, ap_enable_reg_pp0_iter36, ap_enable_reg_pp0_iter37, ap_enable_reg_pp0_iter38, ap_enable_reg_pp0_iter39, ap_enable_reg_pp0_iter40, ap_enable_reg_pp0_iter41, ap_enable_reg_pp0_iter42, ap_enable_reg_pp0_iter43, ap_enable_reg_pp0_iter44, ap_enable_reg_pp0_iter45, ap_enable_reg_pp0_iter46, ap_enable_reg_pp0_iter47, ap_enable_reg_pp0_iter48, ap_enable_reg_pp0_iter49, ap_enable_reg_pp0_iter50, ap_enable_reg_pp0_iter51, ap_enable_reg_pp0_iter52, ap_enable_reg_pp0_iter53, ap_enable_reg_pp0_iter54, ap_enable_reg_pp0_iter55, ap_enable_reg_pp0_iter56, ap_enable_reg_pp0_iter57, ap_enable_reg_pp0_iter58, ap_enable_reg_pp0_iter59, ap_enable_reg_pp0_iter60, ap_enable_reg_pp0_iter61, ap_enable_reg_pp0_iter62, ap_enable_reg_pp0_iter63, ap_enable_reg_pp0_iter64, ap_enable_reg_pp0_iter65, ap_enable_reg_pp0_iter66, ap_enable_reg_pp0_iter67, ap_enable_reg_pp0_iter68, ap_enable_reg_pp0_iter69, ap_enable_reg_pp0_iter70, ap_enable_reg_pp0_iter71, ap_enable_reg_pp0_iter72, ap_enable_reg_pp0_iter73, ap_enable_reg_pp0_iter74, ap_enable_reg_pp0_iter75, ap_enable_reg_pp0_iter76, ap_enable_reg_pp0_iter77, ap_enable_reg_pp0_iter78, ap_enable_reg_pp0_iter79, ap_enable_reg_pp0_iter80, ap_enable_reg_pp0_iter81)
    begin
        if (((ap_enable_reg_pp0_iter82 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter81 = ap_const_logic_0) and (ap_enable_reg_pp0_iter80 = ap_const_logic_0) and (ap_enable_reg_pp0_iter79 = ap_const_logic_0) and (ap_enable_reg_pp0_iter78 = ap_const_logic_0) and (ap_enable_reg_pp0_iter77 = ap_const_logic_0) and (ap_enable_reg_pp0_iter76 = ap_const_logic_0) and (ap_enable_reg_pp0_iter75 = ap_const_logic_0) and (ap_enable_reg_pp0_iter74 = ap_const_logic_0) and (ap_enable_reg_pp0_iter73 = ap_const_logic_0) and (ap_enable_reg_pp0_iter72 = ap_const_logic_0) and (ap_enable_reg_pp0_iter71 = ap_const_logic_0) and (ap_enable_reg_pp0_iter70 = ap_const_logic_0) and (ap_enable_reg_pp0_iter69 = ap_const_logic_0) and (ap_enable_reg_pp0_iter68 = ap_const_logic_0) and (ap_enable_reg_pp0_iter67 = ap_const_logic_0) and (ap_enable_reg_pp0_iter66 = ap_const_logic_0) and (ap_enable_reg_pp0_iter65 = ap_const_logic_0) and (ap_enable_reg_pp0_iter64 = ap_const_logic_0) and (ap_enable_reg_pp0_iter63 = ap_const_logic_0) and (ap_enable_reg_pp0_iter62 = ap_const_logic_0) and (ap_enable_reg_pp0_iter61 = ap_const_logic_0) and (ap_enable_reg_pp0_iter60 = ap_const_logic_0) and (ap_enable_reg_pp0_iter59 = ap_const_logic_0) and (ap_enable_reg_pp0_iter58 = ap_const_logic_0) and (ap_enable_reg_pp0_iter57 = ap_const_logic_0) and (ap_enable_reg_pp0_iter56 = ap_const_logic_0) and (ap_enable_reg_pp0_iter55 = ap_const_logic_0) and (ap_enable_reg_pp0_iter54 = ap_const_logic_0) and (ap_enable_reg_pp0_iter53 = ap_const_logic_0) and (ap_enable_reg_pp0_iter52 = ap_const_logic_0) and (ap_enable_reg_pp0_iter51 = ap_const_logic_0) and (ap_enable_reg_pp0_iter50 = ap_const_logic_0) and (ap_enable_reg_pp0_iter49 = ap_const_logic_0) and (ap_enable_reg_pp0_iter48 = ap_const_logic_0) and (ap_enable_reg_pp0_iter47 = ap_const_logic_0) and (ap_enable_reg_pp0_iter46 = ap_const_logic_0) and (ap_enable_reg_pp0_iter45 = ap_const_logic_0) and (ap_enable_reg_pp0_iter44 = ap_const_logic_0) and (ap_enable_reg_pp0_iter43 = ap_const_logic_0) and (ap_enable_reg_pp0_iter42 = ap_const_logic_0) and (ap_enable_reg_pp0_iter41 = ap_const_logic_0) and (ap_enable_reg_pp0_iter40 = ap_const_logic_0) and (ap_enable_reg_pp0_iter39 = ap_const_logic_0) and (ap_enable_reg_pp0_iter38 = ap_const_logic_0) and (ap_enable_reg_pp0_iter37 = ap_const_logic_0) and (ap_enable_reg_pp0_iter36 = ap_const_logic_0) and (ap_enable_reg_pp0_iter35 = ap_const_logic_0) and (ap_enable_reg_pp0_iter34 = ap_const_logic_0) and (ap_enable_reg_pp0_iter33 = ap_const_logic_0) and (ap_enable_reg_pp0_iter32 = ap_const_logic_0) and (ap_enable_reg_pp0_iter31 = ap_const_logic_0) and (ap_enable_reg_pp0_iter30 = ap_const_logic_0) and (ap_enable_reg_pp0_iter29 = ap_const_logic_0) and (ap_enable_reg_pp0_iter28 = ap_const_logic_0) and (ap_enable_reg_pp0_iter27 = ap_const_logic_0) and (ap_enable_reg_pp0_iter26 = ap_const_logic_0) and (ap_enable_reg_pp0_iter25 = ap_const_logic_0) and (ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_hwin_Q_1_V_phi_fu_883_p4_assign_proc : process(ap_block_pp0_stage0, hwin_Q_2_V_reg_866, hwin_Q_1_V_reg_879, icmp_ln176_reg_4179_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hwin_Q_1_V_phi_fu_883_p4 <= hwin_Q_2_V_reg_866;
        else 
            ap_phi_mux_hwin_Q_1_V_phi_fu_883_p4 <= hwin_Q_1_V_reg_879;
        end if; 
    end process;


    ap_phi_mux_hwin_Q_2_V_phi_fu_870_p4_assign_proc : process(ap_block_pp0_stage0, hwin_Q_3_V_reg_853, hwin_Q_2_V_reg_866, icmp_ln176_reg_4179_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hwin_Q_2_V_phi_fu_870_p4 <= hwin_Q_3_V_reg_853;
        else 
            ap_phi_mux_hwin_Q_2_V_phi_fu_870_p4 <= hwin_Q_2_V_reg_866;
        end if; 
    end process;


    ap_phi_mux_hwin_Q_3_V_phi_fu_857_p4_assign_proc : process(ap_block_pp0_stage0, hwin_Q_4_V_reg_840, hwin_Q_3_V_reg_853, icmp_ln176_reg_4179_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hwin_Q_3_V_phi_fu_857_p4 <= hwin_Q_4_V_reg_840;
        else 
            ap_phi_mux_hwin_Q_3_V_phi_fu_857_p4 <= hwin_Q_3_V_reg_853;
        end if; 
    end process;


    ap_phi_mux_hwin_Q_V_1_0_phi_fu_896_p4_assign_proc : process(ap_block_pp0_stage0, hwin_Q_1_V_reg_879, hwin_Q_V_1_0_reg_892, icmp_ln176_reg_4179_pp0_iter4_reg, ap_enable_reg_pp0_iter5)
    begin
        if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_phi_mux_hwin_Q_V_1_0_phi_fu_896_p4 <= hwin_Q_1_V_reg_879;
        else 
            ap_phi_mux_hwin_Q_V_1_0_phi_fu_896_p4 <= hwin_Q_V_1_0_reg_892;
        end if; 
    end process;


    ap_phi_mux_idx_3_i9_phi_fu_459_p10_assign_proc : process(icmp_ln176_reg_4179, icmp_ln42_reg_4206, and_ln11_reg_4232, and_ln15_reg_4236, and_ln19_reg_4240, ap_phi_reg_pp0_iter1_idx_3_i9_reg_455, zext_ln24_fu_1604_p1)
    begin
        if (((ap_const_lv1_0 = and_ln15_reg_4236) and (ap_const_lv1_0 = and_ln11_reg_4232) and (icmp_ln42_reg_4206 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln19_reg_4240) and (icmp_ln176_reg_4179 = ap_const_lv1_0))) then 
            ap_phi_mux_idx_3_i9_phi_fu_459_p10 <= zext_ln24_fu_1604_p1;
        else 
            ap_phi_mux_idx_3_i9_phi_fu_459_p10 <= ap_phi_reg_pp0_iter1_idx_3_i9_reg_455;
        end if; 
    end process;


    ap_phi_mux_idx_3_i_phi_fu_442_p10_assign_proc : process(icmp_ln176_reg_4179, icmp_ln42_reg_4206, and_ln46_reg_4210, and_ln50_reg_4214, and_ln54_reg_4218, ap_phi_reg_pp0_iter1_idx_3_i_reg_438, zext_ln59_fu_1543_p1)
    begin
        if (((ap_const_lv1_0 = and_ln54_reg_4218) and (ap_const_lv1_0 = and_ln50_reg_4214) and (ap_const_lv1_0 = and_ln46_reg_4210) and (icmp_ln42_reg_4206 = ap_const_lv1_0) and (icmp_ln176_reg_4179 = ap_const_lv1_0))) then 
            ap_phi_mux_idx_3_i_phi_fu_442_p10 <= zext_ln59_fu_1543_p1;
        else 
            ap_phi_mux_idx_3_i_phi_fu_442_p10 <= ap_phi_reg_pp0_iter1_idx_3_i_reg_438;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_idx_3_i9_reg_455 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_idx_3_i_reg_438 <= "XXXXXXXXXX";
    ap_phi_reg_pp0_iter0_sign_3_i10_reg_494 <= "X";
    ap_phi_reg_pp0_iter0_sign_3_i_reg_472 <= "X";

    ap_predicate_op850_write_state84_assign_proc : process(icmp_ln219_reg_4259_pp0_iter81_reg, icmp_ln225_reg_4263_pp0_iter81_reg)
    begin
                ap_predicate_op850_write_state84 <= ((icmp_ln225_reg_4263_pp0_iter81_reg = ap_const_lv1_1) and (icmp_ln219_reg_4259_pp0_iter81_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state85)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state85)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_const_lv32_0;

    ap_sig_allocacmp_hwin_I_29_V_load_1_assign_proc : process(ap_block_pp0_stage0, icmp_ln176_reg_4179_pp0_iter4_reg, tmp_r_V_5_fu_2276_p3, ap_enable_reg_pp0_iter5, hwin_I_29_V_fu_348)
    begin
        if (((icmp_ln176_reg_4179_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then 
            ap_sig_allocacmp_hwin_I_29_V_load_1 <= tmp_r_V_5_fu_2276_p3;
        else 
            ap_sig_allocacmp_hwin_I_29_V_load_1 <= hwin_I_29_V_fu_348;
        end if; 
    end process;


    ap_sig_allocacmp_hwin_I_3_V_load_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, hwin_I_3_V_fu_244, hwin_I_4_V_fu_248)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            ap_sig_allocacmp_hwin_I_3_V_load <= hwin_I_4_V_fu_248;
        else 
            ap_sig_allocacmp_hwin_I_3_V_load <= hwin_I_3_V_fu_244;
        end if; 
    end process;


    ap_sig_allocacmp_hwin_I_5_V_load_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, hwin_I_5_V_fu_252, hwin_I_6_V_fu_256)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_sig_allocacmp_hwin_I_5_V_load <= hwin_I_6_V_fu_256;
        else 
            ap_sig_allocacmp_hwin_I_5_V_load <= hwin_I_5_V_fu_252;
        end if; 
    end process;


    ap_sig_allocacmp_hwin_I_7_V_load_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, hwin_I_7_V_fu_260, hwin_I_8_V_fu_264)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_hwin_I_7_V_load <= hwin_I_8_V_fu_264;
        else 
            ap_sig_allocacmp_hwin_I_7_V_load <= hwin_I_7_V_fu_260;
        end if; 
    end process;


    ap_sig_allocacmp_hwin_I_9_V_load_assign_proc : process(ap_block_pp0_stage0, ap_enable_reg_pp0_iter4, hwin_I_9_V_fu_268, hwin_I_10_V_fu_272)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            ap_sig_allocacmp_hwin_I_9_V_load <= hwin_I_10_V_fu_272;
        else 
            ap_sig_allocacmp_hwin_I_9_V_load <= hwin_I_9_V_fu_268;
        end if; 
    end process;

    cos_table_address0 <= sext_ln1265_fu_1548_p1(7 - 1 downto 0);

    cos_table_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            cos_table_ce0 <= ap_const_logic_1;
        else 
            cos_table_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dii_V_fu_3420_p2 <= std_logic_vector(signed(trunc_ln708_s_reg_4555_pp0_iter17_reg) - signed(p_Val2_s_fu_352));
    dqq_V_fu_3425_p2 <= std_logic_vector(signed(trunc_ln708_2_reg_4577) - signed(p_Val2_1_fu_356));

    grp_fu_3464_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            grp_fu_3464_ce <= ap_const_logic_1;
        else 
            grp_fu_3464_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3464_p0 <= (grp_fu_3967_p3 & ap_const_lv24_0);
    grp_fu_3481_p1 <= ap_const_lv25_3B(7 - 1 downto 0);
    grp_fu_3481_p2 <= (tmp_1_fu_1407_p4 & ap_const_lv14_0);
    grp_fu_3490_p1 <= ap_const_lv26_5D(8 - 1 downto 0);
    grp_fu_3490_p2 <= (tmp_13_reg_4254 & ap_const_lv14_0);
    grp_fu_3499_p1 <= ap_const_lv27_89(9 - 1 downto 0);
    grp_fu_3499_p2 <= (tmp_15_fu_1629_p4 & ap_const_lv14_0);
    grp_fu_3508_p1 <= ap_const_lv27_BE(9 - 1 downto 0);
    grp_fu_3508_p2 <= (tmp_17_reg_4287 & ap_const_lv14_0);
    grp_fu_3517_p1 <= ap_const_lv27_FB(9 - 1 downto 0);
    grp_fu_3517_p2 <= (tmp_19_fu_1686_p4 & ap_const_lv14_0);
    grp_fu_3544_p1 <= ap_const_lv28_13E(10 - 1 downto 0);
    grp_fu_3544_p2 <= (tmp_21_reg_4304 & ap_const_lv14_0);
    grp_fu_3553_p1 <= ap_const_lv28_184(10 - 1 downto 0);
    grp_fu_3553_p2 <= (tmp_23_fu_1783_p4 & ap_const_lv14_0);
    grp_fu_3562_p0 <= r_V_2_reg_4314(9 - 1 downto 0);
    grp_fu_3562_p1 <= sext_ln1118_1_reg_4319(18 - 1 downto 0);
    grp_fu_3568_p1 <= ap_const_lv25_3B(7 - 1 downto 0);
    grp_fu_3568_p2 <= (tmp_10_fu_2194_p4 & ap_const_lv14_0);
    grp_fu_3577_p1 <= ap_const_lv28_1C9(10 - 1 downto 0);
    grp_fu_3577_p2 <= (tmp_25_reg_4334 & ap_const_lv14_0);
    grp_fu_3586_p1 <= ap_const_lv29_209(11 - 1 downto 0);
    grp_fu_3586_p2 <= (tmp_27_fu_2236_p4 & ap_const_lv14_0);
    grp_fu_3595_p1 <= ap_const_lv26_5D(8 - 1 downto 0);
    grp_fu_3595_p2 <= (tmp_14_reg_4448 & ap_const_lv14_0);
    grp_fu_3604_p1 <= ap_const_lv27_89(9 - 1 downto 0);
    grp_fu_3604_p2 <= (tmp_16_fu_2298_p4 & ap_const_lv14_0);
    grp_fu_3613_p1 <= ap_const_lv29_241(11 - 1 downto 0);
    grp_fu_3613_p2 <= (tmp_29_reg_4453 & ap_const_lv14_0);
    grp_fu_3622_p1 <= ap_const_lv29_26B(11 - 1 downto 0);
    grp_fu_3622_p2 <= (tmp_31_fu_2337_p4 & ap_const_lv14_0);
    grp_fu_3631_p1 <= ap_const_lv27_BE(9 - 1 downto 0);
    grp_fu_3631_p2 <= (tmp_18_reg_4470 & ap_const_lv14_0);
    grp_fu_3640_p1 <= ap_const_lv27_FB(9 - 1 downto 0);
    grp_fu_3640_p2 <= (tmp_20_fu_2383_p4 & ap_const_lv14_0);
    grp_fu_3649_p1 <= ap_const_lv29_286(11 - 1 downto 0);
    grp_fu_3649_p2 <= (tmp_33_reg_4475 & ap_const_lv14_0);
    grp_fu_3658_p1 <= ap_const_lv29_28F(11 - 1 downto 0);
    grp_fu_3658_p2 <= (tmp_35_fu_2422_p4 & ap_const_lv14_0);
    grp_fu_3667_p1 <= ap_const_lv28_13E(10 - 1 downto 0);
    grp_fu_3667_p2 <= (tmp_22_reg_4480 & ap_const_lv14_0);
    grp_fu_3676_p1 <= ap_const_lv28_184(10 - 1 downto 0);
    grp_fu_3676_p2 <= (tmp_24_fu_2463_p4 & ap_const_lv14_0);
    grp_fu_3685_p1 <= ap_const_lv29_286(11 - 1 downto 0);
    grp_fu_3685_p2 <= (tmp_37_reg_4485 & ap_const_lv14_0);
    grp_fu_3694_p1 <= ap_const_lv29_26B(11 - 1 downto 0);
    grp_fu_3694_p2 <= (tmp_39_fu_2502_p4 & ap_const_lv14_0);
    grp_fu_3703_p1 <= ap_const_lv28_1C9(10 - 1 downto 0);
    grp_fu_3703_p2 <= (tmp_26_reg_4490 & ap_const_lv14_0);
    grp_fu_3712_p1 <= ap_const_lv29_209(11 - 1 downto 0);
    grp_fu_3712_p2 <= (tmp_28_fu_2543_p4 & ap_const_lv14_0);
    grp_fu_3721_p1 <= ap_const_lv29_241(11 - 1 downto 0);
    grp_fu_3721_p2 <= (tmp_41_reg_4495 & ap_const_lv14_0);
    grp_fu_3730_p1 <= ap_const_lv29_209(11 - 1 downto 0);
    grp_fu_3730_p2 <= (tmp_43_fu_2582_p4 & ap_const_lv14_0);
    grp_fu_3739_p1 <= ap_const_lv29_241(11 - 1 downto 0);
    grp_fu_3739_p2 <= (tmp_30_reg_4500 & ap_const_lv14_0);
    grp_fu_3748_p1 <= ap_const_lv29_26B(11 - 1 downto 0);
    grp_fu_3748_p2 <= (tmp_32_fu_2623_p4 & ap_const_lv14_0);
    grp_fu_3757_p1 <= ap_const_lv28_1C9(10 - 1 downto 0);
    grp_fu_3757_p2 <= (tmp_45_reg_4505 & ap_const_lv14_0);
    grp_fu_3766_p1 <= ap_const_lv28_184(10 - 1 downto 0);
    grp_fu_3766_p2 <= (tmp_47_fu_2662_p4 & ap_const_lv14_0);
    grp_fu_3775_p1 <= ap_const_lv29_286(11 - 1 downto 0);
    grp_fu_3775_p2 <= (tmp_34_reg_4510 & ap_const_lv14_0);
    grp_fu_3784_p1 <= ap_const_lv29_28F(11 - 1 downto 0);
    grp_fu_3784_p2 <= (tmp_36_fu_2703_p4 & ap_const_lv14_0);
    grp_fu_3793_p1 <= ap_const_lv28_13E(10 - 1 downto 0);
    grp_fu_3793_p2 <= (tmp_49_reg_4515 & ap_const_lv14_0);
    grp_fu_3802_p1 <= ap_const_lv27_FB(9 - 1 downto 0);
    grp_fu_3802_p2 <= (tmp_51_fu_2742_p4 & ap_const_lv14_0);
    grp_fu_3811_p1 <= ap_const_lv29_286(11 - 1 downto 0);
    grp_fu_3811_p2 <= (tmp_38_reg_4520 & ap_const_lv14_0);
    grp_fu_3820_p1 <= ap_const_lv29_26B(11 - 1 downto 0);
    grp_fu_3820_p2 <= (tmp_40_fu_2783_p4 & ap_const_lv14_0);
    grp_fu_3829_p1 <= ap_const_lv27_BE(9 - 1 downto 0);
    grp_fu_3829_p2 <= (tmp_53_reg_4525 & ap_const_lv14_0);
    grp_fu_3838_p1 <= ap_const_lv27_89(9 - 1 downto 0);
    grp_fu_3838_p2 <= (tmp_55_fu_2822_p4 & ap_const_lv14_0);
    grp_fu_3847_p1 <= ap_const_lv29_241(11 - 1 downto 0);
    grp_fu_3847_p2 <= (tmp_42_reg_4530 & ap_const_lv14_0);
    grp_fu_3856_p1 <= ap_const_lv29_209(11 - 1 downto 0);
    grp_fu_3856_p2 <= (tmp_44_fu_2863_p4 & ap_const_lv14_0);
    grp_fu_3865_p1 <= ap_const_lv26_5D(8 - 1 downto 0);
    grp_fu_3865_p2 <= (tmp_57_reg_4535 & ap_const_lv14_0);
    grp_fu_3874_p1 <= ap_const_lv25_3B(7 - 1 downto 0);
    grp_fu_3874_p2 <= (tmp_59_fu_2902_p4 & ap_const_lv14_0);
    grp_fu_3883_p1 <= ap_const_lv28_1C9(10 - 1 downto 0);
    grp_fu_3883_p2 <= (tmp_46_reg_4540 & ap_const_lv14_0);
    grp_fu_3892_p1 <= ap_const_lv28_184(10 - 1 downto 0);
    grp_fu_3892_p2 <= (tmp_48_fu_2999_p4 & ap_const_lv14_0);
    grp_fu_3901_p1 <= ap_const_lv28_13E(10 - 1 downto 0);
    grp_fu_3901_p2 <= (tmp_50_reg_4550 & ap_const_lv14_0);
    grp_fu_3910_p1 <= ap_const_lv27_FB(9 - 1 downto 0);
    grp_fu_3910_p2 <= (tmp_52_fu_3143_p4 & ap_const_lv14_0);
    grp_fu_3919_p1 <= ap_const_lv27_BE(9 - 1 downto 0);
    grp_fu_3919_p2 <= (tmp_54_reg_4562 & ap_const_lv14_0);
    grp_fu_3928_p1 <= ap_const_lv27_89(9 - 1 downto 0);
    grp_fu_3928_p2 <= (tmp_56_fu_3184_p4 & ap_const_lv14_0);
    grp_fu_3937_p1 <= ap_const_lv26_5D(8 - 1 downto 0);
    grp_fu_3937_p2 <= (tmp_58_reg_4567 & ap_const_lv14_0);
    grp_fu_3946_p1 <= ap_const_lv25_3B(7 - 1 downto 0);
    grp_fu_3946_p2 <= (tmp_60_fu_3225_p4 & ap_const_lv14_0);
    grp_fu_3967_p0 <= r_V_8_fu_3445_p1(18 - 1 downto 0);
    grp_fu_3975_p0 <= r_V_8_fu_3445_p1(18 - 1 downto 0);
    grp_fu_3975_p1 <= r_V_8_fu_3445_p1(18 - 1 downto 0);
    icmp_ln11_fu_1161_p2 <= "1" when (signed(select_ln850_fu_1019_p3) < signed(ap_const_lv10_41)) else "0";
    icmp_ln1494_fu_957_p2 <= "1" when (signed(value_V_3_reg_405) > signed(ap_const_lv18_10000)) else "0";
    icmp_ln15_1_fu_1199_p2 <= "1" when (signed(tmp_71_fu_1189_p4) < signed(ap_const_lv3_1)) else "0";
    icmp_ln15_fu_1183_p2 <= "1" when (signed(tmp_70_fu_1173_p4) > signed(ap_const_lv4_0)) else "0";
    icmp_ln176_fu_926_p2 <= "1" when (l_0_reg_416 = ap_const_lv17_186A0) else "0";
    icmp_ln190_fu_2000_p2 <= "1" when (select_ln850_reg_4188_pp0_iter3_reg = ap_const_lv10_0) else "0";
    icmp_ln195_fu_2011_p2 <= "1" when (select_ln850_reg_4188_pp0_iter3_reg = ap_const_lv10_40) else "0";
    icmp_ln19_1_fu_1227_p2 <= "1" when (signed(select_ln850_fu_1019_p3) < signed(ap_const_lv10_C0)) else "0";
    icmp_ln19_fu_1221_p2 <= "1" when (signed(tmp_72_fu_1211_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln219_fu_1434_p2 <= "1" when (trunc_ln176_fu_953_p1 = ap_const_lv3_0) else "0";
    icmp_ln225_fu_1444_p2 <= "1" when (trunc_ln225_fu_1440_p1 = ap_const_lv7_0) else "0";
    icmp_ln233_fu_1456_p2 <= "1" when (unsigned(add_ln233_fu_1450_p2) < unsigned(ap_const_lv17_50)) else "0";
    icmp_ln42_fu_1031_p2 <= "1" when (select_ln850_fu_1019_p3 = ap_const_lv10_100) else "0";
    icmp_ln46_fu_1051_p2 <= "1" when (signed(select_ln850_fu_1019_p3) < signed(ap_const_lv10_41)) else "0";
    icmp_ln50_1_fu_1089_p2 <= "1" when (signed(tmp_5_fu_1079_p4) < signed(ap_const_lv3_1)) else "0";
    icmp_ln50_fu_1073_p2 <= "1" when (signed(tmp_3_fu_1063_p4) > signed(ap_const_lv4_0)) else "0";
    icmp_ln54_1_fu_1117_p2 <= "1" when (signed(select_ln850_fu_1019_p3) < signed(ap_const_lv10_C0)) else "0";
    icmp_ln54_fu_1111_p2 <= "1" when (signed(tmp_6_fu_1101_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln851_fu_999_p2 <= "1" when (trunc_ln851_fu_995_p1 = ap_const_lv8_0) else "0";
    idx_1_fu_1027_p1 <= select_ln850_fu_1019_p3(6 - 1 downto 0);
    idx_2_fu_1537_p2 <= std_logic_vector(signed(ap_const_lv7_40) - signed(select_ln59_fu_1529_p3));
    idx_3_fu_1247_p2 <= std_logic_vector(signed(ap_const_lv7_40) - signed(zext_ln16_fu_1243_p1));
    idx_4_fu_1598_p2 <= std_logic_vector(signed(ap_const_lv7_40) - signed(select_ln24_fu_1590_p3));
    idx_fu_1137_p2 <= std_logic_vector(signed(ap_const_lv7_40) - signed(zext_ln51_fu_1133_p1));
    l_fu_932_p2 <= std_logic_vector(unsigned(l_0_reg_416) + unsigned(ap_const_lv17_1));
    p_Result_s_fu_987_p3 <= value_V_4_fu_969_p3(17 downto 17);
    p_Val2_11_fu_1753_p3 <= 
        sub_ln703_1_fu_1748_p2 when (ap_phi_reg_pp0_iter3_sign_3_i10_reg_494(0) = '1') else 
        p_Val2_10_reg_4298;
    p_Val2_9_fu_1733_p3 <= 
        sub_ln703_fu_1728_p2 when (ap_phi_reg_pp0_iter3_sign_3_i_reg_472(0) = '1') else 
        p_Val2_8_reg_4292;
    r_V_12_fu_3526_p0 <= sext_ln1118_fu_1744_p1(18 - 1 downto 0);
    r_V_12_fu_3526_p1 <= r_V_fu_1740_p1(9 - 1 downto 0);
    r_V_14_fu_3532_p0 <= r_V_fu_1740_p1(9 - 1 downto 0);
    r_V_15_fu_3538_p1 <= sext_ln1118_fu_1744_p1(18 - 1 downto 0);
    r_V_16_fu_3955_p0 <= r_V_6_fu_3430_p1(18 - 1 downto 0);
    r_V_18_fu_3961_p0 <= r_V_6_fu_3430_p1(18 - 1 downto 0);
    r_V_18_fu_3961_p1 <= r_V_6_fu_3430_p1(18 - 1 downto 0);
        r_V_2_fu_1760_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_11_fu_1753_p3),27));

        r_V_6_fu_3430_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_s_reg_4555_pp0_iter17_reg),36));

        r_V_8_fu_3445_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_2_reg_4577_pp0_iter18_reg),36));

        r_V_fu_1740_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_9_fu_1733_p3),27));

    ret_V_1_fu_1005_p2 <= std_logic_vector(unsigned(ap_const_lv10_1) + unsigned(ret_V_fu_977_p4));
    ret_V_5_fu_1984_p2 <= std_logic_vector(unsigned(zext_ln703_fu_1978_p1) - unsigned(zext_ln703_1_fu_1981_p1));
    ret_V_fu_977_p4 <= value_V_4_fu_969_p3(17 downto 8);
    select_ln233_fu_1462_p3 <= 
        add_ln233_fu_1450_p2 when (icmp_ln233_fu_1456_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln24_fu_1590_p3 <= 
        sub_ln24_1_fu_1577_p2 when (tmp_73_fu_1553_p3(0) = '1') else 
        tmp_8_fu_1583_p3;
    select_ln59_fu_1529_p3 <= 
        sub_ln59_1_fu_1516_p2 when (tmp_7_fu_1492_p3(0) = '1') else 
        tmp_4_fu_1522_p3;
    select_ln850_fu_1019_p3 <= 
        select_ln851_fu_1011_p3 when (p_Result_s_fu_987_p3(0) = '1') else 
        ret_V_fu_977_p4;
    select_ln851_fu_1011_p3 <= 
        ret_V_fu_977_p4 when (icmp_ln851_fu_999_p2(0) = '1') else 
        ret_V_1_fu_1005_p2;
        sext_ln1118_10_fu_2084_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_hwin_Q_1_V_phi_fu_883_p4),23));

        sext_ln1118_118_fu_2926_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_s_fu_2919_p3),24));

        sext_ln1118_119_fu_2937_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_10_fu_2930_p3),24));

        sext_ln1118_11_fu_2096_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_5_fu_2088_p3),23));

        sext_ln1118_120_fu_2947_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1118_4_fu_2941_p2),32));

        sext_ln1118_121_fu_3259_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_11_fu_3251_p3),24));

        sext_ln1118_122_fu_3271_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_12_fu_3263_p3),24));

        sext_ln1118_123_fu_3281_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1118_5_fu_3275_p2),32));

        sext_ln1118_124_fu_3025_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(hwin_I_29_V_load_reg_4458_pp0_iter12_reg),23));

        sext_ln1118_125_fu_3035_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_13_fu_3028_p3),23));

        sext_ln1118_126_fu_3045_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1118_6_fu_3039_p2),32));

        sext_ln1118_127_fu_3298_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(hwin_Q_29_V_reg_516_pp0_iter16_reg),23));

        sext_ln1118_128_fu_3310_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_14_fu_3302_p3),23));

        sext_ln1118_129_fu_3320_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1118_7_fu_3314_p2),32));

        sext_ln1118_12_fu_1349_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_6_fu_1341_p3),24));

        sext_ln1118_130_fu_3069_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_15_fu_3062_p3),22));

        sext_ln1118_131_fu_3080_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_16_fu_3073_p3),22));

        sext_ln1118_132_fu_3090_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1118_2_fu_3084_p2),32));

        sext_ln1118_133_fu_3355_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_17_fu_3348_p3),22));

        sext_ln1118_134_fu_3366_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_18_fu_3359_p3),22));

        sext_ln1118_135_fu_3376_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln1118_3_fu_3370_p2),32));

        sext_ln1118_13_fu_1361_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_7_fu_1353_p3),24));

        sext_ln1118_14_fu_1371_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1118_2_fu_1365_p2),32));

        sext_ln1118_15_fu_2136_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_8_fu_2128_p3),24));

        sext_ln1118_16_fu_2148_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_9_fu_2140_p3),24));

        sext_ln1118_17_fu_2158_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1118_3_fu_2152_p2),32));

        sext_ln1118_1_fu_1764_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_Q_V_V_dout),27));

        sext_ln1118_4_fu_1265_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_1257_p3),22));

        sext_ln1118_5_fu_1277_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_1_fu_1269_p3),22));

        sext_ln1118_6_fu_2052_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_2_fu_2044_p3),22));

        sext_ln1118_7_fu_2064_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_3_fu_2056_p3),22));

    sext_ln1118_8_fu_1297_p0 <= hwin_I_1_V_fu_236;
        sext_ln1118_8_fu_1297_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1118_8_fu_1297_p0),23));

        sext_ln1118_9_fu_1309_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_4_fu_1301_p3),23));

        sext_ln1118_fu_1744_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_I_V_V_dout),27));

        sext_ln1192_1_fu_2118_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_2110_p3),24));

        sext_ln1192_fu_1331_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_9_fu_1323_p3),24));

        sext_ln1265_1_fu_1609_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_idx_3_i9_phi_fu_459_p10),64));

        sext_ln1265_fu_1548_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_idx_3_i_phi_fu_442_p10),64));

        sext_ln728_1_fu_2106_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1118_1_fu_2100_p2),24));

        sext_ln728_2_fu_1393_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_76_fu_1385_p3),32));

        sext_ln728_3_fu_2180_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_78_fu_2172_p3),32));

        sext_ln728_fu_1319_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1118_fu_1313_p2),24));

    shl_ln1118_10_fu_2930_p3 <= (hwin_I_28_V_load_reg_4419_pp0_iter11_reg & ap_const_lv1_0);
    shl_ln1118_11_fu_3251_p3 <= (hwin_Q_28_V_reg_528_pp0_iter16_reg & ap_const_lv5_0);
    shl_ln1118_12_fu_3263_p3 <= (hwin_Q_28_V_reg_528_pp0_iter16_reg & ap_const_lv1_0);
    shl_ln1118_13_fu_3028_p3 <= (hwin_I_29_V_load_reg_4458_pp0_iter12_reg & ap_const_lv4_0);
    shl_ln1118_14_fu_3302_p3 <= (hwin_Q_29_V_reg_516_pp0_iter16_reg & ap_const_lv4_0);
    shl_ln1118_15_fu_3062_p3 <= (tmp_r_V_5_reg_4464_pp0_iter12_reg & ap_const_lv3_0);
    shl_ln1118_16_fu_3073_p3 <= (tmp_r_V_5_reg_4464_pp0_iter12_reg & ap_const_lv1_0);
    shl_ln1118_17_fu_3348_p3 <= (tmp_i_V_5_reg_4441_pp0_iter16_reg & ap_const_lv3_0);
    shl_ln1118_18_fu_3359_p3 <= (tmp_i_V_5_reg_4441_pp0_iter16_reg & ap_const_lv1_0);
    shl_ln1118_1_fu_1269_p3 <= (hwin_I_V_1_0100_fu_232 & ap_const_lv1_0);
    shl_ln1118_2_fu_2044_p3 <= (ap_phi_mux_hwin_Q_V_1_0_phi_fu_896_p4 & ap_const_lv3_0);
    shl_ln1118_3_fu_2056_p3 <= (ap_phi_mux_hwin_Q_V_1_0_phi_fu_896_p4 & ap_const_lv1_0);
    shl_ln1118_4_fu_1301_p1 <= hwin_I_1_V_fu_236;
    shl_ln1118_4_fu_1301_p3 <= (shl_ln1118_4_fu_1301_p1 & ap_const_lv4_0);
    shl_ln1118_5_fu_2088_p3 <= (ap_phi_mux_hwin_Q_1_V_phi_fu_883_p4 & ap_const_lv4_0);
    shl_ln1118_6_fu_1341_p3 <= (hwin_I_2_V_fu_240 & ap_const_lv5_0);
    shl_ln1118_7_fu_1353_p3 <= (hwin_I_2_V_fu_240 & ap_const_lv1_0);
    shl_ln1118_8_fu_2128_p3 <= (ap_phi_mux_hwin_Q_2_V_phi_fu_870_p4 & ap_const_lv5_0);
    shl_ln1118_9_fu_2140_p3 <= (ap_phi_mux_hwin_Q_2_V_phi_fu_870_p4 & ap_const_lv1_0);
    shl_ln1118_s_fu_2919_p3 <= (hwin_I_28_V_load_reg_4419_pp0_iter11_reg & ap_const_lv5_0);
    shl_ln728_50_fu_2960_p3 <= (tmp_61_fu_2951_p4 & ap_const_lv14_0);
    shl_ln728_51_fu_3285_p3 <= (tmp_62_reg_4572 & ap_const_lv14_0);
    shl_ln728_52_fu_3049_p3 <= (tmp_63_reg_4545 & ap_const_lv14_0);
    shl_ln728_53_fu_3334_p3 <= (tmp_64_fu_3324_p4 & ap_const_lv14_0);
    shl_ln728_54_fu_3104_p3 <= (tmp_65_fu_3094_p4 & ap_const_lv14_0);
    shl_ln728_55_fu_3390_p3 <= (tmp_66_fu_3380_p4 & ap_const_lv14_0);
    shl_ln_fu_1257_p3 <= (hwin_I_V_1_0100_fu_232 & ap_const_lv3_0);
    sin_table_address0 <= sext_ln1265_1_fu_1609_p1(7 - 1 downto 0);

    sin_table_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sin_table_ce0 <= ap_const_logic_1;
        else 
            sin_table_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln1118_1_fu_2068_p2 <= std_logic_vector(signed(sext_ln1118_6_fu_2052_p1) - signed(sext_ln1118_7_fu_2064_p1));
    sub_ln1118_2_fu_3084_p2 <= std_logic_vector(signed(sext_ln1118_130_fu_3069_p1) - signed(sext_ln1118_131_fu_3080_p1));
    sub_ln1118_3_fu_3370_p2 <= std_logic_vector(signed(sext_ln1118_133_fu_3355_p1) - signed(sext_ln1118_134_fu_3366_p1));
    sub_ln1118_fu_1281_p2 <= std_logic_vector(signed(sext_ln1118_4_fu_1265_p1) - signed(sext_ln1118_5_fu_1277_p1));
    sub_ln24_1_fu_1577_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(tmp_74_fu_1569_p3));
    sub_ln24_fu_1563_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(trunc_ln24_fu_1560_p1));
    sub_ln59_1_fu_1516_p2 <= std_logic_vector(unsigned(ap_const_lv7_0) - unsigned(tmp_11_fu_1508_p3));
    sub_ln59_fu_1502_p2 <= std_logic_vector(unsigned(ap_const_lv6_0) - unsigned(trunc_ln59_fu_1499_p1));
    sub_ln703_1_fu_1748_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(p_Val2_10_reg_4298));
    sub_ln703_fu_1728_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(p_Val2_8_reg_4292));
    tmp_10_fu_2194_p4 <= add_ln1192_3_fu_2184_p2(31 downto 14);
    tmp_11_fu_1508_p3 <= (ap_const_lv1_0 & sub_ln59_fu_1502_p2);
    tmp_12_fu_1147_p3 <= select_ln850_fu_1019_p3(9 downto 9);
    tmp_15_fu_1629_p4 <= grp_fu_3490_p3(31 downto 14);
    tmp_16_fu_2298_p4 <= grp_fu_3595_p3(31 downto 14);
    tmp_19_fu_1686_p4 <= grp_fu_3508_p3(31 downto 14);
    tmp_1_fu_1407_p4 <= add_ln1192_2_fu_1397_p2(31 downto 14);
    tmp_20_fu_2383_p4 <= grp_fu_3631_p3(31 downto 14);
    tmp_23_fu_1783_p4 <= grp_fu_3544_p3(31 downto 14);
    tmp_24_fu_2463_p4 <= grp_fu_3667_p3(31 downto 14);
    tmp_27_fu_2236_p4 <= grp_fu_3577_p3(31 downto 14);
    tmp_28_fu_2543_p4 <= grp_fu_3703_p3(31 downto 14);
    tmp_2_fu_1037_p3 <= select_ln850_fu_1019_p3(9 downto 9);
    tmp_31_fu_2337_p4 <= grp_fu_3613_p3(31 downto 14);
    tmp_32_fu_2623_p4 <= grp_fu_3739_p3(31 downto 14);
    tmp_35_fu_2422_p4 <= grp_fu_3649_p3(31 downto 14);
    tmp_36_fu_2703_p4 <= grp_fu_3775_p3(31 downto 14);
    tmp_39_fu_2502_p4 <= grp_fu_3685_p3(31 downto 14);
    tmp_3_fu_1063_p4 <= select_ln850_fu_1019_p3(9 downto 6);
    tmp_40_fu_2783_p4 <= grp_fu_3811_p3(31 downto 14);
    tmp_43_fu_2582_p4 <= grp_fu_3721_p3(31 downto 14);
    tmp_44_fu_2863_p4 <= grp_fu_3847_p3(31 downto 14);
    tmp_47_fu_2662_p4 <= grp_fu_3757_p3(31 downto 14);
    tmp_48_fu_2999_p4 <= grp_fu_3883_p3(31 downto 14);
    tmp_4_fu_1522_p3 <= (ap_const_lv1_0 & idx_1_reg_4200);
    tmp_51_fu_2742_p4 <= grp_fu_3793_p3(31 downto 14);
    tmp_52_fu_3143_p4 <= grp_fu_3901_p3(31 downto 14);
    tmp_55_fu_2822_p4 <= grp_fu_3829_p3(31 downto 14);
    tmp_56_fu_3184_p4 <= grp_fu_3919_p3(31 downto 14);
    tmp_59_fu_2902_p4 <= grp_fu_3865_p3(31 downto 14);
    tmp_5_fu_1079_p4 <= select_ln850_fu_1019_p3(9 downto 7);
    tmp_60_fu_3225_p4 <= grp_fu_3937_p3(31 downto 14);
    tmp_61_fu_2951_p4 <= grp_fu_3874_p3(31 downto 14);
    tmp_64_fu_3324_p4 <= add_ln1192_55_fu_3292_p2(31 downto 14);
    tmp_65_fu_3094_p4 <= add_ln1192_56_fu_3056_p2(31 downto 14);
    tmp_66_fu_3380_p4 <= add_ln1192_57_fu_3342_p2(31 downto 14);
    tmp_6_fu_1101_p4 <= select_ln850_fu_1019_p3(9 downto 7);
    tmp_70_fu_1173_p4 <= select_ln850_fu_1019_p3(9 downto 6);
    tmp_71_fu_1189_p4 <= select_ln850_fu_1019_p3(9 downto 7);
    tmp_72_fu_1211_p4 <= select_ln850_fu_1019_p3(9 downto 7);
    tmp_73_fu_1553_p3 <= select_ln850_reg_4188(9 downto 9);
    tmp_74_fu_1569_p3 <= (ap_const_lv1_0 & sub_ln24_fu_1563_p2);
    tmp_75_fu_1375_p4 <= add_ln1192_fu_1335_p2(23 downto 14);
    tmp_76_fu_1385_p3 <= (tmp_75_fu_1375_p4 & ap_const_lv14_0);
    tmp_77_fu_2162_p4 <= add_ln1192_1_fu_2122_p2(23 downto 14);
    tmp_78_fu_2172_p3 <= (tmp_77_fu_2162_p4 & ap_const_lv14_0);
    tmp_7_fu_1492_p3 <= select_ln850_reg_4188(9 downto 9);
    tmp_8_fu_1583_p3 <= (ap_const_lv1_0 & idx_1_reg_4200);
    tmp_9_fu_1323_p3 <= (trunc_ln1_fu_1287_p4 & ap_const_lv14_0);
    tmp_i_V_2_fu_2005_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(tmp_i_V_fu_1990_p4));
    tmp_i_V_3_fu_2028_p3 <= 
        tmp_i_V_2_fu_2005_p2 when (icmp_ln190_fu_2000_p2(0) = '1') else 
        tmp_i_V_fu_1990_p4;
    tmp_i_V_5_fu_2036_p3 <= 
        tmp_i_V_2_fu_2005_p2 when (and_ln195_fu_2022_p2(0) = '1') else 
        tmp_i_V_3_fu_2028_p3;
    tmp_i_V_fu_1990_p4 <= ret_V_5_fu_1984_p2(25 downto 8);
    tmp_r_V_2_fu_2265_p2 <= std_logic_vector(unsigned(ap_const_lv18_0) - unsigned(tmp_r_V_reg_4425));
    tmp_r_V_3_fu_2270_p3 <= 
        tmp_r_V_2_fu_2265_p2 when (icmp_ln190_reg_4431(0) = '1') else 
        tmp_r_V_reg_4425;
    tmp_r_V_5_fu_2276_p3 <= 
        tmp_r_V_2_fu_2265_p2 when (and_ln195_reg_4436(0) = '1') else 
        tmp_r_V_3_fu_2270_p3;
    tmp_s_fu_2110_p3 <= (trunc_ln708_1_fu_2074_p4 & ap_const_lv14_0);
    trunc_ln176_fu_953_p1 <= l_0_reg_416(3 - 1 downto 0);
    trunc_ln1_fu_1287_p4 <= sub_ln1118_fu_1281_p2(21 downto 14);
    trunc_ln225_fu_1440_p1 <= phi_urem_reg_427(7 - 1 downto 0);
    trunc_ln24_fu_1560_p1 <= select_ln850_reg_4188(6 - 1 downto 0);
    trunc_ln59_fu_1499_p1 <= select_ln850_reg_4188(6 - 1 downto 0);
    trunc_ln708_1_fu_2074_p4 <= sub_ln1118_1_fu_2068_p2(21 downto 14);
    trunc_ln851_fu_995_p1 <= value_V_4_fu_969_p3(8 - 1 downto 0);
    value_V_4_fu_969_p3 <= 
        value_V_fu_963_p2 when (icmp_ln1494_fu_957_p2(0) = '1') else 
        value_V_3_reg_405;
    value_V_fu_963_p2 <= std_logic_vector(signed(ap_const_lv18_30000) + signed(value_V_3_reg_405));
    xor_ln11_fu_1155_p2 <= (tmp_12_fu_1147_p3 xor ap_const_lv1_1);
    xor_ln190_fu_2016_p2 <= (icmp_ln190_fu_2000_p2 xor ap_const_lv1_1);
    xor_ln46_fu_1045_p2 <= (tmp_2_fu_1037_p3 xor ap_const_lv1_1);

    y_I_V_V_blk_n_assign_proc : process(y_I_V_V_empty_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln176_reg_4179_pp0_iter2_reg)
    begin
        if (((icmp_ln176_reg_4179_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            y_I_V_V_blk_n <= y_I_V_V_empty_n;
        else 
            y_I_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    y_I_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln176_reg_4179_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln176_reg_4179_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            y_I_V_V_read <= ap_const_logic_1;
        else 
            y_I_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    y_Q_V_V_blk_n_assign_proc : process(y_Q_V_V_empty_n, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0, icmp_ln176_reg_4179_pp0_iter2_reg)
    begin
        if (((icmp_ln176_reg_4179_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            y_Q_V_V_blk_n <= y_Q_V_V_empty_n;
        else 
            y_Q_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    y_Q_V_V_read_assign_proc : process(ap_enable_reg_pp0_iter3, icmp_ln176_reg_4179_pp0_iter2_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln176_reg_4179_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            y_Q_V_V_read <= ap_const_logic_1;
        else 
            y_Q_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    y_demod_d_V_V_blk_n_assign_proc : process(y_demod_d_V_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter82, icmp_ln219_reg_4259_pp0_iter81_reg, icmp_ln225_reg_4263_pp0_iter81_reg)
    begin
        if (((icmp_ln225_reg_4263_pp0_iter81_reg = ap_const_lv1_1) and (icmp_ln219_reg_4259_pp0_iter81_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter82 = ap_const_logic_1))) then 
            y_demod_d_V_V_blk_n <= y_demod_d_V_V_full_n;
        else 
            y_demod_d_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    y_demod_d_V_V_din <= grp_fu_3464_p2(29 downto 12);

    y_demod_d_V_V_write_assign_proc : process(ap_enable_reg_pp0_iter82, ap_predicate_op850_write_state84, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter82 = ap_const_logic_1) and (ap_predicate_op850_write_state84 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            y_demod_d_V_V_write <= ap_const_logic_1;
        else 
            y_demod_d_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln16_1_fu_1253_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx_3_fu_1247_p2),10));
    zext_ln16_fu_1243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx_1_fu_1027_p1),7));
    zext_ln20_fu_1239_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx_1_fu_1027_p1),10));
    zext_ln24_fu_1604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx_4_fu_1598_p2),10));
    zext_ln51_1_fu_1143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx_fu_1137_p2),10));
    zext_ln51_fu_1133_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx_1_fu_1027_p1),7));
    zext_ln55_fu_1129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx_1_fu_1027_p1),10));
    zext_ln59_fu_1543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(idx_2_fu_1537_p2),10));
    zext_ln703_1_fu_1981_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_15_reg_4329),28));
    zext_ln703_fu_1978_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_14_reg_4324),28));
end behav;
