

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Thu Oct 13 22:27:26 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrixmul_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 3.576 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       79|       79| 1.053 us | 1.053 us |   79|   79|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row         |       78|       78|        26|          -|          -|     3|    no    |
        | + Col        |       24|       24|         8|          -|          -|     3|    no    |
        |  ++ Product  |        6|        6|         2|          -|          -|     3|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      1|        -|        -|    -|
|Expression           |        -|      -|        0|      116|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       69|    -|
|Register             |        -|      -|       44|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      1|       44|      185|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulbkb_U1  |matrixmul_mac_mulbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln57_fu_174_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln60_1_fu_200_p2  |     +    |      0|  0|  15|           5|           5|
    |add_ln60_2_fu_228_p2  |     +    |      0|  0|  10|           5|           5|
    |i_fu_130_p2           |     +    |      0|  0|   9|           2|           1|
    |j_fu_164_p2           |     +    |      0|  0|   9|           2|           1|
    |k_fu_190_p2           |     +    |      0|  0|   9|           2|           1|
    |sub_ln60_1_fu_222_p2  |     -    |      0|  0|  10|           5|           5|
    |sub_ln60_fu_152_p2    |     -    |      0|  0|  15|           5|           5|
    |icmp_ln54_fu_124_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln56_fu_158_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln59_fu_184_p2   |   icmp   |      0|  0|   8|           2|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 116|          37|          34|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  33|          6|    1|          6|
    |i_0_reg_78        |   9|          2|    2|          4|
    |j_0_reg_89        |   9|          2|    2|          4|
    |k_0_reg_113       |   9|          2|    2|          4|
    |res_load_reg_100  |   9|          2|   16|         32|
    +------------------+----+-----------+-----+-----------+
    |Total             |  69|         14|   23|         50|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   5|   0|    5|          0|
    |i_0_reg_78         |   2|   0|    2|          0|
    |i_reg_257          |   2|   0|    2|          0|
    |j_0_reg_89         |   2|   0|    2|          0|
    |j_reg_271          |   2|   0|    2|          0|
    |k_0_reg_113        |   2|   0|    2|          0|
    |k_reg_289          |   2|   0|    2|          0|
    |res_addr_reg_281   |   4|   0|    4|          0|
    |res_load_reg_100   |  16|   0|   16|          0|
    |sub_ln60_reg_262   |   5|   0|    5|          0|
    |zext_ln57_reg_276  |   2|   0|    5|          3|
    +-------------------+----+----+-----+-----------+
    |Total              |  44|   0|   47|          3|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    4|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|b_address0    | out |    4|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |    8|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

