###############################################################
#  Generated by:      Cadence First Encounter 08.10-s372_1
#  OS:                Linux x86_64(Host ID viterbi-scf1.usc.edu)
#  Generated on:      Tue Oct  3 19:56:12 2017
#  Command:           summaryReport -noHtml -outfile summaryReport.rpt
###############################################################


==============================
General Design Information
==============================
Design Status: Routed 
Design Name: lifo 
# Instances: 857 
# Hard Macros: 0 
# Std Cells: 
    ------------------------------
    Standard Cells in Netlist
    ------------------------------
               Cell Type  Instance Count Area (um^2) 
                  AND2X1             119        335.0802 
                  AND2X2              25         58.6625 
                 AOI21X1               3          7.0395 
                 AOI22X1              18         50.6844 
                   BUFX2              45         84.4740 
                   BUFX4              10         28.1580 
                 CLKBUF1               5         25.8115 
                 CLKBUF2               8         56.3160 
                 CLKBUF3               2         17.8334 
                DFFPOSX1             148        972.3896 
                   INVX1             168        236.5272 
                   INVX2              11         15.4869 
                   INVX4               7         13.1404 
                   INVX8              28         91.9828 
                  MUX2X1             112        420.4928 
                 NAND3X1              12         28.1580 
                  NOR3X1               3          7.0395 
                 OAI21X1             132        309.7380 
                   OR2X2               1          2.3465 
# Pads: 0 
# Net: 879 
# Special Net: 2 
# IO Pins: 
    ------------------------------
    Issued IO Information
    ------------------------------
    # Unplaced IO Pin 0 
    # Floating IO 0 
    # IO Connected to Non-IO Inst 
        ------------------------------
        IO Connected to Non-IO Inst
        ------------------------------
                     IO Name     Non-IO Inst Name 
                     dout[0]          dout_reg_0_ 
                     dout[1]          dout_reg_1_ 
                     dout[2]          dout_reg_2_ 
                     dout[3]          dout_reg_3_ 
                     dout[4]          dout_reg_4_ 
                     dout[5]          dout_reg_5_ 
                     dout[6]          dout_reg_6_ 
                     dout[7]          dout_reg_7_ 
                     dout[8]          dout_reg_8_ 
                     dout[9]          dout_reg_9_ 
                    dout[10]         dout_reg_10_ 
                    dout[11]         dout_reg_11_ 
                    dout[12]         dout_reg_12_ 
                    dout[13]         dout_reg_13_ 
                    dout[14]         dout_reg_14_ 
                    dout[15]         dout_reg_15_ 
                        full        FE_PSC45_full 
                       empty            empty_reg 
                      din[0]                 U701 
                      din[1]                 U702 
                      din[2]                 U703 
                      din[3]                 U704 
                      din[4]                 U705 
                      din[5]                 U706 
                      din[6]                 U707 
                      din[7]                 U708 
                      din[8]                 U709 
                      din[9]                 U710 
                     din[10]                 U711 
                     din[11]                 U712 
                     din[12]                 U713 
                     din[13]                 U714 
                     din[14]                 U715 
                     din[15]                 U716 
                         clk           clk__L1_I0 
                       reset                 U342 
                         pop                 U361 
                        push                 U754 
# Pins: 
    ------------------------------
    Correctness of Pin Connectivity for All Instances
    ------------------------------
    # Floating Terms 0 
    # Output Term Marked Tie Hi/Lo 0 
    # Output Term Shorted to PG Net 0 2585 
# PG Pins: 
    ------------------------------
    Correctness of PG Pin Connectivity for All Instances
    ------------------------------
    # Instances that No Net Defined for Any PG Pin 0 
    # Floating PG Terms 0 
    # PG Pins Connect to Non-PG Net 0 
    # Power Pins Connect Ground Net 0 
    # Ground Pins Connect Power Net 0 1714 
Average Pins Per Net(Signal): 2.941 

==============================
General Library Information
==============================
# Routing Layers: 10 
# Masterslice Layers: 1 
# Pin Layers: 
    General Caution:
        1) Library have metal1, metal2, metal3 and metal5 pins, you should setPreRouteAsObs {1 2 3}                                 to ensure these pins are accessible after placement

    ------------------------------
    Pin Layers
    ------------------------------
    metal5 
    metal3 
    metal2 
    metal1 
# Layers: 
    ------------------------------
    Layer OVERLAP Information
    ------------------------------
    Type Overlap 
    ------------------------------
    Layer metal10 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 1.710 um 
    Wire Pitch Y 1.710 um 
    Offset X 0.855 um 
    Offset Y 0.855 um 
    Wire Width 0.800 um 
    Spacing 0.800 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via9 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via9
        ------------------------------
                Vias in via9 Default 
                  M10_M9_via     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal9 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 1.710 um 
    Wire Pitch Y 1.710 um 
    Offset X 0.855 um 
    Offset Y 0.855 um 
    Wire Width 0.800 um 
    Spacing 0.800 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via8 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via8
        ------------------------------
                Vias in via8 Default 
                   M9_M8_via     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal8 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.855 um 
    Wire Pitch Y 0.855 um 
    Offset X 0.427 um 
    Offset Y 0.427 um 
    Wire Width 0.400 um 
    Spacing 0.400 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via7 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via7
        ------------------------------
                Vias in via7 Default 
                   M8_M7_via     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal7 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.855 um 
    Wire Pitch Y 0.855 um 
    Offset X 0.427 um 
    Offset Y 0.427 um 
    Wire Width 0.400 um 
    Spacing 0.400 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via6 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via6
        ------------------------------
                Vias in via6 Default 
                   M7_M6_via     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal6 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.285 um 
    Wire Pitch Y 0.285 um 
    Offset X 0.143 um 
    Offset Y 0.143 um 
    Wire Width 0.140 um 
    Spacing 0.140 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via5 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via5
        ------------------------------
                Vias in via5 Default 
                   M6_M5_via     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal5 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.285 um 
    Wire Pitch Y 0.285 um 
    Offset X 0.143 um 
    Offset Y 0.143 um 
    Wire Width 0.140 um 
    Spacing 0.140 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via4 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via4
        ------------------------------
                Vias in via4 Default 
                   M5_M4_via     Yes 
    Multiple Orientation Vias 
    ------------------------------
    Layer metal4 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.285 um 
    Wire Pitch Y 0.285 um 
    Offset X 0.143 um 
    Offset Y 0.143 um 
    Wire Width 0.140 um 
    Spacing 0.140 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via3 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via3
        ------------------------------
                Vias in via3 Default 
                  M4_M3_viaB     Yes 
                   M4_M3_via     Yes 
    ------------------------------
    Layer metal3 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.190 um 
    Wire Pitch Y 0.190 um 
    Offset X 0.095 um 
    Offset Y 0.095 um 
    Wire Width 0.070 um 
    Spacing 0.070 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via2 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via2
        ------------------------------
                Vias in via2 Default 
                  M3_M2_viaC     Yes 
                  M3_M2_viaB     Yes 
                   M3_M2_via     Yes 
    ------------------------------
    Layer metal2 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.190 um 
    Wire Pitch Y 0.190 um 
    Offset X 0.095 um 
    Offset Y 0.095 um 
    Wire Width 0.070 um 
    Spacing 0.075 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer via1 Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer via1
        ------------------------------
                Vias in via1 Default 
                  M2_M1_viaC     Yes 
                  M2_M1_viaB     Yes 
                   M2_M1_via     Yes 
    ------------------------------
    Layer metal1 Information
    ------------------------------
    Type Routing 
    Wire Pitch X 0.190 um 
    Wire Pitch Y 0.190 um 
    Offset X 0.095 um 
    Offset Y 0.095 um 
    Wire Width 0.065 um 
    Spacing 0.065 um 
    Line2Via CAUTION: The line2via does not match the pitch 
    ------------------------------
    Layer contact Information
    ------------------------------
    Type Cut 
    Vias 
        ------------------------------
        Via list in layer contact
        ------------------------------ 
    ------------------------------
    Layer M0 Information
    ------------------------------
    Type Masterslice 
# Pins without Physical Port: 0 
# Pins in Library without Timing Lib: 
    ------------------------------
    Pins in Library without timing lib
    ------------------------------
               Cell Name     List of Pin Name 
                 OAI22X1                    A 
                 OAI22X1                    B 
                 OAI22X1                    C 
                 OAI22X1                    D 
                 OAI22X1                    Y 
# Pins Missing Direction: 0 
Antenna Summary Report: 
    General Caution:
        1) All Antenna Constructs are absent for the layer section of LEF.
        2) All Antenna Constructs are absent for the macro section of LEF.
# Cells Missing LEF Info: 0 
# Cells with Dimension Errors: 
    ------------------------------
    Size of cell is not an integer multiple of its site
    ------------------------------
               Cell Name       Tech Site name 
                  AND2X2             CoreSite 
                 AOI21X1             CoreSite 
                 CLKBUF1             CoreSite 
                 CLKBUF2             CoreSite 
                 CLKBUF3             CoreSite 
                DFFNEGX1             CoreSite 
                    FAX1             CoreSite 
                    HAX1             CoreSite 
                   INVX1             CoreSite 
                   INVX2             CoreSite 
                   INVX8             CoreSite 
                   LATCH             CoreSite 
                 NAND3X1             CoreSite 
                  NOR3X1             CoreSite 
                 OAI21X1             CoreSite 
                   OR2X2             CoreSite 
                  TBUFX1             CoreSite 
                  TBUFX2             CoreSite 
                 XNOR2X1             CoreSite 
                  XOR2X1             CoreSite 

==============================
Netlist Information
==============================
# HFO (>200) Nets: 0 
# No-driven Nets: 0 
# Multi-driven Nets: 0 
# Assign Statements: 0 
Is Design Uniquified: YES 
# Pins in Netlist without timing lib: 0 

==============================

==============================
: Internal External 
No of Nets:        877          0 
No of Connections:       1746          0 
Total Net Length (X): 4.0081e+03 0.0000e+00 
Total Net Length (Y): 3.7900e+03 0.0000e+00 
Total Net Length: 7.7981e+03 0.0000e+00 

==============================
Timing Information
==============================
# Clocks in design: 0 
# Generated clocks: 0 
# "dont_use" cells from .libs: 0 
# "dont_touch" cells from .libs: 0 
# Cells in .lib with max_tran: 0 
# Cells in .lib with max_cap: 
    ------------------------------
    Cell List with max_cap
    ------------------------------
               Cell Name Max Capacitance (pf) 
                  AND2X1 0.137429 
                  AND2X2 0.505125 
                 AOI21X1 0.000000 
                 AOI22X1 0.000000 
                   BUFX2 0.518678 
                   BUFX4 0.999277 
                 CLKBUF1 1.017510 
                 CLKBUF2 0.949224 
                 CLKBUF3 0.923974 
                DFFNEGX1 0.499310 
                DFFPOSX1 0.490882 
                   DFFSR 0.000000 
                    FAX1 0.175491 
                    HAX1 0.222356 
                   INVX1 0.238796 
                   INVX2 0.518681 
                   INVX4 1.041050 
                   INVX8 2.081990 
                   LATCH 0.485757 
                  MUX2X1 0.075078 
                 NAND2X1 0.000000 
                 NAND3X1 0.000000 
                  NOR2X1 0.000000 
                  NOR3X1 0.096899 
                 OAI21X1 0.229396 
                   OR2X1 0.070030 
                   OR2X2 0.519729 
                  TBUFX1 0.000000 
                  TBUFX2 0.489120 
                 XNOR2X1 0.228324 
                  XOR2X1 0.223282 
# Cells in .lib with max_fanout: 0 
SDC max_cap: N/A 
SDC max_tran: N/A 
SDC max_fanout: N/A 
Default Ext. Scale Factor: 1.000 
Detail Ext. Scale Factor: 1.000 

==============================
Floorplan/Placement Information
==============================
Total area of Standard cells: 2761.361 um^2 
Total area of Standard cells(Subtracting Physical Cells): 2761.361 um^2 
Total area of Macros: 0.000 um^2 
Total area of Blockages: 0.000 um^2 
Total area of Pad cells: 0.000 um^2 
Total area of Core: 3648.388 um^2 
Total area of Chip: 10135.814 um^2 
Effective Utilization: 8.7128e-01 
Number of Cell Rows: 22 
% Pure Gate Density #1 (Subtracting BLOCKAGES): 75.687% 
% Pure Gate Density #2 (Subtracting BLOCKAGES and Physical Cells): 75.687% 
% Pure Gate Density #3 (Subtracting MACROS): 75.687% 
% Pure Gate Density #4 (Subtracting MACROS and Physical Cells): 75.687% 
% Pure Gate Density #5 (Subtracting MACROS and BLOCKAGES): 75.687% 
% Pure Gate Density #6 (Subtracting MACROS and BLOCKAGES and Physical Cells): 75.687% 
% Core Density (Counting Std Cells and MACROs): 75.687% 
% Core Density #2(Subtracting Physical Cells): 75.687% 
% Chip Density (Counting Std Cells and MACROs and IOs): 27.244% 
% Chip Density #2(Subtracting Physical Cells): 27.244% 
# Macros within 5 sites of IO pad: No 
Macro halo defined?: No 

==============================
Wire Length Distribution
==============================
Total metal1 wire length: 304.2175 um 
Total metal2 wire length: 2965.8425 um 
Total metal3 wire length: 3953.3950 um 
Total metal4 wire length: 1899.4900 um 
Total metal5 wire length: 516.2750 um 
Total metal6 wire length: 123.9750 um 
Total metal7 wire length: 0.0000 um 
Total metal8 wire length: 0.0000 um 
Total metal9 wire length: 0.0000 um 
Total metal10 wire length: 0.0000 um 
Total wire length: 9763.1950 um 
Average wire length/net: 11.1072 um 
Area of Power Net Distribution: 
    ------------------------------
    Area of Power Net Distribution
    ------------------------------
    Layer Name Area of Power Net Routable Area Percentage 
    metal1 154.2528 3648.3876 4.2280% 
    metal2 0.0000 3648.3876 0.0000% 
    metal3 0.0000 3648.3876 0.0000% 
    metal4 0.0000 3648.3876 0.0000% 
    metal5 0.0000 3648.3876 0.0000% 
    metal6 0.0000 3648.3876 0.0000% 
    metal7 0.0000 3648.3876 0.0000% 
    metal8 0.0000 3648.3876 0.0000% 
    metal9 791.0400 3648.3876 21.6819% 
    metal10 1036.0800 3648.3876 28.3983% 
