
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/lbm_1004B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 2504744 heartbeat IPC: 3.99242 cumulative IPC: 3.99242 (Simulation time: 0 hr 0 min 26 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2504744 (Simulation time: 0 hr 0 min 26 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 36956596 heartbeat IPC: 0.29026 cumulative IPC: 0.29026 (Simulation time: 0 hr 2 min 37 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 74687710 heartbeat IPC: 0.265033 cumulative IPC: 0.277074 (Simulation time: 0 hr 4 min 56 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 113151884 heartbeat IPC: 0.259982 cumulative IPC: 0.271132 (Simulation time: 0 hr 7 min 17 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 151615049 heartbeat IPC: 0.259989 cumulative IPC: 0.268258 (Simulation time: 0 hr 9 min 36 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 190037708 heartbeat IPC: 0.260263 cumulative IPC: 0.26662 (Simulation time: 0 hr 11 min 53 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 228454538 heartbeat IPC: 0.260303 cumulative IPC: 0.265546 (Simulation time: 0 hr 14 min 12 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 293482930 heartbeat IPC: 0.153779 cumulative IPC: 0.240568 (Simulation time: 0 hr 18 min 59 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 331738147 heartbeat IPC: 0.261402 cumulative IPC: 0.242989 (Simulation time: 0 hr 21 min 25 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 367634929 heartbeat IPC: 0.278576 cumulative IPC: 0.246487 (Simulation time: 0 hr 23 min 44 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 402195794 heartbeat IPC: 0.289345 cumulative IPC: 0.250193 (Simulation time: 0 hr 25 min 53 sec) 
Finished CPU 0 instructions: 100000001 cycles: 399691050 cumulative IPC: 0.250193 (Simulation time: 0 hr 25 min 53 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.250193 instructions: 100000001 cycles: 399691050
cpu0_DTLB TOTAL     ACCESS:   13666093  HIT:   13615643  MISS:      50450
cpu0_DTLB LOAD      ACCESS:    6958509  HIT:    6945890  MISS:      12619
cpu0_DTLB RFO       ACCESS:    6707584  HIT:    6669753  MISS:      37831
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 393.09 cycles
cpu0_ITLB TOTAL     ACCESS:     118815  HIT:     118814  MISS:          1
cpu0_ITLB LOAD      ACCESS:     118815  HIT:     118814  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 249 cycles
cpu0_L1I TOTAL     ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I LOAD      ACCESS:         12  HIT:          6  MISS:          6
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 667.333 cycles
cpu0_STLB TOTAL     ACCESS:      50451  HIT:          5  MISS:      50446
cpu0_STLB LOAD      ACCESS:      12620  HIT:          0  MISS:      12620
cpu0_STLB RFO       ACCESS:      37831  HIT:          5  MISS:      37826
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 384.126 cycles
cpu0_L1D TOTAL     ACCESS:   15133467  HIT:    9812941  MISS:    5320526
cpu0_L1D LOAD      ACCESS:    4355076  HIT:    3548713  MISS:     806363
cpu0_L1D RFO       ACCESS:   10727960  HIT:    6213846  MISS:    4514114
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      50431  HIT:      50382  MISS:         49
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 596.203 cycles
cpu0_L2C TOTAL     ACCESS:    9834649  HIT:    6608197  MISS:    3226452
cpu0_L2C LOAD      ACCESS:     806369  HIT:        193  MISS:     806176
cpu0_L2C RFO       ACCESS:    4514114  HIT:    2093980  MISS:    2420134
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    4514117  HIT:    4514024  MISS:         93
cpu0_L2C TRANSLATION ACCESS:         49  HIT:          0  MISS:         49
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 963.662 cycles
LLC TOTAL     ACCESS:    5646823  HIT:     261786  MISS:    5385037
LLC LOAD      ACCESS:     806176  HIT:         92  MISS:     806084
LLC RFO       ACCESS:    2420134  HIT:      75516  MISS:    2344618
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2420464  HIT:     186143  MISS:    2234321
LLC TRANSLATION ACCESS:         49  HIT:         35  MISS:         14
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 564.798 cycles
Insertion Distribution: 
	LOAD 0 0 0 0 0 0 0 0 0 0 11239 868445 
	RFO 22430 0 0 0 0 0 0 0 0 0 157919 2358848 
	PREF 0 0 0 0 0 0 0 0 0 0 0 0 
	WRITEBACK 0 0 0 0 0 0 0 0 0 0 0 2363498 
	 1 0 0 0 0 0 0 0 0 0 20 6 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      50295  ROW_BUFFER_MISS:    3100348
 DBUS AVG_CONGESTED_CYCLE:    3.99809
 WQ ROW_BUFFER_HIT:      42252  ROW_BUFFER_MISS:    2303208  FULL:          0


CPU 0 Branch Prediction Accuracy: 99.2476% MPKI: 0.09355 Average ROB Occupancy at Mispredict: 169.597
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.09349
BRANCH_DIRECT_CALL: 2e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 2e-05

