// Seed: 2493583215
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd17,
    parameter id_3 = 32'd97,
    parameter id_6 = 32'd71
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire _id_6;
  inout wire id_5;
  output wire id_4;
  output wire _id_3;
  inout wire id_2;
  inout wire _id_1;
  localparam id_10 = -1;
  tri1  [id_6 : -1 'b0] id_11 = (-1 && 1'b0 == 1 > id_10[1>id_6]);
  logic [  id_1 : id_3] \id_12 ;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4
  );
endmodule
