{
  "board_settings": {},
  "net classes": {},
  "net routes": {
    "0": {
      "name": "",
      "class": "TODO",
      "pads": [],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "1": {
      "name": "GND",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-8_W7.62mm_LongPads pad 3": {
            "abs_pos": [144.399, 51.943]
          }
        },
        {
          "Package_DIP:DIP-8_W7.62mm_LongPads pad 3": {
            "abs_pos": [161.036, 52.07]
          }
        },
        {
          "Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm pad 2": {
            "abs_pos": [154, 52]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [149.5, 67.0]
          }
        },
        {
          "Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm pad 2": {
            "abs_pos": [137.5, 52.0]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 3": {
            "abs_pos": [169.08, 75.0]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [144, 67]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [149.5, 80.5]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [144.0, 80.5]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 3": {
            "abs_pos": [169.08, 61.5]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 3": {
            "abs_pos": [134.58, 66.5]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 3": {
            "abs_pos": [134.58, 80.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [156.0, 100.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [145.0, 100.5]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 4": {
            "abs_pos": [157.5, 38.0]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 4": {
            "abs_pos": [143.5, 38.0]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "2": {
      "name": "Net-(J3-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 2": {
            "abs_pos": [132.04, 80.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [134.0, 92.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [127, 90],
            "end": [129, 92],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [127, 78.5],
            "end": [127, 90],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [128.04, 77.46],
            "end": [127, 78.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [129.5, 77.46],
            "end": [128.04, 77.46],
            "width": 1,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "3": {
      "name": "+12V",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-8_W7.62mm_LongPads pad 6": {
            "abs_pos": [152.019, 51.943]
          }
        },
        {
          "Package_DIP:DIP-8_W7.62mm_LongPads pad 6": {
            "abs_pos": [168.656, 52.07]
          }
        },
        {
          "Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm pad 1": {
            "abs_pos": [149, 52]
          }
        },
        {
          "Capacitor_THT:C_Disc_D7.0mm_W2.5mm_P5.00mm pad 1": {
            "abs_pos": [132.5, 52.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [153.5, 100.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [164.5, 92.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [142.5, 100.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [142.5, 92.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [153.5, 92.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 1": {
            "abs_pos": [131.5, 92.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [148.5, 96],
            "end": [147, 94.5],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [145.5, 96],
            "end": [147, 94.5],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [152, 96],
            "end": [153.5, 97.5],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [155, 96],
            "end": [153.5, 97.5],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [141, 96],
            "end": [142.5, 97.5],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [144, 96],
            "end": [142.5, 97.5],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [153.5, 100.5],
            "end": [153.5, 96],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [155, 96],
            "end": [153.5, 94.5],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [152, 96],
            "end": [153.5, 94.5],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [144, 96],
            "end": [142.5, 94.5],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [153.5, 96],
            "end": [153.5, 92],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [142.5, 92],
            "end": [142.5, 96],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [164.5, 94],
            "end": [164.5, 92],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [162.5, 96],
            "end": [164.5, 94],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [148, 96],
            "end": [162.5, 96],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [131.5, 93.5],
            "end": [131.5, 92],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [134, 96],
            "end": [131.5, 93.5],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [141, 96],
            "end": [142.5, 94.5],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [142.5, 100.5],
            "end": [142.5, 96],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [148, 96],
            "end": [147, 96],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [147, 96],
            "end": [134, 96],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [149, 52],
            "end": [142.5, 52],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [147, 91.5],
            "end": [140.57501, 85.07501],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [147, 96],
            "end": [147, 91.5],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [139.42, 54.62],
            "end": [139.5, 54.54],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [138, 52],
            "end": [139.5, 53.5],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [139.5, 54.54],
            "end": [139.5, 52.3],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [141, 52],
            "end": [139.5, 53.5],
            "width": 1.25,
            "layer": "F.Cu"
          },
          {
            "start": [132.5, 55.25],
            "end": [132.5, 52],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [140, 62.75],
            "end": [132.5, 55.25],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [140, 84.5],
            "end": [140, 62.75],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [140.5, 85],
            "end": [140, 84.5],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [155.92, 53.42],
            "end": [155.92, 54.62],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [154.5, 52],
            "end": [155.92, 53.42],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [149, 52],
            "end": [154.5, 52],
            "width": 1.5,
            "layer": "F.Cu"
          },
          {
            "start": [132.5, 52],
            "end": [149, 52],
            "width": 1.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "4": {
      "name": "Net-(J4-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 2": {
            "abs_pos": [132.04, 66.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [145.0, 92.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [129.46, 64],
            "end": [129.5, 63.96],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [127, 65],
            "end": [128, 64],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [128.5, 69.5],
            "end": [127, 68],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [128, 64],
            "end": [129.46, 64],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [134, 69.5],
            "end": [128.5, 69.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [137.5, 73],
            "end": [134, 69.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [137.5, 89.5],
            "end": [137.5, 73],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [127, 68],
            "end": [127, 65],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [140, 92],
            "end": [137.5, 89.5],
            "width": 1,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "5": {
      "name": "Net-(J5-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 2": {
            "abs_pos": [166.54, 61.5]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [156.0, 92.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [156, 72.5],
            "end": [156, 86.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [161.5, 67],
            "end": [156, 72.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [156, 86.5],
            "end": [151, 91.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [161.5, 65.5],
            "end": [161.5, 67],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [163, 64],
            "end": [161.5, 65.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [151, 91.5],
            "end": [151, 92],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [163.04, 64.04],
            "end": [163, 64],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [164, 64.04],
            "end": [163.04, 64.04],
            "width": 1,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "6": {
      "name": "Net-(J6-Pad2)",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 2": {
            "abs_pos": [166.54, 75.0]
          }
        },
        {
          "Connector_JST:JST_XH_B2B-XH-A_1x02_P2.50mm_Vertical pad 2": {
            "abs_pos": [167.0, 92.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [161.5, 91.5],
            "end": [162, 92],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [161.5, 79.5],
            "end": [161.5, 91.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [163.46, 77.54],
            "end": [161.5, 79.5],
            "width": 1,
            "layer": "F.Cu"
          },
          {
            "start": [164, 77.54],
            "end": [163.46, 77.54],
            "width": 1,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "7": {
      "name": "Net-(J2-Pad3)",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 3": {
            "abs_pos": [155, 38]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "8": {
      "name": "Net-(J1-Pad3)",
      "class": "TODO",
      "pads": [
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 3": {
            "abs_pos": [141, 38]
          }
        }
      ],
      "tracks": {
        "segments": [],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "9": {
      "name": "Net-(Q1-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [153.0, 74.5]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [153.0, 80.5]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 1": {
            "abs_pos": [129.5, 80.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [130, 80.5],
            "end": [129.5, 80],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [135, 80.5],
            "end": [130, 80.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [135, 74.5],
            "end": [135, 80.5],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "10": {
      "name": "Net-(Q2-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [153, 67]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 1": {
            "abs_pos": [129.5, 66.5]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [153, 61]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [135, 61],
            "end": [135, 67],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [130, 67],
            "end": [129.5, 66.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [135, 67],
            "end": [130, 67],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "11": {
      "name": "Net-(Q3-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 1": {
            "abs_pos": [164, 75]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [158.5, 80.5]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [158.5, 74.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [158.5, 74.5],
            "end": [158.5, 80.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [163.5, 74.5],
            "end": [158.5, 74.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [164, 75],
            "end": [163.5, 74.5],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "12": {
      "name": "Net-(Q4-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [158.5, 67.0]
          }
        },
        {
          "Package_TO_SOT_THT:TO-220-3_Vertical pad 1": {
            "abs_pos": [164.0, 61.5]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 2": {
            "abs_pos": [158.5, 61.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [158.5, 61],
            "end": [158.5, 67],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [163.5, 61],
            "end": [164, 61.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [158.5, 61],
            "end": [163.5, 61],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "13": {
      "name": "Net-(R1-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-8_W7.62mm_LongPads pad 5": {
            "abs_pos": [152.019, 54.483]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [144.0, 74.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [146, 72.5],
            "end": [144, 74.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [140, 60],
            "end": [146, 66],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [140, 57.74],
            "end": [140, 60],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [146, 66],
            "end": [146, 72.5],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [136.88, 54.62],
            "end": [140, 57.74],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "14": {
      "name": "Net-(R2-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-8_W7.62mm_LongPads pad 7": {
            "abs_pos": [152.019, 49.403]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [144, 61]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [141.96, 58.96],
            "end": [144, 61],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [141.96, 54.62],
            "end": [141.96, 58.96],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "15": {
      "name": "Net-(R3-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-8_W7.62mm_LongPads pad 7": {
            "abs_pos": [168.656, 49.53]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [149.5, 74.5]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [147.5, 65.58],
            "end": [148.743999, 64.336001],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [147.5, 72.5],
            "end": [147.5, 65.58],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [148.743999, 64.336001],
            "end": [158.46, 54.62],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [149.5, 74.5],
            "end": [147.5, 72.5],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "16": {
      "name": "Net-(R4-Pad1)",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-8_W7.62mm_LongPads pad 5": {
            "abs_pos": [168.656, 54.61]
          }
        },
        {
          "Resistor_THT:R_Box_L13.0mm_W4.0mm_P9.00mm pad 1": {
            "abs_pos": [149.5, 61.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [149.5, 58.5],
            "end": [149.5, 61],
            "width": 0.75,
            "layer": "F.Cu"
          },
          {
            "start": [153.38, 54.62],
            "end": [149.5, 58.5],
            "width": 0.75,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "17": {
      "name": "IN_0",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-8_W7.62mm_LongPads pad 2": {
            "abs_pos": [144.399, 49.403]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 2": {
            "abs_pos": [138.5, 38.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [138.5, 43.54],
            "end": [141.96, 47],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [138.5, 43.54],
            "end": [138.5, 38],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "18": {
      "name": "IN_1",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-8_W7.62mm_LongPads pad 4": {
            "abs_pos": [144.399, 54.483]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 1": {
            "abs_pos": [136, 38]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [136, 46.12],
            "end": [136.88, 47],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [136, 46.12],
            "end": [136, 38],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "19": {
      "name": "IN_2",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-8_W7.62mm_LongPads pad 2": {
            "abs_pos": [161.036, 49.53]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 2": {
            "abs_pos": [152.5, 38.0]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [158.46, 45.46],
            "end": [158.46, 47],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [152.5, 39.5],
            "end": [153.02, 40.02],
            "width": 0.25,
            "layer": "F.Cu"
          },
          {
            "start": [152.5, 39.5],
            "end": [153.2105, 40.2105],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [152.5, 38],
            "end": [152.5, 39.5],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [153.2105, 40.2105],
            "end": [158.46, 45.46],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [153.02, 40.02],
            "end": [153.2105, 40.2105],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    },
    "20": {
      "name": "IN_3",
      "class": "TODO",
      "pads": [
        {
          "Package_DIP:DIP-8_W7.62mm_LongPads pad 4": {
            "abs_pos": [161.036, 54.61]
          }
        },
        {
          "Connector_JST:JST_XH_B4B-XH-A_1x04_P2.50mm_Vertical pad 1": {
            "abs_pos": [150, 38]
          }
        }
      ],
      "tracks": {
        "segments": [
          {
            "start": [150, 43.62],
            "end": [153.38, 47],
            "width": 0.5,
            "layer": "F.Cu"
          },
          {
            "start": [150, 43.62],
            "end": [150, 38],
            "width": 0.5,
            "layer": "F.Cu"
          }
        ],
        "arcs": ["TODO: extract arc info. Most samples don't have arcs to help test :("],
        "vias": ["TODO: are vias necessary for our routing interests?"]
      },
      "errors": []
    }
  },
  "errors": [
    {
      "Package_DIP:DIP-8_W7.62mm_LongPads at [144.399, 46.863, 270]": "pad 8 thru_hole oval at [7.62, 0] has error 174: key \"net\" not found"
    },
    {
      "Package_DIP:DIP-8_W7.62mm_LongPads at [144.399, 46.863, 270]": "pad 1 thru_hole rect at [0, 0] has error 187: key \"net\" not found"
    },
    {
      "Package_DIP:DIP-8_W7.62mm_LongPads at [161.036, 46.99, 270]": "pad 8 thru_hole oval at [7.62, 0] has error 224: key \"net\" not found"
    },
    {
      "Package_DIP:DIP-8_W7.62mm_LongPads at [161.036, 46.99, 270]": "pad 1 thru_hole rect at [0, 0] has error 237: key \"net\" not found"
    },
    {
      "MountingHole:MountingHole_3.2mm_M3_DIN965 at [166, 37, 270]": "pad 1 np_thru_hole circle at [0, 0] has error 1044: key \"net\" not found"
    },
    {
      "MountingHole:MountingHole_3.2mm_M3_DIN965 at [166, 101, 180]": "pad 1 np_thru_hole circle at [0, 0] has error 1063: key \"net\" not found"
    },
    {
      "MountingHole:MountingHole_3.2mm_M3_DIN965 at [127.5, 101, 90]": "pad 1 np_thru_hole circle at [0, 0] has error 1082: key \"net\" not found"
    },
    {
      "MountingHole:MountingHole_3.2mm_M3_DIN965 at [127.5, 37, 90]": "pad 1 np_thru_hole circle at [0, 0] has error 1101: key \"net\" not found"
    }
  ]
}