{"vcs1":{"timestamp_begin":1681614182.772257918, "rt":1.03, "ut":0.21, "st":0.13}}
{"vcselab":{"timestamp_begin":1681614183.834905805, "rt":0.91, "ut":0.20, "st":0.12}}
{"link":{"timestamp_begin":1681614184.769405632, "rt":0.73, "ut":0.06, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681614182.480902261}
{"VCS_COMP_START_TIME": 1681614182.480902261}
{"VCS_COMP_END_TIME": 1681614186.259977355}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222604}}
