\doxysubsubsubsection{APB1 Peripheral Force Release Reset}
\label{group___r_c_c___a_p_b1___force___release___reset}\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}


Force or release APB1 peripheral reset.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ WRITE\+\_\+\+REG}(\textbf{ RCC}-\/$>$APBRSTR1, 0x\+FFFFFFFFU)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+TIM3\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+TIM6\+RST)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+TIM7\+RST)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+SPI2\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+USART2\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+USART3\+RST)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+USART4\+RST)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C1\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C2\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+DBGRST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+FORCE\+\_\+\+RESET}()~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+PWRRST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ WRITE\+\_\+\+REG}(\textbf{ RCC}-\/$>$APBRSTR1, 0x00000000U)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+TIM3\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+TIM6\+RST)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+TIM7\+RST)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+SPI2\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+USART2\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+USART3\+RST)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+USART4\+RST)
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C1\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C2\+RST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+DBGRST})
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+RELEASE\+\_\+\+RESET}()~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+PWRRST})
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Force or release APB1 peripheral reset. 



\doxysubsubsubsubsection{Macro Definition Documentation}
\label{group___r_c_c___a_p_b1___force___release___reset_ga6f6e7048eca1abd1be132027f5b79465} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_APB1\_FORCE\_RESET@{\_\_HAL\_RCC\_APB1\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_APB1\_FORCE\_RESET@{\_\_HAL\_RCC\_APB1\_FORCE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_APB1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ WRITE\+\_\+\+REG}(\textbf{ RCC}-\/$>$APBRSTR1, 0x\+FFFFFFFFU)}

\label{group___r_c_c___a_p_b1___force___release___reset_ga9d0742ab271ace3dbe1a4e83de3d017b} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_APB1\_RELEASE\_RESET@{\_\_HAL\_RCC\_APB1\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_APB1\_RELEASE\_RESET@{\_\_HAL\_RCC\_APB1\_RELEASE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_APB1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ WRITE\+\_\+\+REG}(\textbf{ RCC}-\/$>$APBRSTR1, 0x00000000U)}

\label{group___r_c_c___a_p_b1___force___release___reset_gaf709749ed0e15e1fd1cb0dbe59d65fc5} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_DBGMCU\_FORCE\_RESET@{\_\_HAL\_RCC\_DBGMCU\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_DBGMCU\_FORCE\_RESET@{\_\_HAL\_RCC\_DBGMCU\_FORCE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_DBGMCU\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+DBGRST})}

\label{group___r_c_c___a_p_b1___force___release___reset_ga7877d0686f800a9374499abbddbda159} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_DBGMCU\_RELEASE\_RESET@{\_\_HAL\_RCC\_DBGMCU\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_DBGMCU\_RELEASE\_RESET@{\_\_HAL\_RCC\_DBGMCU\_RELEASE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_DBGMCU\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+DBGRST})}

\label{group___r_c_c___a_p_b1___force___release___reset_ga551c171f88af86ca985db634ac9e3275} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_I2C1\_FORCE\_RESET@{\_\_HAL\_RCC\_I2C1\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_I2C1\_FORCE\_RESET@{\_\_HAL\_RCC\_I2C1\_FORCE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_I2C1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C1\+RST})}

\label{group___r_c_c___a_p_b1___force___release___reset_ga87cc8c2107c1d0820cc1f7e2aeb1aeb9} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_I2C1\_RELEASE\_RESET@{\_\_HAL\_RCC\_I2C1\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_I2C1\_RELEASE\_RESET@{\_\_HAL\_RCC\_I2C1\_RELEASE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_I2C1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C1\+RST})}

\label{group___r_c_c___a_p_b1___force___release___reset_gaed404dfdc9bc032cf718b7ed17f664f0} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_I2C2\_FORCE\_RESET@{\_\_HAL\_RCC\_I2C2\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_I2C2\_FORCE\_RESET@{\_\_HAL\_RCC\_I2C2\_FORCE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_I2C2\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C2\+RST})}

\label{group___r_c_c___a_p_b1___force___release___reset_ga2fa8cc909b285813af86c253ec110356} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_I2C2\_RELEASE\_RESET@{\_\_HAL\_RCC\_I2C2\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_I2C2\_RELEASE\_RESET@{\_\_HAL\_RCC\_I2C2\_RELEASE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_I2C2\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+I2\+C2\+RST})}

\label{group___r_c_c___a_p_b1___force___release___reset_gaf454341fae45fdfacfea2f45c07ce3e0} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_PWR\_FORCE\_RESET@{\_\_HAL\_RCC\_PWR\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_PWR\_FORCE\_RESET@{\_\_HAL\_RCC\_PWR\_FORCE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_PWR\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+PWRRST})}

\label{group___r_c_c___a_p_b1___force___release___reset_gaaa5a340d38d50e508243f48bbb47dd32} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_PWR\_RELEASE\_RESET@{\_\_HAL\_RCC\_PWR\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_PWR\_RELEASE\_RESET@{\_\_HAL\_RCC\_PWR\_RELEASE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_PWR\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+PWRRST})}

\label{group___r_c_c___a_p_b1___force___release___reset_ga869e4f5c1132e3dfce084099cf454c51} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_SPI2\_FORCE\_RESET@{\_\_HAL\_RCC\_SPI2\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_SPI2\_FORCE\_RESET@{\_\_HAL\_RCC\_SPI2\_FORCE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_SPI2\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+SPI2\+RST})}

\label{group___r_c_c___a_p_b1___force___release___reset_gacb910fd0c3c5a27d020ef3df20fce4c7} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_SPI2\_RELEASE\_RESET@{\_\_HAL\_RCC\_SPI2\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_SPI2\_RELEASE\_RESET@{\_\_HAL\_RCC\_SPI2\_RELEASE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_SPI2\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+SPI2\+RST})}

\label{group___r_c_c___a_p_b1___force___release___reset_ga80ff127f3c25bde58ee5c1f224e2dca4} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_TIM3\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM3\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_TIM3\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM3\_FORCE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM3\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+TIM3\+RST})}

\label{group___r_c_c___a_p_b1___force___release___reset_ga27cf9c39217fff6ae9bce2285d9aff8c} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_TIM3\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM3\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_TIM3\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM3\_RELEASE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM3\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+TIM3\+RST})}

\label{group___r_c_c___a_p_b1___force___release___reset_ga3446c3ea4d5e101b591fcb0222d0fb10} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_TIM6\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM6\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_TIM6\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM6\_FORCE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM6\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+TIM6\+RST)}

\label{group___r_c_c___a_p_b1___force___release___reset_ga7eba1763b83169bc7cec3e10bfbccf20} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_TIM6\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM6\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_TIM6\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM6\_RELEASE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM6\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+TIM6\+RST)}

\label{group___r_c_c___a_p_b1___force___release___reset_ga350e60b0e21e094ff1624e1da9855e65} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_TIM7\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM7\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_TIM7\_FORCE\_RESET@{\_\_HAL\_RCC\_TIM7\_FORCE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM7\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+TIM7\+RST)}

\label{group___r_c_c___a_p_b1___force___release___reset_ga4451d9cbc82223d913fae1f6b8187996} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_TIM7\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM7\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_TIM7\_RELEASE\_RESET@{\_\_HAL\_RCC\_TIM7\_RELEASE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_TIM7\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+TIM7\+RST)}

\label{group___r_c_c___a_p_b1___force___release___reset_gab4de80173ffa0e599baab0e76d562cc3} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_USART2\_FORCE\_RESET@{\_\_HAL\_RCC\_USART2\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_USART2\_FORCE\_RESET@{\_\_HAL\_RCC\_USART2\_FORCE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_USART2\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+USART2\+RST})}

\label{group___r_c_c___a_p_b1___force___release___reset_ga8baebf28a2739de5f3c5ef72519b9499} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_USART2\_RELEASE\_RESET@{\_\_HAL\_RCC\_USART2\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_USART2\_RELEASE\_RESET@{\_\_HAL\_RCC\_USART2\_RELEASE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_USART2\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, \textbf{ RCC\+\_\+\+APBRSTR1\+\_\+\+USART2\+RST})}

\label{group___r_c_c___a_p_b1___force___release___reset_ga8902e16d49b4335d213b6a115c19127b} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_USART3\_FORCE\_RESET@{\_\_HAL\_RCC\_USART3\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_USART3\_FORCE\_RESET@{\_\_HAL\_RCC\_USART3\_FORCE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_USART3\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+USART3\+RST)}

\label{group___r_c_c___a_p_b1___force___release___reset_ga25b71d0f7fb3b9455fb360fcb780c492} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_USART3\_RELEASE\_RESET@{\_\_HAL\_RCC\_USART3\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_USART3\_RELEASE\_RESET@{\_\_HAL\_RCC\_USART3\_RELEASE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_USART3\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+USART3\+RST)}

\label{group___r_c_c___a_p_b1___force___release___reset_ga003c7bf5cd74329cfd4e05bd0fe86e74} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_USART4\_FORCE\_RESET@{\_\_HAL\_RCC\_USART4\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_USART4\_FORCE\_RESET@{\_\_HAL\_RCC\_USART4\_FORCE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_USART4\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+FORCE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ SET\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+USART4\+RST)}

\label{group___r_c_c___a_p_b1___force___release___reset_gad2488d9a0bf86bf0730108d595b42f07} 
\index{APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}!\_\_HAL\_RCC\_USART4\_RELEASE\_RESET@{\_\_HAL\_RCC\_USART4\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_USART4\_RELEASE\_RESET@{\_\_HAL\_RCC\_USART4\_RELEASE\_RESET}!APB1 Peripheral Force Release Reset@{APB1 Peripheral Force Release Reset}}
\doxysubsubsubsubsubsection{\_\_HAL\_RCC\_USART4\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+RELEASE\+\_\+\+RESET(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~\textbf{ CLEAR\+\_\+\+BIT}(\textbf{ RCC}-\/$>$APBRSTR1, RCC\+\_\+\+APBRSTR1\+\_\+\+USART4\+RST)}

