{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.707105",
   "Default View_TopLeft":"1667,-102",
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"/axi_iic_0|/processing_system7_0|/ps7_0_axi_periph|/rst_ps7_0_50M|/system_ila_0|",
   "PinnedPorts":"DDR|FIXED_IO|axi_iic|",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 15 -x 4190 -y -40 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 15 -x 4190 -y -20 -defaultsOSRD
preplace port axi_iic -pg 1 -lvl 15 -x 4190 -y 50 -defaultsOSRD
preplace port port-id_clk_125 -pg 1 -lvl 0 -x -350 -y 460 -defaultsOSRD
preplace port port-id_sdata -pg 1 -lvl 15 -x 4190 -y 390 -defaultsOSRD
preplace port port-id_bclk -pg 1 -lvl 15 -x 4190 -y 430 -defaultsOSRD
preplace port port-id_lrck -pg 1 -lvl 15 -x 4190 -y 410 -defaultsOSRD
preplace port port-id_mclk -pg 1 -lvl 15 -x 4190 -y 450 -defaultsOSRD
preplace inst axi_iic_0 -pg 1 -lvl 8 -x 2310 -y 70 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -x -120 -y 10 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 260 -y 230 -defaultsOSRD
preplace inst axi_resetn -pg 1 -lvl 3 -x 590 -y 230 -defaultsOSRD
preplace inst rst_ps7_0_50M -pg 1 -lvl 1 -x -120 -y 310 -defaultsOSRD
preplace inst dds_compiler_sig -pg 1 -lvl 5 -x 1280 -y 470 -defaultsOSRD
preplace inst axi_phase_sig -pg 1 -lvl 3 -x 590 -y 550 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 12 -x 3560 -y 860 -defaultsOSRD
preplace inst xpm_cdc_tvalidSig -pg 1 -lvl 4 -x 910 -y 690 -defaultsOSRD
preplace inst xpm_cdc_dac_resetn -pg 1 -lvl 4 -x 910 -y 50 -defaultsOSRD
preplace inst xpm_cdc_dds_resetn -pg 1 -lvl 4 -x 910 -y 400 -defaultsOSRD
preplace inst xpm_cdc_tdataSig -pg 1 -lvl 4 -x 910 -y 530 -defaultsOSRD
preplace inst fir1 -pg 1 -lvl 10 -x 2850 -y 340 -defaultsOSRD
preplace inst fir2 -pg 1 -lvl 11 -x 3210 -y 320 -defaultsOSRD
preplace inst xlslice_I_out -pg 1 -lvl 12 -x 3560 -y 330 -defaultsOSRD
preplace inst dds_compiler_tune -pg 1 -lvl 5 -x 1280 -y 790 -defaultsOSRD
preplace inst axi_phase_tune -pg 1 -lvl 3 -x 590 -y 860 -defaultsOSRD
preplace inst xpm_cdc_tdataTune -pg 1 -lvl 4 -x 910 -y 830 -defaultsOSRD
preplace inst xpm_cdc_tvalidTune -pg 1 -lvl 4 -x 910 -y 970 -defaultsOSRD
preplace inst lowlevel_dac_intfc_0 -pg 1 -lvl 14 -x 4050 -y 420 -defaultsOSRD
preplace inst cmpy_0 -pg 1 -lvl 7 -x 1920 -y 530 -defaultsOSRD
preplace inst xlslice_Q_out -pg 1 -lvl 12 -x 3560 -y 500 -defaultsOSRD
preplace inst xlconcat_out -pg 1 -lvl 13 -x 3820 -y 390 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 6 -x 1610 -y 430 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 5 -x 1280 -y 610 -defaultsOSRD
preplace inst xlslice_I_in -pg 1 -lvl 8 -x 2310 -y 390 -defaultsOSRD
preplace inst xlslice_Q_in -pg 1 -lvl 8 -x 2310 -y 510 -defaultsOSRD
preplace inst xlconcat_in -pg 1 -lvl 9 -x 2550 -y 450 -defaultsOSRD
preplace netloc axi_phaseTune_gpio2_io_o 1 3 1 740 890n
preplace netloc axi_phaseTune_gpio_io_o 1 3 1 N 850
preplace netloc axi_phase_gpio2_io_o 1 3 1 730 580n
preplace netloc axi_phase_gpio_io_o 1 3 1 740 540n
preplace netloc axi_resetn_gpio2_io_o 1 3 1 770 260n
preplace netloc axi_resetn_gpio_io_o 1 3 1 730 60n
preplace netloc clk_1 1 0 14 N 460 N 460 N 460 760 330 1040 330 N 330 1720 310 N 310 N 310 2660 450 3040 430 3390 430 3710 460 3930
preplace netloc dds_compiler_sig_m_axis_data_tdata 1 5 1 1490 420n
preplace netloc dds_compiler_sig_m_axis_data_tvalid 1 5 2 1490 520 NJ
preplace netloc fir2_m_axis_data_tdata 1 11 1 3400 320n
preplace netloc fir2_m_axis_data_tvalid 1 11 1 3380 340n
preplace netloc lowlevel_dac_intfc_0_bclk 1 14 1 NJ 430
preplace netloc lowlevel_dac_intfc_0_lrck 1 14 1 N 410
preplace netloc lowlevel_dac_intfc_0_mclk 1 14 1 NJ 450
preplace netloc lowlevel_dac_intfc_0_sdata 1 14 1 N 390
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 -330 120 100 40 440 140 750 140 1060 120 N 120 N 120 2110
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 2 -320 130 80
preplace netloc rst_ps7_0_50M_peripheral_aresetn 1 1 7 110 50 420 120 740 130 N 130 N 130 N 130 2120
preplace netloc xlconcat_0_dout 1 11 3 3410 440 3700 470 3920
preplace netloc xlconcat_1_dout 1 6 1 1710 430n
preplace netloc xlconstant_0_dout 1 5 1 1500 440n
preplace netloc xlslice_0_Dout 1 12 1 3720 330n
preplace netloc xlslice_1_Dout 1 12 1 3720 400n
preplace netloc xpm_cdc_dac_resetn_dest_arst 1 4 10 1030J 60 NJ 60 1730 110 2130J 150 NJ 150 N 150 NJ 150 NJ 150 NJ 150 3930
preplace netloc xpm_cdc_gen_0_dest_arst 1 4 8 1060 360 N 360 1730 320 N 320 2430 340 2650 460 3030 900 N
preplace netloc xpm_cdc_tdataTune_dest_out 1 4 1 1050 770n
preplace netloc xpm_cdc_tdata_dest_out 1 4 1 1030 450n
preplace netloc xpm_cdc_tvalidTune_dest_out 1 4 1 1070 790n
preplace netloc xpm_cdc_tvalid_dest_out 1 4 1 1050 470n
preplace netloc cmpy_0_m_axis_dout_tvalid 1 7 3 2110 330 NJ 330 2680
preplace netloc cmpy_0_m_axis_dout_tdata 1 7 1 2130 390n
preplace netloc xlslice_Q_in_Dout 1 8 1 2430 460n
preplace netloc xlslice_I_in_Dout 1 8 1 2430 390n
preplace netloc xlconcat_2_dout 1 9 1 2670 310n
preplace netloc axi_iic_0_IIC 1 8 7 NJ 50 N 50 N 50 N 50 N 50 N 50 N
preplace netloc dds_compiler_tune_M_AXIS_DATA 1 5 2 1510 540 N
preplace netloc fir1_M_AXIS_DATA 1 10 1 3020 300n
preplace netloc processing_system7_0_DDR 1 1 14 N -40 N -40 N -40 N -40 N -40 N -40 N -40 NJ -40 N -40 N -40 N -40 N -40 N -40 N
preplace netloc processing_system7_0_FIXED_IO 1 1 14 N -20 N -20 N -20 N -20 N -20 N -20 N -20 NJ -20 N -20 N -20 N -20 N -20 N -20 N
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 90 20n
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 450 200n
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 6 430 130 750 120 1040 50 N 50 N 50 N
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 430 240n
preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 410 260n
levelinfo -pg 1 -350 -120 260 590 910 1280 1610 1920 2310 2550 2850 3210 3560 3820 4050 4190
pagesize -pg 1 -db -bbox -sgen -450 -520 4310 1600
"
}
{
   "da_axi4_cnt":"2",
   "da_board_cnt":"1"
}
