// Seed: 3079032650
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1 (
    output uwire   id_0,
    output supply0 id_1
);
  wire id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input wor id_0,
    input wor id_1,
    input wire id_2,
    output supply0 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input supply0 id_6,
    output supply1 id_7,
    output supply1 id_8,
    input wire id_9,
    input tri0 id_10,
    input tri0 id_11,
    output tri0 id_12
);
  assign id_4 = 1 - id_9.sum - 1 ** id_10;
  and primCall (id_12, id_2, id_5, id_6, id_9);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_14(
      .id_0(1), .id_1(1), .id_2(id_2), .id_3(id_7), .id_4(1 < 1 - id_10), .id_5(id_5)
  );
endmodule
