# Reading C:/intelFPGA/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do mxu2_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {mxu2_8_1200mv_85c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:16 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." mxu2_8_1200mv_85c_slow.vo 
# -- Compiling module mxu2
# -- Compiling module hard_block
# 
# Top level modules:
# 	mxu2
# End time: 19:57:16 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/fpga/workspace/test_design1/proj/../testbench {C:/fpga/workspace/test_design1/proj/../testbench/mxu2_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:57:16 on Nov 08,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/fpga/workspace/test_design1/proj/../testbench" C:/fpga/workspace/test_design1/proj/../testbench/mxu2_tb.v 
# -- Compiling module mxu2_tb
# 
# Top level modules:
# 	mxu2_tb
# End time: 19:57:16 on Nov 08,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  mxu2_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" mxu2_tb 
# Start time: 19:57:16 on Nov 08,2023
# Loading work.mxu2_tb
# Loading work.mxu2
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from mxu2_8_1200mv_85c_v_slow.sdo
# Loading timing data from mxu2_8_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mxu2_tb File: C:/fpga/workspace/test_design1/proj/../testbench/mxu2_tb.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/fpga/workspace/test_design1/proj/../testbench/mxu2_tb.v(46)
#    Time: 800 ns  Iteration: 0  Instance: /mxu2_tb
# Break in Module mxu2_tb at C:/fpga/workspace/test_design1/proj/../testbench/mxu2_tb.v line 46
# End time: 20:02:23 on Nov 08,2023, Elapsed time: 0:05:07
# Errors: 0, Warnings: 0
