<stg><name>SubBytes</name>


<trans_list>

<trans id="559" from="1" to="2">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="2" to="3">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="3" to="4">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="4" to="5">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="5" to="6">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="6" to="7">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="7" to="8">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="8" to="9">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="9" to="10">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="10" to="11">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="11" to="12">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="12" to="13">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="571" from="13" to="14">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="14" to="15">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="15" to="16">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="574" from="16" to="17">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="17" to="18">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="18" to="19">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="577" from="19" to="20">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="20" to="21">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="21" to="22">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="580" from="22" to="23">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="23" to="24">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader12.preheader.0:0  %round_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %round)

]]></Node>
<StgValue><ssdm name="round_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:1  %state_addr = getelementptr [16 x i32]* %state, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:2  %state_addr_1 = getelementptr [16 x i32]* %state, i32 0, i32 1

]]></Node>
<StgValue><ssdm name="state_addr_1"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:17  %state_load = load i32* %state_addr, align 4

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:22  %state_load_1 = load i32* %state_addr_1, align 4

]]></Node>
<StgValue><ssdm name="state_load_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="6">
<![CDATA[
.preheader12.preheader.0:96  %tmp_5 = trunc i6 %round_read to i5

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12.preheader.0:97  %tmp_4 = icmp slt i5 %tmp_5, 10

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:0  %RoundKey_addr_16 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 160

]]></Node>
<StgValue><ssdm name="RoundKey_addr_16"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:1  %RoundKey_load_16 = load i32* %RoundKey_addr_16, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_16"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:4  %RoundKey_addr_17 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 161

]]></Node>
<StgValue><ssdm name="RoundKey_addr_17"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:5  %RoundKey_load_17 = load i32* %RoundKey_addr_17, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_17"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="6">
<![CDATA[
.preheader11.0:112  %tmp_46 = trunc i6 %round_read to i4

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader11.0:113  %tmp_8 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_46, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:114  %tmp_8_cast = zext i8 %tmp_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0:115  %RoundKey_addr = getelementptr [240 x i32]* %RoundKey, i32 0, i32 %tmp_8_cast

]]></Node>
<StgValue><ssdm name="RoundKey_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:116  %RoundKey_load = load i32* %RoundKey_addr, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:121  %sum29_0_s = or i8 %tmp_8, 1

]]></Node>
<StgValue><ssdm name="sum29_0_s"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:122  %sum29_0_cast = zext i8 %sum29_0_s to i32

]]></Node>
<StgValue><ssdm name="sum29_0_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0:123  %RoundKey_addr_1 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 %sum29_0_cast

]]></Node>
<StgValue><ssdm name="RoundKey_addr_1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:124  %RoundKey_load_1 = load i32* %RoundKey_addr_1, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:3  %state_addr_2 = getelementptr [16 x i32]* %state, i32 0, i32 2

]]></Node>
<StgValue><ssdm name="state_addr_2"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:4  %state_addr_3 = getelementptr [16 x i32]* %state, i32 0, i32 3

]]></Node>
<StgValue><ssdm name="state_addr_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:17  %state_load = load i32* %state_addr, align 4

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:18  %sbox_addr = getelementptr [256 x i8]* @sbox, i32 0, i32 %state_load

]]></Node>
<StgValue><ssdm name="sbox_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:19  %sbox_load = load i8* %sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:22  %state_load_1 = load i32* %state_addr_1, align 4

]]></Node>
<StgValue><ssdm name="state_load_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:27  %state_load_2 = load i32* %state_addr_2, align 4

]]></Node>
<StgValue><ssdm name="state_load_2"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:32  %state_load_3 = load i32* %state_addr_3, align 4

]]></Node>
<StgValue><ssdm name="state_load_3"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:1  %RoundKey_load_16 = load i32* %RoundKey_addr_16, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_16"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:5  %RoundKey_load_17 = load i32* %RoundKey_addr_17, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_17"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:8  %RoundKey_addr_18 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 162

]]></Node>
<StgValue><ssdm name="RoundKey_addr_18"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:9  %RoundKey_load_18 = load i32* %RoundKey_addr_18, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_18"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:12  %RoundKey_addr_19 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 163

]]></Node>
<StgValue><ssdm name="RoundKey_addr_19"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:13  %RoundKey_load_19 = load i32* %RoundKey_addr_19, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_19"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:116  %RoundKey_load = load i32* %RoundKey_addr, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:124  %RoundKey_load_1 = load i32* %RoundKey_addr_1, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:129  %sum29_0_1 = or i8 %tmp_8, 2

]]></Node>
<StgValue><ssdm name="sum29_0_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:130  %sum29_0_1_cast = zext i8 %sum29_0_1 to i32

]]></Node>
<StgValue><ssdm name="sum29_0_1_cast"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0:131  %RoundKey_addr_2 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 %sum29_0_1_cast

]]></Node>
<StgValue><ssdm name="RoundKey_addr_2"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:132  %RoundKey_load_2 = load i32* %RoundKey_addr_2, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:137  %sum29_0_2 = or i8 %tmp_8, 3

]]></Node>
<StgValue><ssdm name="sum29_0_2"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:138  %sum29_0_2_cast = zext i8 %sum29_0_2 to i32

]]></Node>
<StgValue><ssdm name="sum29_0_2_cast"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0:139  %RoundKey_addr_3 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 %sum29_0_2_cast

]]></Node>
<StgValue><ssdm name="RoundKey_addr_3"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:140  %RoundKey_load_3 = load i32* %RoundKey_addr_3, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:5  %state_addr_4 = getelementptr [16 x i32]* %state, i32 0, i32 4

]]></Node>
<StgValue><ssdm name="state_addr_4"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:6  %state_addr_5 = getelementptr [16 x i32]* %state, i32 0, i32 5

]]></Node>
<StgValue><ssdm name="state_addr_5"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:19  %sbox_load = load i8* %sbox_addr, align 1

]]></Node>
<StgValue><ssdm name="sbox_load"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:23  %sbox_addr_1 = getelementptr [256 x i8]* @sbox, i32 0, i32 %state_load_1

]]></Node>
<StgValue><ssdm name="sbox_addr_1"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:24  %sbox_load_1 = load i8* %sbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:27  %state_load_2 = load i32* %state_addr_2, align 4

]]></Node>
<StgValue><ssdm name="state_load_2"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:32  %state_load_3 = load i32* %state_addr_3, align 4

]]></Node>
<StgValue><ssdm name="state_load_3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:37  %state_load_4 = load i32* %state_addr_4, align 4

]]></Node>
<StgValue><ssdm name="state_load_4"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:40  %state_load_5 = load i32* %state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="state_load_5"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:9  %RoundKey_load_18 = load i32* %RoundKey_addr_18, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_18"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:13  %RoundKey_load_19 = load i32* %RoundKey_addr_19, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_19"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:16  %RoundKey_addr_20 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 164

]]></Node>
<StgValue><ssdm name="RoundKey_addr_20"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:17  %RoundKey_load_20 = load i32* %RoundKey_addr_20, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_20"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:20  %RoundKey_addr_21 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 165

]]></Node>
<StgValue><ssdm name="RoundKey_addr_21"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:21  %RoundKey_load_21 = load i32* %RoundKey_addr_21, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_21"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:132  %RoundKey_load_2 = load i32* %RoundKey_addr_2, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:140  %RoundKey_load_3 = load i32* %RoundKey_addr_3, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_3"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:145  %tmp_41_1_s = or i8 %tmp_8, 4

]]></Node>
<StgValue><ssdm name="tmp_41_1_s"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:146  %tmp_41_1_cast = zext i8 %tmp_41_1_s to i32

]]></Node>
<StgValue><ssdm name="tmp_41_1_cast"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0:147  %RoundKey_addr_4 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 %tmp_41_1_cast

]]></Node>
<StgValue><ssdm name="RoundKey_addr_4"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:148  %RoundKey_load_4 = load i32* %RoundKey_addr_4, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_4"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:153  %sum29_1_s = or i8 %tmp_8, 5

]]></Node>
<StgValue><ssdm name="sum29_1_s"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:154  %sum29_1_cast = zext i8 %sum29_1_s to i32

]]></Node>
<StgValue><ssdm name="sum29_1_cast"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0:155  %RoundKey_addr_5 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 %sum29_1_cast

]]></Node>
<StgValue><ssdm name="RoundKey_addr_5"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:156  %RoundKey_load_5 = load i32* %RoundKey_addr_5, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:7  %state_addr_6 = getelementptr [16 x i32]* %state, i32 0, i32 6

]]></Node>
<StgValue><ssdm name="state_addr_6"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:8  %state_addr_7 = getelementptr [16 x i32]* %state, i32 0, i32 7

]]></Node>
<StgValue><ssdm name="state_addr_7"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:24  %sbox_load_1 = load i8* %sbox_addr_1, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_1"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:28  %sbox_addr_2 = getelementptr [256 x i8]* @sbox, i32 0, i32 %state_load_2

]]></Node>
<StgValue><ssdm name="sbox_addr_2"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:29  %sbox_load_2 = load i8* %sbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_2"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:37  %state_load_4 = load i32* %state_addr_4, align 4

]]></Node>
<StgValue><ssdm name="state_load_4"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:40  %state_load_5 = load i32* %state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="state_load_5"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:44  %state_load_6 = load i32* %state_addr_6, align 4

]]></Node>
<StgValue><ssdm name="state_load_6"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:48  %state_load_7 = load i32* %state_addr_7, align 4

]]></Node>
<StgValue><ssdm name="state_load_7"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:17  %RoundKey_load_20 = load i32* %RoundKey_addr_20, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_20"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:21  %RoundKey_load_21 = load i32* %RoundKey_addr_21, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_21"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:24  %RoundKey_addr_22 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 166

]]></Node>
<StgValue><ssdm name="RoundKey_addr_22"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:25  %RoundKey_load_22 = load i32* %RoundKey_addr_22, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_22"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:28  %RoundKey_addr_23 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 167

]]></Node>
<StgValue><ssdm name="RoundKey_addr_23"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:29  %RoundKey_load_23 = load i32* %RoundKey_addr_23, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_23"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:148  %RoundKey_load_4 = load i32* %RoundKey_addr_4, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_4"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:156  %RoundKey_load_5 = load i32* %RoundKey_addr_5, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_5"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:161  %sum29_1_1 = or i8 %tmp_8, 6

]]></Node>
<StgValue><ssdm name="sum29_1_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:162  %sum29_1_1_cast = zext i8 %sum29_1_1 to i32

]]></Node>
<StgValue><ssdm name="sum29_1_1_cast"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0:163  %RoundKey_addr_6 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 %sum29_1_1_cast

]]></Node>
<StgValue><ssdm name="RoundKey_addr_6"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:164  %RoundKey_load_6 = load i32* %RoundKey_addr_6, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_6"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:169  %sum29_1_2 = or i8 %tmp_8, 7

]]></Node>
<StgValue><ssdm name="sum29_1_2"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:170  %sum29_1_2_cast = zext i8 %sum29_1_2 to i32

]]></Node>
<StgValue><ssdm name="sum29_1_2_cast"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0:171  %RoundKey_addr_7 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 %sum29_1_2_cast

]]></Node>
<StgValue><ssdm name="RoundKey_addr_7"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:172  %RoundKey_load_7 = load i32* %RoundKey_addr_7, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:9  %state_addr_8 = getelementptr [16 x i32]* %state, i32 0, i32 8

]]></Node>
<StgValue><ssdm name="state_addr_8"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:10  %state_addr_9 = getelementptr [16 x i32]* %state, i32 0, i32 9

]]></Node>
<StgValue><ssdm name="state_addr_9"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:29  %sbox_load_2 = load i8* %sbox_addr_2, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_2"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:33  %sbox_addr_3 = getelementptr [256 x i8]* @sbox, i32 0, i32 %state_load_3

]]></Node>
<StgValue><ssdm name="sbox_addr_3"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:34  %sbox_load_3 = load i8* %sbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_3"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:44  %state_load_6 = load i32* %state_addr_6, align 4

]]></Node>
<StgValue><ssdm name="state_load_6"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:48  %state_load_7 = load i32* %state_addr_7, align 4

]]></Node>
<StgValue><ssdm name="state_load_7"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:52  %state_load_8 = load i32* %state_addr_8, align 4

]]></Node>
<StgValue><ssdm name="state_load_8"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:55  %state_load_9 = load i32* %state_addr_9, align 4

]]></Node>
<StgValue><ssdm name="state_load_9"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:25  %RoundKey_load_22 = load i32* %RoundKey_addr_22, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_22"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:29  %RoundKey_load_23 = load i32* %RoundKey_addr_23, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_23"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:32  %RoundKey_addr_24 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 168

]]></Node>
<StgValue><ssdm name="RoundKey_addr_24"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:33  %RoundKey_load_24 = load i32* %RoundKey_addr_24, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_24"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:36  %RoundKey_addr_25 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 169

]]></Node>
<StgValue><ssdm name="RoundKey_addr_25"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:37  %RoundKey_load_25 = load i32* %RoundKey_addr_25, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_25"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:164  %RoundKey_load_6 = load i32* %RoundKey_addr_6, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_6"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:172  %RoundKey_load_7 = load i32* %RoundKey_addr_7, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_7"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:175  %tmp_41_2_s = or i8 %tmp_8, 8

]]></Node>
<StgValue><ssdm name="tmp_41_2_s"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:176  %tmp_41_2_cast = zext i8 %tmp_41_2_s to i32

]]></Node>
<StgValue><ssdm name="tmp_41_2_cast"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0:177  %RoundKey_addr_8 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 %tmp_41_2_cast

]]></Node>
<StgValue><ssdm name="RoundKey_addr_8"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:178  %RoundKey_load_8 = load i32* %RoundKey_addr_8, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_8"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:183  %sum29_2_s = or i8 %tmp_8, 9

]]></Node>
<StgValue><ssdm name="sum29_2_s"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:184  %sum29_2_cast = zext i8 %sum29_2_s to i32

]]></Node>
<StgValue><ssdm name="sum29_2_cast"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0:185  %RoundKey_addr_9 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 %sum29_2_cast

]]></Node>
<StgValue><ssdm name="RoundKey_addr_9"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:186  %RoundKey_load_9 = load i32* %RoundKey_addr_9, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:11  %state_addr_10 = getelementptr [16 x i32]* %state, i32 0, i32 10

]]></Node>
<StgValue><ssdm name="state_addr_10"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:12  %state_addr_11 = getelementptr [16 x i32]* %state, i32 0, i32 11

]]></Node>
<StgValue><ssdm name="state_addr_11"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:34  %sbox_load_3 = load i8* %sbox_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_3"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:38  %sbox_addr_4 = getelementptr [256 x i8]* @sbox, i32 0, i32 %state_load_4

]]></Node>
<StgValue><ssdm name="sbox_addr_4"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:39  %temp = load i8* %sbox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:52  %state_load_8 = load i32* %state_addr_8, align 4

]]></Node>
<StgValue><ssdm name="state_load_8"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:55  %state_load_9 = load i32* %state_addr_9, align 4

]]></Node>
<StgValue><ssdm name="state_load_9"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:58  %state_load_10 = load i32* %state_addr_10, align 4

]]></Node>
<StgValue><ssdm name="state_load_10"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:62  %state_load_11 = load i32* %state_addr_11, align 4

]]></Node>
<StgValue><ssdm name="state_load_11"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:33  %RoundKey_load_24 = load i32* %RoundKey_addr_24, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_24"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:37  %RoundKey_load_25 = load i32* %RoundKey_addr_25, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_25"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:40  %RoundKey_addr_26 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 170

]]></Node>
<StgValue><ssdm name="RoundKey_addr_26"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:41  %RoundKey_load_26 = load i32* %RoundKey_addr_26, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_26"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:44  %RoundKey_addr_27 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 171

]]></Node>
<StgValue><ssdm name="RoundKey_addr_27"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:45  %RoundKey_load_27 = load i32* %RoundKey_addr_27, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_27"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:178  %RoundKey_load_8 = load i32* %RoundKey_addr_8, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_8"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:186  %RoundKey_load_9 = load i32* %RoundKey_addr_9, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_9"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:191  %sum29_2_1 = or i8 %tmp_8, 10

]]></Node>
<StgValue><ssdm name="sum29_2_1"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:192  %sum29_2_1_cast = zext i8 %sum29_2_1 to i32

]]></Node>
<StgValue><ssdm name="sum29_2_1_cast"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0:193  %RoundKey_addr_10 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 %sum29_2_1_cast

]]></Node>
<StgValue><ssdm name="RoundKey_addr_10"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:194  %RoundKey_load_10 = load i32* %RoundKey_addr_10, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_10"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:197  %sum29_2_2 = or i8 %tmp_8, 11

]]></Node>
<StgValue><ssdm name="sum29_2_2"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:198  %sum29_2_2_cast = zext i8 %sum29_2_2 to i32

]]></Node>
<StgValue><ssdm name="sum29_2_2_cast"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0:199  %RoundKey_addr_11 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 %sum29_2_2_cast

]]></Node>
<StgValue><ssdm name="RoundKey_addr_11"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:200  %RoundKey_load_11 = load i32* %RoundKey_addr_11, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:13  %state_addr_12 = getelementptr [16 x i32]* %state, i32 0, i32 12

]]></Node>
<StgValue><ssdm name="state_addr_12"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:14  %state_addr_13 = getelementptr [16 x i32]* %state, i32 0, i32 13

]]></Node>
<StgValue><ssdm name="state_addr_13"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:39  %temp = load i8* %sbox_addr_4, align 1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:41  %sbox_addr_5 = getelementptr [256 x i8]* @sbox, i32 0, i32 %state_load_5

]]></Node>
<StgValue><ssdm name="sbox_addr_5"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:42  %sbox_load_5 = load i8* %sbox_addr_5, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_5"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:58  %state_load_10 = load i32* %state_addr_10, align 4

]]></Node>
<StgValue><ssdm name="state_load_10"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:62  %state_load_11 = load i32* %state_addr_11, align 4

]]></Node>
<StgValue><ssdm name="state_load_11"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:66  %state_load_12 = load i32* %state_addr_12, align 4

]]></Node>
<StgValue><ssdm name="state_load_12"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:69  %state_load_13 = load i32* %state_addr_13, align 4

]]></Node>
<StgValue><ssdm name="state_load_13"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:41  %RoundKey_load_26 = load i32* %RoundKey_addr_26, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_26"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:45  %RoundKey_load_27 = load i32* %RoundKey_addr_27, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_27"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:48  %RoundKey_addr_28 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 172

]]></Node>
<StgValue><ssdm name="RoundKey_addr_28"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:49  %RoundKey_load_28 = load i32* %RoundKey_addr_28, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_28"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:52  %RoundKey_addr_29 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 173

]]></Node>
<StgValue><ssdm name="RoundKey_addr_29"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:53  %RoundKey_load_29 = load i32* %RoundKey_addr_29, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_29"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:194  %RoundKey_load_10 = load i32* %RoundKey_addr_10, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_10"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:200  %RoundKey_load_11 = load i32* %RoundKey_addr_11, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_11"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:205  %tmp_41_3_s = or i8 %tmp_8, 12

]]></Node>
<StgValue><ssdm name="tmp_41_3_s"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:206  %tmp_41_3_cast = zext i8 %tmp_41_3_s to i32

]]></Node>
<StgValue><ssdm name="tmp_41_3_cast"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0:207  %RoundKey_addr_12 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 %tmp_41_3_cast

]]></Node>
<StgValue><ssdm name="RoundKey_addr_12"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:208  %RoundKey_load_12 = load i32* %RoundKey_addr_12, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_12"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:213  %sum29_3_s = or i8 %tmp_8, 13

]]></Node>
<StgValue><ssdm name="sum29_3_s"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:214  %sum29_3_cast = zext i8 %sum29_3_s to i32

]]></Node>
<StgValue><ssdm name="sum29_3_cast"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0:215  %RoundKey_addr_13 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 %sum29_3_cast

]]></Node>
<StgValue><ssdm name="RoundKey_addr_13"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:216  %RoundKey_load_13 = load i32* %RoundKey_addr_13, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:15  %state_addr_14 = getelementptr [16 x i32]* %state, i32 0, i32 14

]]></Node>
<StgValue><ssdm name="state_addr_14"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:16  %state_addr_15 = getelementptr [16 x i32]* %state, i32 0, i32 15

]]></Node>
<StgValue><ssdm name="state_addr_15"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:42  %sbox_load_5 = load i8* %sbox_addr_5, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_5"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:45  %sbox_addr_6 = getelementptr [256 x i8]* @sbox, i32 0, i32 %state_load_6

]]></Node>
<StgValue><ssdm name="sbox_addr_6"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:46  %sbox_load_6 = load i8* %sbox_addr_6, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_6"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:66  %state_load_12 = load i32* %state_addr_12, align 4

]]></Node>
<StgValue><ssdm name="state_load_12"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:69  %state_load_13 = load i32* %state_addr_13, align 4

]]></Node>
<StgValue><ssdm name="state_load_13"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:73  %state_load_14 = load i32* %state_addr_14, align 4

]]></Node>
<StgValue><ssdm name="state_load_14"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:77  %state_load_15 = load i32* %state_addr_15, align 4

]]></Node>
<StgValue><ssdm name="state_load_15"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:49  %RoundKey_load_28 = load i32* %RoundKey_addr_28, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_28"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:53  %RoundKey_load_29 = load i32* %RoundKey_addr_29, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_29"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:56  %RoundKey_addr_30 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 174

]]></Node>
<StgValue><ssdm name="RoundKey_addr_30"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:57  %RoundKey_load_30 = load i32* %RoundKey_addr_30, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_30"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader.0:60  %RoundKey_addr_31 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 175

]]></Node>
<StgValue><ssdm name="RoundKey_addr_31"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:61  %RoundKey_load_31 = load i32* %RoundKey_addr_31, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_31"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:208  %RoundKey_load_12 = load i32* %RoundKey_addr_12, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_12"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:216  %RoundKey_load_13 = load i32* %RoundKey_addr_13, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_13"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:219  %sum29_3_1 = or i8 %tmp_8, 14

]]></Node>
<StgValue><ssdm name="sum29_3_1"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:220  %sum29_3_1_cast = zext i8 %sum29_3_1 to i32

]]></Node>
<StgValue><ssdm name="sum29_3_1_cast"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0:221  %RoundKey_addr_14 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 %sum29_3_1_cast

]]></Node>
<StgValue><ssdm name="RoundKey_addr_14"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:222  %RoundKey_load_14 = load i32* %RoundKey_addr_14, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_14"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:225  %sum29_3_2 = or i8 %tmp_8, 15

]]></Node>
<StgValue><ssdm name="sum29_3_2"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:226  %sum29_3_2_cast = zext i8 %sum29_3_2 to i32

]]></Node>
<StgValue><ssdm name="sum29_3_2_cast"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="8" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader11.0:227  %RoundKey_addr_15 = getelementptr [240 x i32]* %RoundKey, i32 0, i32 %sum29_3_2_cast

]]></Node>
<StgValue><ssdm name="RoundKey_addr_15"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:228  %RoundKey_load_15 = load i32* %RoundKey_addr_15, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:20  %sbox_load_cast = zext i8 %sbox_load to i32

]]></Node>
<StgValue><ssdm name="sbox_load_cast"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader12.preheader.0:21  store i32 %sbox_load_cast, i32* %state_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:25  %sbox_load_1_cast = zext i8 %sbox_load_1 to i32

]]></Node>
<StgValue><ssdm name="sbox_load_1_cast"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader12.preheader.0:26  store i32 %sbox_load_1_cast, i32* %state_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:46  %sbox_load_6 = load i8* %sbox_addr_6, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_6"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:49  %sbox_addr_7 = getelementptr [256 x i8]* @sbox, i32 0, i32 %state_load_7

]]></Node>
<StgValue><ssdm name="sbox_addr_7"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:50  %sbox_load_7 = load i8* %sbox_addr_7, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_7"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:73  %state_load_14 = load i32* %state_addr_14, align 4

]]></Node>
<StgValue><ssdm name="state_load_14"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="4">
<![CDATA[
.preheader12.preheader.0:77  %state_load_15 = load i32* %state_addr_15, align 4

]]></Node>
<StgValue><ssdm name="state_load_15"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:2  %tmp_48 = xor i32 %sbox_load_cast, %RoundKey_load_16

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:18  %tmp_40_1 = xor i32 %sbox_load_1_cast, %RoundKey_load_20

]]></Node>
<StgValue><ssdm name="tmp_40_1"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:57  %RoundKey_load_30 = load i32* %RoundKey_addr_30, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_30"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="8">
<![CDATA[
.preheader.preheader.0:61  %RoundKey_load_31 = load i32* %RoundKey_addr_31, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_31"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:222  %RoundKey_load_14 = load i32* %RoundKey_addr_14, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_14"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:228  %RoundKey_load_15 = load i32* %RoundKey_addr_15, align 4

]]></Node>
<StgValue><ssdm name="RoundKey_load_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="234" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:30  %sbox_load_2_cast = zext i8 %sbox_load_2 to i32

]]></Node>
<StgValue><ssdm name="sbox_load_2_cast"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader12.preheader.0:31  store i32 %sbox_load_2_cast, i32* %state_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:35  %sbox_load_3_cast = zext i8 %sbox_load_3 to i32

]]></Node>
<StgValue><ssdm name="sbox_load_3_cast"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader12.preheader.0:36  store i32 %sbox_load_3_cast, i32* %state_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:50  %sbox_load_7 = load i8* %sbox_addr_7, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_7"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:53  %sbox_addr_8 = getelementptr [256 x i8]* @sbox, i32 0, i32 %state_load_8

]]></Node>
<StgValue><ssdm name="sbox_addr_8"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:54  %temp_1 = load i8* %sbox_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:34  %tmp_40_2 = xor i32 %sbox_load_2_cast, %RoundKey_load_24

]]></Node>
<StgValue><ssdm name="tmp_40_2"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:50  %tmp_40_3 = xor i32 %sbox_load_3_cast, %RoundKey_load_28

]]></Node>
<StgValue><ssdm name="tmp_40_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:43  %sbox_load_5_cast = zext i8 %sbox_load_5 to i32

]]></Node>
<StgValue><ssdm name="sbox_load_5_cast"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:47  %sbox_load_6_cast = zext i8 %sbox_load_6 to i32

]]></Node>
<StgValue><ssdm name="sbox_load_6_cast"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:54  %temp_1 = load i8* %sbox_addr_8, align 1

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:56  %sbox_addr_9 = getelementptr [256 x i8]* @sbox, i32 0, i32 %state_load_9

]]></Node>
<StgValue><ssdm name="sbox_addr_9"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:57  %temp_2 = load i8* %sbox_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader12.preheader.0:81  store i32 %sbox_load_5_cast, i32* %state_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader12.preheader.0:82  store i32 %sbox_load_6_cast, i32* %state_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:6  %tmp_40_0_1 = xor i32 %sbox_load_5_cast, %RoundKey_load_17

]]></Node>
<StgValue><ssdm name="tmp_40_0_1"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:22  %tmp_40_1_1 = xor i32 %sbox_load_6_cast, %RoundKey_load_21

]]></Node>
<StgValue><ssdm name="tmp_40_1_1"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:51  %sbox_load_7_cast = zext i8 %sbox_load_7 to i32

]]></Node>
<StgValue><ssdm name="sbox_load_7_cast"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:57  %temp_2 = load i8* %sbox_addr_9, align 1

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:59  %sbox_addr_10 = getelementptr [256 x i8]* @sbox, i32 0, i32 %state_load_10

]]></Node>
<StgValue><ssdm name="sbox_addr_10"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:60  %sbox_load_10 = load i8* %sbox_addr_10, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_10"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader12.preheader.0:83  store i32 %sbox_load_7_cast, i32* %state_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:84  %tmp = zext i8 %temp to i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader12.preheader.0:85  store i32 %tmp, i32* %state_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:38  %tmp_40_2_1 = xor i32 %sbox_load_7_cast, %RoundKey_load_25

]]></Node>
<StgValue><ssdm name="tmp_40_2_1"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:54  %tmp_40_3_1 = xor i32 %RoundKey_load_29, %tmp

]]></Node>
<StgValue><ssdm name="tmp_40_3_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="261" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:60  %sbox_load_10 = load i8* %sbox_addr_10, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_10"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:61  %sbox_load_10_cast = zext i8 %sbox_load_10 to i32

]]></Node>
<StgValue><ssdm name="sbox_load_10_cast"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:63  %sbox_addr_11 = getelementptr [256 x i8]* @sbox, i32 0, i32 %state_load_11

]]></Node>
<StgValue><ssdm name="sbox_addr_11"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:64  %sbox_load_11 = load i8* %sbox_addr_11, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_11"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader12.preheader.0:86  store i32 %sbox_load_10_cast, i32* %state_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:87  %tmp_1 = zext i8 %temp_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader12.preheader.0:88  store i32 %tmp_1, i32* %state_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:10  %tmp_40_0_2 = xor i32 %sbox_load_10_cast, %RoundKey_load_18

]]></Node>
<StgValue><ssdm name="tmp_40_0_2"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:42  %tmp_40_2_2 = xor i32 %RoundKey_load_26, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp_40_2_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="270" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:64  %sbox_load_11 = load i8* %sbox_addr_11, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_11"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:65  %sbox_load_11_cast = zext i8 %sbox_load_11 to i32

]]></Node>
<StgValue><ssdm name="sbox_load_11_cast"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:67  %sbox_addr_12 = getelementptr [256 x i8]* @sbox, i32 0, i32 %state_load_12

]]></Node>
<StgValue><ssdm name="sbox_addr_12"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:68  %temp_3 = load i8* %sbox_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader12.preheader.0:89  store i32 %sbox_load_11_cast, i32* %state_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:90  %tmp_2 = zext i8 %temp_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader12.preheader.0:91  store i32 %tmp_2, i32* %state_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:26  %tmp_40_1_2 = xor i32 %sbox_load_11_cast, %RoundKey_load_22

]]></Node>
<StgValue><ssdm name="tmp_40_1_2"/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:58  %tmp_40_3_2 = xor i32 %RoundKey_load_30, %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_40_3_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="279" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:68  %temp_3 = load i8* %sbox_addr_12, align 1

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:70  %sbox_addr_13 = getelementptr [256 x i8]* @sbox, i32 0, i32 %state_load_13

]]></Node>
<StgValue><ssdm name="sbox_addr_13"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:71  %sbox_load_13 = load i8* %sbox_addr_13, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_13"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:94  %tmp_3 = zext i8 %temp_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader12.preheader.0:95  store i32 %tmp_3, i32* %state_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:3  store i32 %tmp_48, i32* %state_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:30  %tmp_40_1_3 = xor i32 %RoundKey_load_23, %tmp_3

]]></Node>
<StgValue><ssdm name="tmp_40_1_3"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:26  %tmp_19 = xor i8 %sbox_load_6, %sbox_load_1

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:27  %tmp6 = xor i8 %tmp_19, %temp_3

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:28  %Tmp_1 = xor i8 %tmp6, %sbox_load_11

]]></Node>
<StgValue><ssdm name="Tmp_1"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:29  %tmp_20 = shl i8 %tmp_19, 1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader11.0:30  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_19, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader11.0:31  %tmp_11_1_cast_cast = select i1 %tmp_21, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="tmp_11_1_cast_cast"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:32  %tmp7 = xor i8 %tmp_20, %Tmp_1

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:33  %tmp_12_1 = xor i8 %tmp7, %tmp_11_1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_12_1"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:34  %Tm_2_1 = xor i8 %sbox_load_11, %sbox_load_6

]]></Node>
<StgValue><ssdm name="Tm_2_1"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:35  %tmp_22 = shl i8 %Tm_2_1, 1

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader11.0:36  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_2_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader11.0:37  %tmp_18_1_cast_cast = select i1 %tmp_23, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="tmp_18_1_cast_cast"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:38  %tmp8 = xor i8 %tmp_22, %Tmp_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:39  %tmp_19_1 = xor i8 %tmp8, %tmp_18_1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_19_1"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:40  %Tm_4_1 = xor i8 %temp_3, %sbox_load_11

]]></Node>
<StgValue><ssdm name="Tm_4_1"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:41  %tmp_24 = shl i8 %Tm_4_1, 1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader11.0:42  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_4_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader11.0:43  %tmp_25_1_cast_cast = select i1 %tmp_25, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="tmp_25_1_cast_cast"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:44  %tmp9 = xor i8 %Tmp_1, %tmp_25_1_cast_cast

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:45  %tmp_26_1 = xor i8 %tmp9, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_26_1"/></StgValue>
</operation>

<operation id="306" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:46  %Tm_6_1 = xor i8 %temp_3, %sbox_load_1

]]></Node>
<StgValue><ssdm name="Tm_6_1"/></StgValue>
</operation>

<operation id="307" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:47  %tmp_26 = shl i8 %Tm_6_1, 1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="308" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader11.0:48  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_6_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="309" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader11.0:49  %tmp_32_1_cast_cast = select i1 %tmp_27, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="tmp_32_1_cast_cast"/></StgValue>
</operation>

<operation id="310" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:50  %tmp10 = xor i8 %tmp_26, %Tmp_1

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="311" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:51  %tmp11 = xor i8 %tmp_32_1_cast_cast, %temp_3

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="312" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:52  %tmp_35_s = xor i8 %tmp11, %tmp10

]]></Node>
<StgValue><ssdm name="tmp_35_s"/></StgValue>
</operation>

<operation id="313" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:53  %tmp_35_1 = zext i8 %tmp_35_s to i32

]]></Node>
<StgValue><ssdm name="tmp_35_1"/></StgValue>
</operation>

<operation id="314" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:149  %tmp29 = xor i8 %sbox_load_1, %tmp_12_1

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="315" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:150  %tmp29_cast = zext i8 %tmp29 to i32

]]></Node>
<StgValue><ssdm name="tmp29_cast"/></StgValue>
</operation>

<operation id="316" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0:151  %tmp_43_1 = xor i32 %tmp29_cast, %RoundKey_load_4

]]></Node>
<StgValue><ssdm name="tmp_43_1"/></StgValue>
</operation>

<operation id="317" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.0:152  store i32 %tmp_43_1, i32* %state_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:157  %tmp30 = xor i8 %sbox_load_6, %tmp_19_1

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="319" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:158  %tmp30_cast = zext i8 %tmp30 to i32

]]></Node>
<StgValue><ssdm name="tmp30_cast"/></StgValue>
</operation>

<operation id="320" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0:159  %tmp_43_1_1 = xor i32 %tmp30_cast, %RoundKey_load_5

]]></Node>
<StgValue><ssdm name="tmp_43_1_1"/></StgValue>
</operation>

<operation id="321" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:165  %tmp31 = xor i8 %sbox_load_11, %tmp_26_1

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="322" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:166  %tmp31_cast = zext i8 %tmp31 to i32

]]></Node>
<StgValue><ssdm name="tmp31_cast"/></StgValue>
</operation>

<operation id="323" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0:167  %tmp_43_1_2 = xor i32 %tmp31_cast, %RoundKey_load_6

]]></Node>
<StgValue><ssdm name="tmp_43_1_2"/></StgValue>
</operation>

<operation id="324" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0:173  %tmp_43_1_3 = xor i32 %RoundKey_load_7, %tmp_35_1

]]></Node>
<StgValue><ssdm name="tmp_43_1_3"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="325" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:71  %sbox_load_13 = load i8* %sbox_addr_13, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_13"/></StgValue>
</operation>

<operation id="326" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:72  %sbox_load_13_cast = zext i8 %sbox_load_13 to i32

]]></Node>
<StgValue><ssdm name="sbox_load_13_cast"/></StgValue>
</operation>

<operation id="327" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:78  %sbox_addr_15 = getelementptr [256 x i8]* @sbox, i32 0, i32 %state_load_15

]]></Node>
<StgValue><ssdm name="sbox_addr_15"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:79  %sbox_load_15 = load i8* %sbox_addr_15, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_15"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader12.preheader.0:93  store i32 %sbox_load_13_cast, i32* %state_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:7  store i32 %tmp_40_0_1, i32* %state_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:46  %tmp_40_2_3 = xor i32 %sbox_load_13_cast, %RoundKey_load_27

]]></Node>
<StgValue><ssdm name="tmp_40_2_3"/></StgValue>
</operation>

<operation id="332" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:54  %tmp_28 = xor i8 %sbox_load_7, %sbox_load_2

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="333" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:55  %tmp12 = xor i8 %tmp_28, %sbox_load_13

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="334" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:56  %Tmp_2 = xor i8 %tmp12, %temp_1

]]></Node>
<StgValue><ssdm name="Tmp_2"/></StgValue>
</operation>

<operation id="335" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:57  %tmp_29 = shl i8 %tmp_28, 1

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="336" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader11.0:58  %tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_28, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="337" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader11.0:59  %tmp_11_2_cast_cast = select i1 %tmp_30, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="tmp_11_2_cast_cast"/></StgValue>
</operation>

<operation id="338" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:60  %tmp13 = xor i8 %tmp_29, %Tmp_2

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="339" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:61  %tmp_12_2 = xor i8 %tmp13, %tmp_11_2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_12_2"/></StgValue>
</operation>

<operation id="340" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:62  %Tm_2_2 = xor i8 %temp_1, %sbox_load_7

]]></Node>
<StgValue><ssdm name="Tm_2_2"/></StgValue>
</operation>

<operation id="341" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:63  %tmp_31 = shl i8 %Tm_2_2, 1

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader11.0:64  %tmp_32 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_2_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader11.0:65  %tmp_18_2_cast_cast = select i1 %tmp_32, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="tmp_18_2_cast_cast"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:66  %tmp14 = xor i8 %tmp_31, %Tmp_2

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:67  %tmp_19_2 = xor i8 %tmp14, %tmp_18_2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_19_2"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:68  %Tm_4_2 = xor i8 %sbox_load_13, %temp_1

]]></Node>
<StgValue><ssdm name="Tm_4_2"/></StgValue>
</operation>

<operation id="347" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:69  %tmp_33 = shl i8 %Tm_4_2, 1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="348" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader11.0:70  %tmp_34 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_4_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="349" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader11.0:71  %tmp_25_2_cast_cast = select i1 %tmp_34, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="tmp_25_2_cast_cast"/></StgValue>
</operation>

<operation id="350" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:72  %tmp15 = xor i8 %tmp_33, %Tmp_2

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="351" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:73  %tmp16 = xor i8 %tmp_25_2_cast_cast, %temp_1

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="352" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:74  %tmp_28_s = xor i8 %tmp16, %tmp15

]]></Node>
<StgValue><ssdm name="tmp_28_s"/></StgValue>
</operation>

<operation id="353" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:75  %tmp_28_2 = zext i8 %tmp_28_s to i32

]]></Node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="354" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:76  %Tm_6_2 = xor i8 %sbox_load_13, %sbox_load_2

]]></Node>
<StgValue><ssdm name="Tm_6_2"/></StgValue>
</operation>

<operation id="355" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:77  %tmp_35 = shl i8 %Tm_6_2, 1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="356" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader11.0:78  %tmp_36 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_6_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="357" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader11.0:79  %tmp_32_2_cast_cast = select i1 %tmp_36, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="tmp_32_2_cast_cast"/></StgValue>
</operation>

<operation id="358" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:80  %tmp17 = xor i8 %Tmp_2, %tmp_32_2_cast_cast

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="359" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:81  %tmp_33_2 = xor i8 %tmp17, %tmp_35

]]></Node>
<StgValue><ssdm name="tmp_33_2"/></StgValue>
</operation>

<operation id="360" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.0:160  store i32 %tmp_43_1_1, i32* %state_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:179  %tmp32 = xor i8 %sbox_load_2, %tmp_12_2

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="362" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:180  %tmp32_cast = zext i8 %tmp32 to i32

]]></Node>
<StgValue><ssdm name="tmp32_cast"/></StgValue>
</operation>

<operation id="363" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0:181  %tmp_43_2 = xor i32 %tmp32_cast, %RoundKey_load_8

]]></Node>
<StgValue><ssdm name="tmp_43_2"/></StgValue>
</operation>

<operation id="364" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:187  %tmp33 = xor i8 %sbox_load_7, %tmp_19_2

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="365" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:188  %tmp33_cast = zext i8 %tmp33 to i32

]]></Node>
<StgValue><ssdm name="tmp33_cast"/></StgValue>
</operation>

<operation id="366" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0:189  %tmp_43_2_1 = xor i32 %tmp33_cast, %RoundKey_load_9

]]></Node>
<StgValue><ssdm name="tmp_43_2_1"/></StgValue>
</operation>

<operation id="367" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0:195  %tmp_43_2_2 = xor i32 %RoundKey_load_10, %tmp_28_2

]]></Node>
<StgValue><ssdm name="tmp_43_2_2"/></StgValue>
</operation>

<operation id="368" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:201  %tmp34 = xor i8 %sbox_load_13, %tmp_33_2

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="369" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:202  %tmp34_cast = zext i8 %tmp34 to i32

]]></Node>
<StgValue><ssdm name="tmp34_cast"/></StgValue>
</operation>

<operation id="370" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0:203  %tmp_43_2_3 = xor i32 %tmp34_cast, %RoundKey_load_11

]]></Node>
<StgValue><ssdm name="tmp_43_2_3"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="371" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader12.preheader.0:74  %sbox_addr_14 = getelementptr [256 x i8]* @sbox, i32 0, i32 %state_load_14

]]></Node>
<StgValue><ssdm name="sbox_addr_14"/></StgValue>
</operation>

<operation id="372" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:75  %sbox_load_14 = load i8* %sbox_addr_14, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_14"/></StgValue>
</operation>

<operation id="373" st_id="17" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:79  %sbox_load_15 = load i8* %sbox_addr_15, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_15"/></StgValue>
</operation>

<operation id="374" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:80  %sbox_load_15_cast = zext i8 %sbox_load_15 to i32

]]></Node>
<StgValue><ssdm name="sbox_load_15_cast"/></StgValue>
</operation>

<operation id="375" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader12.preheader.0:92  store i32 %sbox_load_15_cast, i32* %state_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:11  store i32 %tmp_40_0_2, i32* %state_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:14  %tmp_40_0_3 = xor i32 %sbox_load_15_cast, %RoundKey_load_19

]]></Node>
<StgValue><ssdm name="tmp_40_0_3"/></StgValue>
</operation>

<operation id="378" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:0  %tmp_7 = xor i8 %sbox_load_5, %sbox_load

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="379" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:1  %tmp1 = xor i8 %tmp_7, %sbox_load_15

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="380" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:2  %Tmp = xor i8 %tmp1, %sbox_load_10

]]></Node>
<StgValue><ssdm name="Tmp"/></StgValue>
</operation>

<operation id="381" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:3  %tmp_6 = shl i8 %tmp_7, 1

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="382" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader11.0:4  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="383" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader11.0:5  %tmp_71_cast_cast = select i1 %tmp_10, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="tmp_71_cast_cast"/></StgValue>
</operation>

<operation id="384" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:6  %tmp2 = xor i8 %tmp_6, %Tmp

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="385" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:7  %tmp_9 = xor i8 %tmp2, %tmp_71_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="386" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:8  %Tm_2 = xor i8 %sbox_load_10, %sbox_load_5

]]></Node>
<StgValue><ssdm name="Tm_2"/></StgValue>
</operation>

<operation id="387" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:9  %tmp_11 = shl i8 %Tm_2, 1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="388" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader11.0:10  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader11.0:11  %tmp_18_cast_cast = select i1 %tmp_12, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="tmp_18_cast_cast"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:12  %tmp3 = xor i8 %tmp_11, %Tmp

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:13  %tmp_s = xor i8 %tmp3, %tmp_18_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:14  %Tm_4 = xor i8 %sbox_load_15, %sbox_load_10

]]></Node>
<StgValue><ssdm name="Tm_4"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:15  %tmp_13 = shl i8 %Tm_4, 1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader11.0:16  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader11.0:17  %tmp_25_cast_cast = select i1 %tmp_14, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="tmp_25_cast_cast"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:18  %tmp4 = xor i8 %Tmp, %tmp_25_cast_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:19  %tmp_15 = xor i8 %tmp4, %tmp_13

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="398" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:20  %Tm_6 = xor i8 %sbox_load_15, %sbox_load

]]></Node>
<StgValue><ssdm name="Tm_6"/></StgValue>
</operation>

<operation id="399" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:21  %tmp_16 = shl i8 %Tm_6, 1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="400" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader11.0:22  %tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="401" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader11.0:23  %tmp_32_cast_cast = select i1 %tmp_17, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="tmp_32_cast_cast"/></StgValue>
</operation>

<operation id="402" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:24  %tmp5 = xor i8 %Tmp, %tmp_32_cast_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="403" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:25  %tmp_18 = xor i8 %tmp5, %tmp_16

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="404" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:117  %tmp25 = xor i8 %sbox_load, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="405" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:118  %tmp25_cast = zext i8 %tmp25 to i32

]]></Node>
<StgValue><ssdm name="tmp25_cast"/></StgValue>
</operation>

<operation id="406" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0:119  %tmp_47 = xor i32 %tmp25_cast, %RoundKey_load

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="407" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.0:120  store i32 %tmp_47, i32* %state_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:125  %tmp26 = xor i8 %sbox_load_5, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="409" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:126  %tmp26_cast = zext i8 %tmp26 to i32

]]></Node>
<StgValue><ssdm name="tmp26_cast"/></StgValue>
</operation>

<operation id="410" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0:127  %tmp_43_0_1 = xor i32 %tmp26_cast, %RoundKey_load_1

]]></Node>
<StgValue><ssdm name="tmp_43_0_1"/></StgValue>
</operation>

<operation id="411" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:133  %tmp27 = xor i8 %sbox_load_10, %tmp_15

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="412" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:134  %tmp27_cast = zext i8 %tmp27 to i32

]]></Node>
<StgValue><ssdm name="tmp27_cast"/></StgValue>
</operation>

<operation id="413" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0:135  %tmp_43_0_2 = xor i32 %tmp27_cast, %RoundKey_load_2

]]></Node>
<StgValue><ssdm name="tmp_43_0_2"/></StgValue>
</operation>

<operation id="414" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:141  %tmp28 = xor i8 %sbox_load_15, %tmp_18

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="415" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:142  %tmp28_cast = zext i8 %tmp28 to i32

]]></Node>
<StgValue><ssdm name="tmp28_cast"/></StgValue>
</operation>

<operation id="416" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0:143  %tmp_43_0_3 = xor i32 %tmp28_cast, %RoundKey_load_3

]]></Node>
<StgValue><ssdm name="tmp_43_0_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="417" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:75  %sbox_load_14 = load i8* %sbox_addr_14, align 1

]]></Node>
<StgValue><ssdm name="sbox_load_14"/></StgValue>
</operation>

<operation id="418" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="8">
<![CDATA[
.preheader12.preheader.0:76  %sbox_load_14_cast = zext i8 %sbox_load_14 to i32

]]></Node>
<StgValue><ssdm name="sbox_load_14_cast"/></StgValue>
</operation>

<operation id="419" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12.preheader.0:98  br i1 %tmp_4, label %.preheader11.0, label %.preheader.preheader.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:15  store i32 %tmp_40_0_3, i32* %state_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader.0:62  %tmp_40_3_3 = xor i32 %sbox_load_14_cast, %RoundKey_load_31

]]></Node>
<StgValue><ssdm name="tmp_40_3_3"/></StgValue>
</operation>

<operation id="422" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.0:63  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:82  %tmp_37 = xor i8 %temp, %sbox_load_3

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="424" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:83  %tmp18 = xor i8 %tmp_37, %sbox_load_14

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="425" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:84  %Tmp_3 = xor i8 %tmp18, %temp_2

]]></Node>
<StgValue><ssdm name="Tmp_3"/></StgValue>
</operation>

<operation id="426" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:85  %tmp_38 = shl i8 %tmp_37, 1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="427" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader11.0:86  %tmp_39 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_37, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="428" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader11.0:87  %tmp_11_3_cast_cast = select i1 %tmp_39, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="tmp_11_3_cast_cast"/></StgValue>
</operation>

<operation id="429" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:88  %tmp19 = xor i8 %tmp_38, %Tmp_3

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="430" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:89  %tmp_12_3 = xor i8 %tmp19, %tmp_11_3_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_12_3"/></StgValue>
</operation>

<operation id="431" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:90  %Tm_2_3 = xor i8 %temp_2, %temp

]]></Node>
<StgValue><ssdm name="Tm_2_3"/></StgValue>
</operation>

<operation id="432" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:91  %tmp_40 = shl i8 %Tm_2_3, 1

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="433" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader11.0:92  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_2_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="434" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader11.0:93  %tmp_18_3_cast_cast = select i1 %tmp_41, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="tmp_18_3_cast_cast"/></StgValue>
</operation>

<operation id="435" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:94  %tmp20 = xor i8 %tmp_18_3_cast_cast, %tmp_40

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="436" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:95  %tmp21 = xor i8 %Tmp_3, %temp

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="437" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:96  %tmp_21_s = xor i8 %tmp21, %tmp20

]]></Node>
<StgValue><ssdm name="tmp_21_s"/></StgValue>
</operation>

<operation id="438" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:97  %tmp_21_3 = zext i8 %tmp_21_s to i32

]]></Node>
<StgValue><ssdm name="tmp_21_3"/></StgValue>
</operation>

<operation id="439" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:98  %Tm_4_3 = xor i8 %sbox_load_14, %temp_2

]]></Node>
<StgValue><ssdm name="Tm_4_3"/></StgValue>
</operation>

<operation id="440" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:99  %tmp_42 = shl i8 %Tm_4_3, 1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="441" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader11.0:100  %tmp_43 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_4_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="442" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader11.0:101  %tmp_25_3_cast_cast = select i1 %tmp_43, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="tmp_25_3_cast_cast"/></StgValue>
</operation>

<operation id="443" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:102  %tmp22 = xor i8 %tmp_42, %Tmp_3

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="444" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:103  %tmp23 = xor i8 %tmp_25_3_cast_cast, %temp_2

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="445" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:104  %tmp_28_4 = xor i8 %tmp23, %tmp22

]]></Node>
<StgValue><ssdm name="tmp_28_4"/></StgValue>
</operation>

<operation id="446" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:105  %tmp_28_3 = zext i8 %tmp_28_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_3"/></StgValue>
</operation>

<operation id="447" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:106  %Tm_6_3 = xor i8 %sbox_load_14, %sbox_load_3

]]></Node>
<StgValue><ssdm name="Tm_6_3"/></StgValue>
</operation>

<operation id="448" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:107  %tmp_44 = shl i8 %Tm_6_3, 1

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="449" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader11.0:108  %tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %Tm_6_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="450" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader11.0:109  %tmp_32_3_cast_cast = select i1 %tmp_45, i8 27, i8 0

]]></Node>
<StgValue><ssdm name="tmp_32_3_cast_cast"/></StgValue>
</operation>

<operation id="451" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:110  %tmp24 = xor i8 %Tmp_3, %tmp_32_3_cast_cast

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="452" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:111  %tmp_33_3 = xor i8 %tmp24, %tmp_44

]]></Node>
<StgValue><ssdm name="tmp_33_3"/></StgValue>
</operation>

<operation id="453" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.0:128  store i32 %tmp_43_0_1, i32* %state_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:209  %tmp35 = xor i8 %sbox_load_3, %tmp_12_3

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="455" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:210  %tmp35_cast = zext i8 %tmp35 to i32

]]></Node>
<StgValue><ssdm name="tmp35_cast"/></StgValue>
</operation>

<operation id="456" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0:211  %tmp_43_3 = xor i32 %tmp35_cast, %RoundKey_load_12

]]></Node>
<StgValue><ssdm name="tmp_43_3"/></StgValue>
</operation>

<operation id="457" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0:217  %tmp_43_3_1 = xor i32 %RoundKey_load_13, %tmp_21_3

]]></Node>
<StgValue><ssdm name="tmp_43_3_1"/></StgValue>
</operation>

<operation id="458" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0:223  %tmp_43_3_2 = xor i32 %RoundKey_load_14, %tmp_28_3

]]></Node>
<StgValue><ssdm name="tmp_43_3_2"/></StgValue>
</operation>

<operation id="459" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader11.0:229  %tmp36 = xor i8 %sbox_load_14, %tmp_33_3

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="460" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="8">
<![CDATA[
.preheader11.0:230  %tmp36_cast = zext i8 %tmp36 to i32

]]></Node>
<StgValue><ssdm name="tmp36_cast"/></StgValue>
</operation>

<operation id="461" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader11.0:231  %tmp_43_3_3 = xor i32 %tmp36_cast, %RoundKey_load_15

]]></Node>
<StgValue><ssdm name="tmp_43_3_3"/></StgValue>
</operation>

<operation id="462" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.0:232  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:0  %storemerge = phi i32 [ %tmp_40_3_3, %.preheader.preheader.0 ], [ %tmp_43_3_3, %.preheader11.0 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="464" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.loopexit:1  store i32 %storemerge, i32* %state_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="465" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:19  store i32 %tmp_40_1, i32* %state_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:23  store i32 %tmp_40_1_1, i32* %state_addr_5, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.0:136  store i32 %tmp_43_0_2, i32* %state_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.0:144  store i32 %tmp_43_0_3, i32* %state_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="469" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:27  store i32 %tmp_40_1_2, i32* %state_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:31  store i32 %tmp_40_1_3, i32* %state_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.0:168  store i32 %tmp_43_1_2, i32* %state_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.0:174  store i32 %tmp_43_1_3, i32* %state_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="473" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:35  store i32 %tmp_40_2, i32* %state_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:39  store i32 %tmp_40_2_1, i32* %state_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.0:182  store i32 %tmp_43_2, i32* %state_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.0:190  store i32 %tmp_43_2_1, i32* %state_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="477" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:43  store i32 %tmp_40_2_2, i32* %state_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:47  store i32 %tmp_40_2_3, i32* %state_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.0:196  store i32 %tmp_43_2_2, i32* %state_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.0:204  store i32 %tmp_43_2_3, i32* %state_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="481" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:51  store i32 %tmp_40_3, i32* %state_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:55  store i32 %tmp_40_3_1, i32* %state_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.0:212  store i32 %tmp_43_3, i32* %state_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.0:218  store i32 %tmp_43_3_1, i32* %state_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="485" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader.preheader.0:59  store i32 %tmp_40_3_2, i32* %state_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.preheader11.0:224  store i32 %tmp_43_3_2, i32* %state_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0">
<![CDATA[
.loopexit:2  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
