Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 12 13:20:26 2023
| Host         : LAPTOP-HVF7AG5I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    39 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    88 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    33 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             180 |           49 |
| Yes          | No                    | No                     |              25 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             760 |          277 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                          Enable Signal                          |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                 | rst_n_IBUF                                              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | betaUnit/randomiser_dynamike/slowclock_forvariablecounter/E[0]  |                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | betaUnit/randomiser_dynamike/edge_detector_rng/M_stage_q_reg[3] |                                                         |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | betaUnit/randomiser_dynamike/slowerclock/E[0]                   |                                                         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaUnit/randomiser/slowclock_forvariablecounter/E[0]           |                                                         |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | betaUnit/randomiser/edge_detector_rng/M_stage_q_reg[3]          |                                                         |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | betaUnit/controlUnit/FSM_onehot_M_game_fsm_q_reg[11]_2[0]       | reset_cond/Q[0]                                         |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | betaUnit/controlUnit/FSM_onehot_M_game_fsm_q_reg[11]_5[0]       | reset_cond/Q[0]                                         |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | betaUnit/controlUnit/FSM_onehot_M_game_fsm_q_reg[11]_7[0]       | reset_cond/Q[0]                                         |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | betaUnit/controlUnit/FSM_onehot_M_game_fsm_q_reg[11]_8[0]       | reset_cond/Q[0]                                         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | betaUnit/controlUnit/FSM_onehot_M_game_fsm_q_reg[11]_9[0]       | reset_cond/Q[0]                                         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | betaUnit/controlUnit/FSM_onehot_M_game_fsm_q_reg[11]_4[0]       | reset_cond/Q[0]                                         |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | betaUnit/controlUnit/FSM_onehot_M_game_fsm_q_reg[11]_11[0]      | reset_cond/Q[0]                                         |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | betaUnit/controlUnit/FSM_onehot_M_game_fsm_q_reg[11]_15[0]      | reset_cond/Q[0]                                         |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | betaUnit/controlUnit/FSM_onehot_M_game_fsm_q_reg[11]_1[0]       | reset_cond/Q[0]                                         |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | betaUnit/controlUnit/FSM_onehot_M_game_fsm_q_reg[11]_10[0]      | reset_cond/Q[0]                                         |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | betaUnit/controlUnit/E[0]                                       | reset_cond/Q[0]                                         |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | betaUnit/controlUnit/FSM_onehot_M_game_fsm_q_reg[11]_12[0]      | reset_cond/Q[0]                                         |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | betaUnit/controlUnit/FSM_onehot_M_game_fsm_q_reg[11]_13[0]      | reset_cond/Q[0]                                         |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | betaUnit/controlUnit/FSM_onehot_M_game_fsm_q_reg[11]_3[0]       | reset_cond/Q[0]                                         |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | betaUnit/controlUnit/FSM_onehot_M_game_fsm_q_reg[11]_14[0]      | reset_cond/Q[0]                                         |                8 |             17 |         2.12 |
|  clk_IBUF_BUFG | btn_cond_p1_gen_0[0].btn_cond_p1/M_ctr_q_reg[14]_0              | btn_cond_p1_gen_0[0].btn_cond_p1/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | btn_cond_p1_gen_0[4].btn_cond_p1/sel                            | btn_cond_p1_gen_0[4].btn_cond_p1/sync/clear             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | btn_cond_p2_gen_0[0].btn_cond_p2/M_ctr_q_reg[14]_0              | btn_cond_p2_gen_0[0].btn_cond_p2/sync/M_pipe_q_reg[1]_0 |               10 |             20 |         2.00 |
|  clk_IBUF_BUFG | btn_cond_p2_gen_0[1].btn_cond_p2/M_ctr_q_reg[14]_0              | btn_cond_p2_gen_0[1].btn_cond_p2/sync/M_pipe_q_reg[1]_0 |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG | btn_cond_p2_gen_0[2].btn_cond_p2/M_ctr_q_reg[14]_0              | btn_cond_p2_gen_0[2].btn_cond_p2/sync/M_pipe_q_reg[1]_0 |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG | btn_cond_p2_gen_0[3].btn_cond_p2/M_ctr_q_reg[14]_0              | btn_cond_p2_gen_0[3].btn_cond_p2/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | betaUnit/controlUnit/FSM_onehot_M_game_fsm_q_reg[11]_6[0]       | reset_cond/Q[0]                                         |                8 |             20 |         2.50 |
|  clk_IBUF_BUFG | btn_cond_p1_gen_0[3].btn_cond_p1/M_ctr_q_reg[14]_0              | btn_cond_p1_gen_0[3].btn_cond_p1/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | btn_cond_p1_gen_0[2].btn_cond_p1/M_ctr_q_reg[14]_0              | btn_cond_p1_gen_0[2].btn_cond_p1/sync/M_pipe_q_reg[1]_0 |                6 |             20 |         3.33 |
|  clk_IBUF_BUFG | btn_cond_p1_gen_0[1].btn_cond_p1/M_ctr_q_reg[14]_0              | btn_cond_p1_gen_0[1].btn_cond_p1/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | btn_cond_p2_gen_0[4].btn_cond_p2/M_ctr_q_reg[14]_0              | btn_cond_p2_gen_0[4].btn_cond_p2/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | betaUnit/randomiser/edge_detector_rng/M_stage_q_reg[3]          | reset_cond/Q[0]                                         |               11 |             26 |         2.36 |
|  clk_IBUF_BUFG | betaUnit/randomiser_dynamike/edge_detector_rng/M_stage_q_reg[3] | reset_cond/Q[0]                                         |                9 |             27 |         3.00 |
|  clk_IBUF_BUFG |                                                                 |                                                         |               12 |             35 |         2.92 |
|  clk_IBUF_BUFG | betaUnit/controlUnit/FSM_onehot_M_game_fsm_q[53]_i_1_n_0        | reset_cond/Q[0]                                         |               25 |             54 |         2.16 |
|  clk_IBUF_BUFG | betaUnit/randomiser_dynamike/slowerclock/E[0]                   | reset_cond/Q[0]                                         |               17 |             96 |         5.65 |
|  clk_IBUF_BUFG | betaUnit/randomiser/slowerclock/E[0]                            | reset_cond/Q[0]                                         |               19 |             96 |         5.05 |
|  clk_IBUF_BUFG |                                                                 | reset_cond/Q[0]                                         |               47 |            176 |         3.74 |
+----------------+-----------------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+


