# MIPS-mulyi-cycle
this is the verilog-HDL implementation of MIPS32. the processor designed in Multi cycle mode.      
The main verilog code of processor is in [Modules.sv](/Modules.sv) file.  

## Data path Design
below the RTL design of processpr, attached.
![datapath](/docs/Datapath.jpg)

## Controller Design
**the Controller State Machine(FSM):** 
![controller FSM](/docs/Controller.jpg)  
**the ALU function table:**  
![ALU function table](https://user-images.githubusercontent.com/83987665/209708130-e6bdeada-23da-468d-ae9e-ed49da47f5f5.png)

 
