{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 13 21:52:07 2014 " "Info: Processing started: Thu Mar 13 21:52:07 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off g23_lab3 -c g23_lab3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off g23_lab3 -c g23_lab3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 30 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "100 " "Warning: Found 100 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[24\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[24\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[25\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[25\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[26\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[26\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[27\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[27\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[28\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[28\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[30\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[30\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[29\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[29\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[31\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[31\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[33\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[33\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[33\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[32\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[32\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[32\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[35\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[35\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[35\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[38\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[38\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[38\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[36\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[36\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[36\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[20\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[20\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[23\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[23\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[21\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[21\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[22\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[22\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[13\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[13\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[14\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[14\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[12\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[12\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[15\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[15\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[16\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[16\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[18\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[18\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[17\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[17\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[10\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[10\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~3 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~3\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~2 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~2\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~1 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~1\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~0 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~0\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~5 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~5\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~7 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~7\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~6 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~6\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~8 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~8\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~11 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~11\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~10 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~10\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[39\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[36\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[36\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[36\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[38\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[38\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[38\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[26\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[26\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[25\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[25\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[25\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[24\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[24\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[24\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[27\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[27\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[34\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[32\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[32\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[32\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[35\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[35\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[35\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[33\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[33\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[33\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[29\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[29\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[31\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[31\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[28\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[28\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[30\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[30\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[16\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[16\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[16\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[17\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[17\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[17\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[18\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[18\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[18\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[9\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[9\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[10\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[10\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[8\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[8\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[20\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[20\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[20\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[23\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[23\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[23\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[21\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[21\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[21\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[22\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[22\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[13\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[13\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[15\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[15\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[12\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[12\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[14\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[14\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~0 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~0\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~3 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~3\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~1 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~1\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~2 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~2\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[7\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[7\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[6\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[6\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~6 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~6\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~8 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~8\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~5 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~5\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~7 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~7\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~10 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~10\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~11 " "Info: Detected gated clock \"g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~11\" as buffer" {  } { { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "g23_basic_timer:timer\|g23_generic_timer:earth\|Equal0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\] register g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\] 163.56 MHz 6.114 ns Internal " "Info: Clock \"clk\" has Internal fmax of 163.56 MHz between source register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]\" and destination register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\]\" (period= 6.114 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.855 ns + Longest register register " "Info: + Longest register to register delay is 5.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\] 1 REG LCFF_X44_Y14_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y14_N15; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.450 ns) 1.662 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~6 2 COMB LCCOMB_X45_Y15_N28 1 " "Info: 2: + IC(1.212 ns) + CELL(0.450 ns) = 1.662 ns; Loc. = LCCOMB_X45_Y15_N28; Fanout = 1; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.662 ns" { g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.491 ns) 2.988 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~9 3 COMB LCCOMB_X44_Y13_N26 1 " "Info: 3: + IC(0.835 ns) + CELL(0.491 ns) = 2.988 ns; Loc. = LCCOMB_X44_Y13_N26; Fanout = 1; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.326 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.491 ns) 3.777 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0 4 COMB LCCOMB_X44_Y13_N28 2 " "Info: 4: + IC(0.298 ns) + CELL(0.491 ns) = 3.777 ns; Loc. = LCCOMB_X44_Y13_N28; Fanout = 2; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.789 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.178 ns) 4.257 ns g23_basic_timer:timer\|g23_generic_timer:mars\|sload 5 COMB LCCOMB_X44_Y13_N24 40 " "Info: 5: + IC(0.302 ns) + CELL(0.178 ns) = 4.257 ns; Loc. = LCCOMB_X44_Y13_N24; Fanout = 40; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|sload'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.480 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|sload } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.740 ns) 5.855 ns g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\] 6 REG LCFF_X44_Y15_N17 3 " "Info: 6: + IC(0.858 ns) + CELL(0.740 ns) = 5.855 ns; Loc. = LCFF_X44_Y15_N17; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.598 ns" { g23_basic_timer:timer|g23_generic_timer:mars|sload g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.350 ns ( 40.14 % ) " "Info: Total cell delay = 2.350 ns ( 40.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.505 ns ( 59.86 % ) " "Info: Total interconnect delay = 3.505 ns ( 59.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.855 ns" { g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|sload g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.855 ns" { g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0 {} g23_basic_timer:timer|g23_generic_timer:mars|sload {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] {} } { 0.000ns 1.212ns 0.835ns 0.298ns 0.302ns 0.858ns } { 0.000ns 0.450ns 0.491ns 0.491ns 0.178ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.020 ns - Smallest " "Info: - Smallest clock skew is -0.020 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.005 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.005 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_J21 80 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J21; Fanout = 80; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.602 ns) 3.005 ns g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\] 2 REG LCFF_X44_Y15_N17 3 " "Info: 2: + IC(1.539 ns) + CELL(0.602 ns) = 3.005 ns; Loc. = LCFF_X44_Y15_N17; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.141 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 48.79 % ) " "Info: Total cell delay = 1.466 ns ( 48.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.539 ns ( 51.21 % ) " "Info: Total interconnect delay = 1.539 ns ( 51.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.005 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.005 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.539ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.025 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_J21 80 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J21; Fanout = 80; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.602 ns) 3.025 ns g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\] 2 REG LCFF_X44_Y14_N15 3 " "Info: 2: + IC(1.559 ns) + CELL(0.602 ns) = 3.025 ns; Loc. = LCFF_X44_Y14_N15; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.161 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 48.46 % ) " "Info: Total cell delay = 1.466 ns ( 48.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.559 ns ( 51.54 % ) " "Info: Total interconnect delay = 1.559 ns ( 51.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.025 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.025 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] {} } { 0.000ns 0.000ns 1.559ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.005 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.005 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.539ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.025 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.025 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] {} } { 0.000ns 0.000ns 1.559ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.855 ns" { g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|sload g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.855 ns" { g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0 {} g23_basic_timer:timer|g23_generic_timer:mars|sload {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] {} } { 0.000ns 1.212ns 0.835ns 0.298ns 0.302ns 0.858ns } { 0.000ns 0.450ns 0.491ns 0.491ns 0.178ns 0.740ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.005 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.005 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[4] {} } { 0.000ns 0.000ns 1.539ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.025 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.025 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] {} } { 0.000ns 0.000ns 1.559ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 48 " "Warning: Circuit may not operate. Detected 48 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\] g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\] clk 1.597 ns " "Info: Found hold time violation between source  pin or register \"g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\]\" and destination pin or register \"g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\]\" for clock \"clk\" (Hold time is 1.597 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.042 ns + Largest " "Info: + Largest clock skew is 2.042 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.149 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 10.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_J21 80 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J21; Fanout = 80; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.879 ns) 3.302 ns g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\] 2 REG LCFF_X44_Y14_N15 3 " "Info: 2: + IC(1.559 ns) + CELL(0.879 ns) = 3.302 ns; Loc. = LCFF_X44_Y14_N15; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.438 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.450 ns) 4.964 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~6 3 COMB LCCOMB_X45_Y15_N28 1 " "Info: 3: + IC(1.212 ns) + CELL(0.450 ns) = 4.964 ns; Loc. = LCCOMB_X45_Y15_N28; Fanout = 1; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.662 ns" { g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.491 ns) 6.290 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~9 4 COMB LCCOMB_X44_Y13_N26 1 " "Info: 4: + IC(0.835 ns) + CELL(0.491 ns) = 6.290 ns; Loc. = LCCOMB_X44_Y13_N26; Fanout = 1; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.326 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.491 ns) 7.079 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0 5 COMB LCCOMB_X44_Y13_N28 2 " "Info: 5: + IC(0.298 ns) + CELL(0.491 ns) = 7.079 ns; Loc. = LCCOMB_X44_Y13_N28; Fanout = 2; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.789 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.000 ns) 8.553 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~clkctrl 6 COMB CLKCTRL_G5 7 " "Info: 6: + IC(1.474 ns) + CELL(0.000 ns) = 8.553 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.474 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 10.149 ns g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\] 7 REG LCFF_X16_Y25_N25 8 " "Info: 7: + IC(0.994 ns) + CELL(0.602 ns) = 10.149 ns; Loc. = LCFF_X16_Y25_N25; Fanout = 8; REG Node = 'g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.596 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 48 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.777 ns ( 37.22 % ) " "Info: Total cell delay = 3.777 ns ( 37.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.372 ns ( 62.78 % ) " "Info: Total interconnect delay = 6.372 ns ( 62.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.149 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.149 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} } { 0.000ns 0.000ns 1.559ns 1.212ns 0.835ns 0.298ns 1.474ns 0.994ns } { 0.000ns 0.864ns 0.879ns 0.450ns 0.491ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.107 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 8.107 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_J21 80 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J21; Fanout = 80; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.539 ns) + CELL(0.879 ns) 3.282 ns g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\] 2 REG LCFF_X44_Y15_N13 3 " "Info: 2: + IC(1.539 ns) + CELL(0.879 ns) = 3.282 ns; Loc. = LCFF_X44_Y15_N13; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.418 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.177 ns) 3.824 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~11 3 COMB LCCOMB_X44_Y15_N0 1 " "Info: 3: + IC(0.365 ns) + CELL(0.177 ns) = 3.824 ns; Loc. = LCCOMB_X44_Y15_N0; Fanout = 1; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.542 ns" { g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[2] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~11 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.322 ns) 5.037 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0 4 COMB LCCOMB_X44_Y13_N28 2 " "Info: 4: + IC(0.891 ns) + CELL(0.322 ns) = 5.037 ns; Loc. = LCCOMB_X44_Y13_N28; Fanout = 2; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.213 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0~11 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.000 ns) 6.511 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~clkctrl 5 COMB CLKCTRL_G5 7 " "Info: 5: + IC(1.474 ns) + CELL(0.000 ns) = 6.511 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.474 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 8.107 ns g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\] 6 REG LCFF_X16_Y25_N25 8 " "Info: 6: + IC(0.994 ns) + CELL(0.602 ns) = 8.107 ns; Loc. = LCFF_X16_Y25_N25; Fanout = 8; REG Node = 'g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.596 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 48 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.844 ns ( 35.08 % ) " "Info: Total cell delay = 2.844 ns ( 35.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.263 ns ( 64.92 % ) " "Info: Total interconnect delay = 5.263 ns ( 64.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.107 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[2] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~11 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.107 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[2] {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~11 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} } { 0.000ns 0.000ns 1.539ns 0.365ns 0.891ns 1.474ns 0.994ns } { 0.000ns 0.864ns 0.879ns 0.177ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.149 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.149 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} } { 0.000ns 0.000ns 1.559ns 1.212ns 0.835ns 0.298ns 1.474ns 0.994ns } { 0.000ns 0.864ns 0.879ns 0.450ns 0.491ns 0.491ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.107 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[2] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~11 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.107 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[2] {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~11 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} } { 0.000ns 0.000ns 1.539ns 0.365ns 0.891ns 1.474ns 0.994ns } { 0.000ns 0.864ns 0.879ns 0.177ns 0.322ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 48 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns - Shortest register register " "Info: - Shortest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\] 1 REG LCFF_X16_Y25_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y25_N25; Fanout = 8; REG Node = 'g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 48 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|trigger_mux_w\[1\]~0 2 COMB LCCOMB_X16_Y25_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X16_Y25_N24; Fanout = 1; COMB Node = 'g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|trigger_mux_w\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.358 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|trigger_mux_w[1]~0 } "NODE_NAME" } } { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 55 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\] 3 REG LCFF_X16_Y25_N25 8 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X16_Y25_N25; Fanout = 8; REG Node = 'g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|trigger_mux_w[1]~0 g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 48 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.454 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|trigger_mux_w[1]~0 g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.454 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|trigger_mux_w[1]~0 {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 48 17 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.149 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.149 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} } { 0.000ns 0.000ns 1.559ns 1.212ns 0.835ns 0.298ns 1.474ns 0.994ns } { 0.000ns 0.864ns 0.879ns 0.450ns 0.491ns 0.491ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "8.107 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[2] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~11 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "8.107 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[2] {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~11 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} } { 0.000ns 0.000ns 1.539ns 0.365ns 0.891ns 1.474ns 0.994ns } { 0.000ns 0.864ns 0.879ns 0.177ns 0.322ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.454 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|trigger_mux_w[1]~0 g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "0.454 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|trigger_mux_w[1]~0 {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\] reset clk 2.446 ns register " "Info: tsu for register \"g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\]\" (data pin = \"reset\", clock pin = \"clk\") is 2.446 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.377 ns + Longest pin register " "Info: + Longest pin to register delay is 5.377 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.249 ns) + CELL(0.513 ns) 3.788 ns g23_basic_timer:timer\|g23_generic_timer:earth\|sload 2 COMB LCCOMB_X47_Y16_N24 40 " "Info: 2: + IC(2.249 ns) + CELL(0.513 ns) = 3.788 ns; Loc. = LCCOMB_X47_Y16_N24; Fanout = 40; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:earth\|sload'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.762 ns" { reset g23_basic_timer:timer|g23_generic_timer:earth|sload } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.740 ns) 5.377 ns g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\] 3 REG LCFF_X47_Y18_N11 3 " "Info: 3: + IC(0.849 ns) + CELL(0.740 ns) = 5.377 ns; Loc. = LCFF_X47_Y18_N11; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.589 ns" { g23_basic_timer:timer|g23_generic_timer:earth|sload g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.279 ns ( 42.38 % ) " "Info: Total cell delay = 2.279 ns ( 42.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.098 ns ( 57.62 % ) " "Info: Total interconnect delay = 3.098 ns ( 57.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.377 ns" { reset g23_basic_timer:timer|g23_generic_timer:earth|sload g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.377 ns" { reset {} reset~combout {} g23_basic_timer:timer|g23_generic_timer:earth|sload {} g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 2.249ns 0.849ns } { 0.000ns 1.026ns 0.513ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.893 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_J21 80 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J21; Fanout = 80; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.427 ns) + CELL(0.602 ns) 2.893 ns g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\] 2 REG LCFF_X47_Y18_N11 3 " "Info: 2: + IC(1.427 ns) + CELL(0.602 ns) = 2.893 ns; Loc. = LCFF_X47_Y18_N11; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:earth\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.029 ns" { clk g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 50.67 % ) " "Info: Total cell delay = 1.466 ns ( 50.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.427 ns ( 49.33 % ) " "Info: Total interconnect delay = 1.427 ns ( 49.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.893 ns" { clk g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.893 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.427ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.377 ns" { reset g23_basic_timer:timer|g23_generic_timer:earth|sload g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "5.377 ns" { reset {} reset~combout {} g23_basic_timer:timer|g23_generic_timer:earth|sload {} g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 2.249ns 0.849ns } { 0.000ns 1.026ns 0.513ns 0.740ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.893 ns" { clk g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.893 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:earth|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[1] {} } { 0.000ns 0.000ns 1.427ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mars_5_led\[1\] g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\] 17.785 ns register " "Info: tco from clock \"clk\" to destination pin \"mars_5_led\[1\]\" through register \"g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\]\" is 17.785 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.149 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 10.149 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_J21 80 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J21; Fanout = 80; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.559 ns) + CELL(0.879 ns) 3.302 ns g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\] 2 REG LCFF_X44_Y14_N15 3 " "Info: 2: + IC(1.559 ns) + CELL(0.879 ns) = 3.302 ns; Loc. = LCFF_X44_Y14_N15; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[19\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.438 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.450 ns) 4.964 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~6 3 COMB LCCOMB_X45_Y15_N28 1 " "Info: 3: + IC(1.212 ns) + CELL(0.450 ns) = 4.964 ns; Loc. = LCCOMB_X45_Y15_N28; Fanout = 1; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.662 ns" { g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.835 ns) + CELL(0.491 ns) 6.290 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~9 4 COMB LCCOMB_X44_Y13_N26 1 " "Info: 4: + IC(0.835 ns) + CELL(0.491 ns) = 6.290 ns; Loc. = LCCOMB_X44_Y13_N26; Fanout = 1; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~9'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.326 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.491 ns) 7.079 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0 5 COMB LCCOMB_X44_Y13_N28 2 " "Info: 5: + IC(0.298 ns) + CELL(0.491 ns) = 7.079 ns; Loc. = LCCOMB_X44_Y13_N28; Fanout = 2; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.789 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.474 ns) + CELL(0.000 ns) 8.553 ns g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~clkctrl 6 COMB CLKCTRL_G5 7 " "Info: 6: + IC(1.474 ns) + CELL(0.000 ns) = 8.553 ns; Loc. = CLKCTRL_G5; Fanout = 7; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|Equal0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.474 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 10.149 ns g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\] 7 REG LCFF_X16_Y25_N25 8 " "Info: 7: + IC(0.994 ns) + CELL(0.602 ns) = 10.149 ns; Loc. = LCFF_X16_Y25_N25; Fanout = 8; REG Node = 'g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.596 ns" { g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 48 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.777 ns ( 37.22 % ) " "Info: Total cell delay = 3.777 ns ( 37.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.372 ns ( 62.78 % ) " "Info: Total interconnect delay = 6.372 ns ( 62.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.149 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.149 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} } { 0.000ns 0.000ns 1.559ns 1.212ns 0.835ns 0.298ns 1.474ns 0.994ns } { 0.000ns 0.864ns 0.879ns 0.450ns 0.491ns 0.491ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 48 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.359 ns + Longest register pin " "Info: + Longest register to pin delay is 7.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\] 1 REG LCFF_X16_Y25_N25 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y25_N25; Fanout = 8; REG Node = 'g23_count_to_59:mars_counter\|lpm_counter:count_to_5\|cntr_gui:auto_generated\|current_reg_q_w\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "db/cntr_gui.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_gui.tdf" 48 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.483 ns) 1.127 ns g23_7_segment_decoder:mars_tens_display\|Mux6~0 2 COMB LCCOMB_X15_Y25_N20 1 " "Info: 2: + IC(0.644 ns) + CELL(0.483 ns) = 1.127 ns; Loc. = LCCOMB_X15_Y25_N20; Fanout = 1; COMB Node = 'g23_7_segment_decoder:mars_tens_display\|Mux6~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.127 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] g23_7_segment_decoder:mars_tens_display|Mux6~0 } "NODE_NAME" } } { "g23_7_segment_decoder.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_7_segment_decoder.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.246 ns) + CELL(2.986 ns) 7.359 ns mars_5_led\[1\] 3 PIN PIN_U10 0 " "Info: 3: + IC(3.246 ns) + CELL(2.986 ns) = 7.359 ns; Loc. = PIN_U10; Fanout = 0; PIN Node = 'mars_5_led\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.232 ns" { g23_7_segment_decoder:mars_tens_display|Mux6~0 mars_5_led[1] } "NODE_NAME" } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.469 ns ( 47.14 % ) " "Info: Total cell delay = 3.469 ns ( 47.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.890 ns ( 52.86 % ) " "Info: Total interconnect delay = 3.890 ns ( 52.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.359 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] g23_7_segment_decoder:mars_tens_display|Mux6~0 mars_5_led[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.359 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} g23_7_segment_decoder:mars_tens_display|Mux6~0 {} mars_5_led[1] {} } { 0.000ns 0.644ns 3.246ns } { 0.000ns 0.483ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.149 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 g23_basic_timer:timer|g23_generic_timer:mars|Equal0 g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.149 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[19] {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~6 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~9 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0 {} g23_basic_timer:timer|g23_generic_timer:mars|Equal0~clkctrl {} g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} } { 0.000ns 0.000ns 1.559ns 1.212ns 0.835ns 0.298ns 1.474ns 0.994ns } { 0.000ns 0.864ns 0.879ns 0.450ns 0.491ns 0.491ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.359 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] g23_7_segment_decoder:mars_tens_display|Mux6~0 mars_5_led[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.359 ns" { g23_count_to_59:mars_counter|lpm_counter:count_to_5|cntr_gui:auto_generated|current_reg_q_w[1] {} g23_7_segment_decoder:mars_tens_display|Mux6~0 {} mars_5_led[1] {} } { 0.000ns 0.644ns 3.246ns } { 0.000ns 0.483ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\] reset clk -0.908 ns register " "Info: th for register \"g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\]\" (data pin = \"reset\", clock pin = \"clk\") is -0.908 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.053 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 3.053 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns clk 1 CLK PIN_J21 80 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_J21; Fanout = 80; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.587 ns) + CELL(0.602 ns) 3.053 ns g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\] 2 REG LCFF_X44_Y13_N19 3 " "Info: 2: + IC(1.587 ns) + CELL(0.602 ns) = 3.053 ns; Loc. = LCFF_X44_Y13_N19; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.189 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 48.02 % ) " "Info: Total cell delay = 1.466 ns ( 48.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.587 ns ( 51.98 % ) " "Info: Total interconnect delay = 1.587 ns ( 51.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.053 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.053 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] {} } { 0.000ns 0.000ns 1.587ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.247 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.247 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns reset 1 PIN PIN_M1 3 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 3; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "g23_timer_test_bed.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_timer_test_bed.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.881 ns) + CELL(0.319 ns) 3.226 ns g23_basic_timer:timer\|g23_generic_timer:mars\|sload 2 COMB LCCOMB_X44_Y13_N24 40 " "Info: 2: + IC(1.881 ns) + CELL(0.319 ns) = 3.226 ns; Loc. = LCCOMB_X44_Y13_N24; Fanout = 40; COMB Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|sload'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.200 ns" { reset g23_basic_timer:timer|g23_generic_timer:mars|sload } "NODE_NAME" } } { "g23_generic_timer.vhd" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/g23_generic_timer.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.740 ns) 4.247 ns g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\] 3 REG LCFF_X44_Y13_N19 3 " "Info: 3: + IC(0.281 ns) + CELL(0.740 ns) = 4.247 ns; Loc. = LCFF_X44_Y13_N19; Fanout = 3; REG Node = 'g23_basic_timer:timer\|g23_generic_timer:mars\|lpm_counter:counter\|cntr_8fl:auto_generated\|safe_q\[37\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.021 ns" { g23_basic_timer:timer|g23_generic_timer:mars|sload g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] } "NODE_NAME" } } { "db/cntr_8fl.tdf" "" { Text "C:/Users/cdesal/github/digital-system-design/lab3/db/cntr_8fl.tdf" 242 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.085 ns ( 49.09 % ) " "Info: Total cell delay = 2.085 ns ( 49.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.162 ns ( 50.91 % ) " "Info: Total interconnect delay = 2.162 ns ( 50.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.247 ns" { reset g23_basic_timer:timer|g23_generic_timer:mars|sload g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.247 ns" { reset {} reset~combout {} g23_basic_timer:timer|g23_generic_timer:mars|sload {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] {} } { 0.000ns 0.000ns 1.881ns 0.281ns } { 0.000ns 1.026ns 0.319ns 0.740ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "3.053 ns" { clk g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "3.053 ns" { clk {} clk~combout {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] {} } { 0.000ns 0.000ns 1.587ns } { 0.000ns 0.864ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.247 ns" { reset g23_basic_timer:timer|g23_generic_timer:mars|sload g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.247 ns" { reset {} reset~combout {} g23_basic_timer:timer|g23_generic_timer:mars|sload {} g23_basic_timer:timer|g23_generic_timer:mars|lpm_counter:counter|cntr_8fl:auto_generated|safe_q[37] {} } { 0.000ns 0.000ns 1.881ns 0.281ns } { 0.000ns 1.026ns 0.319ns 0.740ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 13 21:52:07 2014 " "Info: Processing ended: Thu Mar 13 21:52:07 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
