LIBRARY IEEE;
use IEEE.std_logic_1164.all;

entity MUX_kr is
port(
	M0_kr,  M1_kr, M2_kr, M3_kr: in STD_LOGIC_VECTOR(3 downto 0);
	S_kr: in std_logic_vector(1 downto 0);
	Y: out std_logic_vector(3 downto 0)
	);
END MUX_kr;

architecture structural OF MUX_kr is 

begin

Y(0) <= (not S_kr(1) and not S_kr(0) and M2_kr(0)) or (S_kr(0) and not S_kr(1) and M3_kr(0)) or (S_kr(0) and S_kr(1) and not M0_kr(0)) or (S_kr(0) and S_kr(1) and M1_kr(0));

Y(1) <= (not S_kr(1) and not S_kr(0) and M2_kr(1)) or (S_kr(0) and not S_kr(1) and M3_kr(1)) or (S_kr(0) and S_kr(1) and not M0_kr(1)) or (S_kr(0) and S_kr(1) and M1_kr(1));

Y(2) <= (not S_kr(1) and not S_kr(0) and M2_kr(2)) or (S_kr(0) and not S_kr(1) and M3_kr(2)) or (S_kr(0) and S_kr(1) and not M0_kr(2)) or (S_kr(0) and S_kr(1) and M1_kr(2));

Y(3) <= (not S_kr(1) and not S_kr(0) and M2_kr(3)) or (S_kr(0) and not S_kr(1) and M3_kr(3)) or (S_kr(0) and S_kr(1) and not M0_kr(3)) or (S_kr(0) and S_kr(1) and M1_kr(3));

end structural;