$date
	Tue Jul 31 21:55:04 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module tb_top $end
$scope module clk_gen_inst $end
$var reg 1 ! clk $end
$upscope $end
$upscope $end
$scope module tb_top $end
$scope module regfile_inst $end
$var wire 1 ! clk $end
$var wire 5 " rs1_i [4:0] $end
$var wire 32 # rs1_o [31:0] $end
$var wire 5 $ rs2_i [4:0] $end
$var wire 32 % rs2_o [31:0] $end
$var wire 1 & rst_n $end
$var wire 32 ' wdata_i [31:0] $end
$var wire 1 ( wr_en $end
$var wire 5 ) wrs_i [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
x(
b0 '
0&
bz %
b0 $
bz #
b0 "
0!
$end
#50
1!
#100
0!
#150
1!
#200
0!
#250
1!
#300
0!
#350
1!
#400
0!
#450
1!
#500
0!
#550
1!
#600
0!
#650
1!
#700
0!
#750
1!
#800
0!
#850
1!
#900
0!
#950
1!
#1000
0!
1&
#1050
1!
#1100
0!
#1150
1!
#1200
0!
#1250
1!
#1300
0!
#1350
1!
#1400
0!
#1450
1!
#1500
0!
#1550
1!
#1600
0!
#1650
1!
#1700
0!
#1750
1!
#1800
0!
#1850
1!
#1900
0!
#1950
1!
#2000
0!
b111111110000000011111111 '
#2050
1!
#2100
0!
#2150
1!
#2200
0!
#2250
1!
#2300
0!
#2350
1!
#2400
0!
#2450
1!
#2500
0!
b11111111111111110000000000000000 '
#2550
1!
#2600
0!
#2650
1!
#2700
0!
#2750
1!
#2800
0!
#2850
1!
#2900
0!
#2950
1!
#3000
0!
b11011110101011011011111011101111 '
#3050
1!
#3100
0!
#3150
1!
#3200
0!
#3250
1!
#3300
0!
#3350
1!
#3400
0!
#3450
1!
#3500
0!
