Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/XergioAleX/Documents/Xilinx Projects/RegisterFile/Tb_Register_File_isim_beh.exe -prj C:/Users/XergioAleX/Documents/Xilinx Projects/RegisterFile/Tb_Register_File_beh.prj work.Tb_Register_File 
ISim M.81d (signature 0x12940baa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/XergioAleX/Documents/Xilinx Projects/RegisterFile/Register.vhd" into library work
Parsing VHDL file "C:/Users/XergioAleX/Documents/Xilinx Projects/RegisterFile/Multiplexor.vhd" into library work
Parsing VHDL file "C:/Users/XergioAleX/Documents/Xilinx Projects/RegisterFile/Decodificador.vhd" into library work
Parsing VHDL file "C:/Users/XergioAleX/Documents/Xilinx Projects/RegisterFile/Registe_File.vhd" into library work
Parsing VHDL file "C:/Users/XergioAleX/Documents/Xilinx Projects/RegisterFile/Tb_Register_File.vhd" into library work
Starting static elaboration
Completed static elaboration
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Compiling architecture behavioral of entity decodificador [decodificador_default]
Compiling architecture behavioral of entity registers [registers_default]
Compiling architecture behavioral of entity multiplexor [multiplexor_default]
Compiling architecture behavioral of entity registe_file [registe_file_default]
Compiling architecture behavior of entity tb_register_file
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 11 VHDL Units
Built simulation executable C:/Users/XergioAleX/Documents/Xilinx Projects/RegisterFile/Tb_Register_File_isim_beh.exe
Fuse Memory Usage: 17064 KB
Fuse CPU Usage: 295 ms
