<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>Recents Article on CELab</title><link>https://celab-hcmut.github.io/en/blog/</link><description>Recent content in Recents Article on CELab</description><generator>Hugo -- gohugo.io</generator><language>en-us</language><lastBuildDate>Mon, 25 Oct 2021 12:49:27 +0700</lastBuildDate><atom:link href="https://celab-hcmut.github.io/en/blog/index.xml" rel="self" type="application/rss+xml"/><item><title>[Seminar Summary] RISC-V SoC hardware security testing by HDL analysis [EN]</title><link>https://celab-hcmut.github.io/en/blog/blog1/</link><pubDate>Mon, 25 Oct 2021 12:49:27 +0700</pubDate><guid>https://celab-hcmut.github.io/en/blog/blog1/</guid><description>We held an online seminar recently on 15/10/2021 with the topic &amp;ldquo;RISC-V SoC hardware security testing by HDL analysis&amp;rdquo; by Le Khac Minh Dang. This is the summary of the seminar contents by the speaker.
Record video link is here. This record can be accessed by HCMUT account. If you don&amp;rsquo;t have a HCMUT account, please request for access permission by a Gmail, thank you. - Modifier.
Overview This topic is about doing HW security testing by hunting for bugs on a RISC-V SoC named Openpiton by analysing its RTL source code:</description></item></channel></rss>