Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (128 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (32768 Mbytes) does not match the address range assigned (1024 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
system.pc.com_1.device: Listening for connections on port 3456
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:130: info: Garnet version 3.0
0: system.remote_gdb: listening for remote gdb on port 7000
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Apr 28 2024 22:23:45
gem5 started Jun 14 2024 14:50:01
gem5 executing on mnemosyne.ecn.purdue.edu, pid 17078
command line: ./build/X86/gem5.fast -d ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/streamcluster/lpbt_s_latop_noci_nndbt_picky_none/ configs/netsmith/netsmith_parsec.py -I 1000 --insts_after_warmup 1000 --benchmark_parsec streamcluster -r 1 --checkpoint-dir ./parsec_noci_checkpoints/roi_checkpoint/system_5/streamcluster --router_map_file ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map --flat_vn_map_file topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn --flat_nr_map_file topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 3.8GHz --sys-clock 3.8GHz --cpu-clock 3.8GHz --ruby-clock 3.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 32 --caches --num-l2caches 64 --l2_size 2MB --num_chiplets 4 --mem-size 32GB --ruby --network garnet --link-width-bits 64 --kernel /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/vmlinux-5.4.49 --disk-image /home/yara/mithuna2/green456/netsmith_autotop/auto_top_gem5/parsec_disk_image/x86-parsec --cpu-type X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 2 --evn_deadlock_partition 8 --mem-type DDR4_2400_16x4

l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d937e10>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d940e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d948e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d951e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d95ae80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d8e3e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d8ede80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d8f6e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d8ffe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d907e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d911e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d919e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d8a3e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d8abe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d8b5e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d8bee80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d8c7e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d8d0e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d8d9e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d863e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d86be80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d875e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d87de80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d888e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d890e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d899e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d822e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d82ae80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d835e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d83de80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d848e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d850e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d85ae80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d7e2e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d7ebe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d7f4e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d7fce80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d806e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d80ee80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d818e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d820e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d7aae80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d7b4e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d7bde80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d7c6e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d7cfe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d7d8e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d7e1e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d76ce80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d774e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d77ee80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d786e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d78fe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d798e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d722e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d72be80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d735e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d73ee80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d746e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d74fe80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d757e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d760e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d6e9e80>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7fba0d6f2e80>]

l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d6fbb70>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d7035f8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d70d080>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d70dac8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d715550>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d715f98>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d71fa20>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d6a84a8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d6a8ef0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d6b1978>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d6b9400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d6b9e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d6c18d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d6cb358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d6cbda0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d6d4828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d6dd2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d6ddcf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d666780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d66f208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d66fc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d6796d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d682160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d682ba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d68a630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d6940b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d694b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d69c588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d69cfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d625a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d62f4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d62ff28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d6379b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d641438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d641e80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d64a908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d651390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d651dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d65b860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d5e52e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d5e5d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d5ed7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d5f8240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d5f8c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d600710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d609198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d609be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d612668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d61a0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d61ab38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d5a45c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d5ab048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d5aba90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d5b4518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d5b4f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d5bf9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d5c6470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d5c6eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d5d1940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d5da3c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d5dae10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d562898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d56b320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7fba0d56bd68>]

dirs(32)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d5736d8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d573908>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d573b38>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d573d68>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d573f98>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d57f208>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d57f438>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d57f668>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d57f898>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d57fac8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d57fcf8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d57ff28>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d58b198>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d58b3c8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d58b5f8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d58b828>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d58ba58>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d58bc88>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d58beb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d592128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d592358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d592588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d5927b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d5929e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d592c18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d592e48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d5a10b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d5a12e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d5a1518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d5a1748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d5a1978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7fba0d5a1ba8>]

dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7fba0d505588>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7fba0d505ba8>]

others(0)=[]

ingesting topologies_and_routing/nr_lists/lpbt_s_latop_noci_nndbt_picky.nrl w/ # rotuers = 84
ingesting topologies_and_routing/vn_maps/lpbt_s_latop_noci_nndbt_picky_none_2vns.vn
ingesting ./topologies_and_routing/topo_maps/noci/lpbt_s_latop_noci.map
initing a garnet network
there is FutureClass=X86O3CPU
Running the simulation
Beginning X86AtomicSimpleCPU simulation
Later, X86O3CPU simulation
Running: configs/netsmith/runscripts/run_streamcluster
1st cpu (BaseAtomicSimpleCPU) will run for 1000 insts
2nd cpu (BaseO3CPU) will run for 1000 insts
Will restore from ./parsec_noci_checkpoints/roi_checkpoint/system_5/streamcluster/cpt.641315695553500
Instantiatied
If applicable, restored from ./parsec_noci_checkpoints/roi_checkpoint/system_5/streamcluster/cpt.641315695553500
Real time: 194.37s
Total real time: 194.37s
Will output checkpoints to ./parsec_results/noci_32GBxDDR4_2envs_38GHz_2MBl2_allthreads_64lwidth_sameflowpriority_lwbufadj/1000warmup_1000simul/streamcluster/lpbt_s_latop_noci_nndbt_picky_none/
warn: Memory mode will be changed to atomic_noncaching
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641315695553500.  Starting simulation...
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641315696145581.  Starting simulation...
Exiting @ tick 641315696145581 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.315696145581  simulated seconds
Real time: 0.58s
Total real time: 194.95s
Dumping and resetting stats...
Switched CPUS @ tick 641315696145581
switching cpus
build/X86/sim/simulate.cc:194: info: Entering event queue @ 641315696196603.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:614: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
Exiting @ tick 641315703926962 because all threads reached the max instruction count.
All simulation events were successful.
Done with the simulation

Performance statistics:
Simulated time: 0.00s
Ran a total of  641.315703926962  simulated seconds
Real time: 4.12s
Total real time: 205.37s
Dumping and resetting stats...
Done with simulation! Completely exiting...
