[drivesys]
type=LinuxX86System
children=acpi_description_table_pointer apicbridge bridge cpu e820_table ethernet intel_mp_pointer intel_mp_table intrctrl iobridge iobus membus pc physmem smbios_table
acpi_description_table_pointer=drivesys.acpi_description_table_pointer
boot_osflags=earlyprintk=ttyS0 console=ttyS0 lpj=7999923 root=/dev/hda1
clock=1
e820_table=drivesys.e820_table
init_param=0
intel_mp_pointer=drivesys.intel_mp_pointer
intel_mp_table=drivesys.intel_mp_table
kernel=/home/haow/newcache_v2/system/x86/binaries/vmlinux
load_addr_mask=18446744073709551615
mem_mode=atomic
memories=drivesys.physmem
num_work_ids=16
readfile=/home/haow/newcache_v2/configs/boot/mail_t1-client.rcS
smbios_table=drivesys.smbios_table
symbolfile=
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=drivesys.membus.slave[1]

[drivesys.acpi_description_table_pointer]
type=X86ACPIRSDP
children=xsdt
oem_id=
revision=2
rsdt=Null
xsdt=drivesys.acpi_description_table_pointer.xsdt

[drivesys.acpi_description_table_pointer.xsdt]
type=X86ACPIXSDT
creator_id=
creator_revision=0
entries=
oem_id=
oem_revision=0
oem_table_id=

[drivesys.apicbridge]
type=Bridge
clock=1
delay=50000
ranges=11529215046068469760:11529215046068473855
req_size=16
resp_size=16
master=drivesys.membus.slave[0]
slave=drivesys.iobus.master[2]

[drivesys.bridge]
type=Bridge
clock=1
delay=50000
ranges=4273995776:4273999871 9223372036854775808:11529215046068469759 13835058055282163712:18446744073709551615 2281701376:2281832447
req_size=16
resp_size=16
master=drivesys.iobus.slave[0]
slave=drivesys.membus.master[1]

[drivesys.cpu]
type=AtomicSimpleCPU
children=dtb interrupts itb tracer
checker=Null
clock=333
cpu_id=0
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=drivesys.cpu.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=drivesys.cpu.interrupts
itb=drivesys.cpu.itb
max_insts_all_threads=0
max_insts_any_thread=0
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
simulate_data_stalls=false
simulate_inst_stalls=false
system=drivesys
tracer=drivesys.cpu.tracer
width=1
workload=
dcache_port=drivesys.membus.slave[3]
icache_port=drivesys.membus.slave[2]

[drivesys.cpu.dtb]
type=X86TLB
children=walker
numThreads=16
size=64
walker=drivesys.cpu.dtb.walker

[drivesys.cpu.dtb.walker]
type=X86PagetableWalker
clock=1
system=drivesys
port=drivesys.membus.slave[5]

[drivesys.cpu.interrupts]
type=X86LocalApic
clock=1
int_latency=1000
pio_addr=2305843009213693952
pio_latency=100000
system=drivesys
int_master=drivesys.membus.slave[6]
int_slave=drivesys.membus.master[3]
pio=drivesys.membus.master[2]

[drivesys.cpu.itb]
type=X86TLB
children=walker
numThreads=16
size=64
walker=drivesys.cpu.itb.walker

[drivesys.cpu.itb.walker]
type=X86PagetableWalker
clock=1
system=drivesys
port=drivesys.membus.slave[4]

[drivesys.cpu.tracer]
type=ExeTracer

[drivesys.e820_table]
type=X86E820Table
children=entries0 entries1
entries=drivesys.e820_table.entries0 drivesys.e820_table.entries1

[drivesys.e820_table.entries0]
type=X86E820Entry
addr=0
range_type=2
size=1048576

[drivesys.e820_table.entries1]
type=X86E820Entry
addr=1048576
range_type=1
size=2146435072

[drivesys.ethernet]
type=IGbE
BAR0=0
BAR0LegacyIO=false
BAR0Size=131072
BAR1=0
BAR1LegacyIO=false
BAR1Size=0
BAR2=0
BAR2LegacyIO=false
BAR2Size=0
BAR3=0
BAR3LegacyIO=false
BAR3Size=0
BAR4=0
BAR4LegacyIO=false
BAR4Size=0
BAR5=0
BAR5LegacyIO=false
BAR5Size=0
BIST=0
CacheLineSize=0
CardbusCIS=0
ClassCode=2
Command=0
DeviceID=4213
ExpansionROM=0
HeaderType=0
InterruptLine=17
InterruptPin=1
LatencyTimer=0
MaximumLatency=0
MinimumGrant=255
ProgIF=0
Revision=0
Status=0
SubClassCode=0
SubsystemID=4104
SubsystemVendorID=32902
VendorID=32902
clock=2000
config_latency=20000
fetch_comp_delay=10000
fetch_delay=10000
hardware_address=00:90:00:00:00:02
pci_bus=0
pci_dev=1
pci_func=0
phy_epid=896
phy_pid=680
pio_latency=30000
platform=drivesys.pc
rx_desc_cache_size=64
rx_fifo_size=393216
rx_write_delay=0
system=drivesys
tx_desc_cache_size=64
tx_fifo_size=393216
tx_read_delay=0
use_flow_control=false
wb_comp_delay=10000
wb_delay=10000
config=drivesys.iobus.master[1]
dma=drivesys.iobus.slave[1]
interface=etherlink.int1
pio=drivesys.iobus.master[0]

[drivesys.intel_mp_pointer]
type=X86IntelMPFloatingPointer
default_config=0
imcr_present=true
spec_rev=4

[drivesys.intel_mp_table]
type=X86IntelMPConfigTable
children=base_entries00 base_entries01 base_entries02 base_entries03 base_entries04 base_entries05 base_entries06 base_entries07 base_entries08 base_entries09 base_entries10 base_entries11 base_entries12 base_entries13 base_entries14 base_entries15 base_entries16 base_entries17 base_entries18 base_entries19 base_entries20 base_entries21 base_entries22 base_entries23 base_entries24 base_entries25 base_entries26 base_entries27 base_entries28 base_entries29 base_entries30 base_entries31 base_entries32 base_entries33 ext_entries
base_entries=drivesys.intel_mp_table.base_entries00 drivesys.intel_mp_table.base_entries01 drivesys.intel_mp_table.base_entries02 drivesys.intel_mp_table.base_entries03 drivesys.intel_mp_table.base_entries04 drivesys.intel_mp_table.base_entries05 drivesys.intel_mp_table.base_entries06 drivesys.intel_mp_table.base_entries07 drivesys.intel_mp_table.base_entries08 drivesys.intel_mp_table.base_entries09 drivesys.intel_mp_table.base_entries10 drivesys.intel_mp_table.base_entries11 drivesys.intel_mp_table.base_entries12 drivesys.intel_mp_table.base_entries13 drivesys.intel_mp_table.base_entries14 drivesys.intel_mp_table.base_entries15 drivesys.intel_mp_table.base_entries16 drivesys.intel_mp_table.base_entries17 drivesys.intel_mp_table.base_entries18 drivesys.intel_mp_table.base_entries19 drivesys.intel_mp_table.base_entries20 drivesys.intel_mp_table.base_entries21 drivesys.intel_mp_table.base_entries22 drivesys.intel_mp_table.base_entries23 drivesys.intel_mp_table.base_entries24 drivesys.intel_mp_table.base_entries25 drivesys.intel_mp_table.base_entries26 drivesys.intel_mp_table.base_entries27 drivesys.intel_mp_table.base_entries28 drivesys.intel_mp_table.base_entries29 drivesys.intel_mp_table.base_entries30 drivesys.intel_mp_table.base_entries31 drivesys.intel_mp_table.base_entries32 drivesys.intel_mp_table.base_entries33
ext_entries=drivesys.intel_mp_table.ext_entries
local_apic=4276092928
oem_id=
oem_table_addr=0
oem_table_size=0
product_id=
spec_rev=4

[drivesys.intel_mp_table.base_entries00]
type=X86IntelMPProcessor
bootstrap=true
enable=true
family=0
feature_flags=0
local_apic_id=0
local_apic_version=20
model=0
stepping=0

[drivesys.intel_mp_table.base_entries01]
type=X86IntelMPIOAPIC
address=4273995776
enable=true
id=1
version=17

[drivesys.intel_mp_table.base_entries02]
type=X86IntelMPBus
bus_id=0
bus_type=PCI

[drivesys.intel_mp_table.base_entries03]
type=X86IntelMPBus
bus_id=1
bus_type=ISA

[drivesys.intel_mp_table.base_entries04]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=16
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=0
source_bus_irq=16
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries05]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=17
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=0
source_bus_irq=4
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries06]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=0
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries07]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=2
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=0
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries08]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=1
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries09]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=1
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=1
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries10]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=3
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries11]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=3
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=3
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries12]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=4
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries13]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=4
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=4
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries14]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=5
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries15]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=5
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=5
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries16]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=6
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries17]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=6
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=6
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries18]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=7
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries19]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=7
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=7
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries20]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=8
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries21]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=8
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=8
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries22]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=9
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries23]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=9
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=9
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries24]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=10
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries25]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=10
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=10
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries26]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=11
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries27]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=11
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=11
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries28]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=12
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries29]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=12
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=12
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries30]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=13
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries31]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=13
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=13
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries32]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=14
trigger=ConformTrigger

[drivesys.intel_mp_table.base_entries33]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=14
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=14
trigger=ConformTrigger

[drivesys.intel_mp_table.ext_entries]
type=X86IntelMPBusHierarchy
bus_id=1
parent_bus=0
subtractive_decode=true

[drivesys.intrctrl]
type=IntrControl
sys=drivesys

[drivesys.iobridge]
type=Bridge
clock=1
delay=50000
ranges=0:2147483647
req_size=16
resp_size=16
master=drivesys.membus.slave[7]
slave=drivesys.iobus.master[20]

[drivesys.iobus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=true
width=8
default=drivesys.pc.pciconfig.pio
master=drivesys.ethernet.pio drivesys.ethernet.config drivesys.apicbridge.slave drivesys.pc.south_bridge.cmos.pio drivesys.pc.south_bridge.dma1.pio drivesys.pc.south_bridge.ide.pio drivesys.pc.south_bridge.ide.config drivesys.pc.south_bridge.keyboard.pio drivesys.pc.south_bridge.pic1.pio drivesys.pc.south_bridge.pic2.pio drivesys.pc.south_bridge.pit.pio drivesys.pc.south_bridge.speaker.pio drivesys.pc.south_bridge.io_apic.pio drivesys.pc.i_dont_exist.pio drivesys.pc.behind_pci.pio drivesys.pc.com_1.pio drivesys.pc.fake_com_2.pio drivesys.pc.fake_com_3.pio drivesys.pc.fake_com_4.pio drivesys.pc.fake_floppy.pio drivesys.iobridge.slave
slave=drivesys.bridge.master drivesys.ethernet.dma drivesys.pc.south_bridge.ide.dma drivesys.pc.south_bridge.io_apic.int_master

[drivesys.membus]
type=CoherentBus
children=badaddr_responder
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=8
default=drivesys.membus.badaddr_responder.pio
master=drivesys.physmem.port drivesys.bridge.slave drivesys.cpu.interrupts.pio drivesys.cpu.interrupts.int_slave
slave=drivesys.apicbridge.master drivesys.system_port drivesys.cpu.icache_port drivesys.cpu.dcache_port drivesys.cpu.itb.walker.port drivesys.cpu.dtb.walker.port drivesys.cpu.interrupts.int_master drivesys.iobridge.master

[drivesys.membus.badaddr_responder]
type=IsaFake
clock=1
fake_mem=false
pio_addr=0
pio_latency=100000
pio_size=8
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=drivesys
update_data=false
warn_access=
pio=drivesys.membus.default

[drivesys.pc]
type=Pc
children=behind_pci com_1 fake_com_2 fake_com_3 fake_com_4 fake_floppy i_dont_exist pciconfig south_bridge terminal
intrctrl=drivesys.intrctrl
system=drivesys

[drivesys.pc.behind_pci]
type=IsaFake
clock=1
fake_mem=false
pio_addr=9223372036854779128
pio_latency=100000
pio_size=8
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=drivesys
update_data=false
warn_access=
pio=drivesys.iobus.master[14]

[drivesys.pc.com_1]
type=Uart8250
children=terminal
clock=1
pio_addr=9223372036854776824
pio_latency=100000
platform=drivesys.pc
system=drivesys
terminal=drivesys.pc.com_1.terminal
pio=drivesys.iobus.master[15]

[drivesys.pc.com_1.terminal]
type=Terminal
intr_control=drivesys.intrctrl
number=0
output=true
port=3456

[drivesys.pc.com_1.terminal]
type=Terminal
intr_control=drivesys.intrctrl
number=0
output=true
port=3456

[drivesys.pc.fake_com_2]
type=IsaFake
clock=1
fake_mem=false
pio_addr=9223372036854776568
pio_latency=100000
pio_size=8
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=drivesys
update_data=false
warn_access=
pio=drivesys.iobus.master[16]

[drivesys.pc.fake_com_3]
type=IsaFake
clock=1
fake_mem=false
pio_addr=9223372036854776808
pio_latency=100000
pio_size=8
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=drivesys
update_data=false
warn_access=
pio=drivesys.iobus.master[17]

[drivesys.pc.fake_com_4]
type=IsaFake
clock=1
fake_mem=false
pio_addr=9223372036854776552
pio_latency=100000
pio_size=8
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=drivesys
update_data=false
warn_access=
pio=drivesys.iobus.master[18]

[drivesys.pc.fake_floppy]
type=IsaFake
clock=1
fake_mem=false
pio_addr=9223372036854776818
pio_latency=100000
pio_size=2
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=drivesys
update_data=false
warn_access=
pio=drivesys.iobus.master[19]

[drivesys.pc.i_dont_exist]
type=IsaFake
clock=1
fake_mem=false
pio_addr=9223372036854775936
pio_latency=100000
pio_size=1
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=drivesys
update_data=false
warn_access=
pio=drivesys.iobus.master[13]

[drivesys.pc.pciconfig]
type=PciConfigAll
bus=0
clock=1
pio_latency=30000
platform=drivesys.pc
size=16777216
system=drivesys
pio=drivesys.iobus.default

[drivesys.pc.south_bridge]
type=SouthBridge
children=cmos dma1 ide int_lines0 int_lines1 int_lines2 int_lines3 int_lines4 int_lines5 int_lines6 io_apic keyboard pic1 pic2 pit speaker
cmos=drivesys.pc.south_bridge.cmos
dma1=drivesys.pc.south_bridge.dma1
io_apic=drivesys.pc.south_bridge.io_apic
keyboard=drivesys.pc.south_bridge.keyboard
pic1=drivesys.pc.south_bridge.pic1
pic2=drivesys.pc.south_bridge.pic2
pit=drivesys.pc.south_bridge.pit
platform=drivesys.pc
speaker=drivesys.pc.south_bridge.speaker

[drivesys.pc.south_bridge.cmos]
type=Cmos
children=int_pin
clock=1
int_pin=drivesys.pc.south_bridge.cmos.int_pin
pio_addr=9223372036854775920
pio_latency=100000
system=drivesys
time=Sun Jan  1 00:00:00 2012
pio=drivesys.iobus.master[3]

[drivesys.pc.south_bridge.cmos.int_pin]
type=X86IntSourcePin

[drivesys.pc.south_bridge.dma1]
type=I8237
clock=1
pio_addr=9223372036854775808
pio_latency=100000
system=drivesys
pio=drivesys.iobus.master[4]

[drivesys.pc.south_bridge.ide]
type=IdeController
children=disks0 disks1
BAR0=496
BAR0LegacyIO=true
BAR0Size=8
BAR1=1012
BAR1LegacyIO=true
BAR1Size=3
BAR2=368
BAR2LegacyIO=true
BAR2Size=8
BAR3=884
BAR3LegacyIO=true
BAR3Size=3
BAR4=1
BAR4LegacyIO=false
BAR4Size=16
BAR5=1
BAR5LegacyIO=false
BAR5Size=0
BIST=0
CacheLineSize=0
CardbusCIS=0
ClassCode=1
Command=0
DeviceID=28945
ExpansionROM=0
HeaderType=0
InterruptLine=14
InterruptPin=1
LatencyTimer=0
MaximumLatency=0
MinimumGrant=0
ProgIF=128
Revision=0
Status=640
SubClassCode=1
SubsystemID=0
SubsystemVendorID=0
VendorID=32902
clock=1
config_latency=20000
ctrl_offset=0
disks=drivesys.pc.south_bridge.ide.disks0 drivesys.pc.south_bridge.ide.disks1
io_shift=0
pci_bus=0
pci_dev=4
pci_func=0
pio_latency=30000
platform=drivesys.pc
system=drivesys
config=drivesys.iobus.master[6]
dma=drivesys.iobus.slave[2]
pio=drivesys.iobus.master[5]

[drivesys.pc.south_bridge.ide.disks0]
type=IdeDisk
children=image
delay=1000000
driveID=master
image=drivesys.pc.south_bridge.ide.disks0.image

[drivesys.pc.south_bridge.ide.disks0.image]
type=CowDiskImage
children=child
child=drivesys.pc.south_bridge.ide.disks0.image.child
image_file=
read_only=false
table_size=65536

[drivesys.pc.south_bridge.ide.disks0.image.child]
type=RawDiskImage
image_file=/home/haow/newcache_v2/system/x86/disks/ain.img
read_only=true

[drivesys.pc.south_bridge.ide.disks1]
type=IdeDisk
children=image
delay=1000000
driveID=master
image=drivesys.pc.south_bridge.ide.disks1.image

[drivesys.pc.south_bridge.ide.disks1.image]
type=CowDiskImage
children=child
child=drivesys.pc.south_bridge.ide.disks1.image.child
image_file=
read_only=false
table_size=65536

[drivesys.pc.south_bridge.ide.disks1.image.child]
type=RawDiskImage
image_file=/home/haow/newcache_v2/system/x86/disks/linux-bigswap2.img
read_only=true

[drivesys.pc.south_bridge.int_lines0]
type=X86IntLine
children=sink
sink=drivesys.pc.south_bridge.int_lines0.sink
source=drivesys.pc.south_bridge.pic1.output

[drivesys.pc.south_bridge.int_lines0.sink]
type=X86IntSinkPin
device=drivesys.pc.south_bridge.io_apic
number=0

[drivesys.pc.south_bridge.int_lines1]
type=X86IntLine
children=sink
sink=drivesys.pc.south_bridge.int_lines1.sink
source=drivesys.pc.south_bridge.pic2.output

[drivesys.pc.south_bridge.int_lines1.sink]
type=X86IntSinkPin
device=drivesys.pc.south_bridge.pic1
number=2

[drivesys.pc.south_bridge.int_lines2]
type=X86IntLine
children=sink
sink=drivesys.pc.south_bridge.int_lines2.sink
source=drivesys.pc.south_bridge.cmos.int_pin

[drivesys.pc.south_bridge.int_lines2.sink]
type=X86IntSinkPin
device=drivesys.pc.south_bridge.pic2
number=0

[drivesys.pc.south_bridge.int_lines3]
type=X86IntLine
children=sink
sink=drivesys.pc.south_bridge.int_lines3.sink
source=drivesys.pc.south_bridge.pit.int_pin

[drivesys.pc.south_bridge.int_lines3.sink]
type=X86IntSinkPin
device=drivesys.pc.south_bridge.pic1
number=0

[drivesys.pc.south_bridge.int_lines4]
type=X86IntLine
children=sink
sink=drivesys.pc.south_bridge.int_lines4.sink
source=drivesys.pc.south_bridge.pit.int_pin

[drivesys.pc.south_bridge.int_lines4.sink]
type=X86IntSinkPin
device=drivesys.pc.south_bridge.io_apic
number=2

[drivesys.pc.south_bridge.int_lines5]
type=X86IntLine
children=sink
sink=drivesys.pc.south_bridge.int_lines5.sink
source=drivesys.pc.south_bridge.keyboard.keyboard_int_pin

[drivesys.pc.south_bridge.int_lines5.sink]
type=X86IntSinkPin
device=drivesys.pc.south_bridge.io_apic
number=1

[drivesys.pc.south_bridge.int_lines6]
type=X86IntLine
children=sink
sink=drivesys.pc.south_bridge.int_lines6.sink
source=drivesys.pc.south_bridge.keyboard.mouse_int_pin

[drivesys.pc.south_bridge.int_lines6.sink]
type=X86IntSinkPin
device=drivesys.pc.south_bridge.io_apic
number=12

[drivesys.pc.south_bridge.io_apic]
type=I82094AA
apic_id=1
clock=1
external_int_pic=drivesys.pc.south_bridge.pic1
int_latency=1000
pio_addr=4273995776
pio_latency=100000
system=drivesys
int_master=drivesys.iobus.slave[3]
pio=drivesys.iobus.master[12]

[drivesys.pc.south_bridge.keyboard]
type=I8042
children=keyboard_int_pin mouse_int_pin
clock=1
command_port=9223372036854775908
data_port=9223372036854775904
keyboard_int_pin=drivesys.pc.south_bridge.keyboard.keyboard_int_pin
mouse_int_pin=drivesys.pc.south_bridge.keyboard.mouse_int_pin
pio_addr=0
pio_latency=100000
system=drivesys
pio=drivesys.iobus.master[7]

[drivesys.pc.south_bridge.keyboard.keyboard_int_pin]
type=X86IntSourcePin

[drivesys.pc.south_bridge.keyboard.mouse_int_pin]
type=X86IntSourcePin

[drivesys.pc.south_bridge.pic1]
type=I8259
children=output
clock=1
mode=I8259Master
output=drivesys.pc.south_bridge.pic1.output
pio_addr=9223372036854775840
pio_latency=100000
slave=drivesys.pc.south_bridge.pic2
system=drivesys
pio=drivesys.iobus.master[8]

[drivesys.pc.south_bridge.pic1.output]
type=X86IntSourcePin

[drivesys.pc.south_bridge.pic2]
type=I8259
children=output
clock=1
mode=I8259Slave
output=drivesys.pc.south_bridge.pic2.output
pio_addr=9223372036854775968
pio_latency=100000
slave=Null
system=drivesys
pio=drivesys.iobus.master[9]

[drivesys.pc.south_bridge.pic2.output]
type=X86IntSourcePin

[drivesys.pc.south_bridge.pit]
type=I8254
children=int_pin
clock=1
int_pin=drivesys.pc.south_bridge.pit.int_pin
pio_addr=9223372036854775872
pio_latency=100000
system=drivesys
pio=drivesys.iobus.master[10]

[drivesys.pc.south_bridge.pit.int_pin]
type=X86IntSourcePin

[drivesys.pc.south_bridge.speaker]
type=PcSpeaker
clock=1
i8254=drivesys.pc.south_bridge.pit
pio_addr=9223372036854775905
pio_latency=100000
system=drivesys
pio=drivesys.iobus.master[11]

[drivesys.physmem]
type=SimpleMemory
bandwidth=73.000000
clock=1
conf_table_reported=false
in_addr_map=true
latency=66700
latency_var=0
null=false
range=0:2147483647
zero=false
port=drivesys.membus.master[0]

[drivesys.smbios_table]
type=X86SMBiosSMBiosTable
children=structures
major_version=2
minor_version=5
structures=drivesys.smbios_table.structures

[drivesys.smbios_table.structures]
type=X86SMBiosBiosInformation
characteristic_ext_bytes=
characteristics=
emb_cont_firmware_major=0
emb_cont_firmware_minor=0
major=0
minor=0
release_date=06/08/2008
rom_size=0
starting_addr_segment=0
vendor=
version=

[etherlink]
type=EtherLink
delay=0
delay_var=0
dump=Null
speed=8000.000000
int0=testsys.ethernet.interface
int1=drivesys.ethernet.interface

[root]
type=Root
children=drivesys etherlink testsys
full_system=true
time_sync_enable=false
time_sync_period=100000000000
time_sync_spin_threshold=100000000

[testsys]
type=LinuxX86System
children=acpi_description_table_pointer apicbridge bridge cpu e820_table ethernet intel_mp_pointer intel_mp_table intrctrl iobus iocache l2 l3 membus pc physmem smbios_table switch_cpus tol2bus tol3bus
acpi_description_table_pointer=testsys.acpi_description_table_pointer
boot_osflags=earlyprintk=ttyS0 console=ttyS0 lpj=7999923 root=/dev/hda1
clock=1
e820_table=testsys.e820_table
init_param=0
intel_mp_pointer=testsys.intel_mp_pointer
intel_mp_table=testsys.intel_mp_table
kernel=/home/haow/newcache_v2/system/x86/binaries/vmlinux
load_addr_mask=18446744073709551615
mem_mode=atomic
memories=testsys.physmem
num_work_ids=16
readfile=/home/haow/newcache_v2/configs/boot/mail-server.rcS
smbios_table=testsys.smbios_table
symbolfile=
work_begin_ckpt_count=0
work_begin_cpu_id_exit=-1
work_begin_exit_count=0
work_cpus_ckpt_count=0
work_end_ckpt_count=0
work_end_exit_count=0
work_item_id=-1
system_port=testsys.membus.slave[1]

[testsys.acpi_description_table_pointer]
type=X86ACPIRSDP
children=xsdt
oem_id=
revision=2
rsdt=Null
xsdt=testsys.acpi_description_table_pointer.xsdt

[testsys.acpi_description_table_pointer.xsdt]
type=X86ACPIXSDT
creator_id=
creator_revision=0
entries=
oem_id=
oem_revision=0
oem_table_id=

[testsys.apicbridge]
type=Bridge
clock=1
delay=50000
ranges=11529215046068469760:11529215046068473855
req_size=16
resp_size=16
master=testsys.membus.slave[0]
slave=testsys.iobus.master[2]

[testsys.bridge]
type=Bridge
clock=1
delay=50000
ranges=4273995776:4273999871 9223372036854775808:11529215046068469759 13835058055282163712:18446744073709551615 2281701376:2281832447
req_size=16
resp_size=16
master=testsys.iobus.slave[0]
slave=testsys.membus.master[1]

[testsys.cpu]
type=AtomicSimpleCPU
children=dcache dtb dtb_walker_cache icache interrupts itb itb_walker_cache tracer
checker=Null
clock=333
cpu_id=0
defer_registration=false
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=testsys.cpu.dtb
fastmem=false
function_trace=false
function_trace_start=0
interrupts=testsys.cpu.interrupts
itb=testsys.cpu.itb
max_insts_all_threads=0
max_insts_any_thread=1000000000
max_loads_all_threads=0
max_loads_any_thread=0
numThreads=1
profile=0
progress_interval=0
simulate_data_stalls=false
simulate_inst_stalls=false
system=testsys
tracer=testsys.cpu.tracer
width=1
workload=
dcache_port=testsys.cpu.dcache.cpu_side
icache_port=testsys.cpu.icache.cpu_side

[testsys.cpu.dcache]
type=BaseCache
addr_ranges=0:18446744073709551615
alg=NEWCACHE
assoc=512
block_size=64
clock=1
forward_snoops=true
hash_delay=1
hit_latency=1300
is_top_level=true
max_miss_count=0
mshrs=10
nebit=4
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
response_latency=1300
set_mask=0
size=32768
subblock_size=0
system=testsys
tgts_per_mshr=20
trace_addr=0
two_queue=false
write_buffers=8
cpu_side=testsys.cpu.dcache_port
mem_side=testsys.tol2bus.slave[1]

[testsys.cpu.dtb]
type=X86TLB
children=walker
numThreads=16
size=64
walker=testsys.cpu.dtb.walker

[testsys.cpu.dtb.walker]
type=X86PagetableWalker
clock=1
system=testsys
port=testsys.cpu.dtb_walker_cache.cpu_side

[testsys.cpu.dtb_walker_cache]
type=BaseCache
addr_ranges=0:18446744073709551615
alg=LRU
assoc=2
block_size=64
clock=1
forward_snoops=true
hash_delay=1
hit_latency=1000
is_top_level=true
max_miss_count=0
mshrs=10
nebit=4
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
response_latency=1000
set_mask=0
size=1024
subblock_size=0
system=testsys
tgts_per_mshr=12
trace_addr=0
two_queue=false
write_buffers=8
cpu_side=testsys.cpu.dtb.walker.port
mem_side=testsys.tol2bus.slave[3]

[testsys.cpu.icache]
type=BaseCache
addr_ranges=0:18446744073709551615
alg=NEWCACHE
assoc=512
block_size=64
clock=1
forward_snoops=true
hash_delay=1
hit_latency=1300
is_top_level=true
max_miss_count=0
mshrs=10
nebit=4
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
response_latency=1300
set_mask=0
size=32768
subblock_size=0
system=testsys
tgts_per_mshr=20
trace_addr=0
two_queue=false
write_buffers=8
cpu_side=testsys.cpu.icache_port
mem_side=testsys.tol2bus.slave[0]

[testsys.cpu.interrupts]
type=X86LocalApic
clock=1
int_latency=1000
pio_addr=2305843009213693952
pio_latency=100000
system=testsys
int_master=testsys.membus.slave[4]
int_slave=testsys.membus.master[3]
pio=testsys.membus.master[2]

[testsys.cpu.itb]
type=X86TLB
children=walker
numThreads=16
size=64
walker=testsys.cpu.itb.walker

[testsys.cpu.itb.walker]
type=X86PagetableWalker
clock=1
system=testsys
port=testsys.cpu.itb_walker_cache.cpu_side

[testsys.cpu.itb_walker_cache]
type=BaseCache
addr_ranges=0:18446744073709551615
alg=LRU
assoc=2
block_size=64
clock=1
forward_snoops=true
hash_delay=1
hit_latency=1000
is_top_level=true
max_miss_count=0
mshrs=10
nebit=4
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
response_latency=1000
set_mask=0
size=1024
subblock_size=0
system=testsys
tgts_per_mshr=12
trace_addr=0
two_queue=false
write_buffers=8
cpu_side=testsys.cpu.itb.walker.port
mem_side=testsys.tol2bus.slave[2]

[testsys.cpu.tracer]
type=ExeTracer

[testsys.e820_table]
type=X86E820Table
children=entries0 entries1
entries=testsys.e820_table.entries0 testsys.e820_table.entries1

[testsys.e820_table.entries0]
type=X86E820Entry
addr=0
range_type=2
size=1048576

[testsys.e820_table.entries1]
type=X86E820Entry
addr=1048576
range_type=1
size=2146435072

[testsys.ethernet]
type=IGbE
BAR0=0
BAR0LegacyIO=false
BAR0Size=131072
BAR1=0
BAR1LegacyIO=false
BAR1Size=0
BAR2=0
BAR2LegacyIO=false
BAR2Size=0
BAR3=0
BAR3LegacyIO=false
BAR3Size=0
BAR4=0
BAR4LegacyIO=false
BAR4Size=0
BAR5=0
BAR5LegacyIO=false
BAR5Size=0
BIST=0
CacheLineSize=0
CardbusCIS=0
ClassCode=2
Command=0
DeviceID=4213
ExpansionROM=0
HeaderType=0
InterruptLine=17
InterruptPin=1
LatencyTimer=0
MaximumLatency=0
MinimumGrant=255
ProgIF=0
Revision=0
Status=0
SubClassCode=0
SubsystemID=4104
SubsystemVendorID=32902
VendorID=32902
clock=2000
config_latency=20000
fetch_comp_delay=10000
fetch_delay=10000
hardware_address=00:90:00:00:00:01
pci_bus=0
pci_dev=1
pci_func=0
phy_epid=896
phy_pid=680
pio_latency=30000
platform=testsys.pc
rx_desc_cache_size=64
rx_fifo_size=393216
rx_write_delay=0
system=testsys
tx_desc_cache_size=64
tx_fifo_size=393216
tx_read_delay=0
use_flow_control=false
wb_comp_delay=10000
wb_delay=10000
config=testsys.iobus.master[1]
dma=testsys.iobus.slave[1]
interface=etherlink.int0
pio=testsys.iobus.master[0]

[testsys.intel_mp_pointer]
type=X86IntelMPFloatingPointer
default_config=0
imcr_present=true
spec_rev=4

[testsys.intel_mp_table]
type=X86IntelMPConfigTable
children=base_entries00 base_entries01 base_entries02 base_entries03 base_entries04 base_entries05 base_entries06 base_entries07 base_entries08 base_entries09 base_entries10 base_entries11 base_entries12 base_entries13 base_entries14 base_entries15 base_entries16 base_entries17 base_entries18 base_entries19 base_entries20 base_entries21 base_entries22 base_entries23 base_entries24 base_entries25 base_entries26 base_entries27 base_entries28 base_entries29 base_entries30 base_entries31 base_entries32 base_entries33 ext_entries
base_entries=testsys.intel_mp_table.base_entries00 testsys.intel_mp_table.base_entries01 testsys.intel_mp_table.base_entries02 testsys.intel_mp_table.base_entries03 testsys.intel_mp_table.base_entries04 testsys.intel_mp_table.base_entries05 testsys.intel_mp_table.base_entries06 testsys.intel_mp_table.base_entries07 testsys.intel_mp_table.base_entries08 testsys.intel_mp_table.base_entries09 testsys.intel_mp_table.base_entries10 testsys.intel_mp_table.base_entries11 testsys.intel_mp_table.base_entries12 testsys.intel_mp_table.base_entries13 testsys.intel_mp_table.base_entries14 testsys.intel_mp_table.base_entries15 testsys.intel_mp_table.base_entries16 testsys.intel_mp_table.base_entries17 testsys.intel_mp_table.base_entries18 testsys.intel_mp_table.base_entries19 testsys.intel_mp_table.base_entries20 testsys.intel_mp_table.base_entries21 testsys.intel_mp_table.base_entries22 testsys.intel_mp_table.base_entries23 testsys.intel_mp_table.base_entries24 testsys.intel_mp_table.base_entries25 testsys.intel_mp_table.base_entries26 testsys.intel_mp_table.base_entries27 testsys.intel_mp_table.base_entries28 testsys.intel_mp_table.base_entries29 testsys.intel_mp_table.base_entries30 testsys.intel_mp_table.base_entries31 testsys.intel_mp_table.base_entries32 testsys.intel_mp_table.base_entries33
ext_entries=testsys.intel_mp_table.ext_entries
local_apic=4276092928
oem_id=
oem_table_addr=0
oem_table_size=0
product_id=
spec_rev=4

[testsys.intel_mp_table.base_entries00]
type=X86IntelMPProcessor
bootstrap=true
enable=true
family=0
feature_flags=0
local_apic_id=0
local_apic_version=20
model=0
stepping=0

[testsys.intel_mp_table.base_entries01]
type=X86IntelMPIOAPIC
address=4273995776
enable=true
id=1
version=17

[testsys.intel_mp_table.base_entries02]
type=X86IntelMPBus
bus_id=0
bus_type=PCI

[testsys.intel_mp_table.base_entries03]
type=X86IntelMPBus
bus_id=1
bus_type=ISA

[testsys.intel_mp_table.base_entries04]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=16
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=0
source_bus_irq=16
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries05]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=17
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=0
source_bus_irq=4
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries06]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=0
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries07]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=2
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=0
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries08]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=1
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries09]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=1
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=1
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries10]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=3
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries11]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=3
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=3
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries12]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=4
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries13]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=4
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=4
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries14]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=5
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries15]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=5
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=5
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries16]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=6
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries17]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=6
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=6
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries18]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=7
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries19]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=7
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=7
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries20]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=8
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries21]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=8
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=8
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries22]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=9
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries23]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=9
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=9
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries24]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=10
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries25]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=10
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=10
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries26]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=11
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries27]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=11
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=11
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries28]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=12
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries29]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=12
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=12
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries30]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=13
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries31]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=13
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=13
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries32]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=0
interrupt_type=ExtInt
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=14
trigger=ConformTrigger

[testsys.intel_mp_table.base_entries33]
type=X86IntelMPIOIntAssignment
dest_io_apic_id=1
dest_io_apic_intin=14
interrupt_type=INT
polarity=ConformPolarity
source_bus_id=1
source_bus_irq=14
trigger=ConformTrigger

[testsys.intel_mp_table.ext_entries]
type=X86IntelMPBusHierarchy
bus_id=1
parent_bus=0
subtractive_decode=true

[testsys.intrctrl]
type=IntrControl
sys=testsys

[testsys.iobus]
type=NoncoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=true
width=8
default=testsys.pc.pciconfig.pio
master=testsys.ethernet.pio testsys.ethernet.config testsys.apicbridge.slave testsys.pc.south_bridge.cmos.pio testsys.pc.south_bridge.dma1.pio testsys.pc.south_bridge.ide.pio testsys.pc.south_bridge.ide.config testsys.pc.south_bridge.keyboard.pio testsys.pc.south_bridge.pic1.pio testsys.pc.south_bridge.pic2.pio testsys.pc.south_bridge.pit.pio testsys.pc.south_bridge.speaker.pio testsys.pc.south_bridge.io_apic.pio testsys.pc.i_dont_exist.pio testsys.pc.behind_pci.pio testsys.pc.com_1.pio testsys.pc.fake_com_2.pio testsys.pc.fake_com_3.pio testsys.pc.fake_com_4.pio testsys.pc.fake_floppy.pio testsys.iocache.cpu_side
slave=testsys.bridge.master testsys.ethernet.dma testsys.pc.south_bridge.ide.dma testsys.pc.south_bridge.io_apic.int_master

[testsys.iocache]
type=BaseCache
addr_ranges=0:2147483647
alg=LRU
assoc=8
block_size=64
clock=1
forward_snoops=false
hash_delay=1
hit_latency=10000
is_top_level=true
max_miss_count=0
mshrs=20
nebit=4
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
response_latency=10000
set_mask=0
size=1024
subblock_size=0
system=testsys
tgts_per_mshr=12
trace_addr=0
two_queue=false
write_buffers=8
cpu_side=testsys.iobus.master[20]
mem_side=testsys.membus.slave[2]

[testsys.l2]
type=BaseCache
addr_ranges=0:18446744073709551615
alg=NEWCACHE
assoc=4096
block_size=64
clock=1
forward_snoops=true
hash_delay=1
hit_latency=3300
is_top_level=false
max_miss_count=0
mshrs=20
nebit=4
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
response_latency=3300
set_mask=0
size=262144
subblock_size=0
system=testsys
tgts_per_mshr=12
trace_addr=0
two_queue=false
write_buffers=8
cpu_side=testsys.tol2bus.master[0]
mem_side=testsys.tol3bus.slave[0]

[testsys.l3]
type=BaseCache
addr_ranges=0:18446744073709551615
alg=LRU
assoc=16
block_size=64
clock=1
forward_snoops=true
hash_delay=1
hit_latency=11700
is_top_level=false
max_miss_count=0
mshrs=32
nebit=4
prefetch_on_access=false
prefetcher=Null
prioritizeRequests=false
repl=Null
response_latency=11700
set_mask=0
size=2097152
subblock_size=0
system=testsys
tgts_per_mshr=12
trace_addr=0
two_queue=false
write_buffers=8
cpu_side=testsys.tol3bus.master[0]
mem_side=testsys.membus.slave[3]

[testsys.membus]
type=CoherentBus
children=badaddr_responder
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=8
default=testsys.membus.badaddr_responder.pio
master=testsys.physmem.port testsys.bridge.slave testsys.cpu.interrupts.pio testsys.cpu.interrupts.int_slave
slave=testsys.apicbridge.master testsys.system_port testsys.iocache.mem_side testsys.l3.mem_side testsys.cpu.interrupts.int_master

[testsys.membus.badaddr_responder]
type=IsaFake
clock=1
fake_mem=false
pio_addr=0
pio_latency=100000
pio_size=8
ret_bad_addr=true
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.membus.default

[testsys.pc]
type=Pc
children=behind_pci com_1 fake_com_2 fake_com_3 fake_com_4 fake_floppy i_dont_exist pciconfig south_bridge terminal
intrctrl=testsys.intrctrl
system=testsys

[testsys.pc.behind_pci]
type=IsaFake
clock=1
fake_mem=false
pio_addr=9223372036854779128
pio_latency=100000
pio_size=8
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.iobus.master[14]

[testsys.pc.com_1]
type=Uart8250
children=terminal
clock=1
pio_addr=9223372036854776824
pio_latency=100000
platform=testsys.pc
system=testsys
terminal=testsys.pc.com_1.terminal
pio=testsys.iobus.master[15]

[testsys.pc.com_1.terminal]
type=Terminal
intr_control=testsys.intrctrl
number=0
output=true
port=3456

[testsys.pc.com_1.terminal]
type=Terminal
intr_control=testsys.intrctrl
number=0
output=true
port=3456

[testsys.pc.fake_com_2]
type=IsaFake
clock=1
fake_mem=false
pio_addr=9223372036854776568
pio_latency=100000
pio_size=8
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.iobus.master[16]

[testsys.pc.fake_com_3]
type=IsaFake
clock=1
fake_mem=false
pio_addr=9223372036854776808
pio_latency=100000
pio_size=8
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.iobus.master[17]

[testsys.pc.fake_com_4]
type=IsaFake
clock=1
fake_mem=false
pio_addr=9223372036854776552
pio_latency=100000
pio_size=8
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.iobus.master[18]

[testsys.pc.fake_floppy]
type=IsaFake
clock=1
fake_mem=false
pio_addr=9223372036854776818
pio_latency=100000
pio_size=2
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.iobus.master[19]

[testsys.pc.i_dont_exist]
type=IsaFake
clock=1
fake_mem=false
pio_addr=9223372036854775936
pio_latency=100000
pio_size=1
ret_bad_addr=false
ret_data16=65535
ret_data32=4294967295
ret_data64=18446744073709551615
ret_data8=255
system=testsys
update_data=false
warn_access=
pio=testsys.iobus.master[13]

[testsys.pc.pciconfig]
type=PciConfigAll
bus=0
clock=1
pio_latency=30000
platform=testsys.pc
size=16777216
system=testsys
pio=testsys.iobus.default

[testsys.pc.south_bridge]
type=SouthBridge
children=cmos dma1 ide int_lines0 int_lines1 int_lines2 int_lines3 int_lines4 int_lines5 int_lines6 io_apic keyboard pic1 pic2 pit speaker
cmos=testsys.pc.south_bridge.cmos
dma1=testsys.pc.south_bridge.dma1
io_apic=testsys.pc.south_bridge.io_apic
keyboard=testsys.pc.south_bridge.keyboard
pic1=testsys.pc.south_bridge.pic1
pic2=testsys.pc.south_bridge.pic2
pit=testsys.pc.south_bridge.pit
platform=testsys.pc
speaker=testsys.pc.south_bridge.speaker

[testsys.pc.south_bridge.cmos]
type=Cmos
children=int_pin
clock=1
int_pin=testsys.pc.south_bridge.cmos.int_pin
pio_addr=9223372036854775920
pio_latency=100000
system=testsys
time=Sun Jan  1 00:00:00 2012
pio=testsys.iobus.master[3]

[testsys.pc.south_bridge.cmos.int_pin]
type=X86IntSourcePin

[testsys.pc.south_bridge.dma1]
type=I8237
clock=1
pio_addr=9223372036854775808
pio_latency=100000
system=testsys
pio=testsys.iobus.master[4]

[testsys.pc.south_bridge.ide]
type=IdeController
children=disks0 disks1
BAR0=496
BAR0LegacyIO=true
BAR0Size=8
BAR1=1012
BAR1LegacyIO=true
BAR1Size=3
BAR2=368
BAR2LegacyIO=true
BAR2Size=8
BAR3=884
BAR3LegacyIO=true
BAR3Size=3
BAR4=1
BAR4LegacyIO=false
BAR4Size=16
BAR5=1
BAR5LegacyIO=false
BAR5Size=0
BIST=0
CacheLineSize=0
CardbusCIS=0
ClassCode=1
Command=0
DeviceID=28945
ExpansionROM=0
HeaderType=0
InterruptLine=14
InterruptPin=1
LatencyTimer=0
MaximumLatency=0
MinimumGrant=0
ProgIF=128
Revision=0
Status=640
SubClassCode=1
SubsystemID=0
SubsystemVendorID=0
VendorID=32902
clock=1
config_latency=20000
ctrl_offset=0
disks=testsys.pc.south_bridge.ide.disks0 testsys.pc.south_bridge.ide.disks1
io_shift=0
pci_bus=0
pci_dev=4
pci_func=0
pio_latency=30000
platform=testsys.pc
system=testsys
config=testsys.iobus.master[6]
dma=testsys.iobus.slave[2]
pio=testsys.iobus.master[5]

[testsys.pc.south_bridge.ide.disks0]
type=IdeDisk
children=image
delay=1000000
driveID=master
image=testsys.pc.south_bridge.ide.disks0.image

[testsys.pc.south_bridge.ide.disks0.image]
type=CowDiskImage
children=child
child=testsys.pc.south_bridge.ide.disks0.image.child
image_file=
read_only=false
table_size=65536

[testsys.pc.south_bridge.ide.disks0.image.child]
type=RawDiskImage
image_file=/home/haow/newcache_v2/system/x86/disks/ain.img
read_only=true

[testsys.pc.south_bridge.ide.disks1]
type=IdeDisk
children=image
delay=1000000
driveID=master
image=testsys.pc.south_bridge.ide.disks1.image

[testsys.pc.south_bridge.ide.disks1.image]
type=CowDiskImage
children=child
child=testsys.pc.south_bridge.ide.disks1.image.child
image_file=
read_only=false
table_size=65536

[testsys.pc.south_bridge.ide.disks1.image.child]
type=RawDiskImage
image_file=/home/haow/newcache_v2/system/x86/disks/linux-bigswap2.img
read_only=true

[testsys.pc.south_bridge.int_lines0]
type=X86IntLine
children=sink
sink=testsys.pc.south_bridge.int_lines0.sink
source=testsys.pc.south_bridge.pic1.output

[testsys.pc.south_bridge.int_lines0.sink]
type=X86IntSinkPin
device=testsys.pc.south_bridge.io_apic
number=0

[testsys.pc.south_bridge.int_lines1]
type=X86IntLine
children=sink
sink=testsys.pc.south_bridge.int_lines1.sink
source=testsys.pc.south_bridge.pic2.output

[testsys.pc.south_bridge.int_lines1.sink]
type=X86IntSinkPin
device=testsys.pc.south_bridge.pic1
number=2

[testsys.pc.south_bridge.int_lines2]
type=X86IntLine
children=sink
sink=testsys.pc.south_bridge.int_lines2.sink
source=testsys.pc.south_bridge.cmos.int_pin

[testsys.pc.south_bridge.int_lines2.sink]
type=X86IntSinkPin
device=testsys.pc.south_bridge.pic2
number=0

[testsys.pc.south_bridge.int_lines3]
type=X86IntLine
children=sink
sink=testsys.pc.south_bridge.int_lines3.sink
source=testsys.pc.south_bridge.pit.int_pin

[testsys.pc.south_bridge.int_lines3.sink]
type=X86IntSinkPin
device=testsys.pc.south_bridge.pic1
number=0

[testsys.pc.south_bridge.int_lines4]
type=X86IntLine
children=sink
sink=testsys.pc.south_bridge.int_lines4.sink
source=testsys.pc.south_bridge.pit.int_pin

[testsys.pc.south_bridge.int_lines4.sink]
type=X86IntSinkPin
device=testsys.pc.south_bridge.io_apic
number=2

[testsys.pc.south_bridge.int_lines5]
type=X86IntLine
children=sink
sink=testsys.pc.south_bridge.int_lines5.sink
source=testsys.pc.south_bridge.keyboard.keyboard_int_pin

[testsys.pc.south_bridge.int_lines5.sink]
type=X86IntSinkPin
device=testsys.pc.south_bridge.io_apic
number=1

[testsys.pc.south_bridge.int_lines6]
type=X86IntLine
children=sink
sink=testsys.pc.south_bridge.int_lines6.sink
source=testsys.pc.south_bridge.keyboard.mouse_int_pin

[testsys.pc.south_bridge.int_lines6.sink]
type=X86IntSinkPin
device=testsys.pc.south_bridge.io_apic
number=12

[testsys.pc.south_bridge.io_apic]
type=I82094AA
apic_id=1
clock=1
external_int_pic=testsys.pc.south_bridge.pic1
int_latency=1000
pio_addr=4273995776
pio_latency=100000
system=testsys
int_master=testsys.iobus.slave[3]
pio=testsys.iobus.master[12]

[testsys.pc.south_bridge.keyboard]
type=I8042
children=keyboard_int_pin mouse_int_pin
clock=1
command_port=9223372036854775908
data_port=9223372036854775904
keyboard_int_pin=testsys.pc.south_bridge.keyboard.keyboard_int_pin
mouse_int_pin=testsys.pc.south_bridge.keyboard.mouse_int_pin
pio_addr=0
pio_latency=100000
system=testsys
pio=testsys.iobus.master[7]

[testsys.pc.south_bridge.keyboard.keyboard_int_pin]
type=X86IntSourcePin

[testsys.pc.south_bridge.keyboard.mouse_int_pin]
type=X86IntSourcePin

[testsys.pc.south_bridge.pic1]
type=I8259
children=output
clock=1
mode=I8259Master
output=testsys.pc.south_bridge.pic1.output
pio_addr=9223372036854775840
pio_latency=100000
slave=testsys.pc.south_bridge.pic2
system=testsys
pio=testsys.iobus.master[8]

[testsys.pc.south_bridge.pic1.output]
type=X86IntSourcePin

[testsys.pc.south_bridge.pic2]
type=I8259
children=output
clock=1
mode=I8259Slave
output=testsys.pc.south_bridge.pic2.output
pio_addr=9223372036854775968
pio_latency=100000
slave=Null
system=testsys
pio=testsys.iobus.master[9]

[testsys.pc.south_bridge.pic2.output]
type=X86IntSourcePin

[testsys.pc.south_bridge.pit]
type=I8254
children=int_pin
clock=1
int_pin=testsys.pc.south_bridge.pit.int_pin
pio_addr=9223372036854775872
pio_latency=100000
system=testsys
pio=testsys.iobus.master[10]

[testsys.pc.south_bridge.pit.int_pin]
type=X86IntSourcePin

[testsys.pc.south_bridge.speaker]
type=PcSpeaker
clock=1
i8254=testsys.pc.south_bridge.pit
pio_addr=9223372036854775905
pio_latency=100000
system=testsys
pio=testsys.iobus.master[11]

[testsys.physmem]
type=SimpleMemory
bandwidth=73.000000
clock=1
conf_table_reported=false
in_addr_map=true
latency=66700
latency_var=0
null=false
range=0:2147483647
zero=false
port=testsys.membus.master[0]

[testsys.smbios_table]
type=X86SMBiosSMBiosTable
children=structures
major_version=2
minor_version=5
structures=testsys.smbios_table.structures

[testsys.smbios_table.structures]
type=X86SMBiosBiosInformation
characteristic_ext_bytes=
characteristics=
emb_cont_firmware_major=0
emb_cont_firmware_minor=0
major=0
minor=0
release_date=06/08/2008
rom_size=0
starting_addr_segment=0
vendor=
version=

[testsys.switch_cpus]
type=DerivO3CPU
children=dtb fuPool itb tracer
BTBEntries=4096
BTBTagSize=16
LFSTSize=1024
LQEntries=32
LSQCheckLoads=true
LSQDepCheckShift=4
RASSize=16
SQEntries=32
SSITSize=1024
activity=0
backComSize=5
cachePorts=200
checker=Null
choiceCtrBits=2
choicePredictorSize=8192
clock=333
commitToDecodeDelay=1
commitToFetchDelay=1
commitToIEWDelay=1
commitToRenameDelay=1
commitWidth=8
cpu_id=0
decodeToFetchDelay=1
decodeToRenameDelay=1
decodeWidth=8
defer_registration=true
dispatchWidth=8
do_checkpoint_insts=true
do_quiesce=true
do_statistics_insts=true
dtb=testsys.switch_cpus.dtb
fetchToDecodeDelay=1
fetchTrapLatency=1
fetchWidth=8
forwardComSize=5
fuPool=testsys.switch_cpus.fuPool
function_trace=false
function_trace_start=0
globalCtrBits=2
globalHistoryBits=13
globalPredictorSize=8192
iewToCommitDelay=1
iewToDecodeDelay=1
iewToFetchDelay=1
iewToRenameDelay=1
instShiftAmt=2
interrupts=Null
issueToExecuteDelay=1
issueWidth=8
itb=testsys.switch_cpus.itb
localCtrBits=2
localHistoryBits=11
localHistoryTableSize=2048
localPredictorSize=2048
max_insts_all_threads=0
max_insts_any_thread=1000000000
max_loads_all_threads=0
max_loads_any_thread=0
needsTSO=true
numIQEntries=64
numPhysFloatRegs=256
numPhysIntRegs=256
numROBEntries=192
numRobs=1
numThreads=1
predType=tournament
profile=0
progress_interval=0
renameToDecodeDelay=1
renameToFetchDelay=1
renameToIEWDelay=2
renameToROBDelay=1
renameWidth=8
smtCommitPolicy=RoundRobin
smtFetchPolicy=SingleThread
smtIQPolicy=Partitioned
smtIQThreshold=100
smtLSQPolicy=Partitioned
smtLSQThreshold=100
smtNumFetchingThreads=1
smtROBPolicy=Partitioned
smtROBThreshold=100
squashWidth=8
store_set_clear_period=250000
system=testsys
tracer=testsys.switch_cpus.tracer
trapLatency=13
wbDepth=1
wbWidth=8
workload=

[testsys.switch_cpus.dtb]
type=X86TLB
children=walker
numThreads=16
size=64
walker=testsys.switch_cpus.dtb.walker

[testsys.switch_cpus.dtb.walker]
type=X86PagetableWalker
clock=1
system=testsys

[testsys.switch_cpus.fuPool]
type=FUPool
children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8
FUList=testsys.switch_cpus.fuPool.FUList0 testsys.switch_cpus.fuPool.FUList1 testsys.switch_cpus.fuPool.FUList2 testsys.switch_cpus.fuPool.FUList3 testsys.switch_cpus.fuPool.FUList4 testsys.switch_cpus.fuPool.FUList5 testsys.switch_cpus.fuPool.FUList6 testsys.switch_cpus.fuPool.FUList7 testsys.switch_cpus.fuPool.FUList8

[testsys.switch_cpus.fuPool.FUList0]
type=FUDesc
children=opList
count=6
opList=testsys.switch_cpus.fuPool.FUList0.opList

[testsys.switch_cpus.fuPool.FUList0.opList]
type=OpDesc
issueLat=1
opClass=IntAlu
opLat=1

[testsys.switch_cpus.fuPool.FUList1]
type=FUDesc
children=opList0 opList1
count=2
opList=testsys.switch_cpus.fuPool.FUList1.opList0 testsys.switch_cpus.fuPool.FUList1.opList1

[testsys.switch_cpus.fuPool.FUList1.opList0]
type=OpDesc
issueLat=1
opClass=IntMult
opLat=3

[testsys.switch_cpus.fuPool.FUList1.opList1]
type=OpDesc
issueLat=19
opClass=IntDiv
opLat=20

[testsys.switch_cpus.fuPool.FUList2]
type=FUDesc
children=opList0 opList1 opList2
count=4
opList=testsys.switch_cpus.fuPool.FUList2.opList0 testsys.switch_cpus.fuPool.FUList2.opList1 testsys.switch_cpus.fuPool.FUList2.opList2

[testsys.switch_cpus.fuPool.FUList2.opList0]
type=OpDesc
issueLat=1
opClass=FloatAdd
opLat=2

[testsys.switch_cpus.fuPool.FUList2.opList1]
type=OpDesc
issueLat=1
opClass=FloatCmp
opLat=2

[testsys.switch_cpus.fuPool.FUList2.opList2]
type=OpDesc
issueLat=1
opClass=FloatCvt
opLat=2

[testsys.switch_cpus.fuPool.FUList3]
type=FUDesc
children=opList0 opList1 opList2
count=2
opList=testsys.switch_cpus.fuPool.FUList3.opList0 testsys.switch_cpus.fuPool.FUList3.opList1 testsys.switch_cpus.fuPool.FUList3.opList2

[testsys.switch_cpus.fuPool.FUList3.opList0]
type=OpDesc
issueLat=1
opClass=FloatMult
opLat=4

[testsys.switch_cpus.fuPool.FUList3.opList1]
type=OpDesc
issueLat=12
opClass=FloatDiv
opLat=12

[testsys.switch_cpus.fuPool.FUList3.opList2]
type=OpDesc
issueLat=24
opClass=FloatSqrt
opLat=24

[testsys.switch_cpus.fuPool.FUList4]
type=FUDesc
children=opList
count=0
opList=testsys.switch_cpus.fuPool.FUList4.opList

[testsys.switch_cpus.fuPool.FUList4.opList]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[testsys.switch_cpus.fuPool.FUList5]
type=FUDesc
children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19
count=4
opList=testsys.switch_cpus.fuPool.FUList5.opList00 testsys.switch_cpus.fuPool.FUList5.opList01 testsys.switch_cpus.fuPool.FUList5.opList02 testsys.switch_cpus.fuPool.FUList5.opList03 testsys.switch_cpus.fuPool.FUList5.opList04 testsys.switch_cpus.fuPool.FUList5.opList05 testsys.switch_cpus.fuPool.FUList5.opList06 testsys.switch_cpus.fuPool.FUList5.opList07 testsys.switch_cpus.fuPool.FUList5.opList08 testsys.switch_cpus.fuPool.FUList5.opList09 testsys.switch_cpus.fuPool.FUList5.opList10 testsys.switch_cpus.fuPool.FUList5.opList11 testsys.switch_cpus.fuPool.FUList5.opList12 testsys.switch_cpus.fuPool.FUList5.opList13 testsys.switch_cpus.fuPool.FUList5.opList14 testsys.switch_cpus.fuPool.FUList5.opList15 testsys.switch_cpus.fuPool.FUList5.opList16 testsys.switch_cpus.fuPool.FUList5.opList17 testsys.switch_cpus.fuPool.FUList5.opList18 testsys.switch_cpus.fuPool.FUList5.opList19

[testsys.switch_cpus.fuPool.FUList5.opList00]
type=OpDesc
issueLat=1
opClass=SimdAdd
opLat=1

[testsys.switch_cpus.fuPool.FUList5.opList01]
type=OpDesc
issueLat=1
opClass=SimdAddAcc
opLat=1

[testsys.switch_cpus.fuPool.FUList5.opList02]
type=OpDesc
issueLat=1
opClass=SimdAlu
opLat=1

[testsys.switch_cpus.fuPool.FUList5.opList03]
type=OpDesc
issueLat=1
opClass=SimdCmp
opLat=1

[testsys.switch_cpus.fuPool.FUList5.opList04]
type=OpDesc
issueLat=1
opClass=SimdCvt
opLat=1

[testsys.switch_cpus.fuPool.FUList5.opList05]
type=OpDesc
issueLat=1
opClass=SimdMisc
opLat=1

[testsys.switch_cpus.fuPool.FUList5.opList06]
type=OpDesc
issueLat=1
opClass=SimdMult
opLat=1

[testsys.switch_cpus.fuPool.FUList5.opList07]
type=OpDesc
issueLat=1
opClass=SimdMultAcc
opLat=1

[testsys.switch_cpus.fuPool.FUList5.opList08]
type=OpDesc
issueLat=1
opClass=SimdShift
opLat=1

[testsys.switch_cpus.fuPool.FUList5.opList09]
type=OpDesc
issueLat=1
opClass=SimdShiftAcc
opLat=1

[testsys.switch_cpus.fuPool.FUList5.opList10]
type=OpDesc
issueLat=1
opClass=SimdSqrt
opLat=1

[testsys.switch_cpus.fuPool.FUList5.opList11]
type=OpDesc
issueLat=1
opClass=SimdFloatAdd
opLat=1

[testsys.switch_cpus.fuPool.FUList5.opList12]
type=OpDesc
issueLat=1
opClass=SimdFloatAlu
opLat=1

[testsys.switch_cpus.fuPool.FUList5.opList13]
type=OpDesc
issueLat=1
opClass=SimdFloatCmp
opLat=1

[testsys.switch_cpus.fuPool.FUList5.opList14]
type=OpDesc
issueLat=1
opClass=SimdFloatCvt
opLat=1

[testsys.switch_cpus.fuPool.FUList5.opList15]
type=OpDesc
issueLat=1
opClass=SimdFloatDiv
opLat=1

[testsys.switch_cpus.fuPool.FUList5.opList16]
type=OpDesc
issueLat=1
opClass=SimdFloatMisc
opLat=1

[testsys.switch_cpus.fuPool.FUList5.opList17]
type=OpDesc
issueLat=1
opClass=SimdFloatMult
opLat=1

[testsys.switch_cpus.fuPool.FUList5.opList18]
type=OpDesc
issueLat=1
opClass=SimdFloatMultAcc
opLat=1

[testsys.switch_cpus.fuPool.FUList5.opList19]
type=OpDesc
issueLat=1
opClass=SimdFloatSqrt
opLat=1

[testsys.switch_cpus.fuPool.FUList6]
type=FUDesc
children=opList
count=0
opList=testsys.switch_cpus.fuPool.FUList6.opList

[testsys.switch_cpus.fuPool.FUList6.opList]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[testsys.switch_cpus.fuPool.FUList7]
type=FUDesc
children=opList0 opList1
count=4
opList=testsys.switch_cpus.fuPool.FUList7.opList0 testsys.switch_cpus.fuPool.FUList7.opList1

[testsys.switch_cpus.fuPool.FUList7.opList0]
type=OpDesc
issueLat=1
opClass=MemRead
opLat=1

[testsys.switch_cpus.fuPool.FUList7.opList1]
type=OpDesc
issueLat=1
opClass=MemWrite
opLat=1

[testsys.switch_cpus.fuPool.FUList8]
type=FUDesc
children=opList
count=1
opList=testsys.switch_cpus.fuPool.FUList8.opList

[testsys.switch_cpus.fuPool.FUList8.opList]
type=OpDesc
issueLat=3
opClass=IprAccess
opLat=3

[testsys.switch_cpus.itb]
type=X86TLB
children=walker
numThreads=16
size=64
walker=testsys.switch_cpus.itb.walker

[testsys.switch_cpus.itb.walker]
type=X86PagetableWalker
clock=1
system=testsys

[testsys.switch_cpus.tracer]
type=ExeTracer

[testsys.tol2bus]
type=CoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=8
master=testsys.l2.cpu_side
slave=testsys.cpu.icache.mem_side testsys.cpu.dcache.mem_side testsys.cpu.itb_walker_cache.mem_side testsys.cpu.dtb_walker_cache.mem_side

[testsys.tol3bus]
type=CoherentBus
block_size=64
clock=1000
header_cycles=1
use_default_range=false
width=8
master=testsys.l3.cpu_side
slave=testsys.l2.mem_side

