[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 1335258 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 22850189 us
[CONV_TIMER] Total_Conv: 24186368 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 1265225 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 24773939 us
[CONV_TIMER] Total_Conv: 26040110 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 1316731 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 25003043 us
[CONV_TIMER] Total_Conv: 26320707 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 1340054 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 25029831 us
[CONV_TIMER] Total_Conv: 26370824 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 1293696 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 24593894 us
[CONV_TIMER] Total_Conv: 25888530 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 1299950 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 24904180 us
[CONV_TIMER] Total_Conv: 26205073 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 1301038 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 24309159 us
[CONV_TIMER] Total_Conv: 25614827 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 318106 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 13156490 us
[CONV_TIMER] Total_Conv: 13475540 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 655605 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 26693756 us
[CONV_TIMER] Total_Conv: 27351896 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 59124 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 1091129 us
[CONV_TIMER] Total_Conv: 1151198 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 620518 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 26626665 us
[CONV_TIMER] Total_Conv: 27248120 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 670554 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 26409912 us
[CONV_TIMER] Total_Conv: 27081397 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 608412 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 26724344 us
[CONV_TIMER] Total_Conv: 27333695 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 648189 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 27032358 us
[CONV_TIMER] Total_Conv: 27681490 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 643951 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 26828845 us
[CONV_TIMER] Total_Conv: 27473740 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 670260 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 26521917 us
[CONV_TIMER] Total_Conv: 27193129 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 172109 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 13501730 us
[CONV_TIMER] Total_Conv: 13674776 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 310191 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 26690561 us
[CONV_TIMER] Total_Conv: 27001681 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 27818 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 1472179 us
[CONV_TIMER] Total_Conv: 1502167 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 359339 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 26475172 us
[CONV_TIMER] Total_Conv: 26835445 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 343464 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 26484824 us
[CONV_TIMER] Total_Conv: 26829237 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 315936 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 26873579 us
[CONV_TIMER] Total_Conv: 27190462 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 329205 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 26661829 us
[CONV_TIMER] Total_Conv: 26991982 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 312417 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 26347468 us
[CONV_TIMER] Total_Conv: 26662849 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 385081 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 26863823 us
[CONV_TIMER] Total_Conv: 27249862 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 320687 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 26357137 us
[CONV_TIMER] Total_Conv: 26678763 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 325710 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 27058829 us
[CONV_TIMER] Total_Conv: 27385479 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 335565 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 26782128 us
[CONV_TIMER] Total_Conv: 27118631 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 351358 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 26560038 us
[CONV_TIMER] Total_Conv: 26916041 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 87767 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 14306443 us
[CONV_TIMER] Total_Conv: 14395147 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 175451 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 28468183 us
[CONV_TIMER] Total_Conv: 28644575 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 16738 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 1537978 us
[CONV_TIMER] Total_Conv: 1555641 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 169406 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 28327136 us
[CONV_TIMER] Total_Conv: 28503168 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 180343 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 28388395 us
[CONV_TIMER] Total_Conv: 28571271 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 167935 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 28281360 us
[CONV_TIMER] Total_Conv: 28450254 us
[CONV_TIMER] ===== SUMMARY =====
[CONV_TIMER] Im2col: 170681 us
[CONV_TIMER] cpu_backend_gemm::Gemm: 28325693 us
[CONV_TIMER] Total_Conv: 28497308 us
