strict digraph "compose( ,  )" {
	node [label="\N"];
	"24:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f956f77d610>",
		fillcolor=lightcyan,
		label="24:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f956f766090>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:CA" -> "24:IF"	[cond="[]",
		lineno=None];
	"30:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f9570f7f450>",
		fillcolor=lightcyan,
		label="30:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"30:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f956f3d8310>",
		fillcolor=springgreen,
		label="30:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:CA" -> "30:IF"	[cond="[]",
		lineno=None];
	"27:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f956f7e0650>",
		fillcolor=springgreen,
		label="27:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"28:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f956f786510>",
		fillcolor=cadetblue,
		label="28:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f956f786510>]",
		style=filled,
		typ=BlockingSubstitution];
	"27:IF" -> "28:BS"	[cond="['x']",
		label="!(x)",
		lineno=27];
	"27:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f956f7e0d10>",
		fillcolor=cadetblue,
		label="27:BS
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f956f7e0d10>]",
		style=filled,
		typ=BlockingSubstitution];
	"27:IF" -> "27:BS"	[cond="['x']",
		label=x,
		lineno=27];
	"Leaf_36:AL"	[def_var="['present_state']",
		label="Leaf_36:AL"];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f956f763ed0>",
		clk_sens=False,
		fillcolor=gold,
		label="18:AL",
		sens="['present_state', 'x']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"Leaf_36:AL" -> "18:AL";
	"42:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f956f3d8690>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="42:AS
z = (present_state == S101)? 1 : 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_36:AL" -> "42:AS";
	"25:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f95738c5d10>",
		fillcolor=cadetblue,
		label="25:BS
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f95738c5d10>]",
		style=filled,
		typ=BlockingSubstitution];
	"24:IF" -> "25:BS"	[cond="['x']",
		label="!((~x))",
		lineno=24];
	"24:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f956f766350>",
		fillcolor=cadetblue,
		label="24:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f956f766350>]",
		style=filled,
		typ=BlockingSubstitution];
	"24:IF" -> "24:BS"	[cond="['x']",
		label="(~x)",
		lineno=24];
	"22:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f956f766650>",
		fillcolor=cadetblue,
		label="22:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f956f766650>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_18:AL"	[def_var="['next_state']",
		label="Leaf_18:AL"];
	"22:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"38:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f956f3d8fd0>",
		fillcolor=firebrick,
		label="38:NS
present_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f956f3d8fd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"38:NS" -> "Leaf_36:AL"	[cond="[]",
		lineno=None];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f956f3d8bd0>",
		fillcolor=cadetblue,
		label="31:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f956f3d8bd0>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"21:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f956f771050>",
		fillcolor=cadetblue,
		label="21:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f956f771050>]",
		style=filled,
		typ=BlockingSubstitution];
	"21:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"27:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f956f766850>",
		fillcolor=lightcyan,
		label="27:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CA" -> "27:IF"	[cond="[]",
		lineno=None];
	"30:IF" -> "31:BS"	[cond="['x']",
		label="!((~x))",
		lineno=30];
	"30:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f956f3d8350>",
		fillcolor=cadetblue,
		label="30:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f956f3d8350>]",
		style=filled,
		typ=BlockingSubstitution];
	"30:IF" -> "30:BS"	[cond="['x']",
		label="(~x)",
		lineno=30];
	"28:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f956f763890>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f956f766f50>",
		fillcolor=linen,
		label="20:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"19:BL" -> "20:CS"	[cond="[]",
		lineno=None];
	"36:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f956f3d8a50>",
		clk_sens=True,
		fillcolor=gold,
		label="36:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"37:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f956f3d8990>",
		fillcolor=turquoise,
		label="37:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"36:AL" -> "37:BL"	[cond="[]",
		lineno=None];
	"25:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"Leaf_18:AL" -> "36:AL";
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f956f77d6d0>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"21:IF" -> "22:BS"	[cond="['x']",
		label="!(x)",
		lineno=21];
	"21:IF" -> "21:BS"	[cond="['x']",
		label=x,
		lineno=21];
	"38:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f956f3d89d0>",
		fillcolor=springgreen,
		label="38:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"38:IF" -> "38:NS"	[cond="['reset']",
		label=reset,
		lineno=38];
	"39:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f956f3d8650>",
		fillcolor=firebrick,
		label="39:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f956f3d8650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"38:IF" -> "39:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=38];
	"20:CS" -> "24:CA"	[cond="['present_state']",
		label=present_state,
		lineno=20];
	"20:CS" -> "30:CA"	[cond="['present_state']",
		label=present_state,
		lineno=20];
	"20:CS" -> "27:CA"	[cond="['present_state']",
		label=present_state,
		lineno=20];
	"21:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f956f70e290>",
		fillcolor=lightcyan,
		label="21:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"20:CS" -> "21:CA"	[cond="['present_state']",
		label=present_state,
		lineno=20];
	"27:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"21:CA" -> "21:IF"	[cond="[]",
		lineno=None];
	"24:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"30:BS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"39:NS" -> "Leaf_36:AL"	[cond="[]",
		lineno=None];
	"18:AL" -> "19:BL"	[cond="[]",
		lineno=None];
	"37:BL" -> "38:IF"	[cond="[]",
		lineno=None];
}
