plane	,	V_101
EEXIST	,	V_219
cmd_handler_mi_display_flip	,	F_67
"%s\n"	,	L_46
copy_gma_to_hva	,	F_89
"%s handler error\n"	,	L_47
"scan_start: start=%lx end=%lx\n"	,	L_49
stride	,	V_118
cmd_handler_mi_store_data_imm	,	F_76
"fail to copy guest ring buffer\n"	,	L_41
DERRMR	,	V_55
GENMASK	,	F_43
SPRSTRIDE	,	F_54
intel_vgpu	,	V_52
ARRAY_SIZE	,	F_49
unlikely	,	F_112
ggtt_mm	,	V_152
"base 0x%lx head 0x%lx tail 0x%lx\n"	,	L_53
unmap_src	,	V_166
devices	,	V_218
gmadr_bytes_in_cmd	,	V_63
MI_DISPLAY_FLIP_SKL_PLANE_2_B	,	V_116
MI_DISPLAY_FLIP_SKL_PLANE_2_A	,	V_114
"\nvgpu%d: aperture 0x%llx - 0x%llx, hidden 0x%llx - 0x%llx\n"	,	L_36
MI_DISPLAY_FLIP_SKL_PLANE_2_C	,	V_117
MI_WAIT_FOR_PLANE_C_FLIP_PENDING	,	V_124
BCS	,	V_61
MI_WAIT_FOR_PLANE_B_FLIP_PENDING	,	V_123
size	,	V_197
get_gma_bb_from_cmd	,	F_70
i915_gem_object_pin_map	,	F_102
pr_err	,	F_9
cmd_advance_default	,	F_46
gma	,	V_64
vgpu	,	V_28
RCS	,	V_60
shadow_va	,	V_199
decode_mi_display_flip	,	F_64
cmd_handler_mi_wait_for_event	,	F_69
e	,	V_14
tail	,	V_209
trace_cs_command	,	F_111
batch_buffer_needs_scan	,	F_92
i	,	V_19
drm_i915_gem_object	,	V_211
tile_val	,	V_104
bb_size	,	V_149
intel_gvt_in_force_nonpriv_whitelist	,	F_23
"\n%08x "	,	L_35
s	,	V_24
vgpu_aperture_gmadr_base	,	F_72
index_mode	,	V_65
v	,	V_99
ring_top	,	V_41
PIPE_CONTROL_POST_SYNC_OP_MASK	,	V_67
hash_for_each_safe	,	F_136
opcode	,	V_12
"scan workload error\n"	,	L_57
INTEL_GVT_INVALID_ADDR	,	V_131
"fail to shadow workload ring_buffer\n"	,	L_56
mmio_size	,	V_54
"%s access to (%x) outside of MMIO range\n"	,	L_17
gpa	,	V_147
info	,	V_15
cmd_handler_srm	,	F_41
req	,	V_207
ip_gma	,	V_38
is_shadowed_mmio	,	F_20
ret	,	V_49
IS_SKYLAKE	,	F_58
cmd_trace_buf	,	V_174
intel_gvt_init_cmd_parser	,	F_139
PIPE_FRMCOUNT_G4X	,	F_62
cmd_handler_mi_update_gtt	,	F_85
"command address audit fail name %s\n"	,	L_32
CACHELINE_BYTES	,	V_198
GVT_MAX_CMD_LENGTH	,	V_175
list	,	V_163
parser_exec_state	,	V_23
"cmd length exceed tracing limitation!\n"	,	L_45
OP_MI_BATCH_BUFFER_END	,	V_153
gmadr_dw_number	,	F_40
BATCH_BUFFER_INSTRUCTION	,	V_77
cmd_reg	,	F_33
check_mi_display_flip	,	F_65
CACHELINE_DWORDS	,	V_214
cmd_handler_mi_conditional_batch_buffer_end	,	F_84
PRIMARY_PLANE	,	V_110
surf_val	,	V_105
indirect_ctx	,	V_196
intel_gvt_clean_cmd_parser	,	F_138
I915_MAP_WB	,	V_164
unexpected_cmd	,	F_77
"ip_gma %lx out of range."	,	L_52
get_cmd_info	,	F_5
ring_decode_info	,	V_7
cmd_handler_mi_report_perf_count	,	F_79
engine	,	V_204
kmalloc	,	F_96
entry_obj	,	V_156
" ip_va(NULL)"	,	L_11
cmd_handler_mi_op_2e	,	F_80
cmd_handler_mi_op_2f	,	F_81
nr_sub_op	,	V_21
MI_DISPLAY_FLIP_SKL_PLANE_1_A	,	V_111
hlist	,	V_171
MI_DISPLAY_FLIP_SKL_PLANE_1_C	,	V_113
MI_DISPLAY_FLIP_SKL_PLANE_1_B	,	V_112
cost_pre_cmd_handler	,	V_172
device_info	,	V_53
obj	,	V_160
clean_cmd_table	,	F_135
SPRSURF	,	F_55
intel_gvt_scan_and_shadow_wa_ctx	,	F_128
hi	,	V_17
ENOMEM	,	V_159
i915_gem_object_put	,	F_106
"srm"	,	L_24
hash_for_each_possible	,	F_4
ring_tail	,	V_33
max_surface_size	,	V_136
dev_priv	,	V_59
GTT_PAGE_SIZE	,	V_137
pipe_control_notify	,	V_72
force_nonpriv_reg_handler	,	F_22
round_up	,	F_121
combine_wa_ctx	,	F_127
cost_cmd_handler	,	V_173
tmp	,	V_221
"BATCH_BUFFER"	,	L_8
async_flip	,	V_106
shadow_workload_ring_buffer	,	F_122
mi_flush_dw	,	V_140
i915_gem_object_set_to_cpu_domain	,	F_103
id	,	V_29
PIPE_CONTROL_MMIO_WRITE	,	V_68
"GTT"	,	L_9
"invalid MI display flip command\n"	,	L_30
"failed to set shadow batch to CPU\n"	,	L_40
SPRITE_B_FLIP_DONE	,	V_92
gtt	,	V_151
cmd_len	,	V_58
index	,	V_25
hash_add	,	F_110
"cannot change tile during async flip\n"	,	L_28
DSPSTRIDE	,	F_51
dw_len	,	V_44
put_obj	,	V_165
cmd	,	V_1
pending_events	,	V_74
gen8_decode_mi_display_flip	,	F_48
"failed to set shadow indirect ctx to CPU\n"	,	L_59
ip_va	,	V_26
ring_start	,	V_30
gma_tail	,	V_183
addr_type_update_snb	,	F_87
ring_size	,	V_31
hlist_node	,	V_220
cmd_handler_mi_clflush	,	F_83
"%s IP advance error\n"	,	L_48
_RING_CTL_BUF_SIZE	,	F_119
BATCH_BUFFER_ADR_SPACE_BIT	,	F_88
PRIMARY_A_FLIP_DONE	,	V_87
core_id	,	V_139
"(base:0x%lx, bottom: 0x%lx)\n"	,	L_51
"pipe_ctrl"	,	L_25
PIPE_B	,	V_88
PIPE_A	,	V_85
map	,	V_212
gen_type	,	V_217
PIPE_C	,	V_93
gvt	,	V_11
err	,	V_138
is_wait_for_flip_pending	,	F_68
cnt	,	V_27
workload	,	V_73
EFAULT	,	V_148
buf_type	,	V_34
"lrr-dst"	,	L_22
rb_va	,	V_42
s_before_advance_custom	,	V_179
gma_low	,	V_130
op_len	,	V_8
cmd_length	,	F_19
"%08x "	,	L_15
SPRITE_C_FLIP_DONE	,	V_95
intel_vgpu_workload	,	V_189
cmd_parser_exec	,	F_114
i915_gem_context	,	V_200
"ip_gma %lx out of ring scope."	,	L_50
ctx_size	,	V_210
"    ip_va=%p: %08x %08x %08x %08x\n"	,	L_13
PRIMARY_C_FLIP_DONE	,	V_94
u32	,	T_1
"cmd parser error\n"	,	L_54
pipe	,	V_100
"fail to shadow indirect ctx\n"	,	L_61
mm	,	V_143
rb_head	,	V_184
CMD_TYPE	,	F_2
shadow_ctx	,	V_201
guest_rb_size	,	V_206
stride_val	,	V_103
"lrr-src"	,	L_21
PRIMARY_B_FLIP_DONE	,	V_89
post_sync	,	V_66
list_add	,	F_104
MI_WAIT_FOR_PLANE_A_FLIP_PENDING	,	V_122
cmd_handler_mi_batch_buffer_end	,	F_47
dst	,	V_157
RING_BUFFER_INSTRUCTION	,	V_35
BATCH_BUFFER_ADDR_HIGH_MASK	,	V_133
"  vgpu%d RING%d: ring_start(%08lx) ring_end(%08lx)"	,	L_4
ctrl_reg	,	V_107
F_IP_ADVANCE_CUSTOM	,	V_181
"fail to update plane mmio\n"	,	L_31
shadow_bb	,	V_168
gmadr_bytes	,	V_62
intel_ring	,	V_202
dword2	,	V_98
bypass_scan_mask	,	V_192
"add %-30s op %04x flag %x devs %02x rings %02x\n"	,	L_64
"scan wa ctx error\n"	,	L_62
set_bit	,	F_44
dword1	,	V_97
dword0	,	V_96
"%s %s duplicated\n"	,	L_63
IS_BROADWELL	,	F_32
GTT_BUFFER	,	V_37
PIPE_CONTROL_GLOBAL_GTT_IVB	,	V_69
second_level	,	V_169
u64	,	V_39
cmd_handler_pipe_control	,	F_42
OP_MI_BATCH_BUFFER_START	,	V_154
vgpu_gmadr_is_valid	,	F_71
trace_gvt_command	,	F_113
IS_ERR	,	F_99
handler	,	V_180
ring	,	V_203
MI_WAIT_FOR_SPRITE_A_FLIP_PENDING	,	V_125
cmd_entry	,	V_13
find_cmd_entry	,	F_3
"invalid gma address: %lx\n"	,	L_38
shadow_indirect_ctx	,	F_126
"lri"	,	L_20
"failed to vmap shadow indirect ctx\n"	,	L_58
len	,	V_40
F_LEN_MASK	,	V_46
intel_ring_begin	,	F_123
intel_gvt_mmio_is_cmd_access	,	F_27
intel_gvt_get_device_type	,	F_132
DSPCNTR	,	F_50
"  %s %s ip_gma(%08lx) "	,	L_6
"opcode=0x%x %s sub_ops:"	,	L_1
update_ip_va	,	F_13
F_LEN_CONST	,	V_47
"RING_BUFFER"	,	L_7
find_bb_size	,	F_93
cmd_val	,	F_11
bb_start_sva	,	V_215
rings	,	V_16
"0x%x "	,	L_2
VGT_PVINFO_PAGE	,	V_57
"found access of shadowed MMIO %x\n"	,	L_19
GFP_KERNEL	,	V_158
" ring_head(%08lx) ring_tail(%08lx)\n"	,	L_5
t0	,	V_176
roundup	,	F_98
t1	,	V_177
"cannot change stride during async flip\n"	,	L_27
t2	,	V_178
guest_gma	,	V_134
vgpu_aperture_gmadr_end	,	F_73
get_cmd_length	,	F_18
"Jumping to 2nd level BB from RB is not allowed\n"	,	L_43
command_scan	,	F_117
drm_i915_private	,	V_82
SPRCTL	,	F_53
uint32_t	,	T_2
"unknown cmd 0x%x, opcode=0x%x\n"	,	L_39
cmd_handler_mi_semaphore_wait	,	F_78
cmd_reg_inhibit	,	F_34
"lrm"	,	L_23
DSPSURF	,	F_52
vgpu_vreg	,	F_59
"Found MI_BATCH_BUFFER_START in 2nd level BB\n"	,	L_42
gen8_plane_code	,	V_84
i915_mmio_reg_offset	,	F_28
"Unexpected forcenonpriv 0x%x LRI write, value=0x%x\n"	,	L_16
ring_id	,	V_2
cmd_reg_handler	,	F_25
INIT_LIST_HEAD	,	F_101
met_bb_end	,	V_150
free_entry	,	V_162
tile	,	V_119
get_cycles	,	F_115
sub_op	,	V_22
rb_start	,	V_186
cmd_address_audit	,	F_39
va	,	V_145
scan_workload	,	F_118
intel_gvt_scan_and_shadow_workload	,	F_125
"fail to decode MI display flip command\n"	,	L_29
gvt_dbg_cmd	,	F_8
name	,	V_20
mi_display_flip_command_info	,	V_81
cmd_info	,	V_9
"invalid shadow batch buffer\n"	,	L_44
cmd_handler_lri	,	F_31
cmd_handler_mi_store_data_index	,	F_82
cmd_handler_lrm	,	F_36
BATCH_BUFFER_ADDR_MASK	,	V_132
cmd_gma_hi	,	F_38
kzalloc	,	F_133
cmd_handler_lrr	,	F_35
cmd_ptr	,	F_10
scan_wa_ctx	,	F_120
PIPE_CONTROL_NOTIFY	,	V_70
"%s access to non-render register (%x)\n"	,	L_18
init_cmd_table	,	F_131
is_force_nonpriv_mmio	,	F_21
intel_gvt_mmio_set_cmd_accessed	,	F_30
end_gma	,	V_144
INVALID_OP	,	V_6
cycles_t	,	T_3
PPGTT_BUFFER	,	V_141
ret_ip_gma_bb	,	V_78
"cmd dump: "	,	L_34
cmd_gma	,	F_37
mi_user_interrupt	,	V_75
gvt_err	,	F_24
sub_op_val	,	F_6
SPRITE_A_FLIP_DONE	,	V_91
gvt_vgpu_err	,	F_26
shadow_ring_buffer_va	,	V_191
MI_NOOP	,	V_121
gen8_update_plane_mmio_from_mi_display_flip	,	F_60
intel_vgpu_gma_to_gpa	,	F_90
i915_gem_object_create	,	F_97
BATCH_BUFFER_2ND_LEVEL_BIT	,	F_94
"cmd_parser: Malicious %s detected, addr=0x%lx, len=%d!\n"	,	L_33
cmd_handler_mi_user_interrupt	,	F_45
i915_gem_object_unpin_map	,	F_105
PAGE_SIZE	,	V_161
intel_shadow_wa_ctx	,	V_194
stride_reg	,	V_108
bb_start_cmd_va	,	V_167
per_ctx_start	,	V_213
"PPGTT"	,	L_10
ENODEV	,	V_120
update_plane_mmio_from_mi_display_flip	,	F_66
decode_info	,	V_3
flag	,	V_45
kfree	,	F_107
ret_ip_gma_ring	,	V_80
intel_gvt_hypervisor_read_gpa	,	F_91
FORCEWAKE_MT	,	V_56
plane_code_mapping	,	V_83
out	,	V_193
cmd_handler_mi_batch_buffer_start	,	F_108
gma_bottom	,	V_188
cmd_handler_mi_flush_dw	,	F_86
for_each_set_bit	,	F_130
low	,	V_18
surf_reg	,	V_109
intel_vgpu_trigger_virtual_event	,	F_63
event	,	V_102
set_mask_bits	,	F_61
EINVAL	,	V_51
print_opcode	,	F_7
"fail to copy guest indirect ctx\n"	,	L_60
"unknown plane code %d\n"	,	L_26
gma_top	,	V_205
saved_buf_addr_type	,	V_79
buf_addr_type	,	V_36
cmd_table	,	V_170
"\n"	,	L_3
INIT_HLIST_NODE	,	F_134
ring_head	,	V_32
MI_WAIT_FOR_SPRITE_C_FLIP_PENDING	,	V_127
vgpu_hidden_gmadr_base	,	F_74
ip_gma_set	,	F_15
per_ctx	,	V_216
data	,	V_50
"  ip_va=%p: %08x %08x %08x %08x\n"	,	L_12
get_opcode	,	F_1
skl_decode_mi_display_flip	,	F_56
rb_ctl	,	V_190
copy_len	,	V_146
rb_len	,	V_187
"Unexpected %s in command buffer!\n"	,	L_37
offset	,	V_48
PLANE_B	,	V_90
PLANE_A	,	V_86
wa_ctx	,	V_195
parser_exec_state_dump	,	F_12
gen8_check_mi_display_flip	,	F_57
PTR_ERR	,	F_100
vgpu_hidden_gmadr_end	,	F_75
I915_NUM_ENGINES	,	V_5
"ip_va=%p: "	,	L_14
cmd_interrupt_events	,	V_71
gma_high	,	V_129
d_info	,	V_4
ret_bb_va	,	V_43
"scan_end\n"	,	L_55
gma_out_of_range	,	F_116
add_cmd_entry	,	F_109
vaddr	,	V_208
rb_tail	,	V_185
hash_init	,	F_137
IS_ALIGNED	,	F_16
perform_bb_shadow	,	F_95
addr	,	V_128
intel_gvt	,	V_10
BATCH_BUFFER_2ND_LEVEL	,	V_76
WARN_ON	,	F_14
ip_gma_advance	,	F_17
find_cmd_entry_any_ring	,	F_129
SPRITE_PLANE	,	V_115
patch_value	,	F_29
gma_head	,	V_182
intel_ring_advance	,	F_124
intel_shadow_bb_entry	,	V_155
MI_WAIT_FOR_SPRITE_B_FLIP_PENDING	,	V_126
op_size	,	V_135
intel_vgpu_mm	,	V_142
