Warning (10268): Verilog HDL information at test.v(164): always construct contains both blocking and non-blocking assignments File: D:/intelFPGA_lite/FPGAProject/test/test.v Line: 164
