COPIAsEGURIDAD
*-----------------------------------------------------------------------------
*NOTES
*-----------------------------------------------------------------------------


*-----------------------------------------------------------------------------
*Parameters: User Input
*-----------------------------------------------------------------------------
.PARAM p_Vdd 15
.PARAM vthreshold 1
.PARAM N_BITS 			4			; Number of bits | FIXED VALUE
.PARAM N_QUANT_LEVELS 	{2**N_BITS}	; Number of Discrete Quantization Levels
.PARAM quant_step		{p_Vdd/N_QUANT_LEVELS}
*=============================================================================
* Calibration
*=============================================================================



*-----------------------------------------------------------------------------
*Libraries, Models and includes
*-----------------------------------------------------------------------------
.LIB ADC_SAR.LIB

.SUBCKT ADC_SAR_8bits in vdd vss  out[7] out[6] out[5] out[4] out[3] out[2] out[1] out[0]
.PARAM N_BITS 			4			; Number of bits | FIXED VALUE
.PARAM N_QUANT_LEVELS 	{2**N_BITS}	; Number of Discrete Quantization Levels
.PARAM quant_step		{p_Vdd/N_QUANT_LEVELS}

XADC_MSB in vdd 0 out[7] out[6] out[5] out[4] ADC_SAR_4bits
Xscaler8bits in VDD in_LSB	 ADCscaler
+N_QUANT_LEVELS	=	{N_QUANT_LEVELS}
+quant_step 	= 	{quant_step}

XADC_LSB in_LSB vdd 0 out[3] out[2] out[1] out[0] ADC_SAR_4bits

.END ADC_SAR_8bits
*-----------------------------------------------------------------------------
*CIRCUIT
*-----------------------------------------------------------------------------
Vin in 	0 PWL(0 0 20 20)
;Vin in 	0 14.99
Vdd vdd 0 {p_Vdd}				; Fullscale


;XADC_MSB in vdd 0 out[7] out[6] out[5] out[4] ADC_SAR_4bits  ; Working
*-----------------------------------------------------------------------------
;Xscaler8bits in  in_LSB	 ADCscaler
;+FULLSCALE		= {p_Vdd}
;+quant_step 	= {quant_step}
*-----------------------------------------------------------------------------
;XADC_LSB in_LSB vdd 0 out[3] out[2] out[1] out[0] ADC_SAR_4bits

*-----------------------------------------------------------------------------
XADC_SAR_8bits in vdd vss  out[7] out[6] out[5] out[4] out[3] out[2] out[1] out[0] ADC_SAR_8bits


*-----------------------------------------------------------------------------
*MEASUREMENTS
*-----------------------------------------------------------------------------
;.INCLUDE ADC_SAR_MEASURMENTS.meas


*-----------------------------------------------------------------------------
* SIMULATOR OPTIONS
*-----------------------------------------------------------------------------


*-----------------------------------------------------------------------------
* ANALYSIS
*-----------------------------------------------------------------------------
.TRAN 0 15 {15/256/10}
.PROBE
.END
