
---------- Begin Simulation Statistics ----------
final_tick                               263351743000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 299680                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696768                       # Number of bytes of host memory used
host_op_rate                                   299691                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   333.69                       # Real time elapsed on the host
host_tick_rate                              789212443                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.263352                       # Number of seconds simulated
sim_ticks                                263351743000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.523486                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596915                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599773                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               868                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599887                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                164                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             374                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              210                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602017                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     599                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          111                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003637                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.633517                       # CPI: cycles per instruction
system.cpu.discardedOps                          2689                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49411735                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901052                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094490                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       146062839                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.379720                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        263351743                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006957     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900878     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095693     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003637                       # Class of committed instruction
system.cpu.tickCycles                       117288904                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1455415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2943866                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2933                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          225                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1496112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1078                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2994765                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1303                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 263351743000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                825                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1455102                       # Transaction distribution
system.membus.trans_dist::CleanEvict               88                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1487851                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1487851                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           825                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4432542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4432542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    188401792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               188401792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1488676                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1488676    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1488676                       # Request fanout histogram
system.membus.respLayer1.occupancy         7835939500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8764274000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 263351743000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              6446                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2948189                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            9                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4406                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1492208                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1492207                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           503                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         5943                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4492403                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4493418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    191439168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              191471936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1456493                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93126528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2955147                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001510                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040742                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2950910     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4012      0.14%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    225      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2955147                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5980957000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4494452997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1509000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 263351743000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 9961                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9974                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  13                       # number of overall hits
system.l2.overall_hits::.cpu.data                9961                       # number of overall hits
system.l2.overall_hits::total                    9974                       # number of overall hits
system.l2.demand_misses::.cpu.inst                490                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1488190                       # number of demand (read+write) misses
system.l2.demand_misses::total                1488680                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               490                       # number of overall misses
system.l2.overall_misses::.cpu.data           1488190                       # number of overall misses
system.l2.overall_misses::total               1488680                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47779000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 151256795000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     151304574000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47779000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 151256795000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    151304574000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              503                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1498151                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1498654                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             503                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1498151                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1498654                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.974155                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.993351                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.993345                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.974155                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.993351                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.993345                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97508.163265                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101638.093926                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101636.734557                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97508.163265                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101638.093926                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101636.734557                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1455102                       # number of writebacks
system.l2.writebacks::total                   1455102                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           490                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1488187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1488677                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1488187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1488677                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37979000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 121492819000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 121530798000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37979000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 121492819000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 121530798000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.974155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.993349                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.993343                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.974155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.993349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.993343                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77508.163265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81638.140234                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81636.780846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77508.163265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81638.140234                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81636.780846                       # average overall mshr miss latency
system.l2.replacements                        1456493                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1493087                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1493087                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1493087                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1493087                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            7                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                7                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            7                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              4356                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4356                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1487852                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1487852                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 151219206000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  151219206000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1492208                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1492208                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997081                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 101635.919433                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101635.919433                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1487852                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1487852                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 121462186000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 121462186000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997081                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81635.932875                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81635.932875                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          490                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              490                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47779000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47779000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          503                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            503                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.974155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974155                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97508.163265                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97508.163265                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          490                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37979000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37979000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.974155                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974155                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77508.163265                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77508.163265                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5605                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5605                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     37589000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     37589000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         5943                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          5943                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.056874                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.056874                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 111210.059172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111210.059172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     30633000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     30633000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.056369                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.056369                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 91441.791045                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91441.791045                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 263351743000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32423.195287                       # Cycle average of tags in use
system.l2.tags.total_refs                     2991828                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1489261                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.008935                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.042006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         8.315865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32413.837417                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989477                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          510                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5078                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        27123                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4481093                       # Number of tag accesses
system.l2.tags.data_accesses                  4481093                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 263351743000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          31360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95243904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95275264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     93126528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93126528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1488186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1488676                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1455102                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1455102                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            119080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         361660428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             361779508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       119080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           119080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      353620321                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            353620321                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      353620321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           119080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        361660428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            715399829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1455102.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007682090500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        80948                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        80948                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4434773                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1379057                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1488676                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1455102                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488676                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1455102                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             92992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            92987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             90905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             90895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             90949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            90884                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.37                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17302626750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7443380000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             45215301750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11622.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30372.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1316292                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1292101                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488676                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1455102                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1488583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  79260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  79564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  80958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  80956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  80949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  80968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  80976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  80977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  81940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  80953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  80949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  80949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  80948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  80948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  80948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  80948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  80948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  80948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       335357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    561.787277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   373.146185                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   411.133163                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14957      4.46%      4.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       123273     36.76%     41.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        12672      3.78%     45.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12110      3.61%     48.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13827      4.12%     52.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10755      3.21%     55.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11441      3.41%     59.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12319      3.67%     63.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       124003     36.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       335357                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        80948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.390374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.979033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    109.158942                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        80946    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         80948                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        80948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.975429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.973129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.278804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1386      1.71%      1.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      0.01%      1.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            78765     97.30%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              790      0.98%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         80948                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95275264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93124800                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95275264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93126528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       361.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       353.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    361.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    353.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.83                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  263351646000                       # Total gap between requests
system.mem_ctrls.avgGap                      89460.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95243904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     93124800                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 119080.282677301278                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 361660427.666127085686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 353613759.829947233200                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          490                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488186                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1455102                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12836750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  45202465000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6136121193000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26197.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30374.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4216969.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1196835360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            636129285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5313031080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3796860960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20788354080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      61366396080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      49450104480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       142547711325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.282582                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 126616522000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8793720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 127941501000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1197620760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            636550530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5316115560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3798630540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20788354080.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      61505934360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      49332598560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       142575804390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        541.389257                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 126315198500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8793720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 128242824500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    263351743000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 263351743000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      5958994                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5958994                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      5958994                       # number of overall hits
system.cpu.icache.overall_hits::total         5958994                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          503                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            503                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          503                       # number of overall misses
system.cpu.icache.overall_misses::total           503                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     50594000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50594000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50594000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50594000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5959497                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5959497                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5959497                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5959497                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000084                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000084                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000084                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000084                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100584.493042                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100584.493042                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100584.493042                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100584.493042                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            9                       # number of writebacks
system.cpu.icache.writebacks::total                 9                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          503                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          503                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     49588000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49588000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     49588000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49588000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000084                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000084                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98584.493042                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98584.493042                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98584.493042                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98584.493042                       # average overall mshr miss latency
system.cpu.icache.replacements                      9                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      5958994                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5958994                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          503                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           503                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50594000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50594000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5959497                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5959497                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000084                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100584.493042                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100584.493042                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          503                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          503                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     49588000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49588000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000084                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98584.493042                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98584.493042                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 263351743000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           493.927110                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5959497                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               503                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11847.906561                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   493.927110                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.241175                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.241175                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          494                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.241211                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          11919497                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         11919497                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 263351743000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263351743000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 263351743000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     45816446                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45816446                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     45816479                       # number of overall hits
system.cpu.dcache.overall_hits::total        45816479                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2990159                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2990159                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2990178                       # number of overall misses
system.cpu.dcache.overall_misses::total       2990178                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 302291283000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 302291283000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 302291283000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 302291283000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806605                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806605                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806657                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806657                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.061265                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061265                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.061266                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061266                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 101095.387570                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 101095.387570                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 101094.745196                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 101094.745196                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1493087                       # number of writebacks
system.cpu.dcache.writebacks::total           1493087                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1492025                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1492025                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1492025                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1492025                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1498134                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1498134                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1498150                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1498150                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 156215325000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 156215325000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 156216989000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 156216989000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030695                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030695                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030696                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030696                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 104273.265943                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 104273.265943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 104273.263024                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 104273.263024                       # average overall mshr miss latency
system.cpu.dcache.replacements                1496102                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35705083                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35705083                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5931                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5931                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    296662000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    296662000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35711014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35711014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50018.883831                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50018.883831                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5926                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5926                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    284272000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    284272000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 47970.300371                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47970.300371                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10111363                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10111363                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2984228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2984228                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 301994621000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 301994621000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.227880                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.227880                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101196.899500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101196.899500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1492020                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1492020                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1492208                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1492208                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 155931053000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 155931053000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113947                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113947                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 104496.861698                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 104496.861698                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           33                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            33                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           19                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           19                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.365385                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.365385                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           16                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1664000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1664000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.307692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.307692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       104000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       104000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 263351743000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2046.188512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            47314656                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1498150                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.582055                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2046.188512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999115                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999115                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1481                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          50304835                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         50304835                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 263351743000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 263351743000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
