INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/lab_3/lab_3.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/lab_3/lab_3.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/lab_3/lab_3.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/lab_3/lab_3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/lab_3/lab_3.srcs/sources_1/new/alu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/lab_3/lab_3.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/lab_3/lab_3.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/lab_3/lab_3.srcs/sources_1/new/main_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/lab_3/lab_3.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/lab_3/lab_3.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/lab_3/lab_3.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/lab_3/lab_3.srcs/sources_1/new/regfiles.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfiles
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/lab_3/lab_3.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/lab_3/lab_3.srcs/sources_1/new/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/lab_3/lab_3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/liqilin/.Xilinx/school/lab_3/lab_3.srcs/sim_1/new/tb_lab3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
