
zephyr.elf:     file format elf32-littlearm


Disassembly of section rom_start:

00000000 <_vector_start>:
#include <syscalls/z_errno_mrsh.c>

#else
int *z_impl_z_errno(void)
{
	return &_current->errno_var;
   0:	20002360 	.word	0x20002360
}
   4:	00002b29 	.word	0x00002b29
   8:	00009833 	.word	0x00009833
   c:	00002b15 	.word	0x00002b15
  10:	00002b15 	.word	0x00002b15
  14:	00002b15 	.word	0x00002b15
  18:	00002b15 	.word	0x00002b15
	...
  2c:	00002931 	.word	0x00002931
  30:	00002b15 	.word	0x00002b15
  34:	00000000 	.word	0x00000000
  38:	000028dd 	.word	0x000028dd
  3c:	00002b15 	.word	0x00002b15

00000040 <_irq_vector_table>:
  40:	00002895 00002895 00002895 00002895     .(...(...(...(..
  50:	00002895 00002895 00002895 00002895     .(...(...(...(..
  60:	00002895 00002895 00002895 00002895     .(...(...(...(..
  70:	00002895 00002895 00002895 00002895     .(...(...(...(..
  80:	00002895 00002895 00002895 00002895     .(...(...(...(..
  90:	00002895 00002895 00002895 00002895     .(...(...(...(..
  a0:	00002895 00002895 00002895 00002895     .(...(...(...(..
  b0:	00002895 00002895 00002895 00002895     .(...(...(...(..
  c0:	00002895 00002895 00002895 00002895     .(...(...(...(..
  d0:	00002895 00002895 00002895 00002895     .(...(...(...(..
  e0:	00002895 00002895 00002895 00002895     .(...(...(...(..
  f0:	00002895 00002895 00002895 00002895     .(...(...(...(..

Disassembly of section text:

00000100 <__aeabi_fmul>:
     100:	f04f 0cff 	mov.w	ip, #255	; 0xff
     104:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
     108:	bf1e      	ittt	ne
     10a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
     10e:	ea92 0f0c 	teqne	r2, ip
     112:	ea93 0f0c 	teqne	r3, ip
     116:	d06f      	beq.n	1f8 <__data_size+0xc>
     118:	441a      	add	r2, r3
     11a:	ea80 0c01 	eor.w	ip, r0, r1
     11e:	0240      	lsls	r0, r0, #9
     120:	bf18      	it	ne
     122:	ea5f 2141 	movsne.w	r1, r1, lsl #9
     126:	d01e      	beq.n	166 <CONFIG_IDLE_STACK_SIZE+0x26>
     128:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
     12c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
     130:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
     134:	fba0 3101 	umull	r3, r1, r0, r1
     138:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
     13c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
     140:	bf3e      	ittt	cc
     142:	0049      	lslcc	r1, r1, #1
     144:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
     148:	005b      	lslcc	r3, r3, #1
     14a:	ea40 0001 	orr.w	r0, r0, r1
     14e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
     152:	2afd      	cmp	r2, #253	; 0xfd
     154:	d81d      	bhi.n	192 <CONFIG_IDLE_STACK_SIZE+0x52>
     156:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
     15a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     15e:	bf08      	it	eq
     160:	f020 0001 	biceq.w	r0, r0, #1
     164:	4770      	bx	lr
     166:	f090 0f00 	teq	r0, #0
     16a:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
     16e:	bf08      	it	eq
     170:	0249      	lsleq	r1, r1, #9
     172:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
     176:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
     17a:	3a7f      	subs	r2, #127	; 0x7f
     17c:	bfc2      	ittt	gt
     17e:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
     182:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
     186:	4770      	bxgt	lr
     188:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     18c:	f04f 0300 	mov.w	r3, #0
     190:	3a01      	subs	r2, #1
     192:	dc5d      	bgt.n	250 <__data_size+0x64>
     194:	f112 0f19 	cmn.w	r2, #25
     198:	bfdc      	itt	le
     19a:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
     19e:	4770      	bxle	lr
     1a0:	f1c2 0200 	rsb	r2, r2, #0
     1a4:	0041      	lsls	r1, r0, #1
     1a6:	fa21 f102 	lsr.w	r1, r1, r2
     1aa:	f1c2 0220 	rsb	r2, r2, #32
     1ae:	fa00 fc02 	lsl.w	ip, r0, r2
     1b2:	ea5f 0031 	movs.w	r0, r1, rrx
     1b6:	f140 0000 	adc.w	r0, r0, #0
     1ba:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
     1be:	bf08      	it	eq
     1c0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     1c4:	4770      	bx	lr
     1c6:	f092 0f00 	teq	r2, #0
     1ca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
     1ce:	bf02      	ittt	eq
     1d0:	0040      	lsleq	r0, r0, #1
     1d2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
     1d6:	3a01      	subeq	r2, #1
     1d8:	d0f9      	beq.n	1ce <CONFIG_IDLE_STACK_SIZE+0x8e>
     1da:	ea40 000c 	orr.w	r0, r0, ip
     1de:	f093 0f00 	teq	r3, #0
     1e2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
     1e6:	bf02      	ittt	eq
     1e8:	0049      	lsleq	r1, r1, #1
     1ea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
     1ee:	3b01      	subeq	r3, #1
     1f0:	d0f9      	beq.n	1e6 <CONFIG_IDLE_STACK_SIZE+0xa6>
     1f2:	ea41 010c 	orr.w	r1, r1, ip
     1f6:	e78f      	b.n	118 <__aeabi_fmul+0x18>
     1f8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
     1fc:	ea92 0f0c 	teq	r2, ip
     200:	bf18      	it	ne
     202:	ea93 0f0c 	teqne	r3, ip
     206:	d00a      	beq.n	21e <__data_size+0x32>
     208:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
     20c:	bf18      	it	ne
     20e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
     212:	d1d8      	bne.n	1c6 <CONFIG_IDLE_STACK_SIZE+0x86>
     214:	ea80 0001 	eor.w	r0, r0, r1
     218:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     21c:	4770      	bx	lr
     21e:	f090 0f00 	teq	r0, #0
     222:	bf17      	itett	ne
     224:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
     228:	4608      	moveq	r0, r1
     22a:	f091 0f00 	teqne	r1, #0
     22e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
     232:	d014      	beq.n	25e <__data_size+0x72>
     234:	ea92 0f0c 	teq	r2, ip
     238:	d101      	bne.n	23e <__data_size+0x52>
     23a:	0242      	lsls	r2, r0, #9
     23c:	d10f      	bne.n	25e <__data_size+0x72>
     23e:	ea93 0f0c 	teq	r3, ip
     242:	d103      	bne.n	24c <__data_size+0x60>
     244:	024b      	lsls	r3, r1, #9
     246:	bf18      	it	ne
     248:	4608      	movne	r0, r1
     24a:	d108      	bne.n	25e <__data_size+0x72>
     24c:	ea80 0001 	eor.w	r0, r0, r1
     250:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
     254:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     258:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     25c:	4770      	bx	lr
     25e:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
     262:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
     266:	4770      	bx	lr

00000268 <__aeabi_drsub>:
     268:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     26c:	e002      	b.n	274 <__adddf3>
     26e:	bf00      	nop

00000270 <__aeabi_dsub>:
     270:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00000274 <__adddf3>:
     274:	b530      	push	{r4, r5, lr}
     276:	ea4f 0441 	mov.w	r4, r1, lsl #1
     27a:	ea4f 0543 	mov.w	r5, r3, lsl #1
     27e:	ea94 0f05 	teq	r4, r5
     282:	bf08      	it	eq
     284:	ea90 0f02 	teqeq	r0, r2
     288:	bf1f      	itttt	ne
     28a:	ea54 0c00 	orrsne.w	ip, r4, r0
     28e:	ea55 0c02 	orrsne.w	ip, r5, r2
     292:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     296:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     29a:	f000 80e2 	beq.w	462 <CONFIG_FLASH_SIZE+0x62>
     29e:	ea4f 5454 	mov.w	r4, r4, lsr #21
     2a2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     2a6:	bfb8      	it	lt
     2a8:	426d      	neglt	r5, r5
     2aa:	dd0c      	ble.n	2c6 <__adddf3+0x52>
     2ac:	442c      	add	r4, r5
     2ae:	ea80 0202 	eor.w	r2, r0, r2
     2b2:	ea81 0303 	eor.w	r3, r1, r3
     2b6:	ea82 0000 	eor.w	r0, r2, r0
     2ba:	ea83 0101 	eor.w	r1, r3, r1
     2be:	ea80 0202 	eor.w	r2, r0, r2
     2c2:	ea81 0303 	eor.w	r3, r1, r3
     2c6:	2d36      	cmp	r5, #54	; 0x36
     2c8:	bf88      	it	hi
     2ca:	bd30      	pophi	{r4, r5, pc}
     2cc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     2d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
     2d4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     2d8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     2dc:	d002      	beq.n	2e4 <__adddf3+0x70>
     2de:	4240      	negs	r0, r0
     2e0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     2e4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     2e8:	ea4f 3303 	mov.w	r3, r3, lsl #12
     2ec:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     2f0:	d002      	beq.n	2f8 <__adddf3+0x84>
     2f2:	4252      	negs	r2, r2
     2f4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     2f8:	ea94 0f05 	teq	r4, r5
     2fc:	f000 80a7 	beq.w	44e <CONFIG_FLASH_SIZE+0x4e>
     300:	f1a4 0401 	sub.w	r4, r4, #1
     304:	f1d5 0e20 	rsbs	lr, r5, #32
     308:	db0d      	blt.n	326 <__adddf3+0xb2>
     30a:	fa02 fc0e 	lsl.w	ip, r2, lr
     30e:	fa22 f205 	lsr.w	r2, r2, r5
     312:	1880      	adds	r0, r0, r2
     314:	f141 0100 	adc.w	r1, r1, #0
     318:	fa03 f20e 	lsl.w	r2, r3, lr
     31c:	1880      	adds	r0, r0, r2
     31e:	fa43 f305 	asr.w	r3, r3, r5
     322:	4159      	adcs	r1, r3
     324:	e00e      	b.n	344 <__adddf3+0xd0>
     326:	f1a5 0520 	sub.w	r5, r5, #32
     32a:	f10e 0e20 	add.w	lr, lr, #32
     32e:	2a01      	cmp	r2, #1
     330:	fa03 fc0e 	lsl.w	ip, r3, lr
     334:	bf28      	it	cs
     336:	f04c 0c02 	orrcs.w	ip, ip, #2
     33a:	fa43 f305 	asr.w	r3, r3, r5
     33e:	18c0      	adds	r0, r0, r3
     340:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     344:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     348:	d507      	bpl.n	35a <__adddf3+0xe6>
     34a:	f04f 0e00 	mov.w	lr, #0
     34e:	f1dc 0c00 	rsbs	ip, ip, #0
     352:	eb7e 0000 	sbcs.w	r0, lr, r0
     356:	eb6e 0101 	sbc.w	r1, lr, r1
     35a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     35e:	d31b      	bcc.n	398 <__adddf3+0x124>
     360:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     364:	d30c      	bcc.n	380 <__adddf3+0x10c>
     366:	0849      	lsrs	r1, r1, #1
     368:	ea5f 0030 	movs.w	r0, r0, rrx
     36c:	ea4f 0c3c 	mov.w	ip, ip, rrx
     370:	f104 0401 	add.w	r4, r4, #1
     374:	ea4f 5244 	mov.w	r2, r4, lsl #21
     378:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     37c:	f080 809a 	bcs.w	4b4 <CONFIG_FLASH_SIZE+0xb4>
     380:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     384:	bf08      	it	eq
     386:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     38a:	f150 0000 	adcs.w	r0, r0, #0
     38e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     392:	ea41 0105 	orr.w	r1, r1, r5
     396:	bd30      	pop	{r4, r5, pc}
     398:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     39c:	4140      	adcs	r0, r0
     39e:	eb41 0101 	adc.w	r1, r1, r1
     3a2:	3c01      	subs	r4, #1
     3a4:	bf28      	it	cs
     3a6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     3aa:	d2e9      	bcs.n	380 <__adddf3+0x10c>
     3ac:	f091 0f00 	teq	r1, #0
     3b0:	bf04      	itt	eq
     3b2:	4601      	moveq	r1, r0
     3b4:	2000      	moveq	r0, #0
     3b6:	fab1 f381 	clz	r3, r1
     3ba:	bf08      	it	eq
     3bc:	3320      	addeq	r3, #32
     3be:	f1a3 030b 	sub.w	r3, r3, #11
     3c2:	f1b3 0220 	subs.w	r2, r3, #32
     3c6:	da0c      	bge.n	3e2 <__adddf3+0x16e>
     3c8:	320c      	adds	r2, #12
     3ca:	dd08      	ble.n	3de <__adddf3+0x16a>
     3cc:	f102 0c14 	add.w	ip, r2, #20
     3d0:	f1c2 020c 	rsb	r2, r2, #12
     3d4:	fa01 f00c 	lsl.w	r0, r1, ip
     3d8:	fa21 f102 	lsr.w	r1, r1, r2
     3dc:	e00c      	b.n	3f8 <__adddf3+0x184>
     3de:	f102 0214 	add.w	r2, r2, #20
     3e2:	bfd8      	it	le
     3e4:	f1c2 0c20 	rsble	ip, r2, #32
     3e8:	fa01 f102 	lsl.w	r1, r1, r2
     3ec:	fa20 fc0c 	lsr.w	ip, r0, ip
     3f0:	bfdc      	itt	le
     3f2:	ea41 010c 	orrle.w	r1, r1, ip
     3f6:	4090      	lslle	r0, r2
     3f8:	1ae4      	subs	r4, r4, r3
     3fa:	bfa2      	ittt	ge
     3fc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     400:	4329      	orrge	r1, r5
     402:	bd30      	popge	{r4, r5, pc}
     404:	ea6f 0404 	mvn.w	r4, r4
     408:	3c1f      	subs	r4, #31
     40a:	da1c      	bge.n	446 <CONFIG_FLASH_SIZE+0x46>
     40c:	340c      	adds	r4, #12
     40e:	dc0e      	bgt.n	42e <CONFIG_FLASH_SIZE+0x2e>
     410:	f104 0414 	add.w	r4, r4, #20
     414:	f1c4 0220 	rsb	r2, r4, #32
     418:	fa20 f004 	lsr.w	r0, r0, r4
     41c:	fa01 f302 	lsl.w	r3, r1, r2
     420:	ea40 0003 	orr.w	r0, r0, r3
     424:	fa21 f304 	lsr.w	r3, r1, r4
     428:	ea45 0103 	orr.w	r1, r5, r3
     42c:	bd30      	pop	{r4, r5, pc}
     42e:	f1c4 040c 	rsb	r4, r4, #12
     432:	f1c4 0220 	rsb	r2, r4, #32
     436:	fa20 f002 	lsr.w	r0, r0, r2
     43a:	fa01 f304 	lsl.w	r3, r1, r4
     43e:	ea40 0003 	orr.w	r0, r0, r3
     442:	4629      	mov	r1, r5
     444:	bd30      	pop	{r4, r5, pc}
     446:	fa21 f004 	lsr.w	r0, r1, r4
     44a:	4629      	mov	r1, r5
     44c:	bd30      	pop	{r4, r5, pc}
     44e:	f094 0f00 	teq	r4, #0
     452:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     456:	bf06      	itte	eq
     458:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     45c:	3401      	addeq	r4, #1
     45e:	3d01      	subne	r5, #1
     460:	e74e      	b.n	300 <__adddf3+0x8c>
     462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     466:	bf18      	it	ne
     468:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     46c:	d029      	beq.n	4c2 <CONFIG_FLASH_SIZE+0xc2>
     46e:	ea94 0f05 	teq	r4, r5
     472:	bf08      	it	eq
     474:	ea90 0f02 	teqeq	r0, r2
     478:	d005      	beq.n	486 <CONFIG_FLASH_SIZE+0x86>
     47a:	ea54 0c00 	orrs.w	ip, r4, r0
     47e:	bf04      	itt	eq
     480:	4619      	moveq	r1, r3
     482:	4610      	moveq	r0, r2
     484:	bd30      	pop	{r4, r5, pc}
     486:	ea91 0f03 	teq	r1, r3
     48a:	bf1e      	ittt	ne
     48c:	2100      	movne	r1, #0
     48e:	2000      	movne	r0, #0
     490:	bd30      	popne	{r4, r5, pc}
     492:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     496:	d105      	bne.n	4a4 <CONFIG_FLASH_SIZE+0xa4>
     498:	0040      	lsls	r0, r0, #1
     49a:	4149      	adcs	r1, r1
     49c:	bf28      	it	cs
     49e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     4a2:	bd30      	pop	{r4, r5, pc}
     4a4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     4a8:	bf3c      	itt	cc
     4aa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     4ae:	bd30      	popcc	{r4, r5, pc}
     4b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     4b4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     4b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     4bc:	f04f 0000 	mov.w	r0, #0
     4c0:	bd30      	pop	{r4, r5, pc}
     4c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     4c6:	bf1a      	itte	ne
     4c8:	4619      	movne	r1, r3
     4ca:	4610      	movne	r0, r2
     4cc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     4d0:	bf1c      	itt	ne
     4d2:	460b      	movne	r3, r1
     4d4:	4602      	movne	r2, r0
     4d6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     4da:	bf06      	itte	eq
     4dc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     4e0:	ea91 0f03 	teqeq	r1, r3
     4e4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     4e8:	bd30      	pop	{r4, r5, pc}
     4ea:	bf00      	nop

000004ec <__aeabi_ui2d>:
     4ec:	f090 0f00 	teq	r0, #0
     4f0:	bf04      	itt	eq
     4f2:	2100      	moveq	r1, #0
     4f4:	4770      	bxeq	lr
     4f6:	b530      	push	{r4, r5, lr}
     4f8:	f44f 6480 	mov.w	r4, #1024	; 0x400
     4fc:	f104 0432 	add.w	r4, r4, #50	; 0x32
     500:	f04f 0500 	mov.w	r5, #0
     504:	f04f 0100 	mov.w	r1, #0
     508:	e750      	b.n	3ac <__adddf3+0x138>
     50a:	bf00      	nop

0000050c <__aeabi_i2d>:
     50c:	f090 0f00 	teq	r0, #0
     510:	bf04      	itt	eq
     512:	2100      	moveq	r1, #0
     514:	4770      	bxeq	lr
     516:	b530      	push	{r4, r5, lr}
     518:	f44f 6480 	mov.w	r4, #1024	; 0x400
     51c:	f104 0432 	add.w	r4, r4, #50	; 0x32
     520:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     524:	bf48      	it	mi
     526:	4240      	negmi	r0, r0
     528:	f04f 0100 	mov.w	r1, #0
     52c:	e73e      	b.n	3ac <__adddf3+0x138>
     52e:	bf00      	nop

00000530 <__aeabi_f2d>:
     530:	0042      	lsls	r2, r0, #1
     532:	ea4f 01e2 	mov.w	r1, r2, asr #3
     536:	ea4f 0131 	mov.w	r1, r1, rrx
     53a:	ea4f 7002 	mov.w	r0, r2, lsl #28
     53e:	bf1f      	itttt	ne
     540:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     544:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     548:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     54c:	4770      	bxne	lr
     54e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     552:	bf08      	it	eq
     554:	4770      	bxeq	lr
     556:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     55a:	bf04      	itt	eq
     55c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     560:	4770      	bxeq	lr
     562:	b530      	push	{r4, r5, lr}
     564:	f44f 7460 	mov.w	r4, #896	; 0x380
     568:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     56c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     570:	e71c      	b.n	3ac <__adddf3+0x138>
     572:	bf00      	nop

00000574 <__aeabi_ul2d>:
     574:	ea50 0201 	orrs.w	r2, r0, r1
     578:	bf08      	it	eq
     57a:	4770      	bxeq	lr
     57c:	b530      	push	{r4, r5, lr}
     57e:	f04f 0500 	mov.w	r5, #0
     582:	e00a      	b.n	59a <__aeabi_l2d+0x16>

00000584 <__aeabi_l2d>:
     584:	ea50 0201 	orrs.w	r2, r0, r1
     588:	bf08      	it	eq
     58a:	4770      	bxeq	lr
     58c:	b530      	push	{r4, r5, lr}
     58e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     592:	d502      	bpl.n	59a <__aeabi_l2d+0x16>
     594:	4240      	negs	r0, r0
     596:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     59a:	f44f 6480 	mov.w	r4, #1024	; 0x400
     59e:	f104 0432 	add.w	r4, r4, #50	; 0x32
     5a2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     5a6:	f43f aed8 	beq.w	35a <__adddf3+0xe6>
     5aa:	f04f 0203 	mov.w	r2, #3
     5ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     5b2:	bf18      	it	ne
     5b4:	3203      	addne	r2, #3
     5b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     5ba:	bf18      	it	ne
     5bc:	3203      	addne	r2, #3
     5be:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     5c2:	f1c2 0320 	rsb	r3, r2, #32
     5c6:	fa00 fc03 	lsl.w	ip, r0, r3
     5ca:	fa20 f002 	lsr.w	r0, r0, r2
     5ce:	fa01 fe03 	lsl.w	lr, r1, r3
     5d2:	ea40 000e 	orr.w	r0, r0, lr
     5d6:	fa21 f102 	lsr.w	r1, r1, r2
     5da:	4414      	add	r4, r2
     5dc:	e6bd      	b.n	35a <__adddf3+0xe6>
     5de:	bf00      	nop

000005e0 <__aeabi_dmul>:
     5e0:	b570      	push	{r4, r5, r6, lr}
     5e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
     5e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     5ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     5ee:	bf1d      	ittte	ne
     5f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     5f4:	ea94 0f0c 	teqne	r4, ip
     5f8:	ea95 0f0c 	teqne	r5, ip
     5fc:	f000 f8de 	bleq	7bc <__aeabi_dmul+0x1dc>
     600:	442c      	add	r4, r5
     602:	ea81 0603 	eor.w	r6, r1, r3
     606:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
     60a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
     60e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
     612:	bf18      	it	ne
     614:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
     618:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     61c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     620:	d038      	beq.n	694 <__aeabi_dmul+0xb4>
     622:	fba0 ce02 	umull	ip, lr, r0, r2
     626:	f04f 0500 	mov.w	r5, #0
     62a:	fbe1 e502 	umlal	lr, r5, r1, r2
     62e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
     632:	fbe0 e503 	umlal	lr, r5, r0, r3
     636:	f04f 0600 	mov.w	r6, #0
     63a:	fbe1 5603 	umlal	r5, r6, r1, r3
     63e:	f09c 0f00 	teq	ip, #0
     642:	bf18      	it	ne
     644:	f04e 0e01 	orrne.w	lr, lr, #1
     648:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
     64c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
     650:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
     654:	d204      	bcs.n	660 <__aeabi_dmul+0x80>
     656:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
     65a:	416d      	adcs	r5, r5
     65c:	eb46 0606 	adc.w	r6, r6, r6
     660:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
     664:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
     668:	ea4f 20c5 	mov.w	r0, r5, lsl #11
     66c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
     670:	ea4f 2ece 	mov.w	lr, lr, lsl #11
     674:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     678:	bf88      	it	hi
     67a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     67e:	d81e      	bhi.n	6be <__aeabi_dmul+0xde>
     680:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
     684:	bf08      	it	eq
     686:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
     68a:	f150 0000 	adcs.w	r0, r0, #0
     68e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     692:	bd70      	pop	{r4, r5, r6, pc}
     694:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
     698:	ea46 0101 	orr.w	r1, r6, r1
     69c:	ea40 0002 	orr.w	r0, r0, r2
     6a0:	ea81 0103 	eor.w	r1, r1, r3
     6a4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
     6a8:	bfc2      	ittt	gt
     6aa:	ebd4 050c 	rsbsgt	r5, r4, ip
     6ae:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     6b2:	bd70      	popgt	{r4, r5, r6, pc}
     6b4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     6b8:	f04f 0e00 	mov.w	lr, #0
     6bc:	3c01      	subs	r4, #1
     6be:	f300 80ab 	bgt.w	818 <CONFIG_ISR_STACK_SIZE+0x18>
     6c2:	f114 0f36 	cmn.w	r4, #54	; 0x36
     6c6:	bfde      	ittt	le
     6c8:	2000      	movle	r0, #0
     6ca:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
     6ce:	bd70      	pople	{r4, r5, r6, pc}
     6d0:	f1c4 0400 	rsb	r4, r4, #0
     6d4:	3c20      	subs	r4, #32
     6d6:	da35      	bge.n	744 <__aeabi_dmul+0x164>
     6d8:	340c      	adds	r4, #12
     6da:	dc1b      	bgt.n	714 <__aeabi_dmul+0x134>
     6dc:	f104 0414 	add.w	r4, r4, #20
     6e0:	f1c4 0520 	rsb	r5, r4, #32
     6e4:	fa00 f305 	lsl.w	r3, r0, r5
     6e8:	fa20 f004 	lsr.w	r0, r0, r4
     6ec:	fa01 f205 	lsl.w	r2, r1, r5
     6f0:	ea40 0002 	orr.w	r0, r0, r2
     6f4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
     6f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     6fc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     700:	fa21 f604 	lsr.w	r6, r1, r4
     704:	eb42 0106 	adc.w	r1, r2, r6
     708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     70c:	bf08      	it	eq
     70e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     712:	bd70      	pop	{r4, r5, r6, pc}
     714:	f1c4 040c 	rsb	r4, r4, #12
     718:	f1c4 0520 	rsb	r5, r4, #32
     71c:	fa00 f304 	lsl.w	r3, r0, r4
     720:	fa20 f005 	lsr.w	r0, r0, r5
     724:	fa01 f204 	lsl.w	r2, r1, r4
     728:	ea40 0002 	orr.w	r0, r0, r2
     72c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     730:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     734:	f141 0100 	adc.w	r1, r1, #0
     738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     73c:	bf08      	it	eq
     73e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     742:	bd70      	pop	{r4, r5, r6, pc}
     744:	f1c4 0520 	rsb	r5, r4, #32
     748:	fa00 f205 	lsl.w	r2, r0, r5
     74c:	ea4e 0e02 	orr.w	lr, lr, r2
     750:	fa20 f304 	lsr.w	r3, r0, r4
     754:	fa01 f205 	lsl.w	r2, r1, r5
     758:	ea43 0302 	orr.w	r3, r3, r2
     75c:	fa21 f004 	lsr.w	r0, r1, r4
     760:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     764:	fa21 f204 	lsr.w	r2, r1, r4
     768:	ea20 0002 	bic.w	r0, r0, r2
     76c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
     770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     774:	bf08      	it	eq
     776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     77a:	bd70      	pop	{r4, r5, r6, pc}
     77c:	f094 0f00 	teq	r4, #0
     780:	d10f      	bne.n	7a2 <__aeabi_dmul+0x1c2>
     782:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
     786:	0040      	lsls	r0, r0, #1
     788:	eb41 0101 	adc.w	r1, r1, r1
     78c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     790:	bf08      	it	eq
     792:	3c01      	subeq	r4, #1
     794:	d0f7      	beq.n	786 <__aeabi_dmul+0x1a6>
     796:	ea41 0106 	orr.w	r1, r1, r6
     79a:	f095 0f00 	teq	r5, #0
     79e:	bf18      	it	ne
     7a0:	4770      	bxne	lr
     7a2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
     7a6:	0052      	lsls	r2, r2, #1
     7a8:	eb43 0303 	adc.w	r3, r3, r3
     7ac:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
     7b0:	bf08      	it	eq
     7b2:	3d01      	subeq	r5, #1
     7b4:	d0f7      	beq.n	7a6 <__aeabi_dmul+0x1c6>
     7b6:	ea43 0306 	orr.w	r3, r3, r6
     7ba:	4770      	bx	lr
     7bc:	ea94 0f0c 	teq	r4, ip
     7c0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     7c4:	bf18      	it	ne
     7c6:	ea95 0f0c 	teqne	r5, ip
     7ca:	d00c      	beq.n	7e6 <__aeabi_dmul+0x206>
     7cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     7d0:	bf18      	it	ne
     7d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     7d6:	d1d1      	bne.n	77c <__aeabi_dmul+0x19c>
     7d8:	ea81 0103 	eor.w	r1, r1, r3
     7dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     7e0:	f04f 0000 	mov.w	r0, #0
     7e4:	bd70      	pop	{r4, r5, r6, pc}
     7e6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     7ea:	bf06      	itte	eq
     7ec:	4610      	moveq	r0, r2
     7ee:	4619      	moveq	r1, r3
     7f0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     7f4:	d019      	beq.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     7f6:	ea94 0f0c 	teq	r4, ip
     7fa:	d102      	bne.n	802 <CONFIG_ISR_STACK_SIZE+0x2>
     7fc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
     800:	d113      	bne.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     802:	ea95 0f0c 	teq	r5, ip
     806:	d105      	bne.n	814 <CONFIG_ISR_STACK_SIZE+0x14>
     808:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
     80c:	bf1c      	itt	ne
     80e:	4610      	movne	r0, r2
     810:	4619      	movne	r1, r3
     812:	d10a      	bne.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     814:	ea81 0103 	eor.w	r1, r1, r3
     818:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     81c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     820:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     824:	f04f 0000 	mov.w	r0, #0
     828:	bd70      	pop	{r4, r5, r6, pc}
     82a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     82e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
     832:	bd70      	pop	{r4, r5, r6, pc}

00000834 <__aeabi_ddiv>:
     834:	b570      	push	{r4, r5, r6, lr}
     836:	f04f 0cff 	mov.w	ip, #255	; 0xff
     83a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     83e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     842:	bf1d      	ittte	ne
     844:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     848:	ea94 0f0c 	teqne	r4, ip
     84c:	ea95 0f0c 	teqne	r5, ip
     850:	f000 f8a7 	bleq	9a2 <__aeabi_ddiv+0x16e>
     854:	eba4 0405 	sub.w	r4, r4, r5
     858:	ea81 0e03 	eor.w	lr, r1, r3
     85c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     860:	ea4f 3101 	mov.w	r1, r1, lsl #12
     864:	f000 8088 	beq.w	978 <__aeabi_ddiv+0x144>
     868:	ea4f 3303 	mov.w	r3, r3, lsl #12
     86c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
     870:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
     874:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
     878:	ea4f 2202 	mov.w	r2, r2, lsl #8
     87c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
     880:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
     884:	ea4f 2600 	mov.w	r6, r0, lsl #8
     888:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
     88c:	429d      	cmp	r5, r3
     88e:	bf08      	it	eq
     890:	4296      	cmpeq	r6, r2
     892:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
     896:	f504 7440 	add.w	r4, r4, #768	; 0x300
     89a:	d202      	bcs.n	8a2 <__aeabi_ddiv+0x6e>
     89c:	085b      	lsrs	r3, r3, #1
     89e:	ea4f 0232 	mov.w	r2, r2, rrx
     8a2:	1ab6      	subs	r6, r6, r2
     8a4:	eb65 0503 	sbc.w	r5, r5, r3
     8a8:	085b      	lsrs	r3, r3, #1
     8aa:	ea4f 0232 	mov.w	r2, r2, rrx
     8ae:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
     8b2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
     8b6:	ebb6 0e02 	subs.w	lr, r6, r2
     8ba:	eb75 0e03 	sbcs.w	lr, r5, r3
     8be:	bf22      	ittt	cs
     8c0:	1ab6      	subcs	r6, r6, r2
     8c2:	4675      	movcs	r5, lr
     8c4:	ea40 000c 	orrcs.w	r0, r0, ip
     8c8:	085b      	lsrs	r3, r3, #1
     8ca:	ea4f 0232 	mov.w	r2, r2, rrx
     8ce:	ebb6 0e02 	subs.w	lr, r6, r2
     8d2:	eb75 0e03 	sbcs.w	lr, r5, r3
     8d6:	bf22      	ittt	cs
     8d8:	1ab6      	subcs	r6, r6, r2
     8da:	4675      	movcs	r5, lr
     8dc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
     8e0:	085b      	lsrs	r3, r3, #1
     8e2:	ea4f 0232 	mov.w	r2, r2, rrx
     8e6:	ebb6 0e02 	subs.w	lr, r6, r2
     8ea:	eb75 0e03 	sbcs.w	lr, r5, r3
     8ee:	bf22      	ittt	cs
     8f0:	1ab6      	subcs	r6, r6, r2
     8f2:	4675      	movcs	r5, lr
     8f4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
     8f8:	085b      	lsrs	r3, r3, #1
     8fa:	ea4f 0232 	mov.w	r2, r2, rrx
     8fe:	ebb6 0e02 	subs.w	lr, r6, r2
     902:	eb75 0e03 	sbcs.w	lr, r5, r3
     906:	bf22      	ittt	cs
     908:	1ab6      	subcs	r6, r6, r2
     90a:	4675      	movcs	r5, lr
     90c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
     910:	ea55 0e06 	orrs.w	lr, r5, r6
     914:	d018      	beq.n	948 <__aeabi_ddiv+0x114>
     916:	ea4f 1505 	mov.w	r5, r5, lsl #4
     91a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
     91e:	ea4f 1606 	mov.w	r6, r6, lsl #4
     922:	ea4f 03c3 	mov.w	r3, r3, lsl #3
     926:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
     92a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     92e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
     932:	d1c0      	bne.n	8b6 <__aeabi_ddiv+0x82>
     934:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     938:	d10b      	bne.n	952 <__aeabi_ddiv+0x11e>
     93a:	ea41 0100 	orr.w	r1, r1, r0
     93e:	f04f 0000 	mov.w	r0, #0
     942:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
     946:	e7b6      	b.n	8b6 <__aeabi_ddiv+0x82>
     948:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     94c:	bf04      	itt	eq
     94e:	4301      	orreq	r1, r0
     950:	2000      	moveq	r0, #0
     952:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     956:	bf88      	it	hi
     958:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     95c:	f63f aeaf 	bhi.w	6be <__aeabi_dmul+0xde>
     960:	ebb5 0c03 	subs.w	ip, r5, r3
     964:	bf04      	itt	eq
     966:	ebb6 0c02 	subseq.w	ip, r6, r2
     96a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     96e:	f150 0000 	adcs.w	r0, r0, #0
     972:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     976:	bd70      	pop	{r4, r5, r6, pc}
     978:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
     97c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
     980:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
     984:	bfc2      	ittt	gt
     986:	ebd4 050c 	rsbsgt	r5, r4, ip
     98a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     98e:	bd70      	popgt	{r4, r5, r6, pc}
     990:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     994:	f04f 0e00 	mov.w	lr, #0
     998:	3c01      	subs	r4, #1
     99a:	e690      	b.n	6be <__aeabi_dmul+0xde>
     99c:	ea45 0e06 	orr.w	lr, r5, r6
     9a0:	e68d      	b.n	6be <__aeabi_dmul+0xde>
     9a2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     9a6:	ea94 0f0c 	teq	r4, ip
     9aa:	bf08      	it	eq
     9ac:	ea95 0f0c 	teqeq	r5, ip
     9b0:	f43f af3b 	beq.w	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     9b4:	ea94 0f0c 	teq	r4, ip
     9b8:	d10a      	bne.n	9d0 <__aeabi_ddiv+0x19c>
     9ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     9be:	f47f af34 	bne.w	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     9c2:	ea95 0f0c 	teq	r5, ip
     9c6:	f47f af25 	bne.w	814 <CONFIG_ISR_STACK_SIZE+0x14>
     9ca:	4610      	mov	r0, r2
     9cc:	4619      	mov	r1, r3
     9ce:	e72c      	b.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     9d0:	ea95 0f0c 	teq	r5, ip
     9d4:	d106      	bne.n	9e4 <__aeabi_ddiv+0x1b0>
     9d6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
     9da:	f43f aefd 	beq.w	7d8 <__aeabi_dmul+0x1f8>
     9de:	4610      	mov	r0, r2
     9e0:	4619      	mov	r1, r3
     9e2:	e722      	b.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>
     9e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     9e8:	bf18      	it	ne
     9ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     9ee:	f47f aec5 	bne.w	77c <__aeabi_dmul+0x19c>
     9f2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
     9f6:	f47f af0d 	bne.w	814 <CONFIG_ISR_STACK_SIZE+0x14>
     9fa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
     9fe:	f47f aeeb 	bne.w	7d8 <__aeabi_dmul+0x1f8>
     a02:	e712      	b.n	82a <CONFIG_ISR_STACK_SIZE+0x2a>

00000a04 <__aeabi_d2iz>:
     a04:	ea4f 0241 	mov.w	r2, r1, lsl #1
     a08:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
     a0c:	d215      	bcs.n	a3a <__aeabi_d2iz+0x36>
     a0e:	d511      	bpl.n	a34 <__aeabi_d2iz+0x30>
     a10:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
     a14:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
     a18:	d912      	bls.n	a40 <__aeabi_d2iz+0x3c>
     a1a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     a1e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     a22:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
     a26:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     a2a:	fa23 f002 	lsr.w	r0, r3, r2
     a2e:	bf18      	it	ne
     a30:	4240      	negne	r0, r0
     a32:	4770      	bx	lr
     a34:	f04f 0000 	mov.w	r0, #0
     a38:	4770      	bx	lr
     a3a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
     a3e:	d105      	bne.n	a4c <__aeabi_d2iz+0x48>
     a40:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
     a44:	bf08      	it	eq
     a46:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
     a4a:	4770      	bx	lr
     a4c:	f04f 0000 	mov.w	r0, #0
     a50:	4770      	bx	lr
     a52:	bf00      	nop

00000a54 <__aeabi_frsub>:
     a54:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
     a58:	e002      	b.n	a60 <__addsf3>
     a5a:	bf00      	nop

00000a5c <__aeabi_fsub>:
     a5c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00000a60 <__addsf3>:
     a60:	0042      	lsls	r2, r0, #1
     a62:	bf1f      	itttt	ne
     a64:	ea5f 0341 	movsne.w	r3, r1, lsl #1
     a68:	ea92 0f03 	teqne	r2, r3
     a6c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
     a70:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     a74:	d06a      	beq.n	b4c <__addsf3+0xec>
     a76:	ea4f 6212 	mov.w	r2, r2, lsr #24
     a7a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
     a7e:	bfc1      	itttt	gt
     a80:	18d2      	addgt	r2, r2, r3
     a82:	4041      	eorgt	r1, r0
     a84:	4048      	eorgt	r0, r1
     a86:	4041      	eorgt	r1, r0
     a88:	bfb8      	it	lt
     a8a:	425b      	neglt	r3, r3
     a8c:	2b19      	cmp	r3, #25
     a8e:	bf88      	it	hi
     a90:	4770      	bxhi	lr
     a92:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
     a96:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     a9a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
     a9e:	bf18      	it	ne
     aa0:	4240      	negne	r0, r0
     aa2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     aa6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
     aaa:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
     aae:	bf18      	it	ne
     ab0:	4249      	negne	r1, r1
     ab2:	ea92 0f03 	teq	r2, r3
     ab6:	d03f      	beq.n	b38 <__addsf3+0xd8>
     ab8:	f1a2 0201 	sub.w	r2, r2, #1
     abc:	fa41 fc03 	asr.w	ip, r1, r3
     ac0:	eb10 000c 	adds.w	r0, r0, ip
     ac4:	f1c3 0320 	rsb	r3, r3, #32
     ac8:	fa01 f103 	lsl.w	r1, r1, r3
     acc:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     ad0:	d502      	bpl.n	ad8 <__addsf3+0x78>
     ad2:	4249      	negs	r1, r1
     ad4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
     ad8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
     adc:	d313      	bcc.n	b06 <__addsf3+0xa6>
     ade:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
     ae2:	d306      	bcc.n	af2 <__addsf3+0x92>
     ae4:	0840      	lsrs	r0, r0, #1
     ae6:	ea4f 0131 	mov.w	r1, r1, rrx
     aea:	f102 0201 	add.w	r2, r2, #1
     aee:	2afe      	cmp	r2, #254	; 0xfe
     af0:	d251      	bcs.n	b96 <__addsf3+0x136>
     af2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
     af6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
     afa:	bf08      	it	eq
     afc:	f020 0001 	biceq.w	r0, r0, #1
     b00:	ea40 0003 	orr.w	r0, r0, r3
     b04:	4770      	bx	lr
     b06:	0049      	lsls	r1, r1, #1
     b08:	eb40 0000 	adc.w	r0, r0, r0
     b0c:	3a01      	subs	r2, #1
     b0e:	bf28      	it	cs
     b10:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
     b14:	d2ed      	bcs.n	af2 <__addsf3+0x92>
     b16:	fab0 fc80 	clz	ip, r0
     b1a:	f1ac 0c08 	sub.w	ip, ip, #8
     b1e:	ebb2 020c 	subs.w	r2, r2, ip
     b22:	fa00 f00c 	lsl.w	r0, r0, ip
     b26:	bfaa      	itet	ge
     b28:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
     b2c:	4252      	neglt	r2, r2
     b2e:	4318      	orrge	r0, r3
     b30:	bfbc      	itt	lt
     b32:	40d0      	lsrlt	r0, r2
     b34:	4318      	orrlt	r0, r3
     b36:	4770      	bx	lr
     b38:	f092 0f00 	teq	r2, #0
     b3c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
     b40:	bf06      	itte	eq
     b42:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
     b46:	3201      	addeq	r2, #1
     b48:	3b01      	subne	r3, #1
     b4a:	e7b5      	b.n	ab8 <__addsf3+0x58>
     b4c:	ea4f 0341 	mov.w	r3, r1, lsl #1
     b50:	ea7f 6c22 	mvns.w	ip, r2, asr #24
     b54:	bf18      	it	ne
     b56:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
     b5a:	d021      	beq.n	ba0 <__addsf3+0x140>
     b5c:	ea92 0f03 	teq	r2, r3
     b60:	d004      	beq.n	b6c <__addsf3+0x10c>
     b62:	f092 0f00 	teq	r2, #0
     b66:	bf08      	it	eq
     b68:	4608      	moveq	r0, r1
     b6a:	4770      	bx	lr
     b6c:	ea90 0f01 	teq	r0, r1
     b70:	bf1c      	itt	ne
     b72:	2000      	movne	r0, #0
     b74:	4770      	bxne	lr
     b76:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
     b7a:	d104      	bne.n	b86 <__addsf3+0x126>
     b7c:	0040      	lsls	r0, r0, #1
     b7e:	bf28      	it	cs
     b80:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
     b84:	4770      	bx	lr
     b86:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
     b8a:	bf3c      	itt	cc
     b8c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
     b90:	4770      	bxcc	lr
     b92:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
     b96:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
     b9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
     b9e:	4770      	bx	lr
     ba0:	ea7f 6222 	mvns.w	r2, r2, asr #24
     ba4:	bf16      	itet	ne
     ba6:	4608      	movne	r0, r1
     ba8:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
     bac:	4601      	movne	r1, r0
     bae:	0242      	lsls	r2, r0, #9
     bb0:	bf06      	itte	eq
     bb2:	ea5f 2341 	movseq.w	r3, r1, lsl #9
     bb6:	ea90 0f01 	teqeq	r0, r1
     bba:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
     bbe:	4770      	bx	lr

00000bc0 <__aeabi_ui2f>:
     bc0:	f04f 0300 	mov.w	r3, #0
     bc4:	e004      	b.n	bd0 <__aeabi_i2f+0x8>
     bc6:	bf00      	nop

00000bc8 <__aeabi_i2f>:
     bc8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
     bcc:	bf48      	it	mi
     bce:	4240      	negmi	r0, r0
     bd0:	ea5f 0c00 	movs.w	ip, r0
     bd4:	bf08      	it	eq
     bd6:	4770      	bxeq	lr
     bd8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
     bdc:	4601      	mov	r1, r0
     bde:	f04f 0000 	mov.w	r0, #0
     be2:	e01c      	b.n	c1e <__aeabi_l2f+0x2a>

00000be4 <__aeabi_ul2f>:
     be4:	ea50 0201 	orrs.w	r2, r0, r1
     be8:	bf08      	it	eq
     bea:	4770      	bxeq	lr
     bec:	f04f 0300 	mov.w	r3, #0
     bf0:	e00a      	b.n	c08 <__aeabi_l2f+0x14>
     bf2:	bf00      	nop

00000bf4 <__aeabi_l2f>:
     bf4:	ea50 0201 	orrs.w	r2, r0, r1
     bf8:	bf08      	it	eq
     bfa:	4770      	bxeq	lr
     bfc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
     c00:	d502      	bpl.n	c08 <__aeabi_l2f+0x14>
     c02:	4240      	negs	r0, r0
     c04:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     c08:	ea5f 0c01 	movs.w	ip, r1
     c0c:	bf02      	ittt	eq
     c0e:	4684      	moveq	ip, r0
     c10:	4601      	moveq	r1, r0
     c12:	2000      	moveq	r0, #0
     c14:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
     c18:	bf08      	it	eq
     c1a:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
     c1e:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
     c22:	fabc f28c 	clz	r2, ip
     c26:	3a08      	subs	r2, #8
     c28:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
     c2c:	db10      	blt.n	c50 <__aeabi_l2f+0x5c>
     c2e:	fa01 fc02 	lsl.w	ip, r1, r2
     c32:	4463      	add	r3, ip
     c34:	fa00 fc02 	lsl.w	ip, r0, r2
     c38:	f1c2 0220 	rsb	r2, r2, #32
     c3c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     c40:	fa20 f202 	lsr.w	r2, r0, r2
     c44:	eb43 0002 	adc.w	r0, r3, r2
     c48:	bf08      	it	eq
     c4a:	f020 0001 	biceq.w	r0, r0, #1
     c4e:	4770      	bx	lr
     c50:	f102 0220 	add.w	r2, r2, #32
     c54:	fa01 fc02 	lsl.w	ip, r1, r2
     c58:	f1c2 0220 	rsb	r2, r2, #32
     c5c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
     c60:	fa21 f202 	lsr.w	r2, r1, r2
     c64:	eb43 0002 	adc.w	r0, r3, r2
     c68:	bf08      	it	eq
     c6a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
     c6e:	4770      	bx	lr

00000c70 <__aeabi_f2uiz>:
     c70:	0042      	lsls	r2, r0, #1
     c72:	d20e      	bcs.n	c92 <__aeabi_f2uiz+0x22>
     c74:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
     c78:	d30b      	bcc.n	c92 <__aeabi_f2uiz+0x22>
     c7a:	f04f 039e 	mov.w	r3, #158	; 0x9e
     c7e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
     c82:	d409      	bmi.n	c98 <__aeabi_f2uiz+0x28>
     c84:	ea4f 2300 	mov.w	r3, r0, lsl #8
     c88:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     c8c:	fa23 f002 	lsr.w	r0, r3, r2
     c90:	4770      	bx	lr
     c92:	f04f 0000 	mov.w	r0, #0
     c96:	4770      	bx	lr
     c98:	f112 0f61 	cmn.w	r2, #97	; 0x61
     c9c:	d101      	bne.n	ca2 <__aeabi_f2uiz+0x32>
     c9e:	0242      	lsls	r2, r0, #9
     ca0:	d102      	bne.n	ca8 <__aeabi_f2uiz+0x38>
     ca2:	f04f 30ff 	mov.w	r0, #4294967295
     ca6:	4770      	bx	lr
     ca8:	f04f 0000 	mov.w	r0, #0
     cac:	4770      	bx	lr
     cae:	bf00      	nop

00000cb0 <__aeabi_uldivmod>:
     cb0:	b953      	cbnz	r3, cc8 <__aeabi_uldivmod+0x18>
     cb2:	b94a      	cbnz	r2, cc8 <__aeabi_uldivmod+0x18>
     cb4:	2900      	cmp	r1, #0
     cb6:	bf08      	it	eq
     cb8:	2800      	cmpeq	r0, #0
     cba:	bf1c      	itt	ne
     cbc:	f04f 31ff 	movne.w	r1, #4294967295
     cc0:	f04f 30ff 	movne.w	r0, #4294967295
     cc4:	f000 b96c 	b.w	fa0 <__aeabi_idiv0>
     cc8:	f1ad 0c08 	sub.w	ip, sp, #8
     ccc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     cd0:	f000 f806 	bl	ce0 <__udivmoddi4>
     cd4:	f8dd e004 	ldr.w	lr, [sp, #4]
     cd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     cdc:	b004      	add	sp, #16
     cde:	4770      	bx	lr

00000ce0 <__udivmoddi4>:
     ce0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     ce4:	9e08      	ldr	r6, [sp, #32]
     ce6:	460d      	mov	r5, r1
     ce8:	4604      	mov	r4, r0
     cea:	468e      	mov	lr, r1
     cec:	2b00      	cmp	r3, #0
     cee:	f040 8082 	bne.w	df6 <__udivmoddi4+0x116>
     cf2:	428a      	cmp	r2, r1
     cf4:	4617      	mov	r7, r2
     cf6:	d946      	bls.n	d86 <__udivmoddi4+0xa6>
     cf8:	fab2 f282 	clz	r2, r2
     cfc:	b14a      	cbz	r2, d12 <__udivmoddi4+0x32>
     cfe:	f1c2 0120 	rsb	r1, r2, #32
     d02:	fa05 f302 	lsl.w	r3, r5, r2
     d06:	fa20 f101 	lsr.w	r1, r0, r1
     d0a:	4097      	lsls	r7, r2
     d0c:	ea41 0e03 	orr.w	lr, r1, r3
     d10:	4094      	lsls	r4, r2
     d12:	ea4f 4817 	mov.w	r8, r7, lsr #16
     d16:	0c23      	lsrs	r3, r4, #16
     d18:	fbbe fcf8 	udiv	ip, lr, r8
     d1c:	b2b9      	uxth	r1, r7
     d1e:	fb08 ee1c 	mls	lr, r8, ip, lr
     d22:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
     d26:	fb0c f001 	mul.w	r0, ip, r1
     d2a:	4298      	cmp	r0, r3
     d2c:	d90a      	bls.n	d44 <__udivmoddi4+0x64>
     d2e:	18fb      	adds	r3, r7, r3
     d30:	f10c 35ff 	add.w	r5, ip, #4294967295
     d34:	f080 8116 	bcs.w	f64 <__udivmoddi4+0x284>
     d38:	4298      	cmp	r0, r3
     d3a:	f240 8113 	bls.w	f64 <__udivmoddi4+0x284>
     d3e:	f1ac 0c02 	sub.w	ip, ip, #2
     d42:	443b      	add	r3, r7
     d44:	1a1b      	subs	r3, r3, r0
     d46:	b2a4      	uxth	r4, r4
     d48:	fbb3 f0f8 	udiv	r0, r3, r8
     d4c:	fb08 3310 	mls	r3, r8, r0, r3
     d50:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     d54:	fb00 f101 	mul.w	r1, r0, r1
     d58:	42a1      	cmp	r1, r4
     d5a:	d909      	bls.n	d70 <__udivmoddi4+0x90>
     d5c:	193c      	adds	r4, r7, r4
     d5e:	f100 33ff 	add.w	r3, r0, #4294967295
     d62:	f080 8101 	bcs.w	f68 <__udivmoddi4+0x288>
     d66:	42a1      	cmp	r1, r4
     d68:	f240 80fe 	bls.w	f68 <__udivmoddi4+0x288>
     d6c:	3802      	subs	r0, #2
     d6e:	443c      	add	r4, r7
     d70:	1a64      	subs	r4, r4, r1
     d72:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     d76:	2100      	movs	r1, #0
     d78:	b11e      	cbz	r6, d82 <__udivmoddi4+0xa2>
     d7a:	40d4      	lsrs	r4, r2
     d7c:	2300      	movs	r3, #0
     d7e:	e9c6 4300 	strd	r4, r3, [r6]
     d82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     d86:	b902      	cbnz	r2, d8a <__udivmoddi4+0xaa>
     d88:	deff      	udf	#255	; 0xff
     d8a:	fab2 f282 	clz	r2, r2
     d8e:	2a00      	cmp	r2, #0
     d90:	d14f      	bne.n	e32 <__udivmoddi4+0x152>
     d92:	1bcb      	subs	r3, r1, r7
     d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     d98:	fa1f f887 	uxth.w	r8, r7
     d9c:	2101      	movs	r1, #1
     d9e:	fbb3 fcfe 	udiv	ip, r3, lr
     da2:	0c25      	lsrs	r5, r4, #16
     da4:	fb0e 331c 	mls	r3, lr, ip, r3
     da8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     dac:	fb08 f30c 	mul.w	r3, r8, ip
     db0:	42ab      	cmp	r3, r5
     db2:	d907      	bls.n	dc4 <__udivmoddi4+0xe4>
     db4:	197d      	adds	r5, r7, r5
     db6:	f10c 30ff 	add.w	r0, ip, #4294967295
     dba:	d202      	bcs.n	dc2 <__udivmoddi4+0xe2>
     dbc:	42ab      	cmp	r3, r5
     dbe:	f200 80e7 	bhi.w	f90 <__udivmoddi4+0x2b0>
     dc2:	4684      	mov	ip, r0
     dc4:	1aed      	subs	r5, r5, r3
     dc6:	b2a3      	uxth	r3, r4
     dc8:	fbb5 f0fe 	udiv	r0, r5, lr
     dcc:	fb0e 5510 	mls	r5, lr, r0, r5
     dd0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
     dd4:	fb08 f800 	mul.w	r8, r8, r0
     dd8:	45a0      	cmp	r8, r4
     dda:	d907      	bls.n	dec <__udivmoddi4+0x10c>
     ddc:	193c      	adds	r4, r7, r4
     dde:	f100 33ff 	add.w	r3, r0, #4294967295
     de2:	d202      	bcs.n	dea <__udivmoddi4+0x10a>
     de4:	45a0      	cmp	r8, r4
     de6:	f200 80d7 	bhi.w	f98 <__udivmoddi4+0x2b8>
     dea:	4618      	mov	r0, r3
     dec:	eba4 0408 	sub.w	r4, r4, r8
     df0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
     df4:	e7c0      	b.n	d78 <__udivmoddi4+0x98>
     df6:	428b      	cmp	r3, r1
     df8:	d908      	bls.n	e0c <__udivmoddi4+0x12c>
     dfa:	2e00      	cmp	r6, #0
     dfc:	f000 80af 	beq.w	f5e <__udivmoddi4+0x27e>
     e00:	2100      	movs	r1, #0
     e02:	e9c6 0500 	strd	r0, r5, [r6]
     e06:	4608      	mov	r0, r1
     e08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     e0c:	fab3 f183 	clz	r1, r3
     e10:	2900      	cmp	r1, #0
     e12:	d14b      	bne.n	eac <__udivmoddi4+0x1cc>
     e14:	42ab      	cmp	r3, r5
     e16:	d302      	bcc.n	e1e <__udivmoddi4+0x13e>
     e18:	4282      	cmp	r2, r0
     e1a:	f200 80b7 	bhi.w	f8c <__udivmoddi4+0x2ac>
     e1e:	1a84      	subs	r4, r0, r2
     e20:	eb65 0303 	sbc.w	r3, r5, r3
     e24:	2001      	movs	r0, #1
     e26:	469e      	mov	lr, r3
     e28:	2e00      	cmp	r6, #0
     e2a:	d0aa      	beq.n	d82 <__udivmoddi4+0xa2>
     e2c:	e9c6 4e00 	strd	r4, lr, [r6]
     e30:	e7a7      	b.n	d82 <__udivmoddi4+0xa2>
     e32:	f1c2 0c20 	rsb	ip, r2, #32
     e36:	fa01 f302 	lsl.w	r3, r1, r2
     e3a:	4097      	lsls	r7, r2
     e3c:	fa20 f00c 	lsr.w	r0, r0, ip
     e40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     e44:	fa21 fc0c 	lsr.w	ip, r1, ip
     e48:	4318      	orrs	r0, r3
     e4a:	fbbc f1fe 	udiv	r1, ip, lr
     e4e:	0c05      	lsrs	r5, r0, #16
     e50:	fb0e cc11 	mls	ip, lr, r1, ip
     e54:	fa1f f887 	uxth.w	r8, r7
     e58:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
     e5c:	fb01 f308 	mul.w	r3, r1, r8
     e60:	42ab      	cmp	r3, r5
     e62:	fa04 f402 	lsl.w	r4, r4, r2
     e66:	d909      	bls.n	e7c <__udivmoddi4+0x19c>
     e68:	197d      	adds	r5, r7, r5
     e6a:	f101 3cff 	add.w	ip, r1, #4294967295
     e6e:	f080 808b 	bcs.w	f88 <__udivmoddi4+0x2a8>
     e72:	42ab      	cmp	r3, r5
     e74:	f240 8088 	bls.w	f88 <__udivmoddi4+0x2a8>
     e78:	3902      	subs	r1, #2
     e7a:	443d      	add	r5, r7
     e7c:	1aeb      	subs	r3, r5, r3
     e7e:	b285      	uxth	r5, r0
     e80:	fbb3 f0fe 	udiv	r0, r3, lr
     e84:	fb0e 3310 	mls	r3, lr, r0, r3
     e88:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
     e8c:	fb00 f308 	mul.w	r3, r0, r8
     e90:	42ab      	cmp	r3, r5
     e92:	d907      	bls.n	ea4 <__udivmoddi4+0x1c4>
     e94:	197d      	adds	r5, r7, r5
     e96:	f100 3cff 	add.w	ip, r0, #4294967295
     e9a:	d271      	bcs.n	f80 <__udivmoddi4+0x2a0>
     e9c:	42ab      	cmp	r3, r5
     e9e:	d96f      	bls.n	f80 <__udivmoddi4+0x2a0>
     ea0:	3802      	subs	r0, #2
     ea2:	443d      	add	r5, r7
     ea4:	1aeb      	subs	r3, r5, r3
     ea6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
     eaa:	e778      	b.n	d9e <__udivmoddi4+0xbe>
     eac:	f1c1 0c20 	rsb	ip, r1, #32
     eb0:	408b      	lsls	r3, r1
     eb2:	fa22 f70c 	lsr.w	r7, r2, ip
     eb6:	431f      	orrs	r7, r3
     eb8:	fa20 f40c 	lsr.w	r4, r0, ip
     ebc:	fa05 f301 	lsl.w	r3, r5, r1
     ec0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
     ec4:	fa25 f50c 	lsr.w	r5, r5, ip
     ec8:	431c      	orrs	r4, r3
     eca:	0c23      	lsrs	r3, r4, #16
     ecc:	fbb5 f9fe 	udiv	r9, r5, lr
     ed0:	fa1f f887 	uxth.w	r8, r7
     ed4:	fb0e 5519 	mls	r5, lr, r9, r5
     ed8:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
     edc:	fb09 fa08 	mul.w	sl, r9, r8
     ee0:	45aa      	cmp	sl, r5
     ee2:	fa02 f201 	lsl.w	r2, r2, r1
     ee6:	fa00 f301 	lsl.w	r3, r0, r1
     eea:	d908      	bls.n	efe <__udivmoddi4+0x21e>
     eec:	197d      	adds	r5, r7, r5
     eee:	f109 30ff 	add.w	r0, r9, #4294967295
     ef2:	d247      	bcs.n	f84 <__udivmoddi4+0x2a4>
     ef4:	45aa      	cmp	sl, r5
     ef6:	d945      	bls.n	f84 <__udivmoddi4+0x2a4>
     ef8:	f1a9 0902 	sub.w	r9, r9, #2
     efc:	443d      	add	r5, r7
     efe:	eba5 050a 	sub.w	r5, r5, sl
     f02:	b2a4      	uxth	r4, r4
     f04:	fbb5 f0fe 	udiv	r0, r5, lr
     f08:	fb0e 5510 	mls	r5, lr, r0, r5
     f0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
     f10:	fb00 f808 	mul.w	r8, r0, r8
     f14:	45a0      	cmp	r8, r4
     f16:	d907      	bls.n	f28 <__udivmoddi4+0x248>
     f18:	193c      	adds	r4, r7, r4
     f1a:	f100 35ff 	add.w	r5, r0, #4294967295
     f1e:	d22d      	bcs.n	f7c <__udivmoddi4+0x29c>
     f20:	45a0      	cmp	r8, r4
     f22:	d92b      	bls.n	f7c <__udivmoddi4+0x29c>
     f24:	3802      	subs	r0, #2
     f26:	443c      	add	r4, r7
     f28:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
     f2c:	eba4 0408 	sub.w	r4, r4, r8
     f30:	fba0 8902 	umull	r8, r9, r0, r2
     f34:	454c      	cmp	r4, r9
     f36:	46c6      	mov	lr, r8
     f38:	464d      	mov	r5, r9
     f3a:	d319      	bcc.n	f70 <__udivmoddi4+0x290>
     f3c:	d016      	beq.n	f6c <__udivmoddi4+0x28c>
     f3e:	b15e      	cbz	r6, f58 <__udivmoddi4+0x278>
     f40:	ebb3 020e 	subs.w	r2, r3, lr
     f44:	eb64 0405 	sbc.w	r4, r4, r5
     f48:	fa04 fc0c 	lsl.w	ip, r4, ip
     f4c:	40ca      	lsrs	r2, r1
     f4e:	ea4c 0202 	orr.w	r2, ip, r2
     f52:	40cc      	lsrs	r4, r1
     f54:	e9c6 2400 	strd	r2, r4, [r6]
     f58:	2100      	movs	r1, #0
     f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     f5e:	4631      	mov	r1, r6
     f60:	4630      	mov	r0, r6
     f62:	e70e      	b.n	d82 <__udivmoddi4+0xa2>
     f64:	46ac      	mov	ip, r5
     f66:	e6ed      	b.n	d44 <__udivmoddi4+0x64>
     f68:	4618      	mov	r0, r3
     f6a:	e701      	b.n	d70 <__udivmoddi4+0x90>
     f6c:	4543      	cmp	r3, r8
     f6e:	d2e6      	bcs.n	f3e <__udivmoddi4+0x25e>
     f70:	ebb8 0e02 	subs.w	lr, r8, r2
     f74:	eb69 0507 	sbc.w	r5, r9, r7
     f78:	3801      	subs	r0, #1
     f7a:	e7e0      	b.n	f3e <__udivmoddi4+0x25e>
     f7c:	4628      	mov	r0, r5
     f7e:	e7d3      	b.n	f28 <__udivmoddi4+0x248>
     f80:	4660      	mov	r0, ip
     f82:	e78f      	b.n	ea4 <__udivmoddi4+0x1c4>
     f84:	4681      	mov	r9, r0
     f86:	e7ba      	b.n	efe <__udivmoddi4+0x21e>
     f88:	4661      	mov	r1, ip
     f8a:	e777      	b.n	e7c <__udivmoddi4+0x19c>
     f8c:	4608      	mov	r0, r1
     f8e:	e74b      	b.n	e28 <__udivmoddi4+0x148>
     f90:	f1ac 0c02 	sub.w	ip, ip, #2
     f94:	443d      	add	r5, r7
     f96:	e715      	b.n	dc4 <__udivmoddi4+0xe4>
     f98:	3802      	subs	r0, #2
     f9a:	443c      	add	r4, r7
     f9c:	e726      	b.n	dec <__udivmoddi4+0x10c>
     f9e:	bf00      	nop

00000fa0 <__aeabi_idiv0>:
     fa0:	4770      	bx	lr
     fa2:	bf00      	nop
     fa4:	0000      	movs	r0, r0
	...

00000fa8 <thread_FILTRO_code>:
    }

}

void thread_FILTRO_code(void *argA , void *argB, void *argC)
{
     fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     fac:	b08d      	sub	sp, #52	; 0x34
    int idx=0,media=0,desvio=0;
    int sum_final,sum,k;
    uint16_t array[SIZE]={0,0,0,0,0,0,0,0,0,0};
     fae:	2214      	movs	r2, #20
     fb0:	2100      	movs	r1, #0
     fb2:	a802      	add	r0, sp, #8
    uint16_t array2[SIZE]={0,0,0,0,0,0,0,0,0,0};
     fb4:	ad07      	add	r5, sp, #28
    uint16_t array[SIZE]={0,0,0,0,0,0,0,0,0,0};
     fb6:	f008 fc77 	bl	98a8 <memset>
    uint16_t array2[SIZE]={0,0,0,0,0,0,0,0,0,0};
     fba:	2214      	movs	r2, #20
     fbc:	2100      	movs	r1, #0
     fbe:	4628      	mov	r0, r5
     fc0:	f008 fc72 	bl	98a8 <memset>
        for(int i=0;i<SIZE;i++)
        {
          sum+=array[i];
        }
        media=sum/SIZE;
        desvio=media*0.1;
     fc4:	a72e      	add	r7, pc, #184	; (adr r7, 1080 <CONFIG_FPROTECT_BLOCK_SIZE+0x80>)
     fc6:	e9d7 6700 	ldrd	r6, r7, [r7]
		/* coverity[OVERRUN] */
		return (void *) arch_syscall_invoke3(*(uintptr_t *)&queue, parm0.split.lo, parm0.split.hi, K_SYSCALL_K_QUEUE_GET);
	}
#endif
	compiler_barrier();
	return z_impl_k_queue_get(queue, timeout);
     fca:	f8df 90c0 	ldr.w	r9, [pc, #192]	; 108c <CONFIG_FPROTECT_BLOCK_SIZE+0x8c>
        else
        {
          data_media_final.data=sum_final/k;
        }

        printk("Media Final: %4u\n", data_media_final.data);
     fce:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 1090 <CONFIG_FPROTECT_BLOCK_SIZE+0x90>
    int idx=0,media=0,desvio=0;
     fd2:	2400      	movs	r4, #0
     fd4:	f04f 32ff 	mov.w	r2, #4294967295
     fd8:	f04f 33ff 	mov.w	r3, #4294967295
     fdc:	4648      	mov	r0, r9
     fde:	f005 fb1f 	bl	6620 <z_impl_k_queue_get>
        array[idx]=data_val_1->data;
     fe2:	ab0c      	add	r3, sp, #48	; 0x30
     fe4:	eb03 0344 	add.w	r3, r3, r4, lsl #1
     fe8:	8882      	ldrh	r2, [r0, #4]
     fea:	f823 2c28 	strh.w	r2, [r3, #-40]
        idx++;
     fee:	3401      	adds	r4, #1
        idx%=SIZE;
     ff0:	230a      	movs	r3, #10
     ff2:	f10d 0b08 	add.w	fp, sp, #8
     ff6:	fbb4 f2f3 	udiv	r2, r4, r3
     ffa:	fb03 4412 	mls	r4, r3, r2, r4
        for(int i=0;i<SIZE;i++)
     ffe:	2300      	movs	r3, #0
        idx%=SIZE;
    1000:	465a      	mov	r2, fp
        sum=0;
    1002:	469a      	mov	sl, r3
          sum+=array[i];
    1004:	f832 1b02 	ldrh.w	r1, [r2], #2
        for(int i=0;i<SIZE;i++)
    1008:	3301      	adds	r3, #1
    100a:	2b0a      	cmp	r3, #10
          sum+=array[i];
    100c:	448a      	add	sl, r1
        for(int i=0;i<SIZE;i++)
    100e:	d1f9      	bne.n	1004 <CONFIG_FPROTECT_BLOCK_SIZE+0x4>
        media=sum/SIZE;
    1010:	fb9a faf3 	sdiv	sl, sl, r3
        desvio=media*0.1;
    1014:	4650      	mov	r0, sl
    1016:	f7ff fa79 	bl	50c <__aeabi_i2d>
    101a:	4632      	mov	r2, r6
    101c:	463b      	mov	r3, r7
    101e:	f7ff fadf 	bl	5e0 <__aeabi_dmul>
    1022:	f7ff fcef 	bl	a04 <__aeabi_d2iz>
        for(int j=0;j<SIZE;j++)
    1026:	2200      	movs	r2, #0
          if(array[j]>=(media-desvio) && array[j]<=(media+desvio))
    1028:	ebaa 0c00 	sub.w	ip, sl, r0
        k=0;
    102c:	4613      	mov	r3, r2
          if(array[j]>=(media-desvio) && array[j]<=(media+desvio))
    102e:	4482      	add	sl, r0
    1030:	f83b 1b02 	ldrh.w	r1, [fp], #2
    1034:	4561      	cmp	r1, ip
    1036:	db07      	blt.n	1048 <CONFIG_FPROTECT_BLOCK_SIZE+0x48>
    1038:	4551      	cmp	r1, sl
            array2[k]=array[j];
    103a:	bfdf      	itttt	le
    103c:	a80c      	addle	r0, sp, #48	; 0x30
    103e:	eb00 0043 	addle.w	r0, r0, r3, lsl #1
            k++;
    1042:	3301      	addle	r3, #1
            array2[k]=array[j];
    1044:	f820 1c14 	strhle.w	r1, [r0, #-20]
        for(int j=0;j<SIZE;j++)
    1048:	3201      	adds	r2, #1
    104a:	2a0a      	cmp	r2, #10
    104c:	d1f0      	bne.n	1030 <CONFIG_FPROTECT_BLOCK_SIZE+0x30>
        for(int l=0;l<k;l++)
    104e:	2200      	movs	r2, #0
        sum_final=0;
    1050:	4611      	mov	r1, r2
        for(int l=0;l<k;l++)
    1052:	4293      	cmp	r3, r2
    1054:	dc0b      	bgt.n	106e <CONFIG_FPROTECT_BLOCK_SIZE+0x6e>
        if(k==0)
    1056:	b97b      	cbnz	r3, 1078 <CONFIG_FPROTECT_BLOCK_SIZE+0x78>
          data_media_final.data=sum_final/k;
    1058:	b289      	uxth	r1, r1
        printk("Media Final: %4u\n", data_media_final.data);
    105a:	4640      	mov	r0, r8
    105c:	f8ad 1004 	strh.w	r1, [sp, #4]
    1060:	f008 fbc1 	bl	97e6 <printk>

        k_fifo_put(&fifo_media_final, &data_media_final);
    1064:	4808      	ldr	r0, [pc, #32]	; (1088 <CONFIG_FPROTECT_BLOCK_SIZE+0x88>)
    1066:	4669      	mov	r1, sp
    1068:	f008 ff40 	bl	9eec <k_queue_append>
        data_val_1 = k_fifo_get(&fifo_val_1, K_FOREVER);
    106c:	e7b2      	b.n	fd4 <thread_FILTRO_code+0x2c>
          sum_final+=array2[l];
    106e:	f835 0012 	ldrh.w	r0, [r5, r2, lsl #1]
        for(int l=0;l<k;l++)
    1072:	3201      	adds	r2, #1
          sum_final+=array2[l];
    1074:	4401      	add	r1, r0
        for(int l=0;l<k;l++)
    1076:	e7ec      	b.n	1052 <CONFIG_FPROTECT_BLOCK_SIZE+0x52>
          data_media_final.data=sum_final/k;
    1078:	fb91 f1f3 	sdiv	r1, r1, r3
    107c:	e7ec      	b.n	1058 <CONFIG_FPROTECT_BLOCK_SIZE+0x58>
    107e:	bf00      	nop
    1080:	9999999a 	.word	0x9999999a
    1084:	3fb99999 	.word	0x3fb99999
    1088:	200005bc 	.word	0x200005bc
    108c:	200005d8 	.word	0x200005d8
    1090:	0000a544 	.word	0x0000a544

00001094 <thread_ADC_code>:
{
    1094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    printk("\n\r Simple adc demo for  \n\r");
    1098:	4851      	ldr	r0, [pc, #324]	; (11e0 <thread_ADC_code+0x14c>)
{
    109a:	b089      	sub	sp, #36	; 0x24
    printk("\n\r Simple adc demo for  \n\r");
    109c:	f008 fba3 	bl	97e6 <printk>
    printk(" Reads an analog input connected to AN%d and prints its raw and mV value \n\r", ADC_CHANNEL_ID);
    10a0:	2101      	movs	r1, #1
    10a2:	4850      	ldr	r0, [pc, #320]	; (11e4 <thread_ADC_code+0x150>)
    10a4:	f008 fb9f 	bl	97e6 <printk>
    printk(" *** ASSURE THAT ANx IS BETWEEN [0...3V]\n\r");
    10a8:	484f      	ldr	r0, [pc, #316]	; (11e8 <thread_ADC_code+0x154>)
    10aa:	f008 fb9c 	bl	97e6 <printk>
		/* coverity[OVERRUN] */
		return (const struct device *) arch_syscall_invoke1(*(uintptr_t *)&name, K_SYSCALL_DEVICE_GET_BINDING);
	}
#endif
	compiler_barrier();
	return z_impl_device_get_binding(name);
    10ae:	484f      	ldr	r0, [pc, #316]	; (11ec <thread_ADC_code+0x158>)
    adc_dev = device_get_binding(DT_LABEL(ADC_NID));
    10b0:	4e4f      	ldr	r6, [pc, #316]	; (11f0 <thread_ADC_code+0x15c>)
    10b2:	f004 fd29 	bl	5b08 <z_impl_device_get_binding>
    10b6:	6030      	str	r0, [r6, #0]
	if (!adc_dev) {
    10b8:	b910      	cbnz	r0, 10c0 <thread_ADC_code+0x2c>
        printk("ADC device_get_binding() failed\n");
    10ba:	484e      	ldr	r0, [pc, #312]	; (11f4 <thread_ADC_code+0x160>)
    10bc:	f008 fb93 	bl	97e6 <printk>
    err = adc_channel_setup(adc_dev, &my_channel_cfg);
    10c0:	6830      	ldr	r0, [r6, #0]
					   const struct adc_channel_cfg *channel_cfg)
{
	const struct adc_driver_api *api =
				(const struct adc_driver_api *)dev->api;

	return api->channel_setup(dev, channel_cfg);
    10c2:	6883      	ldr	r3, [r0, #8]
    10c4:	494c      	ldr	r1, [pc, #304]	; (11f8 <thread_ADC_code+0x164>)
    10c6:	681b      	ldr	r3, [r3, #0]
    10c8:	4798      	blx	r3
    if (err) {
    10ca:	4601      	mov	r1, r0
    10cc:	b110      	cbz	r0, 10d4 <thread_ADC_code+0x40>
        printk("adc_channel_setup() failed with error code %d\n", err);
    10ce:	484b      	ldr	r0, [pc, #300]	; (11fc <thread_ADC_code+0x168>)
    10d0:	f008 fb89 	bl	97e6 <printk>
    NRF_SAADC->TASKS_CALIBRATEOFFSET = 1;
    10d4:	4b4a      	ldr	r3, [pc, #296]	; (1200 <thread_ADC_code+0x16c>)
    10d6:	2201      	movs	r2, #1
    10d8:	60da      	str	r2, [r3, #12]
	return z_impl_k_uptime_ticks();
    10da:	f008 ff51 	bl	9f80 <z_impl_k_uptime_ticks>
		}
	} else {
		if (result32) {
			return (uint32_t)((t * to_hz + off) / from_hz);
		} else {
			return (t * to_hz + off) / from_hz;
    10de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    10e2:	460a      	mov	r2, r1
    10e4:	fba0 0103 	umull	r0, r1, r0, r3
    10e8:	fb03 1102 	mla	r1, r3, r2, r1
    10ec:	0bc3      	lsrs	r3, r0, #15
    10ee:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
    10f2:	0bca      	lsrs	r2, r1, #15
    release_time = k_uptime_get() + thread_ADC_period;
    10f4:	f513 747a 	adds.w	r4, r3, #1000	; 0x3e8
	const struct adc_sequence sequence = {
    10f8:	4f42      	ldr	r7, [pc, #264]	; (1204 <thread_ADC_code+0x170>)
            printk("adc_sample() failed with error code %d\n\r",err);
    10fa:	f8df 8120 	ldr.w	r8, [pc, #288]	; 121c <thread_ADC_code+0x188>
                data_val_1.data=(uint16_t)(1000*adc_sample_buffer[0]*((float)3/1023));
    10fe:	f8df 9120 	ldr.w	r9, [pc, #288]	; 1220 <thread_ADC_code+0x18c>
    release_time = k_uptime_get() + thread_ADC_period;
    1102:	f142 0500 	adc.w	r5, r2, #0
	const struct adc_sequence sequence = {
    1106:	2214      	movs	r2, #20
    1108:	2100      	movs	r1, #0
    110a:	a803      	add	r0, sp, #12
    110c:	f008 fbcc 	bl	98a8 <memset>
    1110:	2302      	movs	r3, #2
	if (adc_dev == NULL) {
    1112:	6830      	ldr	r0, [r6, #0]
	const struct adc_sequence sequence = {
    1114:	9306      	str	r3, [sp, #24]
    1116:	e9cd 3704 	strd	r3, r7, [sp, #16]
    111a:	230a      	movs	r3, #10
    111c:	f88d 301c 	strb.w	r3, [sp, #28]
	if (adc_dev == NULL) {
    1120:	bba0      	cbnz	r0, 118c <thread_ADC_code+0xf8>
            printk("adc_sample(): error, must bind to adc first \n\r");
    1122:	4839      	ldr	r0, [pc, #228]	; (1208 <thread_ADC_code+0x174>)
    1124:	f008 fb5f 	bl	97e6 <printk>
            return -1;
    1128:	f04f 3aff 	mov.w	sl, #4294967295
            printk("adc_sample() failed with error code %d\n\r",err);
    112c:	4651      	mov	r1, sl
    112e:	4640      	mov	r0, r8
    1130:	f008 fb59 	bl	97e6 <printk>
        k_fifo_put(&fifo_val_1, &data_val_1); 
    1134:	4835      	ldr	r0, [pc, #212]	; (120c <thread_ADC_code+0x178>)
    1136:	a901      	add	r1, sp, #4
    1138:	f008 fed8 	bl	9eec <k_queue_append>
    113c:	f008 ff20 	bl	9f80 <z_impl_k_uptime_ticks>
    1140:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    1144:	460a      	mov	r2, r1
    1146:	fba0 0103 	umull	r0, r1, r0, r3
    114a:	fb03 1102 	mla	r1, r3, r2, r1
    114e:	0bc2      	lsrs	r2, r0, #15
    1150:	ea42 4241 	orr.w	r2, r2, r1, lsl #17
    1154:	0bcb      	lsrs	r3, r1, #15
        if( fin_time < release_time) {
    1156:	42a2      	cmp	r2, r4
    1158:	eb73 0105 	sbcs.w	r1, r3, r5
    115c:	dad3      	bge.n	1106 <thread_ADC_code+0x72>
            k_msleep(release_time - fin_time);
    115e:	eba4 0c02 	sub.w	ip, r4, r2
 * @return Zero if the requested time has elapsed or the number of milliseconds
 * left to sleep, if thread was woken up by \ref k_wakeup call.
 */
static inline int32_t k_msleep(int32_t ms)
{
	return k_sleep(Z_TIMEOUT_MS(ms));
    1162:	ea2c 7cec 	bic.w	ip, ip, ip, asr #31
    1166:	f44f 4e00 	mov.w	lr, #32768	; 0x8000
    116a:	f240 30e7 	movw	r0, #999	; 0x3e7
    116e:	2100      	movs	r1, #0
    1170:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1174:	2300      	movs	r3, #0
    1176:	fbce 010c 	smlal	r0, r1, lr, ip
    117a:	f7ff fd99 	bl	cb0 <__aeabi_uldivmod>
	return z_impl_k_sleep(timeout);
    117e:	f006 fb7d 	bl	787c <z_impl_k_sleep>
            release_time += thread_ADC_period;
    1182:	f514 747a 	adds.w	r4, r4, #1000	; 0x3e8
    1186:	f145 0500 	adc.w	r5, r5, #0
    118a:	e7bc      	b.n	1106 <thread_ADC_code+0x72>
				  const struct adc_sequence *sequence)
{
	const struct adc_driver_api *api =
				(const struct adc_driver_api *)dev->api;

	return api->read(dev, sequence);
    118c:	6883      	ldr	r3, [r0, #8]
    118e:	a903      	add	r1, sp, #12
    1190:	685b      	ldr	r3, [r3, #4]
    1192:	4798      	blx	r3
	if (ret) {
    1194:	4682      	mov	sl, r0
    1196:	b150      	cbz	r0, 11ae <thread_ADC_code+0x11a>
            printk("adc_read() failed with code %d\n", ret);
    1198:	4601      	mov	r1, r0
    119a:	481d      	ldr	r0, [pc, #116]	; (1210 <thread_ADC_code+0x17c>)
    119c:	f008 fb23 	bl	97e6 <printk>
        if(err) 
    11a0:	e7c4      	b.n	112c <thread_ADC_code+0x98>
                printk("adc reading out of range\n\r");
    11a2:	481c      	ldr	r0, [pc, #112]	; (1214 <thread_ADC_code+0x180>)
    11a4:	f008 fb1f 	bl	97e6 <printk>
                data_val_1.data=0;
    11a8:	f8ad a008 	strh.w	sl, [sp, #8]
    11ac:	e7c2      	b.n	1134 <thread_ADC_code+0xa0>
            if(adc_sample_buffer[0] > 1023) 
    11ae:	f8b7 b000 	ldrh.w	fp, [r7]
    11b2:	f5bb 6f80 	cmp.w	fp, #1024	; 0x400
    11b6:	d2f4      	bcs.n	11a2 <thread_ADC_code+0x10e>
                data_val_1.data=(uint16_t)(1000*adc_sample_buffer[0]*((float)3/1023));
    11b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
    11bc:	fb00 f00b 	mul.w	r0, r0, fp
    11c0:	f7ff fd02 	bl	bc8 <__aeabi_i2f>
    11c4:	4649      	mov	r1, r9
    11c6:	f7fe ff9b 	bl	100 <__aeabi_fmul>
    11ca:	f7ff fd51 	bl	c70 <__aeabi_f2uiz>
                printk("adc reading: raw:%4u / mV: %4u \n\r",adc_sample_buffer[0],data_val_1.data);
    11ce:	4659      	mov	r1, fp
                data_val_1.data=(uint16_t)(1000*adc_sample_buffer[0]*((float)3/1023));
    11d0:	b282      	uxth	r2, r0
                printk("adc reading: raw:%4u / mV: %4u \n\r",adc_sample_buffer[0],data_val_1.data);
    11d2:	4811      	ldr	r0, [pc, #68]	; (1218 <thread_ADC_code+0x184>)
                data_val_1.data=(uint16_t)(1000*adc_sample_buffer[0]*((float)3/1023));
    11d4:	f8ad 2008 	strh.w	r2, [sp, #8]
                printk("adc reading: raw:%4u / mV: %4u \n\r",adc_sample_buffer[0],data_val_1.data);
    11d8:	f008 fb05 	bl	97e6 <printk>
    11dc:	e7aa      	b.n	1134 <thread_ADC_code+0xa0>
    11de:	bf00      	nop
    11e0:	0000a556 	.word	0x0000a556
    11e4:	0000a571 	.word	0x0000a571
    11e8:	0000a5bd 	.word	0x0000a5bd
    11ec:	0000a5e8 	.word	0x0000a5e8
    11f0:	200005b8 	.word	0x200005b8
    11f4:	0000a5ee 	.word	0x0000a5ee
    11f8:	0000a53c 	.word	0x0000a53c
    11fc:	0000a60f 	.word	0x0000a60f
    1200:	40007000 	.word	0x40007000
    1204:	20000d24 	.word	0x20000d24
    1208:	0000a63e 	.word	0x0000a63e
    120c:	200005d8 	.word	0x200005d8
    1210:	0000a66d 	.word	0x0000a66d
    1214:	0000a6b6 	.word	0x0000a6b6
    1218:	0000a6d1 	.word	0x0000a6d1
    121c:	0000a68d 	.word	0x0000a68d
    1220:	3b40300c 	.word	0x3b40300c

00001224 <thread_PWM_code>:
               
  }
}

void thread_PWM_code(void *argA , void *argB, void *argC)
{
    1224:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1228:	b085      	sub	sp, #20
    122a:	482c      	ldr	r0, [pc, #176]	; (12dc <thread_PWM_code+0xb8>)
    122c:	f004 fc6c 	bl	5b08 <z_impl_device_get_binding>

    unsigned int pwmPeriod_us = 1000;       /* PWM priod in us */
    unsigned int val_duty=0;

    pwm0_dev = device_get_binding(DT_LABEL(PWM0_NID));
    if (pwm0_dev == NULL) {
    1230:	4606      	mov	r6, r0
    1232:	b928      	cbnz	r0, 1240 <thread_PWM_code+0x1c>
	printk("Error: Failed to bind to PWM0\n r");
    1234:	482a      	ldr	r0, [pc, #168]	; (12e0 <thread_PWM_code+0xbc>)
    1236:	f008 fad6 	bl	97e6 <printk>
        val_duty=(data_media_final->data*100)/3000;
        
        pwm_pin_set_usec(pwm0_dev, BOARDLED_PIN,pwmPeriod_us,val_duty, PWM_POLARITY_NORMAL);

  }
}
    123a:	b005      	add	sp, #20
    123c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        printk("Bind to PWM0 successfull\n\r");            
    1240:	4828      	ldr	r0, [pc, #160]	; (12e4 <thread_PWM_code+0xc0>)
    1242:	f008 fad0 	bl	97e6 <printk>
	return z_impl_k_queue_get(queue, timeout);
    1246:	f04f 32ff 	mov.w	r2, #4294967295
    124a:	f04f 33ff 	mov.w	r3, #4294967295
    124e:	4826      	ldr	r0, [pc, #152]	; (12e8 <thread_PWM_code+0xc4>)
    1250:	f005 f9e6 	bl	6620 <z_impl_k_queue_get>
        val_duty=(data_media_final->data*100)/3000;
    1254:	8883      	ldrh	r3, [r0, #4]
    1256:	2464      	movs	r4, #100	; 0x64
    1258:	435c      	muls	r4, r3
    125a:	f640 33b8 	movw	r3, #3000	; 0xbb8
    125e:	fbb4 f4f3 	udiv	r4, r4, r3
						uint64_t *cycles)
{
	struct pwm_driver_api *api;

	api = (struct pwm_driver_api *)dev->api;
	return api->get_cycles_per_sec(dev, pwm, cycles);
    1262:	68b3      	ldr	r3, [r6, #8]
    1264:	aa02      	add	r2, sp, #8
    1266:	685b      	ldr	r3, [r3, #4]
    1268:	210e      	movs	r1, #14
    126a:	4630      	mov	r0, r6
    126c:	4798      	blx	r3
				   uint32_t period, uint32_t pulse,
				   pwm_flags_t flags)
{
	uint64_t period_cycles, pulse_cycles, cycles_per_sec;

	if (pwm_get_cycles_per_sec(dev, pwm, &cycles_per_sec) != 0) {
    126e:	4607      	mov	r7, r0
    1270:	2800      	cmp	r0, #0
    1272:	d1e8      	bne.n	1246 <thread_PWM_code+0x22>
		return -EIO;
	}

	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
    1274:	e9dd 9502 	ldrd	r9, r5, [sp, #8]
    1278:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    127c:	fba9 ab03 	umull	sl, fp, r9, r3
    1280:	fb03 bb05 	mla	fp, r3, r5, fp
    1284:	4a19      	ldr	r2, [pc, #100]	; (12ec <thread_PWM_code+0xc8>)
    1286:	2300      	movs	r3, #0
    1288:	4650      	mov	r0, sl
    128a:	4659      	mov	r1, fp
    128c:	f7ff fd10 	bl	cb0 <__aeabi_uldivmod>
	if (period_cycles >= ((uint64_t)1 << 32)) {
    1290:	4b17      	ldr	r3, [pc, #92]	; (12f0 <thread_PWM_code+0xcc>)
    1292:	f04f 32ff 	mov.w	r2, #4294967295
    1296:	455b      	cmp	r3, fp
    1298:	bf08      	it	eq
    129a:	4552      	cmpeq	r2, sl
	period_cycles = (period * cycles_per_sec) / USEC_PER_SEC;
    129c:	4680      	mov	r8, r0
	if (period_cycles >= ((uint64_t)1 << 32)) {
    129e:	d3d2      	bcc.n	1246 <thread_PWM_code+0x22>
		return -ENOTSUP;
	}

	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
    12a0:	17e3      	asrs	r3, r4, #31
    12a2:	4365      	muls	r5, r4
    12a4:	fb09 5303 	mla	r3, r9, r3, r5
    12a8:	fba4 4509 	umull	r4, r5, r4, r9
    12ac:	441d      	add	r5, r3
    12ae:	4a0f      	ldr	r2, [pc, #60]	; (12ec <thread_PWM_code+0xc8>)
    12b0:	2300      	movs	r3, #0
    12b2:	4620      	mov	r0, r4
    12b4:	4629      	mov	r1, r5
    12b6:	f7ff fcfb 	bl	cb0 <__aeabi_uldivmod>
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
    12ba:	4a0d      	ldr	r2, [pc, #52]	; (12f0 <thread_PWM_code+0xcc>)
    12bc:	f04f 31ff 	mov.w	r1, #4294967295
    12c0:	42aa      	cmp	r2, r5
    12c2:	bf08      	it	eq
    12c4:	42a1      	cmpeq	r1, r4
	pulse_cycles = (pulse * cycles_per_sec) / USEC_PER_SEC;
    12c6:	4603      	mov	r3, r0
	if (pulse_cycles >= ((uint64_t)1 << 32)) {
    12c8:	d3bd      	bcc.n	1246 <thread_PWM_code+0x22>
	return api->pin_set(dev, pwm, period, pulse, flags);
    12ca:	68b2      	ldr	r2, [r6, #8]
    12cc:	9700      	str	r7, [sp, #0]
    12ce:	6814      	ldr	r4, [r2, #0]
    12d0:	210e      	movs	r1, #14
    12d2:	4642      	mov	r2, r8
    12d4:	4630      	mov	r0, r6
    12d6:	47a0      	blx	r4
		return -ENOTSUP;
	}

	return pwm_pin_set_cycles(dev, pwm, (uint32_t)period_cycles,
    12d8:	e7b5      	b.n	1246 <thread_PWM_code+0x22>
    12da:	bf00      	nop
    12dc:	0000a6f3 	.word	0x0000a6f3
    12e0:	0000a6f9 	.word	0x0000a6f9
    12e4:	0000a71a 	.word	0x0000a71a
    12e8:	200005bc 	.word	0x200005bc
    12ec:	000f4240 	.word	0x000f4240
    12f0:	000f423f 	.word	0x000f423f

000012f4 <main>:
void main(void) {
    12f4:	b5f0      	push	{r4, r5, r6, r7, lr}
    12f6:	b089      	sub	sp, #36	; 0x24
	z_impl_k_queue_init(queue);
    12f8:	481d      	ldr	r0, [pc, #116]	; (1370 <main+0x7c>)
    12fa:	f008 fdea 	bl	9ed2 <z_impl_k_queue_init>
    12fe:	481d      	ldr	r0, [pc, #116]	; (1374 <main+0x80>)
    1300:	f008 fde7 	bl	9ed2 <z_impl_k_queue_init>
    thread_ADC_tid = k_thread_create(&thread_ADC_data, thread_ADC_stack,
    1304:	2600      	movs	r6, #0
    1306:	2700      	movs	r7, #0
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    1308:	2400      	movs	r4, #0
    130a:	2501      	movs	r5, #1
    130c:	e9cd 6706 	strd	r6, r7, [sp, #24]
    1310:	e9cd 5403 	strd	r5, r4, [sp, #12]
    1314:	e9cd 4401 	strd	r4, r4, [sp, #4]
    1318:	4b17      	ldr	r3, [pc, #92]	; (1378 <main+0x84>)
    131a:	4918      	ldr	r1, [pc, #96]	; (137c <main+0x88>)
    131c:	9400      	str	r4, [sp, #0]
    131e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1322:	4817      	ldr	r0, [pc, #92]	; (1380 <main+0x8c>)
    1324:	f006 fd62 	bl	7dec <z_impl_k_thread_create>
    1328:	4b16      	ldr	r3, [pc, #88]	; (1384 <main+0x90>)
    132a:	6018      	str	r0, [r3, #0]
    132c:	4b16      	ldr	r3, [pc, #88]	; (1388 <main+0x94>)
    132e:	4917      	ldr	r1, [pc, #92]	; (138c <main+0x98>)
    1330:	9400      	str	r4, [sp, #0]
    1332:	e9cd 6706 	strd	r6, r7, [sp, #24]
    1336:	e9cd 5403 	strd	r5, r4, [sp, #12]
    133a:	e9cd 4401 	strd	r4, r4, [sp, #4]
    133e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1342:	4813      	ldr	r0, [pc, #76]	; (1390 <main+0x9c>)
    1344:	f006 fd52 	bl	7dec <z_impl_k_thread_create>
    thread_FILTRO_tid = k_thread_create(&thread_FILTRO_data, thread_FILTRO_stack,
    1348:	4b12      	ldr	r3, [pc, #72]	; (1394 <main+0xa0>)
    134a:	6018      	str	r0, [r3, #0]
    134c:	4b12      	ldr	r3, [pc, #72]	; (1398 <main+0xa4>)
    134e:	4913      	ldr	r1, [pc, #76]	; (139c <main+0xa8>)
    1350:	9400      	str	r4, [sp, #0]
    1352:	e9cd 6706 	strd	r6, r7, [sp, #24]
    1356:	e9cd 5403 	strd	r5, r4, [sp, #12]
    135a:	e9cd 4401 	strd	r4, r4, [sp, #4]
    135e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1362:	480f      	ldr	r0, [pc, #60]	; (13a0 <main+0xac>)
    1364:	f006 fd42 	bl	7dec <z_impl_k_thread_create>
    thread_PWM_tid = k_thread_create(&thread_PWM_data, thread_PWM_stack,
    1368:	4b0e      	ldr	r3, [pc, #56]	; (13a4 <main+0xb0>)
    136a:	6018      	str	r0, [r3, #0]
} 
    136c:	b009      	add	sp, #36	; 0x24
    136e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1370:	200005d8 	.word	0x200005d8
    1374:	200005bc 	.word	0x200005bc
    1378:	00001095 	.word	0x00001095
    137c:	20001300 	.word	0x20001300
    1380:	20000270 	.word	0x20000270
    1384:	200005f4 	.word	0x200005f4
    1388:	00000fa9 	.word	0x00000fa9
    138c:	20001720 	.word	0x20001720
    1390:	200002f0 	.word	0x200002f0
    1394:	200005f8 	.word	0x200005f8
    1398:	00001225 	.word	0x00001225
    139c:	20001b40 	.word	0x20001b40
    13a0:	20000370 	.word	0x20000370
    13a4:	200005fc 	.word	0x200005fc

000013a8 <cbvprintf>:

	return (int)count;
}

int cbvprintf(cbprintf_cb out, void *ctx, const char *fp, va_list ap)
{
    13a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    13ac:	b091      	sub	sp, #68	; 0x44
    13ae:	468b      	mov	fp, r1
    13b0:	9002      	str	r0, [sp, #8]
    13b2:	4692      	mov	sl, r2
    13b4:	461c      	mov	r4, r3
	char buf[CONVERTED_BUFLEN];
	size_t count = 0;
    13b6:	2500      	movs	r5, #0
		return rc; \
	} \
	count += rc; \
} while (false)

	while (*fp != 0) {
    13b8:	f89a 0000 	ldrb.w	r0, [sl]
    13bc:	b908      	cbnz	r0, 13c2 <cbvprintf+0x1a>
			OUTC(' ');
			--width;
		}
	}

	return count;
    13be:	4628      	mov	r0, r5
    13c0:	e35e      	b.n	1a80 <cbvprintf+0x6d8>
		if (*fp != '%') {
    13c2:	2825      	cmp	r0, #37	; 0x25
    13c4:	f10a 0701 	add.w	r7, sl, #1
    13c8:	d007      	beq.n	13da <cbvprintf+0x32>
			OUTC('%');
    13ca:	9b02      	ldr	r3, [sp, #8]
    13cc:	4659      	mov	r1, fp
    13ce:	4798      	blx	r3
    13d0:	2800      	cmp	r0, #0
    13d2:	f2c0 8355 	blt.w	1a80 <cbvprintf+0x6d8>
    13d6:	3501      	adds	r5, #1
			break;
    13d8:	e210      	b.n	17fc <cbvprintf+0x454>
		} state = {
    13da:	2218      	movs	r2, #24
    13dc:	2100      	movs	r1, #0
    13de:	a80a      	add	r0, sp, #40	; 0x28
    13e0:	f008 fa62 	bl	98a8 <memset>
	if (*sp == '%') {
    13e4:	f89a 3001 	ldrb.w	r3, [sl, #1]
    13e8:	2b25      	cmp	r3, #37	; 0x25
    13ea:	d078      	beq.n	14de <cbvprintf+0x136>
    13ec:	2200      	movs	r2, #0
    13ee:	4694      	mov	ip, r2
    13f0:	4616      	mov	r6, r2
    13f2:	4696      	mov	lr, r2
    13f4:	4610      	mov	r0, r2
    13f6:	4639      	mov	r1, r7
		switch (*sp) {
    13f8:	f817 3b01 	ldrb.w	r3, [r7], #1
    13fc:	2b2b      	cmp	r3, #43	; 0x2b
    13fe:	f000 809d 	beq.w	153c <cbvprintf+0x194>
    1402:	f200 8094 	bhi.w	152e <cbvprintf+0x186>
    1406:	2b20      	cmp	r3, #32
    1408:	f000 809b 	beq.w	1542 <cbvprintf+0x19a>
    140c:	2b23      	cmp	r3, #35	; 0x23
    140e:	f000 809a 	beq.w	1546 <cbvprintf+0x19e>
    1412:	b128      	cbz	r0, 1420 <cbvprintf+0x78>
    1414:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    1418:	f040 0004 	orr.w	r0, r0, #4
    141c:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    1420:	f1be 0f00 	cmp.w	lr, #0
    1424:	d005      	beq.n	1432 <cbvprintf+0x8a>
    1426:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    142a:	f040 0008 	orr.w	r0, r0, #8
    142e:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    1432:	b12e      	cbz	r6, 1440 <cbvprintf+0x98>
    1434:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    1438:	f040 0010 	orr.w	r0, r0, #16
    143c:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    1440:	f1bc 0f00 	cmp.w	ip, #0
    1444:	d005      	beq.n	1452 <cbvprintf+0xaa>
    1446:	f89d 0030 	ldrb.w	r0, [sp, #48]	; 0x30
    144a:	f040 0020 	orr.w	r0, r0, #32
    144e:	f88d 0030 	strb.w	r0, [sp, #48]	; 0x30
    1452:	b12a      	cbz	r2, 1460 <cbvprintf+0xb8>
    1454:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1458:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    145c:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (conv->flag_zero && conv->flag_dash) {
    1460:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1464:	f002 0044 	and.w	r0, r2, #68	; 0x44
    1468:	2844      	cmp	r0, #68	; 0x44
    146a:	d103      	bne.n	1474 <cbvprintf+0xcc>
		conv->flag_zero = false;
    146c:	f36f 1286 	bfc	r2, #6, #1
    1470:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	conv->width_present = true;
    1474:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
    1478:	2b2a      	cmp	r3, #42	; 0x2a
	conv->width_present = true;
    147a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    147e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	if (*sp == '*') {
    1482:	d17b      	bne.n	157c <cbvprintf+0x1d4>
		conv->width_star = true;
    1484:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    1488:	f042 0201 	orr.w	r2, r2, #1
    148c:	1c4b      	adds	r3, r1, #1
    148e:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	conv->prec_present = (*sp == '.');
    1492:	781a      	ldrb	r2, [r3, #0]
    1494:	2a2e      	cmp	r2, #46	; 0x2e
    1496:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    149a:	bf0c      	ite	eq
    149c:	2101      	moveq	r1, #1
    149e:	2100      	movne	r1, #0
    14a0:	f361 0241 	bfi	r2, r1, #1, #1
    14a4:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
	if (!conv->prec_present) {
    14a8:	d174      	bne.n	1594 <cbvprintf+0x1ec>
	if (*sp == '*') {
    14aa:	785a      	ldrb	r2, [r3, #1]
    14ac:	2a2a      	cmp	r2, #42	; 0x2a
    14ae:	d06a      	beq.n	1586 <cbvprintf+0x1de>
    14b0:	3301      	adds	r3, #1
	size_t val = 0;
    14b2:	2100      	movs	r1, #0
		val = 10U * val + *sp++ - '0';
    14b4:	260a      	movs	r6, #10
			(((unsigned)c) <= (unsigned)'~'));
}

static inline int isdigit(int a)
{
	return (int)(((unsigned)(a)-(unsigned)'0') < 10U);
    14b6:	4618      	mov	r0, r3
    14b8:	f810 2b01 	ldrb.w	r2, [r0], #1
    14bc:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    14c0:	2f09      	cmp	r7, #9
    14c2:	f240 808e 	bls.w	15e2 <cbvprintf+0x23a>
	conv->unsupported |= ((conv->prec_value < 0)
    14c6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
	conv->prec_value = prec;
    14ca:	910e      	str	r1, [sp, #56]	; 0x38
	conv->unsupported |= ((conv->prec_value < 0)
    14cc:	f3c2 0040 	ubfx	r0, r2, #1, #1
    14d0:	ea40 71d1 	orr.w	r1, r0, r1, lsr #31
    14d4:	f361 0241 	bfi	r2, r1, #1, #1
    14d8:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    14dc:	e05a      	b.n	1594 <cbvprintf+0x1ec>
		conv->specifier = *sp++;
    14de:	f10a 0702 	add.w	r7, sl, #2
    14e2:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
		if (conv->width_star) {
    14e6:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    14ea:	07d9      	lsls	r1, r3, #31
    14ec:	f140 8149 	bpl.w	1782 <cbvprintf+0x3da>
			width = va_arg(ap, int);
    14f0:	f854 9b04 	ldr.w	r9, [r4], #4
			if (width < 0) {
    14f4:	f1b9 0f00 	cmp.w	r9, #0
    14f8:	da07      	bge.n	150a <cbvprintf+0x162>
				conv->flag_dash = true;
    14fa:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    14fe:	f042 0204 	orr.w	r2, r2, #4
    1502:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				width = -width;
    1506:	f1c9 0900 	rsb	r9, r9, #0
		if (conv->prec_star) {
    150a:	075a      	lsls	r2, r3, #29
    150c:	f140 8142 	bpl.w	1794 <cbvprintf+0x3ec>
			int arg = va_arg(ap, int);
    1510:	f854 8b04 	ldr.w	r8, [r4], #4
			if (arg < 0) {
    1514:	f1b8 0f00 	cmp.w	r8, #0
    1518:	f280 8141 	bge.w	179e <cbvprintf+0x3f6>
				conv->prec_present = false;
    151c:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1520:	f36f 0341 	bfc	r3, #1, #1
    1524:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		int precision = -1;
    1528:	f04f 38ff 	mov.w	r8, #4294967295
    152c:	e137      	b.n	179e <cbvprintf+0x3f6>
		switch (*sp) {
    152e:	2b2d      	cmp	r3, #45	; 0x2d
    1530:	d00c      	beq.n	154c <cbvprintf+0x1a4>
    1532:	2b30      	cmp	r3, #48	; 0x30
    1534:	f47f af6d 	bne.w	1412 <cbvprintf+0x6a>
			conv->flag_zero = true;
    1538:	2201      	movs	r2, #1
	} while (loop);
    153a:	e75c      	b.n	13f6 <cbvprintf+0x4e>
			conv->flag_plus = true;
    153c:	f04f 0e01 	mov.w	lr, #1
    1540:	e759      	b.n	13f6 <cbvprintf+0x4e>
			conv->flag_space = true;
    1542:	2601      	movs	r6, #1
    1544:	e757      	b.n	13f6 <cbvprintf+0x4e>
			conv->flag_hash = true;
    1546:	f04f 0c01 	mov.w	ip, #1
    154a:	e754      	b.n	13f6 <cbvprintf+0x4e>
		switch (*sp) {
    154c:	2001      	movs	r0, #1
    154e:	e752      	b.n	13f6 <cbvprintf+0x4e>
		val = 10U * val + *sp++ - '0';
    1550:	fb0c 0202 	mla	r2, ip, r2, r0
    1554:	3a30      	subs	r2, #48	; 0x30
    1556:	4633      	mov	r3, r6
    1558:	461e      	mov	r6, r3
    155a:	f816 0b01 	ldrb.w	r0, [r6], #1
    155e:	f1a0 0730 	sub.w	r7, r0, #48	; 0x30
	while (isdigit((int)(unsigned char)*sp)) {
    1562:	2f09      	cmp	r7, #9
    1564:	d9f4      	bls.n	1550 <cbvprintf+0x1a8>
	if (sp != wp) {
    1566:	4299      	cmp	r1, r3
    1568:	d093      	beq.n	1492 <cbvprintf+0xea>
		conv->unsupported |= ((conv->width_value < 0)
    156a:	f89d 1030 	ldrb.w	r1, [sp, #48]	; 0x30
		conv->width_value = width;
    156e:	920d      	str	r2, [sp, #52]	; 0x34
				      || (width != (size_t)conv->width_value));
    1570:	0fd2      	lsrs	r2, r2, #31
		conv->unsupported |= ((conv->width_value < 0)
    1572:	f362 0141 	bfi	r1, r2, #1, #1
    1576:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
    157a:	e78a      	b.n	1492 <cbvprintf+0xea>
    157c:	460b      	mov	r3, r1
	size_t val = 0;
    157e:	2200      	movs	r2, #0
		val = 10U * val + *sp++ - '0';
    1580:	f04f 0c0a 	mov.w	ip, #10
    1584:	e7e8      	b.n	1558 <cbvprintf+0x1b0>
		conv->prec_star = true;
    1586:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    158a:	f042 0204 	orr.w	r2, r2, #4
    158e:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
		return ++sp;
    1592:	3302      	adds	r3, #2
	switch (*sp) {
    1594:	461f      	mov	r7, r3
    1596:	f817 2b01 	ldrb.w	r2, [r7], #1
    159a:	2a6c      	cmp	r2, #108	; 0x6c
    159c:	d041      	beq.n	1622 <cbvprintf+0x27a>
    159e:	d825      	bhi.n	15ec <cbvprintf+0x244>
    15a0:	2a68      	cmp	r2, #104	; 0x68
    15a2:	d02b      	beq.n	15fc <cbvprintf+0x254>
    15a4:	2a6a      	cmp	r2, #106	; 0x6a
    15a6:	d046      	beq.n	1636 <cbvprintf+0x28e>
    15a8:	2a4c      	cmp	r2, #76	; 0x4c
    15aa:	d04c      	beq.n	1646 <cbvprintf+0x29e>
    15ac:	461f      	mov	r7, r3
	conv->specifier = *sp++;
    15ae:	f817 2b01 	ldrb.w	r2, [r7], #1
    15b2:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    15b6:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
	switch (conv->specifier) {
    15ba:	2a78      	cmp	r2, #120	; 0x78
    15bc:	f200 80d9 	bhi.w	1772 <cbvprintf+0x3ca>
    15c0:	2a57      	cmp	r2, #87	; 0x57
    15c2:	d84d      	bhi.n	1660 <cbvprintf+0x2b8>
    15c4:	2a41      	cmp	r2, #65	; 0x41
    15c6:	d003      	beq.n	15d0 <cbvprintf+0x228>
    15c8:	3a45      	subs	r2, #69	; 0x45
    15ca:	2a02      	cmp	r2, #2
    15cc:	f200 80d1 	bhi.w	1772 <cbvprintf+0x3ca>
		conv->specifier_cat = SPECIFIER_FP;
    15d0:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    15d4:	2204      	movs	r2, #4
    15d6:	f362 0302 	bfi	r3, r2, #0, #3
    15da:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
			unsupported = true;
    15de:	2301      	movs	r3, #1
			break;
    15e0:	e09e      	b.n	1720 <cbvprintf+0x378>
		val = 10U * val + *sp++ - '0';
    15e2:	fb06 2101 	mla	r1, r6, r1, r2
    15e6:	3930      	subs	r1, #48	; 0x30
    15e8:	4603      	mov	r3, r0
    15ea:	e764      	b.n	14b6 <cbvprintf+0x10e>
	switch (*sp) {
    15ec:	2a74      	cmp	r2, #116	; 0x74
    15ee:	d026      	beq.n	163e <cbvprintf+0x296>
    15f0:	2a7a      	cmp	r2, #122	; 0x7a
    15f2:	d1db      	bne.n	15ac <cbvprintf+0x204>
		conv->length_mod = LENGTH_Z;
    15f4:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    15f8:	2206      	movs	r2, #6
    15fa:	e00d      	b.n	1618 <cbvprintf+0x270>
		if (*++sp == 'h') {
    15fc:	785a      	ldrb	r2, [r3, #1]
    15fe:	2a68      	cmp	r2, #104	; 0x68
    1600:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    1604:	d106      	bne.n	1614 <cbvprintf+0x26c>
			conv->length_mod = LENGTH_HH;
    1606:	2101      	movs	r1, #1
			conv->length_mod = LENGTH_LL;
    1608:	f361 02c6 	bfi	r2, r1, #3, #4
    160c:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
			++sp;
    1610:	1c9f      	adds	r7, r3, #2
    1612:	e7cc      	b.n	15ae <cbvprintf+0x206>
			conv->length_mod = LENGTH_H;
    1614:	4613      	mov	r3, r2
    1616:	2202      	movs	r2, #2
		conv->length_mod = LENGTH_T;
    1618:	f362 03c6 	bfi	r3, r2, #3, #4
    161c:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
		break;
    1620:	e7c5      	b.n	15ae <cbvprintf+0x206>
		if (*++sp == 'l') {
    1622:	785a      	ldrb	r2, [r3, #1]
    1624:	2a6c      	cmp	r2, #108	; 0x6c
    1626:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
    162a:	d101      	bne.n	1630 <cbvprintf+0x288>
			conv->length_mod = LENGTH_LL;
    162c:	2104      	movs	r1, #4
    162e:	e7eb      	b.n	1608 <cbvprintf+0x260>
			conv->length_mod = LENGTH_L;
    1630:	4613      	mov	r3, r2
    1632:	2203      	movs	r2, #3
    1634:	e7f0      	b.n	1618 <cbvprintf+0x270>
		conv->length_mod = LENGTH_J;
    1636:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    163a:	2205      	movs	r2, #5
    163c:	e7ec      	b.n	1618 <cbvprintf+0x270>
		conv->length_mod = LENGTH_T;
    163e:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
    1642:	2207      	movs	r2, #7
    1644:	e7e8      	b.n	1618 <cbvprintf+0x270>
		conv->unsupported = true;
    1646:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
    164a:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
    164e:	f023 0302 	bic.w	r3, r3, #2
    1652:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    1656:	f043 0302 	orr.w	r3, r3, #2
    165a:	f8ad 3030 	strh.w	r3, [sp, #48]	; 0x30
		break;
    165e:	e7a6      	b.n	15ae <cbvprintf+0x206>
    1660:	f1a2 0158 	sub.w	r1, r2, #88	; 0x58
    1664:	2920      	cmp	r1, #32
    1666:	f200 8084 	bhi.w	1772 <cbvprintf+0x3ca>
    166a:	a001      	add	r0, pc, #4	; (adr r0, 1670 <cbvprintf+0x2c8>)
    166c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
    1670:	00001735 	.word	0x00001735
    1674:	00001773 	.word	0x00001773
    1678:	00001773 	.word	0x00001773
    167c:	00001773 	.word	0x00001773
    1680:	00001773 	.word	0x00001773
    1684:	00001773 	.word	0x00001773
    1688:	00001773 	.word	0x00001773
    168c:	00001773 	.word	0x00001773
    1690:	00001773 	.word	0x00001773
    1694:	000015d1 	.word	0x000015d1
    1698:	00001773 	.word	0x00001773
    169c:	00001735 	.word	0x00001735
    16a0:	000016f5 	.word	0x000016f5
    16a4:	000015d1 	.word	0x000015d1
    16a8:	000015d1 	.word	0x000015d1
    16ac:	000015d1 	.word	0x000015d1
    16b0:	00001773 	.word	0x00001773
    16b4:	000016f5 	.word	0x000016f5
    16b8:	00001773 	.word	0x00001773
    16bc:	00001773 	.word	0x00001773
    16c0:	00001773 	.word	0x00001773
    16c4:	00001773 	.word	0x00001773
    16c8:	0000173d 	.word	0x0000173d
    16cc:	00001735 	.word	0x00001735
    16d0:	00001759 	.word	0x00001759
    16d4:	00001773 	.word	0x00001773
    16d8:	00001773 	.word	0x00001773
    16dc:	00001759 	.word	0x00001759
    16e0:	00001773 	.word	0x00001773
    16e4:	00001735 	.word	0x00001735
    16e8:	00001773 	.word	0x00001773
    16ec:	00001773 	.word	0x00001773
    16f0:	00001735 	.word	0x00001735
		conv->specifier_cat = SPECIFIER_SINT;
    16f4:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
    16f8:	2001      	movs	r0, #1
		if (conv->length_mod == LENGTH_UPPER_L) {
    16fa:	f003 0378 	and.w	r3, r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_UINT;
    16fe:	f360 0102 	bfi	r1, r0, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    1702:	2b40      	cmp	r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_UINT;
    1704:	f88d 1032 	strb.w	r1, [sp, #50]	; 0x32
			conv->invalid = true;
    1708:	bf02      	ittt	eq
    170a:	f89d 1030 	ldrbeq.w	r1, [sp, #48]	; 0x30
    170e:	f041 0101 	orreq.w	r1, r1, #1
    1712:	f88d 1030 	strbeq.w	r1, [sp, #48]	; 0x30
		if (conv->specifier == 'c') {
    1716:	2a63      	cmp	r2, #99	; 0x63
    1718:	d131      	bne.n	177e <cbvprintf+0x3d6>
			unsupported = (conv->length_mod != LENGTH_NONE);
    171a:	3b00      	subs	r3, #0
    171c:	bf18      	it	ne
    171e:	2301      	movne	r3, #1
	conv->unsupported |= unsupported;
    1720:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    1724:	f3c2 0140 	ubfx	r1, r2, #1, #1
    1728:	430b      	orrs	r3, r1
    172a:	f363 0241 	bfi	r2, r3, #1, #1
    172e:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
	return sp;
    1732:	e6d8      	b.n	14e6 <cbvprintf+0x13e>
		conv->specifier_cat = SPECIFIER_UINT;
    1734:	f89d 1032 	ldrb.w	r1, [sp, #50]	; 0x32
    1738:	2002      	movs	r0, #2
    173a:	e7de      	b.n	16fa <cbvprintf+0x352>
		conv->specifier_cat = SPECIFIER_PTR;
    173c:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    1740:	f003 0378 	and.w	r3, r3, #120	; 0x78
    1744:	f1a3 0040 	sub.w	r0, r3, #64	; 0x40
		conv->specifier_cat = SPECIFIER_PTR;
    1748:	2103      	movs	r1, #3
    174a:	f361 0202 	bfi	r2, r1, #0, #3
		if (conv->length_mod == LENGTH_UPPER_L) {
    174e:	4243      	negs	r3, r0
		conv->specifier_cat = SPECIFIER_PTR;
    1750:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod == LENGTH_UPPER_L) {
    1754:	4143      	adcs	r3, r0
    1756:	e7e3      	b.n	1720 <cbvprintf+0x378>
		conv->specifier_cat = SPECIFIER_PTR;
    1758:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    175c:	2103      	movs	r1, #3
		if (conv->length_mod != LENGTH_NONE) {
    175e:	f013 0f78 	tst.w	r3, #120	; 0x78
		conv->specifier_cat = SPECIFIER_PTR;
    1762:	f361 0202 	bfi	r2, r1, #0, #3
    1766:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
		if (conv->length_mod != LENGTH_NONE) {
    176a:	bf14      	ite	ne
    176c:	2301      	movne	r3, #1
    176e:	2300      	moveq	r3, #0
    1770:	e7d6      	b.n	1720 <cbvprintf+0x378>
		conv->invalid = true;
    1772:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    1776:	f043 0301 	orr.w	r3, r3, #1
    177a:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
	bool unsupported = false;
    177e:	2300      	movs	r3, #0
    1780:	e7ce      	b.n	1720 <cbvprintf+0x378>
		} else if (conv->width_present) {
    1782:	f99d 2030 	ldrsb.w	r2, [sp, #48]	; 0x30
    1786:	2a00      	cmp	r2, #0
			width = conv->width_value;
    1788:	bfb4      	ite	lt
    178a:	f8dd 9034 	ldrlt.w	r9, [sp, #52]	; 0x34
		int width = -1;
    178e:	f04f 39ff 	movge.w	r9, #4294967295
    1792:	e6ba      	b.n	150a <cbvprintf+0x162>
		} else if (conv->prec_present) {
    1794:	079b      	lsls	r3, r3, #30
    1796:	f57f aec7 	bpl.w	1528 <cbvprintf+0x180>
			precision = conv->prec_value;
    179a:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
			= (enum length_mod_enum)conv->length_mod;
    179e:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
		conv->pad0_value = 0;
    17a2:	2300      	movs	r3, #0
		conv->pad0_pre_exp = 0;
    17a4:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
			= (enum specifier_cat_enum)conv->specifier_cat;
    17a8:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
		enum specifier_cat_enum specifier_cat
    17ac:	f003 0307 	and.w	r3, r3, #7
		if (specifier_cat == SPECIFIER_SINT) {
    17b0:	2b01      	cmp	r3, #1
			= (enum length_mod_enum)conv->length_mod;
    17b2:	f3c2 02c3 	ubfx	r2, r2, #3, #4
		if (specifier_cat == SPECIFIER_SINT) {
    17b6:	d136      	bne.n	1826 <cbvprintf+0x47e>
			switch (length_mod) {
    17b8:	1ed3      	subs	r3, r2, #3
    17ba:	2b04      	cmp	r3, #4
    17bc:	d820      	bhi.n	1800 <cbvprintf+0x458>
    17be:	e8df f003 	tbb	[pc, r3]
    17c2:	0703      	.short	0x0703
    17c4:	1f07      	.short	0x1f07
    17c6:	1f          	.byte	0x1f
    17c7:	00          	.byte	0x00
					value->sint = va_arg(ap, long);
    17c8:	f854 0b04 	ldr.w	r0, [r4], #4
				value->sint = (short)value->sint;
    17cc:	17c1      	asrs	r1, r0, #31
    17ce:	e004      	b.n	17da <cbvprintf+0x432>
					(sint_value_type)va_arg(ap, intmax_t);
    17d0:	3407      	adds	r4, #7
    17d2:	f024 0407 	bic.w	r4, r4, #7
				value->sint =
    17d6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->sint = (short)value->sint;
    17da:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
		if (conv->invalid || conv->unsupported) {
    17de:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
    17e2:	f013 0603 	ands.w	r6, r3, #3
    17e6:	d054      	beq.n	1892 <cbvprintf+0x4ea>
			OUTS(sp, fp);
    17e8:	9802      	ldr	r0, [sp, #8]
    17ea:	463b      	mov	r3, r7
    17ec:	4652      	mov	r2, sl
    17ee:	4659      	mov	r1, fp
    17f0:	f007 fe5c 	bl	94ac <outs>
    17f4:	2800      	cmp	r0, #0
    17f6:	f2c0 8143 	blt.w	1a80 <cbvprintf+0x6d8>
    17fa:	4405      	add	r5, r0
			continue;
    17fc:	46ba      	mov	sl, r7
    17fe:	e5db      	b.n	13b8 <cbvprintf+0x10>
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1800:	f854 0b04 	ldr.w	r0, [r4], #4
			if (length_mod == LENGTH_HH) {
    1804:	2a01      	cmp	r2, #1
					(sint_value_type)va_arg(ap, ptrdiff_t);
    1806:	ea4f 71e0 	mov.w	r1, r0, asr #31
    180a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    180e:	d105      	bne.n	181c <cbvprintf+0x474>
				value->uint = (unsigned char)value->uint;
    1810:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
				value->uint = (unsigned short)value->uint;
    1814:	930a      	str	r3, [sp, #40]	; 0x28
    1816:	2300      	movs	r3, #0
    1818:	930b      	str	r3, [sp, #44]	; 0x2c
    181a:	e7e0      	b.n	17de <cbvprintf+0x436>
			} else if (length_mod == LENGTH_H) {
    181c:	2a02      	cmp	r2, #2
    181e:	d1de      	bne.n	17de <cbvprintf+0x436>
				value->sint = (short)value->sint;
    1820:	f9bd 0028 	ldrsh.w	r0, [sp, #40]	; 0x28
    1824:	e7d2      	b.n	17cc <cbvprintf+0x424>
		} else if (specifier_cat == SPECIFIER_UINT) {
    1826:	2b02      	cmp	r3, #2
    1828:	d123      	bne.n	1872 <cbvprintf+0x4ca>
			switch (length_mod) {
    182a:	1ed3      	subs	r3, r2, #3
    182c:	2b04      	cmp	r3, #4
    182e:	d813      	bhi.n	1858 <cbvprintf+0x4b0>
    1830:	e8df f003 	tbb	[pc, r3]
    1834:	120a0a03 	.word	0x120a0a03
    1838:	12          	.byte	0x12
    1839:	00          	.byte	0x00
					value->uint = (wchar_t)va_arg(ap,
    183a:	6820      	ldr	r0, [r4, #0]
    183c:	900a      	str	r0, [sp, #40]	; 0x28
    183e:	2100      	movs	r1, #0
    1840:	1d23      	adds	r3, r4, #4
    1842:	910b      	str	r1, [sp, #44]	; 0x2c
					(uint_value_type)va_arg(ap, size_t);
    1844:	461c      	mov	r4, r3
    1846:	e7ca      	b.n	17de <cbvprintf+0x436>
					(uint_value_type)va_arg(ap,
    1848:	3407      	adds	r4, #7
    184a:	f024 0307 	bic.w	r3, r4, #7
				value->uint =
    184e:	e8f3 0102 	ldrd	r0, r1, [r3], #8
    1852:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
				break;
    1856:	e7f5      	b.n	1844 <cbvprintf+0x49c>
					(uint_value_type)va_arg(ap, size_t);
    1858:	f854 3b04 	ldr.w	r3, [r4], #4
    185c:	930a      	str	r3, [sp, #40]	; 0x28
			if (length_mod == LENGTH_HH) {
    185e:	2a01      	cmp	r2, #1
					(uint_value_type)va_arg(ap, size_t);
    1860:	f04f 0300 	mov.w	r3, #0
    1864:	930b      	str	r3, [sp, #44]	; 0x2c
			if (length_mod == LENGTH_HH) {
    1866:	d0d3      	beq.n	1810 <cbvprintf+0x468>
			} else if (length_mod == LENGTH_H) {
    1868:	2a02      	cmp	r2, #2
    186a:	d1b8      	bne.n	17de <cbvprintf+0x436>
				value->uint = (unsigned short)value->uint;
    186c:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
    1870:	e7d0      	b.n	1814 <cbvprintf+0x46c>
		} else if (specifier_cat == SPECIFIER_FP) {
    1872:	2b04      	cmp	r3, #4
    1874:	d107      	bne.n	1886 <cbvprintf+0x4de>
			if (length_mod == LENGTH_UPPER_L) {
    1876:	3407      	adds	r4, #7
    1878:	f024 0407 	bic.w	r4, r4, #7
    187c:	e8f4 0102 	ldrd	r0, r1, [r4], #8
				value->ldbl = va_arg(ap, long double);
    1880:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
    1884:	e7ab      	b.n	17de <cbvprintf+0x436>
		} else if (specifier_cat == SPECIFIER_PTR) {
    1886:	2b03      	cmp	r3, #3
			value->ptr = va_arg(ap, void *);
    1888:	bf04      	itt	eq
    188a:	f854 3b04 	ldreq.w	r3, [r4], #4
    188e:	930a      	streq	r3, [sp, #40]	; 0x28
    1890:	e7a5      	b.n	17de <cbvprintf+0x436>
		switch (conv->specifier) {
    1892:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    1896:	2878      	cmp	r0, #120	; 0x78
    1898:	d8b0      	bhi.n	17fc <cbvprintf+0x454>
    189a:	2862      	cmp	r0, #98	; 0x62
    189c:	d822      	bhi.n	18e4 <cbvprintf+0x53c>
    189e:	2825      	cmp	r0, #37	; 0x25
    18a0:	f43f ad93 	beq.w	13ca <cbvprintf+0x22>
    18a4:	2858      	cmp	r0, #88	; 0x58
    18a6:	d1a9      	bne.n	17fc <cbvprintf+0x454>
			bps = encode_uint(value->uint, conv, buf, bpe);
    18a8:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    18ac:	9300      	str	r3, [sp, #0]
    18ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
    18b2:	ab04      	add	r3, sp, #16
    18b4:	aa0c      	add	r2, sp, #48	; 0x30
    18b6:	f007 fdae 	bl	9416 <encode_uint>
    18ba:	4682      	mov	sl, r0
			if (precision >= 0) {
    18bc:	f1b8 0f00 	cmp.w	r8, #0
    18c0:	f10d 0026 	add.w	r0, sp, #38	; 0x26
    18c4:	db0c      	blt.n	18e0 <cbvprintf+0x538>
				conv->flag_zero = false;
    18c6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
				size_t len = bpe - bps;
    18ca:	eba0 030a 	sub.w	r3, r0, sl
				conv->flag_zero = false;
    18ce:	f36f 1286 	bfc	r2, #6, #1
				if (len < (size_t)precision) {
    18d2:	4598      	cmp	r8, r3
				conv->flag_zero = false;
    18d4:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
				if (len < (size_t)precision) {
    18d8:	d902      	bls.n	18e0 <cbvprintf+0x538>
					conv->pad0_value = precision - (int)len;
    18da:	eba8 0303 	sub.w	r3, r8, r3
    18de:	930d      	str	r3, [sp, #52]	; 0x34
		const char *bpe = buf + sizeof(buf);
    18e0:	4680      	mov	r8, r0
    18e2:	e03d      	b.n	1960 <cbvprintf+0x5b8>
    18e4:	3863      	subs	r0, #99	; 0x63
    18e6:	2815      	cmp	r0, #21
    18e8:	d888      	bhi.n	17fc <cbvprintf+0x454>
    18ea:	a101      	add	r1, pc, #4	; (adr r1, 18f0 <cbvprintf+0x548>)
    18ec:	f851 f020 	ldr.w	pc, [r1, r0, lsl #2]
    18f0:	00001971 	.word	0x00001971
    18f4:	000019d5 	.word	0x000019d5
    18f8:	000017fd 	.word	0x000017fd
    18fc:	000017fd 	.word	0x000017fd
    1900:	000017fd 	.word	0x000017fd
    1904:	000017fd 	.word	0x000017fd
    1908:	000019d5 	.word	0x000019d5
    190c:	000017fd 	.word	0x000017fd
    1910:	000017fd 	.word	0x000017fd
    1914:	000017fd 	.word	0x000017fd
    1918:	000017fd 	.word	0x000017fd
    191c:	00001a33 	.word	0x00001a33
    1920:	00001a01 	.word	0x00001a01
    1924:	00001a05 	.word	0x00001a05
    1928:	000017fd 	.word	0x000017fd
    192c:	000017fd 	.word	0x000017fd
    1930:	00001949 	.word	0x00001949
    1934:	000017fd 	.word	0x000017fd
    1938:	00001a01 	.word	0x00001a01
    193c:	000017fd 	.word	0x000017fd
    1940:	000017fd 	.word	0x000017fd
    1944:	00001a01 	.word	0x00001a01
			if (precision >= 0) {
    1948:	f1b8 0f00 	cmp.w	r8, #0
			bps = (const char *)value->ptr;
    194c:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
			if (precision >= 0) {
    1950:	db0a      	blt.n	1968 <cbvprintf+0x5c0>
				len = strnlen(bps, precision);
    1952:	4641      	mov	r1, r8
    1954:	4650      	mov	r0, sl
    1956:	f007 ff87 	bl	9868 <strnlen>
			bpe = bps + len;
    195a:	eb0a 0800 	add.w	r8, sl, r0
		char sign = 0;
    195e:	2600      	movs	r6, #0
		if (bps == NULL) {
    1960:	f1ba 0f00 	cmp.w	sl, #0
    1964:	d10c      	bne.n	1980 <cbvprintf+0x5d8>
    1966:	e749      	b.n	17fc <cbvprintf+0x454>
				len = strlen(bps);
    1968:	4650      	mov	r0, sl
    196a:	f007 ff76 	bl	985a <strlen>
    196e:	e7f4      	b.n	195a <cbvprintf+0x5b2>
			buf[0] = CHAR_IS_SIGNED ? value->sint : value->uint;
    1970:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1972:	f88d 3010 	strb.w	r3, [sp, #16]
			break;
    1976:	2600      	movs	r6, #0
			bpe = buf + 1;
    1978:	f10d 0811 	add.w	r8, sp, #17
			bps = buf;
    197c:	f10d 0a10 	add.w	sl, sp, #16
		size_t nj_len = (bpe - bps);
    1980:	eba8 030a 	sub.w	r3, r8, sl
		if (sign != 0) {
    1984:	b106      	cbz	r6, 1988 <cbvprintf+0x5e0>
			nj_len += 1U;
    1986:	3301      	adds	r3, #1
		if (conv->altform_0c) {
    1988:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
    198c:	06d0      	lsls	r0, r2, #27
    198e:	d56b      	bpl.n	1a68 <cbvprintf+0x6c0>
			nj_len += 2U;
    1990:	3302      	adds	r3, #2
		if (conv->pad_fp) {
    1992:	0652      	lsls	r2, r2, #25
		nj_len += conv->pad0_value;
    1994:	990d      	ldr	r1, [sp, #52]	; 0x34
			nj_len += conv->pad0_pre_exp;
    1996:	bf48      	it	mi
    1998:	9a0e      	ldrmi	r2, [sp, #56]	; 0x38
		nj_len += conv->pad0_value;
    199a:	440b      	add	r3, r1
			nj_len += conv->pad0_pre_exp;
    199c:	bf48      	it	mi
    199e:	189b      	addmi	r3, r3, r2
		if (width > 0) {
    19a0:	f1b9 0f00 	cmp.w	r9, #0
    19a4:	dd79      	ble.n	1a9a <cbvprintf+0x6f2>
			if (!conv->flag_dash) {
    19a6:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
			width -= (int)nj_len;
    19aa:	eba9 0903 	sub.w	r9, r9, r3
			if (!conv->flag_dash) {
    19ae:	f3c2 0380 	ubfx	r3, r2, #2, #1
    19b2:	9303      	str	r3, [sp, #12]
    19b4:	0753      	lsls	r3, r2, #29
    19b6:	d470      	bmi.n	1a9a <cbvprintf+0x6f2>
				if (conv->flag_zero) {
    19b8:	0650      	lsls	r0, r2, #25
    19ba:	d564      	bpl.n	1a86 <cbvprintf+0x6de>
					if (sign != 0) {
    19bc:	b146      	cbz	r6, 19d0 <cbvprintf+0x628>
						OUTC(sign);
    19be:	9b02      	ldr	r3, [sp, #8]
    19c0:	4659      	mov	r1, fp
    19c2:	4630      	mov	r0, r6
    19c4:	4798      	blx	r3
    19c6:	2800      	cmp	r0, #0
    19c8:	db5a      	blt.n	1a80 <cbvprintf+0x6d8>
						sign = 0;
    19ca:	9b03      	ldr	r3, [sp, #12]
						OUTC(sign);
    19cc:	3501      	adds	r5, #1
						sign = 0;
    19ce:	461e      	mov	r6, r3
					pad = '0';
    19d0:	2330      	movs	r3, #48	; 0x30
    19d2:	e059      	b.n	1a88 <cbvprintf+0x6e0>
			if (conv->flag_plus) {
    19d4:	071e      	lsls	r6, r3, #28
    19d6:	d411      	bmi.n	19fc <cbvprintf+0x654>
				sign = ' ';
    19d8:	f013 0610 	ands.w	r6, r3, #16
    19dc:	bf18      	it	ne
    19de:	2620      	movne	r6, #32
			sint = value->sint;
    19e0:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
			if (sint < 0) {
    19e4:	2a00      	cmp	r2, #0
    19e6:	f173 0100 	sbcs.w	r1, r3, #0
    19ea:	f6bf af5d 	bge.w	18a8 <cbvprintf+0x500>
				value->uint = (uint_value_type)-sint;
    19ee:	4252      	negs	r2, r2
    19f0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    19f4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
				sign = '-';
    19f8:	262d      	movs	r6, #45	; 0x2d
    19fa:	e755      	b.n	18a8 <cbvprintf+0x500>
				sign = '+';
    19fc:	262b      	movs	r6, #43	; 0x2b
    19fe:	e7ef      	b.n	19e0 <cbvprintf+0x638>
		switch (conv->specifier) {
    1a00:	2600      	movs	r6, #0
    1a02:	e751      	b.n	18a8 <cbvprintf+0x500>
			if (value->ptr != NULL) {
    1a04:	980a      	ldr	r0, [sp, #40]	; 0x28
    1a06:	b348      	cbz	r0, 1a5c <cbvprintf+0x6b4>
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1a08:	f10d 0326 	add.w	r3, sp, #38	; 0x26
    1a0c:	9300      	str	r3, [sp, #0]
    1a0e:	aa0c      	add	r2, sp, #48	; 0x30
    1a10:	ab04      	add	r3, sp, #16
    1a12:	2100      	movs	r1, #0
    1a14:	f007 fcff 	bl	9416 <encode_uint>
				conv->altform_0c = true;
    1a18:	f8bd 3032 	ldrh.w	r3, [sp, #50]	; 0x32
    1a1c:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    1a20:	f443 43f0 	orr.w	r3, r3, #30720	; 0x7800
    1a24:	f043 0310 	orr.w	r3, r3, #16
				bps = encode_uint((uintptr_t)value->ptr, conv,
    1a28:	4682      	mov	sl, r0
				conv->altform_0c = true;
    1a2a:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
		char sign = 0;
    1a2e:	2600      	movs	r6, #0
				goto prec_int_pad0;
    1a30:	e744      	b.n	18bc <cbvprintf+0x514>
				store_count(conv, value->ptr, count);
    1a32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
	switch ((enum length_mod_enum)conv->length_mod) {
    1a34:	2a07      	cmp	r2, #7
    1a36:	f63f aee1 	bhi.w	17fc <cbvprintf+0x454>
    1a3a:	e8df f002 	tbb	[pc, r2]
    1a3e:	040d      	.short	0x040d
    1a40:	08080d06 	.word	0x08080d06
    1a44:	0d0d      	.short	0x0d0d
		*(signed char *)dp = (signed char)count;
    1a46:	701d      	strb	r5, [r3, #0]
		break;
    1a48:	e6d8      	b.n	17fc <cbvprintf+0x454>
		*(short *)dp = (short)count;
    1a4a:	801d      	strh	r5, [r3, #0]
		break;
    1a4c:	e6d6      	b.n	17fc <cbvprintf+0x454>
		*(intmax_t *)dp = (intmax_t)count;
    1a4e:	4628      	mov	r0, r5
    1a50:	17e9      	asrs	r1, r5, #31
    1a52:	e9c3 0100 	strd	r0, r1, [r3]
		break;
    1a56:	e6d1      	b.n	17fc <cbvprintf+0x454>
		*(ptrdiff_t *)dp = (ptrdiff_t)count;
    1a58:	601d      	str	r5, [r3, #0]
		break;
    1a5a:	e6cf      	b.n	17fc <cbvprintf+0x454>
			bpe = bps + 5;
    1a5c:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 1b24 <cbvprintf+0x77c>
    1a60:	4606      	mov	r6, r0
			bps = "(nil)";
    1a62:	f1a8 0a05 	sub.w	sl, r8, #5
    1a66:	e78b      	b.n	1980 <cbvprintf+0x5d8>
		} else if (conv->altform_0) {
    1a68:	0711      	lsls	r1, r2, #28
			nj_len += 1U;
    1a6a:	bf48      	it	mi
    1a6c:	3301      	addmi	r3, #1
    1a6e:	e790      	b.n	1992 <cbvprintf+0x5ea>
					OUTC(pad);
    1a70:	4618      	mov	r0, r3
    1a72:	9303      	str	r3, [sp, #12]
    1a74:	4659      	mov	r1, fp
    1a76:	9b02      	ldr	r3, [sp, #8]
    1a78:	4798      	blx	r3
    1a7a:	2800      	cmp	r0, #0
    1a7c:	9b03      	ldr	r3, [sp, #12]
    1a7e:	da04      	bge.n	1a8a <cbvprintf+0x6e2>
#undef OUTS
#undef OUTC
}
    1a80:	b011      	add	sp, #68	; 0x44
    1a82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				char pad = ' ';
    1a86:	2320      	movs	r3, #32
    1a88:	444d      	add	r5, r9
    1a8a:	464a      	mov	r2, r9
				while (width-- > 0) {
    1a8c:	2a00      	cmp	r2, #0
    1a8e:	eba5 0109 	sub.w	r1, r5, r9
    1a92:	f109 39ff 	add.w	r9, r9, #4294967295
    1a96:	dceb      	bgt.n	1a70 <cbvprintf+0x6c8>
    1a98:	460d      	mov	r5, r1
		if (sign != 0) {
    1a9a:	b136      	cbz	r6, 1aaa <cbvprintf+0x702>
			OUTC(sign);
    1a9c:	9b02      	ldr	r3, [sp, #8]
    1a9e:	4659      	mov	r1, fp
    1aa0:	4630      	mov	r0, r6
    1aa2:	4798      	blx	r3
    1aa4:	2800      	cmp	r0, #0
    1aa6:	dbeb      	blt.n	1a80 <cbvprintf+0x6d8>
    1aa8:	3501      	adds	r5, #1
			if (conv->altform_0c | conv->altform_0) {
    1aaa:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1aae:	06d9      	lsls	r1, r3, #27
    1ab0:	d401      	bmi.n	1ab6 <cbvprintf+0x70e>
    1ab2:	071a      	lsls	r2, r3, #28
    1ab4:	d506      	bpl.n	1ac4 <cbvprintf+0x71c>
				OUTC('0');
    1ab6:	9b02      	ldr	r3, [sp, #8]
    1ab8:	4659      	mov	r1, fp
    1aba:	2030      	movs	r0, #48	; 0x30
    1abc:	4798      	blx	r3
    1abe:	2800      	cmp	r0, #0
    1ac0:	dbde      	blt.n	1a80 <cbvprintf+0x6d8>
    1ac2:	3501      	adds	r5, #1
			if (conv->altform_0c) {
    1ac4:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
    1ac8:	06db      	lsls	r3, r3, #27
    1aca:	d507      	bpl.n	1adc <cbvprintf+0x734>
				OUTC(conv->specifier);
    1acc:	f89d 0033 	ldrb.w	r0, [sp, #51]	; 0x33
    1ad0:	9b02      	ldr	r3, [sp, #8]
    1ad2:	4659      	mov	r1, fp
    1ad4:	4798      	blx	r3
    1ad6:	2800      	cmp	r0, #0
    1ad8:	dbd2      	blt.n	1a80 <cbvprintf+0x6d8>
    1ada:	3501      	adds	r5, #1
			while (pad_len-- > 0) {
    1adc:	9e0d      	ldr	r6, [sp, #52]	; 0x34
    1ade:	442e      	add	r6, r5
    1ae0:	1b73      	subs	r3, r6, r5
    1ae2:	2b00      	cmp	r3, #0
    1ae4:	dc16      	bgt.n	1b14 <cbvprintf+0x76c>
			OUTS(bps, bpe);
    1ae6:	9802      	ldr	r0, [sp, #8]
    1ae8:	4643      	mov	r3, r8
    1aea:	4652      	mov	r2, sl
    1aec:	4659      	mov	r1, fp
    1aee:	f007 fcdd 	bl	94ac <outs>
    1af2:	2800      	cmp	r0, #0
    1af4:	dbc4      	blt.n	1a80 <cbvprintf+0x6d8>
    1af6:	4405      	add	r5, r0
		while (width > 0) {
    1af8:	44a9      	add	r9, r5
    1afa:	eba9 0305 	sub.w	r3, r9, r5
    1afe:	2b00      	cmp	r3, #0
    1b00:	f77f ae7c 	ble.w	17fc <cbvprintf+0x454>
			OUTC(' ');
    1b04:	9b02      	ldr	r3, [sp, #8]
    1b06:	4659      	mov	r1, fp
    1b08:	2020      	movs	r0, #32
    1b0a:	4798      	blx	r3
    1b0c:	2800      	cmp	r0, #0
    1b0e:	dbb7      	blt.n	1a80 <cbvprintf+0x6d8>
    1b10:	3501      	adds	r5, #1
			--width;
    1b12:	e7f2      	b.n	1afa <cbvprintf+0x752>
				OUTC('0');
    1b14:	9b02      	ldr	r3, [sp, #8]
    1b16:	4659      	mov	r1, fp
    1b18:	2030      	movs	r0, #48	; 0x30
    1b1a:	4798      	blx	r3
    1b1c:	2800      	cmp	r0, #0
    1b1e:	dbaf      	blt.n	1a80 <cbvprintf+0x6d8>
    1b20:	3501      	adds	r5, #1
    1b22:	e7dd      	b.n	1ae0 <cbvprintf+0x738>
    1b24:	0000a73a 	.word	0x0000a73a

00001b28 <sys_heap_free>:
	uint8_t *mem = p, *base = (uint8_t *)chunk_buf(h);
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
}

void sys_heap_free(struct sys_heap *heap, void *mem)
{
    1b28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (mem == NULL) {
    1b2a:	460d      	mov	r5, r1
    1b2c:	2900      	cmp	r1, #0
    1b2e:	d039      	beq.n	1ba4 <sys_heap_free+0x7c>
		return; /* ISO C free() semantics */
	}
	struct z_heap *h = heap->heap;
    1b30:	6806      	ldr	r6, [r0, #0]
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    1b32:	1f0c      	subs	r4, r1, #4
    1b34:	1ba4      	subs	r4, r4, r6
    1b36:	08e7      	lsrs	r7, r4, #3

static inline chunkid_t chunk_field(struct z_heap *h, chunkid_t c,
				    enum chunk_fields f)
{
	chunk_unit_t *buf = chunk_buf(h);
	void *cmem = &buf[c];
    1b38:	f024 0407 	bic.w	r4, r4, #7

	if (big_heap(h)) {
		return ((uint32_t *)cmem)[f];
	} else {
		return ((uint16_t *)cmem)[f];
    1b3c:	4434      	add	r4, r6
	}
}

static inline bool chunk_used(struct z_heap *h, chunkid_t c)
{
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
    1b3e:	78a3      	ldrb	r3, [r4, #2]

	/*
	 * This should catch many double-free cases.
	 * This is cheap enough so let's do it all the time.
	 */
	__ASSERT(chunk_used(h, c),
    1b40:	07db      	lsls	r3, r3, #31
    1b42:	d40d      	bmi.n	1b60 <sys_heap_free+0x38>
    1b44:	4a18      	ldr	r2, [pc, #96]	; (1ba8 <sys_heap_free+0x80>)
    1b46:	4919      	ldr	r1, [pc, #100]	; (1bac <sys_heap_free+0x84>)
    1b48:	4819      	ldr	r0, [pc, #100]	; (1bb0 <sys_heap_free+0x88>)
    1b4a:	23a3      	movs	r3, #163	; 0xa3
    1b4c:	f007 fe4b 	bl	97e6 <printk>
    1b50:	4818      	ldr	r0, [pc, #96]	; (1bb4 <sys_heap_free+0x8c>)
    1b52:	4629      	mov	r1, r5
    1b54:	f007 fe47 	bl	97e6 <printk>
    1b58:	4813      	ldr	r0, [pc, #76]	; (1ba8 <sys_heap_free+0x80>)
    1b5a:	21a3      	movs	r1, #163	; 0xa3
    1b5c:	f007 fc54 	bl	9408 <assert_post_action>
	return c - chunk_field(h, c, LEFT_SIZE);
}

static inline chunkid_t right_chunk(struct z_heap *h, chunkid_t c)
{
	return c + chunk_size(h, c);
    1b60:	4639      	mov	r1, r7
    1b62:	4630      	mov	r0, r6
    1b64:	f007 fcb9 	bl	94da <chunk_size>
    1b68:	4438      	add	r0, r7
		return ((uint16_t *)cmem)[f];
    1b6a:	f836 3030 	ldrh.w	r3, [r6, r0, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
    1b6e:	1ac0      	subs	r0, r0, r3
	/*
	 * It is easy to catch many common memory overflow cases with
	 * a quick check on this and next chunk header fields that are
	 * immediately before and after the freed memory.
	 */
	__ASSERT(left_chunk(h, right_chunk(h, c)) == c,
    1b70:	4287      	cmp	r7, r0
    1b72:	d00d      	beq.n	1b90 <sys_heap_free+0x68>
    1b74:	4a0c      	ldr	r2, [pc, #48]	; (1ba8 <sys_heap_free+0x80>)
    1b76:	4910      	ldr	r1, [pc, #64]	; (1bb8 <sys_heap_free+0x90>)
    1b78:	480d      	ldr	r0, [pc, #52]	; (1bb0 <sys_heap_free+0x88>)
    1b7a:	23ab      	movs	r3, #171	; 0xab
    1b7c:	f007 fe33 	bl	97e6 <printk>
    1b80:	480e      	ldr	r0, [pc, #56]	; (1bbc <sys_heap_free+0x94>)
    1b82:	4629      	mov	r1, r5
    1b84:	f007 fe2f 	bl	97e6 <printk>
    1b88:	4807      	ldr	r0, [pc, #28]	; (1ba8 <sys_heap_free+0x80>)
    1b8a:	21ab      	movs	r1, #171	; 0xab
    1b8c:	f007 fc3c 	bl	9408 <assert_post_action>
			((uint16_t *)cmem)[SIZE_AND_USED] &= ~1U;
    1b90:	8863      	ldrh	r3, [r4, #2]
    1b92:	f023 0301 	bic.w	r3, r3, #1
    1b96:	8063      	strh	r3, [r4, #2]

	set_chunk_used(h, c, false);
#ifdef CONFIG_SYS_HEAP_RUNTIME_STATS
	h->allocated_bytes -= chunksz_to_bytes(h, chunk_size(h, c));
#endif
	free_chunk(h, c);
    1b98:	4639      	mov	r1, r7
    1b9a:	4630      	mov	r0, r6
}
    1b9c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	free_chunk(h, c);
    1ba0:	f007 bd58 	b.w	9654 <free_chunk>
}
    1ba4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1ba6:	bf00      	nop
    1ba8:	0000a73b 	.word	0x0000a73b
    1bac:	0000a75c 	.word	0x0000a75c
    1bb0:	0000a76d 	.word	0x0000a76d
    1bb4:	0000a78a 	.word	0x0000a78a
    1bb8:	0000a7c2 	.word	0x0000a7c2
    1bbc:	0000a7e8 	.word	0x0000a7e8

00001bc0 <sys_heap_aligned_alloc>:
	 * We allow for one bit of rewind in addition to the alignment
	 * value to efficiently accommodate z_heap_aligned_alloc().
	 * So if e.g. align = 0x28 (32 | 8) this means we align to a 32-byte
	 * boundary and then rewind 8 bytes.
	 */
	rew = align & -align;
    1bc0:	424b      	negs	r3, r1
{
    1bc2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	rew = align & -align;
    1bc6:	ea03 0701 	and.w	r7, r3, r1
	if (align != rew) {
    1bca:	ea31 0303 	bics.w	r3, r1, r3
	struct z_heap *h = heap->heap;
    1bce:	6806      	ldr	r6, [r0, #0]
{
    1bd0:	4614      	mov	r4, r2
	if (align != rew) {
    1bd2:	d01f      	beq.n	1c14 <sys_heap_aligned_alloc+0x54>
		return false;
    1bd4:	2f04      	cmp	r7, #4
    1bd6:	463d      	mov	r5, r7
    1bd8:	46b9      	mov	r9, r7
    1bda:	bf28      	it	cs
    1bdc:	2504      	movcs	r5, #4
		align -= rew;
    1bde:	1bcf      	subs	r7, r1, r7
			return sys_heap_alloc(heap, bytes);
		}
		rew = 0;
		gap = chunk_header_bytes(h);
	}
	__ASSERT((align & (align - 1)) == 0, "align must be a power of 2");
    1be0:	f107 3aff 	add.w	sl, r7, #4294967295
    1be4:	ea1a 0f07 	tst.w	sl, r7
    1be8:	d00e      	beq.n	1c08 <sys_heap_aligned_alloc+0x48>
    1bea:	4933      	ldr	r1, [pc, #204]	; (1cb8 <sys_heap_aligned_alloc+0xf8>)
    1bec:	4a33      	ldr	r2, [pc, #204]	; (1cbc <sys_heap_aligned_alloc+0xfc>)
    1bee:	4834      	ldr	r0, [pc, #208]	; (1cc0 <sys_heap_aligned_alloc+0x100>)
    1bf0:	f240 1327 	movw	r3, #295	; 0x127
    1bf4:	f007 fdf7 	bl	97e6 <printk>
    1bf8:	4832      	ldr	r0, [pc, #200]	; (1cc4 <sys_heap_aligned_alloc+0x104>)
    1bfa:	f007 fdf4 	bl	97e6 <printk>
    1bfe:	482f      	ldr	r0, [pc, #188]	; (1cbc <sys_heap_aligned_alloc+0xfc>)
    1c00:	f240 1127 	movw	r1, #295	; 0x127
    1c04:	f007 fc00 	bl	9408 <assert_post_action>

	if (bytes == 0 || size_too_big(h, bytes)) {
    1c08:	b97c      	cbnz	r4, 1c2a <sys_heap_aligned_alloc+0x6a>
		return NULL;
    1c0a:	f04f 0900 	mov.w	r9, #0
	set_chunk_used(h, c, true);
#ifdef CONFIG_SYS_HEAP_RUNTIME_STATS
	h->allocated_bytes += chunksz_to_bytes(h, chunk_size(h, c));
#endif
	return mem;
}
    1c0e:	4648      	mov	r0, r9
    1c10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		if (align <= chunk_header_bytes(h)) {
    1c14:	2904      	cmp	r1, #4
    1c16:	d804      	bhi.n	1c22 <sys_heap_aligned_alloc+0x62>
}
    1c18:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
			return sys_heap_alloc(heap, bytes);
    1c1c:	4611      	mov	r1, r2
    1c1e:	f007 bd4a 	b.w	96b6 <sys_heap_alloc>
		rew = 0;
    1c22:	f04f 0900 	mov.w	r9, #0
		gap = chunk_header_bytes(h);
    1c26:	2504      	movs	r5, #4
    1c28:	e7da      	b.n	1be0 <sys_heap_aligned_alloc+0x20>
	if (bytes == 0 || size_too_big(h, bytes)) {
    1c2a:	68b3      	ldr	r3, [r6, #8]
    1c2c:	ebb3 0fd4 	cmp.w	r3, r4, lsr #3
    1c30:	d9eb      	bls.n	1c0a <sys_heap_aligned_alloc+0x4a>
	return big_heap_bytes(size) ? 8 : 4;
}

static inline chunksz_t chunksz(size_t bytes)
{
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    1c32:	f104 010b 	add.w	r1, r4, #11
    1c36:	4439      	add	r1, r7
    1c38:	1b49      	subs	r1, r1, r5
	chunkid_t c0 = alloc_chunk(h, padded_sz);
    1c3a:	08c9      	lsrs	r1, r1, #3
    1c3c:	4630      	mov	r0, r6
    1c3e:	f007 fca2 	bl	9586 <alloc_chunk>
	if (c0 == 0) {
    1c42:	4680      	mov	r8, r0
    1c44:	2800      	cmp	r0, #0
    1c46:	d0e0      	beq.n	1c0a <sys_heap_aligned_alloc+0x4a>
	mem = (uint8_t *) ROUND_UP(mem + rew, align) - rew;
    1c48:	f109 0504 	add.w	r5, r9, #4
    1c4c:	eb05 05c0 	add.w	r5, r5, r0, lsl #3
    1c50:	4435      	add	r5, r6
    1c52:	4455      	add	r5, sl
    1c54:	427f      	negs	r7, r7
    1c56:	402f      	ands	r7, r5
    1c58:	eba7 0909 	sub.w	r9, r7, r9
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    1c5c:	444c      	add	r4, r9
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    1c5e:	f1a9 0304 	sub.w	r3, r9, #4
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    1c62:	3407      	adds	r4, #7
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    1c64:	1b9b      	subs	r3, r3, r6
	chunk_unit_t *end = (chunk_unit_t *) ROUND_UP(mem + bytes, CHUNK_UNIT);
    1c66:	f024 0407 	bic.w	r4, r4, #7
	chunkid_t c_end = end - chunk_buf(h);
    1c6a:	1ba4      	subs	r4, r4, r6
	if (c > c0) {
    1c6c:	ebb0 0fd3 	cmp.w	r0, r3, lsr #3
	return (mem - chunk_header_bytes(h) - base) / CHUNK_UNIT;
    1c70:	ea4f 07d3 	mov.w	r7, r3, lsr #3
	chunkid_t c_end = end - chunk_buf(h);
    1c74:	ea4f 04e4 	mov.w	r4, r4, asr #3
	if (c > c0) {
    1c78:	d208      	bcs.n	1c8c <sys_heap_aligned_alloc+0xcc>
		split_chunks(h, c0, c);
    1c7a:	4601      	mov	r1, r0
    1c7c:	463a      	mov	r2, r7
    1c7e:	4630      	mov	r0, r6
    1c80:	f007 fcce 	bl	9620 <split_chunks>
		free_list_add(h, c0);
    1c84:	4641      	mov	r1, r8
    1c86:	4630      	mov	r0, r6
    1c88:	f007 fc2c 	bl	94e4 <free_list_add>
	return c + chunk_size(h, c);
    1c8c:	4639      	mov	r1, r7
    1c8e:	4630      	mov	r0, r6
    1c90:	f007 fc23 	bl	94da <chunk_size>
    1c94:	4438      	add	r0, r7
	if (right_chunk(h, c) > c_end) {
    1c96:	4284      	cmp	r4, r0
    1c98:	d207      	bcs.n	1caa <sys_heap_aligned_alloc+0xea>
		split_chunks(h, c, c_end);
    1c9a:	4630      	mov	r0, r6
    1c9c:	4622      	mov	r2, r4
    1c9e:	f007 fcbf 	bl	9620 <split_chunks>
		free_list_add(h, c_end);
    1ca2:	4621      	mov	r1, r4
    1ca4:	4630      	mov	r0, r6
    1ca6:	f007 fc1d 	bl	94e4 <free_list_add>
	void *cmem = &buf[c];
    1caa:	eb06 06c7 	add.w	r6, r6, r7, lsl #3
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    1cae:	8873      	ldrh	r3, [r6, #2]
    1cb0:	f043 0301 	orr.w	r3, r3, #1
    1cb4:	8073      	strh	r3, [r6, #2]
    1cb6:	e7aa      	b.n	1c0e <sys_heap_aligned_alloc+0x4e>
    1cb8:	0000a824 	.word	0x0000a824
    1cbc:	0000a73b 	.word	0x0000a73b
    1cc0:	0000a76d 	.word	0x0000a76d
    1cc4:	0000a83f 	.word	0x0000a83f

00001cc8 <sys_heap_init>:

void sys_heap_init(struct sys_heap *heap, void *mem, size_t bytes)
{
	if (IS_ENABLED(CONFIG_SYS_HEAP_SMALL_ONLY)) {
		/* Must fit in a 15 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
    1cc8:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
{
    1ccc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1cd0:	4606      	mov	r6, r0
    1cd2:	460d      	mov	r5, r1
    1cd4:	4617      	mov	r7, r2
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffU, "heap size is too big");
    1cd6:	d369      	bcc.n	1dac <sys_heap_init+0xe4>
    1cd8:	493d      	ldr	r1, [pc, #244]	; (1dd0 <sys_heap_init+0x108>)
    1cda:	4a3e      	ldr	r2, [pc, #248]	; (1dd4 <sys_heap_init+0x10c>)
    1cdc:	483e      	ldr	r0, [pc, #248]	; (1dd8 <sys_heap_init+0x110>)
    1cde:	f240 13a5 	movw	r3, #421	; 0x1a5
    1ce2:	f007 fd80 	bl	97e6 <printk>
    1ce6:	483d      	ldr	r0, [pc, #244]	; (1ddc <sys_heap_init+0x114>)
    1ce8:	f007 fd7d 	bl	97e6 <printk>
    1cec:	f240 11a5 	movw	r1, #421	; 0x1a5
		/* Must fit in a 31 bit count of HUNK_UNIT */
		__ASSERT(bytes / CHUNK_UNIT <= 0x7fffffffU, "heap size is too big");
	}

	/* Reserve the end marker chunk's header */
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
    1cf0:	4838      	ldr	r0, [pc, #224]	; (1dd4 <sys_heap_init+0x10c>)
    1cf2:	f007 fb89 	bl	9408 <assert_post_action>
	bytes -= heap_footer_bytes(bytes);
    1cf6:	3f04      	subs	r7, #4

	/* Round the start up, the end down */
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    1cf8:	1dec      	adds	r4, r5, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    1cfa:	443d      	add	r5, r7
	uintptr_t addr = ROUND_UP(mem, CHUNK_UNIT);
    1cfc:	f024 0407 	bic.w	r4, r4, #7
	uintptr_t end = ROUND_DOWN((uint8_t *)mem + bytes, CHUNK_UNIT);
    1d00:	f025 0507 	bic.w	r5, r5, #7
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    1d04:	1b2d      	subs	r5, r5, r4

	CHECK(end > addr);
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
    1d06:	2d17      	cmp	r5, #23
	chunksz_t heap_sz = (end - addr) / CHUNK_UNIT;
    1d08:	ea4f 07d5 	mov.w	r7, r5, lsr #3
	__ASSERT(heap_sz > chunksz(sizeof(struct z_heap)), "heap size is too small");
    1d0c:	d80e      	bhi.n	1d2c <sys_heap_init+0x64>
    1d0e:	4934      	ldr	r1, [pc, #208]	; (1de0 <sys_heap_init+0x118>)
    1d10:	4a30      	ldr	r2, [pc, #192]	; (1dd4 <sys_heap_init+0x10c>)
    1d12:	4831      	ldr	r0, [pc, #196]	; (1dd8 <sys_heap_init+0x110>)
    1d14:	f240 13b5 	movw	r3, #437	; 0x1b5
    1d18:	f007 fd65 	bl	97e6 <printk>
    1d1c:	4831      	ldr	r0, [pc, #196]	; (1de4 <sys_heap_init+0x11c>)
    1d1e:	f007 fd62 	bl	97e6 <printk>
    1d22:	482c      	ldr	r0, [pc, #176]	; (1dd4 <sys_heap_init+0x10c>)
    1d24:	f240 11b5 	movw	r1, #437	; 0x1b5
    1d28:	f007 fb6e 	bl	9408 <assert_post_action>
}

static inline int bucket_idx(struct z_heap *h, chunksz_t sz)
{
	unsigned int usable_sz = sz - min_chunk_size(h) + 1;
	return 31 - __builtin_clz(usable_sz);
    1d2c:	fab7 f887 	clz	r8, r7
	h->free_bytes = 0;
	h->allocated_bytes = 0;
#endif

	int nb_buckets = bucket_idx(h, heap_sz) + 1;
	chunksz_t chunk0_size = chunksz(sizeof(struct z_heap) +
    1d30:	f1c8 0824 	rsb	r8, r8, #36	; 0x24
    1d34:	ea4f 0888 	mov.w	r8, r8, lsl #2
	heap->heap = h;
    1d38:	6034      	str	r4, [r6, #0]
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    1d3a:	f108 0607 	add.w	r6, r8, #7
	h->avail_buckets = 0;
    1d3e:	2300      	movs	r3, #0
    1d40:	08f6      	lsrs	r6, r6, #3
    1d42:	60e3      	str	r3, [r4, #12]
				     nb_buckets * sizeof(struct z_heap_bucket));

	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
    1d44:	1c73      	adds	r3, r6, #1
    1d46:	42bb      	cmp	r3, r7
	h->end_chunk = heap_sz;
    1d48:	60a7      	str	r7, [r4, #8]
	__ASSERT(chunk0_size + min_chunk_size(h) <= heap_sz, "heap size is too small");
    1d4a:	d90e      	bls.n	1d6a <sys_heap_init+0xa2>
    1d4c:	4926      	ldr	r1, [pc, #152]	; (1de8 <sys_heap_init+0x120>)
    1d4e:	4a21      	ldr	r2, [pc, #132]	; (1dd4 <sys_heap_init+0x10c>)
    1d50:	4821      	ldr	r0, [pc, #132]	; (1dd8 <sys_heap_init+0x110>)
    1d52:	f240 13c5 	movw	r3, #453	; 0x1c5
    1d56:	f007 fd46 	bl	97e6 <printk>
    1d5a:	4822      	ldr	r0, [pc, #136]	; (1de4 <sys_heap_init+0x11c>)
    1d5c:	f007 fd43 	bl	97e6 <printk>
    1d60:	481c      	ldr	r0, [pc, #112]	; (1dd4 <sys_heap_init+0x10c>)
    1d62:	f240 11c5 	movw	r1, #453	; 0x1c5
    1d66:	f007 fb4f 	bl	9408 <assert_post_action>
    1d6a:	f104 0210 	add.w	r2, r4, #16
    1d6e:	44a0      	add	r8, r4
    1d70:	2300      	movs	r3, #0

	for (int i = 0; i < nb_buckets; i++) {
    1d72:	4590      	cmp	r8, r2
    1d74:	d129      	bne.n	1dca <sys_heap_init+0x102>
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    1d76:	0072      	lsls	r2, r6, #1
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    1d78:	f042 0201 	orr.w	r2, r2, #1
    1d7c:	8062      	strh	r2, [r4, #2]
		((uint16_t *)cmem)[f] = val;
    1d7e:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
	set_chunk_size(h, 0, chunk0_size);
	set_left_chunk_size(h, 0, 0);
	set_chunk_used(h, 0, true);

	/* chunk containing the free heap */
	set_chunk_size(h, chunk0_size, heap_sz - chunk0_size);
    1d82:	1bba      	subs	r2, r7, r6
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    1d84:	0050      	lsls	r0, r2, #1
		((uint16_t *)cmem)[f] = val;
    1d86:	8023      	strh	r3, [r4, #0]
    1d88:	8048      	strh	r0, [r1, #2]
    1d8a:	1961      	adds	r1, r4, r5
    1d8c:	f824 6036 	strh.w	r6, [r4, r6, lsl #3]
	void *cmem = &buf[c];
    1d90:	eb04 07c7 	add.w	r7, r4, r7, lsl #3
		((uint16_t *)cmem)[f] = val;
    1d94:	804b      	strh	r3, [r1, #2]
    1d96:	5362      	strh	r2, [r4, r5]
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    1d98:	887b      	ldrh	r3, [r7, #2]
    1d9a:	f043 0301 	orr.w	r3, r3, #1
    1d9e:	807b      	strh	r3, [r7, #2]
	/* the end marker chunk */
	set_chunk_size(h, heap_sz, 0);
	set_left_chunk_size(h, heap_sz, heap_sz - chunk0_size);
	set_chunk_used(h, heap_sz, true);

	free_list_add(h, chunk0_size);
    1da0:	4631      	mov	r1, r6
    1da2:	4620      	mov	r0, r4
}
    1da4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	free_list_add(h, chunk0_size);
    1da8:	f007 bb9c 	b.w	94e4 <free_list_add>
	__ASSERT(bytes > heap_footer_bytes(bytes), "heap size is too small");
    1dac:	2a04      	cmp	r2, #4
    1dae:	d8a2      	bhi.n	1cf6 <sys_heap_init+0x2e>
    1db0:	490e      	ldr	r1, [pc, #56]	; (1dec <sys_heap_init+0x124>)
    1db2:	4a08      	ldr	r2, [pc, #32]	; (1dd4 <sys_heap_init+0x10c>)
    1db4:	4808      	ldr	r0, [pc, #32]	; (1dd8 <sys_heap_init+0x110>)
    1db6:	f44f 73d6 	mov.w	r3, #428	; 0x1ac
    1dba:	f007 fd14 	bl	97e6 <printk>
    1dbe:	4809      	ldr	r0, [pc, #36]	; (1de4 <sys_heap_init+0x11c>)
    1dc0:	f007 fd11 	bl	97e6 <printk>
    1dc4:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
    1dc8:	e792      	b.n	1cf0 <sys_heap_init+0x28>
		h->buckets[i].next = 0;
    1dca:	f842 3b04 	str.w	r3, [r2], #4
	for (int i = 0; i < nb_buckets; i++) {
    1dce:	e7d0      	b.n	1d72 <sys_heap_init+0xaa>
    1dd0:	0000a85c 	.word	0x0000a85c
    1dd4:	0000a73b 	.word	0x0000a73b
    1dd8:	0000a76d 	.word	0x0000a76d
    1ddc:	0000a872 	.word	0x0000a872
    1de0:	0000a8c3 	.word	0x0000a8c3
    1de4:	0000a8aa 	.word	0x0000a8aa
    1de8:	0000a8ec 	.word	0x0000a8ec
    1dec:	0000a889 	.word	0x0000a889

00001df0 <sys_notify_finalize>:
};

/** @internal */
static inline uint32_t sys_notify_get_method(const struct sys_notify *notify)
{
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    1df0:	6843      	ldr	r3, [r0, #4]

	return method & SYS_NOTIFY_METHOD_MASK;
    1df2:	f003 0303 	and.w	r3, r3, #3

	/* Store the result and capture secondary notification
	 * information.
	 */
	notify->result = res;
	switch (method) {
    1df6:	2b02      	cmp	r3, #2
{
    1df8:	b570      	push	{r4, r5, r6, lr}
    1dfa:	4604      	mov	r4, r0
    1dfc:	460e      	mov	r6, r1
	notify->result = res;
    1dfe:	6081      	str	r1, [r0, #8]
	switch (method) {
    1e00:	d010      	beq.n	1e24 <sys_notify_finalize+0x34>
    1e02:	2b03      	cmp	r3, #3
    1e04:	d004      	beq.n	1e10 <sys_notify_finalize+0x20>
    1e06:	2b01      	cmp	r3, #1
    1e08:	d10f      	bne.n	1e2a <sys_notify_finalize+0x3a>
    1e0a:	2500      	movs	r5, #0
    1e0c:	4628      	mov	r0, r5
    1e0e:	e001      	b.n	1e14 <sys_notify_finalize+0x24>
	case SYS_NOTIFY_METHOD_SPINWAIT:
		break;
	case SYS_NOTIFY_METHOD_CALLBACK:
		rv = notify->method.callback;
    1e10:	6805      	ldr	r5, [r0, #0]
	struct k_poll_signal *sig = NULL;
    1e12:	2000      	movs	r0, #0
	/* Mark completion by clearing the flags field to the
	 * completed state, releasing any spin-waiters, then complete
	 * secondary notification.
	 */
	compiler_barrier();
	notify->flags = SYS_NOTIFY_METHOD_COMPLETED;
    1e14:	2300      	movs	r3, #0
    1e16:	6063      	str	r3, [r4, #4]

	if (IS_ENABLED(CONFIG_POLL) && (sig != NULL)) {
    1e18:	b110      	cbz	r0, 1e20 <sys_notify_finalize+0x30>
		/* coverity[OVERRUN] */
		return (int) arch_syscall_invoke2(*(uintptr_t *)&sig, *(uintptr_t *)&result, K_SYSCALL_K_POLL_SIGNAL_RAISE);
	}
#endif
	compiler_barrier();
	return z_impl_k_poll_signal_raise(sig, result);
    1e1a:	4631      	mov	r1, r6
    1e1c:	f004 fb0a 	bl	6434 <z_impl_k_poll_signal_raise>
		k_poll_signal_raise(sig, res);
	}

	return rv;
}
    1e20:	4628      	mov	r0, r5
    1e22:	bd70      	pop	{r4, r5, r6, pc}
		sig = notify->method.signal;
    1e24:	6800      	ldr	r0, [r0, #0]
	sys_notify_generic_callback rv = NULL;
    1e26:	2500      	movs	r5, #0
		break;
    1e28:	e7f4      	b.n	1e14 <sys_notify_finalize+0x24>
		__ASSERT_NO_MSG(false);
    1e2a:	4a06      	ldr	r2, [pc, #24]	; (1e44 <sys_notify_finalize+0x54>)
    1e2c:	4906      	ldr	r1, [pc, #24]	; (1e48 <sys_notify_finalize+0x58>)
    1e2e:	4807      	ldr	r0, [pc, #28]	; (1e4c <sys_notify_finalize+0x5c>)
    1e30:	2345      	movs	r3, #69	; 0x45
    1e32:	f007 fcd8 	bl	97e6 <printk>
    1e36:	4803      	ldr	r0, [pc, #12]	; (1e44 <sys_notify_finalize+0x54>)
    1e38:	2145      	movs	r1, #69	; 0x45
    1e3a:	f007 fae5 	bl	9408 <assert_post_action>
	sys_notify_generic_callback rv = NULL;
    1e3e:	2500      	movs	r5, #0
    1e40:	e7e7      	b.n	1e12 <sys_notify_finalize+0x22>
    1e42:	bf00      	nop
    1e44:	0000a917 	.word	0x0000a917
    1e48:	0000b103 	.word	0x0000b103
    1e4c:	0000a76d 	.word	0x0000a76d

00001e50 <nrf_cc3xx_platform_abort_init>:

/** @brief Function to initialize the nrf_cc3xx_platform abort APIs.
 */
void nrf_cc3xx_platform_abort_init(void)
{
	nrf_cc3xx_platform_set_abort(&apis);
    1e50:	4801      	ldr	r0, [pc, #4]	; (1e58 <nrf_cc3xx_platform_abort_init+0x8>)
    1e52:	f007 b947 	b.w	90e4 <nrf_cc3xx_platform_set_abort>
    1e56:	bf00      	nop
    1e58:	0000a338 	.word	0x0000a338

00001e5c <mutex_unlock_platform>:
    }
}

/** @brief Static function to unlock a mutex
 */
static int32_t mutex_unlock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1e5c:	b508      	push	{r3, lr}
    struct k_mutex * p_mutex;

    /* Ensure that the mutex param is valid (not NULL) */
    if(mutex == NULL) {
    1e5e:	b1d0      	cbz	r0, 1e96 <mutex_unlock_platform+0x3a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    }

    switch (mutex->flags)
    1e60:	6843      	ldr	r3, [r0, #4]
    1e62:	2b04      	cmp	r3, #4
    1e64:	d111      	bne.n	1e8a <mutex_unlock_platform+0x2e>
 * @return true if @a new_value is written, false otherwise.
 */
static inline bool atomic_cas(atomic_t *target, atomic_val_t old_value,
			  atomic_val_t new_value)
{
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    1e66:	2200      	movs	r2, #0
    1e68:	6803      	ldr	r3, [r0, #0]
    1e6a:	f3bf 8f5b 	dmb	ish
    1e6e:	e853 1f00 	ldrex	r1, [r3]
    1e72:	2901      	cmp	r1, #1
    1e74:	d103      	bne.n	1e7e <mutex_unlock_platform+0x22>
    1e76:	e843 2000 	strex	r0, r2, [r3]
    1e7a:	2800      	cmp	r0, #0
    1e7c:	d1f7      	bne.n	1e6e <mutex_unlock_platform+0x12>
    1e7e:	f3bf 8f5b 	dmb	ish
    {
    case NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC:
        return atomic_cas((atomic_t *)mutex->mutex, 1, 0) ?
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1e82:	4807      	ldr	r0, [pc, #28]	; (1ea0 <mutex_unlock_platform+0x44>)
    1e84:	bf08      	it	eq
    1e86:	4610      	moveq	r0, r2
        p_mutex = (struct k_mutex *)mutex->mutex;

        k_mutex_unlock(p_mutex);
        return NRF_CC3XX_PLATFORM_SUCCESS;
    }
}
    1e88:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1e8a:	b13b      	cbz	r3, 1e9c <mutex_unlock_platform+0x40>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1e8c:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_unlock(mutex);
    1e8e:	f004 f993 	bl	61b8 <z_impl_k_mutex_unlock>
        return NRF_CC3XX_PLATFORM_SUCCESS;
    1e92:	2000      	movs	r0, #0
    1e94:	e7f8      	b.n	1e88 <mutex_unlock_platform+0x2c>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1e96:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    1e9a:	e7f5      	b.n	1e88 <mutex_unlock_platform+0x2c>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1e9c:	4801      	ldr	r0, [pc, #4]	; (1ea4 <mutex_unlock_platform+0x48>)
    1e9e:	e7f3      	b.n	1e88 <mutex_unlock_platform+0x2c>
    1ea0:	ffff8fe9 	.word	0xffff8fe9
    1ea4:	ffff8fea 	.word	0xffff8fea

00001ea8 <mutex_free_platform>:
static void mutex_free_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1ea8:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1eaa:	4604      	mov	r4, r0
    1eac:	b918      	cbnz	r0, 1eb6 <mutex_free_platform+0xe>
        platform_abort_apis.abort_fn(
    1eae:	4b0d      	ldr	r3, [pc, #52]	; (1ee4 <mutex_free_platform+0x3c>)
    1eb0:	480d      	ldr	r0, [pc, #52]	; (1ee8 <mutex_free_platform+0x40>)
    1eb2:	685b      	ldr	r3, [r3, #4]
    1eb4:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1eb6:	6861      	ldr	r1, [r4, #4]
    1eb8:	2908      	cmp	r1, #8
    1eba:	d00d      	beq.n	1ed8 <mutex_free_platform+0x30>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1ebc:	f031 0304 	bics.w	r3, r1, #4
    1ec0:	d00a      	beq.n	1ed8 <mutex_free_platform+0x30>
    if ((mutex->flags & NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED) != 0) {
    1ec2:	f011 0102 	ands.w	r1, r1, #2
    1ec6:	d008      	beq.n	1eda <mutex_free_platform+0x32>
        k_mem_slab_free(&mutex_slab, &mutex->mutex);
    1ec8:	4808      	ldr	r0, [pc, #32]	; (1eec <mutex_free_platform+0x44>)
    1eca:	4621      	mov	r1, r4
    1ecc:	f004 f810 	bl	5ef0 <k_mem_slab_free>
        mutex->mutex = NULL;
    1ed0:	2300      	movs	r3, #0
    1ed2:	6023      	str	r3, [r4, #0]
    mutex->flags = NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID;
    1ed4:	2300      	movs	r3, #0
    1ed6:	6063      	str	r3, [r4, #4]
}
    1ed8:	bd10      	pop	{r4, pc}
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1eda:	6820      	ldr	r0, [r4, #0]
    1edc:	2214      	movs	r2, #20
    1ede:	f007 fce3 	bl	98a8 <memset>
    1ee2:	e7f7      	b.n	1ed4 <mutex_free_platform+0x2c>
    1ee4:	2000018c 	.word	0x2000018c
    1ee8:	0000a93a 	.word	0x0000a93a
    1eec:	20000600 	.word	0x20000600

00001ef0 <mutex_init_platform>:
static void mutex_init_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1ef0:	b510      	push	{r4, lr}
    if (mutex == NULL) {
    1ef2:	4604      	mov	r4, r0
    1ef4:	b918      	cbnz	r0, 1efe <mutex_init_platform+0xe>
        platform_abort_apis.abort_fn(
    1ef6:	4b16      	ldr	r3, [pc, #88]	; (1f50 <mutex_init_platform+0x60>)
    1ef8:	4816      	ldr	r0, [pc, #88]	; (1f54 <mutex_init_platform+0x64>)
    1efa:	685b      	ldr	r3, [r3, #4]
    1efc:	4798      	blx	r3
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ATOMIC ||
    1efe:	6863      	ldr	r3, [r4, #4]
    1f00:	2b04      	cmp	r3, #4
    1f02:	d023      	beq.n	1f4c <mutex_init_platform+0x5c>
    1f04:	2b08      	cmp	r3, #8
    1f06:	d021      	beq.n	1f4c <mutex_init_platform+0x5c>
    if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID &&
    1f08:	b9cb      	cbnz	r3, 1f3e <mutex_init_platform+0x4e>
    1f0a:	6823      	ldr	r3, [r4, #0]
    1f0c:	b9bb      	cbnz	r3, 1f3e <mutex_init_platform+0x4e>
        ret = k_mem_slab_alloc(&mutex_slab, &mutex->mutex, K_FOREVER);
    1f0e:	4812      	ldr	r0, [pc, #72]	; (1f58 <mutex_init_platform+0x68>)
    1f10:	f04f 32ff 	mov.w	r2, #4294967295
    1f14:	f04f 33ff 	mov.w	r3, #4294967295
    1f18:	4621      	mov	r1, r4
    1f1a:	f003 ff7d 	bl	5e18 <k_mem_slab_alloc>
        if(ret != 0 || mutex->mutex == NULL)
    1f1e:	b908      	cbnz	r0, 1f24 <mutex_init_platform+0x34>
    1f20:	6823      	ldr	r3, [r4, #0]
    1f22:	b91b      	cbnz	r3, 1f2c <mutex_init_platform+0x3c>
            platform_abort_apis.abort_fn(
    1f24:	4b0a      	ldr	r3, [pc, #40]	; (1f50 <mutex_init_platform+0x60>)
    1f26:	480d      	ldr	r0, [pc, #52]	; (1f5c <mutex_init_platform+0x6c>)
    1f28:	685b      	ldr	r3, [r3, #4]
    1f2a:	4798      	blx	r3
        memset(mutex->mutex, 0, sizeof(struct k_mutex));
    1f2c:	6820      	ldr	r0, [r4, #0]
    1f2e:	2214      	movs	r2, #20
    1f30:	2100      	movs	r1, #0
    1f32:	f007 fcb9 	bl	98a8 <memset>
        mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_ALLOCATED;
    1f36:	6863      	ldr	r3, [r4, #4]
    1f38:	f043 0302 	orr.w	r3, r3, #2
    1f3c:	6063      	str	r3, [r4, #4]
    p_mutex = (struct k_mutex *)mutex->mutex;
    1f3e:	6820      	ldr	r0, [r4, #0]
	return z_impl_k_mutex_init(mutex);
    1f40:	f007 ffa6 	bl	9e90 <z_impl_k_mutex_init>
    mutex->flags |= NRF_CC3XX_PLATFORM_MUTEX_MASK_IS_VALID;
    1f44:	6863      	ldr	r3, [r4, #4]
    1f46:	f043 0301 	orr.w	r3, r3, #1
    1f4a:	6063      	str	r3, [r4, #4]
}
    1f4c:	bd10      	pop	{r4, pc}
    1f4e:	bf00      	nop
    1f50:	2000018c 	.word	0x2000018c
    1f54:	0000a93a 	.word	0x0000a93a
    1f58:	20000600 	.word	0x20000600
    1f5c:	0000a960 	.word	0x0000a960

00001f60 <mutex_lock_platform>:
static int32_t mutex_lock_platform(nrf_cc3xx_platform_mutex_t *mutex) {
    1f60:	b508      	push	{r3, lr}
    if(mutex == NULL) {
    1f62:	b308      	cbz	r0, 1fa8 <mutex_lock_platform+0x48>
    switch (mutex->flags) {
    1f64:	6843      	ldr	r3, [r0, #4]
    1f66:	2b04      	cmp	r3, #4
    1f68:	d110      	bne.n	1f8c <mutex_lock_platform+0x2c>
    1f6a:	2201      	movs	r2, #1
    1f6c:	6803      	ldr	r3, [r0, #0]
    1f6e:	f3bf 8f5b 	dmb	ish
    1f72:	e853 1f00 	ldrex	r1, [r3]
    1f76:	2900      	cmp	r1, #0
    1f78:	d103      	bne.n	1f82 <mutex_lock_platform+0x22>
    1f7a:	e843 2000 	strex	r0, r2, [r3]
    1f7e:	2800      	cmp	r0, #0
    1f80:	d1f7      	bne.n	1f72 <mutex_lock_platform+0x12>
    1f82:	f3bf 8f5b 	dmb	ish
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1f86:	d10b      	bne.n	1fa0 <mutex_lock_platform+0x40>
    1f88:	2000      	movs	r0, #0
}
    1f8a:	bd08      	pop	{r3, pc}
        if (mutex->flags == NRF_CC3XX_PLATFORM_MUTEX_MASK_INVALID) {
    1f8c:	b153      	cbz	r3, 1fa4 <mutex_lock_platform+0x44>
        p_mutex = (struct k_mutex *)mutex->mutex;
    1f8e:	6800      	ldr	r0, [r0, #0]
	return z_impl_k_mutex_lock(mutex, timeout);
    1f90:	f04f 32ff 	mov.w	r2, #4294967295
    1f94:	f04f 33ff 	mov.w	r3, #4294967295
    1f98:	f004 f80e 	bl	5fb8 <z_impl_k_mutex_lock>
        if (ret == 0) {
    1f9c:	2800      	cmp	r0, #0
    1f9e:	d0f3      	beq.n	1f88 <mutex_lock_platform+0x28>
                       NRF_CC3XX_PLATFORM_SUCCESS :
    1fa0:	4803      	ldr	r0, [pc, #12]	; (1fb0 <mutex_lock_platform+0x50>)
    1fa2:	e7f2      	b.n	1f8a <mutex_lock_platform+0x2a>
            return NRF_CC3XX_PLATFORM_ERROR_MUTEX_NOT_INITIALIZED;
    1fa4:	4803      	ldr	r0, [pc, #12]	; (1fb4 <mutex_lock_platform+0x54>)
    1fa6:	e7f0      	b.n	1f8a <mutex_lock_platform+0x2a>
        return NRF_CC3XX_PLATFORM_ERROR_PARAM_NULL;
    1fa8:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    1fac:	e7ed      	b.n	1f8a <mutex_lock_platform+0x2a>
    1fae:	bf00      	nop
    1fb0:	ffff8fe9 	.word	0xffff8fe9
    1fb4:	ffff8fea 	.word	0xffff8fea

00001fb8 <nrf_cc3xx_platform_mutex_init>:
};

/** @brief Function to initialize the nrf_cc3xx_platform mutex APIs
 */
void nrf_cc3xx_platform_mutex_init(void)
{
    1fb8:	b508      	push	{r3, lr}
    k_mem_slab_init(&mutex_slab,
    1fba:	4906      	ldr	r1, [pc, #24]	; (1fd4 <nrf_cc3xx_platform_mutex_init+0x1c>)
    1fbc:	4806      	ldr	r0, [pc, #24]	; (1fd8 <nrf_cc3xx_platform_mutex_init+0x20>)
    1fbe:	2340      	movs	r3, #64	; 0x40
    1fc0:	2214      	movs	r2, #20
    1fc2:	f007 ff49 	bl	9e58 <k_mem_slab_init>
                mutex_slab_buffer,
                sizeof(struct k_mutex),
                NUM_MUTEXES);

    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
}
    1fc6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrf_cc3xx_platform_set_mutexes(&mutex_apis, &mutexes);
    1fca:	4904      	ldr	r1, [pc, #16]	; (1fdc <nrf_cc3xx_platform_mutex_init+0x24>)
    1fcc:	4804      	ldr	r0, [pc, #16]	; (1fe0 <nrf_cc3xx_platform_mutex_init+0x28>)
    1fce:	f007 b8eb 	b.w	91a8 <nrf_cc3xx_platform_set_mutexes>
    1fd2:	bf00      	nop
    1fd4:	20000620 	.word	0x20000620
    1fd8:	20000600 	.word	0x20000600
    1fdc:	0000a350 	.word	0x0000a350
    1fe0:	0000a340 	.word	0x0000a340

00001fe4 <process_event>:
 * regions.
 */
static void process_event(struct onoff_manager *mgr,
			  int evt,
			  k_spinlock_key_t key)
{
    1fe4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	sys_slist_t clients;
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    1fe8:	f8b0 901c 	ldrh.w	r9, [r0, #28]
{
    1fec:	b085      	sub	sp, #20
	__ASSERT_NO_MSG(evt != EVT_NOP);

	/* If this is a nested call record the event for processing in
	 * the top invocation.
	 */
	if (processing) {
    1fee:	f019 0f08 	tst.w	r9, #8
{
    1ff2:	4604      	mov	r4, r0
    1ff4:	9203      	str	r2, [sp, #12]
	if (processing) {
    1ff6:	d022      	beq.n	203e <process_event+0x5a>
		if (evt == EVT_COMPLETE) {
    1ff8:	2901      	cmp	r1, #1
			mgr->flags |= ONOFF_FLAG_COMPLETE;
    1ffa:	bf0c      	ite	eq
    1ffc:	f049 0910 	orreq.w	r9, r9, #16
		} else {
			__ASSERT_NO_MSG(evt == EVT_RECHECK);

			mgr->flags |= ONOFF_FLAG_RECHECK;
    2000:	f049 0920 	orrne.w	r9, r9, #32
    2004:	f8a0 901c 	strh.w	r9, [r0, #28]

		state = mgr->flags & ONOFF_STATE_MASK;
	} while (evt != EVT_NOP);

out:
	k_spin_unlock(&mgr->lock, key);
    2008:	3414      	adds	r4, #20
static ALWAYS_INLINE void k_spin_unlock(struct k_spinlock *l,
					k_spinlock_key_t key)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    200a:	4620      	mov	r0, r4
    200c:	f005 ffda 	bl	7fc4 <z_spin_unlock_valid>
    2010:	b968      	cbnz	r0, 202e <process_event+0x4a>
    2012:	4a9f      	ldr	r2, [pc, #636]	; (2290 <process_event+0x2ac>)
    2014:	499f      	ldr	r1, [pc, #636]	; (2294 <process_event+0x2b0>)
    2016:	48a0      	ldr	r0, [pc, #640]	; (2298 <process_event+0x2b4>)
    2018:	23ac      	movs	r3, #172	; 0xac
    201a:	f007 fbe4 	bl	97e6 <printk>
    201e:	489f      	ldr	r0, [pc, #636]	; (229c <process_event+0x2b8>)
    2020:	4621      	mov	r1, r4
    2022:	f007 fbe0 	bl	97e6 <printk>
    2026:	489a      	ldr	r0, [pc, #616]	; (2290 <process_event+0x2ac>)
    2028:	21ac      	movs	r1, #172	; 0xac
    202a:	f007 f9ed 	bl	9408 <assert_post_action>
	__asm__ volatile(
		"cpsie i;"
		"isb"
		: : : "memory");
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	__asm__ volatile(
    202e:	9b03      	ldr	r3, [sp, #12]
    2030:	f383 8811 	msr	BASEPRI, r3
    2034:	f3bf 8f6f 	isb	sy
}
    2038:	b005      	add	sp, #20
    203a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		__ASSERT_NO_MSG(false);
    203e:	4f98      	ldr	r7, [pc, #608]	; (22a0 <process_event+0x2bc>)
    2040:	f8df 8254 	ldr.w	r8, [pc, #596]	; 2298 <process_event+0x2b4>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    2044:	f009 0907 	and.w	r9, r9, #7
		if (evt == EVT_RECHECK) {
    2048:	2902      	cmp	r1, #2
    204a:	d106      	bne.n	205a <process_event+0x76>
			evt = process_recheck(mgr);
    204c:	4620      	mov	r0, r4
    204e:	f007 fb74 	bl	973a <process_recheck>
		if (evt == EVT_NOP) {
    2052:	2800      	cmp	r0, #0
    2054:	d0d8      	beq.n	2008 <process_event+0x24>
		if (evt == EVT_COMPLETE) {
    2056:	2801      	cmp	r0, #1
    2058:	d168      	bne.n	212c <process_event+0x148>
			res = mgr->last_res;
    205a:	f8d4 b018 	ldr.w	fp, [r4, #24]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    205e:	8ba3      	ldrh	r3, [r4, #28]
	if (res < 0) {
    2060:	f1bb 0f00 	cmp.w	fp, #0
    2064:	da0a      	bge.n	207c <process_event+0x98>
 *
 * @param list A pointer on the list to initialize
 */
static inline void sys_slist_init(sys_slist_t *list)
{
	list->head = NULL;
    2066:	2600      	movs	r6, #0
		*clients = mgr->clients;
    2068:	6825      	ldr	r5, [r4, #0]
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    206a:	f023 0307 	bic.w	r3, r3, #7
	list->tail = NULL;
    206e:	e9c4 6600 	strd	r6, r6, [r4]
    2072:	f043 0301 	orr.w	r3, r3, #1
	mgr->flags = (state & ONOFF_STATE_MASK)
    2076:	83a3      	strh	r3, [r4, #28]
		onoff_transition_fn transit = NULL;
    2078:	9601      	str	r6, [sp, #4]
    207a:	e027      	b.n	20cc <process_event+0xe8>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    207c:	f003 0207 	and.w	r2, r3, #7
		   || (state == ONOFF_STATE_RESETTING)) {
    2080:	1f51      	subs	r1, r2, #5
	} else if ((state == ONOFF_STATE_TO_ON)
    2082:	2901      	cmp	r1, #1
    2084:	d834      	bhi.n	20f0 <process_event+0x10c>
	list->head = NULL;
    2086:	2100      	movs	r1, #0
    2088:	f023 0307 	bic.w	r3, r3, #7
		if (state == ONOFF_STATE_TO_ON) {
    208c:	2a06      	cmp	r2, #6
		*clients = mgr->clients;
    208e:	6825      	ldr	r5, [r4, #0]
    2090:	b29b      	uxth	r3, r3
	list->tail = NULL;
    2092:	e9c4 1100 	strd	r1, r1, [r4]
		if (state == ONOFF_STATE_TO_ON) {
    2096:	d10c      	bne.n	20b2 <process_event+0xce>
 *
 * @return A pointer on the first node of the list (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_head(sys_slist_t *list)
{
	return list->head;
    2098:	428d      	cmp	r5, r1
    209a:	462a      	mov	r2, r5
    209c:	bf38      	it	cc
    209e:	460a      	movcc	r2, r1
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    20a0:	b12a      	cbz	r2, 20ae <process_event+0xca>
				mgr->refs += 1U;
    20a2:	8be1      	ldrh	r1, [r4, #30]
 *
 * @return a pointer on the next node (or NULL if none)
 */
static inline sys_snode_t *sys_slist_peek_next_no_check(sys_snode_t *node);

Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    20a4:	6812      	ldr	r2, [r2, #0]
    20a6:	3101      	adds	r1, #1
    20a8:	83e1      	strh	r1, [r4, #30]
			SYS_SLIST_FOR_EACH_CONTAINER(clients, cp, node) {
    20aa:	2a00      	cmp	r2, #0
    20ac:	d1f8      	bne.n	20a0 <process_event+0xbc>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    20ae:	f043 0302 	orr.w	r3, r3, #2
	mgr->flags = (state & ONOFF_STATE_MASK)
    20b2:	83a3      	strh	r3, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    20b4:	4620      	mov	r0, r4
    20b6:	f007 fb40 	bl	973a <process_recheck>
    20ba:	4606      	mov	r6, r0
    20bc:	2800      	cmp	r0, #0
    20be:	d0db      	beq.n	2078 <process_event+0x94>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    20c0:	8ba3      	ldrh	r3, [r4, #28]
    20c2:	f043 0320 	orr.w	r3, r3, #32
    20c6:	83a3      	strh	r3, [r4, #28]
		onoff_transition_fn transit = NULL;
    20c8:	2300      	movs	r3, #0
    20ca:	9301      	str	r3, [sp, #4]
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    20cc:	8ba3      	ldrh	r3, [r4, #28]
    20ce:	f003 0207 	and.w	r2, r3, #7
				   && !sys_slist_is_empty(&mgr->monitors);
    20d2:	454a      	cmp	r2, r9
		bool do_monitors = (state != (mgr->flags & ONOFF_STATE_MASK))
    20d4:	9202      	str	r2, [sp, #8]
				   && !sys_slist_is_empty(&mgr->monitors);
    20d6:	d003      	beq.n	20e0 <process_event+0xfc>
		if (do_monitors
    20d8:	68a2      	ldr	r2, [r4, #8]
    20da:	2a00      	cmp	r2, #0
    20dc:	f040 80f0 	bne.w	22c0 <process_event+0x2dc>
		    || !sys_slist_is_empty(&clients)
    20e0:	b91d      	cbnz	r5, 20ea <process_event+0x106>
		    || (transit != NULL)) {
    20e2:	9a01      	ldr	r2, [sp, #4]
    20e4:	2a00      	cmp	r2, #0
    20e6:	f000 8136 	beq.w	2356 <process_event+0x372>
    20ea:	f04f 0900 	mov.w	r9, #0
    20ee:	e0e9      	b.n	22c4 <process_event+0x2e0>
	} else if (state == ONOFF_STATE_TO_OFF) {
    20f0:	2a04      	cmp	r2, #4
    20f2:	d10e      	bne.n	2112 <process_event+0x12e>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    20f4:	f023 0307 	bic.w	r3, r3, #7
    20f8:	b29a      	uxth	r2, r3
	mgr->flags = (state & ONOFF_STATE_MASK)
    20fa:	83a2      	strh	r2, [r4, #28]
		if (process_recheck(mgr) != EVT_NOP) {
    20fc:	4620      	mov	r0, r4
    20fe:	f007 fb1c 	bl	973a <process_recheck>
    2102:	4605      	mov	r5, r0
    2104:	b118      	cbz	r0, 210e <process_event+0x12a>
			mgr->flags |= ONOFF_FLAG_RECHECK;
    2106:	f042 0220 	orr.w	r2, r2, #32
    210a:	83a2      	strh	r2, [r4, #28]
		__ASSERT_NO_MSG(false);
    210c:	2500      	movs	r5, #0
		onoff_transition_fn transit = NULL;
    210e:	9501      	str	r5, [sp, #4]
    2110:	e7dc      	b.n	20cc <process_event+0xe8>
		__ASSERT_NO_MSG(false);
    2112:	4640      	mov	r0, r8
    2114:	4963      	ldr	r1, [pc, #396]	; (22a4 <process_event+0x2c0>)
    2116:	f240 131b 	movw	r3, #283	; 0x11b
    211a:	463a      	mov	r2, r7
    211c:	f007 fb63 	bl	97e6 <printk>
    2120:	f240 111b 	movw	r1, #283	; 0x11b
    2124:	4638      	mov	r0, r7
    2126:	f007 f96f 	bl	9408 <assert_post_action>
    212a:	e7ef      	b.n	210c <process_event+0x128>
		} else if (evt == EVT_START) {
    212c:	2803      	cmp	r0, #3
    212e:	d135      	bne.n	219c <process_event+0x1b8>
			__ASSERT_NO_MSG(state == ONOFF_STATE_OFF);
    2130:	f1b9 0f00 	cmp.w	r9, #0
    2134:	d00b      	beq.n	214e <process_event+0x16a>
    2136:	495c      	ldr	r1, [pc, #368]	; (22a8 <process_event+0x2c4>)
    2138:	4640      	mov	r0, r8
    213a:	f44f 73ab 	mov.w	r3, #342	; 0x156
    213e:	463a      	mov	r2, r7
    2140:	f007 fb51 	bl	97e6 <printk>
    2144:	f44f 71ab 	mov.w	r1, #342	; 0x156
    2148:	4638      	mov	r0, r7
    214a:	f007 f95d 	bl	9408 <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    214e:	6823      	ldr	r3, [r4, #0]
    2150:	b95b      	cbnz	r3, 216a <process_event+0x186>
    2152:	4956      	ldr	r1, [pc, #344]	; (22ac <process_event+0x2c8>)
    2154:	4640      	mov	r0, r8
    2156:	f240 1357 	movw	r3, #343	; 0x157
    215a:	463a      	mov	r2, r7
    215c:	f007 fb43 	bl	97e6 <printk>
    2160:	f240 1157 	movw	r1, #343	; 0x157
    2164:	4638      	mov	r0, r7
    2166:	f007 f94f 	bl	9408 <assert_post_action>
			transit = mgr->transitions->start;
    216a:	6923      	ldr	r3, [r4, #16]
    216c:	681b      	ldr	r3, [r3, #0]
    216e:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    2170:	b95b      	cbnz	r3, 218a <process_event+0x1a6>
    2172:	494f      	ldr	r1, [pc, #316]	; (22b0 <process_event+0x2cc>)
    2174:	4640      	mov	r0, r8
    2176:	f44f 73ad 	mov.w	r3, #346	; 0x15a
    217a:	463a      	mov	r2, r7
    217c:	f007 fb33 	bl	97e6 <printk>
    2180:	f44f 71ad 	mov.w	r1, #346	; 0x15a
    2184:	4638      	mov	r0, r7
    2186:	f007 f93f 	bl	9408 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    218a:	8ba3      	ldrh	r3, [r4, #28]
    218c:	f023 0307 	bic.w	r3, r3, #7
    2190:	f043 0306 	orr.w	r3, r3, #6
	mgr->flags = (state & ONOFF_STATE_MASK)
    2194:	83a3      	strh	r3, [r4, #28]
}
    2196:	2500      	movs	r5, #0
		res = 0;
    2198:	46ab      	mov	fp, r5
}
    219a:	e797      	b.n	20cc <process_event+0xe8>
		} else if (evt == EVT_STOP) {
    219c:	2804      	cmp	r0, #4
    219e:	d132      	bne.n	2206 <process_event+0x222>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ON);
    21a0:	f1b9 0f02 	cmp.w	r9, #2
    21a4:	d00b      	beq.n	21be <process_event+0x1da>
    21a6:	4943      	ldr	r1, [pc, #268]	; (22b4 <process_event+0x2d0>)
    21a8:	4640      	mov	r0, r8
    21aa:	f240 135d 	movw	r3, #349	; 0x15d
    21ae:	463a      	mov	r2, r7
    21b0:	f007 fb19 	bl	97e6 <printk>
    21b4:	f240 115d 	movw	r1, #349	; 0x15d
    21b8:	4638      	mov	r0, r7
    21ba:	f007 f925 	bl	9408 <assert_post_action>
			__ASSERT_NO_MSG(mgr->refs == 0);
    21be:	8be3      	ldrh	r3, [r4, #30]
    21c0:	b15b      	cbz	r3, 21da <process_event+0x1f6>
    21c2:	493d      	ldr	r1, [pc, #244]	; (22b8 <process_event+0x2d4>)
    21c4:	4640      	mov	r0, r8
    21c6:	f44f 73af 	mov.w	r3, #350	; 0x15e
    21ca:	463a      	mov	r2, r7
    21cc:	f007 fb0b 	bl	97e6 <printk>
    21d0:	f44f 71af 	mov.w	r1, #350	; 0x15e
    21d4:	4638      	mov	r0, r7
    21d6:	f007 f917 	bl	9408 <assert_post_action>
			transit = mgr->transitions->stop;
    21da:	6923      	ldr	r3, [r4, #16]
    21dc:	685b      	ldr	r3, [r3, #4]
    21de:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    21e0:	b95b      	cbnz	r3, 21fa <process_event+0x216>
    21e2:	4933      	ldr	r1, [pc, #204]	; (22b0 <process_event+0x2cc>)
    21e4:	4640      	mov	r0, r8
    21e6:	f240 1361 	movw	r3, #353	; 0x161
    21ea:	463a      	mov	r2, r7
    21ec:	f007 fafb 	bl	97e6 <printk>
    21f0:	f240 1161 	movw	r1, #353	; 0x161
    21f4:	4638      	mov	r0, r7
    21f6:	f007 f907 	bl	9408 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    21fa:	8ba3      	ldrh	r3, [r4, #28]
    21fc:	f023 0307 	bic.w	r3, r3, #7
    2200:	f043 0304 	orr.w	r3, r3, #4
    2204:	e7c6      	b.n	2194 <process_event+0x1b0>
		} else if (evt == EVT_RESET) {
    2206:	2805      	cmp	r0, #5
    2208:	d132      	bne.n	2270 <process_event+0x28c>
			__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    220a:	f1b9 0f01 	cmp.w	r9, #1
    220e:	d00b      	beq.n	2228 <process_event+0x244>
    2210:	492a      	ldr	r1, [pc, #168]	; (22bc <process_event+0x2d8>)
    2212:	4640      	mov	r0, r8
    2214:	f44f 73b2 	mov.w	r3, #356	; 0x164
    2218:	463a      	mov	r2, r7
    221a:	f007 fae4 	bl	97e6 <printk>
    221e:	f44f 71b2 	mov.w	r1, #356	; 0x164
    2222:	4638      	mov	r0, r7
    2224:	f007 f8f0 	bl	9408 <assert_post_action>
			__ASSERT_NO_MSG(!sys_slist_is_empty(&mgr->clients));
    2228:	6823      	ldr	r3, [r4, #0]
    222a:	b95b      	cbnz	r3, 2244 <process_event+0x260>
    222c:	491f      	ldr	r1, [pc, #124]	; (22ac <process_event+0x2c8>)
    222e:	4640      	mov	r0, r8
    2230:	f240 1365 	movw	r3, #357	; 0x165
    2234:	463a      	mov	r2, r7
    2236:	f007 fad6 	bl	97e6 <printk>
    223a:	f240 1165 	movw	r1, #357	; 0x165
    223e:	4638      	mov	r0, r7
    2240:	f007 f8e2 	bl	9408 <assert_post_action>
			transit = mgr->transitions->reset;
    2244:	6923      	ldr	r3, [r4, #16]
    2246:	689b      	ldr	r3, [r3, #8]
    2248:	9301      	str	r3, [sp, #4]
			__ASSERT_NO_MSG(transit != NULL);
    224a:	b95b      	cbnz	r3, 2264 <process_event+0x280>
    224c:	4918      	ldr	r1, [pc, #96]	; (22b0 <process_event+0x2cc>)
    224e:	4640      	mov	r0, r8
    2250:	f44f 73b4 	mov.w	r3, #360	; 0x168
    2254:	463a      	mov	r2, r7
    2256:	f007 fac6 	bl	97e6 <printk>
    225a:	f44f 71b4 	mov.w	r1, #360	; 0x168
    225e:	4638      	mov	r0, r7
    2260:	f007 f8d2 	bl	9408 <assert_post_action>
		     | (mgr->flags & ~ONOFF_STATE_MASK);
    2264:	8ba3      	ldrh	r3, [r4, #28]
    2266:	f023 0307 	bic.w	r3, r3, #7
    226a:	f043 0305 	orr.w	r3, r3, #5
    226e:	e791      	b.n	2194 <process_event+0x1b0>
			__ASSERT_NO_MSG(false);
    2270:	490c      	ldr	r1, [pc, #48]	; (22a4 <process_event+0x2c0>)
    2272:	f240 136b 	movw	r3, #363	; 0x16b
    2276:	463a      	mov	r2, r7
    2278:	4640      	mov	r0, r8
    227a:	f007 fab4 	bl	97e6 <printk>
    227e:	2500      	movs	r5, #0
    2280:	f240 116b 	movw	r1, #363	; 0x16b
    2284:	4638      	mov	r0, r7
    2286:	f007 f8bf 	bl	9408 <assert_post_action>
		onoff_transition_fn transit = NULL;
    228a:	9501      	str	r5, [sp, #4]
    228c:	e784      	b.n	2198 <process_event+0x1b4>
    228e:	bf00      	nop
    2290:	0000aa30 	.word	0x0000aa30
    2294:	0000aa56 	.word	0x0000aa56
    2298:	0000a76d 	.word	0x0000a76d
    229c:	0000aa6d 	.word	0x0000aa6d
    22a0:	0000a98d 	.word	0x0000a98d
    22a4:	0000b103 	.word	0x0000b103
    22a8:	0000a9af 	.word	0x0000a9af
    22ac:	0000a9bb 	.word	0x0000a9bb
    22b0:	0000a9de 	.word	0x0000a9de
    22b4:	0000a9f5 	.word	0x0000a9f5
    22b8:	0000aa0b 	.word	0x0000aa0b
    22bc:	0000aa1a 	.word	0x0000aa1a
				   && !sys_slist_is_empty(&mgr->monitors);
    22c0:	f04f 0901 	mov.w	r9, #1
			uint32_t flags = mgr->flags | ONOFF_FLAG_PROCESSING;
    22c4:	f043 0308 	orr.w	r3, r3, #8
			k_spin_unlock(&mgr->lock, key);
    22c8:	f104 0a14 	add.w	sl, r4, #20
			mgr->flags = flags;
    22cc:	83a3      	strh	r3, [r4, #28]
    22ce:	4650      	mov	r0, sl
    22d0:	f005 fe78 	bl	7fc4 <z_spin_unlock_valid>
    22d4:	b968      	cbnz	r0, 22f2 <process_event+0x30e>
    22d6:	4a3a      	ldr	r2, [pc, #232]	; (23c0 <process_event+0x3dc>)
    22d8:	493a      	ldr	r1, [pc, #232]	; (23c4 <process_event+0x3e0>)
    22da:	23ac      	movs	r3, #172	; 0xac
    22dc:	4640      	mov	r0, r8
    22de:	f007 fa82 	bl	97e6 <printk>
    22e2:	4839      	ldr	r0, [pc, #228]	; (23c8 <process_event+0x3e4>)
    22e4:	4651      	mov	r1, sl
    22e6:	f007 fa7e 	bl	97e6 <printk>
    22ea:	4835      	ldr	r0, [pc, #212]	; (23c0 <process_event+0x3dc>)
    22ec:	21ac      	movs	r1, #172	; 0xac
    22ee:	f007 f88b 	bl	9408 <assert_post_action>
    22f2:	9b03      	ldr	r3, [sp, #12]
    22f4:	f383 8811 	msr	BASEPRI, r3
    22f8:	f3bf 8f6f 	isb	sy
			if (do_monitors) {
    22fc:	f1b9 0f00 	cmp.w	r9, #0
    2300:	d138      	bne.n	2374 <process_event+0x390>
	while (!sys_slist_is_empty(list)) {
    2302:	2d00      	cmp	r5, #0
    2304:	d14b      	bne.n	239e <process_event+0x3ba>
			if (transit != NULL) {
    2306:	9b01      	ldr	r3, [sp, #4]
    2308:	b113      	cbz	r3, 2310 <process_event+0x32c>
				transit(mgr, transition_complete);
    230a:	4930      	ldr	r1, [pc, #192]	; (23cc <process_event+0x3e8>)
    230c:	4620      	mov	r0, r4
    230e:	4798      	blx	r3
	__asm__ volatile(
    2310:	f04f 0320 	mov.w	r3, #32
    2314:	f3ef 8b11 	mrs	fp, BASEPRI
    2318:	f383 8812 	msr	BASEPRI_MAX, r3
    231c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    2320:	4650      	mov	r0, sl
	k.key = arch_irq_lock();
    2322:	f8cd b00c 	str.w	fp, [sp, #12]
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    2326:	f005 fe3f 	bl	7fa8 <z_spin_lock_valid>
    232a:	b968      	cbnz	r0, 2348 <process_event+0x364>
    232c:	4a24      	ldr	r2, [pc, #144]	; (23c0 <process_event+0x3dc>)
    232e:	4928      	ldr	r1, [pc, #160]	; (23d0 <process_event+0x3ec>)
    2330:	2381      	movs	r3, #129	; 0x81
    2332:	4640      	mov	r0, r8
    2334:	f007 fa57 	bl	97e6 <printk>
    2338:	4826      	ldr	r0, [pc, #152]	; (23d4 <process_event+0x3f0>)
    233a:	4651      	mov	r1, sl
    233c:	f007 fa53 	bl	97e6 <printk>
    2340:	481f      	ldr	r0, [pc, #124]	; (23c0 <process_event+0x3dc>)
    2342:	2181      	movs	r1, #129	; 0x81
    2344:	f007 f860 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    2348:	4650      	mov	r0, sl
    234a:	f005 fe4b 	bl	7fe4 <z_spin_lock_set_owner>
			mgr->flags &= ~ONOFF_FLAG_PROCESSING;
    234e:	8ba3      	ldrh	r3, [r4, #28]
    2350:	f023 0308 	bic.w	r3, r3, #8
    2354:	83a3      	strh	r3, [r4, #28]
		if ((mgr->flags & ONOFF_FLAG_COMPLETE) != 0) {
    2356:	8ba3      	ldrh	r3, [r4, #28]
    2358:	06da      	lsls	r2, r3, #27
    235a:	d528      	bpl.n	23ae <process_event+0x3ca>
			mgr->flags &= ~ONOFF_FLAG_COMPLETE;
    235c:	f023 0310 	bic.w	r3, r3, #16
    2360:	83a3      	strh	r3, [r4, #28]
			evt = EVT_COMPLETE;
    2362:	2101      	movs	r1, #1
		state = mgr->flags & ONOFF_STATE_MASK;
    2364:	f8b4 901c 	ldrh.w	r9, [r4, #28]
    2368:	f009 0907 	and.w	r9, r9, #7
	} while (evt != EVT_NOP);
    236c:	2900      	cmp	r1, #0
    236e:	f47f ae6b 	bne.w	2048 <process_event+0x64>
out:
    2372:	e649      	b.n	2008 <process_event+0x24>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    2374:	68a1      	ldr	r1, [r4, #8]
    2376:	2900      	cmp	r1, #0
    2378:	d0c3      	beq.n	2302 <process_event+0x31e>
	return node->next;
    237a:	680b      	ldr	r3, [r1, #0]
		mon->callback(mgr, mon, state, res);
    237c:	9a02      	ldr	r2, [sp, #8]
    237e:	2b00      	cmp	r3, #0
    2380:	bf38      	it	cc
    2382:	2300      	movcc	r3, #0
    2384:	4699      	mov	r9, r3
    2386:	684b      	ldr	r3, [r1, #4]
    2388:	4620      	mov	r0, r4
    238a:	461e      	mov	r6, r3
    238c:	465b      	mov	r3, fp
    238e:	47b0      	blx	r6
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(mlist, mon, tmp, node) {
    2390:	f1b9 0f00 	cmp.w	r9, #0
    2394:	d0b5      	beq.n	2302 <process_event+0x31e>
    2396:	f8d9 3000 	ldr.w	r3, [r9]
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    239a:	4649      	mov	r1, r9
    239c:	e7ee      	b.n	237c <process_event+0x398>
 *
 * @return A pointer to the first node of the list
 */
static inline sys_snode_t *sys_slist_get_not_empty(sys_slist_t *list);

Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    239e:	4629      	mov	r1, r5
		notify_one(mgr, cli, state, res);
    23a0:	9a02      	ldr	r2, [sp, #8]
    23a2:	682d      	ldr	r5, [r5, #0]
    23a4:	465b      	mov	r3, fp
    23a6:	4620      	mov	r0, r4
    23a8:	f007 f9e3 	bl	9772 <notify_one>
    23ac:	e7a9      	b.n	2302 <process_event+0x31e>
		} else if ((mgr->flags & ONOFF_FLAG_RECHECK) != 0) {
    23ae:	f013 0120 	ands.w	r1, r3, #32
			mgr->flags &= ~ONOFF_FLAG_RECHECK;
    23b2:	bf1e      	ittt	ne
    23b4:	f023 0320 	bicne.w	r3, r3, #32
    23b8:	83a3      	strhne	r3, [r4, #28]
			evt = EVT_RECHECK;
    23ba:	2102      	movne	r1, #2
    23bc:	e7d2      	b.n	2364 <process_event+0x380>
    23be:	bf00      	nop
    23c0:	0000aa30 	.word	0x0000aa30
    23c4:	0000aa56 	.word	0x0000aa56
    23c8:	0000aa6d 	.word	0x0000aa6d
    23cc:	000023d9 	.word	0x000023d9
    23d0:	0000aa82 	.word	0x0000aa82
    23d4:	0000aa97 	.word	0x0000aa97

000023d8 <transition_complete>:
{
    23d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    23da:	4604      	mov	r4, r0
    23dc:	460d      	mov	r5, r1
	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    23de:	f100 0614 	add.w	r6, r0, #20
    23e2:	f04f 0320 	mov.w	r3, #32
    23e6:	f3ef 8711 	mrs	r7, BASEPRI
    23ea:	f383 8812 	msr	BASEPRI_MAX, r3
    23ee:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    23f2:	4630      	mov	r0, r6
    23f4:	f005 fdd8 	bl	7fa8 <z_spin_lock_valid>
    23f8:	b968      	cbnz	r0, 2416 <transition_complete+0x3e>
    23fa:	4a0c      	ldr	r2, [pc, #48]	; (242c <transition_complete+0x54>)
    23fc:	490c      	ldr	r1, [pc, #48]	; (2430 <transition_complete+0x58>)
    23fe:	480d      	ldr	r0, [pc, #52]	; (2434 <transition_complete+0x5c>)
    2400:	2381      	movs	r3, #129	; 0x81
    2402:	f007 f9f0 	bl	97e6 <printk>
    2406:	480c      	ldr	r0, [pc, #48]	; (2438 <transition_complete+0x60>)
    2408:	4631      	mov	r1, r6
    240a:	f007 f9ec 	bl	97e6 <printk>
    240e:	4807      	ldr	r0, [pc, #28]	; (242c <transition_complete+0x54>)
    2410:	2181      	movs	r1, #129	; 0x81
    2412:	f006 fff9 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    2416:	4630      	mov	r0, r6
    2418:	f005 fde4 	bl	7fe4 <z_spin_lock_set_owner>
	mgr->last_res = res;
    241c:	61a5      	str	r5, [r4, #24]
	process_event(mgr, EVT_COMPLETE, key);
    241e:	463a      	mov	r2, r7
    2420:	4620      	mov	r0, r4
    2422:	2101      	movs	r1, #1
}
    2424:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	process_event(mgr, EVT_COMPLETE, key);
    2428:	f7ff bddc 	b.w	1fe4 <process_event>
    242c:	0000aa30 	.word	0x0000aa30
    2430:	0000aa82 	.word	0x0000aa82
    2434:	0000a76d 	.word	0x0000a76d
    2438:	0000aa97 	.word	0x0000aa97

0000243c <onoff_request>:

int onoff_request(struct onoff_manager *mgr,
		  struct onoff_client *cli)
{
    243c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2440:	4604      	mov	r4, r0
    2442:	460f      	mov	r7, r1
	bool add_client = false;        /* add client to pending list */
	bool start = false;             /* trigger a start transition */
	bool notify = false;            /* do client notification */
	int rv = validate_args(mgr, cli);
    2444:	f007 f9ab 	bl	979e <validate_args>

	if (rv < 0) {
    2448:	1e05      	subs	r5, r0, #0
    244a:	db5e      	blt.n	250a <onoff_request+0xce>
		return rv;
	}

	k_spinlock_key_t key = k_spin_lock(&mgr->lock);
    244c:	f104 0914 	add.w	r9, r4, #20
    2450:	f04f 0320 	mov.w	r3, #32
    2454:	f3ef 8a11 	mrs	sl, BASEPRI
    2458:	f383 8812 	msr	BASEPRI_MAX, r3
    245c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    2460:	4648      	mov	r0, r9
    2462:	f005 fda1 	bl	7fa8 <z_spin_lock_valid>
    2466:	b968      	cbnz	r0, 2484 <onoff_request+0x48>
    2468:	4a38      	ldr	r2, [pc, #224]	; (254c <onoff_request+0x110>)
    246a:	4939      	ldr	r1, [pc, #228]	; (2550 <onoff_request+0x114>)
    246c:	4839      	ldr	r0, [pc, #228]	; (2554 <onoff_request+0x118>)
    246e:	2381      	movs	r3, #129	; 0x81
    2470:	f007 f9b9 	bl	97e6 <printk>
    2474:	4838      	ldr	r0, [pc, #224]	; (2558 <onoff_request+0x11c>)
    2476:	4649      	mov	r1, r9
    2478:	f007 f9b5 	bl	97e6 <printk>
    247c:	4833      	ldr	r0, [pc, #204]	; (254c <onoff_request+0x110>)
    247e:	2181      	movs	r1, #129	; 0x81
    2480:	f006 ffc2 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    2484:	4648      	mov	r0, r9
    2486:	f005 fdad 	bl	7fe4 <z_spin_lock_set_owner>
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;

	/* Reject if this would overflow the reference count. */
	if (mgr->refs == SERVICE_REFS_MAX) {
    248a:	8be3      	ldrh	r3, [r4, #30]
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    248c:	8ba2      	ldrh	r2, [r4, #28]
	if (mgr->refs == SERVICE_REFS_MAX) {
    248e:	f64f 71ff 	movw	r1, #65535	; 0xffff
    2492:	428b      	cmp	r3, r1
    2494:	f002 0607 	and.w	r6, r2, #7
    2498:	d050      	beq.n	253c <onoff_request+0x100>
		rv = -EAGAIN;
		goto out;
	}

	rv = state;
	if (state == ONOFF_STATE_ON) {
    249a:	2e02      	cmp	r6, #2
    249c:	d124      	bne.n	24e8 <onoff_request+0xac>
		/* Increment reference count, notify in exit */
		notify = true;
		mgr->refs += 1U;
    249e:	3301      	adds	r3, #1
    24a0:	83e3      	strh	r3, [r4, #30]
	rv = state;
    24a2:	4635      	mov	r5, r6
		notify = true;
    24a4:	f04f 0801 	mov.w	r8, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    24a8:	4648      	mov	r0, r9
    24aa:	f005 fd8b 	bl	7fc4 <z_spin_unlock_valid>
    24ae:	b968      	cbnz	r0, 24cc <onoff_request+0x90>
    24b0:	4a26      	ldr	r2, [pc, #152]	; (254c <onoff_request+0x110>)
    24b2:	492a      	ldr	r1, [pc, #168]	; (255c <onoff_request+0x120>)
    24b4:	4827      	ldr	r0, [pc, #156]	; (2554 <onoff_request+0x118>)
    24b6:	23ac      	movs	r3, #172	; 0xac
    24b8:	f007 f995 	bl	97e6 <printk>
    24bc:	4828      	ldr	r0, [pc, #160]	; (2560 <onoff_request+0x124>)
    24be:	4649      	mov	r1, r9
    24c0:	f007 f991 	bl	97e6 <printk>
    24c4:	4821      	ldr	r0, [pc, #132]	; (254c <onoff_request+0x110>)
    24c6:	21ac      	movs	r1, #172	; 0xac
    24c8:	f006 ff9e 	bl	9408 <assert_post_action>
	__asm__ volatile(
    24cc:	f38a 8811 	msr	BASEPRI, sl
    24d0:	f3bf 8f6f 	isb	sy
	if (start) {
		process_event(mgr, EVT_RECHECK, key);
	} else {
		k_spin_unlock(&mgr->lock, key);

		if (notify) {
    24d4:	f1b8 0f00 	cmp.w	r8, #0
    24d8:	d017      	beq.n	250a <onoff_request+0xce>
			notify_one(mgr, cli, state, 0);
    24da:	2300      	movs	r3, #0
    24dc:	4632      	mov	r2, r6
    24de:	4639      	mov	r1, r7
    24e0:	4620      	mov	r0, r4
    24e2:	f007 f946 	bl	9772 <notify_one>
    24e6:	e010      	b.n	250a <onoff_request+0xce>
	} else if ((state == ONOFF_STATE_OFF)
    24e8:	0793      	lsls	r3, r2, #30
    24ea:	d001      	beq.n	24f0 <onoff_request+0xb4>
		   || (state == ONOFF_STATE_TO_ON)) {
    24ec:	2e06      	cmp	r6, #6
    24ee:	d10f      	bne.n	2510 <onoff_request+0xd4>
	parent->next = child;
    24f0:	2300      	movs	r3, #0
    24f2:	603b      	str	r3, [r7, #0]
Z_GENLIST_APPEND(slist, snode)
    24f4:	6863      	ldr	r3, [r4, #4]
    24f6:	b9f3      	cbnz	r3, 2536 <onoff_request+0xfa>
	list->head = node;
    24f8:	e9c4 7700 	strd	r7, r7, [r4]
	if (start) {
    24fc:	4635      	mov	r5, r6
    24fe:	b9fe      	cbnz	r6, 2540 <onoff_request+0x104>
		process_event(mgr, EVT_RECHECK, key);
    2500:	4652      	mov	r2, sl
    2502:	2102      	movs	r1, #2
    2504:	4620      	mov	r0, r4
    2506:	f7ff fd6d 	bl	1fe4 <process_event>
		}
	}

	return rv;
}
    250a:	4628      	mov	r0, r5
    250c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	} else if (state == ONOFF_STATE_RESETTING) {
    2510:	2e05      	cmp	r6, #5
    2512:	d018      	beq.n	2546 <onoff_request+0x10a>
		__ASSERT_NO_MSG(state == ONOFF_STATE_ERROR);
    2514:	2e01      	cmp	r6, #1
    2516:	d00b      	beq.n	2530 <onoff_request+0xf4>
    2518:	4912      	ldr	r1, [pc, #72]	; (2564 <onoff_request+0x128>)
    251a:	480e      	ldr	r0, [pc, #56]	; (2554 <onoff_request+0x118>)
    251c:	4a12      	ldr	r2, [pc, #72]	; (2568 <onoff_request+0x12c>)
    251e:	f240 13c9 	movw	r3, #457	; 0x1c9
    2522:	f007 f960 	bl	97e6 <printk>
    2526:	4810      	ldr	r0, [pc, #64]	; (2568 <onoff_request+0x12c>)
    2528:	f240 11c9 	movw	r1, #457	; 0x1c9
    252c:	f006 ff6c 	bl	9408 <assert_post_action>
		rv = -EIO;
    2530:	f06f 0504 	mvn.w	r5, #4
    2534:	e004      	b.n	2540 <onoff_request+0x104>
	parent->next = child;
    2536:	601f      	str	r7, [r3, #0]
	list->tail = node;
    2538:	6067      	str	r7, [r4, #4]
}
    253a:	e7df      	b.n	24fc <onoff_request+0xc0>
		rv = -EAGAIN;
    253c:	f06f 050a 	mvn.w	r5, #10
    2540:	f04f 0800 	mov.w	r8, #0
    2544:	e7b0      	b.n	24a8 <onoff_request+0x6c>
		rv = -ENOTSUP;
    2546:	f06f 0585 	mvn.w	r5, #133	; 0x85
    254a:	e7f9      	b.n	2540 <onoff_request+0x104>
    254c:	0000aa30 	.word	0x0000aa30
    2550:	0000aa82 	.word	0x0000aa82
    2554:	0000a76d 	.word	0x0000a76d
    2558:	0000aa97 	.word	0x0000aa97
    255c:	0000aa56 	.word	0x0000aa56
    2560:	0000aa6d 	.word	0x0000aa6d
    2564:	0000aa1a 	.word	0x0000aa1a
    2568:	0000a98d 	.word	0x0000a98d

0000256c <pm_state_notify>:
/*
 * Function called to notify when the system is entering / exiting a
 * power state
 */
static inline void pm_state_notify(bool entering_state)
{
    256c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2570:	4605      	mov	r5, r0
	__asm__ volatile(
    2572:	f04f 0320 	mov.w	r3, #32
    2576:	f3ef 8611 	mrs	r6, BASEPRI
    257a:	f383 8812 	msr	BASEPRI_MAX, r3
    257e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    2582:	4823      	ldr	r0, [pc, #140]	; (2610 <pm_state_notify+0xa4>)
    2584:	f005 fd10 	bl	7fa8 <z_spin_lock_valid>
    2588:	b968      	cbnz	r0, 25a6 <pm_state_notify+0x3a>
    258a:	4a22      	ldr	r2, [pc, #136]	; (2614 <pm_state_notify+0xa8>)
    258c:	4922      	ldr	r1, [pc, #136]	; (2618 <pm_state_notify+0xac>)
    258e:	4823      	ldr	r0, [pc, #140]	; (261c <pm_state_notify+0xb0>)
    2590:	2381      	movs	r3, #129	; 0x81
    2592:	f007 f928 	bl	97e6 <printk>
    2596:	491e      	ldr	r1, [pc, #120]	; (2610 <pm_state_notify+0xa4>)
    2598:	4821      	ldr	r0, [pc, #132]	; (2620 <pm_state_notify+0xb4>)
    259a:	f007 f924 	bl	97e6 <printk>
    259e:	481d      	ldr	r0, [pc, #116]	; (2614 <pm_state_notify+0xa8>)
    25a0:	2181      	movs	r1, #129	; 0x81
    25a2:	f006 ff31 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    25a6:	481a      	ldr	r0, [pc, #104]	; (2610 <pm_state_notify+0xa4>)
    25a8:	f005 fd1c 	bl	7fe4 <z_spin_lock_set_owner>
	struct pm_notifier *notifier;
	k_spinlock_key_t pm_notifier_key;
	void (*callback)(enum pm_state state);

	pm_notifier_key = k_spin_lock(&pm_notifier_lock);
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    25ac:	4b1d      	ldr	r3, [pc, #116]	; (2624 <pm_state_notify+0xb8>)
    25ae:	681c      	ldr	r4, [r3, #0]
    25b0:	2c00      	cmp	r4, #0
    25b2:	bf38      	it	cc
    25b4:	2400      	movcc	r4, #0
    25b6:	b19c      	cbz	r4, 25e0 <pm_state_notify+0x74>
		} else {
			callback = notifier->state_exit;
		}

		if (callback) {
			callback(z_power_states[_current_cpu->id].state);
    25b8:	4f1b      	ldr	r7, [pc, #108]	; (2628 <pm_state_notify+0xbc>)
    25ba:	f8df 8078 	ldr.w	r8, [pc, #120]	; 2634 <pm_state_notify+0xc8>
    25be:	f04f 090c 	mov.w	r9, #12
			callback = notifier->state_exit;
    25c2:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    25c6:	2d00      	cmp	r5, #0
    25c8:	bf08      	it	eq
    25ca:	4613      	moveq	r3, r2
		if (callback) {
    25cc:	b12b      	cbz	r3, 25da <pm_state_notify+0x6e>
			callback(z_power_states[_current_cpu->id].state);
    25ce:	f898 2014 	ldrb.w	r2, [r8, #20]
    25d2:	fb09 f202 	mul.w	r2, r9, r2
    25d6:	5cb8      	ldrb	r0, [r7, r2]
    25d8:	4798      	blx	r3
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    25da:	6824      	ldr	r4, [r4, #0]
	SYS_SLIST_FOR_EACH_CONTAINER(&pm_notifiers, notifier, _node) {
    25dc:	2c00      	cmp	r4, #0
    25de:	d1f0      	bne.n	25c2 <pm_state_notify+0x56>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    25e0:	480b      	ldr	r0, [pc, #44]	; (2610 <pm_state_notify+0xa4>)
    25e2:	f005 fcef 	bl	7fc4 <z_spin_unlock_valid>
    25e6:	b968      	cbnz	r0, 2604 <pm_state_notify+0x98>
    25e8:	4a0a      	ldr	r2, [pc, #40]	; (2614 <pm_state_notify+0xa8>)
    25ea:	4910      	ldr	r1, [pc, #64]	; (262c <pm_state_notify+0xc0>)
    25ec:	480b      	ldr	r0, [pc, #44]	; (261c <pm_state_notify+0xb0>)
    25ee:	23ac      	movs	r3, #172	; 0xac
    25f0:	f007 f8f9 	bl	97e6 <printk>
    25f4:	4906      	ldr	r1, [pc, #24]	; (2610 <pm_state_notify+0xa4>)
    25f6:	480e      	ldr	r0, [pc, #56]	; (2630 <pm_state_notify+0xc4>)
    25f8:	f007 f8f5 	bl	97e6 <printk>
    25fc:	4805      	ldr	r0, [pc, #20]	; (2614 <pm_state_notify+0xa8>)
    25fe:	21ac      	movs	r1, #172	; 0xac
    2600:	f006 ff02 	bl	9408 <assert_post_action>
	__asm__ volatile(
    2604:	f386 8811 	msr	BASEPRI, r6
    2608:	f3bf 8f6f 	isb	sy
		}
	}
	k_spin_unlock(&pm_notifier_lock, pm_notifier_key);
}
    260c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    2610:	20000b20 	.word	0x20000b20
    2614:	0000aa30 	.word	0x0000aa30
    2618:	0000aa82 	.word	0x0000aa82
    261c:	0000a76d 	.word	0x0000a76d
    2620:	0000aa97 	.word	0x0000aa97
    2624:	20000b24 	.word	0x20000b24
    2628:	20000b30 	.word	0x20000b30
    262c:	0000aa56 	.word	0x0000aa56
    2630:	0000aa6d 	.word	0x0000aa6d
    2634:	20000cb0 	.word	0x20000cb0

00002638 <atomic_test_and_set_bit.constprop.0>:
 *
 * @return true if the bit was set, false if it wasn't.
 */
static inline bool atomic_test_and_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    2638:	f000 031f 	and.w	r3, r0, #31
    263c:	2201      	movs	r2, #1
    263e:	409a      	lsls	r2, r3
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_or(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    2640:	4b0a      	ldr	r3, [pc, #40]	; (266c <atomic_test_and_set_bit.constprop.0+0x34>)
    2642:	f3bf 8f5b 	dmb	ish
	atomic_val_t old;

	old = atomic_or(ATOMIC_ELEM(target, bit), mask);
    2646:	0940      	lsrs	r0, r0, #5
    2648:	eb03 0080 	add.w	r0, r3, r0, lsl #2
    264c:	e850 3f00 	ldrex	r3, [r0]
    2650:	ea43 0102 	orr.w	r1, r3, r2
    2654:	e840 1c00 	strex	ip, r1, [r0]
    2658:	f1bc 0f00 	cmp.w	ip, #0
    265c:	d1f6      	bne.n	264c <atomic_test_and_set_bit.constprop.0+0x14>
    265e:	f3bf 8f5b 	dmb	ish

	return (old & mask) != 0;
    2662:	421a      	tst	r2, r3
}
    2664:	bf14      	ite	ne
    2666:	2001      	movne	r0, #1
    2668:	2000      	moveq	r0, #0
    266a:	4770      	bx	lr
    266c:	20000b3c 	.word	0x20000b3c

00002670 <pm_system_resume>:

void pm_system_resume(void)
{
    2670:	b530      	push	{r4, r5, lr}
	uint8_t id = _current_cpu->id;
    2672:	4b1d      	ldr	r3, [pc, #116]	; (26e8 <pm_system_resume+0x78>)
    2674:	7d1d      	ldrb	r5, [r3, #20]
 *
 * @return Previous value of @a target.
 */
static inline atomic_val_t atomic_and(atomic_t *target, atomic_val_t value)
{
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    2676:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    267a:	f005 031f 	and.w	r3, r5, #31
    267e:	2201      	movs	r2, #1
    2680:	409a      	lsls	r2, r3
    2682:	4b1a      	ldr	r3, [pc, #104]	; (26ec <pm_system_resume+0x7c>)
	old = atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    2684:	0969      	lsrs	r1, r5, #5
{
    2686:	b085      	sub	sp, #20
    2688:	43d0      	mvns	r0, r2
    268a:	eb03 0381 	add.w	r3, r3, r1, lsl #2
    268e:	e853 1f00 	ldrex	r1, [r3]
    2692:	ea01 0400 	and.w	r4, r1, r0
    2696:	e843 4c00 	strex	ip, r4, [r3]
    269a:	f1bc 0f00 	cmp.w	ip, #0
    269e:	d1f6      	bne.n	268e <pm_system_resume+0x1e>
    26a0:	f3bf 8f5b 	dmb	ish
	 * that caused the wake. This hook will be called from the ISR.
	 * For such CPU LPS states, do post operations and restores here.
	 * The kernel scheduler will get control after the ISR finishes
	 * and it may schedule another thread.
	 */
	if (atomic_test_and_clear_bit(z_post_ops_required, id)) {
    26a4:	4211      	tst	r1, r2
    26a6:	d017      	beq.n	26d8 <pm_system_resume+0x68>
		exit_pos_ops(z_power_states[id]);
    26a8:	4c11      	ldr	r4, [pc, #68]	; (26f0 <pm_system_resume+0x80>)
    26aa:	220c      	movs	r2, #12
    26ac:	fb02 4205 	mla	r2, r2, r5, r4
    26b0:	ca07      	ldmia	r2, {r0, r1, r2}
    26b2:	ab01      	add	r3, sp, #4
    26b4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_exit_post_ops != NULL) {
    26b8:	4a0e      	ldr	r2, [pc, #56]	; (26f4 <pm_system_resume+0x84>)
    26ba:	b17a      	cbz	r2, 26dc <pm_system_resume+0x6c>
		pm_power_state_exit_post_ops(info);
    26bc:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    26c0:	f007 f90e 	bl	98e0 <pm_power_state_exit_post_ops>
		pm_state_notify(false);
    26c4:	2000      	movs	r0, #0
    26c6:	f7ff ff51 	bl	256c <pm_state_notify>
		z_power_states[id] = (struct pm_state_info){PM_STATE_ACTIVE,
    26ca:	230c      	movs	r3, #12
    26cc:	436b      	muls	r3, r5
    26ce:	2200      	movs	r2, #0
    26d0:	18e1      	adds	r1, r4, r3
    26d2:	50e2      	str	r2, [r4, r3]
    26d4:	e9c1 2201 	strd	r2, r2, [r1, #4]
			0, 0};
	}
}
    26d8:	b005      	add	sp, #20
    26da:	bd30      	pop	{r4, r5, pc}
    26dc:	f382 8811 	msr	BASEPRI, r2
    26e0:	f3bf 8f6f 	isb	sy
		"cpsie i;"
		: : : "memory", "cc");
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
}
    26e4:	e7ee      	b.n	26c4 <pm_system_resume+0x54>
    26e6:	bf00      	nop
    26e8:	20000cb0 	.word	0x20000cb0
    26ec:	20000b2c 	.word	0x20000b2c
    26f0:	20000b30 	.word	0x20000b30
    26f4:	000098e1 	.word	0x000098e1

000026f8 <pm_system_suspend>:

	return ret;
}

bool pm_system_suspend(int32_t ticks)
{
    26f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	bool ret = true;
	uint8_t id = _current_cpu->id;
    26fc:	4b37      	ldr	r3, [pc, #220]	; (27dc <pm_system_suspend+0xe4>)
    26fe:	f8df 80f4 	ldr.w	r8, [pc, #244]	; 27f4 <pm_system_suspend+0xfc>
    2702:	7d1c      	ldrb	r4, [r3, #20]
{
    2704:	b088      	sub	sp, #32
    2706:	4607      	mov	r7, r0

	SYS_PORT_TRACING_FUNC_ENTER(pm, system_suspend, ticks);

	if (!atomic_test_and_set_bit(z_power_states_forced, id)) {
    2708:	4620      	mov	r0, r4
    270a:	f7ff ff95 	bl	2638 <atomic_test_and_set_bit.constprop.0>
    270e:	b960      	cbnz	r0, 272a <pm_system_suspend+0x32>
		z_power_states[id] = pm_policy_next_state(id, ticks);
    2710:	466e      	mov	r6, sp
    2712:	463a      	mov	r2, r7
    2714:	4621      	mov	r1, r4
    2716:	4630      	mov	r0, r6
    2718:	f007 f872 	bl	9800 <pm_policy_next_state>
    271c:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
    2720:	250c      	movs	r5, #12
    2722:	fb05 8504 	mla	r5, r5, r4, r8
    2726:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	}

	if (z_power_states[id].state == PM_STATE_ACTIVE) {
    272a:	230c      	movs	r3, #12
    272c:	4363      	muls	r3, r4
    272e:	eb08 0203 	add.w	r2, r8, r3
    2732:	f818 0003 	ldrb.w	r0, [r8, r3]
    2736:	0965      	lsrs	r5, r4, #5
    2738:	f004 061f 	and.w	r6, r4, #31
    273c:	b3c8      	cbz	r0, 27b2 <pm_system_suspend+0xba>
				   z_power_states[id].state);
		ret = false;
		goto end;
	}

	if (ticks != K_TICKS_FOREVER) {
    273e:	1c7b      	adds	r3, r7, #1
    2740:	d00f      	beq.n	2762 <pm_system_suspend+0x6a>
			return (uint32_t)((t * to_hz + off) / from_hz);
    2742:	f8d2 e008 	ldr.w	lr, [r2, #8]
    2746:	4826      	ldr	r0, [pc, #152]	; (27e0 <pm_system_suspend+0xe8>)
    2748:	4a26      	ldr	r2, [pc, #152]	; (27e4 <pm_system_suspend+0xec>)
    274a:	f44f 4c00 	mov.w	ip, #32768	; 0x8000
    274e:	2100      	movs	r1, #0
    2750:	2300      	movs	r3, #0
    2752:	fbec 010e 	umlal	r0, r1, ip, lr
    2756:	f7fe faab 	bl	cb0 <__aeabi_uldivmod>
		/*
		 * We need to set the timer to interrupt a little bit early to
		 * accommodate the time required by the CPU to fully wake up.
		 */
		z_set_timeout_expiry(ticks -
    275a:	2101      	movs	r1, #1
    275c:	1a38      	subs	r0, r7, r0
    275e:	f005 fe03 	bl	8368 <z_set_timeout_expiry>
	 * state. We don't want to be scheduled out yet, first we need
	 * to send a notification about leaving the idle state. So,
	 * we lock the scheduler here and unlock just after we have
	 * sent the notification in pm_system_resume().
	 */
	k_sched_lock();
    2762:	f004 f8d1 	bl	6908 <k_sched_lock>
	pm_stats_start();
	/* Enter power state */
	pm_state_notify(true);
    2766:	2001      	movs	r0, #1
    2768:	f7ff ff00 	bl	256c <pm_state_notify>
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    276c:	f3bf 8f5b 	dmb	ish
    2770:	4b1d      	ldr	r3, [pc, #116]	; (27e8 <pm_system_suspend+0xf0>)
 *
 * @return N/A
 */
static inline void atomic_set_bit(atomic_t *target, int bit)
{
	atomic_val_t mask = ATOMIC_MASK(bit);
    2772:	2201      	movs	r2, #1
    2774:	40b2      	lsls	r2, r6
    2776:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    277a:	e853 1f00 	ldrex	r1, [r3]
    277e:	4311      	orrs	r1, r2
    2780:	e843 1000 	strex	r0, r1, [r3]
    2784:	2800      	cmp	r0, #0
    2786:	d1f8      	bne.n	277a <pm_system_suspend+0x82>
    2788:	f3bf 8f5b 	dmb	ish
	atomic_set_bit(z_post_ops_required, id);
	pm_state_set(z_power_states[id]);
    278c:	230c      	movs	r3, #12
    278e:	fb03 8404 	mla	r4, r3, r4, r8
    2792:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
    2796:	ab05      	add	r3, sp, #20
    2798:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	if (pm_power_state_set != NULL) {
    279c:	4a13      	ldr	r2, [pc, #76]	; (27ec <pm_system_suspend+0xf4>)
    279e:	b11a      	cbz	r2, 27a8 <pm_system_suspend+0xb0>
		pm_power_state_set(info);
    27a0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
    27a4:	f007 f889 	bl	98ba <pm_power_state_set>
	if (atomic_add(&z_cpus_active, 1) == 0) {
		pm_resume_devices();
	}
#endif
	pm_stats_update(z_power_states[id].state);
	pm_system_resume();
    27a8:	f7ff ff62 	bl	2670 <pm_system_resume>
	k_sched_unlock();
    27ac:	f004 fdf0 	bl	7390 <k_sched_unlock>
	bool ret = true;
    27b0:	2001      	movs	r0, #1
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    27b2:	4a0f      	ldr	r2, [pc, #60]	; (27f0 <pm_system_suspend+0xf8>)
    27b4:	f3bf 8f5b 	dmb	ish
	atomic_val_t mask = ATOMIC_MASK(bit);
    27b8:	2301      	movs	r3, #1
    27ba:	40b3      	lsls	r3, r6
	(void)atomic_and(ATOMIC_ELEM(target, bit), ~mask);
    27bc:	43db      	mvns	r3, r3
    27be:	eb02 0585 	add.w	r5, r2, r5, lsl #2
    27c2:	e855 2f00 	ldrex	r2, [r5]
    27c6:	401a      	ands	r2, r3
    27c8:	e845 2100 	strex	r1, r2, [r5]
    27cc:	2900      	cmp	r1, #0
    27ce:	d1f8      	bne.n	27c2 <pm_system_suspend+0xca>
    27d0:	f3bf 8f5b 	dmb	ish
				   z_power_states[id].state);

end:
	atomic_clear_bit(z_power_states_forced, id);
	return ret;
}
    27d4:	b008      	add	sp, #32
    27d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    27da:	bf00      	nop
    27dc:	20000cb0 	.word	0x20000cb0
    27e0:	000f423f 	.word	0x000f423f
    27e4:	000f4240 	.word	0x000f4240
    27e8:	20000b2c 	.word	0x20000b2c
    27ec:	000098bb 	.word	0x000098bb
    27f0:	20000b3c 	.word	0x20000b3c
    27f4:	20000b30 	.word	0x20000b30

000027f8 <char_out>:

static int char_out(int c, void *ctx_p)
{
	struct out_context *ctx = ctx_p;

	ctx->count++;
    27f8:	680b      	ldr	r3, [r1, #0]
    27fa:	3301      	adds	r3, #1
    27fc:	600b      	str	r3, [r1, #0]
	return _char_out(c);
    27fe:	4b01      	ldr	r3, [pc, #4]	; (2804 <char_out+0xc>)
    2800:	681b      	ldr	r3, [r3, #0]
    2802:	4718      	bx	r3
    2804:	200000d0 	.word	0x200000d0

00002808 <__printk_hook_install>:
	_char_out = fn;
    2808:	4b01      	ldr	r3, [pc, #4]	; (2810 <__printk_hook_install+0x8>)
    280a:	6018      	str	r0, [r3, #0]
}
    280c:	4770      	bx	lr
    280e:	bf00      	nop
    2810:	200000d0 	.word	0x200000d0

00002814 <vprintk>:
#endif
	}
}
#else
void vprintk(const char *fmt, va_list ap)
{
    2814:	b507      	push	{r0, r1, r2, lr}
    2816:	460b      	mov	r3, r1
	struct out_context ctx = { 0 };
    2818:	2100      	movs	r1, #0
{
    281a:	4602      	mov	r2, r0
	struct out_context ctx = { 0 };
    281c:	9101      	str	r1, [sp, #4]
#ifdef CONFIG_PRINTK_SYNC
	k_spinlock_key_t key = k_spin_lock(&lock);
#endif

	cbvprintf(char_out, &ctx, fmt, ap);
    281e:	4803      	ldr	r0, [pc, #12]	; (282c <vprintk+0x18>)
    2820:	a901      	add	r1, sp, #4
    2822:	f7fe fdc1 	bl	13a8 <cbvprintf>

#ifdef CONFIG_PRINTK_SYNC
	k_spin_unlock(&lock, key);
#endif
}
    2826:	b003      	add	sp, #12
    2828:	f85d fb04 	ldr.w	pc, [sp], #4
    282c:	000027f9 	.word	0x000027f9

00002830 <sys_reboot>:
#include <sys/printk.h>

extern void sys_arch_reboot(int type);

FUNC_NORETURN void sys_reboot(int type)
{
    2830:	b508      	push	{r3, lr}
	__asm__ volatile(
    2832:	f04f 0220 	mov.w	r2, #32
    2836:	f3ef 8311 	mrs	r3, BASEPRI
    283a:	f382 8812 	msr	BASEPRI_MAX, r2
    283e:	f3bf 8f6f 	isb	sy
	(void)irq_lock();
	sys_clock_disable();

	sys_arch_reboot(type);
    2842:	f000 fca1 	bl	3188 <sys_arch_reboot>

	/* should never get here */
	printk("Failed to reboot: spinning endlessly...\n");
    2846:	4803      	ldr	r0, [pc, #12]	; (2854 <sys_reboot+0x24>)
    2848:	f006 ffcd 	bl	97e6 <printk>
 *
 * @return N/A
 */
static inline void k_cpu_idle(void)
{
	arch_cpu_idle();
    284c:	f000 f80a 	bl	2864 <arch_cpu_idle>
    2850:	e7fc      	b.n	284c <sys_reboot+0x1c>
    2852:	bf00      	nop
    2854:	0000aaaf 	.word	0x0000aaaf

00002858 <z_arm_cpu_idle_init>:
 * void z_arm_cpu_idle_init(void);
 */

SECTION_FUNC(TEXT, z_arm_cpu_idle_init)
#if defined(CONFIG_CPU_CORTEX_M)
	ldr	r1, =_SCB_SCR
    2858:	4901      	ldr	r1, [pc, #4]	; (2860 <z_arm_cpu_idle_init+0x8>)
	movs.n	r2, #_SCR_INIT_BITS
    285a:	2210      	movs	r2, #16
	str	r2, [r1]
    285c:	600a      	str	r2, [r1, #0]
#endif
	bx	lr
    285e:	4770      	bx	lr
	ldr	r1, =_SCB_SCR
    2860:	e000ed10 	.word	0xe000ed10

00002864 <arch_cpu_idle>:
	 * before entering low power state.
	 *
	 * Set PRIMASK before configuring BASEPRI to prevent interruption
	 * before wake-up.
	 */
	cpsid	i
    2864:	b672      	cpsid	i

	/*
	 * Set wake-up interrupt priority to the lowest and synchronise to
	 * ensure that this is visible to the WFI instruction.
	 */
	eors.n	r0, r0
    2866:	4040      	eors	r0, r0
	msr	BASEPRI, r0
    2868:	f380 8811 	msr	BASEPRI, r0
	isb
    286c:	f3bf 8f6f 	isb	sy

	/*
	 * Wait for all memory transactions to complete before entering low
	 * power state.
	 */
	dsb
    2870:	f3bf 8f4f 	dsb	sy

	/* Enter low power state */
	wfi
    2874:	bf30      	wfi

	/*
	 * Clear PRIMASK and flush instruction buffer to immediately service
	 * the wake-up interrupt.
	 */
	cpsie	i
    2876:	b662      	cpsie	i
	isb
    2878:	f3bf 8f6f 	isb	sy

	bx	lr
    287c:	4770      	bx	lr
    287e:	bf00      	nop

00002880 <arch_cpu_atomic_idle>:

	/*
	 * Lock PRIMASK while sleeping: wfe will still get interrupted by
	 * incoming interrupts but the CPU will not service them right away.
	 */
	cpsid	i
    2880:	b672      	cpsid	i
	cpsie	i
_irq_disabled:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* r1: zero, for setting BASEPRI (needs a register) */
	eors.n	r1, r1
    2882:	4049      	eors	r1, r1

	/* unlock BASEPRI so wfe gets interrupted by incoming interrupts */
	msr	BASEPRI, r1
    2884:	f381 8811 	msr	BASEPRI, r1

	wfe
    2888:	bf20      	wfe

	msr	BASEPRI, r0
    288a:	f380 8811 	msr	BASEPRI, r0
	cpsie	i
    288e:	b662      	cpsie	i
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
	bx	lr
    2890:	4770      	bx	lr
    2892:	bf00      	nop

00002894 <_isr_wrapper>:
 * @return N/A
 */
SECTION_FUNC(TEXT, _isr_wrapper)

#if defined(CONFIG_CPU_CORTEX_M)
	push {r0,lr}		/* r0, lr are now the first items on the stack */
    2894:	b501      	push	{r0, lr}
	 * Disable interrupts to prevent nesting while exiting idle state. This
	 * is only necessary for the Cortex-M because it is the only ARM
	 * architecture variant that automatically enables interrupts when
	 * entering an ISR.
	 */
	cpsid i  /* PRIMASK = 1 */
    2896:	b672      	cpsid	i
#endif

	/* is this a wakeup from idle ? */
	ldr r2, =_kernel
    2898:	4a0b      	ldr	r2, [pc, #44]	; (28c8 <_isr_wrapper+0x34>)
	/* requested idle duration, in ticks */
	ldr r0, [r2, #_kernel_offset_to_idle]
    289a:	6990      	ldr	r0, [r2, #24]
	cmp r0, #0
    289c:	2800      	cmp	r0, #0
	str r1, [r2, #_kernel_offset_to_idle]
	bl z_pm_save_idle_exit
_idle_state_cleared:

#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	ittt ne
    289e:	bf1e      	ittt	ne
	movne	r1, #0
    28a0:	2100      	movne	r1, #0
		/* clear kernel idle state */
		strne	r1, [r2, #_kernel_offset_to_idle]
    28a2:	6191      	strne	r1, [r2, #24]
		blne	z_pm_save_idle_exit
    28a4:	f007 fad1 	blne	9e4a <z_pm_save_idle_exit>
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
	cpsie i		/* re-enable interrupts (PRIMASK = 0) */
    28a8:	b662      	cpsie	i
#endif

#endif /* CONFIG_PM */

#if defined(CONFIG_CPU_CORTEX_M)
	mrs r0, IPSR	/* get exception number */
    28aa:	f3ef 8005 	mrs	r0, IPSR
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r1, =16
	subs r0, r1	/* get IRQ number */
	lsls r0, #3	/* table is 8-byte wide */
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	sub r0, r0, #16	/* get IRQ number */
    28ae:	f1a0 0010 	sub.w	r0, r0, #16
	lsl r0, r0, #3	/* table is 8-byte wide */
    28b2:	ea4f 00c0 	mov.w	r0, r0, lsl #3
	lsl r1, r1, #3
	cmp r0, r1
	bge spurious_continue
#endif /* !CONFIG_CPU_CORTEX_M */

	ldr r1, =_sw_isr_table
    28b6:	4905      	ldr	r1, [pc, #20]	; (28cc <_isr_wrapper+0x38>)
	add r1, r1, r0	/* table entry: ISRs must have their MSB set to stay
    28b8:	4401      	add	r1, r0
			 * in thumb mode */

	ldm r1!,{r0,r3}	/* arg in r0, ISR in r3 */
    28ba:	c909      	ldmia	r1!, {r0, r3}
	blx r3		/* call ISR */
    28bc:	4798      	blx	r3

#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	pop {r0, r3}
	mov lr, r3
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	pop {r0, lr}
    28be:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

	/* Use 'bx' instead of 'b' because 'bx' can jump further, and use
	 * 'bx' instead of 'blx' because exception return is done in
	 * z_arm_int_exit() */
	ldr r1, =z_arm_int_exit
    28c2:	4903      	ldr	r1, [pc, #12]	; (28d0 <_isr_wrapper+0x3c>)
	bx r1
    28c4:	4708      	bx	r1
    28c6:	0000      	.short	0x0000
	ldr r2, =_kernel
    28c8:	20000cb0 	.word	0x20000cb0
	ldr r1, =_sw_isr_table
    28cc:	0000a17c 	.word	0x0000a17c
	ldr r1, =z_arm_int_exit
    28d0:	00002af9 	.word	0x00002af9

000028d4 <z_SysNmiOnReset>:
_ASM_FILE_PROLOGUE

GTEXT(z_SysNmiOnReset)

SECTION_FUNC(TEXT, z_SysNmiOnReset)
    wfi
    28d4:	bf30      	wfi
    b z_SysNmiOnReset
    28d6:	f7ff bffd 	b.w	28d4 <z_SysNmiOnReset>
    28da:	bf00      	nop

000028dc <z_arm_pendsv>:
    pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_INSTRUMENT_THREAD_SWITCHING */

    /* load _kernel into r1 and current k_thread into r2 */
    ldr r1, =_kernel
    28dc:	4912      	ldr	r1, [pc, #72]	; (2928 <z_arm_pendsv+0x4c>)
    ldr r2, [r1, #_kernel_offset_to_current]
    28de:	688a      	ldr	r2, [r1, #8]
    /* Store LSB of LR (EXC_RETURN) to the thread's 'mode' word. */
    strb lr, [r2, #_thread_offset_to_mode_exc_return]
#endif

    /* addr of callee-saved regs in thread in r0 */
    ldr r0, =_thread_offset_to_callee_saved
    28e0:	f04f 0030 	mov.w	r0, #48	; 0x30
    add r0, r2
    28e4:	4410      	add	r0, r2

    /* save callee-saved + psp in thread */
#if defined(CONFIG_CPU_CORTEX_M)
    mrs ip, PSP
    28e6:	f3ef 8c09 	mrs	ip, PSP
    mov r6, r11
    mov r7, ip
    /* store r8-12 */
    stmea r0!, {r3-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    stmia r0, {v1-v8, ip}
    28ea:	e880 1ff0 	stmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}

    /* Protect the kernel state while we play with the thread lists */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    28ee:	2020      	movs	r0, #32
    msr BASEPRI_MAX, r0
    28f0:	f380 8812 	msr	BASEPRI_MAX, r0
    isb /* Make the effect of disabling interrupts be realized immediately */
    28f4:	f3bf 8f6f 	isb	sy
     * the new thread is context-switched in since all decisions
     * to pend PendSV have been taken with the current kernel
     * state and this is what we're handling currently.
     */
#if defined(CONFIG_CPU_CORTEX_M)
    ldr v4, =_SCS_ICSR
    28f8:	4f0c      	ldr	r7, [pc, #48]	; (292c <z_arm_pendsv+0x50>)
    ldr v3, =_SCS_ICSR_UNPENDSV
    28fa:	f04f 6600 	mov.w	r6, #134217728	; 0x8000000
#endif

    /* _kernel is still in r1 */

    /* fetch the thread to run from the ready queue cache */
    ldr r2, [r1, #_kernel_offset_to_ready_q_cache]
    28fe:	69ca      	ldr	r2, [r1, #28]

    str r2, [r1, #_kernel_offset_to_current]
    2900:	608a      	str	r2, [r1, #8]
     * has been handled.
     */

    /* _SCS_ICSR is still in v4 and _SCS_ICSR_UNPENDSV in v3 */
#if defined(CONFIG_CPU_CORTEX_M)
    str v3, [v4, #0]
    2902:	603e      	str	r6, [r7, #0]

    ldr r0, [r4]
    movs.n r3, #0
    str r3, [r4]
#else
    ldr r0, [r2, #_thread_offset_to_basepri]
    2904:	6f90      	ldr	r0, [r2, #120]	; 0x78
    movs r3, #0
    2906:	2300      	movs	r3, #0
    str r3, [r2, #_thread_offset_to_basepri]
    2908:	6793      	str	r3, [r2, #120]	; 0x78
    /* restore r4-r7, go back 9*4 bytes to the start of the stored block */
    subs r0, #36
    ldmia r0!, {r4-r7}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    /* restore BASEPRI for the incoming thread */
    msr BASEPRI, r0
    290a:	f380 8811 	msr	BASEPRI, r0
    isb
#endif

#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
    /* Re-program dynamic memory map */
    push {r2,lr}
    290e:	b504      	push	{r2, lr}
    mov r0, r2 /* _current thread */
    2910:	4610      	mov	r0, r2
    bl z_arm_configure_dynamic_mpu_regions
    2912:	f000 fae7 	bl	2ee4 <z_arm_configure_dynamic_mpu_regions>
    pop {r2,lr}
    2916:	e8bd 4004 	ldmia.w	sp!, {r2, lr}
    isb

#endif

    /* load callee-saved + psp from thread */
    add r0, r2, #_thread_offset_to_callee_saved
    291a:	f102 0030 	add.w	r0, r2, #48	; 0x30
    ldmia r0, {v1-v8, ip}
    291e:	e890 1ff0 	ldmia.w	r0, {r4, r5, r6, r7, r8, r9, sl, fp, ip}
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */

#if defined(CONFIG_CPU_CORTEX_M)
    msr PSP, ip
    2922:	f38c 8809 	msr	PSP, ip

    /*
     * Cortex-M: return from PendSV exception
     * Cortex-R: return to the caller (z_arm_{exc,int}_exit, or z_arm_svc)
     */
    bx lr
    2926:	4770      	bx	lr
    ldr r1, =_kernel
    2928:	20000cb0 	.word	0x20000cb0
    ldr v4, =_SCS_ICSR
    292c:	e000ed04 	.word	0xe000ed04

00002930 <z_arm_svc>:
  bne _stack_frame_endif
_stack_frame_msp:
  mrs r0, MSP
_stack_frame_endif:
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    tst lr, #_EXC_RETURN_SPSEL_Msk /* did we come from thread mode ? */
    2930:	f01e 0f04 	tst.w	lr, #4
    ite eq  /* if zero (equal), came from handler mode */
    2934:	bf0c      	ite	eq
        mrseq r0, MSP   /* handler mode, stack frame is on MSP */
    2936:	f3ef 8008 	mrseq	r0, MSP
        mrsne r0, PSP   /* thread mode, stack frame is on PSP */
    293a:	f3ef 8009 	mrsne	r0, PSP
#endif


    /* Figure out what SVC call number was invoked */

    ldr r1, [r0, #24]   /* grab address of PC from stack frame */
    293e:	6981      	ldr	r1, [r0, #24]
     */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    subs r1, r1, #2
    ldrb r1, [r1]
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    ldrb r1, [r1, #-2]
    2940:	f811 1c02 	ldrb.w	r1, [r1, #-2]
#endif
    bne _oops

#endif /* CONFIG_USERSPACE */

    cmp r1, #2
    2944:	2902      	cmp	r1, #2
    beq _oops
    2946:	d0ff      	beq.n	2948 <_oops>

00002948 <_oops>:
    /* exception return is done in z_arm_int_exit() */
    b z_arm_int_exit
#endif

_oops:
    push {r0, lr}
    2948:	b501      	push	{r0, lr}
    bl z_do_kernel_oops
    294a:	f006 ff6a 	bl	9822 <z_do_kernel_oops>
    /* return from SVC exception is done here */
    pop {r0, pc}
    294e:	bd01      	pop	{r0, pc}

00002950 <arch_irq_enable>:
#define REG_FROM_IRQ(irq) (irq / NUM_IRQS_PER_REG)
#define BIT_FROM_IRQ(irq) (irq % NUM_IRQS_PER_REG)

void arch_irq_enable(unsigned int irq)
{
	NVIC_EnableIRQ((IRQn_Type)irq);
    2950:	b243      	sxtb	r3, r0
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
    2952:	2b00      	cmp	r3, #0
    2954:	db08      	blt.n	2968 <arch_irq_enable+0x18>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    2956:	2201      	movs	r2, #1
    2958:	f000 001f 	and.w	r0, r0, #31
    295c:	fa02 f000 	lsl.w	r0, r2, r0
    2960:	095b      	lsrs	r3, r3, #5
    2962:	4a02      	ldr	r2, [pc, #8]	; (296c <arch_irq_enable+0x1c>)
    2964:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
}
    2968:	4770      	bx	lr
    296a:	bf00      	nop
    296c:	e000e100 	.word	0xe000e100

00002970 <arch_irq_is_enabled>:
	NVIC_DisableIRQ((IRQn_Type)irq);
}

int arch_irq_is_enabled(unsigned int irq)
{
	return NVIC->ISER[REG_FROM_IRQ(irq)] & BIT(BIT_FROM_IRQ(irq));
    2970:	4b05      	ldr	r3, [pc, #20]	; (2988 <arch_irq_is_enabled+0x18>)
    2972:	0942      	lsrs	r2, r0, #5
    2974:	f000 001f 	and.w	r0, r0, #31
    2978:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    297c:	2301      	movs	r3, #1
    297e:	fa03 f000 	lsl.w	r0, r3, r0
}
    2982:	4010      	ands	r0, r2
    2984:	4770      	bx	lr
    2986:	bf00      	nop
    2988:	e000e100 	.word	0xe000e100

0000298c <z_arm_irq_priority_set>:
 * priority levels which are reserved.
 *
 * @return N/A
 */
void z_arm_irq_priority_set(unsigned int irq, unsigned int prio, uint32_t flags)
{
    298c:	b570      	push	{r4, r5, r6, lr}
	 * via flags
	 */
	if (IS_ENABLED(CONFIG_ZERO_LATENCY_IRQS) && (flags & IRQ_ZERO_LATENCY)) {
		prio = _EXC_ZERO_LATENCY_IRQS_PRIO;
	} else {
		prio += _IRQ_PRIO_OFFSET;
    298e:	1c4c      	adds	r4, r1, #1
	/* The last priority level is also used by PendSV exception, but
	 * allow other interrupts to use the same level, even if it ends up
	 * affecting performance (can still be useful on systems with a
	 * reduced set of priorities, like Cortex-M0/M0+).
	 */
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    2990:	2c07      	cmp	r4, #7
{
    2992:	4605      	mov	r5, r0
    2994:	460e      	mov	r6, r1
	__ASSERT(prio <= (BIT(NUM_IRQ_PRIO_BITS) - 1),
    2996:	d90f      	bls.n	29b8 <z_arm_irq_priority_set+0x2c>
    2998:	4a11      	ldr	r2, [pc, #68]	; (29e0 <z_arm_irq_priority_set+0x54>)
    299a:	4912      	ldr	r1, [pc, #72]	; (29e4 <z_arm_irq_priority_set+0x58>)
    299c:	4812      	ldr	r0, [pc, #72]	; (29e8 <z_arm_irq_priority_set+0x5c>)
    299e:	2359      	movs	r3, #89	; 0x59
    29a0:	f006 ff21 	bl	97e6 <printk>
    29a4:	4811      	ldr	r0, [pc, #68]	; (29ec <z_arm_irq_priority_set+0x60>)
    29a6:	4631      	mov	r1, r6
    29a8:	2307      	movs	r3, #7
    29aa:	462a      	mov	r2, r5
    29ac:	f006 ff1b 	bl	97e6 <printk>
    29b0:	480b      	ldr	r0, [pc, #44]	; (29e0 <z_arm_irq_priority_set+0x54>)
    29b2:	2159      	movs	r1, #89	; 0x59
    29b4:	f006 fd28 	bl	9408 <assert_post_action>
		 "invalid priority %d for %d irq! values must be less than %lu\n",
		 prio - _IRQ_PRIO_OFFSET, irq,
		 BIT(NUM_IRQ_PRIO_BITS) - (_IRQ_PRIO_OFFSET));
	NVIC_SetPriority((IRQn_Type)irq, prio);
    29b8:	b26b      	sxtb	r3, r5
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
    29ba:	2b00      	cmp	r3, #0
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    29bc:	bfac      	ite	ge
    29be:	f103 4360 	addge.w	r3, r3, #3758096384	; 0xe0000000
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    29c2:	4b0b      	ldrlt	r3, [pc, #44]	; (29f0 <z_arm_irq_priority_set+0x64>)
    29c4:	ea4f 1444 	mov.w	r4, r4, lsl #5
    29c8:	bfb8      	it	lt
    29ca:	f005 050f 	andlt.w	r5, r5, #15
    29ce:	b2e4      	uxtb	r4, r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    29d0:	bfaa      	itet	ge
    29d2:	f503 4361 	addge.w	r3, r3, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    29d6:	555c      	strblt	r4, [r3, r5]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    29d8:	f883 4300 	strbge.w	r4, [r3, #768]	; 0x300
}
    29dc:	bd70      	pop	{r4, r5, r6, pc}
    29de:	bf00      	nop
    29e0:	0000aad8 	.word	0x0000aad8
    29e4:	0000ab0e 	.word	0x0000ab0e
    29e8:	0000a76d 	.word	0x0000a76d
    29ec:	0000ab29 	.word	0x0000ab29
    29f0:	e000ed14 	.word	0xe000ed14

000029f4 <z_arm_prep_c>:

#define VECTOR_ADDRESS ((uintptr_t)_vector_start)

static inline void relocate_vector_table(void)
{
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    29f4:	4a0b      	ldr	r2, [pc, #44]	; (2a24 <z_arm_prep_c+0x30>)
 * This routine prepares for the execution of and runs C code.
 *
 * @return N/A
 */
void z_arm_prep_c(void)
{
    29f6:	b508      	push	{r3, lr}
	SCB->VTOR = VECTOR_ADDRESS & SCB_VTOR_TBLOFF_Msk;
    29f8:	4b0b      	ldr	r3, [pc, #44]	; (2a28 <z_arm_prep_c+0x34>)
    29fa:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
    29fe:	609a      	str	r2, [r3, #8]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
    2a00:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2a04:	f3bf 8f6f 	isb	sy
	SCB->CPACR &= (~(CPACR_CP10_Msk | CPACR_CP11_Msk));
    2a08:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
    2a0c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    2a10:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	relocate_vector_table();
#if defined(CONFIG_CPU_HAS_FPU)
	z_arm_floating_point_init();
#endif
	z_bss_zero();
    2a14:	f003 f948 	bl	5ca8 <z_bss_zero>
	z_data_copy();
    2a18:	f006 f974 	bl	8d04 <z_data_copy>
#if ((defined(CONFIG_ARMV7_R) || defined(CONFIG_ARMV7_A)) && defined(CONFIG_INIT_STACKS))
	z_arm_init_stacks();
#endif
	z_arm_interrupt_init();
    2a1c:	f000 f9f6 	bl	2e0c <z_arm_interrupt_init>
	z_cstart();
    2a20:	f003 f94c 	bl	5cbc <z_cstart>
    2a24:	00000000 	.word	0x00000000
    2a28:	e000ed00 	.word	0xe000ed00

00002a2c <arch_swap>:
 * as BASEPRI is not available.
 */
int arch_swap(unsigned int key)
{
	/* store off key and return value */
	_current->arch.basepri = key;
    2a2c:	4a09      	ldr	r2, [pc, #36]	; (2a54 <arch_swap+0x28>)
	_current->arch.swap_return_value = _k_neg_eagain;
    2a2e:	490a      	ldr	r1, [pc, #40]	; (2a58 <arch_swap+0x2c>)
	_current->arch.basepri = key;
    2a30:	6893      	ldr	r3, [r2, #8]
	_current->arch.swap_return_value = _k_neg_eagain;
    2a32:	6809      	ldr	r1, [r1, #0]
    2a34:	67d9      	str	r1, [r3, #124]	; 0x7c

#if defined(CONFIG_CPU_CORTEX_M)
	/* set pending bit to make sure we will take a PendSV exception */
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2a36:	4909      	ldr	r1, [pc, #36]	; (2a5c <arch_swap+0x30>)
	_current->arch.basepri = key;
    2a38:	6798      	str	r0, [r3, #120]	; 0x78
	SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2a3a:	684b      	ldr	r3, [r1, #4]
    2a3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    2a40:	604b      	str	r3, [r1, #4]
	__asm__ volatile(
    2a42:	2300      	movs	r3, #0
    2a44:	f383 8811 	msr	BASEPRI, r3
    2a48:	f3bf 8f6f 	isb	sy
#endif

	/* Context switch is performed here. Returning implies the
	 * thread has been context-switched-in again.
	 */
	return _current->arch.swap_return_value;
    2a4c:	6893      	ldr	r3, [r2, #8]
}
    2a4e:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
    2a50:	4770      	bx	lr
    2a52:	bf00      	nop
    2a54:	20000cb0 	.word	0x20000cb0
    2a58:	0000a4b0 	.word	0x0000a4b0
    2a5c:	e000ed00 	.word	0xe000ed00

00002a60 <arch_new_thread>:

#if defined(CONFIG_CPU_CORTEX_M)
	/* force ARM mode by clearing LSB of address */
	iframe->pc &= 0xfffffffe;
#endif
	iframe->a1 = (uint32_t)entry;
    2a60:	f842 3c20 	str.w	r3, [r2, #-32]
	iframe->a2 = (uint32_t)p1;
    2a64:	9b00      	ldr	r3, [sp, #0]
    2a66:	f842 3c1c 	str.w	r3, [r2, #-28]
	iframe->pc &= 0xfffffffe;
    2a6a:	490a      	ldr	r1, [pc, #40]	; (2a94 <arch_new_thread+0x34>)
	iframe->a3 = (uint32_t)p2;
    2a6c:	9b01      	ldr	r3, [sp, #4]
    2a6e:	f842 3c18 	str.w	r3, [r2, #-24]
	iframe->a4 = (uint32_t)p3;
    2a72:	9b02      	ldr	r3, [sp, #8]
    2a74:	f842 3c14 	str.w	r3, [r2, #-20]
	iframe->pc &= 0xfffffffe;
    2a78:	f021 0101 	bic.w	r1, r1, #1

#if defined(CONFIG_CPU_CORTEX_M)
	iframe->xpsr =
    2a7c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    2a80:	f842 3c04 	str.w	r3, [r2, #-4]
	iframe->pc &= 0xfffffffe;
    2a84:	f842 1c08 	str.w	r1, [r2, #-8]
	iframe->xpsr |= T_BIT;
#endif /* CONFIG_COMPILER_ISA_THUMB2 */
#endif /* CONFIG_CPU_CORTEX_M */

	thread->callee_saved.psp = (uint32_t)iframe;
	thread->arch.basepri = 0;
    2a88:	2300      	movs	r3, #0
	iframe = Z_STACK_PTR_TO_FRAME(struct __basic_sf, stack_ptr);
    2a8a:	3a20      	subs	r2, #32
	thread->callee_saved.psp = (uint32_t)iframe;
    2a8c:	6502      	str	r2, [r0, #80]	; 0x50
	thread->arch.basepri = 0;
    2a8e:	6783      	str	r3, [r0, #120]	; 0x78
#endif
	/*
	 * initial values in all other registers/thread entries are
	 * irrelevant.
	 */
}
    2a90:	4770      	bx	lr
    2a92:	bf00      	nop
    2a94:	0000980b 	.word	0x0000980b

00002a98 <z_check_thread_stack_fail>:
 *         thread stack corruption, otherwise return 0.
 */
uint32_t z_check_thread_stack_fail(const uint32_t fault_addr, const uint32_t psp)
{
#if defined(CONFIG_MULTITHREADING)
	const struct k_thread *thread = _current;
    2a98:	4a0b      	ldr	r2, [pc, #44]	; (2ac8 <z_check_thread_stack_fail+0x30>)
{
    2a9a:	4603      	mov	r3, r0
	const struct k_thread *thread = _current;
    2a9c:	6890      	ldr	r0, [r2, #8]

	if (thread == NULL) {
    2a9e:	b190      	cbz	r0, 2ac6 <z_check_thread_stack_fail+0x2e>
			return thread->stack_info.start;
		}
	}
#else /* CONFIG_USERSPACE */
#if defined(CONFIG_MULTITHREADING)
	if (IS_MPU_GUARD_VIOLATION(thread->stack_info.start - guard_len,
    2aa0:	f113 0f16 	cmn.w	r3, #22
    2aa4:	6e80      	ldr	r0, [r0, #104]	; 0x68
    2aa6:	d005      	beq.n	2ab4 <z_check_thread_stack_fail+0x1c>
    2aa8:	f1a0 0220 	sub.w	r2, r0, #32
    2aac:	429a      	cmp	r2, r3
    2aae:	d806      	bhi.n	2abe <z_check_thread_stack_fail+0x26>
    2ab0:	4283      	cmp	r3, r0
    2ab2:	d204      	bcs.n	2abe <z_check_thread_stack_fail+0x26>
    2ab4:	4281      	cmp	r1, r0
    2ab6:	bf2c      	ite	cs
    2ab8:	2100      	movcs	r1, #0
    2aba:	2101      	movcc	r1, #1
    2abc:	e000      	b.n	2ac0 <z_check_thread_stack_fail+0x28>
    2abe:	2100      	movs	r1, #0
    2ac0:	2900      	cmp	r1, #0
		return (uint32_t)Z_THREAD_STACK_BUFFER(z_main_stack);
	}
#endif
#endif /* CONFIG_USERSPACE */

	return 0;
    2ac2:	bf08      	it	eq
    2ac4:	2000      	moveq	r0, #0
}
    2ac6:	4770      	bx	lr
    2ac8:	20000cb0 	.word	0x20000cb0

00002acc <arch_switch_to_main_thread>:
#endif /* CONFIG_FPU */
}

void arch_switch_to_main_thread(struct k_thread *main_thread, char *stack_ptr,
				k_thread_entry_t _main)
{
    2acc:	b508      	push	{r3, lr}
	z_arm_prepare_switch_to_main();

	_current = main_thread;
    2ace:	4b09      	ldr	r3, [pc, #36]	; (2af4 <arch_switch_to_main_thread+0x28>)
    2ad0:	6098      	str	r0, [r3, #8]
{
    2ad2:	460d      	mov	r5, r1
    2ad4:	4614      	mov	r4, r2
#if defined(CONFIG_MPU_STACK_GUARD) || defined(CONFIG_USERSPACE)
	/*
	 * If stack protection is enabled, make sure to set it
	 * before jumping to thread entry function
	 */
	z_arm_configure_dynamic_mpu_regions(main_thread);
    2ad6:	f000 fa05 	bl	2ee4 <z_arm_configure_dynamic_mpu_regions>

	/*
	 * Set PSP to the highest address of the main stack
	 * before enabling interrupts and jumping to main.
	 */
	__asm__ volatile (
    2ada:	4620      	mov	r0, r4
    2adc:	f385 8809 	msr	PSP, r5
    2ae0:	2100      	movs	r1, #0
    2ae2:	b663      	cpsie	if
    2ae4:	f381 8811 	msr	BASEPRI, r1
    2ae8:	f3bf 8f6f 	isb	sy
    2aec:	2200      	movs	r2, #0
    2aee:	2300      	movs	r3, #0
    2af0:	f006 fe8b 	bl	980a <z_thread_entry>
	:
	: "r" (_main), "r" (stack_ptr)
	: "r0" /* not to be overwritten by msr PSP, %1 */
	);

	CODE_UNREACHABLE;
    2af4:	20000cb0 	.word	0x20000cb0

00002af8 <z_arm_exc_exit>:
 */

SECTION_SUBSEC_FUNC(TEXT, _HandlerModeExit, z_arm_exc_exit)

#ifdef CONFIG_PREEMPT_ENABLED
	ldr r3, =_kernel
    2af8:	4b04      	ldr	r3, [pc, #16]	; (2b0c <_EXIT_EXC+0x2>)

	ldr r1, [r3, #_kernel_offset_to_current]
    2afa:	6899      	ldr	r1, [r3, #8]
	ldr r0, [r3, #_kernel_offset_to_ready_q_cache]
    2afc:	69d8      	ldr	r0, [r3, #28]
	cmp r0, r1
    2afe:	4288      	cmp	r0, r1
	beq _EXIT_EXC
    2b00:	d003      	beq.n	2b0a <_EXIT_EXC>

	/* context switch required, pend the PendSV exception */
	ldr r1, =_SCS_ICSR
    2b02:	4903      	ldr	r1, [pc, #12]	; (2b10 <_EXIT_EXC+0x6>)
	ldr r2, =_SCS_ICSR_PENDSV
    2b04:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
	str r2, [r1]
    2b08:	600a      	str	r2, [r1, #0]

00002b0a <_EXIT_EXC>:
#else
	pop {r0, lr}
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
#endif /* CONFIG_STACK_SENTINEL */

	bx lr
    2b0a:	4770      	bx	lr
	ldr r3, =_kernel
    2b0c:	20000cb0 	.word	0x20000cb0
	ldr r1, =_SCS_ICSR
    2b10:	e000ed04 	.word	0xe000ed04

00002b14 <z_arm_bus_fault>:
#else
#error Unknown ARM architecture
#endif /* CONFIG_ARMV6_M_ARMV8_M_BASELINE */
SECTION_SUBSEC_FUNC(TEXT,__fault,z_arm_exc_spurious)

	mrs r0, MSP
    2b14:	f3ef 8008 	mrs	r0, MSP
	mrs r1, PSP
    2b18:	f3ef 8109 	mrs	r1, PSP
	push {r0, lr}
    2b1c:	b501      	push	{r0, lr}
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	push {r4-r11}
#endif
	mov  r3, sp /* pointer to _callee_saved_t */
#endif /* CONFIG_EXTRA_EXCEPTION_INFO */
	mov r2, lr /* EXC_RETURN */
    2b1e:	4672      	mov	r2, lr
	bl z_arm_fault
    2b20:	f000 f8ae 	bl	2c80 <z_arm_fault>
	 * in this routine. Therefore, we can just reset
	 * the MSP to its value prior to entering the function
	 */
	add sp, #40
#endif
	pop {r0, pc}
    2b24:	bd01      	pop	{r0, pc}
    2b26:	bf00      	nop

00002b28 <__start>:
 */
SECTION_SUBSEC_FUNC(TEXT,_reset_section,__start)

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
    /* Reset CONTROL register */
    movs.n r0, #0
    2b28:	2000      	movs	r0, #0
    msr CONTROL, r0
    2b2a:	f380 8814 	msr	CONTROL, r0
    isb
    2b2e:	f3bf 8f6f 	isb	sy
#endif /* CONFIG_CPU_CORTEX_M_HAS_SPLIM */

#endif /* CONFIG_INIT_ARCH_HW_AT_BOOT */

#if defined(CONFIG_PLATFORM_SPECIFIC_INIT)
    bl z_arm_platform_init
    2b32:	f007 fa89 	bl	a048 <z_arm_platform_init>
#endif

#if defined(CONFIG_INIT_ARCH_HW_AT_BOOT)
#if defined(CONFIG_CPU_HAS_ARM_MPU)
    /* Disable MPU */
    movs.n r0, #0
    2b36:	2000      	movs	r0, #0
    ldr r1, =_SCS_MPU_CTRL
    2b38:	490d      	ldr	r1, [pc, #52]	; (2b70 <__start+0x48>)
    str r0, [r1]
    2b3a:	6008      	str	r0, [r1, #0]
    dsb
    2b3c:	f3bf 8f4f 	dsb	sy
#endif /* CONFIG_CPU_HAS_ARM_MPU */
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    2b40:	480c      	ldr	r0, [pc, #48]	; (2b74 <__start+0x4c>)
    msr msp, r0
    2b42:	f380 8808 	msr	MSP, r0

    /* Initialize core architecture registers and system blocks */
    bl z_arm_init_arch_hw_at_boot
    2b46:	f000 f97d 	bl	2e44 <z_arm_init_arch_hw_at_boot>

    /* lock interrupts: will get unlocked when switch to main task */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
    cpsid i
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
    movs.n r0, #_EXC_IRQ_DEFAULT_PRIO
    2b4a:	2020      	movs	r0, #32
    msr BASEPRI, r0
    2b4c:	f380 8811 	msr	BASEPRI, r0

    /*
     * Set PSP and use it to boot without using MSP, so that it
     * gets set to z_interrupt_stacks during initialization.
     */
    ldr r0, =z_interrupt_stacks
    2b50:	4809      	ldr	r0, [pc, #36]	; (2b78 <__start+0x50>)
    ldr r1, =CONFIG_ISR_STACK_SIZE + MPU_GUARD_ALIGN_AND_SIZE
    2b52:	f44f 6102 	mov.w	r1, #2080	; 0x820
    adds r0, r0, r1
    2b56:	1840      	adds	r0, r0, r1
    msr PSP, r0
    2b58:	f380 8809 	msr	PSP, r0
    mrs r0, CONTROL
    2b5c:	f3ef 8014 	mrs	r0, CONTROL
    movs r1, #2
    2b60:	2102      	movs	r1, #2
    orrs r0, r1 /* CONTROL_SPSEL_Msk */
    2b62:	4308      	orrs	r0, r1
    msr CONTROL, r0
    2b64:	f380 8814 	msr	CONTROL, r0
    /*
     * When changing the stack pointer, software must use an ISB instruction
     * immediately after the MSR instruction. This ensures that instructions
     * after the ISB instruction execute using the new stack pointer.
     */
    isb
    2b68:	f3bf 8f6f 	isb	sy
    /*
     * 'bl' jumps the furthest of the branch instructions that are
     * supported on all platforms. So it is used when jumping to z_arm_prep_c
     * (even though we do not intend to return).
     */
    bl z_arm_prep_c
    2b6c:	f7ff ff42 	bl	29f4 <z_arm_prep_c>
    ldr r1, =_SCS_MPU_CTRL
    2b70:	e000ed94 	.word	0xe000ed94
    ldr r0, =z_main_stack + CONFIG_MAIN_STACK_SIZE
    2b74:	20002360 	.word	0x20002360
    ldr r0, =z_interrupt_stacks
    2b78:	200024e0 	.word	0x200024e0

00002b7c <mem_manage_fault>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	uint32_t mmfar = -EINVAL;

	PR_FAULT_INFO("***** MPU FAULT *****");

	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    2b7c:	4b23      	ldr	r3, [pc, #140]	; (2c0c <mem_manage_fault+0x90>)
{
    2b7e:	b570      	push	{r4, r5, r6, lr}
    2b80:	4615      	mov	r5, r2
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) != 0) {
    2b82:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error (context area might be"
			" not valid)");
	}
	if ((SCB->CFSR & SCB_CFSR_MUNSTKERR_Msk) != 0) {
    2b84:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    2b86:	6a9a      	ldr	r2, [r3, #40]	; 0x28
{
    2b88:	4604      	mov	r4, r0
	if ((SCB->CFSR & SCB_CFSR_DACCVIOL_Msk) != 0) {
    2b8a:	0790      	lsls	r0, r2, #30
    2b8c:	d51a      	bpl.n	2bc4 <mem_manage_fault+0x48>
		 * The MMFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another higher
		 * priority exception might change the MMFAR value.
		 */
		uint32_t temp = SCB->MMFAR;
    2b8e:	6b58      	ldr	r0, [r3, #52]	; 0x34

		if ((SCB->CFSR & SCB_CFSR_MMARVALID_Msk) != 0) {
    2b90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2b92:	0612      	lsls	r2, r2, #24
    2b94:	d516      	bpl.n	2bc4 <mem_manage_fault+0x48>
			mmfar = temp;
			PR_EXC("  MMFAR Address: 0x%x", mmfar);
			if (from_hard_fault != 0) {
    2b96:	b119      	cbz	r1, 2ba0 <mem_manage_fault+0x24>
				/* clear SCB_MMAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_MMARVALID_Msk;
    2b98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2b9a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    2b9e:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if ((SCB->CFSR & SCB_CFSR_IACCVIOL_Msk) != 0) {
    2ba0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Instruction Access Violation");
	}
#if defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	if ((SCB->CFSR & SCB_CFSR_MLSPERR_Msk) != 0) {
    2ba2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	 * crossed into an area beyond the thread stack.]
	 *
	 * Data Access Violation errors may or may not be caused by
	 * thread stack overflows.
	 */
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    2ba4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2ba6:	06d6      	lsls	r6, r2, #27
    2ba8:	d40f      	bmi.n	2bca <mem_manage_fault+0x4e>
		(SCB->CFSR & SCB_CFSR_DACCVIOL_Msk)) {
    2baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	if ((SCB->CFSR & SCB_CFSR_MSTKERR_Msk) ||
    2bac:	0799      	lsls	r1, r3, #30
    2bae:	d40c      	bmi.n	2bca <mem_manage_fault+0x4e>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    2bb0:	2400      	movs	r4, #0
		"without stack guard, user-mode or null-pointer detection\n");
#endif /* CONFIG_MPU_STACK_GUARD || CONFIG_USERSPACE */
	}

	/* clear MMFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_MEMFAULTSR_Msk;
    2bb2:	4a16      	ldr	r2, [pc, #88]	; (2c0c <mem_manage_fault+0x90>)
    2bb4:	6a93      	ldr	r3, [r2, #40]	; 0x28
    2bb6:	f043 03ff 	orr.w	r3, r3, #255	; 0xff
    2bba:	6293      	str	r3, [r2, #40]	; 0x28

	/* Assess whether system shall ignore/recover from this MPU fault. */
	*recoverable = memory_fault_recoverable(esf, true);
    2bbc:	2300      	movs	r3, #0
    2bbe:	702b      	strb	r3, [r5, #0]

	return reason;
}
    2bc0:	4620      	mov	r0, r4
    2bc2:	bd70      	pop	{r4, r5, r6, pc}
	uint32_t mmfar = -EINVAL;
    2bc4:	f06f 0015 	mvn.w	r0, #21
    2bc8:	e7ea      	b.n	2ba0 <mem_manage_fault+0x24>
		if (SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) {
    2bca:	4e10      	ldr	r6, [pc, #64]	; (2c0c <mem_manage_fault+0x90>)
    2bcc:	6873      	ldr	r3, [r6, #4]
    2bce:	051a      	lsls	r2, r3, #20
    2bd0:	d5ee      	bpl.n	2bb0 <mem_manage_fault+0x34>
			uint32_t min_stack_ptr = z_check_thread_stack_fail(mmfar,
    2bd2:	4621      	mov	r1, r4
    2bd4:	f7ff ff60 	bl	2a98 <z_check_thread_stack_fail>
			if (min_stack_ptr) {
    2bd8:	4604      	mov	r4, r0
    2bda:	b118      	cbz	r0, 2be4 <mem_manage_fault+0x68>
  \details Assigns the given value to the Process Stack Pointer (PSP).
  \param [in]    topOfProcStack  Process Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
    2bdc:	f380 8809 	msr	PSP, r0
				reason = K_ERR_STACK_CHK_FAIL;
    2be0:	2402      	movs	r4, #2
    2be2:	e7e6      	b.n	2bb2 <mem_manage_fault+0x36>
				__ASSERT(!(SCB->CFSR & SCB_CFSR_MSTKERR_Msk),
    2be4:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    2be6:	06db      	lsls	r3, r3, #27
    2be8:	d5e2      	bpl.n	2bb0 <mem_manage_fault+0x34>
    2bea:	4a09      	ldr	r2, [pc, #36]	; (2c10 <mem_manage_fault+0x94>)
    2bec:	4909      	ldr	r1, [pc, #36]	; (2c14 <mem_manage_fault+0x98>)
    2bee:	480a      	ldr	r0, [pc, #40]	; (2c18 <mem_manage_fault+0x9c>)
    2bf0:	f240 1349 	movw	r3, #329	; 0x149
    2bf4:	f006 fdf7 	bl	97e6 <printk>
    2bf8:	4808      	ldr	r0, [pc, #32]	; (2c1c <mem_manage_fault+0xa0>)
    2bfa:	f006 fdf4 	bl	97e6 <printk>
    2bfe:	4804      	ldr	r0, [pc, #16]	; (2c10 <mem_manage_fault+0x94>)
    2c00:	f240 1149 	movw	r1, #329	; 0x149
    2c04:	f006 fc00 	bl	9408 <assert_post_action>
    2c08:	e7d3      	b.n	2bb2 <mem_manage_fault+0x36>
    2c0a:	bf00      	nop
    2c0c:	e000ed00 	.word	0xe000ed00
    2c10:	0000ab69 	.word	0x0000ab69
    2c14:	0000aba3 	.word	0x0000aba3
    2c18:	0000a76d 	.word	0x0000a76d
    2c1c:	0000abed 	.word	0x0000abed

00002c20 <bus_fault.isra.0>:
{
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** BUS FAULT *****");

	if (SCB->CFSR & SCB_CFSR_STKERR_Msk) {
    2c20:	4b0d      	ldr	r3, [pc, #52]	; (2c58 <bus_fault.isra.0+0x38>)
    2c22:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Stacking error");
	}
	if (SCB->CFSR & SCB_CFSR_UNSTKERR_Msk) {
    2c24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Unstacking error");
	}
	if (SCB->CFSR & SCB_CFSR_PRECISERR_Msk) {
    2c26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2c28:	0592      	lsls	r2, r2, #22
    2c2a:	d508      	bpl.n	2c3e <bus_fault.isra.0+0x1e>
		 * The BFAR address is valid only if this bit is 1.
		 *
		 * Software must follow this sequence because another
		 * higher priority exception might change the BFAR value.
		 */
		STORE_xFAR(bfar, SCB->BFAR);
    2c2c:	6b9a      	ldr	r2, [r3, #56]	; 0x38

		if ((SCB->CFSR & SCB_CFSR_BFARVALID_Msk) != 0) {
    2c2e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2c30:	0412      	lsls	r2, r2, #16
    2c32:	d504      	bpl.n	2c3e <bus_fault.isra.0+0x1e>
			PR_EXC("  BFAR Address: 0x%x", bfar);
			if (from_hard_fault != 0) {
    2c34:	b118      	cbz	r0, 2c3e <bus_fault.isra.0+0x1e>
				/* clear SCB_CFSR_BFAR[VALID] to reset */
				SCB->CFSR &= ~SCB_CFSR_BFARVALID_Msk;
    2c36:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2c38:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
    2c3c:	629a      	str	r2, [r3, #40]	; 0x28
			}
		}
	}
	if (SCB->CFSR & SCB_CFSR_IMPRECISERR_Msk) {
    2c3e:	4b06      	ldr	r3, [pc, #24]	; (2c58 <bus_fault.isra.0+0x38>)
    2c40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Imprecise data bus error");
	}
	if ((SCB->CFSR & SCB_CFSR_IBUSERR_Msk) != 0) {
    2c42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2c44:	05d2      	lsls	r2, r2, #23
		PR_FAULT_INFO("  Instruction bus error");
#if !defined(CONFIG_ARMV7_M_ARMV8_M_FP)
	}
#else
	} else if (SCB->CFSR & SCB_CFSR_LSPERR_Msk) {
    2c46:	bf58      	it	pl
    2c48:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
		SYSMPU->CESR &= ~sperr;
	}
#endif /* defined(CONFIG_ARM_MPU) && defined(CONFIG_CPU_HAS_NXP_MPU) */

	/* clear BFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    2c4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28

	*recoverable = memory_fault_recoverable(esf, true);
    2c4c:	2000      	movs	r0, #0
	SCB->CFSR |= SCB_CFSR_BUSFAULTSR_Msk;
    2c4e:	f442 427f 	orr.w	r2, r2, #65280	; 0xff00
    2c52:	629a      	str	r2, [r3, #40]	; 0x28
	*recoverable = memory_fault_recoverable(esf, true);
    2c54:	7008      	strb	r0, [r1, #0]

	return reason;
}
    2c56:	4770      	bx	lr
    2c58:	e000ed00 	.word	0xe000ed00

00002c5c <usage_fault.isra.0>:
	uint32_t reason = K_ERR_CPU_EXCEPTION;

	PR_FAULT_INFO("***** USAGE FAULT *****");

	/* bits are sticky: they stack and must be reset */
	if ((SCB->CFSR & SCB_CFSR_DIVBYZERO_Msk) != 0) {
    2c5c:	4b07      	ldr	r3, [pc, #28]	; (2c7c <usage_fault.isra.0+0x20>)
    2c5e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Division by zero");
	}
	if ((SCB->CFSR & SCB_CFSR_UNALIGNED_Msk) != 0) {
    2c60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		 */
		reason = K_ERR_STACK_CHK_FAIL;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
	}
#endif /* CONFIG_ARMV8_M_MAINLINE */
	if ((SCB->CFSR & SCB_CFSR_NOCP_Msk) != 0) {
    2c62:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  No coprocessor instructions");
	}
	if ((SCB->CFSR & SCB_CFSR_INVPC_Msk) != 0) {
    2c64:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal load of EXC_RETURN into PC");
	}
	if ((SCB->CFSR & SCB_CFSR_INVSTATE_Msk) != 0) {
    2c66:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Illegal use of the EPSR");
	}
	if ((SCB->CFSR & SCB_CFSR_UNDEFINSTR_Msk) != 0) {
    2c68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
		PR_FAULT_INFO("  Attempt to execute undefined instruction");
	}

	/* clear UFSR sticky bits */
	SCB->CFSR |= SCB_CFSR_USGFAULTSR_Msk;
    2c6a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    2c6c:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    2c70:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    2c74:	629a      	str	r2, [r3, #40]	; 0x28

	return reason;
}
    2c76:	2000      	movs	r0, #0
    2c78:	4770      	bx	lr
    2c7a:	bf00      	nop
    2c7c:	e000ed00 	.word	0xe000ed00

00002c80 <z_arm_fault>:
 * @param callee_regs Callee-saved registers (R4-R11, PSP)
 *
 */
void z_arm_fault(uint32_t msp, uint32_t psp, uint32_t exc_return,
	_callee_saved_t *callee_regs)
{
    2c80:	b570      	push	{r4, r5, r6, lr}
	uint32_t reason = K_ERR_CPU_EXCEPTION;
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    2c82:	4b54      	ldr	r3, [pc, #336]	; (2dd4 <z_arm_fault+0x154>)
    2c84:	685c      	ldr	r4, [r3, #4]
{
    2c86:	b08a      	sub	sp, #40	; 0x28
    2c88:	460d      	mov	r5, r1
	int fault = SCB->ICSR & SCB_ICSR_VECTACTIVE_Msk;
    2c8a:	f3c4 0408 	ubfx	r4, r4, #0, #9
    2c8e:	2600      	movs	r6, #0
    2c90:	f386 8811 	msr	BASEPRI, r6
    2c94:	f3bf 8f6f 	isb	sy
	if ((exc_return & EXC_RETURN_INDICATOR_PREFIX) !=
    2c98:	f002 437f 	and.w	r3, r2, #4278190080	; 0xff000000
    2c9c:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
    2ca0:	d108      	bne.n	2cb4 <z_arm_fault+0x34>
	if ((exc_return & EXC_RETURN_MODE_THREAD) &&
    2ca2:	f002 030c 	and.w	r3, r2, #12
    2ca6:	2b08      	cmp	r3, #8
    2ca8:	d004      	beq.n	2cb4 <z_arm_fault+0x34>
		if (exc_return & EXC_RETURN_MODE_THREAD) {
    2caa:	0712      	lsls	r2, r2, #28
			ptr_esf = (z_arch_esf_t *)msp;
    2cac:	bf5c      	itt	pl
    2cae:	4605      	movpl	r5, r0
			*nested_exc = true;
    2cb0:	2601      	movpl	r6, #1

	/* Retrieve the Exception Stack Frame (ESF) to be supplied
	 * as argument to the remainder of the fault handling process.
	 */
	 esf = get_esf(msp, psp, exc_return, &nested_exc);
	__ASSERT(esf != NULL,
    2cb2:	b97d      	cbnz	r5, 2cd4 <z_arm_fault+0x54>
    2cb4:	4a48      	ldr	r2, [pc, #288]	; (2dd8 <z_arm_fault+0x158>)
    2cb6:	4949      	ldr	r1, [pc, #292]	; (2ddc <z_arm_fault+0x15c>)
    2cb8:	4849      	ldr	r0, [pc, #292]	; (2de0 <z_arm_fault+0x160>)
    2cba:	f240 33f2 	movw	r3, #1010	; 0x3f2
    2cbe:	f006 fd92 	bl	97e6 <printk>
    2cc2:	4848      	ldr	r0, [pc, #288]	; (2de4 <z_arm_fault+0x164>)
    2cc4:	f006 fd8f 	bl	97e6 <printk>
    2cc8:	4843      	ldr	r0, [pc, #268]	; (2dd8 <z_arm_fault+0x158>)
    2cca:	f240 31f2 	movw	r1, #1010	; 0x3f2
    2cce:	f006 fb9b 	bl	9408 <assert_post_action>
    2cd2:	2500      	movs	r5, #0
	*recoverable = false;
    2cd4:	2300      	movs	r3, #0
    2cd6:	f88d 3007 	strb.w	r3, [sp, #7]
	switch (fault) {
    2cda:	1ee3      	subs	r3, r4, #3
    2cdc:	2b03      	cmp	r3, #3
    2cde:	d872      	bhi.n	2dc6 <z_arm_fault+0x146>
    2ce0:	e8df f003 	tbb	[pc, r3]
    2ce4:	496d6902 	.word	0x496d6902
	if ((SCB->HFSR & SCB_HFSR_VECTTBL_Msk) != 0) {
    2ce8:	4b3a      	ldr	r3, [pc, #232]	; (2dd4 <z_arm_fault+0x154>)
    2cea:	6adc      	ldr	r4, [r3, #44]	; 0x2c
    2cec:	f014 0402 	ands.w	r4, r4, #2
    2cf0:	d169      	bne.n	2dc6 <z_arm_fault+0x146>
	} else if ((SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk) != 0) {
    2cf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
    2cf4:	2a00      	cmp	r2, #0
    2cf6:	db18      	blt.n	2d2a <z_arm_fault+0xaa>
	} else if ((SCB->HFSR & SCB_HFSR_FORCED_Msk) != 0) {
    2cf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    2cfa:	005b      	lsls	r3, r3, #1
    2cfc:	d54e      	bpl.n	2d9c <z_arm_fault+0x11c>
	uint16_t fault_insn = *(ret_addr - 1);
    2cfe:	69ab      	ldr	r3, [r5, #24]
	if (((fault_insn & 0xff00) == _SVC_OPCODE) &&
    2d00:	f833 2c02 	ldrh.w	r2, [r3, #-2]
    2d04:	f64d 7302 	movw	r3, #57090	; 0xdf02
    2d08:	429a      	cmp	r2, r3
    2d0a:	d00d      	beq.n	2d28 <z_arm_fault+0xa8>
		} else if (SCB_MMFSR != 0) {
    2d0c:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    2d10:	f603 6326 	addw	r3, r3, #3622	; 0xe26
    2d14:	781b      	ldrb	r3, [r3, #0]
    2d16:	b30b      	cbz	r3, 2d5c <z_arm_fault+0xdc>
			reason = mem_manage_fault(esf, 1, recoverable);
    2d18:	f10d 0207 	add.w	r2, sp, #7
    2d1c:	2101      	movs	r1, #1
		reason = mem_manage_fault(esf, 0, recoverable);
    2d1e:	4628      	mov	r0, r5
    2d20:	f7ff ff2c 	bl	2b7c <mem_manage_fault>
		reason = usage_fault(esf);
    2d24:	4604      	mov	r4, r0
		break;
    2d26:	e000      	b.n	2d2a <z_arm_fault+0xaa>
			reason = esf->basic.r0;
    2d28:	682c      	ldr	r4, [r5, #0]
#ifdef CONFIG_DEBUG_COREDUMP
	z_arm_coredump_fault_sp = POINTER_TO_UINT(esf);
#endif

	reason = fault_handle(esf, fault, &recoverable);
	if (recoverable) {
    2d2a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    2d2e:	b99b      	cbnz	r3, 2d58 <z_arm_fault+0xd8>
		return;
	}

	/* Copy ESF */
#if !defined(CONFIG_EXTRA_EXCEPTION_INFO)
	memcpy(&esf_copy, esf, sizeof(z_arch_esf_t));
    2d30:	2220      	movs	r2, #32
    2d32:	4629      	mov	r1, r5
    2d34:	a802      	add	r0, sp, #8
    2d36:	f006 fdac 	bl	9892 <memcpy>
	/* Overwrite stacked IPSR to mark a nested exception,
	 * or a return to Thread mode. Note that this may be
	 * required, if the retrieved ESF contents are invalid
	 * due to, for instance, a stacking error.
	 */
	if (nested_exc) {
    2d3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    2d3c:	2e00      	cmp	r6, #0
    2d3e:	d044      	beq.n	2dca <z_arm_fault+0x14a>
		if ((esf_copy.basic.xpsr & IPSR_ISR_Msk) == 0) {
    2d40:	f3c3 0208 	ubfx	r2, r3, #0, #9
    2d44:	b922      	cbnz	r2, 2d50 <z_arm_fault+0xd0>
			esf_copy.basic.xpsr |= IPSR_ISR_Msk;
    2d46:	ea6f 2353 	mvn.w	r3, r3, lsr #9
    2d4a:	ea6f 2343 	mvn.w	r3, r3, lsl #9
		}
	} else {
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    2d4e:	9309      	str	r3, [sp, #36]	; 0x24
	}

	z_arm_fatal_error(reason, &esf_copy);
    2d50:	a902      	add	r1, sp, #8
    2d52:	4620      	mov	r0, r4
    2d54:	f006 fd63 	bl	981e <z_arm_fatal_error>
}
    2d58:	b00a      	add	sp, #40	; 0x28
    2d5a:	bd70      	pop	{r4, r5, r6, pc}
		} else if (SCB_BFSR != 0) {
    2d5c:	4b22      	ldr	r3, [pc, #136]	; (2de8 <z_arm_fault+0x168>)
    2d5e:	781b      	ldrb	r3, [r3, #0]
    2d60:	b12b      	cbz	r3, 2d6e <z_arm_fault+0xee>
			reason = bus_fault(esf, 1, recoverable);
    2d62:	f10d 0107 	add.w	r1, sp, #7
    2d66:	2001      	movs	r0, #1
		reason = bus_fault(esf, 0, recoverable);
    2d68:	f7ff ff5a 	bl	2c20 <bus_fault.isra.0>
    2d6c:	e7da      	b.n	2d24 <z_arm_fault+0xa4>
		} else if (SCB_UFSR != 0) {
    2d6e:	4b1f      	ldr	r3, [pc, #124]	; (2dec <z_arm_fault+0x16c>)
    2d70:	881b      	ldrh	r3, [r3, #0]
    2d72:	b29b      	uxth	r3, r3
    2d74:	b113      	cbz	r3, 2d7c <z_arm_fault+0xfc>
		reason = usage_fault(esf);
    2d76:	f7ff ff71 	bl	2c5c <usage_fault.isra.0>
    2d7a:	e7d3      	b.n	2d24 <z_arm_fault+0xa4>
			__ASSERT(0,
    2d7c:	491c      	ldr	r1, [pc, #112]	; (2df0 <z_arm_fault+0x170>)
    2d7e:	4a16      	ldr	r2, [pc, #88]	; (2dd8 <z_arm_fault+0x158>)
    2d80:	4817      	ldr	r0, [pc, #92]	; (2de0 <z_arm_fault+0x160>)
    2d82:	f240 23c3 	movw	r3, #707	; 0x2c3
    2d86:	f006 fd2e 	bl	97e6 <printk>
    2d8a:	481a      	ldr	r0, [pc, #104]	; (2df4 <z_arm_fault+0x174>)
    2d8c:	f006 fd2b 	bl	97e6 <printk>
    2d90:	f240 21c3 	movw	r1, #707	; 0x2c3
		__ASSERT(0,
    2d94:	4810      	ldr	r0, [pc, #64]	; (2dd8 <z_arm_fault+0x158>)
    2d96:	f006 fb37 	bl	9408 <assert_post_action>
    2d9a:	e7c6      	b.n	2d2a <z_arm_fault+0xaa>
    2d9c:	4914      	ldr	r1, [pc, #80]	; (2df0 <z_arm_fault+0x170>)
    2d9e:	4a0e      	ldr	r2, [pc, #56]	; (2dd8 <z_arm_fault+0x158>)
    2da0:	480f      	ldr	r0, [pc, #60]	; (2de0 <z_arm_fault+0x160>)
    2da2:	f240 23c7 	movw	r3, #711	; 0x2c7
    2da6:	f006 fd1e 	bl	97e6 <printk>
    2daa:	4813      	ldr	r0, [pc, #76]	; (2df8 <z_arm_fault+0x178>)
    2dac:	f006 fd1b 	bl	97e6 <printk>
    2db0:	f240 21c7 	movw	r1, #711	; 0x2c7
    2db4:	e7ee      	b.n	2d94 <z_arm_fault+0x114>
		reason = mem_manage_fault(esf, 0, recoverable);
    2db6:	f10d 0207 	add.w	r2, sp, #7
    2dba:	2100      	movs	r1, #0
    2dbc:	e7af      	b.n	2d1e <z_arm_fault+0x9e>
		reason = bus_fault(esf, 0, recoverable);
    2dbe:	f10d 0107 	add.w	r1, sp, #7
    2dc2:	2000      	movs	r0, #0
    2dc4:	e7d0      	b.n	2d68 <z_arm_fault+0xe8>
	uint32_t reason = K_ERR_CPU_EXCEPTION;
    2dc6:	2400      	movs	r4, #0
    2dc8:	e7af      	b.n	2d2a <z_arm_fault+0xaa>
		esf_copy.basic.xpsr &= ~(IPSR_ISR_Msk);
    2dca:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
    2dce:	f023 0301 	bic.w	r3, r3, #1
    2dd2:	e7bc      	b.n	2d4e <z_arm_fault+0xce>
    2dd4:	e000ed00 	.word	0xe000ed00
    2dd8:	0000ab69 	.word	0x0000ab69
    2ddc:	0000ac10 	.word	0x0000ac10
    2de0:	0000a76d 	.word	0x0000a76d
    2de4:	0000ac23 	.word	0x0000ac23
    2de8:	e000ed29 	.word	0xe000ed29
    2dec:	e000ed2a 	.word	0xe000ed2a
    2df0:	0000b103 	.word	0x0000b103
    2df4:	0000ac61 	.word	0x0000ac61
    2df8:	0000ac85 	.word	0x0000ac85

00002dfc <z_arm_fault_init>:
 */
void z_arm_fault_init(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;
    2dfc:	4a02      	ldr	r2, [pc, #8]	; (2e08 <z_arm_fault_init+0xc>)
    2dfe:	6953      	ldr	r3, [r2, #20]
    2e00:	f043 0310 	orr.w	r3, r3, #16
    2e04:	6153      	str	r3, [r2, #20]
	 * Stack to attempt to descend into secure region, in which case a
	 * Secure Hard Fault will occur and we can track the fault from there.
	 */
	SCB->CCR |= SCB_CCR_STKOFHFNMIGN_Msk;
#endif /* CONFIG_BUILTIN_STACK_GUARD */
}
    2e06:	4770      	bx	lr
    2e08:	e000ed00 	.word	0xe000ed00

00002e0c <z_arm_interrupt_init>:
    2e0c:	4804      	ldr	r0, [pc, #16]	; (2e20 <z_arm_interrupt_init+0x14>)
 * @return N/A
 */

void z_arm_interrupt_init(void)
{
	int irq = 0;
    2e0e:	2300      	movs	r3, #0
    2e10:	2120      	movs	r1, #32
    2e12:	18c2      	adds	r2, r0, r3

	for (; irq < CONFIG_NUM_IRQS; irq++) {
    2e14:	3301      	adds	r3, #1
    2e16:	2b30      	cmp	r3, #48	; 0x30
    2e18:	f882 1300 	strb.w	r1, [r2, #768]	; 0x300
    2e1c:	d1f9      	bne.n	2e12 <z_arm_interrupt_init+0x6>
		NVIC_SetPriority((IRQn_Type)irq, _IRQ_PRIO_OFFSET);
	}
}
    2e1e:	4770      	bx	lr
    2e20:	e000e100 	.word	0xe000e100

00002e24 <z_arm_clear_arm_mpu_config>:
void z_arm_clear_arm_mpu_config(void)
{
	int i;

	int num_regions =
		((MPU->TYPE & MPU_TYPE_DREGION_Msk) >> MPU_TYPE_DREGION_Pos);
    2e24:	4a06      	ldr	r2, [pc, #24]	; (2e40 <z_arm_clear_arm_mpu_config+0x1c>)
    2e26:	6811      	ldr	r1, [r2, #0]

	for (i = 0; i < num_regions; i++) {
    2e28:	2300      	movs	r3, #0
	int num_regions =
    2e2a:	f3c1 2107 	ubfx	r1, r1, #8, #8
* \param rnr Region number to be cleared.
*/
__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
{
  MPU->RNR = rnr;
  MPU->RASR = 0U;
    2e2e:	4618      	mov	r0, r3
	for (i = 0; i < num_regions; i++) {
    2e30:	428b      	cmp	r3, r1
    2e32:	d100      	bne.n	2e36 <z_arm_clear_arm_mpu_config+0x12>
		ARM_MPU_ClrRegion(i);
	}
}
    2e34:	4770      	bx	lr
  MPU->RNR = rnr;
    2e36:	6093      	str	r3, [r2, #8]
  MPU->RASR = 0U;
    2e38:	6110      	str	r0, [r2, #16]
	for (i = 0; i < num_regions; i++) {
    2e3a:	3301      	adds	r3, #1
    2e3c:	e7f8      	b.n	2e30 <z_arm_clear_arm_mpu_config+0xc>
    2e3e:	bf00      	nop
    2e40:	e000ed90 	.word	0xe000ed90

00002e44 <z_arm_init_arch_hw_at_boot>:
 * components and core registers.
 *
 * @return N/A
 */
void z_arm_init_arch_hw_at_boot(void)
{
    2e44:	b508      	push	{r3, lr}
  __ASM volatile ("cpsid i" : : : "memory");
    2e46:	b672      	cpsid	i
  \details Assigns the given value to the Fault Mask register.
  \param [in]    faultMask  Fault Mask value to set
 */
__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
    2e48:	2300      	movs	r3, #0
    2e4a:	f383 8813 	msr	FAULTMASK, r3

	/* Initialize System Control Block components */

#if defined(CONFIG_CPU_HAS_ARM_MPU) || defined(CONFIG_CPU_HAS_NXP_MPU)
	/* Clear MPU region configuration */
	z_arm_clear_arm_mpu_config();
    2e4e:	f7ff ffe9 	bl	2e24 <z_arm_clear_arm_mpu_config>
#endif /* CONFIG_CPU_HAS_ARM_MPU */

	/* Disable NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICER); i++) {
		NVIC->ICER[i] = 0xFFFFFFFF;
    2e52:	4b14      	ldr	r3, [pc, #80]	; (2ea4 <z_arm_init_arch_hw_at_boot+0x60>)
    2e54:	f04f 32ff 	mov.w	r2, #4294967295
    2e58:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    2e5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    2e60:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    2e64:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    2e68:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    2e6c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    2e70:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    2e74:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	}
	/* Clear pending NVIC interrupts */
	for (uint8_t i = 0; i < ARRAY_SIZE(NVIC->ICPR); i++) {
		NVIC->ICPR[i] = 0xFFFFFFFF;
    2e78:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    2e7c:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    2e80:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    2e84:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
    2e88:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
    2e8c:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    2e90:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
    2e94:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c
  __ASM volatile ("cpsie i" : : : "memory");
    2e98:	b662      	cpsie	i
  __ASM volatile ("dsb 0xF":::"memory");
    2e9a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2e9e:	f3bf 8f6f 	isb	sy
	/* Restore Interrupts */
	__enable_irq();

	__DSB();
	__ISB();
}
    2ea2:	bd08      	pop	{r3, pc}
    2ea4:	e000e100 	.word	0xe000e100

00002ea8 <z_impl_k_thread_abort>:
#include <wait_q.h>
#include <sys/__assert.h>

void z_impl_k_thread_abort(k_tid_t thread)
{
	if (_current == thread) {
    2ea8:	4b06      	ldr	r3, [pc, #24]	; (2ec4 <z_impl_k_thread_abort+0x1c>)
    2eaa:	689b      	ldr	r3, [r3, #8]
    2eac:	4283      	cmp	r3, r0
    2eae:	d107      	bne.n	2ec0 <z_impl_k_thread_abort+0x18>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    2eb0:	f3ef 8305 	mrs	r3, IPSR
		if (arch_is_in_isr()) {
    2eb4:	b123      	cbz	r3, 2ec0 <z_impl_k_thread_abort+0x18>
			 * should no longer run after we return, so
			 * Trigger PendSV, in case we are in one of the
			 * situations where the isr check is true but there
			 * is not an implicit scheduler invocation.
			 */
			SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
    2eb6:	4a04      	ldr	r2, [pc, #16]	; (2ec8 <z_impl_k_thread_abort+0x20>)
    2eb8:	6853      	ldr	r3, [r2, #4]
    2eba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    2ebe:	6053      	str	r3, [r2, #4]
		}
	}

	z_thread_abort(thread);
    2ec0:	f004 bd2a 	b.w	7918 <z_thread_abort>
    2ec4:	20000cb0 	.word	0x20000cb0
    2ec8:	e000ed00 	.word	0xe000ed00

00002ecc <z_arm_configure_static_mpu_regions>:
	/* Configure the static MPU regions within firmware SRAM boundaries.
	 * Start address of the image is given by _image_ram_start. The end
	 * of the firmware SRAM area is marked by __kernel_ram_end, taking
	 * into account the unused SRAM area, as well.
	 */
	arm_core_mpu_configure_static_mpu_regions(static_regions,
    2ecc:	4b02      	ldr	r3, [pc, #8]	; (2ed8 <z_arm_configure_static_mpu_regions+0xc>)
    2ece:	4a03      	ldr	r2, [pc, #12]	; (2edc <z_arm_configure_static_mpu_regions+0x10>)
    2ed0:	4803      	ldr	r0, [pc, #12]	; (2ee0 <z_arm_configure_static_mpu_regions+0x14>)
    2ed2:	2101      	movs	r1, #1
    2ed4:	f000 b868 	b.w	2fa8 <arm_core_mpu_configure_static_mpu_regions>
    2ed8:	20040000 	.word	0x20040000
    2edc:	20000000 	.word	0x20000000
    2ee0:	0000a364 	.word	0x0000a364

00002ee4 <z_arm_configure_dynamic_mpu_regions>:
#endif /* CONFIG_USERSPACE */
	{
		/* A supervisor thread only has the normal thread stack to
		 * protect with a stack guard.
		 */
		guard_start = thread->stack_info.start - guard_size;
    2ee4:	6e82      	ldr	r2, [r0, #104]	; 0x68
	}

	__ASSERT(region_num < _MAX_DYNAMIC_MPU_REGIONS_NUM,
		"Out-of-bounds error for dynamic region map.");

	dynamic_regions[region_num].start = guard_start;
    2ee6:	4b05      	ldr	r3, [pc, #20]	; (2efc <z_arm_configure_dynamic_mpu_regions+0x18>)
		guard_start = thread->stack_info.start - guard_size;
    2ee8:	3a20      	subs	r2, #32
	dynamic_regions[region_num].start = guard_start;
    2eea:	601a      	str	r2, [r3, #0]
	dynamic_regions[region_num].size = guard_size;
	dynamic_regions[region_num].attr = K_MEM_PARTITION_P_RO_U_NA;
    2eec:	4a04      	ldr	r2, [pc, #16]	; (2f00 <z_arm_configure_dynamic_mpu_regions+0x1c>)
    2eee:	2120      	movs	r1, #32
    2ef0:	e9c3 1201 	strd	r1, r2, [r3, #4]

	region_num++;
#endif /* CONFIG_MPU_STACK_GUARD */

	/* Configure the dynamic MPU regions */
	arm_core_mpu_configure_dynamic_mpu_regions(dynamic_regions,
    2ef4:	4618      	mov	r0, r3
    2ef6:	2101      	movs	r1, #1
    2ef8:	f000 b87e 	b.w	2ff8 <arm_core_mpu_configure_dynamic_mpu_regions>
    2efc:	20000b40 	.word	0x20000b40
    2f00:	150b0000 	.word	0x150b0000

00002f04 <mpu_configure_regions>:
 * sanity check of the memory regions to be programmed.
 */
static int mpu_configure_regions(const struct z_arm_mpu_partition
	regions[], uint8_t regions_num, uint8_t start_reg_index,
	bool do_sanity_check)
{
    2f04:	b5f0      	push	{r4, r5, r6, r7, lr}
#endif /* CPU_CORTEX_M0PLUS | CPU_CORTEX_M3 | CPU_CORTEX_M4 */
}

static inline void set_region_number(uint32_t index)
{
	MPU->RNR = index;
    2f06:	4f1e      	ldr	r7, [pc, #120]	; (2f80 <mpu_configure_regions+0x7c>)
	int i;
	int reg_index = start_reg_index;

	for (i = 0; i < regions_num; i++) {
    2f08:	2600      	movs	r6, #0
    2f0a:	428e      	cmp	r6, r1
    2f0c:	db01      	blt.n	2f12 <mpu_configure_regions+0xe>
		/* Increment number of programmed MPU indices. */
		reg_index++;
	}

	return reg_index;
}
    2f0e:	4610      	mov	r0, r2
    2f10:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (regions[i].size == 0U) {
    2f12:	6844      	ldr	r4, [r0, #4]
    2f14:	b384      	cbz	r4, 2f78 <mpu_configure_regions+0x74>
		if (do_sanity_check &&
    2f16:	b153      	cbz	r3, 2f2e <mpu_configure_regions+0x2a>
	 * and greater or equal to the minimum
	 * MPU region size. Start address of the
	 * partition must align with size.
	 */
	int partition_is_valid =
		((part->size & (part->size - 1U)) == 0U)
    2f18:	f104 3cff 	add.w	ip, r4, #4294967295
		&&
		(part->size >= CONFIG_ARM_MPU_REGION_MIN_ALIGN_AND_SIZE)
		&&
    2f1c:	ea14 0f0c 	tst.w	r4, ip
    2f20:	d118      	bne.n	2f54 <mpu_configure_regions+0x50>
		&&
    2f22:	2c1f      	cmp	r4, #31
    2f24:	d916      	bls.n	2f54 <mpu_configure_regions+0x50>
		((part->start & (part->size - 1U)) == 0U);
    2f26:	6805      	ldr	r5, [r0, #0]
		&&
    2f28:	ea1c 0f05 	tst.w	ip, r5
    2f2c:	d112      	bne.n	2f54 <mpu_configure_regions+0x50>
 * to that power-of-two value.
 */
static inline uint32_t size_to_mpu_rasr_size(uint32_t size)
{
	/* The minimal supported region size is 32 bytes */
	if (size <= 32U) {
    2f2e:	2c20      	cmp	r4, #32
	region_conf.base = new_region->start;
    2f30:	6805      	ldr	r5, [r0, #0]
	get_region_attr_from_mpu_partition_info(&region_conf.attr,
    2f32:	f8d0 c008 	ldr.w	ip, [r0, #8]
		reg_index = mpu_configure_region(reg_index, &regions[i]);
    2f36:	b2d2      	uxtb	r2, r2
    2f38:	d90f      	bls.n	2f5a <mpu_configure_regions+0x56>
	/*
	 * A size value greater than 2^31 could not be handled by
	 * round_up_to_next_power_of_two() properly. We handle
	 * it separately here.
	 */
	if (size > (1UL << 31)) {
    2f3a:	f1b4 4f00 	cmp.w	r4, #2147483648	; 0x80000000
    2f3e:	d80e      	bhi.n	2f5e <mpu_configure_regions+0x5a>
		return REGION_4G;
	}

	return ((32 - __builtin_clz(size - 1U) - 2 + 1) << MPU_RASR_SIZE_Pos) &
    2f40:	3c01      	subs	r4, #1
    2f42:	fab4 f484 	clz	r4, r4
    2f46:	f1c4 041f 	rsb	r4, r4, #31
    2f4a:	0064      	lsls	r4, r4, #1
	if (index > (get_num_regions() - 1U)) {
    2f4c:	2a07      	cmp	r2, #7
#if defined(CONFIG_CPU_CORTEX_R)
	(void) size;

	p_attr->rasr = attr->rasr_attr;
#else
	p_attr->rasr = attr->rasr_attr | size_to_mpu_rasr_size(size);
    2f4e:	ea4c 0404 	orr.w	r4, ip, r4
    2f52:	d906      	bls.n	2f62 <mpu_configure_regions+0x5e>
			return -EINVAL;
    2f54:	f06f 0215 	mvn.w	r2, #21
    2f58:	e7d9      	b.n	2f0e <mpu_configure_regions+0xa>
		return REGION_32B;
    2f5a:	2408      	movs	r4, #8
    2f5c:	e7f6      	b.n	2f4c <mpu_configure_regions+0x48>
		return REGION_4G;
    2f5e:	243e      	movs	r4, #62	; 0x3e
    2f60:	e7f4      	b.n	2f4c <mpu_configure_regions+0x48>
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2f62:	f025 051f 	bic.w	r5, r5, #31
				| MPU_RBAR_VALID_Msk | index;
    2f66:	4315      	orrs	r5, r2
    2f68:	f045 0510 	orr.w	r5, r5, #16
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2f6c:	f044 0401 	orr.w	r4, r4, #1
    2f70:	60ba      	str	r2, [r7, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    2f72:	60fd      	str	r5, [r7, #12]
		reg_index++;
    2f74:	3201      	adds	r2, #1
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    2f76:	613c      	str	r4, [r7, #16]
	for (i = 0; i < regions_num; i++) {
    2f78:	3601      	adds	r6, #1
    2f7a:	300c      	adds	r0, #12
    2f7c:	e7c5      	b.n	2f0a <mpu_configure_regions+0x6>
    2f7e:	bf00      	nop
    2f80:	e000ed90 	.word	0xe000ed90

00002f84 <arm_core_mpu_enable>:
void arm_core_mpu_enable(void)
{
	/* Enable MPU and use the default memory map as a
	 * background region for privileged software access.
	 */
	MPU->CTRL = MPU_CTRL_ENABLE_Msk | MPU_CTRL_PRIVDEFENA_Msk;
    2f84:	4b03      	ldr	r3, [pc, #12]	; (2f94 <arm_core_mpu_enable+0x10>)
    2f86:	2205      	movs	r2, #5
    2f88:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dsb 0xF":::"memory");
    2f8a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    2f8e:	f3bf 8f6f 	isb	sy

	/* Make sure that all the registers are set before proceeding */
	__DSB();
	__ISB();
}
    2f92:	4770      	bx	lr
    2f94:	e000ed90 	.word	0xe000ed90

00002f98 <arm_core_mpu_disable>:
  __ASM volatile ("dmb 0xF":::"memory");
    2f98:	f3bf 8f5f 	dmb	sy
{
	/* Force any outstanding transfers to complete before disabling MPU */
	__DMB();

	/* Disable MPU */
	MPU->CTRL = 0;
    2f9c:	4b01      	ldr	r3, [pc, #4]	; (2fa4 <arm_core_mpu_disable+0xc>)
    2f9e:	2200      	movs	r2, #0
    2fa0:	605a      	str	r2, [r3, #4]
}
    2fa2:	4770      	bx	lr
    2fa4:	e000ed90 	.word	0xe000ed90

00002fa8 <arm_core_mpu_configure_static_mpu_regions>:
 * @brief configure fixed (static) MPU regions.
 */
void arm_core_mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_start, const uint32_t background_area_end)
{
    2fa8:	b538      	push	{r3, r4, r5, lr}
static int mpu_configure_static_mpu_regions(const struct z_arm_mpu_partition
	static_regions[], const uint8_t regions_num,
	const uint32_t background_area_base,
	const uint32_t background_area_end)
{
	int mpu_reg_index = static_regions_num;
    2faa:	4d0e      	ldr	r5, [pc, #56]	; (2fe4 <arm_core_mpu_configure_static_mpu_regions+0x3c>)
	 * programmed on top of SRAM region configuration.
	 */
	ARG_UNUSED(background_area_base);
	ARG_UNUSED(background_area_end);

	mpu_reg_index = mpu_configure_regions(static_regions,
    2fac:	2301      	movs	r3, #1
    2fae:	782a      	ldrb	r2, [r5, #0]
    2fb0:	460c      	mov	r4, r1
    2fb2:	f7ff ffa7 	bl	2f04 <mpu_configure_regions>
		regions_num, mpu_reg_index, true);

	static_regions_num = mpu_reg_index;
    2fb6:	7028      	strb	r0, [r5, #0]
	if (mpu_configure_static_mpu_regions(static_regions, regions_num,
    2fb8:	3016      	adds	r0, #22
    2fba:	d111      	bne.n	2fe0 <arm_core_mpu_configure_static_mpu_regions+0x38>
					       background_area_start, background_area_end) == -EINVAL) {

		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    2fbc:	f240 1311 	movw	r3, #273	; 0x111
    2fc0:	4a09      	ldr	r2, [pc, #36]	; (2fe8 <arm_core_mpu_configure_static_mpu_regions+0x40>)
    2fc2:	490a      	ldr	r1, [pc, #40]	; (2fec <arm_core_mpu_configure_static_mpu_regions+0x44>)
    2fc4:	480a      	ldr	r0, [pc, #40]	; (2ff0 <arm_core_mpu_configure_static_mpu_regions+0x48>)
    2fc6:	f006 fc0e 	bl	97e6 <printk>
    2fca:	4621      	mov	r1, r4
    2fcc:	4809      	ldr	r0, [pc, #36]	; (2ff4 <arm_core_mpu_configure_static_mpu_regions+0x4c>)
    2fce:	f006 fc0a 	bl	97e6 <printk>
			regions_num);
	}
}
    2fd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		__ASSERT(0, "Configuring %u static MPU regions failed\n",
    2fd6:	4804      	ldr	r0, [pc, #16]	; (2fe8 <arm_core_mpu_configure_static_mpu_regions+0x40>)
    2fd8:	f240 1111 	movw	r1, #273	; 0x111
    2fdc:	f006 ba14 	b.w	9408 <assert_post_action>
}
    2fe0:	bd38      	pop	{r3, r4, r5, pc}
    2fe2:	bf00      	nop
    2fe4:	20000d26 	.word	0x20000d26
    2fe8:	0000acb5 	.word	0x0000acb5
    2fec:	0000b103 	.word	0x0000b103
    2ff0:	0000a76d 	.word	0x0000a76d
    2ff4:	0000acec 	.word	0x0000acec

00002ff8 <arm_core_mpu_configure_dynamic_mpu_regions>:
/**
 * @brief configure dynamic MPU regions.
 */
void arm_core_mpu_configure_dynamic_mpu_regions(const struct z_arm_mpu_partition
	dynamic_regions[], uint8_t regions_num)
{
    2ff8:	b510      	push	{r4, lr}

	/* In ARMv7-M architecture the dynamic regions are
	 * programmed on top of existing SRAM region configuration.
	 */

	mpu_reg_index = mpu_configure_regions(dynamic_regions,
    2ffa:	4a12      	ldr	r2, [pc, #72]	; (3044 <arm_core_mpu_configure_dynamic_mpu_regions+0x4c>)
    2ffc:	2300      	movs	r3, #0
    2ffe:	7812      	ldrb	r2, [r2, #0]
    3000:	460c      	mov	r4, r1
    3002:	f7ff ff7f 	bl	2f04 <mpu_configure_regions>
		regions_num, mpu_reg_index, false);

	if (mpu_reg_index != -EINVAL) {
    3006:	f110 0f16 	cmn.w	r0, #22
    300a:	d008      	beq.n	301e <arm_core_mpu_configure_dynamic_mpu_regions+0x26>
  MPU->RNR = rnr;
    300c:	4b0e      	ldr	r3, [pc, #56]	; (3048 <arm_core_mpu_configure_dynamic_mpu_regions+0x50>)
  MPU->RASR = 0U;
    300e:	2200      	movs	r2, #0

		/* Disable the non-programmed MPU regions. */
		for (int i = mpu_reg_index; i < get_num_regions(); i++) {
    3010:	2807      	cmp	r0, #7
    3012:	dd00      	ble.n	3016 <arm_core_mpu_configure_dynamic_mpu_regions+0x1e>
		== -EINVAL) {

		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
			regions_num);
	}
}
    3014:	bd10      	pop	{r4, pc}
  MPU->RNR = rnr;
    3016:	6098      	str	r0, [r3, #8]
  MPU->RASR = 0U;
    3018:	611a      	str	r2, [r3, #16]
    301a:	3001      	adds	r0, #1
    301c:	e7f8      	b.n	3010 <arm_core_mpu_configure_dynamic_mpu_regions+0x18>
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    301e:	4a0b      	ldr	r2, [pc, #44]	; (304c <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
    3020:	490b      	ldr	r1, [pc, #44]	; (3050 <arm_core_mpu_configure_dynamic_mpu_regions+0x58>)
    3022:	480c      	ldr	r0, [pc, #48]	; (3054 <arm_core_mpu_configure_dynamic_mpu_regions+0x5c>)
    3024:	f44f 7398 	mov.w	r3, #304	; 0x130
    3028:	f006 fbdd 	bl	97e6 <printk>
    302c:	4621      	mov	r1, r4
    302e:	480a      	ldr	r0, [pc, #40]	; (3058 <arm_core_mpu_configure_dynamic_mpu_regions+0x60>)
    3030:	f006 fbd9 	bl	97e6 <printk>
}
    3034:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		__ASSERT(0, "Configuring %u dynamic MPU regions failed\n",
    3038:	4804      	ldr	r0, [pc, #16]	; (304c <arm_core_mpu_configure_dynamic_mpu_regions+0x54>)
    303a:	f44f 7198 	mov.w	r1, #304	; 0x130
    303e:	f006 b9e3 	b.w	9408 <assert_post_action>
    3042:	bf00      	nop
    3044:	20000d26 	.word	0x20000d26
    3048:	e000ed90 	.word	0xe000ed90
    304c:	0000acb5 	.word	0x0000acb5
    3050:	0000b103 	.word	0x0000b103
    3054:	0000a76d 	.word	0x0000a76d
    3058:	0000ad18 	.word	0x0000ad18

0000305c <z_arm_mpu_init>:
 */
int z_arm_mpu_init(void)
{
	uint32_t r_index;

	if (mpu_config.num_regions > get_num_regions()) {
    305c:	4925      	ldr	r1, [pc, #148]	; (30f4 <z_arm_mpu_init+0x98>)
{
    305e:	b510      	push	{r4, lr}
	if (mpu_config.num_regions > get_num_regions()) {
    3060:	680c      	ldr	r4, [r1, #0]
    3062:	2c08      	cmp	r4, #8
    3064:	d913      	bls.n	308e <z_arm_mpu_init+0x32>
		 * what is supported by hardware. As this operation
		 * is executed during system (pre-kernel) initialization,
		 * we want to ensure we can detect an attempt to
		 * perform invalid configuration.
		 */
		__ASSERT(0,
    3066:	f44f 73a4 	mov.w	r3, #328	; 0x148
    306a:	4a23      	ldr	r2, [pc, #140]	; (30f8 <z_arm_mpu_init+0x9c>)
    306c:	4923      	ldr	r1, [pc, #140]	; (30fc <z_arm_mpu_init+0xa0>)
    306e:	4824      	ldr	r0, [pc, #144]	; (3100 <z_arm_mpu_init+0xa4>)
    3070:	f006 fbb9 	bl	97e6 <printk>
    3074:	4823      	ldr	r0, [pc, #140]	; (3104 <z_arm_mpu_init+0xa8>)
    3076:	2208      	movs	r2, #8
    3078:	4621      	mov	r1, r4
    307a:	f006 fbb4 	bl	97e6 <printk>
    307e:	481e      	ldr	r0, [pc, #120]	; (30f8 <z_arm_mpu_init+0x9c>)
    3080:	f44f 71a4 	mov.w	r1, #328	; 0x148
    3084:	f006 f9c0 	bl	9408 <assert_post_action>
			"Request to configure: %u regions (supported: %u)\n",
			mpu_config.num_regions,
			get_num_regions()
		);
		return -1;
    3088:	f04f 30ff 	mov.w	r0, #4294967295
		NUM_MPU_REGIONS,
		"Invalid number of MPU regions\n");
#endif /* CORTEX_M0PLUS || CPU_CORTEX_M3 || CPU_CORTEX_M4 */

	return 0;
}
    308c:	bd10      	pop	{r4, pc}
	arm_core_mpu_disable();
    308e:	f7ff ff83 	bl	2f98 <arm_core_mpu_disable>
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    3092:	6848      	ldr	r0, [r1, #4]
    3094:	491c      	ldr	r1, [pc, #112]	; (3108 <z_arm_mpu_init+0xac>)
    3096:	2200      	movs	r2, #0
    3098:	4294      	cmp	r4, r2
    309a:	f100 000c 	add.w	r0, r0, #12
    309e:	d119      	bne.n	30d4 <z_arm_mpu_init+0x78>
	static_regions_num = mpu_config.num_regions;
    30a0:	4b1a      	ldr	r3, [pc, #104]	; (310c <z_arm_mpu_init+0xb0>)
    30a2:	701c      	strb	r4, [r3, #0]
	arm_core_mpu_enable();
    30a4:	f7ff ff6e 	bl	2f84 <arm_core_mpu_enable>
	__ASSERT(
    30a8:	680b      	ldr	r3, [r1, #0]
    30aa:	f3c3 2307 	ubfx	r3, r3, #8, #8
    30ae:	2b08      	cmp	r3, #8
    30b0:	d00e      	beq.n	30d0 <z_arm_mpu_init+0x74>
    30b2:	4917      	ldr	r1, [pc, #92]	; (3110 <z_arm_mpu_init+0xb4>)
    30b4:	4a10      	ldr	r2, [pc, #64]	; (30f8 <z_arm_mpu_init+0x9c>)
    30b6:	4812      	ldr	r0, [pc, #72]	; (3100 <z_arm_mpu_init+0xa4>)
    30b8:	f44f 73d4 	mov.w	r3, #424	; 0x1a8
    30bc:	f006 fb93 	bl	97e6 <printk>
    30c0:	4814      	ldr	r0, [pc, #80]	; (3114 <z_arm_mpu_init+0xb8>)
    30c2:	f006 fb90 	bl	97e6 <printk>
    30c6:	480c      	ldr	r0, [pc, #48]	; (30f8 <z_arm_mpu_init+0x9c>)
    30c8:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
    30cc:	f006 f99c 	bl	9408 <assert_post_action>
	return 0;
    30d0:	2000      	movs	r0, #0
    30d2:	e7db      	b.n	308c <z_arm_mpu_init+0x30>
    30d4:	608a      	str	r2, [r1, #8]
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    30d6:	f850 3c0c 	ldr.w	r3, [r0, #-12]
    30da:	f023 031f 	bic.w	r3, r3, #31
				| MPU_RBAR_VALID_Msk | index;
    30de:	4313      	orrs	r3, r2
    30e0:	f043 0310 	orr.w	r3, r3, #16
	MPU->RBAR = (region_conf->base & MPU_RBAR_ADDR_Msk)
    30e4:	60cb      	str	r3, [r1, #12]
	MPU->RASR = region_conf->attr.rasr | MPU_RASR_ENABLE_Msk;
    30e6:	f850 3c04 	ldr.w	r3, [r0, #-4]
    30ea:	f043 0301 	orr.w	r3, r3, #1
    30ee:	610b      	str	r3, [r1, #16]
	for (r_index = 0U; r_index < mpu_config.num_regions; r_index++) {
    30f0:	3201      	adds	r2, #1
    30f2:	e7d1      	b.n	3098 <z_arm_mpu_init+0x3c>
    30f4:	0000a370 	.word	0x0000a370
    30f8:	0000acb5 	.word	0x0000acb5
    30fc:	0000b103 	.word	0x0000b103
    3100:	0000a76d 	.word	0x0000a76d
    3104:	0000ad45 	.word	0x0000ad45
    3108:	e000ed90 	.word	0xe000ed90
    310c:	20000d26 	.word	0x20000d26
    3110:	0000ad79 	.word	0x0000ad79
    3114:	0000adc9 	.word	0x0000adc9

00003118 <__stdout_hook_install>:

static int (*_stdout_hook)(int) = _stdout_hook_default;

void __stdout_hook_install(int (*hook)(int))
{
	_stdout_hook = hook;
    3118:	4b01      	ldr	r3, [pc, #4]	; (3120 <__stdout_hook_install+0x8>)
    311a:	6018      	str	r0, [r3, #0]
}
    311c:	4770      	bx	lr
    311e:	bf00      	nop
    3120:	200000d4 	.word	0x200000d4

00003124 <nordicsemi_nrf52_init>:
	__asm__ volatile(
    3124:	f04f 0320 	mov.w	r3, #32
    3128:	f3ef 8111 	mrs	r1, BASEPRI
    312c:	f383 8812 	msr	BASEPRI_MAX, r3
    3130:	f3bf 8f6f 	isb	sy

	key = irq_lock();

#ifdef CONFIG_NRF_ENABLE_ICACHE
	/* Enable the instruction cache */
	NRF_NVMC->ICACHECNF = NVMC_ICACHECNF_CACHEEN_Msk;
    3134:	4a0f      	ldr	r2, [pc, #60]	; (3174 <nordicsemi_nrf52_init+0x50>)
    3136:	2301      	movs	r3, #1
    3138:	f8c2 3540 	str.w	r3, [r2, #1344]	; 0x540
#endif

#if NRF_POWER_HAS_DCDCEN
NRF_STATIC_INLINE void nrf_power_dcdcen_set(NRF_POWER_Type * p_reg, bool enable)
{
    p_reg->DCDCEN = (enable ? POWER_DCDCEN_DCDCEN_Enabled : POWER_DCDCEN_DCDCEN_Disabled) <<
    313c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    3140:	f8c2 3578 	str.w	r3, [r2, #1400]	; 0x578
{
    #ifndef NRF52_SERIES
        return false;
    #else
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    3144:	4a0c      	ldr	r2, [pc, #48]	; (3178 <nordicsemi_nrf52_init+0x54>)
            uint32_t var2 = *(uint32_t *)0x10000134ul;
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    3146:	6812      	ldr	r2, [r2, #0]
    3148:	2a08      	cmp	r2, #8
    314a:	d108      	bne.n	315e <nordicsemi_nrf52_init+0x3a>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    314c:	4a0b      	ldr	r2, [pc, #44]	; (317c <nordicsemi_nrf52_init+0x58>)
    314e:	6812      	ldr	r2, [r2, #0]
            {
                switch(var2)
    3150:	2a05      	cmp	r2, #5
    3152:	d804      	bhi.n	315e <nordicsemi_nrf52_init+0x3a>
#endif // defined(POWER_RAM_POWER_S0POWER_Msk)

#if NRF_POWER_HAS_DCDCEN_VDDH
NRF_STATIC_INLINE void nrf_power_dcdcen_vddh_set(NRF_POWER_Type * p_reg, bool enable)
{
    if (enable && nrf52_errata_197())
    3154:	480a      	ldr	r0, [pc, #40]	; (3180 <nordicsemi_nrf52_init+0x5c>)
    3156:	5c82      	ldrb	r2, [r0, r2]
    3158:	b10a      	cbz	r2, 315e <nordicsemi_nrf52_init+0x3a>
    {
        // Workaround for anomaly 197 "POWER: DCDC of REG0 not functional".
        *(volatile uint32_t *)0x40000638ul = 1ul;
    315a:	4a0a      	ldr	r2, [pc, #40]	; (3184 <nordicsemi_nrf52_init+0x60>)
    315c:	6013      	str	r3, [r2, #0]
    }
    p_reg->DCDCEN0 = (enable ? POWER_DCDCEN0_DCDCEN_Enabled : POWER_DCDCEN0_DCDCEN_Disabled) <<
    315e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3162:	2201      	movs	r2, #1
    3164:	f8c3 2580 	str.w	r2, [r3, #1408]	; 0x580
	__asm__ volatile(
    3168:	f381 8811 	msr	BASEPRI, r1
    316c:	f3bf 8f6f 	isb	sy
	NMI_INIT();

	irq_unlock(key);

	return 0;
}
    3170:	2000      	movs	r0, #0
    3172:	4770      	bx	lr
    3174:	4001e000 	.word	0x4001e000
    3178:	10000130 	.word	0x10000130
    317c:	10000134 	.word	0x10000134
    3180:	0000adf9 	.word	0x0000adf9
    3184:	40000638 	.word	0x40000638

00003188 <sys_arch_reboot>:
    *p_gpregret = val;
    3188:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    318c:	b2c0      	uxtb	r0, r0
    318e:	f8c3 051c 	str.w	r0, [r3, #1308]	; 0x51c
  __ASM volatile ("dsb 0xF":::"memory");
    3192:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    3196:	4905      	ldr	r1, [pc, #20]	; (31ac <sys_arch_reboot+0x24>)
    3198:	4b05      	ldr	r3, [pc, #20]	; (31b0 <sys_arch_reboot+0x28>)
    319a:	68ca      	ldr	r2, [r1, #12]
    319c:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    31a0:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    31a2:	60cb      	str	r3, [r1, #12]
    31a4:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    31a8:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    31aa:	e7fd      	b.n	31a8 <sys_arch_reboot+0x20>
    31ac:	e000ed00 	.word	0xe000ed00
    31b0:	05fa0004 	.word	0x05fa0004

000031b4 <arch_busy_wait>:

#else // NRFX_CHECK(NRFX_DELAY_DWT_BASED)

NRF_STATIC_INLINE void nrfx_coredep_delay_us(uint32_t time_us)
{
    if (time_us == 0)
    31b4:	b120      	cbz	r0, 31c0 <arch_busy_wait+0xc>
    };

    typedef void (* delay_func_t)(uint32_t);
    const delay_func_t delay_cycles =
        // Set LSB to 1 to execute the code in the Thumb mode.
        (delay_func_t)((((uint32_t)delay_machine_code) | 1));
    31b6:	4b03      	ldr	r3, [pc, #12]	; (31c4 <arch_busy_wait+0x10>)
    uint32_t cycles = time_us * NRFX_DELAY_CPU_FREQ_MHZ;
    delay_cycles(cycles);
    31b8:	0180      	lsls	r0, r0, #6
    31ba:	f043 0301 	orr.w	r3, r3, #1
    31be:	4718      	bx	r3

void arch_busy_wait(uint32_t time_us)
{
	nrfx_coredep_delay_us(time_us);
}
    31c0:	4770      	bx	lr
    31c2:	bf00      	nop
    31c4:	0000a330 	.word	0x0000a330

000031c8 <adc_context_start_sampling.isra.0>:
    return (p_reg->STATUS == (SAADC_STATUS_STATUS_Busy << SAADC_STATUS_STATUS_Pos));
}

NRF_STATIC_INLINE void nrf_saadc_enable(NRF_SAADC_Type * p_reg)
{
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Enabled << SAADC_ENABLE_ENABLE_Pos);
    31c8:	4a05      	ldr	r2, [pc, #20]	; (31e0 <adc_context_start_sampling.isra.0+0x18>)
    31ca:	2301      	movs	r3, #1
    31cc:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500

static void adc_context_start_sampling(struct adc_context *ctx)
{
	nrf_saadc_enable(NRF_SAADC);

	if (ctx->sequence.calibrate) {
    31d0:	b108      	cbz	r0, 31d6 <adc_context_start_sampling.isra.0+0xe>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    31d2:	60d3      	str	r3, [r2, #12]
}
    31d4:	4770      	bx	lr
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    31d6:	6013      	str	r3, [r2, #0]
    31d8:	4a02      	ldr	r2, [pc, #8]	; (31e4 <adc_context_start_sampling.isra.0+0x1c>)
    31da:	6013      	str	r3, [r2, #0]
				       NRF_SAADC_TASK_CALIBRATEOFFSET);
	} else {
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_START);
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}
    31dc:	4770      	bx	lr
    31de:	bf00      	nop
    31e0:	40007000 	.word	0x40007000
    31e4:	40007004 	.word	0x40007004

000031e8 <adc_nrfx_channel_setup>:
	uint8_t channel_id = channel_cfg->channel_id;
    31e8:	7908      	ldrb	r0, [r1, #4]
{
    31ea:	b570      	push	{r4, r5, r6, lr}
	uint8_t channel_id = channel_cfg->channel_id;
    31ec:	f000 041f 	and.w	r4, r0, #31
	if (channel_id >= SAADC_CH_NUM) {
    31f0:	2c07      	cmp	r4, #7
    31f2:	d81f      	bhi.n	3234 <adc_nrfx_channel_setup+0x4c>
	switch (channel_cfg->gain) {
    31f4:	780b      	ldrb	r3, [r1, #0]
    31f6:	2b09      	cmp	r3, #9
    31f8:	d81c      	bhi.n	3234 <adc_nrfx_channel_setup+0x4c>
    31fa:	e8df f003 	tbb	[pc, r3]
    31fe:	0606      	.short	0x0606
    3200:	1b060606 	.word	0x1b060606
    3204:	201b1e05 	.word	0x201b1e05
		config.gain = NRF_SAADC_GAIN1;
    3208:	2305      	movs	r3, #5
	switch (channel_cfg->reference) {
    320a:	784a      	ldrb	r2, [r1, #1]
    320c:	2a03      	cmp	r2, #3
    320e:	d018      	beq.n	3242 <adc_nrfx_channel_setup+0x5a>
    3210:	2a04      	cmp	r2, #4
    3212:	d10f      	bne.n	3234 <adc_nrfx_channel_setup+0x4c>
    3214:	2500      	movs	r5, #0
	switch (channel_cfg->acquisition_time) {
    3216:	884a      	ldrh	r2, [r1, #2]
    3218:	f244 060a 	movw	r6, #16394	; 0x400a
    321c:	42b2      	cmp	r2, r6
    321e:	d044      	beq.n	32aa <adc_nrfx_channel_setup+0xc2>
    3220:	d811      	bhi.n	3246 <adc_nrfx_channel_setup+0x5e>
    3222:	f244 0603 	movw	r6, #16387	; 0x4003
    3226:	42b2      	cmp	r2, r6
    3228:	d03b      	beq.n	32a2 <adc_nrfx_channel_setup+0xba>
    322a:	f244 0605 	movw	r6, #16389	; 0x4005
    322e:	42b2      	cmp	r2, r6
    3230:	d039      	beq.n	32a6 <adc_nrfx_channel_setup+0xbe>
    3232:	b3d2      	cbz	r2, 32aa <adc_nrfx_channel_setup+0xc2>
    3234:	f06f 0015 	mvn.w	r0, #21
    3238:	e032      	b.n	32a0 <adc_nrfx_channel_setup+0xb8>
		config.gain = NRF_SAADC_GAIN2;
    323a:	2306      	movs	r3, #6
		break;
    323c:	e7e5      	b.n	320a <adc_nrfx_channel_setup+0x22>
		config.gain = NRF_SAADC_GAIN4;
    323e:	2307      	movs	r3, #7
		break;
    3240:	e7e3      	b.n	320a <adc_nrfx_channel_setup+0x22>
		config.reference = NRF_SAADC_REFERENCE_VDD4;
    3242:	2501      	movs	r5, #1
    3244:	e7e7      	b.n	3216 <adc_nrfx_channel_setup+0x2e>
	switch (channel_cfg->acquisition_time) {
    3246:	f244 0614 	movw	r6, #16404	; 0x4014
    324a:	42b2      	cmp	r2, r6
    324c:	d02f      	beq.n	32ae <adc_nrfx_channel_setup+0xc6>
    324e:	f244 0628 	movw	r6, #16424	; 0x4028
    3252:	42b2      	cmp	r2, r6
    3254:	d02d      	beq.n	32b2 <adc_nrfx_channel_setup+0xca>
    3256:	f244 060f 	movw	r6, #16399	; 0x400f
    325a:	42b2      	cmp	r2, r6
    325c:	d1ea      	bne.n	3234 <adc_nrfx_channel_setup+0x4c>
		config.acq_time = NRF_SAADC_ACQTIME_15US;
    325e:	2203      	movs	r2, #3
            ((config->resistor_p   << SAADC_CH_CONFIG_RESP_Pos)   & SAADC_CH_CONFIG_RESP_Msk)
            | ((config->resistor_n << SAADC_CH_CONFIG_RESN_Pos)   & SAADC_CH_CONFIG_RESN_Msk)
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
            | ((config->reference  << SAADC_CH_CONFIG_REFSEL_Pos) & SAADC_CH_CONFIG_REFSEL_Msk)
            | ((config->acq_time   << SAADC_CH_CONFIG_TACQ_Pos)   & SAADC_CH_CONFIG_TACQ_Msk)
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
    3260:	f3c0 1040 	ubfx	r0, r0, #5, #1
            | ((config->gain       << SAADC_CH_CONFIG_GAIN_Pos)   & SAADC_CH_CONFIG_GAIN_Msk)
    3264:	021b      	lsls	r3, r3, #8
            | ((config->mode       << SAADC_CH_CONFIG_MODE_Pos)   & SAADC_CH_CONFIG_MODE_Msk)
    3266:	ea43 5300 	orr.w	r3, r3, r0, lsl #20
    326a:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    326e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    p_reg->CH[channel].CONFIG =
    3272:	0122      	lsls	r2, r4, #4
    3274:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    3278:	f502 42e0 	add.w	r2, r2, #28672	; 0x7000
    p_reg->CH[channel].PSELP = pselp;
    327c:	2000      	movs	r0, #0
    p_reg->CH[channel].CONFIG =
    327e:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    p_reg->CH[channel].PSELN = pseln;
    3282:	0123      	lsls	r3, r4, #4
    3284:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    3288:	f503 43e0 	add.w	r3, r3, #28672	; 0x7000
    328c:	798a      	ldrb	r2, [r1, #6]
    328e:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CH[channel].PSELP = pselp;
    3292:	f8c3 0510 	str.w	r0, [r3, #1296]	; 0x510
	m_data.positive_inputs[channel_id] = channel_cfg->input_positive;
    3296:	4b08      	ldr	r3, [pc, #32]	; (32b8 <adc_nrfx_channel_setup+0xd0>)
    3298:	441c      	add	r4, r3
    329a:	794b      	ldrb	r3, [r1, #5]
    329c:	f884 30a8 	strb.w	r3, [r4, #168]	; 0xa8
}
    32a0:	bd70      	pop	{r4, r5, r6, pc}
	switch (channel_cfg->acquisition_time) {
    32a2:	2200      	movs	r2, #0
    32a4:	e7dc      	b.n	3260 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_5US;
    32a6:	2201      	movs	r2, #1
    32a8:	e7da      	b.n	3260 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_10US;
    32aa:	2202      	movs	r2, #2
    32ac:	e7d8      	b.n	3260 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_20US;
    32ae:	2204      	movs	r2, #4
    32b0:	e7d6      	b.n	3260 <adc_nrfx_channel_setup+0x78>
		config.acq_time = NRF_SAADC_ACQTIME_40US;
    32b2:	2205      	movs	r2, #5
    32b4:	e7d4      	b.n	3260 <adc_nrfx_channel_setup+0x78>
    32b6:	bf00      	nop
    32b8:	20000000 	.word	0x20000000

000032bc <start_read.isra.0>:
	}

	return 0;
}

static int start_read(const struct device *dev,
    32bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    32be:	4605      	mov	r5, r0
		      const struct adc_sequence *sequence)
{
	int error;
	uint32_t selected_channels = sequence->channels;
    32c0:	6840      	ldr	r0, [r0, #4]
	uint8_t channel_id;

	/* Signal an error if channel selection is invalid (no channels or
	 * a non-existing one is selected).
	 */
	if (!selected_channels ||
    32c2:	b910      	cbnz	r0, 32ca <start_read.isra.0+0xe>
				channel_id,
				NRF_SAADC_INPUT_DISABLED);
		}
	} while (++channel_id < SAADC_CH_NUM);

	error = set_resolution(sequence);
    32c4:	f06f 0015 	mvn.w	r0, #21
    32c8:	e09c      	b.n	3404 <start_read.isra.0+0x148>
	if (!selected_channels ||
    32ca:	f030 02ff 	bics.w	r2, r0, #255	; 0xff
    32ce:	d1f9      	bne.n	32c4 <start_read.isra.0+0x8>
    p_reg->CH[channel].PSELP = pselp;
    32d0:	4c57      	ldr	r4, [pc, #348]	; (3430 <start_read.isra.0+0x174>)
			if (m_data.positive_inputs[channel_id] == 0U) {
    32d2:	4f58      	ldr	r7, [pc, #352]	; (3434 <start_read.isra.0+0x178>)
	active_channels = 0U;
    32d4:	4611      	mov	r1, r2
		if (selected_channels & BIT(channel_id)) {
    32d6:	fa20 f302 	lsr.w	r3, r0, r2
    32da:	f013 0301 	ands.w	r3, r3, #1
    32de:	d033      	beq.n	3348 <start_read.isra.0+0x8c>
			if (m_data.positive_inputs[channel_id] == 0U) {
    32e0:	18bb      	adds	r3, r7, r2
    32e2:	f893 c0a8 	ldrb.w	ip, [r3, #168]	; 0xa8
    32e6:	f1bc 0f00 	cmp.w	ip, #0
    32ea:	d0eb      	beq.n	32c4 <start_read.isra.0+0x8>

NRF_STATIC_INLINE void nrf_saadc_burst_set(NRF_SAADC_Type *  p_reg,
                                           uint8_t           channel,
                                           nrf_saadc_burst_t burst)
{
    p_reg->CH[channel].CONFIG = (p_reg->CH[channel].CONFIG & ~SAADC_CH_CONFIG_BURST_Msk) |
    32ec:	eb04 1e02 	add.w	lr, r4, r2, lsl #4
			nrf_saadc_burst_set(NRF_SAADC, channel_id,
    32f0:	7c6e      	ldrb	r6, [r5, #17]
    32f2:	f8de 3518 	ldr.w	r3, [lr, #1304]	; 0x518
    32f6:	3e00      	subs	r6, #0
    32f8:	bf18      	it	ne
    32fa:	2601      	movne	r6, #1
    32fc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    3300:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
    3304:	f8ce 3518 	str.w	r3, [lr, #1304]	; 0x518
    p_reg->CH[channel].PSELP = pselp;
    3308:	f102 0351 	add.w	r3, r2, #81	; 0x51
    330c:	011b      	lsls	r3, r3, #4
			++active_channels;
    330e:	3101      	adds	r1, #1
    3310:	f844 c003 	str.w	ip, [r4, r3]
    3314:	b2c9      	uxtb	r1, r1
	} while (++channel_id < SAADC_CH_NUM);
    3316:	3201      	adds	r2, #1
    3318:	2a08      	cmp	r2, #8
    331a:	d1dc      	bne.n	32d6 <start_read.isra.0+0x1a>
	switch (sequence->resolution) {
    331c:	7c2b      	ldrb	r3, [r5, #16]
    331e:	3b08      	subs	r3, #8
    3320:	2b06      	cmp	r3, #6
    3322:	d8cf      	bhi.n	32c4 <start_read.isra.0+0x8>
    3324:	a201      	add	r2, pc, #4	; (adr r2, 332c <start_read.isra.0+0x70>)
    3326:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    332a:	bf00      	nop
    332c:	00003411 	.word	0x00003411
    3330:	000032c5 	.word	0x000032c5
    3334:	00003353 	.word	0x00003353
    3338:	000032c5 	.word	0x000032c5
    333c:	00003409 	.word	0x00003409
    3340:	000032c5 	.word	0x000032c5
    3344:	0000340d 	.word	0x0000340d
    3348:	f102 0651 	add.w	r6, r2, #81	; 0x51
    334c:	0136      	lsls	r6, r6, #4
    334e:	51a3      	str	r3, [r4, r6]
}
    3350:	e7e1      	b.n	3316 <start_read.isra.0+0x5a>
	error = set_resolution(sequence);
    3352:	2201      	movs	r2, #1
    p_reg->RESOLUTION = resolution;
    3354:	4b36      	ldr	r3, [pc, #216]	; (3430 <start_read.isra.0+0x174>)
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
    3356:	2901      	cmp	r1, #1
    3358:	f8c3 25f0 	str.w	r2, [r3, #1520]	; 0x5f0
	if (error) {
		return error;
	}

	error = set_oversampling(sequence, active_channels);
    335c:	7c6a      	ldrb	r2, [r5, #17]
	if ((active_channels > 1) && (sequence->oversampling > 0)) {
    335e:	d959      	bls.n	3414 <start_read.isra.0+0x158>
    3360:	2a00      	cmp	r2, #0
    3362:	d1af      	bne.n	32c4 <start_read.isra.0+0x8>
    p_reg->OVERSAMPLE = oversample;
    3364:	f8c3 25f4 	str.w	r2, [r3, #1524]	; 0x5f4
	if (sequence->options) {
    3368:	682a      	ldr	r2, [r5, #0]
	needed_buffer_size = active_channels * sizeof(nrf_saadc_value_t);
    336a:	004b      	lsls	r3, r1, #1
	if (sequence->options) {
    336c:	b112      	cbz	r2, 3374 <start_read.isra.0+0xb8>
		needed_buffer_size *= (1 + sequence->options->extra_samplings);
    336e:	8992      	ldrh	r2, [r2, #12]
    3370:	fb02 3303 	mla	r3, r2, r3, r3
	if (sequence->buffer_size < needed_buffer_size) {
    3374:	68ea      	ldr	r2, [r5, #12]
    3376:	429a      	cmp	r2, r3
    3378:	d356      	bcc.n	3428 <start_read.isra.0+0x16c>
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
    337a:	4b2d      	ldr	r3, [pc, #180]	; (3430 <start_read.isra.0+0x174>)
    337c:	68aa      	ldr	r2, [r5, #8]
    337e:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
}

static inline void adc_context_start_read(struct adc_context *ctx,
					  const struct adc_sequence *sequence)
{
	ctx->sequence = *sequence;
    3382:	462f      	mov	r7, r5
    p_reg->RESULT.MAXCNT = size;
    3384:	f8c3 1630 	str.w	r1, [r3, #1584]	; 0x630
    3388:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
    338a:	4c2a      	ldr	r4, [pc, #168]	; (3434 <start_read.isra.0+0x178>)
    338c:	f104 067c 	add.w	r6, r4, #124	; 0x7c
    3390:	c60f      	stmia	r6!, {r0, r1, r2, r3}
    3392:	683b      	ldr	r3, [r7, #0]
    3394:	6033      	str	r3, [r6, #0]
	ctx->status = 0;

	if (sequence->options) {
    3396:	682b      	ldr	r3, [r5, #0]
	ctx->status = 0;
    3398:	2600      	movs	r6, #0
    339a:	6726      	str	r6, [r4, #112]	; 0x70
	if (sequence->options) {
    339c:	2b00      	cmp	r3, #0
    339e:	d03c      	beq.n	341a <start_read.isra.0+0x15e>
		ctx->options = *sequence->options;
    33a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    33a2:	f104 0590 	add.w	r5, r4, #144	; 0x90
    33a6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
		ctx->sequence.options = &ctx->options;
    33aa:	67e5      	str	r5, [r4, #124]	; 0x7c
		ctx->sampling_index = 0U;
    33ac:	f8a4 60a0 	strh.w	r6, [r4, #160]	; 0xa0

		if (ctx->options.interval_us != 0U) {
    33b0:	b398      	cbz	r0, 341a <start_read.isra.0+0x15e>
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    33b2:	f3bf 8f5b 	dmb	ish
    33b6:	e854 3f00 	ldrex	r3, [r4]
    33ba:	e844 6200 	strex	r2, r6, [r4]
    33be:	2a00      	cmp	r2, #0
    33c0:	d1f9      	bne.n	33b6 <start_read.isra.0+0xfa>
    33c2:	f3bf 8f5b 	dmb	ish
			return (t * to_hz + off) / from_hz;
    33c6:	481c      	ldr	r0, [pc, #112]	; (3438 <start_read.isra.0+0x17c>)
    33c8:	f8d4 6090 	ldr.w	r6, [r4, #144]	; 0x90
    33cc:	4a1b      	ldr	r2, [pc, #108]	; (343c <start_read.isra.0+0x180>)
    33ce:	f44f 4500 	mov.w	r5, #32768	; 0x8000
    33d2:	2100      	movs	r1, #0
    33d4:	2300      	movs	r3, #0
    33d6:	fbe5 0106 	umlal	r0, r1, r5, r6
    33da:	f7fd fc69 	bl	cb0 <__aeabi_uldivmod>
	z_impl_k_timer_start(timer, duration, period);
    33de:	2200      	movs	r2, #0
    33e0:	e9cd 0100 	strd	r0, r1, [sp]
    33e4:	2300      	movs	r3, #0
    33e6:	f104 0008 	add.w	r0, r4, #8
    33ea:	f005 f9dd 	bl	87a8 <z_impl_k_timer_start>
	if (ctx->asynchronous) {
    33ee:	f894 3078 	ldrb.w	r3, [r4, #120]	; 0x78
    33f2:	b9bb      	cbnz	r3, 3424 <start_read.isra.0+0x168>
	return z_impl_k_sem_take(sem, timeout);
    33f4:	4812      	ldr	r0, [pc, #72]	; (3440 <start_read.isra.0+0x184>)
    33f6:	f04f 32ff 	mov.w	r2, #4294967295
    33fa:	f04f 33ff 	mov.w	r3, #4294967295
    33fe:	f004 fbed 	bl	7bdc <z_impl_k_sem_take>
	return ctx->status;
    3402:	6f20      	ldr	r0, [r4, #112]	; 0x70

	adc_context_start_read(&m_data.ctx, sequence);

	error = adc_context_wait_for_completion(&m_data.ctx);
	return error;
}
    3404:	b003      	add	sp, #12
    3406:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_resolution = NRF_SAADC_RESOLUTION_12BIT;
    3408:	2202      	movs	r2, #2
		break;
    340a:	e7a3      	b.n	3354 <start_read.isra.0+0x98>
		nrf_resolution = NRF_SAADC_RESOLUTION_14BIT;
    340c:	2203      	movs	r2, #3
		break;
    340e:	e7a1      	b.n	3354 <start_read.isra.0+0x98>
		nrf_resolution = NRF_SAADC_RESOLUTION_8BIT;
    3410:	2200      	movs	r2, #0
    3412:	e79f      	b.n	3354 <start_read.isra.0+0x98>
	switch (sequence->oversampling) {
    3414:	2a08      	cmp	r2, #8
    3416:	d9a5      	bls.n	3364 <start_read.isra.0+0xa8>
    3418:	e754      	b.n	32c4 <start_read.isra.0+0x8>
			adc_context_enable_timer(ctx);
			return;
		}
	}

	adc_context_start_sampling(ctx);
    341a:	f894 008e 	ldrb.w	r0, [r4, #142]	; 0x8e
    341e:	f7ff fed3 	bl	31c8 <adc_context_start_sampling.isra.0>
    3422:	e7e4      	b.n	33ee <start_read.isra.0+0x132>
		return 0;
    3424:	2000      	movs	r0, #0
	return error;
    3426:	e7ed      	b.n	3404 <start_read.isra.0+0x148>
		return -ENOMEM;
    3428:	f06f 000b 	mvn.w	r0, #11
    342c:	e7ea      	b.n	3404 <start_read.isra.0+0x148>
    342e:	bf00      	nop
    3430:	40007000 	.word	0x40007000
    3434:	20000000 	.word	0x20000000
    3438:	000f423f 	.word	0x000f423f
    343c:	000f4240 	.word	0x000f4240
    3440:	20000058 	.word	0x20000058

00003444 <adc_nrfx_read_async>:
#ifdef CONFIG_ADC_ASYNC
/* Implementation of the ADC driver API function: adc_read_async. */
static int adc_nrfx_read_async(const struct device *dev,
			       const struct adc_sequence *sequence,
			       struct k_poll_signal *async)
{
    3444:	b570      	push	{r4, r5, r6, lr}
    3446:	460c      	mov	r4, r1
    3448:	4616      	mov	r6, r2
    344a:	4d0d      	ldr	r5, [pc, #52]	; (3480 <adc_nrfx_read_async+0x3c>)
    344c:	f04f 32ff 	mov.w	r2, #4294967295
    3450:	f04f 33ff 	mov.w	r3, #4294967295
    3454:	f105 0040 	add.w	r0, r5, #64	; 0x40
    3458:	f004 fbc0 	bl	7bdc <z_impl_k_sem_take>
	ctx->asynchronous = asynchronous;
    345c:	2301      	movs	r3, #1
	int error;

	adc_context_lock(&m_data.ctx, true, async);
	error = start_read(dev, sequence);
    345e:	4620      	mov	r0, r4
    3460:	f885 3078 	strb.w	r3, [r5, #120]	; 0x78
	ctx->signal = signal;
    3464:	676e      	str	r6, [r5, #116]	; 0x74
    3466:	f7ff ff29 	bl	32bc <start_read.isra.0>
	if (ctx->asynchronous && (status == 0)) {
    346a:	f895 3078 	ldrb.w	r3, [r5, #120]	; 0x78
    346e:	4604      	mov	r4, r0
    3470:	b103      	cbz	r3, 3474 <adc_nrfx_read_async+0x30>
    3472:	b110      	cbz	r0, 347a <adc_nrfx_read_async+0x36>
	z_impl_k_sem_give(sem);
    3474:	4803      	ldr	r0, [pc, #12]	; (3484 <adc_nrfx_read_async+0x40>)
    3476:	f004 fb6d 	bl	7b54 <z_impl_k_sem_give>
	adc_context_release(&m_data.ctx, error);

	return error;
}
    347a:	4620      	mov	r0, r4
    347c:	bd70      	pop	{r4, r5, r6, pc}
    347e:	bf00      	nop
    3480:	20000000 	.word	0x20000000
    3484:	20000040 	.word	0x20000040

00003488 <init_saadc>:
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    3488:	4b0d      	ldr	r3, [pc, #52]	; (34c0 <init_saadc+0x38>)
		nrf_saadc_task_trigger(NRF_SAADC, NRF_SAADC_TASK_SAMPLE);
	}
}

static int init_saadc(const struct device *dev)
{
    348a:	b510      	push	{r4, lr}
    348c:	2400      	movs	r4, #0
    348e:	601c      	str	r4, [r3, #0]
#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE void nrf_event_readback(void * p_event_reg)
{
#if NRFX_CHECK(NRFX_EVENT_READBACK_ENABLED) && !defined(NRF51)
    (void)*((volatile uint32_t *)(p_event_reg));
    3490:	681b      	ldr	r3, [r3, #0]
    3492:	4b0c      	ldr	r3, [pc, #48]	; (34c4 <init_saadc+0x3c>)
    3494:	601c      	str	r4, [r3, #0]
    3496:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    3498:	4b0b      	ldr	r3, [pc, #44]	; (34c8 <init_saadc+0x40>)
    349a:	2212      	movs	r2, #18
    349c:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_END);
	nrf_saadc_event_clear(NRF_SAADC, NRF_SAADC_EVENT_CALIBRATEDONE);
	nrf_saadc_int_enable(NRF_SAADC,
			     NRF_SAADC_INT_END | NRF_SAADC_INT_CALIBRATEDONE);
	NRFX_IRQ_ENABLE(DT_INST_IRQN(0));
    34a0:	2007      	movs	r0, #7
    34a2:	f7ff fa55 	bl	2950 <arch_irq_enable>

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    34a6:	4622      	mov	r2, r4
    34a8:	2101      	movs	r1, #1
    34aa:	2007      	movs	r0, #7
    34ac:	f7ff fa6e 	bl	298c <z_arm_irq_priority_set>
	return z_impl_k_sem_count_get(sem);
    34b0:	4806      	ldr	r0, [pc, #24]	; (34cc <init_saadc+0x44>)
	if (!k_sem_count_get(&ctx->lock)) {
    34b2:	6c83      	ldr	r3, [r0, #72]	; 0x48
    34b4:	b913      	cbnz	r3, 34bc <init_saadc+0x34>
	z_impl_k_sem_give(sem);
    34b6:	3040      	adds	r0, #64	; 0x40
    34b8:	f004 fb4c 	bl	7b54 <z_impl_k_sem_give>
		    saadc_irq_handler, DEVICE_DT_INST_GET(0), 0);

	adc_context_unlock_unconditionally(&m_data.ctx);

	return 0;
}
    34bc:	2000      	movs	r0, #0
    34be:	bd10      	pop	{r4, pc}
    34c0:	40007104 	.word	0x40007104
    34c4:	40007110 	.word	0x40007110
    34c8:	40007000 	.word	0x40007000
    34cc:	20000000 	.word	0x20000000

000034d0 <saadc_irq_handler>:
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    34d0:	4b34      	ldr	r3, [pc, #208]	; (35a4 <saadc_irq_handler+0xd4>)
    34d2:	681a      	ldr	r2, [r3, #0]
{
    34d4:	b510      	push	{r4, lr}
	if (nrf_saadc_event_check(NRF_SAADC, NRF_SAADC_EVENT_END)) {
    34d6:	2a00      	cmp	r2, #0
    34d8:	d055      	beq.n	3586 <saadc_irq_handler+0xb6>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    34da:	2200      	movs	r2, #0
    34dc:	601a      	str	r2, [r3, #0]
    34de:	681b      	ldr	r3, [r3, #0]
 * function if required and takes further actions accordingly.
 */
static inline void adc_context_on_sampling_done(struct adc_context *ctx,
						const struct device *dev)
{
	if (ctx->sequence.options) {
    34e0:	4c31      	ldr	r4, [pc, #196]	; (35a8 <saadc_irq_handler+0xd8>)
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    34e2:	4b32      	ldr	r3, [pc, #200]	; (35ac <saadc_irq_handler+0xdc>)
    34e4:	2101      	movs	r1, #1
    34e6:	6019      	str	r1, [r3, #0]
    p_reg->ENABLE = (SAADC_ENABLE_ENABLE_Disabled << SAADC_ENABLE_ENABLE_Pos);
    34e8:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8
    34ec:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
    34ee:	b3db      	cbz	r3, 3568 <saadc_irq_handler+0x98>
		adc_sequence_callback callback = ctx->options.callback;
    34f0:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
		enum adc_action action;
		bool finish = false;
		bool repeat = false;

		if (callback) {
    34f4:	b143      	cbz	r3, 3508 <saadc_irq_handler+0x38>
			action = callback(dev,
    34f6:	f8b4 20a0 	ldrh.w	r2, [r4, #160]	; 0xa0
    34fa:	f104 017c 	add.w	r1, r4, #124	; 0x7c
    34fe:	4798      	blx	r3
					  ctx->sampling_index);
		} else {
			action = ADC_ACTION_CONTINUE;
		}

		switch (action) {
    3500:	2801      	cmp	r0, #1
    3502:	d014      	beq.n	352e <saadc_irq_handler+0x5e>
    3504:	2802      	cmp	r0, #2
    3506:	d029      	beq.n	355c <saadc_irq_handler+0x8c>
			break;
		case ADC_ACTION_FINISH:
			finish = true;
			break;
		default: /* ADC_ACTION_CONTINUE */
			if (ctx->sampling_index <
    3508:	f8b4 30a0 	ldrh.w	r3, [r4, #160]	; 0xa0
    350c:	f8b4 209c 	ldrh.w	r2, [r4, #156]	; 0x9c
    3510:	429a      	cmp	r2, r3
    3512:	d923      	bls.n	355c <saadc_irq_handler+0x8c>
			    ctx->options.extra_samplings) {
				++ctx->sampling_index;
    3514:	3301      	adds	r3, #1
    3516:	f8a4 30a0 	strh.w	r3, [r4, #160]	; 0xa0
    return (nrf_saadc_value_t *)p_reg->RESULT.PTR;
    351a:	4b25      	ldr	r3, [pc, #148]	; (35b0 <saadc_irq_handler+0xe0>)
    351c:	f8d3 262c 	ldr.w	r2, [r3, #1580]	; 0x62c
    return p_reg->RESULT.AMOUNT;
    3520:	f8d3 1634 	ldr.w	r1, [r3, #1588]	; 0x634
			nrf_saadc_buffer_pointer_get(NRF_SAADC) +
    3524:	b289      	uxth	r1, r1
		nrf_saadc_buffer_pointer_set(
    3526:	eb02 0241 	add.w	r2, r2, r1, lsl #1
    p_reg->RESULT.PTR = (uint32_t)p_buffer;
    352a:	f8c3 262c 	str.w	r2, [r3, #1580]	; 0x62c
			/*
			 * Immediately start the next sampling if working with
			 * a zero interval or if the timer expired again while
			 * the current sampling was in progress.
			 */
			if (ctx->options.interval_us == 0U) {
    352e:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
    3532:	b92b      	cbnz	r3, 3540 <saadc_irq_handler+0x70>
				adc_context_start_sampling(ctx);
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
				adc_context_start_sampling(ctx);
    3534:	f894 008e 	ldrb.w	r0, [r4, #142]	; 0x8e
}
    3538:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    353c:	f7ff be44 	b.w	31c8 <adc_context_start_sampling.isra.0>
	return __atomic_fetch_sub(target, value, __ATOMIC_SEQ_CST);
    3540:	f3bf 8f5b 	dmb	ish
    3544:	e854 3f00 	ldrex	r3, [r4]
    3548:	1e5a      	subs	r2, r3, #1
    354a:	e844 2100 	strex	r1, r2, [r4]
    354e:	2900      	cmp	r1, #0
    3550:	d1f8      	bne.n	3544 <saadc_irq_handler+0x74>
    3552:	f3bf 8f5b 	dmb	ish
			} else if (atomic_dec(&ctx->sampling_requested) > 1) {
    3556:	2b01      	cmp	r3, #1
    3558:	dcec      	bgt.n	3534 <saadc_irq_handler+0x64>
    355a:	bd10      	pop	{r4, pc}
			}

			return;
		}

		if (ctx->options.interval_us != 0U) {
    355c:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
    3560:	b113      	cbz	r3, 3568 <saadc_irq_handler+0x98>
	z_impl_k_timer_stop(timer);
    3562:	4814      	ldr	r0, [pc, #80]	; (35b4 <saadc_irq_handler+0xe4>)
    3564:	f006 fd3b 	bl	9fde <z_impl_k_timer_stop>
	if (ctx->asynchronous) {
    3568:	f894 3078 	ldrb.w	r3, [r4, #120]	; 0x78
    356c:	b14b      	cbz	r3, 3582 <saadc_irq_handler+0xb2>
		if (ctx->signal) {
    356e:	6f60      	ldr	r0, [r4, #116]	; 0x74
    3570:	b110      	cbz	r0, 3578 <saadc_irq_handler+0xa8>
	return z_impl_k_poll_signal_raise(sig, result);
    3572:	2100      	movs	r1, #0
    3574:	f002 ff5e 	bl	6434 <z_impl_k_poll_signal_raise>
	z_impl_k_sem_give(sem);
    3578:	480f      	ldr	r0, [pc, #60]	; (35b8 <saadc_irq_handler+0xe8>)
    357a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    357e:	f004 bae9 	b.w	7b54 <z_impl_k_sem_give>
    3582:	480e      	ldr	r0, [pc, #56]	; (35bc <saadc_irq_handler+0xec>)
    3584:	e7f9      	b.n	357a <saadc_irq_handler+0xaa>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    3586:	4b0e      	ldr	r3, [pc, #56]	; (35c0 <saadc_irq_handler+0xf0>)
    3588:	6819      	ldr	r1, [r3, #0]
	} else if (nrf_saadc_event_check(NRF_SAADC,
    358a:	2900      	cmp	r1, #0
    358c:	d0e5      	beq.n	355a <saadc_irq_handler+0x8a>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    358e:	601a      	str	r2, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3590:	4a06      	ldr	r2, [pc, #24]	; (35ac <saadc_irq_handler+0xdc>)
    3592:	681b      	ldr	r3, [r3, #0]
    3594:	2301      	movs	r3, #1
    3596:	6013      	str	r3, [r2, #0]
    3598:	f842 3c08 	str.w	r3, [r2, #-8]
    359c:	f842 3c04 	str.w	r3, [r2, #-4]
}
    35a0:	e7db      	b.n	355a <saadc_irq_handler+0x8a>
    35a2:	bf00      	nop
    35a4:	40007104 	.word	0x40007104
    35a8:	20000000 	.word	0x20000000
    35ac:	40007008 	.word	0x40007008
    35b0:	40007000 	.word	0x40007000
    35b4:	20000008 	.word	0x20000008
    35b8:	20000040 	.word	0x20000040
    35bc:	20000058 	.word	0x20000058
    35c0:	40007110 	.word	0x40007110

000035c4 <adc_nrfx_read>:
{
    35c4:	b538      	push	{r3, r4, r5, lr}
    35c6:	460c      	mov	r4, r1
	return z_impl_k_sem_take(sem, timeout);
    35c8:	4d0c      	ldr	r5, [pc, #48]	; (35fc <adc_nrfx_read+0x38>)
    35ca:	f04f 32ff 	mov.w	r2, #4294967295
    35ce:	f04f 33ff 	mov.w	r3, #4294967295
    35d2:	f105 0040 	add.w	r0, r5, #64	; 0x40
    35d6:	f004 fb01 	bl	7bdc <z_impl_k_sem_take>
	ctx->asynchronous = asynchronous;
    35da:	2300      	movs	r3, #0
	error = start_read(dev, sequence);
    35dc:	4620      	mov	r0, r4
    35de:	f885 3078 	strb.w	r3, [r5, #120]	; 0x78
	ctx->signal = signal;
    35e2:	676b      	str	r3, [r5, #116]	; 0x74
    35e4:	f7ff fe6a 	bl	32bc <start_read.isra.0>
	if (ctx->asynchronous && (status == 0)) {
    35e8:	f895 3078 	ldrb.w	r3, [r5, #120]	; 0x78
    35ec:	4604      	mov	r4, r0
    35ee:	b103      	cbz	r3, 35f2 <adc_nrfx_read+0x2e>
    35f0:	b110      	cbz	r0, 35f8 <adc_nrfx_read+0x34>
	z_impl_k_sem_give(sem);
    35f2:	4803      	ldr	r0, [pc, #12]	; (3600 <adc_nrfx_read+0x3c>)
    35f4:	f004 faae 	bl	7b54 <z_impl_k_sem_give>
}
    35f8:	4620      	mov	r0, r4
    35fa:	bd38      	pop	{r3, r4, r5, pc}
    35fc:	20000000 	.word	0x20000000
    3600:	20000040 	.word	0x20000040

00003604 <onoff_start>:
	notify(mgr, 0);
}

static void onoff_start(struct onoff_manager *mgr,
			onoff_notify_fn notify)
{
    3604:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	size_t offset = (size_t)(mgr - data->mgr);
    3608:	4c10      	ldr	r4, [pc, #64]	; (364c <onoff_start+0x48>)
    360a:	1b07      	subs	r7, r0, r4
    360c:	f3c7 1747 	ubfx	r7, r7, #5, #8
	err = set_starting_state(&subdata->flags, ctx);
    3610:	f04f 080c 	mov.w	r8, #12
    3614:	fb08 f807 	mul.w	r8, r8, r7
{
    3618:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    361a:	f108 0048 	add.w	r0, r8, #72	; 0x48
{
    361e:	460d      	mov	r5, r1
	err = set_starting_state(&subdata->flags, ctx);
    3620:	4420      	add	r0, r4
    3622:	2140      	movs	r1, #64	; 0x40
    3624:	f006 f97e 	bl	9924 <set_starting_state>
	if (err < 0) {
    3628:	1e01      	subs	r1, r0, #0
    362a:	db09      	blt.n	3640 <onoff_start+0x3c>
	subdata->cb = cb;
    362c:	4b08      	ldr	r3, [pc, #32]	; (3650 <onoff_start+0x4c>)
    362e:	4444      	add	r4, r8
	subdata->user_data = user_data;
    3630:	e9c4 3510 	strd	r3, r5, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    3634:	4b07      	ldr	r3, [pc, #28]	; (3654 <onoff_start+0x50>)
    3636:	f853 3037 	ldr.w	r3, [r3, r7, lsl #3]
	err = async_start(CLOCK_DEVICE, get_subsys(mgr),
			  onoff_started_callback, notify, CTX_ONOFF);
	if (err < 0) {
		notify(mgr, err);
	}
}
    363a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	 get_sub_config(dev, type)->start();
    363e:	4718      	bx	r3
		notify(mgr, err);
    3640:	4630      	mov	r0, r6
    3642:	462b      	mov	r3, r5
}
    3644:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		notify(mgr, err);
    3648:	4718      	bx	r3
    364a:	bf00      	nop
    364c:	20000b5c 	.word	0x20000b5c
    3650:	00009987 	.word	0x00009987
    3654:	0000a3b8 	.word	0x0000a3b8

00003658 <get_status>:
{
    3658:	b538      	push	{r3, r4, r5, lr}
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    365a:	b2cc      	uxtb	r4, r1
    365c:	2c01      	cmp	r4, #1
{
    365e:	4605      	mov	r5, r0
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    3660:	d909      	bls.n	3676 <get_status+0x1e>
    3662:	4909      	ldr	r1, [pc, #36]	; (3688 <get_status+0x30>)
    3664:	4809      	ldr	r0, [pc, #36]	; (368c <get_status+0x34>)
    3666:	4a0a      	ldr	r2, [pc, #40]	; (3690 <get_status+0x38>)
    3668:	2379      	movs	r3, #121	; 0x79
    366a:	f006 f8bc 	bl	97e6 <printk>
    366e:	4808      	ldr	r0, [pc, #32]	; (3690 <get_status+0x38>)
    3670:	2179      	movs	r1, #121	; 0x79
    3672:	f005 fec9 	bl	9408 <assert_post_action>
	return GET_STATUS(get_sub_data(dev, type)->flags);
    3676:	692b      	ldr	r3, [r5, #16]
    3678:	210c      	movs	r1, #12
    367a:	fb04 3401 	mla	r4, r4, r1, r3
    367e:	6ca0      	ldr	r0, [r4, #72]	; 0x48
}
    3680:	f000 0007 	and.w	r0, r0, #7
    3684:	bd38      	pop	{r3, r4, r5, pc}
    3686:	bf00      	nop
    3688:	0000ae3c 	.word	0x0000ae3c
    368c:	0000a76d 	.word	0x0000a76d
    3690:	0000adff 	.word	0x0000adff

00003694 <stop>:
{
    3694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3696:	b2cc      	uxtb	r4, r1
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    3698:	2c01      	cmp	r4, #1
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    369a:	6907      	ldr	r7, [r0, #16]
{
    369c:	4605      	mov	r5, r0
    369e:	4616      	mov	r6, r2
	__ASSERT_NO_MSG(type < CLOCK_CONTROL_NRF_TYPE_COUNT);
    36a0:	d90b      	bls.n	36ba <stop+0x26>
    36a2:	4918      	ldr	r1, [pc, #96]	; (3704 <stop+0x70>)
    36a4:	4818      	ldr	r0, [pc, #96]	; (3708 <stop+0x74>)
    36a6:	4a19      	ldr	r2, [pc, #100]	; (370c <stop+0x78>)
    36a8:	f240 134d 	movw	r3, #333	; 0x14d
    36ac:	f006 f89b 	bl	97e6 <printk>
    36b0:	4816      	ldr	r0, [pc, #88]	; (370c <stop+0x78>)
    36b2:	f240 114d 	movw	r1, #333	; 0x14d
    36b6:	f005 fea7 	bl	9408 <assert_post_action>
	__asm__ volatile(
    36ba:	f04f 0320 	mov.w	r3, #32
    36be:	f3ef 8211 	mrs	r2, BASEPRI
    36c2:	f383 8812 	msr	BASEPRI_MAX, r3
    36c6:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    36ca:	230c      	movs	r3, #12
    36cc:	fb03 7104 	mla	r1, r3, r4, r7
    36d0:	6c89      	ldr	r1, [r1, #72]	; 0x48
	if ((current_ctx != 0) && (current_ctx != ctx)) {
    36d2:	f011 01c0 	ands.w	r1, r1, #192	; 0xc0
    36d6:	d001      	beq.n	36dc <stop+0x48>
    36d8:	428e      	cmp	r6, r1
    36da:	d110      	bne.n	36fe <stop+0x6a>
		*flags = CLOCK_CONTROL_STATUS_OFF;
    36dc:	fb03 7304 	mla	r3, r3, r4, r7
    36e0:	2101      	movs	r1, #1
    36e2:	6499      	str	r1, [r3, #72]	; 0x48
	int err = 0;
    36e4:	2000      	movs	r0, #0
	__asm__ volatile(
    36e6:	f382 8811 	msr	BASEPRI, r2
    36ea:	f3bf 8f6f 	isb	sy
	if (err < 0) {
    36ee:	b928      	cbnz	r0, 36fc <stop+0x68>
	get_sub_config(dev, type)->stop();
    36f0:	6869      	ldr	r1, [r5, #4]
    36f2:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
    36f6:	6863      	ldr	r3, [r4, #4]
    36f8:	4798      	blx	r3
	return 0;
    36fa:	2000      	movs	r0, #0
}
    36fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		err = -EPERM;
    36fe:	f04f 30ff 	mov.w	r0, #4294967295
    3702:	e7f0      	b.n	36e6 <stop+0x52>
    3704:	0000ae3c 	.word	0x0000ae3c
    3708:	0000a76d 	.word	0x0000a76d
    370c:	0000adff 	.word	0x0000adff

00003710 <onoff_stop>:
{
    3710:	b570      	push	{r4, r5, r6, lr}
    3712:	460d      	mov	r5, r1
	size_t offset = (size_t)(mgr - data->mgr);
    3714:	4906      	ldr	r1, [pc, #24]	; (3730 <onoff_stop+0x20>)
    3716:	1a41      	subs	r1, r0, r1
{
    3718:	4604      	mov	r4, r0
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    371a:	1149      	asrs	r1, r1, #5
    371c:	4805      	ldr	r0, [pc, #20]	; (3734 <onoff_stop+0x24>)
    371e:	2240      	movs	r2, #64	; 0x40
    3720:	f7ff ffb8 	bl	3694 <stop>
	notify(mgr, res);
    3724:	462b      	mov	r3, r5
	res = stop(CLOCK_DEVICE, get_subsys(mgr), CTX_ONOFF);
    3726:	4601      	mov	r1, r0
	notify(mgr, res);
    3728:	4620      	mov	r0, r4
}
    372a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	notify(mgr, res);
    372e:	4718      	bx	r3
    3730:	20000b5c 	.word	0x20000b5c
    3734:	0000a0d4 	.word	0x0000a0d4

00003738 <clk_init>:
	static const struct onoff_transitions transitions = {
		.start = onoff_start,
		.stop = onoff_stop
	};

	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    3738:	2200      	movs	r2, #0
{
    373a:	b570      	push	{r4, r5, r6, lr}
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    373c:	2101      	movs	r1, #1
{
    373e:	4604      	mov	r4, r0
	IRQ_CONNECT(DT_INST_IRQN(0), DT_INST_IRQ(0, priority),
    3740:	4610      	mov	r0, r2
    3742:	f7ff f923 	bl	298c <z_arm_irq_priority_set>
		    nrfx_isr, nrfx_power_clock_irq_handler, 0);
	irq_enable(DT_INST_IRQN(0));
    3746:	2000      	movs	r0, #0
    3748:	f7ff f902 	bl	2950 <arch_irq_enable>

	nrfx_err = nrfx_clock_init(clock_event_handler);
    374c:	480f      	ldr	r0, [pc, #60]	; (378c <clk_init+0x54>)
    374e:	f001 f8c3 	bl	48d8 <nrfx_clock_init>
	if (nrfx_err != NRFX_SUCCESS) {
    3752:	4b0f      	ldr	r3, [pc, #60]	; (3790 <clk_init+0x58>)
    3754:	4298      	cmp	r0, r3
    3756:	d115      	bne.n	3784 <clk_init+0x4c>
		struct nrf_clock_control_data *data = dev->data;

		z_nrf_clock_calibration_init(data->mgr);
	}

	nrfx_clock_enable();
    3758:	f001 f8e2 	bl	4920 <nrfx_clock_enable>

	for (enum clock_control_nrf_type i = 0;
		i < CLOCK_CONTROL_NRF_TYPE_COUNT; i++) {
		struct nrf_clock_control_sub_data *subdata =
						get_sub_data(dev, i);
    375c:	6926      	ldr	r6, [r4, #16]

		err = onoff_manager_init(get_onoff_manager(dev, i),
    375e:	490d      	ldr	r1, [pc, #52]	; (3794 <clk_init+0x5c>)
    3760:	4630      	mov	r0, r6
    3762:	f006 f82b 	bl	97bc <onoff_manager_init>
					 &transitions);
		if (err < 0) {
    3766:	2800      	cmp	r0, #0
    3768:	db0b      	blt.n	3782 <clk_init+0x4a>
			return err;
		}

		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    376a:	2501      	movs	r5, #1
    376c:	64b5      	str	r5, [r6, #72]	; 0x48
						get_sub_data(dev, i);
    376e:	6924      	ldr	r4, [r4, #16]
		err = onoff_manager_init(get_onoff_manager(dev, i),
    3770:	4908      	ldr	r1, [pc, #32]	; (3794 <clk_init+0x5c>)
    3772:	f104 0020 	add.w	r0, r4, #32
    3776:	f006 f821 	bl	97bc <onoff_manager_init>
		if (err < 0) {
    377a:	2800      	cmp	r0, #0
    377c:	db01      	blt.n	3782 <clk_init+0x4a>
		subdata->flags = CLOCK_CONTROL_STATUS_OFF;
    377e:	6565      	str	r5, [r4, #84]	; 0x54
	}

	return 0;
    3780:	2000      	movs	r0, #0
}
    3782:	bd70      	pop	{r4, r5, r6, pc}
		return -EIO;
    3784:	f06f 0004 	mvn.w	r0, #4
    3788:	e7fb      	b.n	3782 <clk_init+0x4a>
    378a:	bf00      	nop
    378c:	000037cd 	.word	0x000037cd
    3790:	0bad0000 	.word	0x0bad0000
    3794:	0000a3c8 	.word	0x0000a3c8

00003798 <clkstarted_handle.constprop.0>:
static void clkstarted_handle(const struct device *dev,
    3798:	4601      	mov	r1, r0
	clock_control_cb_t callback = sub_data->cb;
    379a:	230c      	movs	r3, #12
    379c:	4809      	ldr	r0, [pc, #36]	; (37c4 <clkstarted_handle.constprop.0+0x2c>)
    379e:	434b      	muls	r3, r1
static void clkstarted_handle(const struct device *dev,
    37a0:	b570      	push	{r4, r5, r6, lr}
	clock_control_cb_t callback = sub_data->cb;
    37a2:	18c4      	adds	r4, r0, r3
	void *user_data = sub_data->user_data;
    37a4:	e9d4 5610 	ldrd	r5, r6, [r4, #64]	; 0x40
	sub_data->cb = NULL;
    37a8:	2200      	movs	r2, #0
	set_on_state(&sub_data->flags);
    37aa:	3348      	adds	r3, #72	; 0x48
	sub_data->cb = NULL;
    37ac:	6422      	str	r2, [r4, #64]	; 0x40
	set_on_state(&sub_data->flags);
    37ae:	4418      	add	r0, r3
    37b0:	f006 f8d6 	bl	9960 <set_on_state>
	if (callback) {
    37b4:	b12d      	cbz	r5, 37c2 <clkstarted_handle.constprop.0+0x2a>
		callback(dev, (clock_control_subsys_t)type, user_data);
    37b6:	4632      	mov	r2, r6
    37b8:	462b      	mov	r3, r5
    37ba:	4803      	ldr	r0, [pc, #12]	; (37c8 <clkstarted_handle.constprop.0+0x30>)
}
    37bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		callback(dev, (clock_control_subsys_t)type, user_data);
    37c0:	4718      	bx	r3
}
    37c2:	bd70      	pop	{r4, r5, r6, pc}
    37c4:	20000b5c 	.word	0x20000b5c
    37c8:	0000a0d4 	.word	0x0000a0d4

000037cc <clock_event_handler>:
	switch (event) {
    37cc:	2801      	cmp	r0, #1
{
    37ce:	b508      	push	{r3, lr}
	switch (event) {
    37d0:	d006      	beq.n	37e0 <clock_event_handler+0x14>
    37d2:	2803      	cmp	r0, #3
    37d4:	d008      	beq.n	37e8 <clock_event_handler+0x1c>
    37d6:	b9a8      	cbnz	r0, 3804 <clock_event_handler+0x38>
		if (GET_STATUS(data->flags) == CLOCK_CONTROL_STATUS_STARTING) {
    37d8:	4b10      	ldr	r3, [pc, #64]	; (381c <clock_event_handler+0x50>)
    37da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    37dc:	075b      	lsls	r3, r3, #29
    37de:	d11b      	bne.n	3818 <clock_event_handler+0x4c>
}
    37e0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(dev, CLOCK_CONTROL_NRF_TYPE_LFCLK);
    37e4:	f7ff bfd8 	b.w	3798 <clkstarted_handle.constprop.0>
			__ASSERT_NO_MSG(false);
    37e8:	490d      	ldr	r1, [pc, #52]	; (3820 <clock_event_handler+0x54>)
    37ea:	4a0e      	ldr	r2, [pc, #56]	; (3824 <clock_event_handler+0x58>)
    37ec:	480e      	ldr	r0, [pc, #56]	; (3828 <clock_event_handler+0x5c>)
    37ee:	f240 235e 	movw	r3, #606	; 0x25e
    37f2:	f005 fff8 	bl	97e6 <printk>
    37f6:	f240 215e 	movw	r1, #606	; 0x25e
}
    37fa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		__ASSERT_NO_MSG(0);
    37fe:	4809      	ldr	r0, [pc, #36]	; (3824 <clock_event_handler+0x58>)
    3800:	f005 be02 	b.w	9408 <assert_post_action>
    3804:	4906      	ldr	r1, [pc, #24]	; (3820 <clock_event_handler+0x54>)
    3806:	4a07      	ldr	r2, [pc, #28]	; (3824 <clock_event_handler+0x58>)
    3808:	4807      	ldr	r0, [pc, #28]	; (3828 <clock_event_handler+0x5c>)
    380a:	f240 2362 	movw	r3, #610	; 0x262
    380e:	f005 ffea 	bl	97e6 <printk>
    3812:	f240 2162 	movw	r1, #610	; 0x262
    3816:	e7f0      	b.n	37fa <clock_event_handler+0x2e>
}
    3818:	bd08      	pop	{r3, pc}
    381a:	bf00      	nop
    381c:	20000b5c 	.word	0x20000b5c
    3820:	0000b103 	.word	0x0000b103
    3824:	0000adff 	.word	0x0000adff
    3828:	0000a76d 	.word	0x0000a76d

0000382c <generic_hfclk_start>:
{
    382c:	b508      	push	{r3, lr}
	__asm__ volatile(
    382e:	f04f 0320 	mov.w	r3, #32
    3832:	f3ef 8111 	mrs	r1, BASEPRI
    3836:	f383 8812 	msr	BASEPRI_MAX, r3
    383a:	f3bf 8f6f 	isb	sy
	hfclk_users |= HF_USER_GENERIC;
    383e:	4a12      	ldr	r2, [pc, #72]	; (3888 <generic_hfclk_start+0x5c>)
    3840:	6813      	ldr	r3, [r2, #0]
    3842:	f043 0002 	orr.w	r0, r3, #2
	if (hfclk_users & HF_USER_BT) {
    3846:	f013 0301 	ands.w	r3, r3, #1
	hfclk_users |= HF_USER_GENERIC;
    384a:	6010      	str	r0, [r2, #0]
	if (hfclk_users & HF_USER_BT) {
    384c:	d00c      	beq.n	3868 <generic_hfclk_start+0x3c>
            break;
        case NRF_CLOCK_DOMAIN_HFCLK:
            if (p_clk_src != NULL)
            {
                (*(nrf_clock_hfclk_t *)p_clk_src) =
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    384e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    3852:	f8d2 340c 	ldr.w	r3, [r2, #1036]	; 0x40c
                                        >> CLOCK_HFCLKSTAT_SRC_Pos);
            }
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    3856:	f8d2 240c 	ldr.w	r2, [r2, #1036]	; 0x40c
		if (type == NRF_CLOCK_HFCLK_HIGH_ACCURACY) {
    385a:	f013 0301 	ands.w	r3, r3, #1
    385e:	d003      	beq.n	3868 <generic_hfclk_start+0x3c>
			set_on_state(get_hf_flags());
    3860:	480a      	ldr	r0, [pc, #40]	; (388c <generic_hfclk_start+0x60>)
    3862:	f006 f87d 	bl	9960 <set_on_state>
			already_started = true;
    3866:	2301      	movs	r3, #1
	__asm__ volatile(
    3868:	f381 8811 	msr	BASEPRI, r1
    386c:	f3bf 8f6f 	isb	sy
	if (already_started) {
    3870:	b123      	cbz	r3, 387c <generic_hfclk_start+0x50>
}
    3872:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		clkstarted_handle(CLOCK_DEVICE,
    3876:	2000      	movs	r0, #0
    3878:	f7ff bf8e 	b.w	3798 <clkstarted_handle.constprop.0>
}
    387c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_start(void)
{
    nrfx_clock_start(NRF_CLOCK_DOMAIN_HFCLK);
    3880:	2001      	movs	r0, #1
    3882:	f001 b86d 	b.w	4960 <nrfx_clock_start>
    3886:	bf00      	nop
    3888:	20000bb4 	.word	0x20000bb4
    388c:	20000ba4 	.word	0x20000ba4

00003890 <generic_hfclk_stop>:
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    3890:	4b09      	ldr	r3, [pc, #36]	; (38b8 <generic_hfclk_stop+0x28>)
    3892:	f3bf 8f5b 	dmb	ish
    3896:	e853 2f00 	ldrex	r2, [r3]
    389a:	f022 0102 	bic.w	r1, r2, #2
    389e:	e843 1000 	strex	r0, r1, [r3]
    38a2:	2800      	cmp	r0, #0
    38a4:	d1f7      	bne.n	3896 <generic_hfclk_stop+0x6>
    38a6:	f3bf 8f5b 	dmb	ish
	if (atomic_and(&hfclk_users, ~HF_USER_GENERIC) & HF_USER_BT) {
    38aa:	07d3      	lsls	r3, r2, #31
    38ac:	d402      	bmi.n	38b4 <generic_hfclk_stop+0x24>
}

NRFX_STATIC_INLINE void nrfx_clock_hfclk_stop(void)
{
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_HFCLK);
    38ae:	2001      	movs	r0, #1
    38b0:	f001 b8aa 	b.w	4a08 <nrfx_clock_stop>
}
    38b4:	4770      	bx	lr
    38b6:	bf00      	nop
    38b8:	20000bb4 	.word	0x20000bb4

000038bc <api_blocking_start>:
{
    38bc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    38be:	2200      	movs	r2, #0
    38c0:	2301      	movs	r3, #1
    38c2:	e9cd 2302 	strd	r2, r3, [sp, #8]
    38c6:	ab04      	add	r3, sp, #16
    38c8:	e9cd 3304 	strd	r3, r3, [sp, #16]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    38cc:	4a09      	ldr	r2, [pc, #36]	; (38f4 <api_blocking_start+0x38>)
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    38ce:	f8cd d000 	str.w	sp, [sp]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    38d2:	466b      	mov	r3, sp
	struct k_sem sem = Z_SEM_INITIALIZER(sem, 0, 1);
    38d4:	f8cd d004 	str.w	sp, [sp, #4]
	err = api_start(dev, subsys, blocking_start_callback, &sem);
    38d8:	f006 f867 	bl	99aa <api_start>
	if (err < 0) {
    38dc:	2800      	cmp	r0, #0
    38de:	db05      	blt.n	38ec <api_blocking_start+0x30>
	return z_impl_k_sem_take(sem, timeout);
    38e0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    38e4:	2300      	movs	r3, #0
    38e6:	4668      	mov	r0, sp
    38e8:	f004 f978 	bl	7bdc <z_impl_k_sem_take>
}
    38ec:	b007      	add	sp, #28
    38ee:	f85d fb04 	ldr.w	pc, [sp], #4
    38f2:	bf00      	nop
    38f4:	000099a5 	.word	0x000099a5

000038f8 <z_nrf_clock_control_lf_on>:
{
    38f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	return __atomic_exchange_n(target, value, __ATOMIC_SEQ_CST);
    38fc:	4949      	ldr	r1, [pc, #292]	; (3a24 <z_nrf_clock_control_lf_on+0x12c>)
    38fe:	f3bf 8f5b 	dmb	ish
    3902:	4605      	mov	r5, r0
    3904:	2201      	movs	r2, #1
    3906:	e851 3f00 	ldrex	r3, [r1]
    390a:	e841 2000 	strex	r0, r2, [r1]
    390e:	2800      	cmp	r0, #0
    3910:	d1f9      	bne.n	3906 <z_nrf_clock_control_lf_on+0xe>
    3912:	f3bf 8f5b 	dmb	ish
	if (atomic_set(&on, 1) == 0) {
    3916:	b9a3      	cbnz	r3, 3942 <z_nrf_clock_control_lf_on+0x4a>
 */
static inline void sys_notify_init_spinwait(struct sys_notify *notify)
{
	__ASSERT_NO_MSG(notify != NULL);

	*notify = (struct sys_notify){
    3918:	4943      	ldr	r1, [pc, #268]	; (3a28 <z_nrf_clock_control_lf_on+0x130>)
		err = onoff_request(mgr, &cli);
    391a:	4844      	ldr	r0, [pc, #272]	; (3a2c <z_nrf_clock_control_lf_on+0x134>)
    391c:	604b      	str	r3, [r1, #4]
    391e:	60cb      	str	r3, [r1, #12]
    3920:	608a      	str	r2, [r1, #8]
    3922:	f7fe fd8b 	bl	243c <onoff_request>
		__ASSERT_NO_MSG(err >= 0);
    3926:	2800      	cmp	r0, #0
    3928:	da0b      	bge.n	3942 <z_nrf_clock_control_lf_on+0x4a>
    392a:	4941      	ldr	r1, [pc, #260]	; (3a30 <z_nrf_clock_control_lf_on+0x138>)
    392c:	4841      	ldr	r0, [pc, #260]	; (3a34 <z_nrf_clock_control_lf_on+0x13c>)
    392e:	4a42      	ldr	r2, [pc, #264]	; (3a38 <z_nrf_clock_control_lf_on+0x140>)
    3930:	f44f 7308 	mov.w	r3, #544	; 0x220
    3934:	f005 ff57 	bl	97e6 <printk>
    3938:	483f      	ldr	r0, [pc, #252]	; (3a38 <z_nrf_clock_control_lf_on+0x140>)
    393a:	f44f 7108 	mov.w	r1, #544	; 0x220
    393e:	f005 fd63 	bl	9408 <assert_post_action>
	switch (start_mode) {
    3942:	b3ad      	cbz	r5, 39b0 <z_nrf_clock_control_lf_on+0xb8>
    3944:	1e6b      	subs	r3, r5, #1
    3946:	2b01      	cmp	r3, #1
    3948:	d856      	bhi.n	39f8 <z_nrf_clock_control_lf_on+0x100>
	if ((mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE) &&
    394a:	2d01      	cmp	r5, #1
    394c:	d107      	bne.n	395e <z_nrf_clock_control_lf_on+0x66>
    return clk_src;
}

NRF_STATIC_INLINE nrf_clock_lfclk_t nrf_clock_lf_srccopy_get(NRF_CLOCK_Type const * p_reg)
{
    return (nrf_clock_lfclk_t)((p_reg->LFCLKSRCCOPY & CLOCK_LFCLKSRCCOPY_SRC_Msk)
    394e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3952:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
    3956:	f003 0303 	and.w	r3, r3, #3
	    (target_type == NRF_CLOCK_LFCLK_Xtal) &&
    395a:	2b01      	cmp	r3, #1
    395c:	d028      	beq.n	39b0 <z_nrf_clock_control_lf_on+0xb8>
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    395e:	f006 fb00 	bl	9f62 <k_is_in_isr>
    3962:	4604      	mov	r4, r0
    3964:	b918      	cbnz	r0, 396e <z_nrf_clock_control_lf_on+0x76>
	return !z_sys_post_kernel;
    3966:	4b35      	ldr	r3, [pc, #212]	; (3a3c <z_nrf_clock_control_lf_on+0x144>)
	int key = isr_mode ? irq_lock() : 0;
    3968:	781b      	ldrb	r3, [r3, #0]
    396a:	2b00      	cmp	r3, #0
    396c:	d152      	bne.n	3a14 <z_nrf_clock_control_lf_on+0x11c>
	__asm__ volatile(
    396e:	f04f 0320 	mov.w	r3, #32
    3972:	f3ef 8611 	mrs	r6, BASEPRI
    3976:	f383 8812 	msr	BASEPRI_MAX, r3
    397a:	f3bf 8f6f 	isb	sy
    397e:	2401      	movs	r4, #1
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    3980:	4f2f      	ldr	r7, [pc, #188]	; (3a40 <z_nrf_clock_control_lf_on+0x148>)
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    3982:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 3a48 <z_nrf_clock_control_lf_on+0x150>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    3986:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 3a4c <z_nrf_clock_control_lf_on+0x154>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    398a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    398e:	f8d2 3418 	ldr.w	r3, [r2, #1048]	; 0x418
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    3992:	f8d2 2418 	ldr.w	r2, [r2, #1048]	; 0x418
    3996:	03d2      	lsls	r2, r2, #15
    3998:	d50c      	bpl.n	39b4 <z_nrf_clock_control_lf_on+0xbc>
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    399a:	f003 0303 	and.w	r3, r3, #3
	while (!(nrfx_clock_is_running(d, (void *)&type)
    399e:	2b01      	cmp	r3, #1
    39a0:	d001      	beq.n	39a6 <z_nrf_clock_control_lf_on+0xae>
		     || (mode == CLOCK_CONTROL_NRF_LF_START_AVAILABLE)))) {
    39a2:	2d01      	cmp	r5, #1
    39a4:	d106      	bne.n	39b4 <z_nrf_clock_control_lf_on+0xbc>
	if (isr_mode) {
    39a6:	b30c      	cbz	r4, 39ec <z_nrf_clock_control_lf_on+0xf4>
	__asm__ volatile(
    39a8:	f386 8811 	msr	BASEPRI, r6
    39ac:	f3bf 8f6f 	isb	sy
}
    39b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (isr_mode || !IS_ENABLED(CONFIG_MULTITHREADING)) {
    39b4:	b1ac      	cbz	r4, 39e2 <z_nrf_clock_control_lf_on+0xea>
 *
 * @return N/A
 */
static inline void k_cpu_atomic_idle(unsigned int key)
{
	arch_cpu_atomic_idle(key);
    39b6:	4630      	mov	r0, r6
    39b8:	f7fe ff62 	bl	2880 <arch_cpu_atomic_idle>
    return (nrf_clock_lfclk_t)(p_reg->LFCLKSRC);
    39bc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    39c0:	f8d2 3518 	ldr.w	r3, [r2, #1304]	; 0x518
		if ((target_type ==  NRF_CLOCK_LFCLK_Xtal)
    39c4:	2b00      	cmp	r3, #0
    39c6:	d1e0      	bne.n	398a <z_nrf_clock_control_lf_on+0x92>
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    39c8:	6839      	ldr	r1, [r7, #0]
		    && nrf_clock_event_check(NRF_CLOCK,
    39ca:	2900      	cmp	r1, #0
    39cc:	d0dd      	beq.n	398a <z_nrf_clock_control_lf_on+0x92>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    39ce:	603b      	str	r3, [r7, #0]
    39d0:	683b      	ldr	r3, [r7, #0]
    p_reg->LFCLKSRC = (uint32_t)(source);
    39d2:	2301      	movs	r3, #1
    39d4:	f8c2 3518 	str.w	r3, [r2, #1304]	; 0x518
    39d8:	f8c8 3180 	str.w	r3, [r8, #384]	; 0x180
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    39dc:	f8c9 3000 	str.w	r3, [r9]
}
    39e0:	e7d3      	b.n	398a <z_nrf_clock_control_lf_on+0x92>
	return z_impl_k_sleep(timeout);
    39e2:	2100      	movs	r1, #0
    39e4:	2021      	movs	r0, #33	; 0x21
    39e6:	f003 ff49 	bl	787c <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    39ea:	e7e7      	b.n	39bc <z_nrf_clock_control_lf_on+0xc4>
    p_reg->INTENSET = mask;
    39ec:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    39f0:	2202      	movs	r2, #2
    39f2:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
}
    39f6:	e7db      	b.n	39b0 <z_nrf_clock_control_lf_on+0xb8>
		__ASSERT_NO_MSG(false);
    39f8:	4912      	ldr	r1, [pc, #72]	; (3a44 <z_nrf_clock_control_lf_on+0x14c>)
    39fa:	480e      	ldr	r0, [pc, #56]	; (3a34 <z_nrf_clock_control_lf_on+0x13c>)
    39fc:	4a0e      	ldr	r2, [pc, #56]	; (3a38 <z_nrf_clock_control_lf_on+0x140>)
    39fe:	f240 2332 	movw	r3, #562	; 0x232
    3a02:	f005 fef0 	bl	97e6 <printk>
}
    3a06:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		__ASSERT_NO_MSG(false);
    3a0a:	480b      	ldr	r0, [pc, #44]	; (3a38 <z_nrf_clock_control_lf_on+0x140>)
    3a0c:	f240 2132 	movw	r1, #562	; 0x232
    3a10:	f005 bcfa 	b.w	9408 <assert_post_action>
    p_reg->INTENCLR = mask;
    3a14:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    3a18:	2202      	movs	r2, #2
    3a1a:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
	int key = isr_mode ? irq_lock() : 0;
    3a1e:	4606      	mov	r6, r0
}
    3a20:	e7ae      	b.n	3980 <z_nrf_clock_control_lf_on+0x88>
    3a22:	bf00      	nop
    3a24:	20000bb8 	.word	0x20000bb8
    3a28:	20000b4c 	.word	0x20000b4c
    3a2c:	20000b7c 	.word	0x20000b7c
    3a30:	0000ae60 	.word	0x0000ae60
    3a34:	0000a76d 	.word	0x0000a76d
    3a38:	0000adff 	.word	0x0000adff
    3a3c:	20001137 	.word	0x20001137
    3a40:	40000104 	.word	0x40000104
    3a44:	0000b103 	.word	0x0000b103
    3a48:	e000e100 	.word	0xe000e100
    3a4c:	40000008 	.word	0x40000008

00003a50 <uart_console_init>:
 * @brief Initialize one UART as the console/debug port
 *
 * @return 0 if successful, otherwise failed.
 */
static int uart_console_init(const struct device *arg)
{
    3a50:	b508      	push	{r3, lr}

	ARG_UNUSED(arg);

	/* Claim console device */
	uart_console_dev = DEVICE_DT_GET(DT_CHOSEN(zephyr_console));
    3a52:	4b08      	ldr	r3, [pc, #32]	; (3a74 <uart_console_init+0x24>)
    3a54:	4808      	ldr	r0, [pc, #32]	; (3a78 <uart_console_init+0x28>)
    3a56:	6018      	str	r0, [r3, #0]
 *
 * @return a non-positive integer as documented in device_usable_check().
 */
static inline int z_device_usable_check(const struct device *dev)
{
	return z_device_ready(dev) ? 0 : -ENODEV;
    3a58:	f006 f9ed 	bl	9e36 <z_device_ready>
    3a5c:	b138      	cbz	r0, 3a6e <uart_console_init+0x1e>
	__stdout_hook_install(console_out);
    3a5e:	4807      	ldr	r0, [pc, #28]	; (3a7c <uart_console_init+0x2c>)
    3a60:	f7ff fb5a 	bl	3118 <__stdout_hook_install>
	__printk_hook_install(console_out);
    3a64:	4805      	ldr	r0, [pc, #20]	; (3a7c <uart_console_init+0x2c>)
    3a66:	f7fe fecf 	bl	2808 <__printk_hook_install>
		return -ENODEV;
	}

	uart_console_hook_install();

	return 0;
    3a6a:	2000      	movs	r0, #0
}
    3a6c:	bd08      	pop	{r3, pc}
		return -ENODEV;
    3a6e:	f06f 0012 	mvn.w	r0, #18
    3a72:	e7fb      	b.n	3a6c <uart_console_init+0x1c>
    3a74:	20000bbc 	.word	0x20000bbc
    3a78:	0000a134 	.word	0x0000a134
    3a7c:	00003a81 	.word	0x00003a81

00003a80 <console_out>:
	if ('\n' == c) {
    3a80:	280a      	cmp	r0, #10
{
    3a82:	b538      	push	{r3, r4, r5, lr}
    3a84:	4d07      	ldr	r5, [pc, #28]	; (3aa4 <CONFIG_UART_CONSOLE_INPUT_EXPIRED_TIMEOUT+0xc>)
    3a86:	4604      	mov	r4, r0
	if ('\n' == c) {
    3a88:	d104      	bne.n	3a94 <console_out+0x14>
    3a8a:	6828      	ldr	r0, [r5, #0]
						unsigned char out_char)
{
	const struct uart_driver_api *api =
		(const struct uart_driver_api *)dev->api;

	api->poll_out(dev, out_char);
    3a8c:	6883      	ldr	r3, [r0, #8]
    3a8e:	210d      	movs	r1, #13
    3a90:	685b      	ldr	r3, [r3, #4]
    3a92:	4798      	blx	r3
	uart_poll_out(uart_console_dev, c);
    3a94:	6828      	ldr	r0, [r5, #0]
    3a96:	6883      	ldr	r3, [r0, #8]
    3a98:	b2e1      	uxtb	r1, r4
    3a9a:	685b      	ldr	r3, [r3, #4]
    3a9c:	4798      	blx	r3
}
    3a9e:	4620      	mov	r0, r4
    3aa0:	bd38      	pop	{r3, r4, r5, pc}
    3aa2:	bf00      	nop
    3aa4:	20000bbc 	.word	0x20000bbc

00003aa8 <gpio_nrfx_manage_callback>:
}

static int gpio_nrfx_manage_callback(const struct device *port,
				     struct gpio_callback *callback,
				     bool set)
{
    3aa8:	b570      	push	{r4, r5, r6, lr}
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    3aaa:	6905      	ldr	r5, [r0, #16]
{
    3aac:	4616      	mov	r6, r2
 */
static inline int gpio_manage_callback(sys_slist_t *callbacks,
					struct gpio_callback *callback,
					bool set)
{
	__ASSERT(callback, "No callback!");
    3aae:	460c      	mov	r4, r1
    3ab0:	b961      	cbnz	r1, 3acc <gpio_nrfx_manage_callback+0x24>
    3ab2:	4922      	ldr	r1, [pc, #136]	; (3b3c <gpio_nrfx_manage_callback+0x94>)
    3ab4:	4a22      	ldr	r2, [pc, #136]	; (3b40 <gpio_nrfx_manage_callback+0x98>)
    3ab6:	4823      	ldr	r0, [pc, #140]	; (3b44 <gpio_nrfx_manage_callback+0x9c>)
    3ab8:	2324      	movs	r3, #36	; 0x24
    3aba:	f005 fe94 	bl	97e6 <printk>
    3abe:	4822      	ldr	r0, [pc, #136]	; (3b48 <gpio_nrfx_manage_callback+0xa0>)
    3ac0:	f005 fe91 	bl	97e6 <printk>
    3ac4:	481e      	ldr	r0, [pc, #120]	; (3b40 <gpio_nrfx_manage_callback+0x98>)
    3ac6:	2124      	movs	r1, #36	; 0x24
    3ac8:	f005 fc9e 	bl	9408 <assert_post_action>
	__ASSERT(callback->handler, "No callback handler!");
    3acc:	6863      	ldr	r3, [r4, #4]
    3ace:	b963      	cbnz	r3, 3aea <gpio_nrfx_manage_callback+0x42>
    3ad0:	491e      	ldr	r1, [pc, #120]	; (3b4c <gpio_nrfx_manage_callback+0xa4>)
    3ad2:	4a1b      	ldr	r2, [pc, #108]	; (3b40 <gpio_nrfx_manage_callback+0x98>)
    3ad4:	481b      	ldr	r0, [pc, #108]	; (3b44 <gpio_nrfx_manage_callback+0x9c>)
    3ad6:	2325      	movs	r3, #37	; 0x25
    3ad8:	f005 fe85 	bl	97e6 <printk>
    3adc:	481c      	ldr	r0, [pc, #112]	; (3b50 <gpio_nrfx_manage_callback+0xa8>)
    3ade:	f005 fe82 	bl	97e6 <printk>
    3ae2:	4817      	ldr	r0, [pc, #92]	; (3b40 <gpio_nrfx_manage_callback+0x98>)
    3ae4:	2125      	movs	r1, #37	; 0x25
    3ae6:	f005 fc8f 	bl	9408 <assert_post_action>
Z_GENLIST_IS_EMPTY(slist)
    3aea:	686b      	ldr	r3, [r5, #4]

	if (!sys_slist_is_empty(callbacks)) {
    3aec:	b15b      	cbz	r3, 3b06 <gpio_nrfx_manage_callback+0x5e>
 */
static inline bool sys_slist_find_and_remove(sys_slist_t *list,
					     sys_snode_t *node);

/** @} */
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    3aee:	2200      	movs	r2, #0
    3af0:	429c      	cmp	r4, r3
    3af2:	d113      	bne.n	3b1c <gpio_nrfx_manage_callback+0x74>
Z_GENLIST_REMOVE(slist, snode)
    3af4:	6823      	ldr	r3, [r4, #0]
    3af6:	b95a      	cbnz	r2, 3b10 <gpio_nrfx_manage_callback+0x68>
    3af8:	68aa      	ldr	r2, [r5, #8]
	list->head = node;
    3afa:	606b      	str	r3, [r5, #4]
Z_GENLIST_REMOVE(slist, snode)
    3afc:	4294      	cmp	r4, r2
    3afe:	d100      	bne.n	3b02 <gpio_nrfx_manage_callback+0x5a>
	list->tail = node;
    3b00:	60ab      	str	r3, [r5, #8]
	parent->next = child;
    3b02:	2300      	movs	r3, #0
    3b04:	6023      	str	r3, [r4, #0]
				return -EINVAL;
			}
		}
	}

	if (set) {
    3b06:	b976      	cbnz	r6, 3b26 <gpio_nrfx_manage_callback+0x7e>
		sys_slist_prepend(callbacks, &callback->node);
	}

	return 0;
    3b08:	2000      	movs	r0, #0
				     callback, set);
}
    3b0a:	bd70      	pop	{r4, r5, r6, pc}
    3b0c:	460b      	mov	r3, r1
    3b0e:	e7ef      	b.n	3af0 <gpio_nrfx_manage_callback+0x48>
    3b10:	6013      	str	r3, [r2, #0]
Z_GENLIST_REMOVE(slist, snode)
    3b12:	68ab      	ldr	r3, [r5, #8]
    3b14:	429c      	cmp	r4, r3
	list->tail = node;
    3b16:	bf08      	it	eq
    3b18:	60aa      	streq	r2, [r5, #8]
}
    3b1a:	e7f2      	b.n	3b02 <gpio_nrfx_manage_callback+0x5a>
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    3b1c:	6819      	ldr	r1, [r3, #0]
Z_GENLIST_FIND_AND_REMOVE(slist, snode)
    3b1e:	461a      	mov	r2, r3
    3b20:	2900      	cmp	r1, #0
    3b22:	d1f3      	bne.n	3b0c <gpio_nrfx_manage_callback+0x64>
			if (!set) {
    3b24:	b13e      	cbz	r6, 3b36 <gpio_nrfx_manage_callback+0x8e>
Z_GENLIST_PREPEND(slist, snode)
    3b26:	686b      	ldr	r3, [r5, #4]
	parent->next = child;
    3b28:	6023      	str	r3, [r4, #0]
Z_GENLIST_PREPEND(slist, snode)
    3b2a:	68a8      	ldr	r0, [r5, #8]
	list->head = node;
    3b2c:	606c      	str	r4, [r5, #4]
Z_GENLIST_PREPEND(slist, snode)
    3b2e:	2800      	cmp	r0, #0
    3b30:	d1ea      	bne.n	3b08 <gpio_nrfx_manage_callback+0x60>
	list->tail = node;
    3b32:	60ac      	str	r4, [r5, #8]
}
    3b34:	e7e9      	b.n	3b0a <gpio_nrfx_manage_callback+0x62>
				return -EINVAL;
    3b36:	f06f 0015 	mvn.w	r0, #21
	return gpio_manage_callback(&get_port_data(port)->callbacks,
    3b3a:	e7e6      	b.n	3b0a <gpio_nrfx_manage_callback+0x62>
    3b3c:	0000ae9c 	.word	0x0000ae9c
    3b40:	0000ae6f 	.word	0x0000ae6f
    3b44:	0000a76d 	.word	0x0000a76d
    3b48:	0000aea5 	.word	0x0000aea5
    3b4c:	0000aeb4 	.word	0x0000aeb4
    3b50:	0000aec6 	.word	0x0000aec6

00003b54 <nrfx_gpio_handler>:
			dev = DEVICE_DT_INST_GET(i); \
		}

	if (0) {
	} /* Followed by else if from FOREACH macro. Done to avoid return statement in macro.  */
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    3b54:	0943      	lsrs	r3, r0, #5
}

static void nrfx_gpio_handler(nrfx_gpiote_pin_t abs_pin,
			      nrfx_gpiote_trigger_t trigger,
			      void *context)
{
    3b56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    3b5a:	d003      	beq.n	3b64 <nrfx_gpio_handler+0x10>
    3b5c:	2b01      	cmp	r3, #1
    3b5e:	d036      	beq.n	3bce <nrfx_gpio_handler+0x7a>

	struct gpio_nrfx_data *data = get_port_data(port);
	sys_slist_t *list = &data->callbacks;

	gpio_fire_callbacks(list, port, BIT(pin));
}
    3b60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    3b64:	4f1b      	ldr	r7, [pc, #108]	; (3bd4 <nrfx_gpio_handler+0x80>)
					const struct device *port,
					uint32_t pins)
{
	struct gpio_callback *cb, *tmp;

	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    3b66:	693b      	ldr	r3, [r7, #16]
    3b68:	685c      	ldr	r4, [r3, #4]
    3b6a:	2c00      	cmp	r4, #0
    3b6c:	d0f8      	beq.n	3b60 <nrfx_gpio_handler+0xc>
    3b6e:	6825      	ldr	r5, [r4, #0]
		if (cb->pin_mask & pins) {
			__ASSERT(cb->handler, "No callback handler!");
    3b70:	f8df 806c 	ldr.w	r8, [pc, #108]	; 3be0 <nrfx_gpio_handler+0x8c>
    3b74:	f8df 906c 	ldr.w	r9, [pc, #108]	; 3be4 <nrfx_gpio_handler+0x90>
    3b78:	f8df a06c 	ldr.w	sl, [pc, #108]	; 3be8 <nrfx_gpio_handler+0x94>
}

NRF_STATIC_INLINE uint32_t nrf_gpio_pin_port_number_extract(uint32_t * p_pin)
{
    uint32_t pin_number = *p_pin;
    *p_pin = pin_number & 0x1F;
    3b7c:	f000 001f 	and.w	r0, r0, #31
	gpio_fire_callbacks(list, port, BIT(pin));
    3b80:	2601      	movs	r6, #1
    3b82:	2d00      	cmp	r5, #0
    3b84:	fa06 f600 	lsl.w	r6, r6, r0
	return node->next;
    3b88:	bf38      	it	cc
    3b8a:	2500      	movcc	r5, #0
		if (cb->pin_mask & pins) {
    3b8c:	68a3      	ldr	r3, [r4, #8]
    3b8e:	421e      	tst	r6, r3
    3b90:	d014      	beq.n	3bbc <nrfx_gpio_handler+0x68>
			__ASSERT(cb->handler, "No callback handler!");
    3b92:	6863      	ldr	r3, [r4, #4]
    3b94:	b963      	cbnz	r3, 3bb0 <nrfx_gpio_handler+0x5c>
    3b96:	4649      	mov	r1, r9
    3b98:	2345      	movs	r3, #69	; 0x45
    3b9a:	4642      	mov	r2, r8
    3b9c:	4650      	mov	r0, sl
    3b9e:	f005 fe22 	bl	97e6 <printk>
    3ba2:	480d      	ldr	r0, [pc, #52]	; (3bd8 <nrfx_gpio_handler+0x84>)
    3ba4:	f005 fe1f 	bl	97e6 <printk>
    3ba8:	2145      	movs	r1, #69	; 0x45
    3baa:	4640      	mov	r0, r8
    3bac:	f005 fc2c 	bl	9408 <assert_post_action>
			cb->handler(port, cb, cb->pin_mask & pins);
    3bb0:	e9d4 3201 	ldrd	r3, r2, [r4, #4]
    3bb4:	4621      	mov	r1, r4
    3bb6:	4032      	ands	r2, r6
    3bb8:	4638      	mov	r0, r7
    3bba:	4798      	blx	r3
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(list, cb, tmp, node) {
    3bbc:	2d00      	cmp	r5, #0
    3bbe:	d0cf      	beq.n	3b60 <nrfx_gpio_handler+0xc>
    3bc0:	682b      	ldr	r3, [r5, #0]
    3bc2:	2b00      	cmp	r3, #0
    3bc4:	bf38      	it	cc
    3bc6:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    3bc8:	462c      	mov	r4, r5
    3bca:	461d      	mov	r5, r3
    3bcc:	e7de      	b.n	3b8c <nrfx_gpio_handler+0x38>
	DT_INST_FOREACH_STATUS_OKAY(GPIO_NRF_GET_DEV)
    3bce:	4f03      	ldr	r7, [pc, #12]	; (3bdc <nrfx_gpio_handler+0x88>)
    3bd0:	e7c9      	b.n	3b66 <nrfx_gpio_handler+0x12>
    3bd2:	bf00      	nop
    3bd4:	0000a0ec 	.word	0x0000a0ec
    3bd8:	0000aec6 	.word	0x0000aec6
    3bdc:	0000a104 	.word	0x0000a104
    3be0:	0000ae6f 	.word	0x0000ae6f
    3be4:	0000aedd 	.word	0x0000aedd
    3be8:	0000a76d 	.word	0x0000a76d

00003bec <gpio_nrfx_pin_interrupt_configure>:
{
    3bec:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    3bee:	6840      	ldr	r0, [r0, #4]
    3bf0:	7b05      	ldrb	r5, [r0, #12]
    3bf2:	f001 041f 	and.w	r4, r1, #31
	if (mode == GPIO_INT_MODE_DISABLED) {
    3bf6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
	uint32_t abs_pin = NRF_GPIO_PIN_MAP(get_port_cfg(port)->port_num, pin);
    3bfa:	ea44 1445 	orr.w	r4, r4, r5, lsl #5
	if (mode == GPIO_INT_MODE_DISABLED) {
    3bfe:	f04f 0500 	mov.w	r5, #0
    3c02:	d104      	bne.n	3c0e <gpio_nrfx_pin_interrupt_configure+0x22>
		nrfx_gpiote_trigger_disable(abs_pin);
    3c04:	4620      	mov	r0, r4
    3c06:	f001 fa97 	bl	5138 <nrfx_gpiote_trigger_disable>
	return 0;
    3c0a:	2000      	movs	r0, #0
    3c0c:	e054      	b.n	3cb8 <gpio_nrfx_pin_interrupt_configure+0xcc>
	if (mode == GPIO_INT_MODE_LEVEL) {
    3c0e:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
	nrfx_gpiote_trigger_config_t trigger_config = {
    3c12:	e9cd 5502 	strd	r5, r5, [sp, #8]
	if (mode == GPIO_INT_MODE_LEVEL) {
    3c16:	d151      	bne.n	3cbc <gpio_nrfx_pin_interrupt_configure+0xd0>
		return trig == GPIO_INT_TRIG_LOW ? NRFX_GPIOTE_TRIGGER_LOW :
    3c18:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    3c1c:	bf0c      	ite	eq
    3c1e:	2304      	moveq	r3, #4
    3c20:	2305      	movne	r3, #5
	nrfx_gpiote_trigger_config_t trigger_config = {
    3c22:	f88d 3008 	strb.w	r3, [sp, #8]
	if (!(BIT(pin) & get_port_cfg(port)->edge_sense) &&
    3c26:	6883      	ldr	r3, [r0, #8]
    3c28:	fa23 f101 	lsr.w	r1, r3, r1
    3c2c:	f011 0101 	ands.w	r1, r1, #1
    3c30:	d155      	bne.n	3cde <gpio_nrfx_pin_interrupt_configure+0xf2>
    3c32:	f5b2 3fa0 	cmp.w	r2, #81920	; 0x14000
    3c36:	d152      	bne.n	3cde <gpio_nrfx_pin_interrupt_configure+0xf2>
    switch (port)
    3c38:	0966      	lsrs	r6, r4, #5
    3c3a:	d04a      	beq.n	3cd2 <gpio_nrfx_pin_interrupt_configure+0xe6>
            mask = P1_FEATURE_PINS_PRESENT;
    3c3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3c40:	2e01      	cmp	r6, #1
    3c42:	bf08      	it	eq
    3c44:	4619      	moveq	r1, r3
    pin_number &= 0x1F;
    3c46:	f004 051f 	and.w	r5, r4, #31
    return (mask & (1UL << pin_number)) ? true : false;
    3c4a:	40e9      	lsrs	r1, r5
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    3c4c:	07ca      	lsls	r2, r1, #31
    3c4e:	d40b      	bmi.n	3c68 <gpio_nrfx_pin_interrupt_configure+0x7c>
    3c50:	492b      	ldr	r1, [pc, #172]	; (3d00 <gpio_nrfx_pin_interrupt_configure+0x114>)
    3c52:	482c      	ldr	r0, [pc, #176]	; (3d04 <gpio_nrfx_pin_interrupt_configure+0x118>)
    3c54:	4a2c      	ldr	r2, [pc, #176]	; (3d08 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    3c56:	f240 2329 	movw	r3, #553	; 0x229
    3c5a:	f005 fdc4 	bl	97e6 <printk>
    3c5e:	482a      	ldr	r0, [pc, #168]	; (3d08 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    3c60:	f240 2129 	movw	r1, #553	; 0x229
    3c64:	f005 fbd0 	bl	9408 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3c68:	b16e      	cbz	r6, 3c86 <gpio_nrfx_pin_interrupt_configure+0x9a>
    3c6a:	2e01      	cmp	r6, #1
    3c6c:	d034      	beq.n	3cd8 <gpio_nrfx_pin_interrupt_configure+0xec>
            NRFX_ASSERT(0);
    3c6e:	4927      	ldr	r1, [pc, #156]	; (3d0c <gpio_nrfx_pin_interrupt_configure+0x120>)
    3c70:	4824      	ldr	r0, [pc, #144]	; (3d04 <gpio_nrfx_pin_interrupt_configure+0x118>)
    3c72:	4a25      	ldr	r2, [pc, #148]	; (3d08 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    3c74:	f240 232e 	movw	r3, #558	; 0x22e
    3c78:	f005 fdb5 	bl	97e6 <printk>
    3c7c:	4822      	ldr	r0, [pc, #136]	; (3d08 <gpio_nrfx_pin_interrupt_configure+0x11c>)
    3c7e:	f240 212e 	movw	r1, #558	; 0x22e
    3c82:	f005 fbc1 	bl	9408 <assert_post_action>
        case 0: return NRF_P0;
    3c86:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    return (nrf_gpio_pin_dir_t)((reg->PIN_CNF[pin_number] &
    3c8a:	f505 75e0 	add.w	r5, r5, #448	; 0x1c0
    3c8e:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
	    (mode == GPIO_INT_MODE_EDGE) &&
    3c92:	07db      	lsls	r3, r3, #31
    3c94:	d423      	bmi.n	3cde <gpio_nrfx_pin_interrupt_configure+0xf2>
		err = nrfx_gpiote_channel_get(abs_pin, &ch);
    3c96:	f10d 0507 	add.w	r5, sp, #7
    3c9a:	4629      	mov	r1, r5
    3c9c:	4620      	mov	r0, r4
    3c9e:	f001 f975 	bl	4f8c <nrfx_gpiote_channel_get>
		if (err == NRFX_ERROR_INVALID_PARAM) {
    3ca2:	4b1b      	ldr	r3, [pc, #108]	; (3d10 <gpio_nrfx_pin_interrupt_configure+0x124>)
    3ca4:	4298      	cmp	r0, r3
    3ca6:	d119      	bne.n	3cdc <gpio_nrfx_pin_interrupt_configure+0xf0>
			err = nrfx_gpiote_channel_alloc(&ch);
    3ca8:	4628      	mov	r0, r5
    3caa:	f001 f9cf 	bl	504c <nrfx_gpiote_channel_alloc>
			if (err != NRFX_SUCCESS) {
    3cae:	4b19      	ldr	r3, [pc, #100]	; (3d14 <gpio_nrfx_pin_interrupt_configure+0x128>)
    3cb0:	4298      	cmp	r0, r3
    3cb2:	d013      	beq.n	3cdc <gpio_nrfx_pin_interrupt_configure+0xf0>
				return -ENOMEM;
    3cb4:	f06f 000b 	mvn.w	r0, #11
}
    3cb8:	b004      	add	sp, #16
    3cba:	bd70      	pop	{r4, r5, r6, pc}
	return trig == GPIO_INT_TRIG_BOTH ? NRFX_GPIOTE_TRIGGER_TOGGLE :
    3cbc:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
    3cc0:	d005      	beq.n	3cce <gpio_nrfx_pin_interrupt_configure+0xe2>
    3cc2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
    3cc6:	bf0c      	ite	eq
    3cc8:	2302      	moveq	r3, #2
    3cca:	2301      	movne	r3, #1
    3ccc:	e7a9      	b.n	3c22 <gpio_nrfx_pin_interrupt_configure+0x36>
    3cce:	2303      	movs	r3, #3
    3cd0:	e7a7      	b.n	3c22 <gpio_nrfx_pin_interrupt_configure+0x36>
            mask = P0_FEATURE_PINS_PRESENT;
    3cd2:	f04f 31ff 	mov.w	r1, #4294967295
    3cd6:	e7b6      	b.n	3c46 <gpio_nrfx_pin_interrupt_configure+0x5a>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3cd8:	4b0f      	ldr	r3, [pc, #60]	; (3d18 <gpio_nrfx_pin_interrupt_configure+0x12c>)
    3cda:	e7d6      	b.n	3c8a <gpio_nrfx_pin_interrupt_configure+0x9e>
		trigger_config.p_in_channel = &ch;
    3cdc:	9503      	str	r5, [sp, #12]
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3cde:	2300      	movs	r3, #0
    3ce0:	4619      	mov	r1, r3
    3ce2:	aa02      	add	r2, sp, #8
    3ce4:	4620      	mov	r0, r4
    3ce6:	f001 f833 	bl	4d50 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    3cea:	4b0a      	ldr	r3, [pc, #40]	; (3d14 <gpio_nrfx_pin_interrupt_configure+0x128>)
    3cec:	4298      	cmp	r0, r3
    3cee:	d104      	bne.n	3cfa <gpio_nrfx_pin_interrupt_configure+0x10e>
	nrfx_gpiote_trigger_enable(abs_pin, true);
    3cf0:	2101      	movs	r1, #1
    3cf2:	4620      	mov	r0, r4
    3cf4:	f001 f9b0 	bl	5058 <nrfx_gpiote_trigger_enable>
    3cf8:	e787      	b.n	3c0a <gpio_nrfx_pin_interrupt_configure+0x1e>
		return -EIO;
    3cfa:	f06f 0004 	mvn.w	r0, #4
    3cfe:	e7db      	b.n	3cb8 <gpio_nrfx_pin_interrupt_configure+0xcc>
    3d00:	0000af1c 	.word	0x0000af1c
    3d04:	0000a76d 	.word	0x0000a76d
    3d08:	0000aee9 	.word	0x0000aee9
    3d0c:	0000b103 	.word	0x0000b103
    3d10:	0bad0004 	.word	0x0bad0004
    3d14:	0bad0000 	.word	0x0bad0000
    3d18:	50000300 	.word	0x50000300

00003d1c <gpio_nrfx_init>:

#define GPIOTE_NODE DT_INST(0, nordic_nrf_gpiote)

static int gpio_nrfx_init(const struct device *port)
{
    3d1c:	b510      	push	{r4, lr}
	nrfx_err_t err;

	if (nrfx_gpiote_is_init()) {
    3d1e:	f001 f985 	bl	502c <nrfx_gpiote_is_init>
    3d22:	4604      	mov	r4, r0
    3d24:	b968      	cbnz	r0, 3d42 <gpio_nrfx_init+0x26>
		return 0;
	}

	err = nrfx_gpiote_init(0/*not used*/);
    3d26:	f001 f959 	bl	4fdc <nrfx_gpiote_init>
	if (err != NRFX_SUCCESS) {
    3d2a:	4b08      	ldr	r3, [pc, #32]	; (3d4c <gpio_nrfx_init+0x30>)
    3d2c:	4298      	cmp	r0, r3
    3d2e:	d10a      	bne.n	3d46 <gpio_nrfx_init+0x2a>
		return -EIO;
	}

	nrfx_gpiote_global_callback_set(nrfx_gpio_handler, NULL);
    3d30:	4807      	ldr	r0, [pc, #28]	; (3d50 <gpio_nrfx_init+0x34>)
    3d32:	4621      	mov	r1, r4
    3d34:	f001 f924 	bl	4f80 <nrfx_gpiote_global_callback_set>

	IRQ_CONNECT(DT_IRQN(GPIOTE_NODE), DT_IRQ(GPIOTE_NODE, priority),
    3d38:	4622      	mov	r2, r4
    3d3a:	2105      	movs	r1, #5
    3d3c:	2006      	movs	r0, #6
    3d3e:	f7fe fe25 	bl	298c <z_arm_irq_priority_set>
		return 0;
    3d42:	2000      	movs	r0, #0
		    nrfx_isr, nrfx_gpiote_irq_handler, 0);

	return 0;
}
    3d44:	bd10      	pop	{r4, pc}
		return -EIO;
    3d46:	f06f 0004 	mvn.w	r0, #4
    3d4a:	e7fb      	b.n	3d44 <gpio_nrfx_init+0x28>
    3d4c:	0bad0000 	.word	0x0bad0000
    3d50:	00003b55 	.word	0x00003b55

00003d54 <gpio_nrfx_pin_configure>:
{
    3d54:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	const struct gpio_nrfx_cfg *cfg = get_port_cfg(port);
    3d58:	6847      	ldr	r7, [r0, #4]
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    3d5a:	7b3b      	ldrb	r3, [r7, #12]
    3d5c:	f001 051f 	and.w	r5, r1, #31
{
    3d60:	b085      	sub	sp, #20
    3d62:	460e      	mov	r6, r1
	nrfx_gpiote_pin_t abs_pin = NRF_GPIO_PIN_MAP(cfg->port_num, pin);
    3d64:	ea45 1543 	orr.w	r5, r5, r3, lsl #5
	if (flags == GPIO_DISCONNECTED) {
    3d68:	4614      	mov	r4, r2
    3d6a:	b9ca      	cbnz	r2, 3da0 <gpio_nrfx_pin_configure+0x4c>
	err = nrfx_gpiote_channel_get(pin, &ch);
    3d6c:	a902      	add	r1, sp, #8
    3d6e:	4628      	mov	r0, r5
    3d70:	f001 f90c 	bl	4f8c <nrfx_gpiote_channel_get>
    3d74:	4604      	mov	r4, r0
	err = nrfx_gpiote_pin_uninit(pin);
    3d76:	4628      	mov	r0, r5
    3d78:	f001 fa00 	bl	517c <nrfx_gpiote_pin_uninit>
	if (err != NRFX_SUCCESS) {
    3d7c:	4b48      	ldr	r3, [pc, #288]	; (3ea0 <gpio_nrfx_pin_configure+0x14c>)
    3d7e:	4298      	cmp	r0, r3
    3d80:	d004      	beq.n	3d8c <gpio_nrfx_pin_configure+0x38>
		return -EIO;
    3d82:	f06f 0004 	mvn.w	r0, #4
}
    3d86:	b005      	add	sp, #20
    3d88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (free_ch) {
    3d8c:	4284      	cmp	r4, r0
    3d8e:	d105      	bne.n	3d9c <gpio_nrfx_pin_configure+0x48>
		err = nrfx_gpiote_channel_free(ch);
    3d90:	f89d 0008 	ldrb.w	r0, [sp, #8]
    3d94:	f001 f954 	bl	5040 <nrfx_gpiote_channel_free>
	return (err != NRFX_SUCCESS) ? -EIO : 0;
    3d98:	42a0      	cmp	r0, r4
    3d9a:	d1f2      	bne.n	3d82 <gpio_nrfx_pin_configure+0x2e>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    3d9c:	2000      	movs	r0, #0
    3d9e:	e7f2      	b.n	3d86 <gpio_nrfx_pin_configure+0x32>
	nrfx_gpiote_trigger_config_t trigger_config = {
    3da0:	f04f 0900 	mov.w	r9, #0
	err = nrfx_gpiote_channel_get(pin, &ch);
    3da4:	f10d 0103 	add.w	r1, sp, #3
    3da8:	4630      	mov	r0, r6
	nrfx_gpiote_trigger_config_t trigger_config = {
    3daa:	e9cd 9902 	strd	r9, r9, [sp, #8]
	err = nrfx_gpiote_channel_get(pin, &ch);
    3dae:	f001 f8ed 	bl	4f8c <nrfx_gpiote_channel_get>
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3db2:	464b      	mov	r3, r9
	err = nrfx_gpiote_channel_get(pin, &ch);
    3db4:	4680      	mov	r8, r0
	err = nrfx_gpiote_input_configure(abs_pin, NULL, &trigger_config, NULL);
    3db6:	aa02      	add	r2, sp, #8
    3db8:	4649      	mov	r1, r9
    3dba:	4628      	mov	r0, r5
    3dbc:	f000 ffc8 	bl	4d50 <nrfx_gpiote_input_configure>
	if (err != NRFX_SUCCESS) {
    3dc0:	4b37      	ldr	r3, [pc, #220]	; (3ea0 <gpio_nrfx_pin_configure+0x14c>)
    3dc2:	4298      	cmp	r0, r3
    3dc4:	d002      	beq.n	3dcc <gpio_nrfx_pin_configure+0x78>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    3dc6:	f06f 0015 	mvn.w	r0, #21
    3dca:	e7dc      	b.n	3d86 <gpio_nrfx_pin_configure+0x32>
	if (free_ch) {
    3dcc:	4580      	cmp	r8, r0
    3dce:	d103      	bne.n	3dd8 <gpio_nrfx_pin_configure+0x84>
		err = nrfx_gpiote_channel_free(ch);
    3dd0:	f89d 0003 	ldrb.w	r0, [sp, #3]
    3dd4:	f001 f934 	bl	5040 <nrfx_gpiote_channel_free>
	if (flags & GPIO_OUTPUT) {
    3dd8:	05a3      	lsls	r3, r4, #22
    3dda:	d54e      	bpl.n	3e7a <gpio_nrfx_pin_configure+0x126>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    3ddc:	4b31      	ldr	r3, [pc, #196]	; (3ea4 <gpio_nrfx_pin_configure+0x150>)
    3dde:	4a32      	ldr	r2, [pc, #200]	; (3ea8 <gpio_nrfx_pin_configure+0x154>)
    3de0:	4023      	ands	r3, r4
    3de2:	4293      	cmp	r3, r2
    3de4:	d03a      	beq.n	3e5c <gpio_nrfx_pin_configure+0x108>
    3de6:	d80c      	bhi.n	3e02 <gpio_nrfx_pin_configure+0xae>
    3de8:	2b06      	cmp	r3, #6
    3dea:	d014      	beq.n	3e16 <gpio_nrfx_pin_configure+0xc2>
    3dec:	d804      	bhi.n	3df8 <gpio_nrfx_pin_configure+0xa4>
    3dee:	b193      	cbz	r3, 3e16 <gpio_nrfx_pin_configure+0xc2>
    3df0:	2b02      	cmp	r3, #2
    3df2:	d1e8      	bne.n	3dc6 <gpio_nrfx_pin_configure+0x72>
    3df4:	2304      	movs	r3, #4
    3df6:	e00e      	b.n	3e16 <gpio_nrfx_pin_configure+0xc2>
    3df8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    3dfc:	d1e3      	bne.n	3dc6 <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_H0S1;
    3dfe:	2301      	movs	r3, #1
    3e00:	e009      	b.n	3e16 <gpio_nrfx_pin_configure+0xc2>
	switch (flags & (GPIO_DS_LOW_MASK | GPIO_DS_HIGH_MASK |
    3e02:	4a2a      	ldr	r2, [pc, #168]	; (3eac <gpio_nrfx_pin_configure+0x158>)
    3e04:	4293      	cmp	r3, r2
    3e06:	d02b      	beq.n	3e60 <gpio_nrfx_pin_configure+0x10c>
    3e08:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
    3e0c:	d02a      	beq.n	3e64 <gpio_nrfx_pin_configure+0x110>
    3e0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
    3e12:	d1d8      	bne.n	3dc6 <gpio_nrfx_pin_configure+0x72>
		*drive = NRF_GPIO_PIN_S0H1;
    3e14:	2302      	movs	r3, #2
		nrfx_gpiote_output_config_t output_config = {
    3e16:	f88d 3004 	strb.w	r3, [sp, #4]
				NRF_GPIO_PIN_INPUT_CONNECT :
    3e1a:	f484 7380 	eor.w	r3, r4, #256	; 0x100
    3e1e:	f3c3 2300 	ubfx	r3, r3, #8, #1
	if (flags & GPIO_PULL_UP) {
    3e22:	06e0      	lsls	r0, r4, #27
		nrfx_gpiote_output_config_t output_config = {
    3e24:	f88d 3005 	strb.w	r3, [sp, #5]
		return NRF_GPIO_PIN_PULLDOWN;
    3e28:	bf54      	ite	pl
    3e2a:	f3c4 1340 	ubfxpl	r3, r4, #5, #1
		return NRF_GPIO_PIN_PULLUP;
    3e2e:	2303      	movmi	r3, #3
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    3e30:	0521      	lsls	r1, r4, #20
		nrfx_gpiote_output_config_t output_config = {
    3e32:	f88d 3006 	strb.w	r3, [sp, #6]
		if (flags & GPIO_OUTPUT_INIT_HIGH) {
    3e36:	d517      	bpl.n	3e68 <gpio_nrfx_pin_configure+0x114>
			nrf_gpio_port_out_set(cfg->port, BIT(pin));
    3e38:	687b      	ldr	r3, [r7, #4]
    3e3a:	2101      	movs	r1, #1
    3e3c:	fa01 f606 	lsl.w	r6, r1, r6
    p_reg->OUTSET = set_mask;
    3e40:	f8c3 6508 	str.w	r6, [r3, #1288]	; 0x508
		err = nrfx_gpiote_output_configure(abs_pin, &output_config, NULL);
    3e44:	2200      	movs	r2, #0
    3e46:	a901      	add	r1, sp, #4
    3e48:	4628      	mov	r0, r5
    3e4a:	f001 f829 	bl	4ea0 <nrfx_gpiote_output_configure>
		return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    3e4e:	4b14      	ldr	r3, [pc, #80]	; (3ea0 <gpio_nrfx_pin_configure+0x14c>)
    3e50:	4298      	cmp	r0, r3
    3e52:	bf14      	ite	ne
    3e54:	f06f 0015 	mvnne.w	r0, #21
    3e58:	2000      	moveq	r0, #0
    3e5a:	e794      	b.n	3d86 <gpio_nrfx_pin_configure+0x32>
		*drive = NRF_GPIO_PIN_H0D1;
    3e5c:	2307      	movs	r3, #7
    3e5e:	e7da      	b.n	3e16 <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_D0H1;
    3e60:	2305      	movs	r3, #5
    3e62:	e7d8      	b.n	3e16 <gpio_nrfx_pin_configure+0xc2>
		*drive = NRF_GPIO_PIN_H0H1;
    3e64:	2303      	movs	r3, #3
    3e66:	e7d6      	b.n	3e16 <gpio_nrfx_pin_configure+0xc2>
		} else if (flags & GPIO_OUTPUT_INIT_LOW) {
    3e68:	0562      	lsls	r2, r4, #21
			nrf_gpio_port_out_clear(cfg->port, BIT(pin));
    3e6a:	bf41      	itttt	mi
    3e6c:	687b      	ldrmi	r3, [r7, #4]
    3e6e:	2101      	movmi	r1, #1
    3e70:	fa01 f606 	lslmi.w	r6, r1, r6
    p_reg->OUTCLR = clr_mask;
    3e74:	f8c3 650c 	strmi.w	r6, [r3, #1292]	; 0x50c
}
    3e78:	e7e4      	b.n	3e44 <gpio_nrfx_pin_configure+0xf0>
	if (flags & GPIO_PULL_UP) {
    3e7a:	06e3      	lsls	r3, r4, #27
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3e7c:	f04f 0300 	mov.w	r3, #0
		return NRF_GPIO_PIN_PULLUP;
    3e80:	bf54      	ite	pl
    3e82:	f3c4 1440 	ubfxpl	r4, r4, #5, #1
    3e86:	2403      	movmi	r4, #3
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3e88:	461a      	mov	r2, r3
    3e8a:	a901      	add	r1, sp, #4
    3e8c:	4628      	mov	r0, r5
	nrfx_gpiote_input_config_t input_config = {
    3e8e:	f88d 4004 	strb.w	r4, [sp, #4]
	err = nrfx_gpiote_input_configure(abs_pin, &input_config, NULL, NULL);
    3e92:	f000 ff5d 	bl	4d50 <nrfx_gpiote_input_configure>
	return (err != NRFX_SUCCESS) ? -EINVAL : 0;
    3e96:	4b02      	ldr	r3, [pc, #8]	; (3ea0 <gpio_nrfx_pin_configure+0x14c>)
    3e98:	4298      	cmp	r0, r3
    3e9a:	f43f af7f 	beq.w	3d9c <gpio_nrfx_pin_configure+0x48>
    3e9e:	e792      	b.n	3dc6 <gpio_nrfx_pin_configure+0x72>
    3ea0:	0bad0000 	.word	0x0bad0000
    3ea4:	00f00006 	.word	0x00f00006
    3ea8:	00100006 	.word	0x00100006
    3eac:	00400002 	.word	0x00400002

00003eb0 <pwm_nrfx_get_cycles_per_sec>:
{
	/* TODO: Since this function might be removed, we will always return
	 * 16MHz from this function and handle the conversion with prescaler,
	 * etc, in the pin set function. See issue #6958.
	 */
	*cycles = 16ul * 1000ul * 1000ul;
    3eb0:	4802      	ldr	r0, [pc, #8]	; (3ebc <pwm_nrfx_get_cycles_per_sec+0xc>)
    3eb2:	2100      	movs	r1, #0
    3eb4:	e9c2 0100 	strd	r0, r1, [r2]

	return 0;
}
    3eb8:	2000      	movs	r0, #0
    3eba:	4770      	bx	lr
    3ebc:	00f42400 	.word	0x00f42400

00003ec0 <pwm_nrfx_init>:
	.pin_set = pwm_nrfx_pin_set,
	.get_cycles_per_sec = pwm_nrfx_get_cycles_per_sec,
};

static int pwm_nrfx_init(const struct device *dev)
{
    3ec0:	4602      	mov	r2, r0
	const struct pwm_nrfx_config *config = dev->config;
    3ec2:	6840      	ldr	r0, [r0, #4]
	struct pwm_nrfx_data *data = dev->data;

	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    3ec4:	6912      	ldr	r2, [r2, #16]
{
    3ec6:	b538      	push	{r3, r4, r5, lr}
    3ec8:	f100 0308 	add.w	r3, r0, #8
    3ecc:	3204      	adds	r2, #4
    3ece:	f100 040c 	add.w	r4, r0, #12
    3ed2:	4619      	mov	r1, r3
		bool inverted = config->initial_config.output_pins[i] & NRFX_PWM_PIN_INVERTED;
		uint16_t value = (inverted)?(PWM_NRFX_CH_VALUE_INVERTED):(PWM_NRFX_CH_VALUE_NORMAL);
    3ed4:	f913 5b01 	ldrsb.w	r5, [r3], #1
    3ed8:	2d00      	cmp	r5, #0
    3eda:	bfb4      	ite	lt
    3edc:	2500      	movlt	r5, #0
    3ede:	f44f 4500 	movge.w	r5, #32768	; 0x8000
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    3ee2:	42a3      	cmp	r3, r4

		data->current[i] = value;
    3ee4:	f822 5b02 	strh.w	r5, [r2], #2
	for (size_t i = 0; i < ARRAY_SIZE(data->current); i++) {
    3ee8:	d1f4      	bne.n	3ed4 <pwm_nrfx_init+0x14>
	};

	nrfx_err_t result = nrfx_pwm_init(&config->pwm,
    3eea:	2300      	movs	r3, #0
    3eec:	461a      	mov	r2, r3
    3eee:	f001 fb07 	bl	5500 <nrfx_pwm_init>
					  &config->initial_config,
					  NULL,
					  NULL);
	if (result != NRFX_SUCCESS) {
    3ef2:	4b03      	ldr	r3, [pc, #12]	; (3f00 <pwm_nrfx_init+0x40>)
		LOG_ERR("Failed to initialize device: %s", dev->name);
		return -EBUSY;
    3ef4:	4298      	cmp	r0, r3
	}

	return 0;
}
    3ef6:	bf14      	ite	ne
    3ef8:	f06f 000f 	mvnne.w	r0, #15
    3efc:	2000      	moveq	r0, #0
    3efe:	bd38      	pop	{r3, r4, r5, pc}
    3f00:	0bad0000 	.word	0x0bad0000

00003f04 <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    3f04:	6802      	ldr	r2, [r0, #0]
    switch (port)
    3f06:	0953      	lsrs	r3, r2, #5
{
    3f08:	b510      	push	{r4, lr}
    3f0a:	4604      	mov	r4, r0
    switch (port)
    3f0c:	d02c      	beq.n	3f68 <nrf_gpio_pin_port_decode+0x64>
    3f0e:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    3f10:	f64f 73ff 	movw	r3, #65535	; 0xffff
    3f14:	bf18      	it	ne
    3f16:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    3f18:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    3f1c:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    3f1e:	07db      	lsls	r3, r3, #31
    3f20:	d40b      	bmi.n	3f3a <nrf_gpio_pin_port_decode+0x36>
    3f22:	4914      	ldr	r1, [pc, #80]	; (3f74 <nrf_gpio_pin_port_decode+0x70>)
    3f24:	4814      	ldr	r0, [pc, #80]	; (3f78 <nrf_gpio_pin_port_decode+0x74>)
    3f26:	4a15      	ldr	r2, [pc, #84]	; (3f7c <nrf_gpio_pin_port_decode+0x78>)
    3f28:	f240 2329 	movw	r3, #553	; 0x229
    3f2c:	f005 fc5b 	bl	97e6 <printk>
    3f30:	4812      	ldr	r0, [pc, #72]	; (3f7c <nrf_gpio_pin_port_decode+0x78>)
    3f32:	f240 2129 	movw	r1, #553	; 0x229
    3f36:	f005 fa67 	bl	9408 <assert_post_action>
    uint32_t pin_number = *p_pin;
    3f3a:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    3f3c:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3f40:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    3f42:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3f44:	d00d      	beq.n	3f62 <nrf_gpio_pin_port_decode+0x5e>
    3f46:	2b01      	cmp	r3, #1
    3f48:	d011      	beq.n	3f6e <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    3f4a:	490d      	ldr	r1, [pc, #52]	; (3f80 <nrf_gpio_pin_port_decode+0x7c>)
    3f4c:	480a      	ldr	r0, [pc, #40]	; (3f78 <nrf_gpio_pin_port_decode+0x74>)
    3f4e:	4a0b      	ldr	r2, [pc, #44]	; (3f7c <nrf_gpio_pin_port_decode+0x78>)
    3f50:	f240 232e 	movw	r3, #558	; 0x22e
    3f54:	f005 fc47 	bl	97e6 <printk>
    3f58:	4808      	ldr	r0, [pc, #32]	; (3f7c <nrf_gpio_pin_port_decode+0x78>)
    3f5a:	f240 212e 	movw	r1, #558	; 0x22e
    3f5e:	f005 fa53 	bl	9408 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    3f62:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    3f66:	bd10      	pop	{r4, pc}
    switch (port)
    3f68:	f04f 33ff 	mov.w	r3, #4294967295
    3f6c:	e7d4      	b.n	3f18 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    3f6e:	4805      	ldr	r0, [pc, #20]	; (3f84 <nrf_gpio_pin_port_decode+0x80>)
    3f70:	e7f9      	b.n	3f66 <nrf_gpio_pin_port_decode+0x62>
    3f72:	bf00      	nop
    3f74:	0000af1c 	.word	0x0000af1c
    3f78:	0000a76d 	.word	0x0000a76d
    3f7c:	0000aee9 	.word	0x0000aee9
    3f80:	0000b103 	.word	0x0000b103
    3f84:	50000300 	.word	0x50000300

00003f88 <uarte_nrfx_configure>:
	return 0;
}

static int uarte_nrfx_configure(const struct device *dev,
				const struct uart_config *cfg)
{
    3f88:	b5f0      	push	{r4, r5, r6, r7, lr}
	nrf_uarte_config_t uarte_cfg;

#if defined(UARTE_CONFIG_STOP_Msk)
	switch (cfg->stop_bits) {
    3f8a:	794b      	ldrb	r3, [r1, #5]
    3f8c:	2b01      	cmp	r3, #1
    3f8e:	d026      	beq.n	3fde <uarte_nrfx_configure+0x56>
    3f90:	2b03      	cmp	r3, #3
    3f92:	d121      	bne.n	3fd8 <uarte_nrfx_configure+0x50>
	case UART_CFG_STOP_BITS_1:
		uarte_cfg.stop = NRF_UARTE_STOP_ONE;
		break;
	case UART_CFG_STOP_BITS_2:
		uarte_cfg.stop = NRF_UARTE_STOP_TWO;
    3f94:	2610      	movs	r6, #16
	if (cfg->stop_bits != UART_CFG_STOP_BITS_1) {
		return -ENOTSUP;
	}
#endif

	if (cfg->data_bits != UART_CFG_DATA_BITS_8) {
    3f96:	798b      	ldrb	r3, [r1, #6]
    3f98:	2b03      	cmp	r3, #3
    3f9a:	d11d      	bne.n	3fd8 <uarte_nrfx_configure+0x50>
		return -ENOTSUP;
	}

	switch (cfg->flow_ctrl) {
    3f9c:	79cc      	ldrb	r4, [r1, #7]
    3f9e:	b10c      	cbz	r4, 3fa4 <uarte_nrfx_configure+0x1c>
    3fa0:	2c01      	cmp	r4, #1
    3fa2:	d119      	bne.n	3fd8 <uarte_nrfx_configure+0x50>
	}

#if defined(UARTE_CONFIG_PARITYTYPE_Msk)
	uarte_cfg.paritytype = NRF_UARTE_PARITYTYPE_EVEN;
#endif
	switch (cfg->parity) {
    3fa4:	790a      	ldrb	r2, [r1, #4]
    3fa6:	b112      	cbz	r2, 3fae <uarte_nrfx_configure+0x26>
    3fa8:	2a02      	cmp	r2, #2
    3faa:	d115      	bne.n	3fd8 <uarte_nrfx_configure+0x50>
	case UART_CFG_PARITY_NONE:
		uarte_cfg.parity = NRF_UARTE_PARITY_EXCLUDED;
		break;
	case UART_CFG_PARITY_EVEN:
		uarte_cfg.parity = NRF_UARTE_PARITY_INCLUDED;
    3fac:	220e      	movs	r2, #14
#endif
	default:
		return -ENOTSUP;
	}

	if (baudrate_set(dev, cfg->baudrate) != 0) {
    3fae:	680b      	ldr	r3, [r1, #0]
	return config->uarte_regs;
    3fb0:	6845      	ldr	r5, [r0, #4]
	switch (baudrate) {
    3fb2:	f5b3 4f16 	cmp.w	r3, #38400	; 0x9600
	return config->uarte_regs;
    3fb6:	682d      	ldr	r5, [r5, #0]
	switch (baudrate) {
    3fb8:	d065      	beq.n	4086 <uarte_nrfx_configure+0xfe>
    3fba:	d82d      	bhi.n	4018 <uarte_nrfx_configure+0x90>
    3fbc:	f5b3 5f16 	cmp.w	r3, #9600	; 0x2580
    3fc0:	d064      	beq.n	408c <uarte_nrfx_configure+0x104>
    3fc2:	d816      	bhi.n	3ff2 <uarte_nrfx_configure+0x6a>
    3fc4:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
    3fc8:	d062      	beq.n	4090 <uarte_nrfx_configure+0x108>
    3fca:	d80a      	bhi.n	3fe2 <uarte_nrfx_configure+0x5a>
    3fcc:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
    3fd0:	d061      	beq.n	4096 <uarte_nrfx_configure+0x10e>
    3fd2:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
    3fd6:	d061      	beq.n	409c <uarte_nrfx_configure+0x114>
    3fd8:	f06f 0085 	mvn.w	r0, #133	; 0x85
    3fdc:	e052      	b.n	4084 <uarte_nrfx_configure+0xfc>
	switch (cfg->stop_bits) {
    3fde:	2600      	movs	r6, #0
    3fe0:	e7d9      	b.n	3f96 <uarte_nrfx_configure+0xe>
	switch (baudrate) {
    3fe2:	f5b3 6f16 	cmp.w	r3, #2400	; 0x960
    3fe6:	d05c      	beq.n	40a2 <uarte_nrfx_configure+0x11a>
    3fe8:	f5b3 5f96 	cmp.w	r3, #4800	; 0x12c0
    3fec:	d1f4      	bne.n	3fd8 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_4800;
    3fee:	4b37      	ldr	r3, [pc, #220]	; (40cc <uarte_nrfx_configure+0x144>)
    3ff0:	e03c      	b.n	406c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    3ff2:	f5b3 4fe1 	cmp.w	r3, #28800	; 0x7080
    3ff6:	d057      	beq.n	40a8 <uarte_nrfx_configure+0x120>
    3ff8:	d807      	bhi.n	400a <uarte_nrfx_configure+0x82>
    3ffa:	f5b3 5f61 	cmp.w	r3, #14400	; 0x3840
    3ffe:	d055      	beq.n	40ac <uarte_nrfx_configure+0x124>
    4000:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
    4004:	d1e8      	bne.n	3fd8 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_19200;
    4006:	4b32      	ldr	r3, [pc, #200]	; (40d0 <uarte_nrfx_configure+0x148>)
    4008:	e030      	b.n	406c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    400a:	f647 2712 	movw	r7, #31250	; 0x7a12
    400e:	42bb      	cmp	r3, r7
    4010:	d1e2      	bne.n	3fd8 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_31250;
    4012:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
    4016:	e029      	b.n	406c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    4018:	f5b3 3f61 	cmp.w	r3, #230400	; 0x38400
    401c:	d048      	beq.n	40b0 <uarte_nrfx_configure+0x128>
    401e:	d813      	bhi.n	4048 <uarte_nrfx_configure+0xc0>
    4020:	f5b3 3f96 	cmp.w	r3, #76800	; 0x12c00
    4024:	d047      	beq.n	40b6 <uarte_nrfx_configure+0x12e>
    4026:	d809      	bhi.n	403c <uarte_nrfx_configure+0xb4>
    4028:	f64d 27c0 	movw	r7, #56000	; 0xdac0
    402c:	42bb      	cmp	r3, r7
    402e:	d044      	beq.n	40ba <uarte_nrfx_configure+0x132>
    4030:	f5b3 4f61 	cmp.w	r3, #57600	; 0xe100
    4034:	d1d0      	bne.n	3fd8 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_57600;
    4036:	f44f 036b 	mov.w	r3, #15400960	; 0xeb0000
    403a:	e017      	b.n	406c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    403c:	f5b3 3fe1 	cmp.w	r3, #115200	; 0x1c200
    4040:	d1ca      	bne.n	3fd8 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_115200;
    4042:	f04f 73eb 	mov.w	r3, #30801920	; 0x1d60000
    4046:	e011      	b.n	406c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    4048:	f5b3 2f61 	cmp.w	r3, #921600	; 0xe1000
    404c:	d038      	beq.n	40c0 <uarte_nrfx_configure+0x138>
    404e:	d808      	bhi.n	4062 <uarte_nrfx_configure+0xda>
    4050:	4f20      	ldr	r7, [pc, #128]	; (40d4 <uarte_nrfx_configure+0x14c>)
    4052:	42bb      	cmp	r3, r7
    4054:	d037      	beq.n	40c6 <uarte_nrfx_configure+0x13e>
    4056:	f5b3 2fe1 	cmp.w	r3, #460800	; 0x70800
    405a:	d1bd      	bne.n	3fd8 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_460800;
    405c:	f04f 63e8 	mov.w	r3, #121634816	; 0x7400000
    4060:	e004      	b.n	406c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    4062:	4f1d      	ldr	r7, [pc, #116]	; (40d8 <uarte_nrfx_configure+0x150>)
    4064:	42bb      	cmp	r3, r7
    4066:	d1b7      	bne.n	3fd8 <uarte_nrfx_configure+0x50>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1000000;
    4068:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
                    | (uint32_t)p_cfg->hwfc;
}

NRF_STATIC_INLINE void nrf_uarte_baudrate_set(NRF_UARTE_Type * p_reg, nrf_uarte_baudrate_t baudrate)
{
    p_reg->BAUDRATE = baudrate;
    406c:	f8c5 3524 	str.w	r3, [r5, #1316]	; 0x524
		return -ENOTSUP;
	}

	nrf_uarte_configure(get_uarte_instance(dev), &uarte_cfg);

	get_dev_data(dev)->uart_config = *cfg;
    4070:	6903      	ldr	r3, [r0, #16]
    4072:	c903      	ldmia	r1, {r0, r1}
                    | (uint32_t)p_cfg->hwfc;
    4074:	4334      	orrs	r4, r6
    4076:	4322      	orrs	r2, r4
    4078:	3304      	adds	r3, #4
    p_reg->CONFIG = (uint32_t)p_cfg->parity
    407a:	f8c5 256c 	str.w	r2, [r5, #1388]	; 0x56c
    407e:	e883 0003 	stmia.w	r3, {r0, r1}

	return 0;
    4082:	2000      	movs	r0, #0
}
    4084:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nrf_baudrate = NRF_UARTE_BAUDRATE_38400;
    4086:	f44f 031d 	mov.w	r3, #10289152	; 0x9d0000
    408a:	e7ef      	b.n	406c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_9600;
    408c:	4b13      	ldr	r3, [pc, #76]	; (40dc <uarte_nrfx_configure+0x154>)
    408e:	e7ed      	b.n	406c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_1200;
    4090:	f44f 239e 	mov.w	r3, #323584	; 0x4f000
    4094:	e7ea      	b.n	406c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = 0x00014000;
    4096:	f44f 33a0 	mov.w	r3, #81920	; 0x14000
    409a:	e7e7      	b.n	406c <uarte_nrfx_configure+0xe4>
	switch (baudrate) {
    409c:	f44f 331c 	mov.w	r3, #159744	; 0x27000
    40a0:	e7e4      	b.n	406c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_2400;
    40a2:	f44f 231d 	mov.w	r3, #643072	; 0x9d000
    40a6:	e7e1      	b.n	406c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_28800;
    40a8:	4b0d      	ldr	r3, [pc, #52]	; (40e0 <uarte_nrfx_configure+0x158>)
    40aa:	e7df      	b.n	406c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_14400;
    40ac:	4b0d      	ldr	r3, [pc, #52]	; (40e4 <uarte_nrfx_configure+0x15c>)
    40ae:	e7dd      	b.n	406c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_230400;
    40b0:	f04f 736c 	mov.w	r3, #61865984	; 0x3b00000
    40b4:	e7da      	b.n	406c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_76800;
    40b6:	4b0c      	ldr	r3, [pc, #48]	; (40e8 <uarte_nrfx_configure+0x160>)
    40b8:	e7d8      	b.n	406c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_56000;
    40ba:	f44f 0365 	mov.w	r3, #15007744	; 0xe50000
    40be:	e7d5      	b.n	406c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_921600;
    40c0:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
    40c4:	e7d2      	b.n	406c <uarte_nrfx_configure+0xe4>
		nrf_baudrate = NRF_UARTE_BAUDRATE_250000;
    40c6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
    40ca:	e7cf      	b.n	406c <uarte_nrfx_configure+0xe4>
    40cc:	0013b000 	.word	0x0013b000
    40d0:	004ea000 	.word	0x004ea000
    40d4:	0003d090 	.word	0x0003d090
    40d8:	000f4240 	.word	0x000f4240
    40dc:	00275000 	.word	0x00275000
    40e0:	0075c000 	.word	0x0075c000
    40e4:	003af000 	.word	0x003af000
    40e8:	013a9000 	.word	0x013a9000

000040ec <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    40ec:	6802      	ldr	r2, [r0, #0]
    switch (port)
    40ee:	0953      	lsrs	r3, r2, #5
{
    40f0:	b510      	push	{r4, lr}
    40f2:	4604      	mov	r4, r0
    switch (port)
    40f4:	d02c      	beq.n	4150 <nrf_gpio_pin_port_decode+0x64>
    40f6:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    40f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
    40fc:	bf18      	it	ne
    40fe:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    4100:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    4104:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    4106:	07db      	lsls	r3, r3, #31
    4108:	d40b      	bmi.n	4122 <nrf_gpio_pin_port_decode+0x36>
    410a:	4914      	ldr	r1, [pc, #80]	; (415c <nrf_gpio_pin_port_decode+0x70>)
    410c:	4814      	ldr	r0, [pc, #80]	; (4160 <nrf_gpio_pin_port_decode+0x74>)
    410e:	4a15      	ldr	r2, [pc, #84]	; (4164 <nrf_gpio_pin_port_decode+0x78>)
    4110:	f240 2329 	movw	r3, #553	; 0x229
    4114:	f005 fb67 	bl	97e6 <printk>
    4118:	4812      	ldr	r0, [pc, #72]	; (4164 <nrf_gpio_pin_port_decode+0x78>)
    411a:	f240 2129 	movw	r1, #553	; 0x229
    411e:	f005 f973 	bl	9408 <assert_post_action>
    uint32_t pin_number = *p_pin;
    4122:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    4124:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4128:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    412a:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    412c:	d00d      	beq.n	414a <nrf_gpio_pin_port_decode+0x5e>
    412e:	2b01      	cmp	r3, #1
    4130:	d011      	beq.n	4156 <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    4132:	490d      	ldr	r1, [pc, #52]	; (4168 <nrf_gpio_pin_port_decode+0x7c>)
    4134:	480a      	ldr	r0, [pc, #40]	; (4160 <nrf_gpio_pin_port_decode+0x74>)
    4136:	4a0b      	ldr	r2, [pc, #44]	; (4164 <nrf_gpio_pin_port_decode+0x78>)
    4138:	f240 232e 	movw	r3, #558	; 0x22e
    413c:	f005 fb53 	bl	97e6 <printk>
    4140:	4808      	ldr	r0, [pc, #32]	; (4164 <nrf_gpio_pin_port_decode+0x78>)
    4142:	f240 212e 	movw	r1, #558	; 0x22e
    4146:	f005 f95f 	bl	9408 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    414a:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    414e:	bd10      	pop	{r4, pc}
    switch (port)
    4150:	f04f 33ff 	mov.w	r3, #4294967295
    4154:	e7d4      	b.n	4100 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    4156:	4805      	ldr	r0, [pc, #20]	; (416c <nrf_gpio_pin_port_decode+0x80>)
    4158:	e7f9      	b.n	414e <nrf_gpio_pin_port_decode+0x62>
    415a:	bf00      	nop
    415c:	0000af1c 	.word	0x0000af1c
    4160:	0000a76d 	.word	0x0000a76d
    4164:	0000aee9 	.word	0x0000aee9
    4168:	0000b103 	.word	0x0000b103
    416c:	50000300 	.word	0x50000300

00004170 <uarte_nrfx_poll_out>:
 *
 * @param dev UARTE device struct
 * @param c Character to send
 */
static void uarte_nrfx_poll_out(const struct device *dev, unsigned char c)
{
    4170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct uarte_nrfx_data *data = get_dev_data(dev);
    4172:	6906      	ldr	r6, [r0, #16]
{
    4174:	4605      	mov	r5, r0
    4176:	460f      	mov	r7, r1
	bool isr_mode = k_is_in_isr() || k_is_pre_kernel();
    4178:	f005 fef3 	bl	9f62 <k_is_in_isr>
    417c:	b910      	cbnz	r0, 4184 <uarte_nrfx_poll_out+0x14>
	return !z_sys_post_kernel;
    417e:	4b2c      	ldr	r3, [pc, #176]	; (4230 <uarte_nrfx_poll_out+0xc0>)
	int key;

	if (isr_mode) {
    4180:	781b      	ldrb	r3, [r3, #0]
    4182:	b983      	cbnz	r3, 41a6 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    4184:	f04f 0320 	mov.w	r3, #32
    4188:	f3ef 8411 	mrs	r4, BASEPRI
    418c:	f383 8812 	msr	BASEPRI_MAX, r3
    4190:	f3bf 8f6f 	isb	sy
		while (1) {
			key = irq_lock();
			if (is_tx_ready(dev)) {
    4194:	4628      	mov	r0, r5
    4196:	f005 fd60 	bl	9c5a <is_tx_ready>
    419a:	bb28      	cbnz	r0, 41e8 <uarte_nrfx_poll_out+0x78>
	__asm__ volatile(
    419c:	f384 8811 	msr	BASEPRI, r4
    41a0:	f3bf 8f6f 	isb	sy
}
    41a4:	e7ee      	b.n	4184 <uarte_nrfx_poll_out+0x14>
{
    41a6:	2464      	movs	r4, #100	; 0x64
		NRFX_WAIT_FOR(is_tx_ready(dev), 100, 1, res);
    41a8:	4628      	mov	r0, r5
    41aa:	f005 fd56 	bl	9c5a <is_tx_ready>
    41ae:	b970      	cbnz	r0, 41ce <uarte_nrfx_poll_out+0x5e>
    41b0:	2001      	movs	r0, #1
    41b2:	f005 fda4 	bl	9cfe <nrfx_busy_wait>
    41b6:	3c01      	subs	r4, #1
    41b8:	d1f6      	bne.n	41a8 <uarte_nrfx_poll_out+0x38>
    41ba:	2100      	movs	r1, #0
    41bc:	2021      	movs	r0, #33	; 0x21
    41be:	f003 fb5d 	bl	787c <z_impl_k_sleep>
	return k_sleep(Z_TIMEOUT_MS(ms));
    41c2:	e7f0      	b.n	41a6 <uarte_nrfx_poll_out+0x36>
	__asm__ volatile(
    41c4:	f384 8811 	msr	BASEPRI, r4
    41c8:	f3bf 8f6f 	isb	sy
}
    41cc:	e7f5      	b.n	41ba <uarte_nrfx_poll_out+0x4a>
	__asm__ volatile(
    41ce:	f04f 0320 	mov.w	r3, #32
    41d2:	f3ef 8411 	mrs	r4, BASEPRI
    41d6:	f383 8812 	msr	BASEPRI_MAX, r3
    41da:	f3bf 8f6f 	isb	sy
			if (is_tx_ready(dev)) {
    41de:	4628      	mov	r0, r5
    41e0:	f005 fd3b 	bl	9c5a <is_tx_ready>
    41e4:	2800      	cmp	r0, #0
    41e6:	d0ed      	beq.n	41c4 <uarte_nrfx_poll_out+0x54>
		}
	} else {
		key = wait_tx_ready(dev);
	}

	data->char_out = c;
    41e8:	f806 7f10 	strb.w	r7, [r6, #16]!
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    41ec:	6869      	ldr	r1, [r5, #4]
	return config->uarte_regs;
    41ee:	680b      	ldr	r3, [r1, #0]
NRF_STATIC_INLINE void nrf_uarte_tx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t  const * p_buffer,
                                               size_t           length)
{
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    p_reg->TXD.MAXCNT = length;
    41f0:	2201      	movs	r2, #1
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    41f2:	f8c3 6544 	str.w	r6, [r3, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    41f6:	f8c3 2548 	str.w	r2, [r3, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    41fa:	2200      	movs	r2, #0
    41fc:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    4200:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    4204:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
    4208:	f8d3 2158 	ldr.w	r2, [r3, #344]	; 0x158
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    420c:	684a      	ldr	r2, [r1, #4]
    420e:	06d2      	lsls	r2, r2, #27
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    4210:	bf41      	itttt	mi
    4212:	2208      	movmi	r2, #8
    4214:	f8c3 2500 	strmi.w	r2, [r3, #1280]	; 0x500
    p_reg->INTENSET = mask;
    4218:	f44f 0280 	movmi.w	r2, #4194304	; 0x400000
    421c:	f8c3 2304 	strmi.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4220:	2201      	movs	r2, #1
    4222:	609a      	str	r2, [r3, #8]
	__asm__ volatile(
    4224:	f384 8811 	msr	BASEPRI, r4
    4228:	f3bf 8f6f 	isb	sy
	tx_start(dev, &data->char_out, 1);

	irq_unlock(key);
}
    422c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    422e:	bf00      	nop
    4230:	20001137 	.word	0x20001137

00004234 <uarte_instance_init.isra.0>:
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));

	return 0;
}

static int uarte_instance_init(const struct device *dev,
    4234:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    4238:	f8d0 8004 	ldr.w	r8, [r0, #4]
			       uint8_t interrupts_active)
{
	int err;
	NRF_UARTE_Type *uarte = get_uarte_instance(dev);
	struct uarte_nrfx_data *data = get_dev_data(dev);
    423c:	6907      	ldr	r7, [r0, #16]
	return config->uarte_regs;
    423e:	f8d8 4000 	ldr.w	r4, [r8]
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    4242:	2300      	movs	r3, #0
    4244:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);

	nrf_uarte_disable(uarte);

	data->dev = dev;
    4248:	6038      	str	r0, [r7, #0]
	const struct uarte_nrfx_config *cfg = get_dev_config(dev);
    424a:	6845      	ldr	r5, [r0, #4]
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    424c:	68eb      	ldr	r3, [r5, #12]
static int uarte_instance_init(const struct device *dev,
    424e:	4606      	mov	r6, r0
		if (cfg->tx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    4250:	1c58      	adds	r0, r3, #1
    4252:	d013      	beq.n	427c <uarte_instance_init.isra.0+0x48>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4254:	a801      	add	r0, sp, #4
    4256:	9301      	str	r3, [sp, #4]
    4258:	f7ff ff48 	bl	40ec <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    425c:	9a01      	ldr	r2, [sp, #4]
    425e:	2301      	movs	r3, #1
    4260:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    4262:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    nrf_gpio_cfg(
    4266:	68eb      	ldr	r3, [r5, #12]
    4268:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    426a:	a801      	add	r0, sp, #4
    426c:	f7ff ff3e 	bl	40ec <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4270:	9b01      	ldr	r3, [sp, #4]
    4272:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    4276:	2203      	movs	r2, #3
    4278:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->rx_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    427c:	692b      	ldr	r3, [r5, #16]
    427e:	1c59      	adds	r1, r3, #1
    4280:	d011      	beq.n	42a6 <uarte_instance_init.isra.0+0x72>
			nrf_gpio_cfg_input(cfg->rx_pin,
    4282:	7f2a      	ldrb	r2, [r5, #28]
    4284:	9301      	str	r3, [sp, #4]
    4286:	2a00      	cmp	r2, #0
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    4288:	a801      	add	r0, sp, #4
    428a:	bf14      	ite	ne
    428c:	f04f 0903 	movne.w	r9, #3
    4290:	f04f 0900 	moveq.w	r9, #0
    4294:	f7ff ff2a 	bl	40ec <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    4298:	9b01      	ldr	r3, [sp, #4]
    429a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    429e:	ea4f 0289 	mov.w	r2, r9, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    42a2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->rts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    42a6:	696b      	ldr	r3, [r5, #20]
    42a8:	1c5a      	adds	r2, r3, #1
    42aa:	d013      	beq.n	42d4 <uarte_instance_init.isra.0+0xa0>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    42ac:	a801      	add	r0, sp, #4
    42ae:	9301      	str	r3, [sp, #4]
    42b0:	f7ff ff1c 	bl	40ec <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    42b4:	9a01      	ldr	r2, [sp, #4]
    42b6:	2301      	movs	r3, #1
    42b8:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    42ba:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    nrf_gpio_cfg(
    42be:	696b      	ldr	r3, [r5, #20]
    42c0:	9301      	str	r3, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    42c2:	a801      	add	r0, sp, #4
    42c4:	f7ff ff12 	bl	40ec <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    42c8:	9b01      	ldr	r3, [sp, #4]
    42ca:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    42ce:	2203      	movs	r2, #3
    42d0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		if (cfg->cts_pin != NRF_UARTE_PSEL_DISCONNECTED) {
    42d4:	69ab      	ldr	r3, [r5, #24]
    42d6:	1c58      	adds	r0, r3, #1
    42d8:	d011      	beq.n	42fe <uarte_instance_init.isra.0+0xca>
			nrf_gpio_cfg_input(cfg->cts_pin,
    42da:	7f6a      	ldrb	r2, [r5, #29]
    42dc:	9301      	str	r3, [sp, #4]
    42de:	2a00      	cmp	r2, #0
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    42e0:	a801      	add	r0, sp, #4
    42e2:	bf14      	ite	ne
    42e4:	f04f 0903 	movne.w	r9, #3
    42e8:	f04f 0900 	moveq.w	r9, #0
    42ec:	f7ff fefe 	bl	40ec <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    42f0:	9b01      	ldr	r3, [sp, #4]
    42f2:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
           ((uint32_t)pull << GPIO_PIN_CNF_PULL_Pos)   |
    42f6:	ea4f 0289 	mov.w	r2, r9, lsl #2
    reg->PIN_CNF[pin_number] = cnf;
    42fa:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
	nrf_uarte_txrx_pins_set(cfg->uarte_regs, cfg->tx_pin, cfg->rx_pin);
    42fe:	e9d5 1203 	ldrd	r1, r2, [r5, #12]
    4302:	682b      	ldr	r3, [r5, #0]
    p_reg->PSEL.TXD = pseltxd;
    4304:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    p_reg->PSEL.RXD = pselrxd;
    4308:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
	nrf_uarte_hwfc_pins_set(cfg->uarte_regs, cfg->rts_pin, cfg->cts_pin);
    430c:	e9d5 1205 	ldrd	r1, r2, [r5, #20]
    p_reg->PSEL.RTS = pselrts;
    4310:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
	}
#else
	uarte_nrfx_pins_configure(dev, false);
#endif /* CONFIG_PINCTRL */

	err = uarte_nrfx_configure(dev, &get_dev_data(dev)->uart_config);
    4314:	6931      	ldr	r1, [r6, #16]
    p_reg->PSEL.CTS = pselcts;
    4316:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
    431a:	3104      	adds	r1, #4
    431c:	4630      	mov	r0, r6
    431e:	f7ff fe33 	bl	3f88 <uarte_nrfx_configure>
	if (err) {
    4322:	4605      	mov	r5, r0
    4324:	2800      	cmp	r0, #0
    4326:	d146      	bne.n	43b6 <uarte_instance_init.isra.0+0x182>
		return err;
	}

	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
	    cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX) {
    4328:	f8d8 3004 	ldr.w	r3, [r8, #4]
	if (IS_ENABLED(CONFIG_UART_ENHANCED_POLL_OUT) &&
    432c:	0799      	lsls	r1, r3, #30
    432e:	d519      	bpl.n	4364 <uarte_instance_init.isra.0+0x130>
	ret = gppi_channel_alloc(&data->ppi_ch_endtx);
    4330:	f107 0012 	add.w	r0, r7, #18
    4334:	f001 f820 	bl	5378 <nrfx_ppi_channel_alloc>
	if (ret != NRFX_SUCCESS) {
    4338:	4b22      	ldr	r3, [pc, #136]	; (43c4 <uarte_instance_init.isra.0+0x190>)
    433a:	4298      	cmp	r0, r3
    433c:	d13f      	bne.n	43be <uarte_instance_init.isra.0+0x18a>
	nrfx_gppi_channel_endpoints_setup(data->ppi_ch_endtx,
    433e:	7cb8      	ldrb	r0, [r7, #18]
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    4340:	00c3      	lsls	r3, r0, #3
    4342:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    4346:	f503 33f8 	add.w	r3, r3, #126976	; 0x1f000
    return (uint32_t)p_reg + (uint32_t)task;
    434a:	f104 020c 	add.w	r2, r4, #12
    return (uint32_t)((uint8_t *)p_reg + (uint32_t)event);
    434e:	f504 7190 	add.w	r1, r4, #288	; 0x120
NRF_STATIC_INLINE void nrf_ppi_channel_endpoint_setup(NRF_PPI_Type *    p_reg,
                                                      nrf_ppi_channel_t channel,
                                                      uint32_t          eep,
                                                      uint32_t          tep)
{
    p_reg->CH[(uint32_t) channel].EEP = eep;
    4352:	f8c3 1510 	str.w	r1, [r3, #1296]	; 0x510
    p_reg->CH[(uint32_t) channel].TEP = tep;
    4356:	f8c3 2514 	str.w	r2, [r3, #1300]	; 0x514
    p_reg->CHENSET = mask;
    435a:	4a1b      	ldr	r2, [pc, #108]	; (43c8 <uarte_instance_init.isra.0+0x194>)
	nrfx_gppi_channels_enable(BIT(data->ppi_ch_endtx));
    435c:	2301      	movs	r3, #1
    435e:	4083      	lsls	r3, r0
    4360:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Enabled;
    4364:	2308      	movs	r3, #8
    4366:	f8c4 3500 	str.w	r3, [r4, #1280]	; 0x500
#endif
	{
		/* Enable receiver and transmitter */
		nrf_uarte_enable(uarte);

		if (!cfg->disable_rx) {
    436a:	f898 3008 	ldrb.w	r3, [r8, #8]
    436e:	b95b      	cbnz	r3, 4388 <uarte_instance_init.isra.0+0x154>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4370:	f8c4 3110 	str.w	r3, [r4, #272]	; 0x110
    4374:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
			nrf_uarte_event_clear(uarte, NRF_UARTE_EVENT_ENDRX);

			nrf_uarte_rx_buffer_set(uarte, &data->rx_data, 1);
    4378:	f107 0311 	add.w	r3, r7, #17

NRF_STATIC_INLINE void nrf_uarte_rx_buffer_set(NRF_UARTE_Type * p_reg,
                                               uint8_t *        p_buffer,
                                               size_t           length)
{
    p_reg->RXD.PTR    = (uint32_t)p_buffer;
    437c:	f8c4 3534 	str.w	r3, [r4, #1332]	; 0x534
    p_reg->RXD.MAXCNT = length;
    4380:	2301      	movs	r3, #1
    4382:	f8c4 3538 	str.w	r3, [r4, #1336]	; 0x538
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4386:	6023      	str	r3, [r4, #0]
			nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STARTRX);
		}
	}

	if (!(cfg->flags & UARTE_CFG_FLAG_PPI_ENDTX)) {
    4388:	f8d8 3004 	ldr.w	r3, [r8, #4]
    438c:	079a      	lsls	r2, r3, #30
    p_reg->INTENSET = mask;
    438e:	bf5c      	itt	pl
    4390:	f44f 7280 	movpl.w	r2, #256	; 0x100
    4394:	f8c4 2304 	strpl.w	r2, [r4, #772]	; 0x304
		nrf_uarte_int_enable(uarte, NRF_UARTE_INT_ENDTX_MASK);
	}

	if (cfg->flags & UARTE_CFG_FLAG_LOW_POWER) {
    4398:	06db      	lsls	r3, r3, #27
    439a:	bf44      	itt	mi
    439c:	f44f 0380 	movmi.w	r3, #4194304	; 0x400000
    43a0:	f8c4 3304 	strmi.w	r3, [r4, #772]	; 0x304

	/* Set TXSTOPPED event by requesting fake (zero-length) transfer.
	 * Pointer to RAM variable (data->tx_buffer) is set because otherwise
	 * such operation may result in HardFault or RAM corruption.
	 */
	nrf_uarte_tx_buffer_set(uarte, &data->char_out, 0);
    43a4:	3710      	adds	r7, #16
    p_reg->TXD.MAXCNT = length;
    43a6:	2300      	movs	r3, #0
    p_reg->TXD.PTR    = (uint32_t)p_buffer;
    43a8:	f8c4 7544 	str.w	r7, [r4, #1348]	; 0x544
    p_reg->TXD.MAXCNT = length;
    43ac:	f8c4 3548 	str.w	r3, [r4, #1352]	; 0x548
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    43b0:	2301      	movs	r3, #1
    43b2:	60a3      	str	r3, [r4, #8]
    43b4:	60e3      	str	r3, [r4, #12]

	/* switch off transmitter to save an energy */
	nrf_uarte_task_trigger(uarte, NRF_UARTE_TASK_STOPTX);

	return 0;
}
    43b6:	4628      	mov	r0, r5
    43b8:	b003      	add	sp, #12
    43ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		return -EIO;
    43be:	f06f 0504 	mvn.w	r5, #4
    43c2:	e7f8      	b.n	43b6 <uarte_instance_init.isra.0+0x182>
    43c4:	0bad0000 	.word	0x0bad0000
    43c8:	4001f000 	.word	0x4001f000

000043cc <sys_clock_timeout_handler>:
static void sys_clock_timeout_handler(int32_t chan,
				      uint64_t expire_time,
				      void *user_data)
{
	uint32_t cc_value = absolute_time_to_cc(expire_time);
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    43cc:	4919      	ldr	r1, [pc, #100]	; (4434 <sys_clock_timeout_handler+0x68>)
{
    43ce:	b570      	push	{r4, r5, r6, lr}
    43d0:	4604      	mov	r4, r0
	return absolute_time & COUNTER_MAX;
    43d2:	f022 467f 	bic.w	r6, r2, #4278190080	; 0xff000000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    43d6:	6808      	ldr	r0, [r1, #0]

	last_count += dticks * CYC_PER_TICK;
    43d8:	e9c1 2300 	strd	r2, r3, [r1]
	return (cc_value >= ANCHOR_RANGE_START) && (cc_value < ANCHOR_RANGE_END);
    43dc:	f5a6 1300 	sub.w	r3, r6, #2097152	; 0x200000
	uint64_t dticks = (expire_time - last_count) / CYC_PER_TICK;
    43e0:	1a10      	subs	r0, r2, r0
	if (in_anchor_range(cc_value)) {
    43e2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
    43e6:	f04f 0500 	mov.w	r5, #0
    43ea:	d20a      	bcs.n	4402 <sys_clock_timeout_handler+0x36>
		anchor = (((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH) + cc_value;
    43ec:	4b12      	ldr	r3, [pc, #72]	; (4438 <sys_clock_timeout_handler+0x6c>)
    43ee:	6819      	ldr	r1, [r3, #0]
    43f0:	060a      	lsls	r2, r1, #24
    43f2:	0a0b      	lsrs	r3, r1, #8
    43f4:	1992      	adds	r2, r2, r6
    43f6:	4911      	ldr	r1, [pc, #68]	; (443c <sys_clock_timeout_handler+0x70>)
    43f8:	f143 0300 	adc.w	r3, r3, #0
    43fc:	e9c1 2300 	strd	r2, r3, [r1]
		return true;
    4400:	2501      	movs	r5, #1
		 */
		compare_set(chan, last_count + CYC_PER_TICK,
					  sys_clock_timeout_handler, NULL);
	}

	sys_clock_announce(IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
    4402:	f004 f801 	bl	8408 <sys_clock_announce>
    p_reg->CC[ch] = cc_val;
}

NRF_STATIC_INLINE  uint32_t nrf_rtc_cc_get(NRF_RTC_Type const * p_reg, uint32_t ch)
{
    return p_reg->CC[ch];
    4406:	00a3      	lsls	r3, r4, #2
    4408:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    440c:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
    4410:	f8d3 2540 	ldr.w	r2, [r3, #1344]	; 0x540
			   (int32_t)dticks : (dticks > 0));

	if (cc_value == get_comparator(chan)) {
    4414:	42b2      	cmp	r2, r6
    4416:	d10b      	bne.n	4430 <sys_clock_timeout_handler+0x64>
		 * If anchor was updated we can enable same CC value to trigger
		 * interrupt after full cycle. Else set event in anchor update
		 * range. Since anchor was not updated we know that it's very
		 * far from mid point so setting is done without any protection.
		 */
		if (!anchor_updated) {
    4418:	b91d      	cbnz	r5, 4422 <sys_clock_timeout_handler+0x56>
    p_reg->CC[ch] = cc_val;
    441a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
    441e:	f8c3 2540 	str.w	r2, [r3, #1344]	; 0x540
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
}

NRF_STATIC_INLINE void nrf_rtc_event_enable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENSET = mask;
    4422:	4b07      	ldr	r3, [pc, #28]	; (4440 <sys_clock_timeout_handler+0x74>)
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    4424:	f44f 3080 	mov.w	r0, #65536	; 0x10000
    4428:	fa00 f404 	lsl.w	r4, r0, r4
    442c:	f8c3 4344 	str.w	r4, [r3, #836]	; 0x344
			set_comparator(chan, COUNTER_HALF_SPAN);
		}
		event_enable(chan);
	}
}
    4430:	bd70      	pop	{r4, r5, r6, pc}
    4432:	bf00      	nop
    4434:	20000408 	.word	0x20000408
    4438:	20000bf0 	.word	0x20000bf0
    443c:	200003f0 	.word	0x200003f0
    4440:	40011000 	.word	0x40011000

00004444 <compare_int_lock>:
{
    4444:	b510      	push	{r4, lr}
	atomic_val_t prev = atomic_and(&int_mask, ~BIT(chan));
    4446:	2301      	movs	r3, #1
    4448:	4083      	lsls	r3, r0
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    444a:	4a11      	ldr	r2, [pc, #68]	; (4490 <compare_int_lock+0x4c>)
    444c:	f3bf 8f5b 	dmb	ish
    4450:	43dc      	mvns	r4, r3
    4452:	e852 1f00 	ldrex	r1, [r2]
    4456:	ea01 0c04 	and.w	ip, r1, r4
    445a:	e842 ce00 	strex	lr, ip, [r2]
    445e:	f1be 0f00 	cmp.w	lr, #0
    4462:	d1f6      	bne.n	4452 <compare_int_lock+0xe>
    4464:	f3bf 8f5b 	dmb	ish
	nrf_rtc_int_disable(RTC, RTC_CHANNEL_INT_MASK(chan));
    4468:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    446c:	fa02 f000 	lsl.w	r0, r2, r0
    p_reg->INTENCLR = mask;
    4470:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    4474:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
    4478:	f8c2 0308 	str.w	r0, [r2, #776]	; 0x308
  __ASM volatile ("dmb 0xF":::"memory");
    447c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("isb 0xF":::"memory");
    4480:	f3bf 8f6f 	isb	sy
	return prev & BIT(chan);
    4484:	420b      	tst	r3, r1
}
    4486:	bf14      	ite	ne
    4488:	2001      	movne	r0, #1
    448a:	2000      	moveq	r0, #0
    448c:	bd10      	pop	{r4, pc}
    448e:	bf00      	nop
    4490:	20000bec 	.word	0x20000bec

00004494 <compare_int_unlock.part.0>:
		atomic_or(&int_mask, BIT(chan));
    4494:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    4496:	4a12      	ldr	r2, [pc, #72]	; (44e0 <compare_int_unlock.part.0+0x4c>)
    4498:	f3bf 8f5b 	dmb	ish
    449c:	4083      	lsls	r3, r0
    449e:	e852 1f00 	ldrex	r1, [r2]
    44a2:	4319      	orrs	r1, r3
    44a4:	e842 1c00 	strex	ip, r1, [r2]
    44a8:	f1bc 0f00 	cmp.w	ip, #0
    44ac:	d1f7      	bne.n	449e <compare_int_unlock.part.0+0xa>
    44ae:	f3bf 8f5b 	dmb	ish
    p_reg->INTENSET = mask;
    44b2:	4a0c      	ldr	r2, [pc, #48]	; (44e4 <compare_int_unlock.part.0+0x50>)
		nrf_rtc_int_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    44b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    44b8:	4083      	lsls	r3, r0
    44ba:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
	return __atomic_load_n(target, __ATOMIC_SEQ_CST);
    44be:	4b0a      	ldr	r3, [pc, #40]	; (44e8 <compare_int_unlock.part.0+0x54>)
    44c0:	f3bf 8f5b 	dmb	ish
    44c4:	681b      	ldr	r3, [r3, #0]
    44c6:	f3bf 8f5b 	dmb	ish
		if (atomic_get(&force_isr_mask) & BIT(chan)) {
    44ca:	fa23 f000 	lsr.w	r0, r3, r0
    44ce:	07c3      	lsls	r3, r0, #31
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    44d0:	bf42      	ittt	mi
    44d2:	4b06      	ldrmi	r3, [pc, #24]	; (44ec <compare_int_unlock.part.0+0x58>)
    44d4:	f44f 3200 	movmi.w	r2, #131072	; 0x20000
    44d8:	f8c3 2100 	strmi.w	r2, [r3, #256]	; 0x100
}
    44dc:	4770      	bx	lr
    44de:	bf00      	nop
    44e0:	20000bec 	.word	0x20000bec
    44e4:	40011000 	.word	0x40011000
    44e8:	20000be8 	.word	0x20000be8
    44ec:	e000e100 	.word	0xe000e100

000044f0 <z_nrf_rtc_timer_read>:
	uint64_t val = ((uint64_t)overflow_cnt) << COUNTER_BIT_WIDTH;
    44f0:	4b0d      	ldr	r3, [pc, #52]	; (4528 <z_nrf_rtc_timer_read+0x38>)
    44f2:	681b      	ldr	r3, [r3, #0]
    44f4:	0a19      	lsrs	r1, r3, #8
    44f6:	0618      	lsls	r0, r3, #24
  __ASM volatile ("dmb 0xF":::"memory");
    44f8:	f3bf 8f5f 	dmb	sy
     return p_reg->COUNTER;
    44fc:	4b0b      	ldr	r3, [pc, #44]	; (452c <z_nrf_rtc_timer_read+0x3c>)
    44fe:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
	val += cntr;
    4502:	18c0      	adds	r0, r0, r3
    4504:	f141 0100 	adc.w	r1, r1, #0
	if (cntr < OVERFLOW_RISK_RANGE_END) {
    4508:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
    450c:	d20a      	bcs.n	4524 <z_nrf_rtc_timer_read+0x34>
		if (val < anchor) {
    450e:	4b08      	ldr	r3, [pc, #32]	; (4530 <z_nrf_rtc_timer_read+0x40>)
    4510:	e9d3 2300 	ldrd	r2, r3, [r3]
    4514:	4299      	cmp	r1, r3
    4516:	bf08      	it	eq
    4518:	4290      	cmpeq	r0, r2
    451a:	d203      	bcs.n	4524 <z_nrf_rtc_timer_read+0x34>
			val += COUNTER_SPAN;
    451c:	f110 7080 	adds.w	r0, r0, #16777216	; 0x1000000
    4520:	f141 0100 	adc.w	r1, r1, #0
}
    4524:	4770      	bx	lr
    4526:	bf00      	nop
    4528:	20000bf0 	.word	0x20000bf0
    452c:	40011000 	.word	0x40011000
    4530:	200003f0 	.word	0x200003f0

00004534 <compare_set>:
{
    4534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4538:	b085      	sub	sp, #20
    453a:	4616      	mov	r6, r2
    453c:	461f      	mov	r7, r3
    453e:	4605      	mov	r5, r0
	key = compare_int_lock(chan);
    4540:	f7ff ff80 	bl	4444 <compare_int_lock>
    4544:	9001      	str	r0, [sp, #4]
	uint64_t curr_time = z_nrf_rtc_timer_read();
    4546:	f7ff ffd3 	bl	44f0 <z_nrf_rtc_timer_read>
	if (curr_time < target_time) {
    454a:	42b9      	cmp	r1, r7
    454c:	bf08      	it	eq
    454e:	42b0      	cmpeq	r0, r6
    4550:	d27f      	bcs.n	4652 <compare_set+0x11e>
		if (target_time - curr_time > COUNTER_SPAN) {
    4552:	ebb6 0800 	subs.w	r8, r6, r0
    4556:	eb67 0901 	sbc.w	r9, r7, r1
    455a:	2300      	movs	r3, #0
    455c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
    4560:	454b      	cmp	r3, r9
    4562:	bf08      	it	eq
    4564:	4542      	cmpeq	r2, r8
    4566:	f0c0 8085 	bcc.w	4674 <compare_set+0x140>
		if (target_time != cc_data[chan].target_time) {
    456a:	4b44      	ldr	r3, [pc, #272]	; (467c <compare_set+0x148>)
    456c:	eb03 1305 	add.w	r3, r3, r5, lsl #4
    4570:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
    4574:	429f      	cmp	r7, r3
    4576:	bf08      	it	eq
    4578:	4296      	cmpeq	r6, r2
    457a:	d054      	beq.n	4626 <compare_set+0xf2>
    457c:	ea4f 0985 	mov.w	r9, r5, lsl #2
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    4580:	f44f 3b80 	mov.w	fp, #65536	; 0x10000
    4584:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    4588:	f105 0850 	add.w	r8, r5, #80	; 0x50
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    458c:	fa0b f205 	lsl.w	r2, fp, r5
    4590:	f509 3988 	add.w	r9, r9, #69632	; 0x11000
	nrf_rtc_event_clear(RTC, RTC_CHANNEL_EVENT_ADDR(chan));
    4594:	ea4f 0888 	mov.w	r8, r8, lsl #2
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    4598:	fa1f f888 	uxth.w	r8, r8
	nrf_rtc_event_enable(RTC, RTC_CHANNEL_INT_MASK(chan));
    459c:	9202      	str	r2, [sp, #8]
     return p_reg->COUNTER;
    459e:	4a38      	ldr	r2, [pc, #224]	; (4680 <compare_set+0x14c>)
    return p_reg->CC[ch];
    45a0:	f8d9 0540 	ldr.w	r0, [r9, #1344]	; 0x540
	return absolute_time & COUNTER_MAX;
    45a4:	f026 437f 	bic.w	r3, r6, #4278190080	; 0xff000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    45a8:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
    45ac:	f508 3888 	add.w	r8, r8, #69632	; 0x11000
	uint32_t cc_val = abs_val & COUNTER_MAX;
    45b0:	461c      	mov	r4, r3
    45b2:	4693      	mov	fp, r2
     return p_reg->COUNTER;
    45b4:	f8d2 a504 	ldr.w	sl, [r2, #1284]	; 0x504
	return (a - b) & COUNTER_MAX;
    45b8:	eba0 000a 	sub.w	r0, r0, sl
    45bc:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    45c0:	f02a 417f 	bic.w	r1, sl, #4278190080	; 0xff000000
		if (counter_sub(prev_cc, now) == 1) {
    45c4:	2801      	cmp	r0, #1
    p_reg->CC[ch] = cc_val;
    45c6:	f8c9 1540 	str.w	r1, [r9, #1344]	; 0x540
    45ca:	d105      	bne.n	45d8 <compare_set+0xa4>
    45cc:	9303      	str	r3, [sp, #12]
	z_impl_k_busy_wait(usec_to_wait);
    45ce:	2013      	movs	r0, #19
    45d0:	f005 fcd8 	bl	9f84 <z_impl_k_busy_wait>
    45d4:	4a2a      	ldr	r2, [pc, #168]	; (4680 <compare_set+0x14c>)
    45d6:	9b03      	ldr	r3, [sp, #12]
    p_reg->EVTENSET = mask;
    45d8:	9902      	ldr	r1, [sp, #8]
		if (counter_sub(cc_val, now + 2) > COUNTER_HALF_SPAN) {
    45da:	f10a 0c02 	add.w	ip, sl, #2
	return (a - b) & COUNTER_MAX;
    45de:	eba4 000c 	sub.w	r0, r4, ip
    45e2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
			cc_val = now + 2;
    45e6:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    45ea:	bf88      	it	hi
    45ec:	4664      	movhi	r4, ip
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    45ee:	2000      	movs	r0, #0
    45f0:	f8c8 0000 	str.w	r0, [r8]
    45f4:	f8d8 0000 	ldr.w	r0, [r8]
    p_reg->EVTENSET = mask;
    45f8:	f8cb 1344 	str.w	r1, [fp, #836]	; 0x344
	nrf_rtc_cc_set(RTC, chan, cyc & COUNTER_MAX);
    45fc:	f024 407f 	bic.w	r0, r4, #4278190080	; 0xff000000
    p_reg->CC[ch] = cc_val;
    4600:	f8c9 0540 	str.w	r0, [r9, #1344]	; 0x540
     return p_reg->COUNTER;
    4604:	f8db 0504 	ldr.w	r0, [fp, #1284]	; 0x504
		 (counter_sub(cc_val, now2 + 2) > COUNTER_HALF_SPAN));
    4608:	4582      	cmp	sl, r0
    460a:	d006      	beq.n	461a <compare_set+0xe6>
	return (a - b) & COUNTER_MAX;
    460c:	1a20      	subs	r0, r4, r0
    460e:	3802      	subs	r0, #2
    4610:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	} while ((now2 != now) &&
    4614:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    4618:	d819      	bhi.n	464e <compare_set+0x11a>
	return (a - b) & COUNTER_MAX;
    461a:	1ae4      	subs	r4, r4, r3
    461c:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
			target_time += counter_sub(cc_set, cc_value);
    4620:	1932      	adds	r2, r6, r4
    4622:	f147 0300 	adc.w	r3, r7, #0
	cc_data[chan].target_time = target_time;
    4626:	4c15      	ldr	r4, [pc, #84]	; (467c <compare_set+0x148>)
    4628:	0129      	lsls	r1, r5, #4
    462a:	eb04 1005 	add.w	r0, r4, r5, lsl #4
    462e:	e9c0 2302 	strd	r2, r3, [r0, #8]
	cc_data[chan].callback = handler;
    4632:	9a0e      	ldr	r2, [sp, #56]	; 0x38
	cc_data[chan].user_context = user_data;
    4634:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
	cc_data[chan].callback = handler;
    4636:	5062      	str	r2, [r4, r1]
	cc_data[chan].user_context = user_data;
    4638:	6043      	str	r3, [r0, #4]
	return ret;
    463a:	2400      	movs	r4, #0
	if (key) {
    463c:	9b01      	ldr	r3, [sp, #4]
    463e:	b113      	cbz	r3, 4646 <compare_set+0x112>
    4640:	4628      	mov	r0, r5
    4642:	f7ff ff27 	bl	4494 <compare_int_unlock.part.0>
}
    4646:	4620      	mov	r0, r4
    4648:	b005      	add	sp, #20
    464a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    464e:	4620      	mov	r0, r4
    4650:	e7b0      	b.n	45b4 <compare_set+0x80>
		atomic_or(&force_isr_mask, BIT(chan));
    4652:	2301      	movs	r3, #1
	return __atomic_fetch_or(target, value, __ATOMIC_SEQ_CST);
    4654:	4a0b      	ldr	r2, [pc, #44]	; (4684 <compare_set+0x150>)
    4656:	f3bf 8f5b 	dmb	ish
    465a:	40ab      	lsls	r3, r5
    465c:	e852 1f00 	ldrex	r1, [r2]
    4660:	4319      	orrs	r1, r3
    4662:	e842 1000 	strex	r0, r1, [r2]
    4666:	2800      	cmp	r0, #0
    4668:	d1f8      	bne.n	465c <compare_set+0x128>
    466a:	f3bf 8f5b 	dmb	ish
    466e:	4632      	mov	r2, r6
    4670:	463b      	mov	r3, r7
    4672:	e7d8      	b.n	4626 <compare_set+0xf2>
			return -EINVAL;
    4674:	f06f 0415 	mvn.w	r4, #21
    4678:	e7e0      	b.n	463c <compare_set+0x108>
    467a:	bf00      	nop
    467c:	200003f8 	.word	0x200003f8
    4680:	40011000 	.word	0x40011000
    4684:	20000be8 	.word	0x20000be8

00004688 <sys_clock_driver_init>:
{
	return (uint32_t)z_nrf_rtc_timer_read();
}

static int sys_clock_driver_init(const struct device *dev)
{
    4688:	b573      	push	{r0, r1, r4, r5, r6, lr}
			CLOCK_CONTROL_NRF_LF_START_STABLE);

	/* TODO: replace with counter driver to access RTC */
	nrf_rtc_prescaler_set(RTC, 0);
	for (int32_t chan = 0; chan < CHAN_COUNT; chan++) {
		cc_data[chan].target_time = TARGET_TIME_INVALID;
    468a:	4b19      	ldr	r3, [pc, #100]	; (46f0 <sys_clock_driver_init+0x68>)
    p_reg->PRESCALER = val;
    468c:	4d19      	ldr	r5, [pc, #100]	; (46f4 <sys_clock_driver_init+0x6c>)
    468e:	2400      	movs	r4, #0
    4690:	f04f 30ff 	mov.w	r0, #4294967295
    4694:	f04f 31ff 	mov.w	r1, #4294967295
    4698:	f8c5 4508 	str.w	r4, [r5, #1288]	; 0x508
    469c:	e9c3 0102 	strd	r0, r1, [r3, #8]
    p_reg->INTENSET = mask;
    46a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    46a4:	f8c5 3304 	str.w	r3, [r5, #772]	; 0x304
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    46a8:	4b13      	ldr	r3, [pc, #76]	; (46f8 <sys_clock_driver_init+0x70>)
    46aa:	2602      	movs	r6, #2
    46ac:	f44f 3200 	mov.w	r2, #131072	; 0x20000

	nrf_rtc_int_enable(RTC, NRF_RTC_INT_OVERFLOW_MASK);

	NVIC_ClearPendingIRQ(RTC_IRQn);

	IRQ_CONNECT(RTC_IRQn, DT_IRQ(DT_NODELABEL(RTC_LABEL), priority),
    46b0:	2101      	movs	r1, #1
    46b2:	f8c5 6304 	str.w	r6, [r5, #772]	; 0x304
    46b6:	2011      	movs	r0, #17
    46b8:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    46bc:	4622      	mov	r2, r4
    46be:	f7fe f965 	bl	298c <z_arm_irq_priority_set>
		    rtc_nrf_isr, 0, 0);
	irq_enable(RTC_IRQn);
    46c2:	2011      	movs	r0, #17
    46c4:	f7fe f944 	bl	2950 <arch_irq_enable>
    *(__IO uint32_t *)((uint32_t)p_reg + task) = 1;
    46c8:	4a0c      	ldr	r2, [pc, #48]	; (46fc <sys_clock_driver_init+0x74>)
    46ca:	2301      	movs	r3, #1
    46cc:	6013      	str	r3, [r2, #0]

	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_CLEAR);
	nrf_rtc_task_trigger(RTC, NRF_RTC_TASK_START);

	int_mask = BIT_MASK(CHAN_COUNT);
    46ce:	4a0c      	ldr	r2, [pc, #48]	; (4700 <sys_clock_driver_init+0x78>)
    46d0:	602b      	str	r3, [r5, #0]
    46d2:	6013      	str	r3, [r2, #0]

	uint32_t initial_timeout = IS_ENABLED(CONFIG_TICKLESS_KERNEL) ?
		(COUNTER_HALF_SPAN - 1) :
		(counter() + CYC_PER_TICK);

	compare_set(0, initial_timeout, sys_clock_timeout_handler, NULL);
    46d4:	4b0b      	ldr	r3, [pc, #44]	; (4704 <sys_clock_driver_init+0x7c>)
    46d6:	4a0c      	ldr	r2, [pc, #48]	; (4708 <sys_clock_driver_init+0x80>)
    46d8:	9300      	str	r3, [sp, #0]
    46da:	9401      	str	r4, [sp, #4]
    46dc:	2300      	movs	r3, #0
    46de:	4620      	mov	r0, r4
    46e0:	f7ff ff28 	bl	4534 <compare_set>

	z_nrf_clock_control_lf_on(mode);
    46e4:	4630      	mov	r0, r6
    46e6:	f7ff f907 	bl	38f8 <z_nrf_clock_control_lf_on>

	return 0;
}
    46ea:	4620      	mov	r0, r4
    46ec:	b002      	add	sp, #8
    46ee:	bd70      	pop	{r4, r5, r6, pc}
    46f0:	200003f8 	.word	0x200003f8
    46f4:	40011000 	.word	0x40011000
    46f8:	e000e100 	.word	0xe000e100
    46fc:	40011008 	.word	0x40011008
    4700:	20000bec 	.word	0x20000bec
    4704:	000043cd 	.word	0x000043cd
    4708:	007fffff 	.word	0x007fffff

0000470c <rtc_nrf_isr>:
{
    470c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    return p_reg->INTENSET & mask;
    4710:	4c34      	ldr	r4, [pc, #208]	; (47e4 <rtc_nrf_isr+0xd8>)
    4712:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, NRF_RTC_INT_OVERFLOW_MASK) &&
    4716:	079a      	lsls	r2, r3, #30
    4718:	d509      	bpl.n	472e <rtc_nrf_isr+0x22>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    471a:	4b33      	ldr	r3, [pc, #204]	; (47e8 <rtc_nrf_isr+0xdc>)
    471c:	681a      	ldr	r2, [r3, #0]
    471e:	b132      	cbz	r2, 472e <rtc_nrf_isr+0x22>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    4720:	2200      	movs	r2, #0
    4722:	601a      	str	r2, [r3, #0]
		overflow_cnt++;
    4724:	4a31      	ldr	r2, [pc, #196]	; (47ec <rtc_nrf_isr+0xe0>)
    4726:	681b      	ldr	r3, [r3, #0]
    4728:	6813      	ldr	r3, [r2, #0]
    472a:	3301      	adds	r3, #1
    472c:	6013      	str	r3, [r2, #0]
	__asm__ volatile(
    472e:	f04f 0320 	mov.w	r3, #32
    4732:	f3ef 8211 	mrs	r2, BASEPRI
    4736:	f383 8812 	msr	BASEPRI_MAX, r3
    473a:	f3bf 8f6f 	isb	sy
    return p_reg->INTENSET & mask;
    473e:	f8d4 3304 	ldr.w	r3, [r4, #772]	; 0x304
	if (nrf_rtc_int_enable_check(RTC, RTC_CHANNEL_INT_MASK(chan))) {
    4742:	03db      	lsls	r3, r3, #15
    4744:	d512      	bpl.n	476c <rtc_nrf_isr+0x60>
	return __atomic_fetch_and(target, value, __ATOMIC_SEQ_CST);
    4746:	f3bf 8f5b 	dmb	ish
    474a:	4b29      	ldr	r3, [pc, #164]	; (47f0 <rtc_nrf_isr+0xe4>)
    474c:	e853 1f00 	ldrex	r1, [r3]
    4750:	f021 0001 	bic.w	r0, r1, #1
    4754:	e843 0600 	strex	r6, r0, [r3]
    4758:	2e00      	cmp	r6, #0
    475a:	d1f7      	bne.n	474c <rtc_nrf_isr+0x40>
    475c:	f3bf 8f5b 	dmb	ish
    4760:	4b24      	ldr	r3, [pc, #144]	; (47f4 <rtc_nrf_isr+0xe8>)
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    4762:	2900      	cmp	r1, #0
    4764:	d136      	bne.n	47d4 <rtc_nrf_isr+0xc8>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    4766:	6819      	ldr	r1, [r3, #0]
		if (result) {
    4768:	2900      	cmp	r1, #0
    476a:	d133      	bne.n	47d4 <rtc_nrf_isr+0xc8>
{
    476c:	2300      	movs	r3, #0
	__asm__ volatile(
    476e:	f382 8811 	msr	BASEPRI, r2
    4772:	f3bf 8f6f 	isb	sy
	if (channel_processing_check_and_clear(chan)) {
    4776:	b353      	cbz	r3, 47ce <rtc_nrf_isr+0xc2>
		curr_time = z_nrf_rtc_timer_read();
    4778:	f7ff feba 	bl	44f0 <z_nrf_rtc_timer_read>
    477c:	4606      	mov	r6, r0
	__asm__ volatile(
    477e:	f04f 0320 	mov.w	r3, #32
    4782:	f3ef 8011 	mrs	r0, BASEPRI
    4786:	f383 8812 	msr	BASEPRI_MAX, r3
    478a:	f3bf 8f6f 	isb	sy
		expire_time = cc_data[chan].target_time;
    478e:	4b1a      	ldr	r3, [pc, #104]	; (47f8 <rtc_nrf_isr+0xec>)
    4790:	e9d3 8902 	ldrd	r8, r9, [r3, #8]
		if (curr_time >= expire_time) {
    4794:	4549      	cmp	r1, r9
    4796:	bf08      	it	eq
    4798:	4546      	cmpeq	r6, r8
    479a:	f04f 0200 	mov.w	r2, #0
    479e:	d31e      	bcc.n	47de <rtc_nrf_isr+0xd2>
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    47a0:	f04f 36ff 	mov.w	r6, #4294967295
    47a4:	f04f 37ff 	mov.w	r7, #4294967295
			user_context = cc_data[chan].user_context;
    47a8:	e9d3 1500 	ldrd	r1, r5, [r3]
			cc_data[chan].target_time = TARGET_TIME_INVALID;
    47ac:	e9c3 6702 	strd	r6, r7, [r3, #8]
			cc_data[chan].callback = NULL;
    47b0:	601a      	str	r2, [r3, #0]
}

NRF_STATIC_INLINE void nrf_rtc_event_disable(NRF_RTC_Type * p_reg, uint32_t mask)
{
    p_reg->EVTENCLR = mask;
    47b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
    47b6:	f8c4 3348 	str.w	r3, [r4, #840]	; 0x348
	__asm__ volatile(
    47ba:	f380 8811 	msr	BASEPRI, r0
    47be:	f3bf 8f6f 	isb	sy
		if (handler) {
    47c2:	b121      	cbz	r1, 47ce <rtc_nrf_isr+0xc2>
			handler(chan, expire_time, user_context);
    47c4:	9500      	str	r5, [sp, #0]
    47c6:	4642      	mov	r2, r8
    47c8:	464b      	mov	r3, r9
    47ca:	2000      	movs	r0, #0
    47cc:	4788      	blx	r1
}
    47ce:	b003      	add	sp, #12
    47d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0;
    47d4:	2100      	movs	r1, #0
    47d6:	6019      	str	r1, [r3, #0]
    47d8:	681b      	ldr	r3, [r3, #0]
		result = atomic_and(&force_isr_mask, ~BIT(chan)) ||
    47da:	2301      	movs	r3, #1
}
    47dc:	e7c7      	b.n	476e <rtc_nrf_isr+0x62>
		z_nrf_rtc_timer_compare_handler_t handler = NULL;
    47de:	4611      	mov	r1, r2
    47e0:	e7eb      	b.n	47ba <rtc_nrf_isr+0xae>
    47e2:	bf00      	nop
    47e4:	40011000 	.word	0x40011000
    47e8:	40011104 	.word	0x40011104
    47ec:	20000bf0 	.word	0x20000bf0
    47f0:	20000be8 	.word	0x20000be8
    47f4:	40011140 	.word	0x40011140
    47f8:	200003f8 	.word	0x200003f8

000047fc <sys_clock_set_timeout>:
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    47fc:	4b14      	ldr	r3, [pc, #80]	; (4850 <sys_clock_set_timeout+0x54>)
{
    47fe:	b513      	push	{r0, r1, r4, lr}
	ticks = (ticks == K_TICKS_FOREVER) ? MAX_TICKS : ticks;
    4800:	f1b0 3fff 	cmp.w	r0, #4294967295
    4804:	bf08      	it	eq
    4806:	4618      	moveq	r0, r3
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    4808:	1e44      	subs	r4, r0, #1
    480a:	2c00      	cmp	r4, #0
    480c:	dd1e      	ble.n	484c <sys_clock_set_timeout+0x50>
    480e:	429c      	cmp	r4, r3
    4810:	bfa8      	it	ge
    4812:	461c      	movge	r4, r3
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    4814:	f7ff fe6c 	bl	44f0 <z_nrf_rtc_timer_read>
    4818:	4b0e      	ldr	r3, [pc, #56]	; (4854 <sys_clock_set_timeout+0x58>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    481a:	490f      	ldr	r1, [pc, #60]	; (4858 <sys_clock_set_timeout+0x5c>)
	uint32_t unannounced = z_nrf_rtc_timer_read() - last_count;
    481c:	e9d3 2300 	ldrd	r2, r3, [r3]
    4820:	1a80      	subs	r0, r0, r2
		ticks = 0;
    4822:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    4826:	bf28      	it	cs
    4828:	2400      	movcs	r4, #0
	cyc = ticks * CYC_PER_TICK + 1 + unannounced;
    482a:	3001      	adds	r0, #1
    482c:	4404      	add	r4, r0
	uint64_t target_time = cyc + last_count;
    482e:	4808      	ldr	r0, [pc, #32]	; (4850 <sys_clock_set_timeout+0x54>)
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    4830:	9100      	str	r1, [sp, #0]
	uint64_t target_time = cyc + last_count;
    4832:	4284      	cmp	r4, r0
    4834:	bf28      	it	cs
    4836:	4604      	movcs	r4, r0
	compare_set(0, target_time, sys_clock_timeout_handler, NULL);
    4838:	1912      	adds	r2, r2, r4
    483a:	f04f 0000 	mov.w	r0, #0
    483e:	9001      	str	r0, [sp, #4]
    4840:	f143 0300 	adc.w	r3, r3, #0
    4844:	f7ff fe76 	bl	4534 <compare_set>
}
    4848:	b002      	add	sp, #8
    484a:	bd10      	pop	{r4, pc}
	ticks = CLAMP(ticks - 1, 0, (int32_t)MAX_TICKS);
    484c:	2400      	movs	r4, #0
    484e:	e7e1      	b.n	4814 <sys_clock_set_timeout+0x18>
    4850:	007fffff 	.word	0x007fffff
    4854:	20000408 	.word	0x20000408
    4858:	000043cd 	.word	0x000043cd

0000485c <sys_clock_elapsed>:
{
    485c:	b508      	push	{r3, lr}
	return (z_nrf_rtc_timer_read() - last_count) / CYC_PER_TICK;
    485e:	f7ff fe47 	bl	44f0 <z_nrf_rtc_timer_read>
    4862:	4b02      	ldr	r3, [pc, #8]	; (486c <sys_clock_elapsed+0x10>)
    4864:	681b      	ldr	r3, [r3, #0]
}
    4866:	1ac0      	subs	r0, r0, r3
    4868:	bd08      	pop	{r3, pc}
    486a:	bf00      	nop
    486c:	20000408 	.word	0x20000408

00004870 <nrf_clock_is_running.constprop.0>:
NRF_STATIC_INLINE bool nrf_clock_is_running(NRF_CLOCK_Type const * p_reg,
    4870:	b508      	push	{r3, lr}
    switch (domain)
    4872:	b178      	cbz	r0, 4894 <nrf_clock_is_running.constprop.0+0x24>
    4874:	2801      	cmp	r0, #1
    4876:	d01c      	beq.n	48b2 <nrf_clock_is_running.constprop.0+0x42>
            NRFX_ASSERT(0);
    4878:	4a14      	ldr	r2, [pc, #80]	; (48cc <nrf_clock_is_running.constprop.0+0x5c>)
    487a:	4915      	ldr	r1, [pc, #84]	; (48d0 <nrf_clock_is_running.constprop.0+0x60>)
    487c:	4815      	ldr	r0, [pc, #84]	; (48d4 <nrf_clock_is_running.constprop.0+0x64>)
    487e:	f44f 734f 	mov.w	r3, #828	; 0x33c
    4882:	f004 ffb0 	bl	97e6 <printk>
    4886:	4811      	ldr	r0, [pc, #68]	; (48cc <nrf_clock_is_running.constprop.0+0x5c>)
    4888:	f44f 714f 	mov.w	r1, #828	; 0x33c
    488c:	f004 fdbc 	bl	9408 <assert_post_action>
            return false;
    4890:	2000      	movs	r0, #0
    4892:	e00d      	b.n	48b0 <nrf_clock_is_running.constprop.0+0x40>
            if (p_clk_src != NULL)
    4894:	b131      	cbz	r1, 48a4 <nrf_clock_is_running.constprop.0+0x34>
                    (nrf_clock_lfclk_t)((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_SRC_Msk)
    4896:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    489a:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
                                        >> CLOCK_LFCLKSTAT_SRC_Pos);
    489e:	f003 0303 	and.w	r3, r3, #3
                (*(nrf_clock_lfclk_t *)p_clk_src) =
    48a2:	600b      	str	r3, [r1, #0]
            if ((p_reg->LFCLKSTAT & CLOCK_LFCLKSTAT_STATE_Msk)
    48a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    48a8:	f8d3 0418 	ldr.w	r0, [r3, #1048]	; 0x418
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    48ac:	f3c0 4000 	ubfx	r0, r0, #16, #1
}
    48b0:	bd08      	pop	{r3, pc}
            if (p_clk_src != NULL)
    48b2:	b131      	cbz	r1, 48c2 <nrf_clock_is_running.constprop.0+0x52>
                    (nrf_clock_hfclk_t)((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_SRC_Msk)
    48b4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    48b8:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
    48bc:	f003 0301 	and.w	r3, r3, #1
                (*(nrf_clock_hfclk_t *)p_clk_src) =
    48c0:	700b      	strb	r3, [r1, #0]
            if ((p_reg->HFCLKSTAT & CLOCK_HFCLKSTAT_STATE_Msk)
    48c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    48c6:	f8d3 040c 	ldr.w	r0, [r3, #1036]	; 0x40c
    48ca:	e7ef      	b.n	48ac <nrf_clock_is_running.constprop.0+0x3c>
    48cc:	0000af5b 	.word	0x0000af5b
    48d0:	0000b103 	.word	0x0000b103
    48d4:	0000a76d 	.word	0x0000a76d

000048d8 <nrfx_clock_init>:
    CoreDebug->DEMCR = core_debug;
}
#endif // NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_132)

nrfx_err_t nrfx_clock_init(nrfx_clock_event_handler_t event_handler)
{
    48d8:	b510      	push	{r4, lr}
    NRFX_ASSERT(event_handler);
    48da:	4604      	mov	r4, r0
    48dc:	b948      	cbnz	r0, 48f2 <nrfx_clock_init+0x1a>
    48de:	490a      	ldr	r1, [pc, #40]	; (4908 <nrfx_clock_init+0x30>)
    48e0:	480a      	ldr	r0, [pc, #40]	; (490c <nrfx_clock_init+0x34>)
    48e2:	4a0b      	ldr	r2, [pc, #44]	; (4910 <nrfx_clock_init+0x38>)
    48e4:	23bd      	movs	r3, #189	; 0xbd
    48e6:	f004 ff7e 	bl	97e6 <printk>
    48ea:	4809      	ldr	r0, [pc, #36]	; (4910 <nrfx_clock_init+0x38>)
    48ec:	21bd      	movs	r1, #189	; 0xbd
    48ee:	f004 fd8b 	bl	9408 <assert_post_action>

    nrfx_err_t err_code = NRFX_SUCCESS;
    if (m_clock_cb.module_initialized)
    48f2:	4b08      	ldr	r3, [pc, #32]	; (4914 <nrfx_clock_init+0x3c>)
    48f4:	791a      	ldrb	r2, [r3, #4]
    48f6:	b922      	cbnz	r2, 4902 <nrfx_clock_init+0x2a>
    {
#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LF_CAL_ENABLED)
        m_clock_cb.cal_state = CAL_STATE_IDLE;
#endif
        m_clock_cb.event_handler = event_handler;
        m_clock_cb.module_initialized = true;
    48f8:	2201      	movs	r2, #1
    nrfx_err_t err_code = NRFX_SUCCESS;
    48fa:	4807      	ldr	r0, [pc, #28]	; (4918 <nrfx_clock_init+0x40>)
        m_clock_cb.event_handler = event_handler;
    48fc:	601c      	str	r4, [r3, #0]
        m_clock_cb.module_initialized = true;
    48fe:	809a      	strh	r2, [r3, #4]
#endif
    }

    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
}
    4900:	bd10      	pop	{r4, pc}
        err_code = NRFX_ERROR_ALREADY_INITIALIZED;
    4902:	4806      	ldr	r0, [pc, #24]	; (491c <nrfx_clock_init+0x44>)
    return err_code;
    4904:	e7fc      	b.n	4900 <nrfx_clock_init+0x28>
    4906:	bf00      	nop
    4908:	0000afcc 	.word	0x0000afcc
    490c:	0000a76d 	.word	0x0000a76d
    4910:	0000af8f 	.word	0x0000af8f
    4914:	20000bf4 	.word	0x20000bf4
    4918:	0bad0000 	.word	0x0bad0000
    491c:	0bad000c 	.word	0x0bad000c

00004920 <nrfx_clock_enable>:

void nrfx_clock_enable(void)
{
    4920:	b508      	push	{r3, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    4922:	4b0b      	ldr	r3, [pc, #44]	; (4950 <nrfx_clock_enable+0x30>)
    4924:	791b      	ldrb	r3, [r3, #4]
    4926:	b94b      	cbnz	r3, 493c <nrfx_clock_enable+0x1c>
    4928:	490a      	ldr	r1, [pc, #40]	; (4954 <nrfx_clock_enable+0x34>)
    492a:	480b      	ldr	r0, [pc, #44]	; (4958 <nrfx_clock_enable+0x38>)
    492c:	4a0b      	ldr	r2, [pc, #44]	; (495c <nrfx_clock_enable+0x3c>)
    492e:	23d6      	movs	r3, #214	; 0xd6
    4930:	f004 ff59 	bl	97e6 <printk>
    4934:	4809      	ldr	r0, [pc, #36]	; (495c <nrfx_clock_enable+0x3c>)
    4936:	21d6      	movs	r1, #214	; 0xd6
    4938:	f004 fd66 	bl	9408 <assert_post_action>
    priority = NRFX_CLOCK_DEFAULT_CONFIG_IRQ_PRIORITY;
#else
    #error "This code is not supposed to be compiled when neither POWER nor CLOCK is enabled."
#endif

    if (!NRFX_IRQ_IS_ENABLED(nrfx_get_irq_number(NRF_CLOCK)))
    493c:	2000      	movs	r0, #0
    493e:	f7fe f817 	bl	2970 <arch_irq_is_enabled>
    4942:	b918      	cbnz	r0, 494c <nrfx_clock_enable+0x2c>
#if NRFX_CHECK(NRFX_POWER_ENABLED)
    nrfx_clock_irq_enabled = true;
#endif

    NRFX_LOG_INFO("Module enabled.");
}
    4944:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(NRF_CLOCK), priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_CLOCK));
    4948:	f7fe b802 	b.w	2950 <arch_irq_enable>
    494c:	bd08      	pop	{r3, pc}
    494e:	bf00      	nop
    4950:	20000bf4 	.word	0x20000bf4
    4954:	0000afda 	.word	0x0000afda
    4958:	0000a76d 	.word	0x0000a76d
    495c:	0000af8f 	.word	0x0000af8f

00004960 <nrfx_clock_start>:
    NRFX_LOG_INFO("Uninitialized.");
}

void nrfx_clock_start(nrf_clock_domain_t domain)
{
    NRFX_ASSERT(m_clock_cb.module_initialized);
    4960:	4b22      	ldr	r3, [pc, #136]	; (49ec <nrfx_clock_start+0x8c>)
    4962:	791b      	ldrb	r3, [r3, #4]
{
    4964:	b513      	push	{r0, r1, r4, lr}
    4966:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    4968:	b95b      	cbnz	r3, 4982 <nrfx_clock_start+0x22>
    496a:	4921      	ldr	r1, [pc, #132]	; (49f0 <nrfx_clock_start+0x90>)
    496c:	4821      	ldr	r0, [pc, #132]	; (49f4 <nrfx_clock_start+0x94>)
    496e:	4a22      	ldr	r2, [pc, #136]	; (49f8 <nrfx_clock_start+0x98>)
    4970:	f44f 7389 	mov.w	r3, #274	; 0x112
    4974:	f004 ff37 	bl	97e6 <printk>
    4978:	481f      	ldr	r0, [pc, #124]	; (49f8 <nrfx_clock_start+0x98>)
    497a:	f44f 7189 	mov.w	r1, #274	; 0x112
    497e:	f004 fd43 	bl	9408 <assert_post_action>
    switch (domain)
    4982:	b174      	cbz	r4, 49a2 <nrfx_clock_start+0x42>
    4984:	2c01      	cmp	r4, #1
    4986:	d027      	beq.n	49d8 <nrfx_clock_start+0x78>
            nrf_clock_int_enable(NRF_CLOCK, NRF_CLOCK_INT_HFAUDIO_STARTED_MASK);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTART);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    4988:	4a1b      	ldr	r2, [pc, #108]	; (49f8 <nrfx_clock_start+0x98>)
    498a:	491c      	ldr	r1, [pc, #112]	; (49fc <nrfx_clock_start+0x9c>)
    498c:	4819      	ldr	r0, [pc, #100]	; (49f4 <nrfx_clock_start+0x94>)
    498e:	f44f 73a2 	mov.w	r3, #324	; 0x144
    4992:	f004 ff28 	bl	97e6 <printk>
    4996:	4818      	ldr	r0, [pc, #96]	; (49f8 <nrfx_clock_start+0x98>)
    4998:	f44f 71a2 	mov.w	r1, #324	; 0x144
    499c:	f004 fd34 	bl	9408 <assert_post_action>
            break;
    }
}
    49a0:	e016      	b.n	49d0 <nrfx_clock_start+0x70>
                if (nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc) &&
    49a2:	a901      	add	r1, sp, #4
    49a4:	4620      	mov	r0, r4
    49a6:	f7ff ff63 	bl	4870 <nrf_clock_is_running.constprop.0>
    49aa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    49ae:	b188      	cbz	r0, 49d4 <nrfx_clock_start+0x74>
    49b0:	9a01      	ldr	r2, [sp, #4]
    49b2:	2a01      	cmp	r2, #1
    49b4:	d10e      	bne.n	49d4 <nrfx_clock_start+0x74>
    p_reg->LFCLKSRC = (uint32_t)(source);
    49b6:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    49ba:	4b11      	ldr	r3, [pc, #68]	; (4a00 <nrfx_clock_start+0xa0>)
    49bc:	2200      	movs	r2, #0
    49be:	601a      	str	r2, [r3, #0]
    49c0:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    49c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    49c6:	2202      	movs	r2, #2
    49c8:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    49cc:	2201      	movs	r2, #1
    49ce:	609a      	str	r2, [r3, #8]
}
    49d0:	b002      	add	sp, #8
    49d2:	bd10      	pop	{r4, pc}
    p_reg->LFCLKSRC = (uint32_t)(source);
    49d4:	2200      	movs	r2, #0
    49d6:	e7ee      	b.n	49b6 <nrfx_clock_start+0x56>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    49d8:	4b0a      	ldr	r3, [pc, #40]	; (4a04 <nrfx_clock_start+0xa4>)
    49da:	2200      	movs	r2, #0
    49dc:	601a      	str	r2, [r3, #0]
    49de:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    49e0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    49e4:	f8c3 4304 	str.w	r4, [r3, #772]	; 0x304
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    49e8:	601c      	str	r4, [r3, #0]
}
    49ea:	e7f1      	b.n	49d0 <nrfx_clock_start+0x70>
    49ec:	20000bf4 	.word	0x20000bf4
    49f0:	0000afda 	.word	0x0000afda
    49f4:	0000a76d 	.word	0x0000a76d
    49f8:	0000af8f 	.word	0x0000af8f
    49fc:	0000b103 	.word	0x0000b103
    4a00:	40000104 	.word	0x40000104
    4a04:	40000100 	.word	0x40000100

00004a08 <nrfx_clock_stop>:

void nrfx_clock_stop(nrf_clock_domain_t domain)
{
    4a08:	b537      	push	{r0, r1, r2, r4, r5, lr}
    NRFX_ASSERT(m_clock_cb.module_initialized);
    4a0a:	4d2f      	ldr	r5, [pc, #188]	; (4ac8 <nrfx_clock_stop+0xc0>)
    4a0c:	792a      	ldrb	r2, [r5, #4]
{
    4a0e:	4604      	mov	r4, r0
    NRFX_ASSERT(m_clock_cb.module_initialized);
    4a10:	b95a      	cbnz	r2, 4a2a <nrfx_clock_stop+0x22>
    4a12:	492e      	ldr	r1, [pc, #184]	; (4acc <nrfx_clock_stop+0xc4>)
    4a14:	482e      	ldr	r0, [pc, #184]	; (4ad0 <nrfx_clock_stop+0xc8>)
    4a16:	4a2f      	ldr	r2, [pc, #188]	; (4ad4 <nrfx_clock_stop+0xcc>)
    4a18:	f240 134b 	movw	r3, #331	; 0x14b
    4a1c:	f004 fee3 	bl	97e6 <printk>
    4a20:	482c      	ldr	r0, [pc, #176]	; (4ad4 <nrfx_clock_stop+0xcc>)
    4a22:	f240 114b 	movw	r1, #331	; 0x14b
    4a26:	f004 fcef 	bl	9408 <assert_post_action>
    switch (domain)
    4a2a:	b17c      	cbz	r4, 4a4c <nrfx_clock_stop+0x44>
    4a2c:	2c01      	cmp	r4, #1
    4a2e:	d028      	beq.n	4a82 <nrfx_clock_stop+0x7a>
            nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKAUDIOSTARTED);
            nrf_clock_task_trigger(NRF_CLOCK, NRF_CLOCK_TASK_HFCLKAUDIOSTOP);
            break;
#endif
        default:
            NRFX_ASSERT(0);
    4a30:	4929      	ldr	r1, [pc, #164]	; (4ad8 <nrfx_clock_stop+0xd0>)
    4a32:	4827      	ldr	r0, [pc, #156]	; (4ad0 <nrfx_clock_stop+0xc8>)
    4a34:	4a27      	ldr	r2, [pc, #156]	; (4ad4 <nrfx_clock_stop+0xcc>)
    4a36:	f240 1367 	movw	r3, #359	; 0x167
    4a3a:	f004 fed4 	bl	97e6 <printk>
    4a3e:	4825      	ldr	r0, [pc, #148]	; (4ad4 <nrfx_clock_stop+0xcc>)
    4a40:	f240 1167 	movw	r1, #359	; 0x167
    4a44:	f004 fce0 	bl	9408 <assert_post_action>
    if (domain == NRF_CLOCK_DOMAIN_HFCLK)
    {
            m_clock_cb.hfclk_started = false;
    }
#endif
}
    4a48:	b003      	add	sp, #12
    4a4a:	bd30      	pop	{r4, r5, pc}
    p_reg->INTENCLR = mask;
    4a4c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4a50:	2202      	movs	r2, #2
    4a52:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4a56:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
    4a5a:	f503 7382 	add.w	r3, r3, #260	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4a5e:	2201      	movs	r2, #1
    4a60:	681b      	ldr	r3, [r3, #0]
    4a62:	4b1e      	ldr	r3, [pc, #120]	; (4adc <nrfx_clock_stop+0xd4>)
    4a64:	f242 7410 	movw	r4, #10000	; 0x2710
    4a68:	601a      	str	r2, [r3, #0]
    return nrf_clock_event_address_get(NRF_CLOCK, event);
}

NRFX_STATIC_INLINE bool nrfx_clock_is_running(nrf_clock_domain_t domain, void * p_clk_src)
{
    return nrf_clock_is_running(NRF_CLOCK, domain, p_clk_src);
    4a6a:	2100      	movs	r1, #0
    4a6c:	4608      	mov	r0, r1
    4a6e:	f7ff feff 	bl	4870 <nrf_clock_is_running.constprop.0>
        NRFX_WAIT_FOR(!nrfx_clock_is_running(domain, NULL), 10000, 1, stopped);
    4a72:	2800      	cmp	r0, #0
    4a74:	d0e8      	beq.n	4a48 <nrfx_clock_stop+0x40>
    4a76:	2001      	movs	r0, #1
    4a78:	f005 f941 	bl	9cfe <nrfx_busy_wait>
    4a7c:	3c01      	subs	r4, #1
    4a7e:	d1f4      	bne.n	4a6a <nrfx_clock_stop+0x62>
    4a80:	e7e2      	b.n	4a48 <nrfx_clock_stop+0x40>
    p_reg->INTENCLR = mask;
    4a82:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4a86:	2200      	movs	r2, #0
    p_reg->INTENCLR = mask;
    4a88:	f8c3 4308 	str.w	r4, [r3, #776]	; 0x308
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4a8c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    4a90:	f503 7380 	add.w	r3, r3, #256	; 0x100
    4a94:	681b      	ldr	r3, [r3, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4a96:	4b12      	ldr	r3, [pc, #72]	; (4ae0 <nrfx_clock_stop+0xd8>)
    4a98:	601c      	str	r4, [r3, #0]
        nrf_clock_hfclk_t clk_src = NRF_CLOCK_HFCLK_HIGH_ACCURACY;
    4a9a:	f88d 4007 	strb.w	r4, [sp, #7]
    4a9e:	f242 7410 	movw	r4, #10000	; 0x2710
    4aa2:	f10d 0107 	add.w	r1, sp, #7
    4aa6:	2001      	movs	r0, #1
    4aa8:	f7ff fee2 	bl	4870 <nrf_clock_is_running.constprop.0>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    4aac:	b910      	cbnz	r0, 4ab4 <nrfx_clock_stop+0xac>
            m_clock_cb.hfclk_started = false;
    4aae:	2300      	movs	r3, #0
    4ab0:	716b      	strb	r3, [r5, #5]
    4ab2:	e7c9      	b.n	4a48 <nrfx_clock_stop+0x40>
        NRFX_WAIT_FOR((!nrfx_clock_is_running(domain, &clk_src) ||
    4ab4:	f89d 0007 	ldrb.w	r0, [sp, #7]
    4ab8:	2801      	cmp	r0, #1
    4aba:	d1f8      	bne.n	4aae <nrfx_clock_stop+0xa6>
    4abc:	f005 f91f 	bl	9cfe <nrfx_busy_wait>
    4ac0:	3c01      	subs	r4, #1
    4ac2:	d1ee      	bne.n	4aa2 <nrfx_clock_stop+0x9a>
    4ac4:	e7f3      	b.n	4aae <nrfx_clock_stop+0xa6>
    4ac6:	bf00      	nop
    4ac8:	20000bf4 	.word	0x20000bf4
    4acc:	0000afda 	.word	0x0000afda
    4ad0:	0000a76d 	.word	0x0000a76d
    4ad4:	0000af8f 	.word	0x0000af8f
    4ad8:	0000b103 	.word	0x0000b103
    4adc:	4000000c 	.word	0x4000000c
    4ae0:	40000004 	.word	0x40000004

00004ae4 <nrfx_power_clock_irq_handler>:
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    4ae4:	4b16      	ldr	r3, [pc, #88]	; (4b40 <nrfx_power_clock_irq_handler+0x5c>)
    }
}
#endif

void nrfx_clock_irq_handler(void)
{
    4ae6:	b507      	push	{r0, r1, r2, lr}
    4ae8:	681a      	ldr	r2, [r3, #0]
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED))
    4aea:	b16a      	cbz	r2, 4b08 <nrfx_power_clock_irq_handler+0x24>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4aec:	2200      	movs	r2, #0
    4aee:	601a      	str	r2, [r3, #0]
    4af0:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENCLR = mask;
    4af2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4af6:	2201      	movs	r2, #1
    4af8:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_HFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_HFCLKSTARTED");
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF_STARTED_MASK);

#if NRFX_CHECK(USE_WORKAROUND_FOR_ANOMALY_201)
        if (!m_clock_cb.hfclk_started)
    4afc:	4b11      	ldr	r3, [pc, #68]	; (4b44 <nrfx_power_clock_irq_handler+0x60>)
    4afe:	7958      	ldrb	r0, [r3, #5]
    4b00:	b910      	cbnz	r0, 4b08 <nrfx_power_clock_irq_handler+0x24>
        {
            m_clock_cb.hfclk_started = true;
    4b02:	715a      	strb	r2, [r3, #5]
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
    4b04:	681b      	ldr	r3, [r3, #0]
    4b06:	4798      	blx	r3
    return (bool)*((volatile uint32_t *)((uint8_t *)p_reg + event));
    4b08:	4b0f      	ldr	r3, [pc, #60]	; (4b48 <nrfx_power_clock_irq_handler+0x64>)
    4b0a:	681a      	ldr	r2, [r3, #0]
        }
#else
        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK_STARTED);
#endif
    }
    if (nrf_clock_event_check(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED))
    4b0c:	b16a      	cbz	r2, 4b2a <nrfx_power_clock_irq_handler+0x46>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    4b0e:	2000      	movs	r0, #0
    4b10:	6018      	str	r0, [r3, #0]
        nrf_clock_event_clear(NRF_CLOCK, NRF_CLOCK_EVENT_LFCLKSTARTED);
        NRFX_LOG_DEBUG("Event: NRF_CLOCK_EVENT_LFCLKSTARTED");

#if NRFX_CHECK(NRFX_CLOCK_CONFIG_LFXO_TWO_STAGE_ENABLED)
        nrf_clock_lfclk_t lfclksrc;
        (void)nrf_clock_is_running(NRF_CLOCK, NRF_CLOCK_DOMAIN_LFCLK, &lfclksrc);
    4b12:	a901      	add	r1, sp, #4
    4b14:	681b      	ldr	r3, [r3, #0]
    4b16:	f7ff feab 	bl	4870 <nrf_clock_is_running.constprop.0>
        if (lfclksrc == NRF_CLOCK_LFCLK_RC)
    4b1a:	9a01      	ldr	r2, [sp, #4]
    4b1c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    4b20:	b932      	cbnz	r2, 4b30 <nrfx_power_clock_irq_handler+0x4c>
    p_reg->LFCLKSRC = (uint32_t)(source);
    4b22:	2201      	movs	r2, #1
    4b24:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    4b28:	609a      	str	r2, [r3, #8]
        nrf_clock_int_disable(NRF_CLOCK, NRF_CLOCK_INT_HF192M_STARTED_MASK);

        m_clock_cb.event_handler(NRFX_CLOCK_EVT_HFCLK192M_STARTED);
    }
#endif
}
    4b2a:	b003      	add	sp, #12
    4b2c:	f85d fb04 	ldr.w	pc, [sp], #4
    p_reg->INTENCLR = mask;
    4b30:	2202      	movs	r2, #2
    4b32:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308
            m_clock_cb.event_handler(NRFX_CLOCK_EVT_LFCLK_STARTED);
    4b36:	4b03      	ldr	r3, [pc, #12]	; (4b44 <nrfx_power_clock_irq_handler+0x60>)
    4b38:	2001      	movs	r0, #1
    4b3a:	681b      	ldr	r3, [r3, #0]
    4b3c:	4798      	blx	r3
}
    4b3e:	e7f4      	b.n	4b2a <nrfx_power_clock_irq_handler+0x46>
    4b40:	40000100 	.word	0x40000100
    4b44:	20000bf4 	.word	0x20000bf4
    4b48:	40000104 	.word	0x40000104

00004b4c <nrfx_flag32_alloc>:
{
    return (mask & NRFX_BIT(bitpos)) ? false : true;
}

nrfx_err_t nrfx_flag32_alloc(nrfx_atomic_t * p_mask, uint8_t *p_flag)
{
    4b4c:	b570      	push	{r4, r5, r6, lr}
        idx = 31 - NRF_CLZ(prev_mask);
        if (idx < 0) {
            return NRFX_ERROR_NO_MEM;
        }

        new_mask = prev_mask & ~NRFX_BIT(idx);
    4b4e:	2501      	movs	r5, #1
        prev_mask = *p_mask;
    4b50:	6803      	ldr	r3, [r0, #0]
        idx = 31 - NRF_CLZ(prev_mask);
    4b52:	fab3 f283 	clz	r2, r3
        if (idx < 0) {
    4b56:	2a20      	cmp	r2, #32
        idx = 31 - NRF_CLZ(prev_mask);
    4b58:	f1c2 041f 	rsb	r4, r2, #31
        if (idx < 0) {
    4b5c:	d014      	beq.n	4b88 <nrfx_flag32_alloc+0x3c>
	return __atomic_compare_exchange_n(target, &old_value, new_value,
    4b5e:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask & ~NRFX_BIT(idx);
    4b62:	fa05 f204 	lsl.w	r2, r5, r4
    4b66:	ea23 0202 	bic.w	r2, r3, r2
    4b6a:	e850 6f00 	ldrex	r6, [r0]
    4b6e:	429e      	cmp	r6, r3
    4b70:	d104      	bne.n	4b7c <nrfx_flag32_alloc+0x30>
    4b72:	e840 2c00 	strex	ip, r2, [r0]
    4b76:	f1bc 0f00 	cmp.w	ip, #0
    4b7a:	d1f6      	bne.n	4b6a <nrfx_flag32_alloc+0x1e>
    4b7c:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    4b80:	d1e6      	bne.n	4b50 <nrfx_flag32_alloc+0x4>

    *p_flag = idx;

    return NRFX_SUCCESS;
    4b82:	4802      	ldr	r0, [pc, #8]	; (4b8c <nrfx_flag32_alloc+0x40>)
    *p_flag = idx;
    4b84:	700c      	strb	r4, [r1, #0]
}
    4b86:	bd70      	pop	{r4, r5, r6, pc}
            return NRFX_ERROR_NO_MEM;
    4b88:	4801      	ldr	r0, [pc, #4]	; (4b90 <nrfx_flag32_alloc+0x44>)
    4b8a:	e7fc      	b.n	4b86 <nrfx_flag32_alloc+0x3a>
    4b8c:	0bad0000 	.word	0x0bad0000
    4b90:	0bad0002 	.word	0x0bad0002

00004b94 <nrfx_flag32_free>:

nrfx_err_t nrfx_flag32_free(nrfx_atomic_t * p_mask, uint8_t flag)
{
    uint32_t new_mask, prev_mask;

    if ((NRFX_BIT(flag) & *p_mask))
    4b94:	6803      	ldr	r3, [r0, #0]
    4b96:	40cb      	lsrs	r3, r1
    4b98:	07db      	lsls	r3, r3, #31
{
    4b9a:	b510      	push	{r4, lr}
    if ((NRFX_BIT(flag) & *p_mask))
    4b9c:	d415      	bmi.n	4bca <nrfx_flag32_free+0x36>
        return NRFX_ERROR_INVALID_PARAM;
    }

    do {
        prev_mask = *p_mask;
        new_mask = prev_mask | NRFX_BIT(flag);
    4b9e:	2301      	movs	r3, #1
    4ba0:	fa03 f101 	lsl.w	r1, r3, r1
        prev_mask = *p_mask;
    4ba4:	6803      	ldr	r3, [r0, #0]
    4ba6:	f3bf 8f5b 	dmb	ish
        new_mask = prev_mask | NRFX_BIT(flag);
    4baa:	ea41 0203 	orr.w	r2, r1, r3
    4bae:	e850 4f00 	ldrex	r4, [r0]
    4bb2:	429c      	cmp	r4, r3
    4bb4:	d104      	bne.n	4bc0 <nrfx_flag32_free+0x2c>
    4bb6:	e840 2c00 	strex	ip, r2, [r0]
    4bba:	f1bc 0f00 	cmp.w	ip, #0
    4bbe:	d1f6      	bne.n	4bae <nrfx_flag32_free+0x1a>
    4bc0:	f3bf 8f5b 	dmb	ish
    } while (!NRFX_ATOMIC_CAS(p_mask, prev_mask, new_mask));
    4bc4:	d1ee      	bne.n	4ba4 <nrfx_flag32_free+0x10>

    return NRFX_SUCCESS;
    4bc6:	4802      	ldr	r0, [pc, #8]	; (4bd0 <nrfx_flag32_free+0x3c>)
}
    4bc8:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    4bca:	4802      	ldr	r0, [pc, #8]	; (4bd4 <nrfx_flag32_free+0x40>)
    4bcc:	e7fc      	b.n	4bc8 <nrfx_flag32_free+0x34>
    4bce:	bf00      	nop
    4bd0:	0bad0000 	.word	0x0bad0000
    4bd4:	0bad0004 	.word	0x0bad0004

00004bd8 <pin_is_task_output>:
 *
 * @return True if pin is task output.
 */
static bool pin_is_task_output(uint32_t pin)
{
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    4bd8:	4b05      	ldr	r3, [pc, #20]	; (4bf0 <pin_is_task_output+0x18>)
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4bda:	3008      	adds	r0, #8
    return pin_is_output(pin) && pin_in_use_by_te(pin);
    4bdc:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
    4be0:	f000 0022 	and.w	r0, r0, #34	; 0x22
}
    4be4:	f1a0 0322 	sub.w	r3, r0, #34	; 0x22
    4be8:	4258      	negs	r0, r3
    4bea:	4158      	adcs	r0, r3
    4bec:	4770      	bx	lr
    4bee:	bf00      	nop
    4bf0:	20000100 	.word	0x20000100

00004bf4 <call_handler>:
    nrf_gpiote_event_t event = nrfx_gpiote_in_event_get(pin);
    return nrf_gpiote_event_address_get(NRF_GPIOTE, event);
}

static void call_handler(nrfx_gpiote_pin_t pin, nrfx_gpiote_trigger_t trigger)
{
    4bf4:	b570      	push	{r4, r5, r6, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4bf6:	f100 0308 	add.w	r3, r0, #8
    4bfa:	4c0c      	ldr	r4, [pc, #48]	; (4c2c <call_handler+0x38>)
    4bfc:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
    4c00:	05da      	lsls	r2, r3, #23
{
    4c02:	4605      	mov	r5, r0
    4c04:	460e      	mov	r6, r1
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4c06:	d507      	bpl.n	4c18 <call_handler+0x24>
    4c08:	f3c3 2343 	ubfx	r3, r3, #9, #4
    nrfx_gpiote_handler_config_t const * handler = channel_handler_get(pin);

    if (handler)
    {
        handler->handler(pin, trigger, handler->p_context);
    4c0c:	eb04 02c3 	add.w	r2, r4, r3, lsl #3
    4c10:	f854 3033 	ldr.w	r3, [r4, r3, lsl #3]
    4c14:	6852      	ldr	r2, [r2, #4]
    4c16:	4798      	blx	r3
    }
    if (m_cb.global_handler.handler)
    4c18:	68a3      	ldr	r3, [r4, #8]
    4c1a:	b12b      	cbz	r3, 4c28 <call_handler+0x34>
    {
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    4c1c:	68e2      	ldr	r2, [r4, #12]
    4c1e:	4631      	mov	r1, r6
    4c20:	4628      	mov	r0, r5
    }
}
    4c22:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        m_cb.global_handler.handler(pin, trigger, m_cb.global_handler.p_context);
    4c26:	4718      	bx	r3
}
    4c28:	bd70      	pop	{r4, r5, r6, pc}
    4c2a:	bf00      	nop
    4c2c:	20000100 	.word	0x20000100

00004c30 <release_handler>:
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4c30:	4b19      	ldr	r3, [pc, #100]	; (4c98 <release_handler+0x68>)
    4c32:	3008      	adds	r0, #8
{
    4c34:	b510      	push	{r4, lr}
    int32_t handler_id = PIN_GET_HANDLER_ID(m_cb.pin_flags[pin]);
    4c36:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    4c3a:	05d1      	lsls	r1, r2, #23
    4c3c:	d51d      	bpl.n	4c7a <release_handler+0x4a>
    4c3e:	f3c2 2143 	ubfx	r1, r2, #9, #4
    m_cb.pin_flags[pin] &= ~PIN_HANDLER_MASK;
    4c42:	f422 52f8 	bic.w	r2, r2, #7936	; 0x1f00
    4c46:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    4c4a:	f103 0410 	add.w	r4, r3, #16
    4c4e:	2000      	movs	r0, #0
        if (PIN_GET_HANDLER_ID(m_cb.pin_flags[i]) == handler_id)
    4c50:	f834 2b02 	ldrh.w	r2, [r4], #2
    4c54:	f412 7f80 	tst.w	r2, #256	; 0x100
    4c58:	d003      	beq.n	4c62 <release_handler+0x32>
    4c5a:	f3c2 2243 	ubfx	r2, r2, #9, #4
    4c5e:	4291      	cmp	r1, r2
    4c60:	d00b      	beq.n	4c7a <release_handler+0x4a>
    for (uint32_t i = 0; i < MAX_PIN_NUMBER; i++)
    4c62:	3001      	adds	r0, #1
    4c64:	2830      	cmp	r0, #48	; 0x30
    4c66:	d1f3      	bne.n	4c50 <release_handler+0x20>
        m_cb.handlers[handler_id].handler = NULL;
    4c68:	2200      	movs	r2, #0
    4c6a:	f843 2031 	str.w	r2, [r3, r1, lsl #3]
        nrfx_err_t err = nrfx_flag32_free(&m_cb.available_evt_handlers, handler_id);
    4c6e:	480b      	ldr	r0, [pc, #44]	; (4c9c <release_handler+0x6c>)
    4c70:	f7ff ff90 	bl	4b94 <nrfx_flag32_free>
        NRFX_ASSERT(err == NRFX_SUCCESS);
    4c74:	4b0a      	ldr	r3, [pc, #40]	; (4ca0 <release_handler+0x70>)
    4c76:	4298      	cmp	r0, r3
    4c78:	d100      	bne.n	4c7c <release_handler+0x4c>
}
    4c7a:	bd10      	pop	{r4, pc}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    4c7c:	4909      	ldr	r1, [pc, #36]	; (4ca4 <release_handler+0x74>)
    4c7e:	480a      	ldr	r0, [pc, #40]	; (4ca8 <release_handler+0x78>)
    4c80:	4a0a      	ldr	r2, [pc, #40]	; (4cac <release_handler+0x7c>)
    4c82:	f44f 7399 	mov.w	r3, #306	; 0x132
    4c86:	f004 fdae 	bl	97e6 <printk>
}
    4c8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        NRFX_ASSERT(err == NRFX_SUCCESS);
    4c8e:	4807      	ldr	r0, [pc, #28]	; (4cac <release_handler+0x7c>)
    4c90:	f44f 7199 	mov.w	r1, #306	; 0x132
    4c94:	f004 bbb8 	b.w	9408 <assert_post_action>
    4c98:	20000100 	.word	0x20000100
    4c9c:	20000174 	.word	0x20000174
    4ca0:	0bad0000 	.word	0x0bad0000
    4ca4:	0000b05c 	.word	0x0000b05c
    4ca8:	0000a76d 	.word	0x0000a76d
    4cac:	0000aff8 	.word	0x0000aff8

00004cb0 <pin_handler_trigger_uninit>:
{
    4cb0:	b538      	push	{r3, r4, r5, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    4cb2:	4c0a      	ldr	r4, [pc, #40]	; (4cdc <pin_handler_trigger_uninit+0x2c>)
    4cb4:	f100 0508 	add.w	r5, r0, #8
    4cb8:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
    if (pin_in_use_by_te(pin))
    4cbc:	069a      	lsls	r2, r3, #26
    4cbe:	d506      	bpl.n	4cce <pin_handler_trigger_uninit+0x1e>
        nrf_gpiote_te_default(NRF_GPIOTE, pin_te_get(pin));
    4cc0:	0b5b      	lsrs	r3, r3, #13
                         ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
}

NRF_STATIC_INLINE void nrf_gpiote_te_default(NRF_GPIOTE_Type * p_reg, uint32_t idx)
{
    p_reg->CONFIG[idx] = 0;
    4cc2:	4a07      	ldr	r2, [pc, #28]	; (4ce0 <pin_handler_trigger_uninit+0x30>)
    4cc4:	f503 73a2 	add.w	r3, r3, #324	; 0x144
    4cc8:	2100      	movs	r1, #0
    4cca:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    release_handler(pin);
    4cce:	f7ff ffaf 	bl	4c30 <release_handler>
    m_cb.pin_flags[pin] = PIN_FLAG_NOT_USED;
    4cd2:	2300      	movs	r3, #0
    4cd4:	f824 3015 	strh.w	r3, [r4, r5, lsl #1]
}
    4cd8:	bd38      	pop	{r3, r4, r5, pc}
    4cda:	bf00      	nop
    4cdc:	20000100 	.word	0x20000100
    4ce0:	40006000 	.word	0x40006000

00004ce4 <nrf_gpio_pin_port_decode>:
{
    4ce4:	b510      	push	{r4, lr}
    4ce6:	4604      	mov	r4, r0
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    4ce8:	6800      	ldr	r0, [r0, #0]
    4cea:	f005 f80a 	bl	9d02 <nrf_gpio_pin_present_check>
    4cee:	b958      	cbnz	r0, 4d08 <nrf_gpio_pin_port_decode+0x24>
    4cf0:	4912      	ldr	r1, [pc, #72]	; (4d3c <nrf_gpio_pin_port_decode+0x58>)
    4cf2:	4813      	ldr	r0, [pc, #76]	; (4d40 <nrf_gpio_pin_port_decode+0x5c>)
    4cf4:	4a13      	ldr	r2, [pc, #76]	; (4d44 <nrf_gpio_pin_port_decode+0x60>)
    4cf6:	f240 2329 	movw	r3, #553	; 0x229
    4cfa:	f004 fd74 	bl	97e6 <printk>
    4cfe:	4811      	ldr	r0, [pc, #68]	; (4d44 <nrf_gpio_pin_port_decode+0x60>)
    4d00:	f240 2129 	movw	r1, #553	; 0x229
    4d04:	f004 fb80 	bl	9408 <assert_post_action>
    uint32_t pin_number = *p_pin;
    4d08:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    4d0a:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4d0e:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    4d10:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4d12:	d00d      	beq.n	4d30 <nrf_gpio_pin_port_decode+0x4c>
    4d14:	2b01      	cmp	r3, #1
    4d16:	d00e      	beq.n	4d36 <nrf_gpio_pin_port_decode+0x52>
            NRFX_ASSERT(0);
    4d18:	490b      	ldr	r1, [pc, #44]	; (4d48 <nrf_gpio_pin_port_decode+0x64>)
    4d1a:	4809      	ldr	r0, [pc, #36]	; (4d40 <nrf_gpio_pin_port_decode+0x5c>)
    4d1c:	4a09      	ldr	r2, [pc, #36]	; (4d44 <nrf_gpio_pin_port_decode+0x60>)
    4d1e:	f240 232e 	movw	r3, #558	; 0x22e
    4d22:	f004 fd60 	bl	97e6 <printk>
    4d26:	4807      	ldr	r0, [pc, #28]	; (4d44 <nrf_gpio_pin_port_decode+0x60>)
    4d28:	f240 212e 	movw	r1, #558	; 0x22e
    4d2c:	f004 fb6c 	bl	9408 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    4d30:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    4d34:	bd10      	pop	{r4, pc}
        case 1: return NRF_P1;
    4d36:	4805      	ldr	r0, [pc, #20]	; (4d4c <nrf_gpio_pin_port_decode+0x68>)
    4d38:	e7fc      	b.n	4d34 <nrf_gpio_pin_port_decode+0x50>
    4d3a:	bf00      	nop
    4d3c:	0000af1c 	.word	0x0000af1c
    4d40:	0000a76d 	.word	0x0000a76d
    4d44:	0000aee9 	.word	0x0000aee9
    4d48:	0000b103 	.word	0x0000b103
    4d4c:	50000300 	.word	0x50000300

00004d50 <nrfx_gpiote_input_configure>:
{
    4d50:	b5f0      	push	{r4, r5, r6, r7, lr}
    4d52:	4604      	mov	r4, r0
    4d54:	b085      	sub	sp, #20
    4d56:	4617      	mov	r7, r2
    4d58:	461d      	mov	r5, r3
    if (p_input_config)
    4d5a:	b1f1      	cbz	r1, 4d9a <nrfx_gpiote_input_configure+0x4a>
        if (pin_is_task_output(pin))
    4d5c:	f7ff ff3c 	bl	4bd8 <pin_is_task_output>
    4d60:	b110      	cbz	r0, 4d68 <nrfx_gpiote_input_configure+0x18>
                return NRFX_ERROR_INVALID_PARAM;
    4d62:	484a      	ldr	r0, [pc, #296]	; (4e8c <nrfx_gpiote_input_configure+0x13c>)
}
    4d64:	b005      	add	sp, #20
    4d66:	bdf0      	pop	{r4, r5, r6, r7, pc}
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    4d68:	460b      	mov	r3, r1
    4d6a:	e9cd 0000 	strd	r0, r0, [sp]
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_INPUT;
    4d6e:	f88d 000e 	strb.w	r0, [sp, #14]
        nrf_gpio_pin_input_t input_connect = NRF_GPIO_PIN_INPUT_CONNECT;
    4d72:	f88d 000f 	strb.w	r0, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &input_connect, &p_input_config->pull, NULL, NULL);
    4d76:	f10d 020f 	add.w	r2, sp, #15
    4d7a:	f10d 010e 	add.w	r1, sp, #14
    4d7e:	4620      	mov	r0, r4
    4d80:	f004 ffd4 	bl	9d2c <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    4d84:	4a42      	ldr	r2, [pc, #264]	; (4e90 <nrfx_gpiote_input_configure+0x140>)
    4d86:	f104 0108 	add.w	r1, r4, #8
        m_cb.pin_flags[pin] &= ~PIN_FLAG_OUTPUT;
    4d8a:	f832 3011 	ldrh.w	r3, [r2, r1, lsl #1]
    4d8e:	f023 0302 	bic.w	r3, r3, #2
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE;
    4d92:	f043 0301 	orr.w	r3, r3, #1
    4d96:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
    if (p_trigger_config)
    4d9a:	b197      	cbz	r7, 4dc2 <nrfx_gpiote_input_configure+0x72>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4d9c:	4b3c      	ldr	r3, [pc, #240]	; (4e90 <nrfx_gpiote_input_configure+0x140>)
        nrfx_gpiote_trigger_t trigger = p_trigger_config->trigger;
    4d9e:	783e      	ldrb	r6, [r7, #0]
        bool use_evt = p_trigger_config->p_in_channel ? true : false;
    4da0:	687a      	ldr	r2, [r7, #4]
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4da2:	f104 0008 	add.w	r0, r4, #8
    4da6:	f833 1010 	ldrh.w	r1, [r3, r0, lsl #1]
        if (pin_is_output(pin))
    4daa:	078f      	lsls	r7, r1, #30
    4dac:	d50c      	bpl.n	4dc8 <nrfx_gpiote_input_configure+0x78>
            if (use_evt)
    4dae:	2a00      	cmp	r2, #0
    4db0:	d1d7      	bne.n	4d62 <nrfx_gpiote_input_configure+0x12>
        m_cb.pin_flags[pin] &= ~PIN_FLAG_TRIG_MODE_MASK;
    4db2:	f833 2010 	ldrh.w	r2, [r3, r0, lsl #1]
    4db6:	f022 021c 	bic.w	r2, r2, #28
        m_cb.pin_flags[pin] |= PIN_FLAG_TRIG_MODE_SET(trigger);
    4dba:	ea42 0286 	orr.w	r2, r2, r6, lsl #2
    4dbe:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
    if (p_handler_config)
    4dc2:	bbcd      	cbnz	r5, 4e38 <nrfx_gpiote_input_configure+0xe8>
    return NRFX_SUCCESS;
    4dc4:	4833      	ldr	r0, [pc, #204]	; (4e94 <nrfx_gpiote_input_configure+0x144>)
    4dc6:	e7cd      	b.n	4d64 <nrfx_gpiote_input_configure+0x14>
            m_cb.pin_flags[pin] &= ~(PIN_TE_ID_MASK | PIN_FLAG_TE_USED);
    4dc8:	f021 0120 	bic.w	r1, r1, #32
    4dcc:	04c9      	lsls	r1, r1, #19
    4dce:	0cc9      	lsrs	r1, r1, #19
    4dd0:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
            if (use_evt)
    4dd4:	2a00      	cmp	r2, #0
    4dd6:	d0ec      	beq.n	4db2 <nrfx_gpiote_input_configure+0x62>
                if (!edge)
    4dd8:	2e03      	cmp	r6, #3
    4dda:	d8c2      	bhi.n	4d62 <nrfx_gpiote_input_configure+0x12>
                uint8_t ch = *p_trigger_config->p_in_channel;
    4ddc:	7817      	ldrb	r7, [r2, #0]
                if (trigger == NRFX_GPIOTE_TRIGGER_NONE)
    4dde:	b92e      	cbnz	r6, 4dec <nrfx_gpiote_input_configure+0x9c>
    4de0:	4a2d      	ldr	r2, [pc, #180]	; (4e98 <nrfx_gpiote_input_configure+0x148>)
    4de2:	f507 71a2 	add.w	r1, r7, #324	; 0x144
    4de6:	f842 6021 	str.w	r6, [r2, r1, lsl #2]
#if defined(NRF9160_XXAA) || defined(NRF5340_XXAA)
    p_reg->CONFIG[idx] = 0;
#endif
}
    4dea:	e7e2      	b.n	4db2 <nrfx_gpiote_input_configure+0x62>
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    4dec:	00ba      	lsls	r2, r7, #2
    4dee:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
    4df2:	f502 42c0 	add.w	r2, r2, #24576	; 0x6000
                    m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    4df6:	ea41 3147 	orr.w	r1, r1, r7, lsl #13
    4dfa:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    4dfe:	f02c 0c03 	bic.w	ip, ip, #3
    4e02:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk | GPIOTE_CONFIG_POLARITY_Msk);
    4e06:	f8d2 c510 	ldr.w	ip, [r2, #1296]	; 0x510
    4e0a:	f42c 3c4f 	bic.w	ip, ip, #211968	; 0x33c00
    4e0e:	f42c 7c40 	bic.w	ip, ip, #768	; 0x300
    4e12:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4e16:	f8d2 e510 	ldr.w	lr, [r2, #1296]	; 0x510
    4e1a:	ea4f 2c04 	mov.w	ip, r4, lsl #8
    4e1e:	f40c 5c7c 	and.w	ip, ip, #16128	; 0x3f00
    4e22:	ea4e 4e06 	orr.w	lr, lr, r6, lsl #16
    4e26:	ea4c 0c0e 	orr.w	ip, ip, lr
    4e2a:	f041 0120 	orr.w	r1, r1, #32
    4e2e:	f823 1010 	strh.w	r1, [r3, r0, lsl #1]
    4e32:	f8c2 c510 	str.w	ip, [r2, #1296]	; 0x510
    4e36:	e7bc      	b.n	4db2 <nrfx_gpiote_input_configure+0x62>
        err = pin_handler_set(pin, p_handler_config->handler, p_handler_config->p_context);
    4e38:	e9d5 6700 	ldrd	r6, r7, [r5]
    release_handler(pin);
    4e3c:	4620      	mov	r0, r4
    4e3e:	f7ff fef7 	bl	4c30 <release_handler>
    if (!handler)
    4e42:	2e00      	cmp	r6, #0
    4e44:	d0be      	beq.n	4dc4 <nrfx_gpiote_input_configure+0x74>
        if ((m_cb.handlers[i].handler == handler) && (m_cb.handlers[i].p_context == p_context))
    4e46:	4d12      	ldr	r5, [pc, #72]	; (4e90 <nrfx_gpiote_input_configure+0x140>)
    4e48:	682b      	ldr	r3, [r5, #0]
    4e4a:	429e      	cmp	r6, r3
    4e4c:	d104      	bne.n	4e58 <nrfx_gpiote_input_configure+0x108>
    4e4e:	686b      	ldr	r3, [r5, #4]
    4e50:	429f      	cmp	r7, r3
    4e52:	d101      	bne.n	4e58 <nrfx_gpiote_input_configure+0x108>
    4e54:	2200      	movs	r2, #0
    4e56:	e00a      	b.n	4e6e <nrfx_gpiote_input_configure+0x11e>
        err = nrfx_flag32_alloc(&m_cb.available_evt_handlers, &id);
    4e58:	4810      	ldr	r0, [pc, #64]	; (4e9c <nrfx_gpiote_input_configure+0x14c>)
    4e5a:	f10d 010f 	add.w	r1, sp, #15
    4e5e:	f7ff fe75 	bl	4b4c <nrfx_flag32_alloc>
        if (err != NRFX_SUCCESS)
    4e62:	4b0c      	ldr	r3, [pc, #48]	; (4e94 <nrfx_gpiote_input_configure+0x144>)
    4e64:	4298      	cmp	r0, r3
    4e66:	f47f af7d 	bne.w	4d64 <nrfx_gpiote_input_configure+0x14>
        handler_id = (int32_t)id;
    4e6a:	f89d 200f 	ldrb.w	r2, [sp, #15]
    m_cb.handlers[handler_id].handler = handler;
    4e6e:	f845 6032 	str.w	r6, [r5, r2, lsl #3]
    m_cb.handlers[handler_id].p_context = p_context;
    4e72:	eb05 03c2 	add.w	r3, r5, r2, lsl #3
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    4e76:	3408      	adds	r4, #8
    m_cb.handlers[handler_id].p_context = p_context;
    4e78:	605f      	str	r7, [r3, #4]
    m_cb.pin_flags[pin] |= PIN_FLAG_HANDLER(handler_id);
    4e7a:	f835 3014 	ldrh.w	r3, [r5, r4, lsl #1]
    4e7e:	ea43 2342 	orr.w	r3, r3, r2, lsl #9
    4e82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    4e86:	f825 3014 	strh.w	r3, [r5, r4, lsl #1]
    4e8a:	e79b      	b.n	4dc4 <nrfx_gpiote_input_configure+0x74>
    4e8c:	0bad0004 	.word	0x0bad0004
    4e90:	20000100 	.word	0x20000100
    4e94:	0bad0000 	.word	0x0bad0000
    4e98:	40006000 	.word	0x40006000
    4e9c:	20000174 	.word	0x20000174

00004ea0 <nrfx_gpiote_output_configure>:
{
    4ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
    4ea2:	4604      	mov	r4, r0
    4ea4:	b085      	sub	sp, #20
    4ea6:	4615      	mov	r5, r2
    if (p_config)
    4ea8:	b309      	cbz	r1, 4eee <nrfx_gpiote_output_configure+0x4e>
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4eaa:	f100 0708 	add.w	r7, r0, #8
    4eae:	4e31      	ldr	r6, [pc, #196]	; (4f74 <nrfx_gpiote_output_configure+0xd4>)
    4eb0:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
        if (pin_is_input(pin) && pin_in_use_by_te(pin))
    4eb4:	0798      	lsls	r0, r3, #30
    4eb6:	d401      	bmi.n	4ebc <nrfx_gpiote_output_configure+0x1c>
    4eb8:	069a      	lsls	r2, r3, #26
    4eba:	d458      	bmi.n	4f6e <nrfx_gpiote_output_configure+0xce>
        if (pin_has_trigger(pin) && (p_config->input_connect == NRF_GPIO_PIN_INPUT_DISCONNECT))
    4ebc:	f013 0f1c 	tst.w	r3, #28
    4ec0:	d002      	beq.n	4ec8 <nrfx_gpiote_output_configure+0x28>
    4ec2:	784b      	ldrb	r3, [r1, #1]
    4ec4:	2b01      	cmp	r3, #1
    4ec6:	d052      	beq.n	4f6e <nrfx_gpiote_output_configure+0xce>
        nrf_gpio_pin_dir_t dir = NRF_GPIO_PIN_DIR_OUTPUT;
    4ec8:	2301      	movs	r3, #1
    4eca:	f88d 300f 	strb.w	r3, [sp, #15]
        nrf_gpio_reconfigure(pin, &dir, &p_config->input_connect, &p_config->pull,
    4ece:	2300      	movs	r3, #0
    4ed0:	e9cd 1300 	strd	r1, r3, [sp]
    4ed4:	1c4a      	adds	r2, r1, #1
    4ed6:	1c8b      	adds	r3, r1, #2
    4ed8:	4620      	mov	r0, r4
    4eda:	f10d 010f 	add.w	r1, sp, #15
    4ede:	f004 ff25 	bl	9d2c <nrf_gpio_reconfigure>
        m_cb.pin_flags[pin] |= PIN_FLAG_IN_USE | PIN_FLAG_OUTPUT;
    4ee2:	f836 3017 	ldrh.w	r3, [r6, r7, lsl #1]
    4ee6:	f043 0303 	orr.w	r3, r3, #3
    4eea:	f826 3017 	strh.w	r3, [r6, r7, lsl #1]
    if (p_task_config)
    4eee:	b915      	cbnz	r5, 4ef6 <nrfx_gpiote_output_configure+0x56>
    return NRFX_SUCCESS;
    4ef0:	4821      	ldr	r0, [pc, #132]	; (4f78 <nrfx_gpiote_output_configure+0xd8>)
}
    4ef2:	b005      	add	sp, #20
    4ef4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return PIN_FLAG_IS_OUTPUT(m_cb.pin_flags[pin]);
    4ef6:	4e1f      	ldr	r6, [pc, #124]	; (4f74 <nrfx_gpiote_output_configure+0xd4>)
    4ef8:	f104 0708 	add.w	r7, r4, #8
    4efc:	f836 0017 	ldrh.w	r0, [r6, r7, lsl #1]
        if (pin_is_input(pin))
    4f00:	0783      	lsls	r3, r0, #30
    4f02:	d534      	bpl.n	4f6e <nrfx_gpiote_output_configure+0xce>
        uint32_t ch = p_task_config->task_ch;
    4f04:	f895 c000 	ldrb.w	ip, [r5]
    p_reg->CONFIG[idx] = 0;
    4f08:	4661      	mov	r1, ip
    4f0a:	0089      	lsls	r1, r1, #2
        m_cb.pin_flags[pin] &= ~(PIN_FLAG_TE_USED | PIN_TE_ID_MASK);
    4f0c:	f020 0020 	bic.w	r0, r0, #32
    4f10:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
    4f14:	04c0      	lsls	r0, r0, #19
    4f16:	f501 41c0 	add.w	r1, r1, #24576	; 0x6000
    4f1a:	0cc0      	lsrs	r0, r0, #19
    4f1c:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    4f20:	2300      	movs	r3, #0
    4f22:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
        if (p_task_config->polarity != NRF_GPIOTE_POLARITY_NONE)
    4f26:	786a      	ldrb	r2, [r5, #1]
    4f28:	2a00      	cmp	r2, #0
    4f2a:	d0e1      	beq.n	4ef0 <nrfx_gpiote_output_configure+0x50>
  p_reg->CONFIG[idx] &= ~(GPIOTE_CONFIG_PORT_PIN_Msk |
    4f2c:	f8d1 3510 	ldr.w	r3, [r1, #1296]	; 0x510
            nrf_gpiote_task_configure(NRF_GPIOTE, ch, pin,
    4f30:	78ad      	ldrb	r5, [r5, #2]
    4f32:	f423 1399 	bic.w	r3, r3, #1253376	; 0x132000
    4f36:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
    4f3a:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4f3e:	f8d1 e510 	ldr.w	lr, [r1, #1296]	; 0x510
    4f42:	0223      	lsls	r3, r4, #8
    4f44:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    4f48:	0412      	lsls	r2, r2, #16
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4f4a:	ea43 030e 	orr.w	r3, r3, lr
                        ((polarity << GPIOTE_CONFIG_POLARITY_Pos) & GPIOTE_CONFIG_POLARITY_Msk) |
    4f4e:	f402 3240 	and.w	r2, r2, #196608	; 0x30000
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    4f52:	052d      	lsls	r5, r5, #20
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4f54:	4313      	orrs	r3, r2
                        ((init_val << GPIOTE_CONFIG_OUTINIT_Pos) & GPIOTE_CONFIG_OUTINIT_Msk);
    4f56:	f405 1580 	and.w	r5, r5, #1048576	; 0x100000
            m_cb.pin_flags[pin] |= PIN_FLAG_TE_ID(ch);
    4f5a:	ea40 304c 	orr.w	r0, r0, ip, lsl #13
  p_reg->CONFIG[idx] |= ((pin << GPIOTE_CONFIG_PSEL_Pos) & GPIOTE_CONFIG_PORT_PIN_Msk) |
    4f5e:	432b      	orrs	r3, r5
    4f60:	f040 0020 	orr.w	r0, r0, #32
    4f64:	f826 0017 	strh.w	r0, [r6, r7, lsl #1]
    4f68:	f8c1 3510 	str.w	r3, [r1, #1296]	; 0x510
    4f6c:	e7c0      	b.n	4ef0 <nrfx_gpiote_output_configure+0x50>
            return NRFX_ERROR_INVALID_PARAM;
    4f6e:	4803      	ldr	r0, [pc, #12]	; (4f7c <nrfx_gpiote_output_configure+0xdc>)
    4f70:	e7bf      	b.n	4ef2 <nrfx_gpiote_output_configure+0x52>
    4f72:	bf00      	nop
    4f74:	20000100 	.word	0x20000100
    4f78:	0bad0000 	.word	0x0bad0000
    4f7c:	0bad0004 	.word	0x0bad0004

00004f80 <nrfx_gpiote_global_callback_set>:
    m_cb.global_handler.handler = handler;
    4f80:	4b01      	ldr	r3, [pc, #4]	; (4f88 <nrfx_gpiote_global_callback_set+0x8>)
    m_cb.global_handler.p_context = p_context;
    4f82:	e9c3 0102 	strd	r0, r1, [r3, #8]
}
    4f86:	4770      	bx	lr
    4f88:	20000100 	.word	0x20000100

00004f8c <nrfx_gpiote_channel_get>:
{
    4f8c:	b538      	push	{r3, r4, r5, lr}
    4f8e:	4604      	mov	r4, r0
    NRFX_ASSERT(p_channel);
    4f90:	460d      	mov	r5, r1
    4f92:	b959      	cbnz	r1, 4fac <nrfx_gpiote_channel_get+0x20>
    4f94:	490b      	ldr	r1, [pc, #44]	; (4fc4 <nrfx_gpiote_channel_get+0x38>)
    4f96:	480c      	ldr	r0, [pc, #48]	; (4fc8 <nrfx_gpiote_channel_get+0x3c>)
    4f98:	4a0c      	ldr	r2, [pc, #48]	; (4fcc <nrfx_gpiote_channel_get+0x40>)
    4f9a:	f240 2335 	movw	r3, #565	; 0x235
    4f9e:	f004 fc22 	bl	97e6 <printk>
    4fa2:	480a      	ldr	r0, [pc, #40]	; (4fcc <nrfx_gpiote_channel_get+0x40>)
    4fa4:	f240 2135 	movw	r1, #565	; 0x235
    4fa8:	f004 fa2e 	bl	9408 <assert_post_action>
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    4fac:	3408      	adds	r4, #8
    4fae:	4b08      	ldr	r3, [pc, #32]	; (4fd0 <nrfx_gpiote_channel_get+0x44>)
    4fb0:	f833 3014 	ldrh.w	r3, [r3, r4, lsl #1]
    if (pin_in_use_by_te(pin))
    4fb4:	069a      	lsls	r2, r3, #26
        *p_channel = PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    4fb6:	bf43      	ittte	mi
    4fb8:	0b5b      	lsrmi	r3, r3, #13
    4fba:	702b      	strbmi	r3, [r5, #0]
        return NRFX_SUCCESS;
    4fbc:	4805      	ldrmi	r0, [pc, #20]	; (4fd4 <nrfx_gpiote_channel_get+0x48>)
        return NRFX_ERROR_INVALID_PARAM;
    4fbe:	4806      	ldrpl	r0, [pc, #24]	; (4fd8 <nrfx_gpiote_channel_get+0x4c>)
}
    4fc0:	bd38      	pop	{r3, r4, r5, pc}
    4fc2:	bf00      	nop
    4fc4:	0000b070 	.word	0x0000b070
    4fc8:	0000a76d 	.word	0x0000a76d
    4fcc:	0000aff8 	.word	0x0000aff8
    4fd0:	20000100 	.word	0x20000100
    4fd4:	0bad0000 	.word	0x0bad0000
    4fd8:	0bad0004 	.word	0x0bad0004

00004fdc <nrfx_gpiote_init>:
{
    4fdc:	b538      	push	{r3, r4, r5, lr}
    if (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED)
    4fde:	4c0e      	ldr	r4, [pc, #56]	; (5018 <nrfx_gpiote_init+0x3c>)
    4fe0:	f894 5078 	ldrb.w	r5, [r4, #120]	; 0x78
    4fe4:	b9b5      	cbnz	r5, 5014 <nrfx_gpiote_init+0x38>
    memset(m_cb.pin_flags, 0, sizeof(m_cb.pin_flags));
    4fe6:	2260      	movs	r2, #96	; 0x60
    4fe8:	4629      	mov	r1, r5
    4fea:	f104 0010 	add.w	r0, r4, #16
    4fee:	f004 fc5b 	bl	98a8 <memset>
    NRFX_IRQ_ENABLE(nrfx_get_irq_number(NRF_GPIOTE));
    4ff2:	2006      	movs	r0, #6
    4ff4:	f7fd fcac 	bl	2950 <arch_irq_enable>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    4ff8:	4b08      	ldr	r3, [pc, #32]	; (501c <nrfx_gpiote_init+0x40>)
    return err_code;
    4ffa:	4809      	ldr	r0, [pc, #36]	; (5020 <nrfx_gpiote_init+0x44>)
    4ffc:	601d      	str	r5, [r3, #0]
    4ffe:	681b      	ldr	r3, [r3, #0]
    p_reg->INTENSET = mask;
    5000:	4b08      	ldr	r3, [pc, #32]	; (5024 <nrfx_gpiote_init+0x48>)
    5002:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    5006:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    m_cb.state = NRFX_DRV_STATE_INITIALIZED;
    500a:	2301      	movs	r3, #1
    500c:	f884 3078 	strb.w	r3, [r4, #120]	; 0x78
    m_cb.available_evt_handlers = NRFX_BIT_MASK(NRFX_GPIOTE_CONFIG_NUM_OF_EVT_HANDLERS);
    5010:	6763      	str	r3, [r4, #116]	; 0x74
}
    5012:	bd38      	pop	{r3, r4, r5, pc}
        return err_code;
    5014:	4804      	ldr	r0, [pc, #16]	; (5028 <nrfx_gpiote_init+0x4c>)
    5016:	e7fc      	b.n	5012 <nrfx_gpiote_init+0x36>
    5018:	20000100 	.word	0x20000100
    501c:	4000617c 	.word	0x4000617c
    5020:	0bad0000 	.word	0x0bad0000
    5024:	40006000 	.word	0x40006000
    5028:	0bad0005 	.word	0x0bad0005

0000502c <nrfx_gpiote_is_init>:
    return (m_cb.state != NRFX_DRV_STATE_UNINITIALIZED) ? true : false;
    502c:	4b03      	ldr	r3, [pc, #12]	; (503c <nrfx_gpiote_is_init+0x10>)
    502e:	f893 0078 	ldrb.w	r0, [r3, #120]	; 0x78
}
    5032:	3800      	subs	r0, #0
    5034:	bf18      	it	ne
    5036:	2001      	movne	r0, #1
    5038:	4770      	bx	lr
    503a:	bf00      	nop
    503c:	20000100 	.word	0x20000100

00005040 <nrfx_gpiote_channel_free>:
{
    5040:	4601      	mov	r1, r0
    return nrfx_flag32_free(&m_cb.available_channels_mask, channel);
    5042:	4801      	ldr	r0, [pc, #4]	; (5048 <nrfx_gpiote_channel_free+0x8>)
    5044:	f7ff bda6 	b.w	4b94 <nrfx_flag32_free>
    5048:	20000170 	.word	0x20000170

0000504c <nrfx_gpiote_channel_alloc>:
{
    504c:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_cb.available_channels_mask, p_channel);
    504e:	4801      	ldr	r0, [pc, #4]	; (5054 <nrfx_gpiote_channel_alloc+0x8>)
    5050:	f7ff bd7c 	b.w	4b4c <nrfx_flag32_alloc>
    5054:	20000170 	.word	0x20000170

00005058 <nrfx_gpiote_trigger_enable>:
{
    5058:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    505a:	4d31      	ldr	r5, [pc, #196]	; (5120 <nrfx_gpiote_trigger_enable+0xc8>)
    505c:	f100 0708 	add.w	r7, r0, #8
{
    5060:	4604      	mov	r4, r0
    return PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]) != NRFX_GPIOTE_TRIGGER_NONE;
    5062:	f835 3017 	ldrh.w	r3, [r5, r7, lsl #1]
    NRFX_ASSERT(pin_has_trigger(pin));
    5066:	f013 0f1c 	tst.w	r3, #28
{
    506a:	460e      	mov	r6, r1
    NRFX_ASSERT(pin_has_trigger(pin));
    506c:	d10b      	bne.n	5086 <nrfx_gpiote_trigger_enable+0x2e>
    506e:	492d      	ldr	r1, [pc, #180]	; (5124 <nrfx_gpiote_trigger_enable+0xcc>)
    5070:	482d      	ldr	r0, [pc, #180]	; (5128 <nrfx_gpiote_trigger_enable+0xd0>)
    5072:	4a2e      	ldr	r2, [pc, #184]	; (512c <nrfx_gpiote_trigger_enable+0xd4>)
    5074:	f240 33df 	movw	r3, #991	; 0x3df
    5078:	f004 fbb5 	bl	97e6 <printk>
    507c:	482b      	ldr	r0, [pc, #172]	; (512c <nrfx_gpiote_trigger_enable+0xd4>)
    507e:	f240 31df 	movw	r1, #991	; 0x3df
    5082:	f004 f9c1 	bl	9408 <assert_post_action>
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    5086:	f835 0017 	ldrh.w	r0, [r5, r7, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    508a:	0683      	lsls	r3, r0, #26
    508c:	d51f      	bpl.n	50ce <nrfx_gpiote_trigger_enable+0x76>
    508e:	f010 0302 	ands.w	r3, r0, #2
    5092:	d11c      	bne.n	50ce <nrfx_gpiote_trigger_enable+0x76>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    5094:	0b41      	lsrs	r1, r0, #13
        nrf_gpiote_event_clear(NRF_GPIOTE, nrf_gpiote_in_event_get(ch));
    5096:	4608      	mov	r0, r1
    5098:	f004 fe44 	bl	9d24 <nrf_gpiote_in_event_get>
    return ((uint32_t)p_reg + event);
    509c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
    50a0:	f500 40c0 	add.w	r0, r0, #24576	; 0x6000
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    50a4:	6003      	str	r3, [r0, #0]
    50a6:	6803      	ldr	r3, [r0, #0]
   p_reg->CONFIG[idx] |= GPIOTE_CONFIG_MODE_Event;
    50a8:	008b      	lsls	r3, r1, #2
    50aa:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    50ae:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    50b2:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    50b6:	f042 0201 	orr.w	r2, r2, #1
    50ba:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
        if (int_enable)
    50be:	b126      	cbz	r6, 50ca <nrfx_gpiote_trigger_enable+0x72>
    p_reg->INTENSET = mask;
    50c0:	4a1b      	ldr	r2, [pc, #108]	; (5130 <nrfx_gpiote_trigger_enable+0xd8>)
            nrf_gpiote_int_enable(NRF_GPIOTE, NRFX_BIT(ch));
    50c2:	2301      	movs	r3, #1
    50c4:	408b      	lsls	r3, r1
    50c6:	f8c2 3304 	str.w	r3, [r2, #772]	; 0x304
}
    50ca:	b003      	add	sp, #12
    50cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
        NRFX_ASSERT(int_enable);
    50ce:	b95e      	cbnz	r6, 50e8 <nrfx_gpiote_trigger_enable+0x90>
    50d0:	4918      	ldr	r1, [pc, #96]	; (5134 <nrfx_gpiote_trigger_enable+0xdc>)
    50d2:	4815      	ldr	r0, [pc, #84]	; (5128 <nrfx_gpiote_trigger_enable+0xd0>)
    50d4:	4a15      	ldr	r2, [pc, #84]	; (512c <nrfx_gpiote_trigger_enable+0xd4>)
    50d6:	f240 33ee 	movw	r3, #1006	; 0x3ee
    50da:	f004 fb84 	bl	97e6 <printk>
    50de:	4813      	ldr	r0, [pc, #76]	; (512c <nrfx_gpiote_trigger_enable+0xd4>)
    50e0:	f240 31ee 	movw	r1, #1006	; 0x3ee
    50e4:	f004 f990 	bl	9408 <assert_post_action>
    nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    50e8:	f835 3017 	ldrh.w	r3, [r5, r7, lsl #1]
    50ec:	f3c3 0382 	ubfx	r3, r3, #2, #3
    if (trigger == NRFX_GPIOTE_TRIGGER_LOW)
    50f0:	2b04      	cmp	r3, #4
    50f2:	d010      	beq.n	5116 <nrfx_gpiote_trigger_enable+0xbe>
    else if (trigger == NRFX_GPIOTE_TRIGGER_HIGH)
    50f4:	2b05      	cmp	r3, #5
    50f6:	d010      	beq.n	511a <nrfx_gpiote_trigger_enable+0xc2>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    50f8:	a801      	add	r0, sp, #4
    50fa:	9401      	str	r4, [sp, #4]
    50fc:	f7ff fdf2 	bl	4ce4 <nrf_gpio_pin_port_decode>
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    5100:	9b01      	ldr	r3, [sp, #4]
    return p_reg->IN;
    5102:	f8d0 1510 	ldr.w	r1, [r0, #1296]	; 0x510
    return ((nrf_gpio_port_in_read(reg) >> pin_number) & 1UL);
    5106:	40d9      	lsrs	r1, r3
    5108:	f001 0101 	and.w	r1, r1, #1
        sense = nrf_gpio_pin_read(pin) ? NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    510c:	3102      	adds	r1, #2
        nrf_gpio_cfg_sense_set(pin, get_initial_sense(pin));
    510e:	4620      	mov	r0, r4
    5110:	f004 fe57 	bl	9dc2 <nrf_gpio_cfg_sense_set>
}
    5114:	e7d9      	b.n	50ca <nrfx_gpiote_trigger_enable+0x72>
        sense = NRF_GPIO_PIN_SENSE_LOW;
    5116:	2103      	movs	r1, #3
    5118:	e7f9      	b.n	510e <nrfx_gpiote_trigger_enable+0xb6>
        sense = NRF_GPIO_PIN_SENSE_HIGH;
    511a:	2102      	movs	r1, #2
    511c:	e7f7      	b.n	510e <nrfx_gpiote_trigger_enable+0xb6>
    511e:	bf00      	nop
    5120:	20000100 	.word	0x20000100
    5124:	0000b07a 	.word	0x0000b07a
    5128:	0000a76d 	.word	0x0000a76d
    512c:	0000aff8 	.word	0x0000aff8
    5130:	40006000 	.word	0x40006000
    5134:	0000b08f 	.word	0x0000b08f

00005138 <nrfx_gpiote_trigger_disable>:
    return m_cb.pin_flags[pin] & PIN_FLAG_TE_USED;
    5138:	4b0e      	ldr	r3, [pc, #56]	; (5174 <nrfx_gpiote_trigger_disable+0x3c>)
    513a:	f100 0208 	add.w	r2, r0, #8
    513e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    if (pin_in_use_by_te(pin) && pin_is_input(pin))
    5142:	0699      	lsls	r1, r3, #26
    5144:	d513      	bpl.n	516e <nrfx_gpiote_trigger_disable+0x36>
    5146:	079a      	lsls	r2, r3, #30
    5148:	d411      	bmi.n	516e <nrfx_gpiote_trigger_disable+0x36>
    return PIN_GET_TE_ID(m_cb.pin_flags[pin]);
    514a:	0b5b      	lsrs	r3, r3, #13
        nrf_gpiote_int_disable(NRF_GPIOTE, NRFX_BIT(ch));
    514c:	2201      	movs	r2, #1
    514e:	409a      	lsls	r2, r3
    p_reg->INTENCLR = mask;
    5150:	009b      	lsls	r3, r3, #2
    5152:	4909      	ldr	r1, [pc, #36]	; (5178 <nrfx_gpiote_trigger_disable+0x40>)
    5154:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    5158:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    515c:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
   p_reg->CONFIG[idx] &= ~GPIOTE_CONFIG_MODE_Msk;
    5160:	f8d3 2510 	ldr.w	r2, [r3, #1296]	; 0x510
    5164:	f022 0203 	bic.w	r2, r2, #3
    5168:	f8c3 2510 	str.w	r2, [r3, #1296]	; 0x510
}
    516c:	4770      	bx	lr
        nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    516e:	2100      	movs	r1, #0
    5170:	f004 be27 	b.w	9dc2 <nrf_gpio_cfg_sense_set>
    5174:	20000100 	.word	0x20000100
    5178:	40006000 	.word	0x40006000

0000517c <nrfx_gpiote_pin_uninit>:
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    517c:	4b0e      	ldr	r3, [pc, #56]	; (51b8 <nrfx_gpiote_pin_uninit+0x3c>)
    517e:	f100 0208 	add.w	r2, r0, #8
{
    5182:	b513      	push	{r0, r1, r4, lr}
    return m_cb.pin_flags[pin] & PIN_FLAG_IN_USE;
    5184:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
    if (!pin_in_use(pin))
    5188:	07db      	lsls	r3, r3, #31
{
    518a:	4604      	mov	r4, r0
    if (!pin_in_use(pin))
    518c:	d511      	bpl.n	51b2 <nrfx_gpiote_pin_uninit+0x36>
    nrfx_gpiote_trigger_disable(pin);
    518e:	f7ff ffd3 	bl	5138 <nrfx_gpiote_trigger_disable>
    pin_handler_trigger_uninit(pin);
    5192:	4620      	mov	r0, r4
    5194:	f7ff fd8c 	bl	4cb0 <pin_handler_trigger_uninit>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5198:	a801      	add	r0, sp, #4
    519a:	9401      	str	r4, [sp, #4]
    519c:	f7ff fda2 	bl	4ce4 <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    51a0:	9b01      	ldr	r3, [sp, #4]
    51a2:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    51a6:	2202      	movs	r2, #2
    51a8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    nrf_gpio_cfg(
    51ac:	4803      	ldr	r0, [pc, #12]	; (51bc <nrfx_gpiote_pin_uninit+0x40>)
}
    51ae:	b002      	add	sp, #8
    51b0:	bd10      	pop	{r4, pc}
        return NRFX_ERROR_INVALID_PARAM;
    51b2:	4803      	ldr	r0, [pc, #12]	; (51c0 <nrfx_gpiote_pin_uninit+0x44>)
    51b4:	e7fb      	b.n	51ae <nrfx_gpiote_pin_uninit+0x32>
    51b6:	bf00      	nop
    51b8:	20000100 	.word	0x20000100
    51bc:	0bad0000 	.word	0x0bad0000
    51c0:	0bad0004 	.word	0x0bad0004

000051c4 <nrfx_gpiote_irq_handler>:
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    }
}

void nrfx_gpiote_irq_handler(void)
{
    51c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    51c8:	4b65      	ldr	r3, [pc, #404]	; (5360 <nrfx_gpiote_irq_handler+0x19c>)
    return p_reg->INTENSET & mask;
    51ca:	4866      	ldr	r0, [pc, #408]	; (5364 <nrfx_gpiote_irq_handler+0x1a0>)
    uint32_t i;
    nrf_gpiote_event_t event = NRF_GPIOTE_EVENT_IN_0;
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;

    /* collect status of all GPIOTE pin events. Processing is done once all are collected and cleared.*/
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    51cc:	4966      	ldr	r1, [pc, #408]	; (5368 <nrfx_gpiote_irq_handler+0x1a4>)
    uint32_t status = 0;
    51ce:	2500      	movs	r5, #0
{
    51d0:	b089      	sub	sp, #36	; 0x24
    uint32_t mask = (uint32_t)NRF_GPIOTE_INT_IN0_MASK;
    51d2:	2201      	movs	r2, #1
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    51d4:	462c      	mov	r4, r5
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    51d6:	681e      	ldr	r6, [r3, #0]
    {
        if (nrf_gpiote_event_check(NRF_GPIOTE, event) &&
    51d8:	b136      	cbz	r6, 51e8 <nrfx_gpiote_irq_handler+0x24>
    return p_reg->INTENSET & mask;
    51da:	f8d0 6304 	ldr.w	r6, [r0, #772]	; 0x304
    51de:	4216      	tst	r6, r2
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    51e0:	bf1e      	ittt	ne
    51e2:	601c      	strne	r4, [r3, #0]
    51e4:	681e      	ldrne	r6, [r3, #0]
            nrf_gpiote_int_enable_check(NRF_GPIOTE, mask))
        {
            nrf_gpiote_event_clear(NRF_GPIOTE, event);
            status |= mask;
    51e6:	4315      	orrne	r5, r2
        }
        mask <<= 1;
    51e8:	3304      	adds	r3, #4
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    51ea:	428b      	cmp	r3, r1
        mask <<= 1;
    51ec:	ea4f 0242 	mov.w	r2, r2, lsl #1
    for (i = 0; i < GPIOTE_CH_NUM; i++)
    51f0:	d1f1      	bne.n	51d6 <nrfx_gpiote_irq_handler+0x12>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    51f2:	4f5e      	ldr	r7, [pc, #376]	; (536c <nrfx_gpiote_irq_handler+0x1a8>)
    51f4:	683b      	ldr	r3, [r7, #0]
         * in ascending order. */
        event = (nrf_gpiote_event_t)((uint32_t)event + sizeof(uint32_t));
    }

    /* handle PORT event */
    if (nrf_gpiote_event_check(NRF_GPIOTE, NRF_GPIOTE_EVENT_PORT))
    51f6:	b37b      	cbz	r3, 5258 <nrfx_gpiote_irq_handler+0x94>
        *p_masks = gpio_regs[i]->LATCH;
    51f8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    51fc:	4e5c      	ldr	r6, [pc, #368]	; (5370 <nrfx_gpiote_irq_handler+0x1ac>)
    51fe:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    5202:	9206      	str	r2, [sp, #24]
        gpio_regs[i]->LATCH = *p_masks;
    5204:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    5208:	f8d6 3520 	ldr.w	r3, [r6, #1312]	; 0x520
    520c:	9307      	str	r3, [sp, #28]
        gpio_regs[i]->LATCH = *p_masks;
    520e:	f8c6 3520 	str.w	r3, [r6, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    5212:	9601      	str	r6, [sp, #4]
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    5214:	f10d 0918 	add.w	r9, sp, #24
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    5218:	f04f 0800 	mov.w	r8, #0
__STATIC_INLINE void nrf_bitmask_bit_clear(uint32_t bit, void * p_mask)
{
    uint8_t * p_mask8 = (uint8_t *)p_mask;
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    bit = BITMASK_RELBIT_GET(bit);
    p_mask8[byte_idx] &= ~(1 << bit);
    521c:	f04f 0b01 	mov.w	fp, #1
            while (latch[i])
    5220:	f8d9 3000 	ldr.w	r3, [r9]
    5224:	b9f3      	cbnz	r3, 5264 <nrfx_gpiote_irq_handler+0xa0>
        for (uint32_t i = 0; i < GPIO_COUNT; i++)
    5226:	f108 0820 	add.w	r8, r8, #32
    522a:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    522e:	f109 0904 	add.w	r9, r9, #4
    5232:	d1f5      	bne.n	5220 <nrfx_gpiote_irq_handler+0x5c>
    *((volatile uint32_t *)nrf_gpiote_event_address_get(p_reg, event)) = 0;
    5234:	603b      	str	r3, [r7, #0]
    5236:	683b      	ldr	r3, [r7, #0]
        gpio_regs[i]->LATCH = *p_masks;
    5238:	9901      	ldr	r1, [sp, #4]
        *p_masks = gpio_regs[i]->LATCH;
    523a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    523e:	f8d3 2520 	ldr.w	r2, [r3, #1312]	; 0x520
    5242:	9206      	str	r2, [sp, #24]
        gpio_regs[i]->LATCH = *p_masks;
    5244:	f8c3 2520 	str.w	r2, [r3, #1312]	; 0x520
        *p_masks = gpio_regs[i]->LATCH;
    5248:	9b01      	ldr	r3, [sp, #4]
    524a:	f8d3 3520 	ldr.w	r3, [r3, #1312]	; 0x520
    524e:	9307      	str	r3, [sp, #28]
        gpio_regs[i]->LATCH = *p_masks;
    5250:	f8c1 3520 	str.w	r3, [r1, #1312]	; 0x520
        if (latch[port_idx])
    5254:	4313      	orrs	r3, r2
    5256:	d1dd      	bne.n	5214 <nrfx_gpiote_irq_handler+0x50>
        mask &= ~NRFX_BIT(ch);
    5258:	2401      	movs	r4, #1
    while (mask)
    525a:	2d00      	cmp	r5, #0
    525c:	d168      	bne.n	5330 <nrfx_gpiote_irq_handler+0x16c>
        port_event_handle();
    }

    /* Process pin events. */
    gpiote_evt_handle(status);
}
    525e:	b009      	add	sp, #36	; 0x24
    5260:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
                uint32_t pin = NRF_CTZ(latch[i]);
    5264:	fa93 f3a3 	rbit	r3, r3
    5268:	fab3 f383 	clz	r3, r3
                pin += 32 * i;
    526c:	eb08 0603 	add.w	r6, r8, r3
                nrfx_gpiote_trigger_t trigger = PIN_FLAG_TRIG_MODE_GET(m_cb.pin_flags[pin]);
    5270:	f106 0208 	add.w	r2, r6, #8
    5274:	4b3f      	ldr	r3, [pc, #252]	; (5374 <nrfx_gpiote_irq_handler+0x1b0>)
    5276:	9605      	str	r6, [sp, #20]
    5278:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    527c:	f3c2 0382 	ubfx	r3, r2, #2, #3
    uint32_t byte_idx = BITMASK_BYTE_GET(bit);
    5280:	08f4      	lsrs	r4, r6, #3
    5282:	9302      	str	r3, [sp, #8]
    5284:	469a      	mov	sl, r3
    p_mask8[byte_idx] &= ~(1 << bit);
    5286:	ab06      	add	r3, sp, #24
    bit = BITMASK_RELBIT_GET(bit);
    5288:	f006 0007 	and.w	r0, r6, #7
    p_mask8[byte_idx] &= ~(1 << bit);
    528c:	fa0b fc00 	lsl.w	ip, fp, r0
    5290:	5d18      	ldrb	r0, [r3, r4]
    5292:	ea20 000c 	bic.w	r0, r0, ip
    5296:	5518      	strb	r0, [r3, r4]
    5298:	0891      	lsrs	r1, r2, #2
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    529a:	a805      	add	r0, sp, #20
    529c:	9103      	str	r1, [sp, #12]
    529e:	f7ff fd21 	bl	4ce4 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    52a2:	9c05      	ldr	r4, [sp, #20]
    if (is_level(trigger))
    52a4:	9903      	ldr	r1, [sp, #12]
    52a6:	f504 74e0 	add.w	r4, r4, #448	; 0x1c0
    52aa:	074b      	lsls	r3, r1, #29
    52ac:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
                                   GPIO_PIN_CNF_SENSE_Msk) >> GPIO_PIN_CNF_SENSE_Pos);
    52b0:	f3c4 4401 	ubfx	r4, r4, #16, #2
    52b4:	d523      	bpl.n	52fe <nrfx_gpiote_irq_handler+0x13a>
        call_handler(pin, trigger);
    52b6:	4651      	mov	r1, sl
    52b8:	4630      	mov	r0, r6
    52ba:	f7ff fc9b 	bl	4bf4 <call_handler>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    52be:	a805      	add	r0, sp, #20
    52c0:	9605      	str	r6, [sp, #20]
    52c2:	f7ff fd0f 	bl	4ce4 <nrf_gpio_pin_port_decode>
    return (nrf_gpio_pin_sense_t)((reg->PIN_CNF[pin_number] &
    52c6:	9a05      	ldr	r2, [sp, #20]
    52c8:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
    52cc:	b2e4      	uxtb	r4, r4
    52ce:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
        if (nrf_gpio_pin_sense_get(pin) == sense)
    52d2:	f3c2 4201 	ubfx	r2, r2, #16, #2
    52d6:	4294      	cmp	r4, r2
    52d8:	d107      	bne.n	52ea <nrfx_gpiote_irq_handler+0x126>
            nrf_gpio_cfg_sense_set(pin, NRF_GPIO_PIN_NOSENSE);
    52da:	2100      	movs	r1, #0
    52dc:	4630      	mov	r0, r6
    52de:	f004 fd70 	bl	9dc2 <nrf_gpio_cfg_sense_set>
            nrf_gpio_cfg_sense_set(pin, sense);
    52e2:	4621      	mov	r1, r4
    52e4:	4630      	mov	r0, r6
    52e6:	f004 fd6c 	bl	9dc2 <nrf_gpio_cfg_sense_set>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    52ea:	a805      	add	r0, sp, #20
    52ec:	9605      	str	r6, [sp, #20]
    52ee:	f7ff fcf9 	bl	4ce4 <nrf_gpio_pin_port_decode>
    reg->LATCH = (1 << pin_number);
    52f2:	9b05      	ldr	r3, [sp, #20]
    52f4:	fa0b f303 	lsl.w	r3, fp, r3
    52f8:	f8c0 3520 	str.w	r3, [r0, #1312]	; 0x520
    52fc:	e790      	b.n	5220 <nrfx_gpiote_irq_handler+0x5c>
                NRF_GPIO_PIN_SENSE_LOW : NRF_GPIO_PIN_SENSE_HIGH;
    52fe:	2c02      	cmp	r4, #2
        nrf_gpio_cfg_sense_set(pin, next_sense);
    5300:	bf0c      	ite	eq
    5302:	2103      	moveq	r1, #3
    5304:	2102      	movne	r1, #2
    5306:	4630      	mov	r0, r6
    5308:	f004 fd5b 	bl	9dc2 <nrf_gpio_cfg_sense_set>
        if ((trigger == NRFX_GPIOTE_TRIGGER_TOGGLE) ||
    530c:	9b02      	ldr	r3, [sp, #8]
    530e:	2b03      	cmp	r3, #3
    5310:	d004      	beq.n	531c <nrfx_gpiote_irq_handler+0x158>
    5312:	2c02      	cmp	r4, #2
    5314:	d107      	bne.n	5326 <nrfx_gpiote_irq_handler+0x162>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    5316:	f1ba 0f01 	cmp.w	sl, #1
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    531a:	d1e6      	bne.n	52ea <nrfx_gpiote_irq_handler+0x126>
            call_handler(pin, trigger);
    531c:	4651      	mov	r1, sl
    531e:	4630      	mov	r0, r6
    5320:	f7ff fc68 	bl	4bf4 <call_handler>
    5324:	e7e1      	b.n	52ea <nrfx_gpiote_irq_handler+0x126>
            (sense == NRF_GPIO_PIN_SENSE_HIGH && trigger == NRFX_GPIOTE_TRIGGER_LOTOHI) ||
    5326:	2c03      	cmp	r4, #3
    5328:	d1df      	bne.n	52ea <nrfx_gpiote_irq_handler+0x126>
            (sense == NRF_GPIO_PIN_SENSE_LOW && trigger == NRFX_GPIOTE_TRIGGER_HITOLO))
    532a:	f1ba 0f02 	cmp.w	sl, #2
    532e:	e7f4      	b.n	531a <nrfx_gpiote_irq_handler+0x156>
        uint32_t ch = NRF_CTZ(mask);
    5330:	fa95 f3a5 	rbit	r3, r5
    5334:	fab3 f383 	clz	r3, r3
        mask &= ~NRFX_BIT(ch);
    5338:	fa04 f203 	lsl.w	r2, r4, r3
    533c:	009b      	lsls	r3, r3, #2
    533e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
    5342:	f503 43c0 	add.w	r3, r3, #24576	; 0x6000
    5346:	ea25 0502 	bic.w	r5, r5, r2
    return ((p_reg->CONFIG[idx] & GPIOTE_CONFIG_PORT_PIN_Msk) >> GPIOTE_CONFIG_PSEL_Pos);
    534a:	f8d3 0510 	ldr.w	r0, [r3, #1296]	; 0x510
    return (nrf_gpiote_polarity_t)((p_reg->CONFIG[idx] & GPIOTE_CONFIG_POLARITY_Msk) >>
    534e:	f8d3 1510 	ldr.w	r1, [r3, #1296]	; 0x510
        call_handler(pin, gpiote_polarity_to_trigger(polarity));
    5352:	f3c0 2005 	ubfx	r0, r0, #8, #6
    5356:	f3c1 4101 	ubfx	r1, r1, #16, #2
    535a:	f7ff fc4b 	bl	4bf4 <call_handler>
    535e:	e77c      	b.n	525a <nrfx_gpiote_irq_handler+0x96>
    5360:	40006100 	.word	0x40006100
    5364:	40006000 	.word	0x40006000
    5368:	40006120 	.word	0x40006120
    536c:	4000617c 	.word	0x4000617c
    5370:	50000300 	.word	0x50000300
    5374:	20000100 	.word	0x20000100

00005378 <nrfx_ppi_channel_alloc>:
    nrfx_flag32_init(&m_groups_allocated, NRFX_PPI_ALL_APP_GROUPS_MASK);
}


nrfx_err_t nrfx_ppi_channel_alloc(nrf_ppi_channel_t * p_channel)
{
    5378:	4601      	mov	r1, r0
    return nrfx_flag32_alloc(&m_channels_allocated, (uint8_t *)p_channel);
    537a:	4801      	ldr	r0, [pc, #4]	; (5380 <nrfx_ppi_channel_alloc+0x8>)
    537c:	f7ff bbe6 	b.w	4b4c <nrfx_flag32_alloc>
    5380:	2000017c 	.word	0x2000017c

00005384 <nrf_pwm_sequence_set>:
}

NRF_STATIC_INLINE void nrf_pwm_sequence_set(NRF_PWM_Type *             p_reg,
                                            uint8_t                    seq_id,
                                            nrf_pwm_sequence_t const * p_seq)
{
    5384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5388:	4604      	mov	r4, r0
    538a:	460e      	mov	r6, r1
    NRFX_ASSERT(p_seq != NULL);
    538c:	4615      	mov	r5, r2
    538e:	b95a      	cbnz	r2, 53a8 <nrf_pwm_sequence_set+0x24>
    5390:	4932      	ldr	r1, [pc, #200]	; (545c <nrf_pwm_sequence_set+0xd8>)
    5392:	4833      	ldr	r0, [pc, #204]	; (5460 <nrf_pwm_sequence_set+0xdc>)
    5394:	4a33      	ldr	r2, [pc, #204]	; (5464 <nrf_pwm_sequence_set+0xe0>)
    5396:	f240 23a7 	movw	r3, #679	; 0x2a7
    539a:	f004 fa24 	bl	97e6 <printk>
    539e:	4831      	ldr	r0, [pc, #196]	; (5464 <nrf_pwm_sequence_set+0xe0>)
    53a0:	f240 21a7 	movw	r1, #679	; 0x2a7
    53a4:	f004 f830 	bl	9408 <assert_post_action>

    nrf_pwm_seq_ptr_set(      p_reg, seq_id, p_seq->values.p_raw);
    53a8:	682f      	ldr	r7, [r5, #0]
NRF_STATIC_INLINE void nrf_pwm_seq_ptr_set(NRF_PWM_Type *   p_reg,
                                           uint8_t          seq_id,
                                           uint16_t const * p_values)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(p_values != NULL);
    53aa:	b95f      	cbnz	r7, 53c4 <nrf_pwm_sequence_set+0x40>
    53ac:	492e      	ldr	r1, [pc, #184]	; (5468 <nrf_pwm_sequence_set+0xe4>)
    53ae:	482c      	ldr	r0, [pc, #176]	; (5460 <nrf_pwm_sequence_set+0xdc>)
    53b0:	4a2c      	ldr	r2, [pc, #176]	; (5464 <nrf_pwm_sequence_set+0xe0>)
    53b2:	f44f 732d 	mov.w	r3, #692	; 0x2b4
    53b6:	f004 fa16 	bl	97e6 <printk>
    53ba:	482a      	ldr	r0, [pc, #168]	; (5464 <nrf_pwm_sequence_set+0xe0>)
    53bc:	f44f 712d 	mov.w	r1, #692	; 0x2b4
    53c0:	f004 f822 	bl	9408 <assert_post_action>
    p_reg->SEQ[seq_id].PTR = (uint32_t)p_values;
    53c4:	eb04 1846 	add.w	r8, r4, r6, lsl #5
    53c8:	f8c8 7520 	str.w	r7, [r8, #1312]	; 0x520
    nrf_pwm_seq_cnt_set(      p_reg, seq_id, p_seq->length);
    53cc:	88af      	ldrh	r7, [r5, #4]
NRF_STATIC_INLINE void nrf_pwm_seq_cnt_set(NRF_PWM_Type * p_reg,
                                           uint8_t        seq_id,
                                           uint16_t       length)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(length != 0);
    53ce:	2f00      	cmp	r7, #0
    53d0:	d138      	bne.n	5444 <nrf_pwm_sequence_set+0xc0>
    53d2:	4926      	ldr	r1, [pc, #152]	; (546c <nrf_pwm_sequence_set+0xe8>)
    53d4:	4a23      	ldr	r2, [pc, #140]	; (5464 <nrf_pwm_sequence_set+0xe0>)
    53d6:	4822      	ldr	r0, [pc, #136]	; (5460 <nrf_pwm_sequence_set+0xdc>)
    53d8:	f240 23bd 	movw	r3, #701	; 0x2bd
    53dc:	f004 fa03 	bl	97e6 <printk>
    53e0:	f240 21bd 	movw	r1, #701	; 0x2bd
    NRFX_ASSERT(length <= PWM_SEQ_CNT_CNT_Msk);
    53e4:	481f      	ldr	r0, [pc, #124]	; (5464 <nrf_pwm_sequence_set+0xe0>)
    53e6:	f004 f80f 	bl	9408 <assert_post_action>
    p_reg->SEQ[seq_id].CNT = length;
    53ea:	f8c8 7524 	str.w	r7, [r8, #1316]	; 0x524
    nrf_pwm_seq_refresh_set(  p_reg, seq_id, p_seq->repeats);
    53ee:	68af      	ldr	r7, [r5, #8]
NRF_STATIC_INLINE void nrf_pwm_seq_refresh_set(NRF_PWM_Type * p_reg,
                                               uint8_t        seq_id,
                                               uint32_t       refresh)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(refresh <= PWM_SEQ_REFRESH_CNT_Msk);
    53f0:	f1b7 7f80 	cmp.w	r7, #16777216	; 0x1000000
    53f4:	d30b      	bcc.n	540e <nrf_pwm_sequence_set+0x8a>
    53f6:	491e      	ldr	r1, [pc, #120]	; (5470 <nrf_pwm_sequence_set+0xec>)
    53f8:	4819      	ldr	r0, [pc, #100]	; (5460 <nrf_pwm_sequence_set+0xdc>)
    53fa:	4a1a      	ldr	r2, [pc, #104]	; (5464 <nrf_pwm_sequence_set+0xe0>)
    53fc:	f240 23c7 	movw	r3, #711	; 0x2c7
    5400:	f004 f9f1 	bl	97e6 <printk>
    5404:	4817      	ldr	r0, [pc, #92]	; (5464 <nrf_pwm_sequence_set+0xe0>)
    5406:	f240 21c7 	movw	r1, #711	; 0x2c7
    540a:	f003 fffd 	bl	9408 <assert_post_action>
    nrf_pwm_seq_end_delay_set(p_reg, seq_id, p_seq->end_delay);
    540e:	68ed      	ldr	r5, [r5, #12]
    p_reg->SEQ[seq_id].REFRESH  = refresh;
    5410:	ea4f 1846 	mov.w	r8, r6, lsl #5
    5414:	eb04 1646 	add.w	r6, r4, r6, lsl #5
NRF_STATIC_INLINE void nrf_pwm_seq_end_delay_set(NRF_PWM_Type * p_reg,
                                                 uint8_t        seq_id,
                                                 uint32_t       end_delay)
{
    NRFX_ASSERT(seq_id <= 1);
    NRFX_ASSERT(end_delay <= PWM_SEQ_ENDDELAY_CNT_Msk);
    5418:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    p_reg->SEQ[seq_id].REFRESH  = refresh;
    541c:	f8c6 7528 	str.w	r7, [r6, #1320]	; 0x528
    NRFX_ASSERT(end_delay <= PWM_SEQ_ENDDELAY_CNT_Msk);
    5420:	d30b      	bcc.n	543a <nrf_pwm_sequence_set+0xb6>
    5422:	4914      	ldr	r1, [pc, #80]	; (5474 <nrf_pwm_sequence_set+0xf0>)
    5424:	480e      	ldr	r0, [pc, #56]	; (5460 <nrf_pwm_sequence_set+0xdc>)
    5426:	4a0f      	ldr	r2, [pc, #60]	; (5464 <nrf_pwm_sequence_set+0xe0>)
    5428:	f44f 7334 	mov.w	r3, #720	; 0x2d0
    542c:	f004 f9db 	bl	97e6 <printk>
    5430:	480c      	ldr	r0, [pc, #48]	; (5464 <nrf_pwm_sequence_set+0xe0>)
    5432:	f44f 7134 	mov.w	r1, #720	; 0x2d0
    5436:	f003 ffe7 	bl	9408 <assert_post_action>
    p_reg->SEQ[seq_id].ENDDELAY = end_delay;
    543a:	4444      	add	r4, r8
    543c:	f8c4 552c 	str.w	r5, [r4, #1324]	; 0x52c
}
    5440:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    NRFX_ASSERT(length <= PWM_SEQ_CNT_CNT_Msk);
    5444:	043b      	lsls	r3, r7, #16
    5446:	d5d0      	bpl.n	53ea <nrf_pwm_sequence_set+0x66>
    5448:	490b      	ldr	r1, [pc, #44]	; (5478 <nrf_pwm_sequence_set+0xf4>)
    544a:	4a06      	ldr	r2, [pc, #24]	; (5464 <nrf_pwm_sequence_set+0xe0>)
    544c:	4804      	ldr	r0, [pc, #16]	; (5460 <nrf_pwm_sequence_set+0xdc>)
    544e:	f240 23be 	movw	r3, #702	; 0x2be
    5452:	f004 f9c8 	bl	97e6 <printk>
    5456:	f240 21be 	movw	r1, #702	; 0x2be
    545a:	e7c3      	b.n	53e4 <nrf_pwm_sequence_set+0x60>
    545c:	0000b0cc 	.word	0x0000b0cc
    5460:	0000a76d 	.word	0x0000a76d
    5464:	0000b09a 	.word	0x0000b09a
    5468:	0000b0e1 	.word	0x0000b0e1
    546c:	0000b0f9 	.word	0x0000b0f9
    5470:	0000b123 	.word	0x0000b123
    5474:	0000b144 	.word	0x0000b144
    5478:	0000b105 	.word	0x0000b105

0000547c <nrf_gpio_pin_port_decode>:
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    547c:	6802      	ldr	r2, [r0, #0]
    switch (port)
    547e:	0953      	lsrs	r3, r2, #5
{
    5480:	b510      	push	{r4, lr}
    5482:	4604      	mov	r4, r0
    switch (port)
    5484:	d02c      	beq.n	54e0 <nrf_gpio_pin_port_decode+0x64>
    5486:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    5488:	f64f 73ff 	movw	r3, #65535	; 0xffff
    548c:	bf18      	it	ne
    548e:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    5490:	f002 021f 	and.w	r2, r2, #31
    return (mask & (1UL << pin_number)) ? true : false;
    5494:	40d3      	lsrs	r3, r2
    NRFX_ASSERT(nrf_gpio_pin_present_check(*p_pin));
    5496:	07db      	lsls	r3, r3, #31
    5498:	d40b      	bmi.n	54b2 <nrf_gpio_pin_port_decode+0x36>
    549a:	4914      	ldr	r1, [pc, #80]	; (54ec <nrf_gpio_pin_port_decode+0x70>)
    549c:	4814      	ldr	r0, [pc, #80]	; (54f0 <nrf_gpio_pin_port_decode+0x74>)
    549e:	4a15      	ldr	r2, [pc, #84]	; (54f4 <nrf_gpio_pin_port_decode+0x78>)
    54a0:	f240 2329 	movw	r3, #553	; 0x229
    54a4:	f004 f99f 	bl	97e6 <printk>
    54a8:	4812      	ldr	r0, [pc, #72]	; (54f4 <nrf_gpio_pin_port_decode+0x78>)
    54aa:	f240 2129 	movw	r1, #553	; 0x229
    54ae:	f003 ffab 	bl	9408 <assert_post_action>
    uint32_t pin_number = *p_pin;
    54b2:	6823      	ldr	r3, [r4, #0]
    *p_pin = pin_number & 0x1F;
    54b4:	f003 021f 	and.w	r2, r3, #31
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    54b8:	095b      	lsrs	r3, r3, #5
    *p_pin = pin_number & 0x1F;
    54ba:	6022      	str	r2, [r4, #0]
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    54bc:	d00d      	beq.n	54da <nrf_gpio_pin_port_decode+0x5e>
    54be:	2b01      	cmp	r3, #1
    54c0:	d011      	beq.n	54e6 <nrf_gpio_pin_port_decode+0x6a>
            NRFX_ASSERT(0);
    54c2:	490d      	ldr	r1, [pc, #52]	; (54f8 <nrf_gpio_pin_port_decode+0x7c>)
    54c4:	480a      	ldr	r0, [pc, #40]	; (54f0 <nrf_gpio_pin_port_decode+0x74>)
    54c6:	4a0b      	ldr	r2, [pc, #44]	; (54f4 <nrf_gpio_pin_port_decode+0x78>)
    54c8:	f240 232e 	movw	r3, #558	; 0x22e
    54cc:	f004 f98b 	bl	97e6 <printk>
    54d0:	4808      	ldr	r0, [pc, #32]	; (54f4 <nrf_gpio_pin_port_decode+0x78>)
    54d2:	f240 212e 	movw	r1, #558	; 0x22e
    54d6:	f003 ff97 	bl	9408 <assert_post_action>
    switch (nrf_gpio_pin_port_number_extract(p_pin))
    54da:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
}
    54de:	bd10      	pop	{r4, pc}
    switch (port)
    54e0:	f04f 33ff 	mov.w	r3, #4294967295
    54e4:	e7d4      	b.n	5490 <nrf_gpio_pin_port_decode+0x14>
        case 1: return NRF_P1;
    54e6:	4805      	ldr	r0, [pc, #20]	; (54fc <nrf_gpio_pin_port_decode+0x80>)
    54e8:	e7f9      	b.n	54de <nrf_gpio_pin_port_decode+0x62>
    54ea:	bf00      	nop
    54ec:	0000af1c 	.word	0x0000af1c
    54f0:	0000a76d 	.word	0x0000a76d
    54f4:	0000aee9 	.word	0x0000aee9
    54f8:	0000b103 	.word	0x0000b103
    54fc:	50000300 	.word	0x50000300

00005500 <nrfx_pwm_init>:

nrfx_err_t nrfx_pwm_init(nrfx_pwm_t const *        p_instance,
                         nrfx_pwm_config_t const * p_config,
                         nrfx_pwm_handler_t        handler,
                         void *                    p_context)
{
    5500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5504:	4606      	mov	r6, r0
    5506:	b087      	sub	sp, #28
    5508:	4691      	mov	r9, r2
    550a:	4698      	mov	r8, r3
    NRFX_ASSERT(p_config);
    550c:	460c      	mov	r4, r1
    550e:	b949      	cbnz	r1, 5524 <nrfx_pwm_init+0x24>
    5510:	4959      	ldr	r1, [pc, #356]	; (5678 <nrfx_pwm_init+0x178>)
    5512:	485a      	ldr	r0, [pc, #360]	; (567c <nrfx_pwm_init+0x17c>)
    5514:	4a5a      	ldr	r2, [pc, #360]	; (5680 <nrfx_pwm_init+0x180>)
    5516:	238c      	movs	r3, #140	; 0x8c
    5518:	f004 f965 	bl	97e6 <printk>
    551c:	4858      	ldr	r0, [pc, #352]	; (5680 <nrfx_pwm_init+0x180>)
    551e:	218c      	movs	r1, #140	; 0x8c
    5520:	f003 ff72 	bl	9408 <assert_post_action>

    nrfx_err_t err_code;

    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    5524:	7937      	ldrb	r7, [r6, #4]

    if (p_cb->state != NRFX_DRV_STATE_UNINITIALIZED)
    5526:	4d57      	ldr	r5, [pc, #348]	; (5684 <nrfx_pwm_init+0x184>)
    5528:	210c      	movs	r1, #12
    552a:	4379      	muls	r1, r7
    552c:	186b      	adds	r3, r5, r1
    552e:	7a1a      	ldrb	r2, [r3, #8]
    5530:	2a00      	cmp	r2, #0
    5532:	f040 809f 	bne.w	5674 <nrfx_pwm_init+0x174>
        return err_code;
    }

    p_cb->handler = handler;
    p_cb->p_context = p_context;
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    5536:	7b22      	ldrb	r2, [r4, #12]
    p_cb->handler = handler;
    5538:	f845 9001 	str.w	r9, [r5, r1]
    p_cb->p_context = p_context;
    553c:	f8c3 8004 	str.w	r8, [r3, #4]
    p_cb->skip_gpio_cfg = p_config->skip_gpio_cfg;
    5540:	729a      	strb	r2, [r3, #10]
    if (p_config->skip_gpio_cfg && p_config->skip_psel_cfg)
    5542:	2a00      	cmp	r2, #0
    5544:	d04d      	beq.n	55e2 <nrfx_pwm_init+0xe2>
    5546:	7b63      	ldrb	r3, [r4, #13]
    5548:	2b00      	cmp	r3, #0
    554a:	d04a      	beq.n	55e2 <nrfx_pwm_init+0xe2>

    configure_pins(p_instance, p_config);

    nrf_pwm_enable(p_instance->p_registers);
    554c:	f8d6 8000 	ldr.w	r8, [r6]
    nrf_pwm_configure(p_instance->p_registers,
    5550:	f8b4 9008 	ldrh.w	r9, [r4, #8]
    p_reg->ENABLE = (PWM_ENABLE_ENABLE_Enabled << PWM_ENABLE_ENABLE_Pos);
    5554:	2301      	movs	r3, #1
    5556:	f8c8 3500 	str.w	r3, [r8, #1280]	; 0x500
    NRFX_ASSERT(top_value <= PWM_COUNTERTOP_COUNTERTOP_Msk);
    555a:	f9b4 3008 	ldrsh.w	r3, [r4, #8]
    555e:	f894 b005 	ldrb.w	fp, [r4, #5]
    5562:	f894 a006 	ldrb.w	sl, [r4, #6]
    5566:	2b00      	cmp	r3, #0
    5568:	da0b      	bge.n	5582 <nrfx_pwm_init+0x82>
    556a:	4947      	ldr	r1, [pc, #284]	; (5688 <nrfx_pwm_init+0x188>)
    556c:	4843      	ldr	r0, [pc, #268]	; (567c <nrfx_pwm_init+0x17c>)
    556e:	4a47      	ldr	r2, [pc, #284]	; (568c <nrfx_pwm_init+0x18c>)
    5570:	f44f 7327 	mov.w	r3, #668	; 0x29c
    5574:	f004 f937 	bl	97e6 <printk>
    5578:	4844      	ldr	r0, [pc, #272]	; (568c <nrfx_pwm_init+0x18c>)
    557a:	f44f 7127 	mov.w	r1, #668	; 0x29c
    557e:	f003 ff43 	bl	9408 <assert_post_action>
    p_reg->PRESCALER  = base_clock;
    5582:	f8c8 b50c 	str.w	fp, [r8, #1292]	; 0x50c
        p_config->base_clock, p_config->count_mode, p_config->top_value);
    nrf_pwm_decoder_set(p_instance->p_registers,
    5586:	6830      	ldr	r0, [r6, #0]
    p_reg->MODE       = mode;
    5588:	f8c8 a504 	str.w	sl, [r8, #1284]	; 0x504
    p_reg->COUNTERTOP = top_value;
    558c:	f8c8 9508 	str.w	r9, [r8, #1288]	; 0x508

NRF_STATIC_INLINE void nrf_pwm_decoder_set(NRF_PWM_Type *     p_reg,
                                           nrf_pwm_dec_load_t dec_load,
                                           nrf_pwm_dec_step_t dec_step)
{
    p_reg->DECODER = ((uint32_t)dec_load << PWM_DECODER_LOAD_Pos) |
    5590:	8963      	ldrh	r3, [r4, #10]
    5592:	f8c0 3510 	str.w	r3, [r0, #1296]	; 0x510
    p_reg->SHORTS = mask;
    5596:	2300      	movs	r3, #0
    5598:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
    p_reg->INTEN = mask;
    559c:	f8c0 3300 	str.w	r3, [r0, #768]	; 0x300
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    55a0:	f8c0 311c 	str.w	r3, [r0, #284]	; 0x11c
    55a4:	f8d0 211c 	ldr.w	r2, [r0, #284]	; 0x11c
    55a8:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
    55ac:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
    55b0:	f8c0 3114 	str.w	r3, [r0, #276]	; 0x114
    55b4:	f8d0 2114 	ldr.w	r2, [r0, #276]	; 0x114
    55b8:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
    55bc:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
    // handler is not used.
#if defined(USE_DMA_ISSUE_WORKAROUND)
    NRFX_IRQ_PRIORITY_SET(DMA_ISSUE_EGU_IRQn, p_config->irq_priority);
    NRFX_IRQ_ENABLE(DMA_ISSUE_EGU_IRQn);
#else
    if (p_cb->handler)
    55c0:	230c      	movs	r3, #12
    55c2:	437b      	muls	r3, r7
    55c4:	58eb      	ldr	r3, [r5, r3]
    55c6:	b11b      	cbz	r3, 55d0 <nrfx_pwm_init+0xd0>
#endif
    {
        NRFX_IRQ_PRIORITY_SET(nrfx_get_irq_number(p_instance->p_registers),
            p_config->irq_priority);
        NRFX_IRQ_ENABLE(nrfx_get_irq_number(p_instance->p_registers));
    55c8:	f340 3007 	sbfx	r0, r0, #12, #8
    55cc:	f7fd f9c0 	bl	2950 <arch_irq_enable>
    }

    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    55d0:	230c      	movs	r3, #12
    55d2:	fb03 5507 	mla	r5, r3, r7, r5

    err_code = NRFX_SUCCESS;
    NRFX_LOG_INFO("Function: %s, error code: %s.", __func__, NRFX_LOG_ERROR_STRING_GET(err_code));
    return err_code;
    55d6:	482e      	ldr	r0, [pc, #184]	; (5690 <nrfx_pwm_init+0x190>)
    p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    55d8:	2301      	movs	r3, #1
    55da:	722b      	strb	r3, [r5, #8]
}
    55dc:	b007      	add	sp, #28
    55de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    55e2:	f104 39ff 	add.w	r9, r4, #4294967295
    55e6:	f10d 0808 	add.w	r8, sp, #8
    55ea:	f104 0a03 	add.w	sl, r4, #3
        uint8_t output_pin = p_config->output_pins[i];
    55ee:	f819 2f01 	ldrb.w	r2, [r9, #1]!
        if (output_pin != NRFX_PWM_PIN_NOT_USED)
    55f2:	2aff      	cmp	r2, #255	; 0xff
    55f4:	d039      	beq.n	566a <nrfx_pwm_init+0x16a>
            if (!p_config->skip_gpio_cfg)
    55f6:	7b21      	ldrb	r1, [r4, #12]
            out_pins[i]   = output_pin & ~NRFX_PWM_PIN_INVERTED;
    55f8:	f022 0b80 	bic.w	fp, r2, #128	; 0x80
    55fc:	f8c8 b000 	str.w	fp, [r8]
            if (!p_config->skip_gpio_cfg)
    5600:	b9b1      	cbnz	r1, 5630 <nrfx_pwm_init+0x130>
    if (value == 0)
    5602:	0613      	lsls	r3, r2, #24
    5604:	f8cd b004 	str.w	fp, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    5608:	a801      	add	r0, sp, #4
    if (value == 0)
    560a:	d426      	bmi.n	565a <nrfx_pwm_init+0x15a>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    560c:	f7ff ff36 	bl	547c <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    5610:	9901      	ldr	r1, [sp, #4]
    5612:	2201      	movs	r2, #1
    5614:	408a      	lsls	r2, r1
    p_reg->OUTCLR = clr_mask;
    5616:	f8c0 250c 	str.w	r2, [r0, #1292]	; 0x50c
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    561a:	a801      	add	r0, sp, #4
    561c:	f8cd b004 	str.w	fp, [sp, #4]
    5620:	f7ff ff2c 	bl	547c <nrf_gpio_pin_port_decode>
    reg->PIN_CNF[pin_number] = cnf;
    5624:	9b01      	ldr	r3, [sp, #4]
    5626:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
    562a:	2203      	movs	r2, #3
    562c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
    5630:	45d1      	cmp	r9, sl
    5632:	f108 0804 	add.w	r8, r8, #4
    5636:	d1da      	bne.n	55ee <nrfx_pwm_init+0xee>
    if (!p_config->skip_psel_cfg)
    5638:	7b63      	ldrb	r3, [r4, #13]
    563a:	2b00      	cmp	r3, #0
    563c:	d186      	bne.n	554c <nrfx_pwm_init+0x4c>
    563e:	6833      	ldr	r3, [r6, #0]
        p_reg->PSEL.OUT[i] = out_pins[i];
    5640:	9a02      	ldr	r2, [sp, #8]
    5642:	f8c3 2560 	str.w	r2, [r3, #1376]	; 0x560
    5646:	9a03      	ldr	r2, [sp, #12]
    5648:	f8c3 2564 	str.w	r2, [r3, #1380]	; 0x564
    564c:	9a04      	ldr	r2, [sp, #16]
    564e:	f8c3 2568 	str.w	r2, [r3, #1384]	; 0x568
    5652:	9a05      	ldr	r2, [sp, #20]
    5654:	f8c3 256c 	str.w	r2, [r3, #1388]	; 0x56c
    for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i)
    5658:	e778      	b.n	554c <nrfx_pwm_init+0x4c>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    565a:	f7ff ff0f 	bl	547c <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    565e:	9901      	ldr	r1, [sp, #4]
    5660:	2201      	movs	r2, #1
    5662:	408a      	lsls	r2, r1
    p_reg->OUTSET = set_mask;
    5664:	f8c0 2508 	str.w	r2, [r0, #1288]	; 0x508
    5668:	e7d7      	b.n	561a <nrfx_pwm_init+0x11a>
            out_pins[i] = NRF_PWM_PIN_NOT_CONNECTED;
    566a:	f04f 33ff 	mov.w	r3, #4294967295
    566e:	f8c8 3000 	str.w	r3, [r8]
    5672:	e7dd      	b.n	5630 <nrfx_pwm_init+0x130>
        return err_code;
    5674:	4807      	ldr	r0, [pc, #28]	; (5694 <nrfx_pwm_init+0x194>)
    5676:	e7b1      	b.n	55dc <nrfx_pwm_init+0xdc>
    5678:	0000b1a2 	.word	0x0000b1a2
    567c:	0000a76d 	.word	0x0000a76d
    5680:	0000b167 	.word	0x0000b167
    5684:	20000bfc 	.word	0x20000bfc
    5688:	0000b1ab 	.word	0x0000b1ab
    568c:	0000b09a 	.word	0x0000b09a
    5690:	0bad0000 	.word	0x0bad0000
    5694:	0bad0005 	.word	0x0bad0005

00005698 <nrfx_pwm_simple_playback>:

uint32_t nrfx_pwm_simple_playback(nrfx_pwm_t const *         p_instance,
                                  nrf_pwm_sequence_t const * p_sequence,
                                  uint16_t                   playback_count,
                                  uint32_t                   flags)
{
    5698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    569c:	4698      	mov	r8, r3
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    569e:	7903      	ldrb	r3, [r0, #4]
{
    56a0:	4614      	mov	r4, r2
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    56a2:	4a31      	ldr	r2, [pc, #196]	; (5768 <nrfx_pwm_simple_playback+0xd0>)
{
    56a4:	460e      	mov	r6, r1
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    56a6:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    56aa:	eb02 0781 	add.w	r7, r2, r1, lsl #2
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    56ae:	210c      	movs	r1, #12
    56b0:	fb01 2303 	mla	r3, r1, r3, r2
{
    56b4:	4605      	mov	r5, r0
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    56b6:	7a1b      	ldrb	r3, [r3, #8]
    56b8:	b95b      	cbnz	r3, 56d2 <nrfx_pwm_simple_playback+0x3a>
    56ba:	492c      	ldr	r1, [pc, #176]	; (576c <nrfx_pwm_simple_playback+0xd4>)
    56bc:	482c      	ldr	r0, [pc, #176]	; (5770 <nrfx_pwm_simple_playback+0xd8>)
    56be:	4a2d      	ldr	r2, [pc, #180]	; (5774 <nrfx_pwm_simple_playback+0xdc>)
    56c0:	f44f 7396 	mov.w	r3, #300	; 0x12c
    56c4:	f004 f88f 	bl	97e6 <printk>
    56c8:	482a      	ldr	r0, [pc, #168]	; (5774 <nrfx_pwm_simple_playback+0xdc>)
    56ca:	f44f 7196 	mov.w	r1, #300	; 0x12c
    56ce:	f003 fe9b 	bl	9408 <assert_post_action>
    NRFX_ASSERT(playback_count > 0);
    56d2:	b95c      	cbnz	r4, 56ec <nrfx_pwm_simple_playback+0x54>
    56d4:	4928      	ldr	r1, [pc, #160]	; (5778 <nrfx_pwm_simple_playback+0xe0>)
    56d6:	4826      	ldr	r0, [pc, #152]	; (5770 <nrfx_pwm_simple_playback+0xd8>)
    56d8:	4a26      	ldr	r2, [pc, #152]	; (5774 <nrfx_pwm_simple_playback+0xdc>)
    56da:	f240 132d 	movw	r3, #301	; 0x12d
    56de:	f004 f882 	bl	97e6 <printk>
    56e2:	4824      	ldr	r0, [pc, #144]	; (5774 <nrfx_pwm_simple_playback+0xdc>)
    56e4:	f240 112d 	movw	r1, #301	; 0x12d
    56e8:	f003 fe8e 	bl	9408 <assert_post_action>

#ifndef NRF_DECLARE_ONLY

NRF_STATIC_INLINE bool nrfx_is_in_ram(void const * p_object)
{
    return ((((uint32_t)p_object) & 0xE0000000u) == 0x20000000u);
    56ec:	6833      	ldr	r3, [r6, #0]
    56ee:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
    NRFX_ASSERT(nrfx_is_in_ram(p_sequence->values.p_raw));
    56f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    56f6:	d00b      	beq.n	5710 <nrfx_pwm_simple_playback+0x78>
    56f8:	4920      	ldr	r1, [pc, #128]	; (577c <nrfx_pwm_simple_playback+0xe4>)
    56fa:	481d      	ldr	r0, [pc, #116]	; (5770 <nrfx_pwm_simple_playback+0xd8>)
    56fc:	4a1d      	ldr	r2, [pc, #116]	; (5774 <nrfx_pwm_simple_playback+0xdc>)
    56fe:	f44f 7397 	mov.w	r3, #302	; 0x12e
    5702:	f004 f870 	bl	97e6 <printk>
    5706:	481b      	ldr	r0, [pc, #108]	; (5774 <nrfx_pwm_simple_playback+0xdc>)
    5708:	f44f 7197 	mov.w	r1, #302	; 0x12e
    570c:	f003 fe7c 	bl	9408 <assert_post_action>

    // To take advantage of the looping mechanism, we need to use both sequences
    // (single sequence can be played back only once).
    nrf_pwm_sequence_set(p_instance->p_registers, 0, p_sequence);
    5710:	6828      	ldr	r0, [r5, #0]
    5712:	4632      	mov	r2, r6
    5714:	2100      	movs	r1, #0
    5716:	f7ff fe35 	bl	5384 <nrf_pwm_sequence_set>
    nrf_pwm_sequence_set(p_instance->p_registers, 1, p_sequence);
    571a:	6828      	ldr	r0, [r5, #0]
    571c:	4632      	mov	r2, r6
    571e:	2101      	movs	r1, #1
    5720:	f7ff fe30 	bl	5384 <nrf_pwm_sequence_set>
    bool odd = (playback_count & 1);
    nrf_pwm_loop_set(p_instance->p_registers,
    5724:	6828      	ldr	r0, [r5, #0]
    5726:	f004 0301 	and.w	r3, r4, #1
}

NRF_STATIC_INLINE void nrf_pwm_loop_set(NRF_PWM_Type * p_reg,
                                        uint16_t       loop_count)
{
    p_reg->LOOP = loop_count;
    572a:	eb03 0454 	add.w	r4, r3, r4, lsr #1
        (playback_count / 2) + (odd ? 1 : 0));

    uint32_t shorts_mask;
    if (flags & NRFX_PWM_FLAG_STOP)
    572e:	f018 0f01 	tst.w	r8, #1
    5732:	f8c0 4514 	str.w	r4, [r0, #1300]	; 0x514
    5736:	d114      	bne.n	5762 <nrfx_pwm_simple_playback+0xca>
    {
        shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
    }
    else if (flags & NRFX_PWM_FLAG_LOOP)
    5738:	f018 0202 	ands.w	r2, r8, #2
    573c:	d003      	beq.n	5746 <nrfx_pwm_simple_playback+0xae>
    {
        shorts_mask = odd ? NRF_PWM_SHORT_LOOPSDONE_SEQSTART1_MASK
                          : NRF_PWM_SHORT_LOOPSDONE_SEQSTART0_MASK;
    573e:	2b00      	cmp	r3, #0
    5740:	bf14      	ite	ne
    5742:	2208      	movne	r2, #8
    5744:	2204      	moveq	r2, #4
                  __func__,
                  p_sequence->length);
    NRFX_LOG_DEBUG("Sequence data:");
    NRFX_LOG_HEXDUMP_DEBUG((uint8_t *)p_sequence->values.p_raw,
                           p_sequence->length * sizeof(uint16_t));
    return start_playback(p_instance, p_cb, flags,
    5746:	2b00      	cmp	r3, #0
    p_reg->SHORTS = mask;
    5748:	f8c0 2200 	str.w	r2, [r0, #512]	; 0x200
    574c:	4639      	mov	r1, r7
    574e:	fa5f f288 	uxtb.w	r2, r8
    5752:	bf18      	it	ne
    5754:	230c      	movne	r3, #12
        odd ? NRF_PWM_TASK_SEQSTART1 : NRF_PWM_TASK_SEQSTART0);
}
    5756:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    return start_playback(p_instance, p_cb, flags,
    575a:	bf08      	it	eq
    575c:	2308      	moveq	r3, #8
    575e:	f004 bb3f 	b.w	9de0 <start_playback.isra.0>
        shorts_mask = NRF_PWM_SHORT_LOOPSDONE_STOP_MASK;
    5762:	2210      	movs	r2, #16
    5764:	e7ef      	b.n	5746 <nrfx_pwm_simple_playback+0xae>
    5766:	bf00      	nop
    5768:	20000bfc 	.word	0x20000bfc
    576c:	0000b1cc 	.word	0x0000b1cc
    5770:	0000a76d 	.word	0x0000a76d
    5774:	0000b167 	.word	0x0000b167
    5778:	0000b1f8 	.word	0x0000b1f8
    577c:	0000b20b 	.word	0x0000b20b

00005780 <nrfx_pwm_is_stopped>:
    return ret_val;
}


bool nrfx_pwm_is_stopped(nrfx_pwm_t const * p_instance)
{
    5780:	b570      	push	{r4, r5, r6, lr}
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    5782:	4e12      	ldr	r6, [pc, #72]	; (57cc <nrfx_pwm_is_stopped+0x4c>)
    pwm_control_block_t * p_cb  = &m_cb[p_instance->drv_inst_idx];
    5784:	7904      	ldrb	r4, [r0, #4]
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    5786:	220c      	movs	r2, #12
    5788:	fb02 6204 	mla	r2, r2, r4, r6
{
    578c:	4605      	mov	r5, r0
    NRFX_ASSERT(p_cb->state != NRFX_DRV_STATE_UNINITIALIZED);
    578e:	7a12      	ldrb	r2, [r2, #8]
    5790:	b95a      	cbnz	r2, 57aa <nrfx_pwm_is_stopped+0x2a>
    5792:	490f      	ldr	r1, [pc, #60]	; (57d0 <nrfx_pwm_is_stopped+0x50>)
    5794:	480f      	ldr	r0, [pc, #60]	; (57d4 <nrfx_pwm_is_stopped+0x54>)
    5796:	4a10      	ldr	r2, [pc, #64]	; (57d8 <nrfx_pwm_is_stopped+0x58>)
    5798:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
    579c:	f004 f823 	bl	97e6 <printk>
    57a0:	480d      	ldr	r0, [pc, #52]	; (57d8 <nrfx_pwm_is_stopped+0x58>)
    57a2:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
    57a6:	f003 fe2f 	bl	9408 <assert_post_action>

    bool ret_val = false;

    // If the event handler is used (interrupts are enabled), the state will
    // be changed in interrupt handler when the STOPPED event occurs.
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    57aa:	230c      	movs	r3, #12
    {
        ret_val = true;
    }
    // If interrupts are disabled, we must check the STOPPED event here.
    if (nrf_pwm_event_check(p_instance->p_registers, NRF_PWM_EVENT_STOPPED))
    57ac:	682a      	ldr	r2, [r5, #0]
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    57ae:	fb03 6404 	mla	r4, r3, r4, r6
    57b2:	7a23      	ldrb	r3, [r4, #8]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    57b4:	f8d2 2104 	ldr.w	r2, [r2, #260]	; 0x104
    57b8:	b2db      	uxtb	r3, r3
    if (nrf_pwm_event_check(p_instance->p_registers, NRF_PWM_EVENT_STOPPED))
    57ba:	b91a      	cbnz	r2, 57c4 <nrfx_pwm_is_stopped+0x44>
    if (p_cb->state != NRFX_DRV_STATE_POWERED_ON)
    57bc:	1e98      	subs	r0, r3, #2
    57be:	bf18      	it	ne
    57c0:	2001      	movne	r0, #1
        ret_val = true;
    }

    NRFX_LOG_INFO("%s returned %d.", __func__, ret_val);
    return ret_val;
}
    57c2:	bd70      	pop	{r4, r5, r6, pc}
        p_cb->state = NRFX_DRV_STATE_INITIALIZED;
    57c4:	2001      	movs	r0, #1
    57c6:	7220      	strb	r0, [r4, #8]
        ret_val = true;
    57c8:	e7fb      	b.n	57c2 <nrfx_pwm_is_stopped+0x42>
    57ca:	bf00      	nop
    57cc:	20000bfc 	.word	0x20000bfc
    57d0:	0000b1cc 	.word	0x0000b1cc
    57d4:	0000a76d 	.word	0x0000a76d
    57d8:	0000b167 	.word	0x0000b167

000057dc <nrfx_pwm_stop>:
{
    57dc:	b538      	push	{r3, r4, r5, lr}
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    57de:	4a14      	ldr	r2, [pc, #80]	; (5830 <nrfx_pwm_stop+0x54>)
    57e0:	7903      	ldrb	r3, [r0, #4]
{
    57e2:	460d      	mov	r5, r1
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    57e4:	210c      	movs	r1, #12
    57e6:	fb01 2303 	mla	r3, r1, r3, r2
{
    57ea:	4604      	mov	r4, r0
    NRFX_ASSERT(m_cb[p_instance->drv_inst_idx].state != NRFX_DRV_STATE_UNINITIALIZED);
    57ec:	7a1b      	ldrb	r3, [r3, #8]
    57ee:	b95b      	cbnz	r3, 5808 <nrfx_pwm_stop+0x2c>
    57f0:	4910      	ldr	r1, [pc, #64]	; (5834 <nrfx_pwm_stop+0x58>)
    57f2:	4811      	ldr	r0, [pc, #68]	; (5838 <nrfx_pwm_stop+0x5c>)
    57f4:	4a11      	ldr	r2, [pc, #68]	; (583c <nrfx_pwm_stop+0x60>)
    57f6:	f240 1385 	movw	r3, #389	; 0x185
    57fa:	f003 fff4 	bl	97e6 <printk>
    57fe:	480f      	ldr	r0, [pc, #60]	; (583c <nrfx_pwm_stop+0x60>)
    5800:	f240 1185 	movw	r1, #389	; 0x185
    5804:	f003 fe00 	bl	9408 <assert_post_action>
    nrf_pwm_shorts_set(p_instance->p_registers, 0);
    5808:	6823      	ldr	r3, [r4, #0]
    p_reg->SHORTS = mask;
    580a:	2200      	movs	r2, #0
    580c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    5810:	2201      	movs	r2, #1
    5812:	605a      	str	r2, [r3, #4]
    if (nrfx_pwm_is_stopped(p_instance))
    5814:	4620      	mov	r0, r4
    5816:	f7ff ffb3 	bl	5780 <nrfx_pwm_is_stopped>
    581a:	b938      	cbnz	r0, 582c <nrfx_pwm_stop+0x50>
            if (nrfx_pwm_is_stopped(p_instance))
    581c:	4620      	mov	r0, r4
    581e:	f7ff ffaf 	bl	5780 <nrfx_pwm_is_stopped>
    5822:	b918      	cbnz	r0, 582c <nrfx_pwm_stop+0x50>
        } while (wait_until_stopped);
    5824:	2d00      	cmp	r5, #0
    5826:	d1f9      	bne.n	581c <nrfx_pwm_stop+0x40>
}
    5828:	4628      	mov	r0, r5
    582a:	bd38      	pop	{r3, r4, r5, pc}
        ret_val = true;
    582c:	2501      	movs	r5, #1
    582e:	e7fb      	b.n	5828 <nrfx_pwm_stop+0x4c>
    5830:	20000bfc 	.word	0x20000bfc
    5834:	0000b234 	.word	0x0000b234
    5838:	0000a76d 	.word	0x0000a76d
    583c:	0000b167 	.word	0x0000b167

00005840 <nrf52_errata_136>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5840:	4b03      	ldr	r3, [pc, #12]	; (5850 <nrf52_errata_136+0x10>)
            if (var1 == 0x08)
    5842:	6818      	ldr	r0, [r3, #0]
}
    5844:	f1a0 0308 	sub.w	r3, r0, #8
    5848:	4258      	negs	r0, r3
    584a:	4158      	adcs	r0, r3
    584c:	4770      	bx	lr
    584e:	bf00      	nop
    5850:	10000130 	.word	0x10000130

00005854 <nrf52_errata_103>:
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5854:	4b06      	ldr	r3, [pc, #24]	; (5870 <nrf52_errata_103+0x1c>)
            if (var1 == 0x08)
    5856:	681b      	ldr	r3, [r3, #0]
    5858:	2b08      	cmp	r3, #8
    585a:	d106      	bne.n	586a <nrf52_errata_103+0x16>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    585c:	4b05      	ldr	r3, [pc, #20]	; (5874 <nrf52_errata_103+0x20>)
    585e:	681b      	ldr	r3, [r3, #0]
                switch(var2)
    5860:	2b05      	cmp	r3, #5
    5862:	d802      	bhi.n	586a <nrf52_errata_103+0x16>
    5864:	4a04      	ldr	r2, [pc, #16]	; (5878 <nrf52_errata_103+0x24>)
    5866:	5cd0      	ldrb	r0, [r2, r3]
    5868:	4770      	bx	lr
        return false;
    586a:	2000      	movs	r0, #0
}
    586c:	4770      	bx	lr
    586e:	bf00      	nop
    5870:	10000130 	.word	0x10000130
    5874:	10000134 	.word	0x10000134
    5878:	0000b27f 	.word	0x0000b27f

0000587c <nvmc_wait>:

/* -- NVMC utility functions -- */
/* Waits until NVMC is done with the current pending action */
void nvmc_wait(void)
{
    while (NRF_NVMC->READY == NVMC_READY_READY_Busy){}
    587c:	4a02      	ldr	r2, [pc, #8]	; (5888 <nvmc_wait+0xc>)
    587e:	f8d2 3400 	ldr.w	r3, [r2, #1024]	; 0x400
    5882:	2b00      	cmp	r3, #0
    5884:	d0fb      	beq.n	587e <nvmc_wait+0x2>
}
    5886:	4770      	bx	lr
    5888:	4001e000 	.word	0x4001e000

0000588c <SystemInit>:
{
    SystemCoreClock = __SYSTEM_CLOCK_64M;
}

void SystemInit(void)
{
    588c:	b510      	push	{r4, lr}
    #endif

    #if NRF52_ERRATA_36_ENABLE_WORKAROUND
        /* Workaround for Errata 36 "CLOCK: Some registers are not reset when expected" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_36()){
    588e:	f7ff ffd7 	bl	5840 <nrf52_errata_136>
    5892:	b140      	cbz	r0, 58a6 <SystemInit+0x1a>
            NRF_CLOCK->EVENTS_DONE = 0;
    5894:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5898:	2200      	movs	r2, #0
    589a:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
            NRF_CLOCK->EVENTS_CTTO = 0;
    589e:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
            NRF_CLOCK->CTIV = 0;
    58a2:	f8c3 2538 	str.w	r2, [r3, #1336]	; 0x538
    #endif

    #if NRF52_ERRATA_66_ENABLE_WORKAROUND
        /* Workaround for Errata 66 "TEMP: Linearity specification not met with default settings" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_66()){
    58a6:	f7ff ffcb 	bl	5840 <nrf52_errata_136>
    58aa:	2800      	cmp	r0, #0
    58ac:	d046      	beq.n	593c <SystemInit+0xb0>
            NRF_TEMP->A0 = NRF_FICR->TEMP.A0;
    58ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    58b2:	4b5b      	ldr	r3, [pc, #364]	; (5a20 <SystemInit+0x194>)
    58b4:	f8d2 1404 	ldr.w	r1, [r2, #1028]	; 0x404
    58b8:	f8c3 1520 	str.w	r1, [r3, #1312]	; 0x520
            NRF_TEMP->A1 = NRF_FICR->TEMP.A1;
    58bc:	f8d2 1408 	ldr.w	r1, [r2, #1032]	; 0x408
    58c0:	f8c3 1524 	str.w	r1, [r3, #1316]	; 0x524
            NRF_TEMP->A2 = NRF_FICR->TEMP.A2;
    58c4:	f8d2 140c 	ldr.w	r1, [r2, #1036]	; 0x40c
    58c8:	f8c3 1528 	str.w	r1, [r3, #1320]	; 0x528
            NRF_TEMP->A3 = NRF_FICR->TEMP.A3;
    58cc:	f8d2 1410 	ldr.w	r1, [r2, #1040]	; 0x410
    58d0:	f8c3 152c 	str.w	r1, [r3, #1324]	; 0x52c
            NRF_TEMP->A4 = NRF_FICR->TEMP.A4;
    58d4:	f8d2 1414 	ldr.w	r1, [r2, #1044]	; 0x414
    58d8:	f8c3 1530 	str.w	r1, [r3, #1328]	; 0x530
            NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
    58dc:	f8d2 1418 	ldr.w	r1, [r2, #1048]	; 0x418
    58e0:	f8c3 1534 	str.w	r1, [r3, #1332]	; 0x534
            NRF_TEMP->B0 = NRF_FICR->TEMP.B0;
    58e4:	f8d2 141c 	ldr.w	r1, [r2, #1052]	; 0x41c
    58e8:	f8c3 1540 	str.w	r1, [r3, #1344]	; 0x540
            NRF_TEMP->B1 = NRF_FICR->TEMP.B1;
    58ec:	f8d2 1420 	ldr.w	r1, [r2, #1056]	; 0x420
    58f0:	f8c3 1544 	str.w	r1, [r3, #1348]	; 0x544
            NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
    58f4:	f8d2 1424 	ldr.w	r1, [r2, #1060]	; 0x424
    58f8:	f8c3 1548 	str.w	r1, [r3, #1352]	; 0x548
            NRF_TEMP->B3 = NRF_FICR->TEMP.B3;
    58fc:	f8d2 1428 	ldr.w	r1, [r2, #1064]	; 0x428
    5900:	f8c3 154c 	str.w	r1, [r3, #1356]	; 0x54c
            NRF_TEMP->B4 = NRF_FICR->TEMP.B4;
    5904:	f8d2 142c 	ldr.w	r1, [r2, #1068]	; 0x42c
    5908:	f8c3 1550 	str.w	r1, [r3, #1360]	; 0x550
            NRF_TEMP->B5 = NRF_FICR->TEMP.B5;
    590c:	f8d2 1430 	ldr.w	r1, [r2, #1072]	; 0x430
    5910:	f8c3 1554 	str.w	r1, [r3, #1364]	; 0x554
            NRF_TEMP->T0 = NRF_FICR->TEMP.T0;
    5914:	f8d2 1434 	ldr.w	r1, [r2, #1076]	; 0x434
    5918:	f8c3 1560 	str.w	r1, [r3, #1376]	; 0x560
            NRF_TEMP->T1 = NRF_FICR->TEMP.T1;
    591c:	f8d2 1438 	ldr.w	r1, [r2, #1080]	; 0x438
    5920:	f8c3 1564 	str.w	r1, [r3, #1380]	; 0x564
            NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
    5924:	f8d2 143c 	ldr.w	r1, [r2, #1084]	; 0x43c
    5928:	f8c3 1568 	str.w	r1, [r3, #1384]	; 0x568
            NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
    592c:	f8d2 1440 	ldr.w	r1, [r2, #1088]	; 0x440
    5930:	f8c3 156c 	str.w	r1, [r3, #1388]	; 0x56c
            NRF_TEMP->T4 = NRF_FICR->TEMP.T4;
    5934:	f8d2 2444 	ldr.w	r2, [r2, #1092]	; 0x444
    5938:	f8c3 2570 	str.w	r2, [r3, #1392]	; 0x570
    #endif

    #if NRF52_ERRATA_98_ENABLE_WORKAROUND
        /* Workaround for Errata 98 "NFCT: Not able to communicate with the peer" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_98()){
    593c:	f7ff ff8a 	bl	5854 <nrf52_errata_103>
    5940:	b110      	cbz	r0, 5948 <SystemInit+0xbc>
            *(volatile uint32_t *)0x4000568Cul = 0x00038148ul;
    5942:	4b38      	ldr	r3, [pc, #224]	; (5a24 <SystemInit+0x198>)
    5944:	4a38      	ldr	r2, [pc, #224]	; (5a28 <SystemInit+0x19c>)
    5946:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_103_ENABLE_WORKAROUND && defined(CCM_MAXPACKETSIZE_MAXPACKETSIZE_Pos)
        /* Workaround for Errata 103 "CCM: Wrong reset value of CCM MAXPACKETSIZE" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_103()){
    5948:	f7ff ff84 	bl	5854 <nrf52_errata_103>
    594c:	b118      	cbz	r0, 5956 <SystemInit+0xca>
            NRF_CCM->MAXPACKETSIZE = 0xFBul;
    594e:	4b37      	ldr	r3, [pc, #220]	; (5a2c <SystemInit+0x1a0>)
    5950:	22fb      	movs	r2, #251	; 0xfb
    5952:	f8c3 2518 	str.w	r2, [r3, #1304]	; 0x518
    #endif

    #if NRF52_ERRATA_115_ENABLE_WORKAROUND
        /* Workaround for Errata 115 "RAM: RAM content cannot be trusted upon waking up from System ON Idle or System OFF mode" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_115()){
    5956:	f7ff ff7d 	bl	5854 <nrf52_errata_103>
    595a:	b148      	cbz	r0, 5970 <SystemInit+0xe4>
            *(volatile uint32_t *)0x40000EE4 = (*(volatile uint32_t *)0x40000EE4 & 0xFFFFFFF0) | (*(uint32_t *)0x10000258 & 0x0000000F);
    595c:	4934      	ldr	r1, [pc, #208]	; (5a30 <SystemInit+0x1a4>)
    595e:	4b35      	ldr	r3, [pc, #212]	; (5a34 <SystemInit+0x1a8>)
    5960:	680a      	ldr	r2, [r1, #0]
    5962:	681b      	ldr	r3, [r3, #0]
    5964:	f022 020f 	bic.w	r2, r2, #15
    5968:	f003 030f 	and.w	r3, r3, #15
    596c:	4313      	orrs	r3, r2
    596e:	600b      	str	r3, [r1, #0]
    #endif

    #if NRF52_ERRATA_120_ENABLE_WORKAROUND
        /* Workaround for Errata 120 "QSPI: Data read or written is corrupted" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_120()){
    5970:	f7ff ff70 	bl	5854 <nrf52_errata_103>
    5974:	b118      	cbz	r0, 597e <SystemInit+0xf2>
            *(volatile uint32_t *)0x40029640ul = 0x200ul;
    5976:	4b30      	ldr	r3, [pc, #192]	; (5a38 <SystemInit+0x1ac>)
    5978:	f44f 7200 	mov.w	r2, #512	; 0x200
    597c:	601a      	str	r2, [r3, #0]
    #endif

    #if NRF52_ERRATA_136_ENABLE_WORKAROUND
        /* Workaround for Errata 136 "System: Bits in RESETREAS are set when they should not be" found at the Errata document
           for your device located at https://infocenter.nordicsemi.com/index.jsp  */
        if (nrf52_errata_136()){
    597e:	f7ff ff5f 	bl	5840 <nrf52_errata_136>
    5982:	b148      	cbz	r0, 5998 <SystemInit+0x10c>
            if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk){
    5984:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    5988:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
    598c:	07d2      	lsls	r2, r2, #31
                NRF_POWER->RESETREAS =  ~POWER_RESETREAS_RESETPIN_Msk;
    598e:	bf44      	itt	mi
    5990:	f06f 0201 	mvnmi.w	r2, #1
    5994:	f8c3 2400 	strmi.w	r2, [r3, #1024]	; 0x400
         || defined (NRF52820_XXAA) || defined (DEVELOP_IN_NRF52820)\
         || defined (NRF52832_XXAA) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52832_XXAB) || defined (DEVELOP_IN_NRF52832)\
         || defined (NRF52833_XXAA) || defined (DEVELOP_IN_NRF52833)\
         || defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            uint32_t var1 = *(uint32_t *)0x10000130ul;
    5998:	4b28      	ldr	r3, [pc, #160]	; (5a3c <SystemInit+0x1b0>)
                        return true;
                }
            }
        #endif
        #if defined (NRF52840_XXAA) || defined (DEVELOP_IN_NRF52840)
            if (var1 == 0x08)
    599a:	681b      	ldr	r3, [r3, #0]
    599c:	2b08      	cmp	r3, #8
    599e:	d10e      	bne.n	59be <SystemInit+0x132>
            uint32_t var2 = *(uint32_t *)0x10000134ul;
    59a0:	4b27      	ldr	r3, [pc, #156]	; (5a40 <SystemInit+0x1b4>)
    59a2:	681b      	ldr	r3, [r3, #0]
            {
                switch(var2)
    59a4:	2b05      	cmp	r3, #5
    59a6:	d802      	bhi.n	59ae <SystemInit+0x122>
            {
                /* Prevent processor from unlocking APPROTECT soft branch after this point. */
                NRF_APPROTECT->FORCEPROTECT = APPROTECT_FORCEPROTECT_FORCEPROTECT_Force;
            }
        #else
            if (nrf52_configuration_249())
    59a8:	4a26      	ldr	r2, [pc, #152]	; (5a44 <SystemInit+0x1b8>)
    59aa:	5cd3      	ldrb	r3, [r2, r3]
    59ac:	b13b      	cbz	r3, 59be <SystemInit+0x132>
            {
                /* Load APPROTECT soft branch from UICR.
                   If UICR->APPROTECT is disabled, POWER->APPROTECT will be disabled. */
                NRF_APPROTECT->DISABLE = NRF_UICR->APPROTECT;
    59ae:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    59b2:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
    59b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    59ba:	f8c3 2558 	str.w	r2, [r3, #1368]	; 0x558

    /* Configure GPIO pads as pPin Reset pin if Pin Reset capabilities desired. If CONFIG_GPIO_AS_PINRESET is not
      defined, pin reset will not be available. One GPIO (see Product Specification to see which one) will then be
      reserved for PinReset and not available as normal GPIO. */
    #if defined (CONFIG_GPIO_AS_PINRESET)
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    59be:	f04f 2310 	mov.w	r3, #268439552	; 0x10001000
    59c2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    59c6:	2a00      	cmp	r2, #0
    59c8:	db03      	blt.n	59d2 <SystemInit+0x146>
            ((NRF_UICR->PSELRESET[1] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos))){
    59ca:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
        if (((NRF_UICR->PSELRESET[0] & UICR_PSELRESET_CONNECT_Msk) != (UICR_PSELRESET_CONNECT_Connected << UICR_PSELRESET_CONNECT_Pos)) ||
    59ce:	2b00      	cmp	r3, #0
    59d0:	da22      	bge.n	5a18 <SystemInit+0x18c>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    59d2:	491d      	ldr	r1, [pc, #116]	; (5a48 <SystemInit+0x1bc>)
    59d4:	2301      	movs	r3, #1
    59d6:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    59da:	f7ff ff4f 	bl	587c <nvmc_wait>
            nvmc_config(NVMC_CONFIG_WEN_Wen);
            NRF_UICR->PSELRESET[0] = RESET_PIN;
    59de:	f04f 2010 	mov.w	r0, #268439552	; 0x10001000
    59e2:	2412      	movs	r4, #18
    59e4:	f8c0 4200 	str.w	r4, [r0, #512]	; 0x200
            nvmc_wait();
    59e8:	f7ff ff48 	bl	587c <nvmc_wait>
            NRF_UICR->PSELRESET[1] = RESET_PIN;
    59ec:	f8c0 4204 	str.w	r4, [r0, #516]	; 0x204
            nvmc_wait();
    59f0:	f7ff ff44 	bl	587c <nvmc_wait>
    NRF_NVMC->CONFIG = mode << NVMC_CONFIG_WEN_Pos;
    59f4:	2300      	movs	r3, #0
    59f6:	f8c1 3504 	str.w	r3, [r1, #1284]	; 0x504
    nvmc_wait();
    59fa:	f7ff ff3f 	bl	587c <nvmc_wait>
  __ASM volatile ("dsb 0xF":::"memory");
    59fe:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    5a02:	4912      	ldr	r1, [pc, #72]	; (5a4c <SystemInit+0x1c0>)
    5a04:	4b12      	ldr	r3, [pc, #72]	; (5a50 <SystemInit+0x1c4>)
    5a06:	68ca      	ldr	r2, [r1, #12]
    5a08:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    5a0c:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    5a0e:	60cb      	str	r3, [r1, #12]
    5a10:	f3bf 8f4f 	dsb	sy
    __NOP();
    5a14:	bf00      	nop
  for(;;)                                                           /* wait until reset */
    5a16:	e7fd      	b.n	5a14 <SystemInit+0x188>
    SystemCoreClock = __SYSTEM_CLOCK_64M;
    5a18:	4b0e      	ldr	r3, [pc, #56]	; (5a54 <SystemInit+0x1c8>)
    5a1a:	4a0f      	ldr	r2, [pc, #60]	; (5a58 <SystemInit+0x1cc>)
    5a1c:	601a      	str	r2, [r3, #0]
            NVIC_SystemReset();
        }
    #endif

    SystemCoreClockUpdate();
}
    5a1e:	bd10      	pop	{r4, pc}
    5a20:	4000c000 	.word	0x4000c000
    5a24:	4000568c 	.word	0x4000568c
    5a28:	00038148 	.word	0x00038148
    5a2c:	4000f000 	.word	0x4000f000
    5a30:	40000ee4 	.word	0x40000ee4
    5a34:	10000258 	.word	0x10000258
    5a38:	40029640 	.word	0x40029640
    5a3c:	10000130 	.word	0x10000130
    5a40:	10000134 	.word	0x10000134
    5a44:	0000b279 	.word	0x0000b279
    5a48:	4001e000 	.word	0x4001e000
    5a4c:	e000ed00 	.word	0xe000ed00
    5a50:	05fa0004 	.word	0x05fa0004
    5a54:	20000180 	.word	0x20000180
    5a58:	03d09000 	.word	0x03d09000

00005a5c <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
    5a5c:	b510      	push	{r4, lr}
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    5a5e:	4c14      	ldr	r4, [pc, #80]	; (5ab0 <_DoInit+0x54>)
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    5a60:	4a14      	ldr	r2, [pc, #80]	; (5ab4 <_DoInit+0x58>)
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
    5a62:	4915      	ldr	r1, [pc, #84]	; (5ab8 <_DoInit+0x5c>)
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    5a64:	2303      	movs	r3, #3
    5a66:	6123      	str	r3, [r4, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    5a68:	6163      	str	r3, [r4, #20]
  p->aUp[0].pBuffer       = _acUpBuffer;
    5a6a:	4b14      	ldr	r3, [pc, #80]	; (5abc <_DoInit+0x60>)
  p->aUp[0].sName         = "Terminal";
    5a6c:	61a2      	str	r2, [r4, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    5a6e:	61e3      	str	r3, [r4, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    5a70:	f44f 6380 	mov.w	r3, #1024	; 0x400
    5a74:	6223      	str	r3, [r4, #32]
  p->aUp[0].RdOff         = 0u;
    5a76:	2300      	movs	r3, #0
    5a78:	62a3      	str	r3, [r4, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    5a7a:	6263      	str	r3, [r4, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    5a7c:	62e3      	str	r3, [r4, #44]	; 0x2c
  p->aDown[0].sName         = "Terminal";
    5a7e:	6622      	str	r2, [r4, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    5a80:	4a0f      	ldr	r2, [pc, #60]	; (5ac0 <_DoInit+0x64>)
    5a82:	6662      	str	r2, [r4, #100]	; 0x64
  STRCPY((char*)&p->acID[7], "RTT");
    5a84:	1de0      	adds	r0, r4, #7
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    5a86:	2210      	movs	r2, #16
    5a88:	66a2      	str	r2, [r4, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    5a8a:	6723      	str	r3, [r4, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    5a8c:	66e3      	str	r3, [r4, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    5a8e:	6763      	str	r3, [r4, #116]	; 0x74
  STRCPY((char*)&p->acID[7], "RTT");
    5a90:	f003 fed9 	bl	9846 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    5a94:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
    5a98:	490a      	ldr	r1, [pc, #40]	; (5ac4 <_DoInit+0x68>)
    5a9a:	4620      	mov	r0, r4
    5a9c:	f003 fed3 	bl	9846 <strcpy>
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    5aa0:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
    5aa4:	2320      	movs	r3, #32
    5aa6:	71a3      	strb	r3, [r4, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
    5aa8:	f3bf 8f5f 	dmb	sy
}
    5aac:	bd10      	pop	{r4, pc}
    5aae:	bf00      	nop
    5ab0:	20000c08 	.word	0x20000c08
    5ab4:	0000b285 	.word	0x0000b285
    5ab8:	0000b28e 	.word	0x0000b28e
    5abc:	20000d37 	.word	0x20000d37
    5ac0:	20000d27 	.word	0x20000d27
    5ac4:	0000b292 	.word	0x0000b292

00005ac8 <z_sys_init_run_level>:
		/* End marker */
		__init_end,
	};
	const struct init_entry *entry;

	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    5ac8:	4b0e      	ldr	r3, [pc, #56]	; (5b04 <z_sys_init_run_level+0x3c>)
{
    5aca:	b570      	push	{r4, r5, r6, lr}
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    5acc:	f853 4020 	ldr.w	r4, [r3, r0, lsl #2]
    5ad0:	3001      	adds	r0, #1
    5ad2:	f853 6020 	ldr.w	r6, [r3, r0, lsl #2]
    5ad6:	42a6      	cmp	r6, r4
    5ad8:	d800      	bhi.n	5adc <z_sys_init_run_level+0x14>
				dev->state->init_res = rc;
			}
			dev->state->initialized = true;
		}
	}
}
    5ada:	bd70      	pop	{r4, r5, r6, pc}
		int rc = entry->init(dev);
    5adc:	e9d4 3500 	ldrd	r3, r5, [r4]
    5ae0:	4628      	mov	r0, r5
    5ae2:	4798      	blx	r3
		if (dev != NULL) {
    5ae4:	b165      	cbz	r5, 5b00 <z_sys_init_run_level+0x38>
			if (rc != 0) {
    5ae6:	68eb      	ldr	r3, [r5, #12]
    5ae8:	b130      	cbz	r0, 5af8 <z_sys_init_run_level+0x30>
				if (rc < 0) {
    5aea:	2800      	cmp	r0, #0
    5aec:	bfb8      	it	lt
    5aee:	4240      	neglt	r0, r0
				dev->state->init_res = rc;
    5af0:	28ff      	cmp	r0, #255	; 0xff
    5af2:	bfa8      	it	ge
    5af4:	20ff      	movge	r0, #255	; 0xff
    5af6:	7018      	strb	r0, [r3, #0]
			dev->state->initialized = true;
    5af8:	785a      	ldrb	r2, [r3, #1]
    5afa:	f042 0201 	orr.w	r2, r2, #1
    5afe:	705a      	strb	r2, [r3, #1]
	for (entry = levels[level]; entry < levels[level+1]; entry++) {
    5b00:	3408      	adds	r4, #8
    5b02:	e7e8      	b.n	5ad6 <z_sys_init_run_level+0xe>
    5b04:	0000a49c 	.word	0x0000a49c

00005b08 <z_impl_device_get_binding>:

const struct device *z_impl_device_get_binding(const char *name)
{
    5b08:	b570      	push	{r4, r5, r6, lr}
	const struct device *dev;

	/* A null string identifies no device.  So does an empty
	 * string.
	 */
	if ((name == NULL) || (name[0] == '\0')) {
    5b0a:	4605      	mov	r5, r0
    5b0c:	b910      	cbnz	r0, 5b14 <z_impl_device_get_binding+0xc>
		return NULL;
    5b0e:	2400      	movs	r4, #0
			return dev;
		}
	}

	return NULL;
}
    5b10:	4620      	mov	r0, r4
    5b12:	bd70      	pop	{r4, r5, r6, pc}
	if ((name == NULL) || (name[0] == '\0')) {
    5b14:	7803      	ldrb	r3, [r0, #0]
    5b16:	2b00      	cmp	r3, #0
    5b18:	d0f9      	beq.n	5b0e <z_impl_device_get_binding+0x6>
	for (dev = __device_start; dev != __device_end; dev++) {
    5b1a:	4a0f      	ldr	r2, [pc, #60]	; (5b58 <z_impl_device_get_binding+0x50>)
    5b1c:	4c0f      	ldr	r4, [pc, #60]	; (5b5c <z_impl_device_get_binding+0x54>)
    5b1e:	4616      	mov	r6, r2
    5b20:	4294      	cmp	r4, r2
    5b22:	d108      	bne.n	5b36 <z_impl_device_get_binding+0x2e>
	for (dev = __device_start; dev != __device_end; dev++) {
    5b24:	4c0d      	ldr	r4, [pc, #52]	; (5b5c <z_impl_device_get_binding+0x54>)
    5b26:	42b4      	cmp	r4, r6
    5b28:	d0f1      	beq.n	5b0e <z_impl_device_get_binding+0x6>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    5b2a:	4620      	mov	r0, r4
    5b2c:	f004 f983 	bl	9e36 <z_device_ready>
    5b30:	b950      	cbnz	r0, 5b48 <z_impl_device_get_binding+0x40>
	for (dev = __device_start; dev != __device_end; dev++) {
    5b32:	3418      	adds	r4, #24
    5b34:	e7f7      	b.n	5b26 <z_impl_device_get_binding+0x1e>
		if (z_device_ready(dev) && (dev->name == name)) {
    5b36:	4620      	mov	r0, r4
    5b38:	f004 f97d 	bl	9e36 <z_device_ready>
    5b3c:	b110      	cbz	r0, 5b44 <z_impl_device_get_binding+0x3c>
    5b3e:	6823      	ldr	r3, [r4, #0]
    5b40:	42ab      	cmp	r3, r5
    5b42:	d0e5      	beq.n	5b10 <z_impl_device_get_binding+0x8>
	for (dev = __device_start; dev != __device_end; dev++) {
    5b44:	3418      	adds	r4, #24
    5b46:	e7eb      	b.n	5b20 <z_impl_device_get_binding+0x18>
		if (z_device_ready(dev) && (strcmp(name, dev->name) == 0)) {
    5b48:	6821      	ldr	r1, [r4, #0]
    5b4a:	4628      	mov	r0, r5
    5b4c:	f003 fe95 	bl	987a <strcmp>
    5b50:	2800      	cmp	r0, #0
    5b52:	d1ee      	bne.n	5b32 <z_impl_device_get_binding+0x2a>
    5b54:	e7dc      	b.n	5b10 <z_impl_device_get_binding+0x8>
    5b56:	bf00      	nop
    5b58:	0000a17c 	.word	0x0000a17c
    5b5c:	0000a0d4 	.word	0x0000a0d4

00005b60 <z_fatal_error>:
	return 0;
#endif
}

void z_fatal_error(unsigned int reason, const z_arch_esf_t *esf)
{
    5b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5b62:	4604      	mov	r4, r0
    5b64:	460e      	mov	r6, r1
	__asm__ volatile(
    5b66:	f04f 0320 	mov.w	r3, #32
    5b6a:	f3ef 8711 	mrs	r7, BASEPRI
    5b6e:	f383 8812 	msr	BASEPRI_MAX, r3
    5b72:	f3bf 8f6f 	isb	sy
	return z_impl_z_current_get();
    5b76:	f001 feb9 	bl	78ec <z_impl_z_current_get>
	LOG_ERR("Current thread: %p (%s)", thread,
		log_strdup(thread_name_get(thread)));

	coredump(reason, esf, thread);

	k_sys_fatal_error_handler(reason, esf);
    5b7a:	4631      	mov	r1, r6
    5b7c:	4605      	mov	r5, r0
    5b7e:	4620      	mov	r0, r4
    5b80:	f004 f8ad 	bl	9cde <k_sys_fatal_error_handler>
	 *
	 * Note that k_thread_abort() returns on some architectures but
	 * not others; e.g. on ARC, x86_64, Xtensa with ASM2, ARM
	 */
	if (!IS_ENABLED(CONFIG_TEST)) {
		__ASSERT(reason != K_ERR_KERNEL_PANIC,
    5b84:	2c04      	cmp	r4, #4
    5b86:	d10c      	bne.n	5ba2 <z_fatal_error+0x42>
    5b88:	490a      	ldr	r1, [pc, #40]	; (5bb4 <z_fatal_error+0x54>)
    5b8a:	4a0b      	ldr	r2, [pc, #44]	; (5bb8 <z_fatal_error+0x58>)
    5b8c:	480b      	ldr	r0, [pc, #44]	; (5bbc <z_fatal_error+0x5c>)
    5b8e:	238f      	movs	r3, #143	; 0x8f
    5b90:	f003 fe29 	bl	97e6 <printk>
    5b94:	480a      	ldr	r0, [pc, #40]	; (5bc0 <z_fatal_error+0x60>)
    5b96:	f003 fe26 	bl	97e6 <printk>
    5b9a:	4807      	ldr	r0, [pc, #28]	; (5bb8 <z_fatal_error+0x58>)
    5b9c:	218f      	movs	r1, #143	; 0x8f
    5b9e:	f003 fc33 	bl	9408 <assert_post_action>
	__asm__ volatile(
    5ba2:	f387 8811 	msr	BASEPRI, r7
    5ba6:	f3bf 8f6f 	isb	sy
	z_impl_k_thread_abort(thread);
    5baa:	4628      	mov	r0, r5
	arch_irq_unlock(key);

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		k_thread_abort(thread);
	}
}
    5bac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    5bb0:	f7fd b97a 	b.w	2ea8 <z_impl_k_thread_abort>
    5bb4:	0000b2bb 	.word	0x0000b2bb
    5bb8:	0000b299 	.word	0x0000b299
    5bbc:	0000a76d 	.word	0x0000a76d
    5bc0:	0000b2d8 	.word	0x0000b2d8

00005bc4 <idle>:
{
	ARG_UNUSED(unused1);
	ARG_UNUSED(unused2);
	ARG_UNUSED(unused3);

	__ASSERT_NO_MSG(_current->base.prio >= 0);
    5bc4:	4c11      	ldr	r4, [pc, #68]	; (5c0c <idle+0x48>)
    5bc6:	68a2      	ldr	r2, [r4, #8]
    5bc8:	f992 200e 	ldrsb.w	r2, [r2, #14]
    5bcc:	2a00      	cmp	r2, #0
{
    5bce:	b508      	push	{r3, lr}
	__ASSERT_NO_MSG(_current->base.prio >= 0);
    5bd0:	da09      	bge.n	5be6 <idle+0x22>
    5bd2:	490f      	ldr	r1, [pc, #60]	; (5c10 <idle+0x4c>)
    5bd4:	480f      	ldr	r0, [pc, #60]	; (5c14 <idle+0x50>)
    5bd6:	4a10      	ldr	r2, [pc, #64]	; (5c18 <idle+0x54>)
    5bd8:	2327      	movs	r3, #39	; 0x27
    5bda:	f003 fe04 	bl	97e6 <printk>
    5bde:	480e      	ldr	r0, [pc, #56]	; (5c18 <idle+0x54>)
    5be0:	2127      	movs	r1, #39	; 0x27
    5be2:	f003 fc11 	bl	9408 <assert_post_action>
	__asm__ volatile(
    5be6:	f04f 0220 	mov.w	r2, #32
    5bea:	f3ef 8311 	mrs	r3, BASEPRI
    5bee:	f382 8812 	msr	BASEPRI_MAX, r2
    5bf2:	f3bf 8f6f 	isb	sy
		 * higher level construct.
		 */
		(void) arch_irq_lock();

#ifdef CONFIG_PM
		_kernel.idle = z_get_next_timeout_expiry();
    5bf6:	f002 fb6f 	bl	82d8 <z_get_next_timeout_expiry>
    5bfa:	61a0      	str	r0, [r4, #24]
		 * processing in those cases i.e. skips k_cpu_idle().
		 * The kernel's idle processing re-enables interrupts
		 * which is essential for the kernel's scheduling
		 * logic.
		 */
		if (pm_system_suspend(_kernel.idle) == false) {
    5bfc:	f7fc fd7c 	bl	26f8 <pm_system_suspend>
    5c00:	2800      	cmp	r0, #0
    5c02:	d1f0      	bne.n	5be6 <idle+0x22>
	arch_cpu_idle();
    5c04:	f7fc fe2e 	bl	2864 <arch_cpu_idle>
}
    5c08:	e7ed      	b.n	5be6 <idle+0x22>
    5c0a:	bf00      	nop
    5c0c:	20000cb0 	.word	0x20000cb0
    5c10:	0000b32e 	.word	0x0000b32e
    5c14:	0000a76d 	.word	0x0000a76d
    5c18:	0000b30d 	.word	0x0000b30d

00005c1c <init_idle_thread>:
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */

#if defined(CONFIG_MULTITHREADING)
__boot_func
static void init_idle_thread(int i)
{
    5c1c:	b530      	push	{r4, r5, lr}
	snprintk(tname, 8, "idle %02d", i);
#else
	char *tname = NULL;
#endif /* CONFIG_THREAD_NAME */

	z_setup_new_thread(thread, stack,
    5c1e:	2300      	movs	r3, #0
{
    5c20:	b087      	sub	sp, #28
	z_setup_new_thread(thread, stack,
    5c22:	2201      	movs	r2, #1
    5c24:	e9cd 2304 	strd	r2, r3, [sp, #16]
    5c28:	220f      	movs	r2, #15
    5c2a:	e9cd 3202 	strd	r3, r2, [sp, #8]
	struct k_thread *thread = &z_idle_threads[i];
    5c2e:	4c0d      	ldr	r4, [pc, #52]	; (5c64 <init_idle_thread+0x48>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    5c30:	4a0d      	ldr	r2, [pc, #52]	; (5c68 <init_idle_thread+0x4c>)
	z_setup_new_thread(thread, stack,
    5c32:	9301      	str	r3, [sp, #4]
    5c34:	490d      	ldr	r1, [pc, #52]	; (5c6c <init_idle_thread+0x50>)
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    5c36:	2318      	movs	r3, #24
	struct k_thread *thread = &z_idle_threads[i];
    5c38:	eb04 14c0 	add.w	r4, r4, r0, lsl #7
			  CONFIG_IDLE_STACK_SIZE, idle, &_kernel.cpus[i],
    5c3c:	fb03 2300 	mla	r3, r3, r0, r2
	z_setup_new_thread(thread, stack,
    5c40:	f44f 75b0 	mov.w	r5, #352	; 0x160
    5c44:	9300      	str	r3, [sp, #0]
    5c46:	fb05 1100 	mla	r1, r5, r0, r1
    5c4a:	4b09      	ldr	r3, [pc, #36]	; (5c70 <init_idle_thread+0x54>)
    5c4c:	f44f 72a0 	mov.w	r2, #320	; 0x140
    5c50:	4620      	mov	r0, r4
    5c52:	f002 f867 	bl	7d24 <z_setup_new_thread>
	SYS_PORT_TRACING_FUNC(k_thread, sched_resume, thread);
}

static inline void z_mark_thread_as_started(struct k_thread *thread)
{
	thread->base.thread_state &= ~_THREAD_PRESTART;
    5c56:	7b63      	ldrb	r3, [r4, #13]
    5c58:	f023 0304 	bic.w	r3, r3, #4
    5c5c:	7363      	strb	r3, [r4, #13]
	z_mark_thread_as_started(thread);

#ifdef CONFIG_SMP
	thread->base.is_idle = 1U;
#endif
}
    5c5e:	b007      	add	sp, #28
    5c60:	bd30      	pop	{r4, r5, pc}
    5c62:	bf00      	nop
    5c64:	20000410 	.word	0x20000410
    5c68:	20000cb0 	.word	0x20000cb0
    5c6c:	20002380 	.word	0x20002380
    5c70:	00005bc5 	.word	0x00005bc5

00005c74 <bg_thread_main>:
{
    5c74:	b508      	push	{r3, lr}
	z_sys_post_kernel = true;
    5c76:	4b0a      	ldr	r3, [pc, #40]	; (5ca0 <bg_thread_main+0x2c>)
    5c78:	2201      	movs	r2, #1
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    5c7a:	2002      	movs	r0, #2
	z_sys_post_kernel = true;
    5c7c:	701a      	strb	r2, [r3, #0]
	z_sys_init_run_level(_SYS_INIT_LEVEL_POST_KERNEL);
    5c7e:	f7ff ff23 	bl	5ac8 <z_sys_init_run_level>
	boot_banner();
    5c82:	f003 f859 	bl	8d38 <boot_banner>
	z_sys_init_run_level(_SYS_INIT_LEVEL_APPLICATION);
    5c86:	2003      	movs	r0, #3
    5c88:	f7ff ff1e 	bl	5ac8 <z_sys_init_run_level>
	z_init_static_threads();
    5c8c:	f002 f8fc 	bl	7e88 <z_init_static_threads>
	main();
    5c90:	f7fb fb30 	bl	12f4 <main>
	z_main_thread.base.user_options &= ~K_ESSENTIAL;
    5c94:	4a03      	ldr	r2, [pc, #12]	; (5ca4 <bg_thread_main+0x30>)
    5c96:	7b13      	ldrb	r3, [r2, #12]
    5c98:	f023 0301 	bic.w	r3, r3, #1
    5c9c:	7313      	strb	r3, [r2, #12]
} /* LCOV_EXCL_LINE ... because we just dumped final coverage data */
    5c9e:	bd08      	pop	{r3, pc}
    5ca0:	20001137 	.word	0x20001137
    5ca4:	20000490 	.word	0x20000490

00005ca8 <z_bss_zero>:
	(void)memset(__bss_start, 0, __bss_end - __bss_start);
    5ca8:	4802      	ldr	r0, [pc, #8]	; (5cb4 <z_bss_zero+0xc>)
    5caa:	4a03      	ldr	r2, [pc, #12]	; (5cb8 <z_bss_zero+0x10>)
    5cac:	2100      	movs	r1, #0
    5cae:	1a12      	subs	r2, r2, r0
    5cb0:	f003 bdfa 	b.w	98a8 <memset>
    5cb4:	20000270 	.word	0x20000270
    5cb8:	200012f4 	.word	0x200012f4

00005cbc <z_cstart>:
 *
 * @return Does not return
 */
__boot_func
FUNC_NORETURN void z_cstart(void)
{
    5cbc:	b580      	push	{r7, lr}
 *
 * @return N/A
 */
static ALWAYS_INLINE void z_arm_interrupt_stack_setup(void)
{
	uint32_t msp =
    5cbe:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 5d98 <z_cstart+0xdc>
    5cc2:	b0a6      	sub	sp, #152	; 0x98
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
    5cc4:	f388 8808 	msr	MSP, r8
	 * for Cortex-M3 and Cortex-M4 (ARMv7-M) MCUs. For the rest
	 * of ARM Cortex-M processors this setting is enforced by
	 * default and it is not configurable.
	 */
#if defined(CONFIG_CPU_CORTEX_M3) || defined(CONFIG_CPU_CORTEX_M4)
	SCB->CCR |= SCB_CCR_STKALIGN_Msk;
    5cc8:	4d2d      	ldr	r5, [pc, #180]	; (5d80 <z_cstart+0xc4>)
#endif
#ifdef CONFIG_USERSPACE
	dummy_thread->mem_domain_info.mem_domain = &k_mem_domain_default;
#endif

	_current_cpu->current = dummy_thread;
    5cca:	4e2e      	ldr	r6, [pc, #184]	; (5d84 <z_cstart+0xc8>)
    5ccc:	696b      	ldr	r3, [r5, #20]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    5cce:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 5d9c <z_cstart+0xe0>
    5cd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    5cd6:	2400      	movs	r4, #0
    5cd8:	616b      	str	r3, [r5, #20]
    5cda:	23e0      	movs	r3, #224	; 0xe0
    5cdc:	f885 3022 	strb.w	r3, [r5, #34]	; 0x22
    5ce0:	77ec      	strb	r4, [r5, #31]
    5ce2:	762c      	strb	r4, [r5, #24]
    5ce4:	766c      	strb	r4, [r5, #25]
    5ce6:	76ac      	strb	r4, [r5, #26]
    5ce8:	f885 4020 	strb.w	r4, [r5, #32]
#if defined(CONFIG_ARM_SECURE_FIRMWARE)
	NVIC_SetPriority(SecureFault_IRQn, _EXC_FAULT_PRIO);
#endif /* CONFIG_ARM_SECURE_FIRMWARE */

	/* Enable Usage, Mem, & Bus Faults */
	SCB->SHCSR |= SCB_SHCSR_USGFAULTENA_Msk | SCB_SHCSR_MEMFAULTENA_Msk |
    5cec:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    5cee:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
    5cf2:	626b      	str	r3, [r5, #36]	; 0x24
    5cf4:	f885 4023 	strb.w	r4, [r5, #35]	; 0x23

static ALWAYS_INLINE void arch_kernel_init(void)
{
	z_arm_interrupt_stack_setup();
	z_arm_exc_setup();
	z_arm_fault_init();
    5cf8:	f7fd f880 	bl	2dfc <z_arm_fault_init>
	z_arm_cpu_idle_init();
    5cfc:	f7fc fdac 	bl	2858 <z_arm_cpu_idle_init>
static ALWAYS_INLINE void z_arm_clear_faults(void)
{
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	/* Reset all faults */
	SCB->CFSR = SCB_CFSR_USGFAULTSR_Msk |
    5d00:	f04f 33ff 	mov.w	r3, #4294967295
    5d04:	62ab      	str	r3, [r5, #40]	; 0x28
		    SCB_CFSR_MEMFAULTSR_Msk |
		    SCB_CFSR_BUSFAULTSR_Msk;

	/* Clear all Hard Faults - HFSR is write-one-to-clear */
	SCB->HFSR = 0xffffffff;
    5d06:	62eb      	str	r3, [r5, #44]	; 0x2c
	z_arm_clear_faults();
#if defined(CONFIG_ARM_MPU)
	z_arm_mpu_init();
    5d08:	f7fd f9a8 	bl	305c <z_arm_mpu_init>
	 * to set up access permissions for fixed memory sections, such
	 * as Application Memory or No-Cacheable SRAM area.
	 *
	 * This function is invoked once, upon system initialization.
	 */
	z_arm_configure_static_mpu_regions();
    5d0c:	f7fd f8de 	bl	2ecc <z_arm_configure_static_mpu_regions>
	dummy_thread->base.user_options = K_ESSENTIAL;
    5d10:	f240 1301 	movw	r3, #257	; 0x101
    5d14:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
	_current_cpu->current = dummy_thread;
    5d18:	ab06      	add	r3, sp, #24
    5d1a:	60b3      	str	r3, [r6, #8]
	dummy_thread->stack_info.size = 0U;
    5d1c:	e9cd 4420 	strd	r4, r4, [sp, #128]	; 0x80
	struct k_thread dummy_thread;

	z_dummy_thread_init(&dummy_thread);
#endif
	/* do any necessary initialization of static devices */
	z_device_state_init();
    5d20:	f004 f888 	bl	9e34 <z_device_state_init>

	/* perform basic hardware initialization */
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_1);
    5d24:	4620      	mov	r0, r4
    5d26:	f7ff fecf 	bl	5ac8 <z_sys_init_run_level>
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    5d2a:	2001      	movs	r0, #1
	_kernel.ready_q.cache = &z_main_thread;
    5d2c:	4d16      	ldr	r5, [pc, #88]	; (5d88 <z_cstart+0xcc>)
	z_sys_init_run_level(_SYS_INIT_LEVEL_PRE_KERNEL_2);
    5d2e:	f7ff fecb 	bl	5ac8 <z_sys_init_run_level>
	z_sched_init();
    5d32:	f001 fc45 	bl	75c0 <z_sched_init>
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    5d36:	4b15      	ldr	r3, [pc, #84]	; (5d8c <z_cstart+0xd0>)
    5d38:	9305      	str	r3, [sp, #20]
    5d3a:	2301      	movs	r3, #1
    5d3c:	4914      	ldr	r1, [pc, #80]	; (5d90 <z_cstart+0xd4>)
    5d3e:	9400      	str	r4, [sp, #0]
    5d40:	e9cd 4303 	strd	r4, r3, [sp, #12]
    5d44:	f44f 6280 	mov.w	r2, #1024	; 0x400
    5d48:	464b      	mov	r3, r9
    5d4a:	e9cd 4401 	strd	r4, r4, [sp, #4]
    5d4e:	4628      	mov	r0, r5
	_kernel.ready_q.cache = &z_main_thread;
    5d50:	61f5      	str	r5, [r6, #28]
	stack_ptr = z_setup_new_thread(&z_main_thread, z_main_stack,
    5d52:	f001 ffe7 	bl	7d24 <z_setup_new_thread>
    5d56:	7b6a      	ldrb	r2, [r5, #13]
    5d58:	f022 0204 	bic.w	r2, r2, #4
    5d5c:	736a      	strb	r2, [r5, #13]
    5d5e:	4607      	mov	r7, r0
	z_ready_thread(&z_main_thread);
    5d60:	4628      	mov	r0, r5
    5d62:	f001 f82d 	bl	6dc0 <z_ready_thread>
		init_idle_thread(i);
    5d66:	4620      	mov	r0, r4
    5d68:	f7ff ff58 	bl	5c1c <init_idle_thread>
		_kernel.cpus[i].idle_thread = &z_idle_threads[i];
    5d6c:	4b09      	ldr	r3, [pc, #36]	; (5d94 <z_cstart+0xd8>)
    5d6e:	60f3      	str	r3, [r6, #12]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    5d70:	464a      	mov	r2, r9
    5d72:	4639      	mov	r1, r7
    5d74:	4628      	mov	r0, r5
		_kernel.cpus[i].id = i;
    5d76:	7534      	strb	r4, [r6, #20]
		_kernel.cpus[i].irq_stack =
    5d78:	f8c6 8004 	str.w	r8, [r6, #4]
	arch_switch_to_main_thread(&z_main_thread, stack_ptr, bg_thread_main);
    5d7c:	f7fc fea6 	bl	2acc <arch_switch_to_main_thread>
	CODE_UNREACHABLE; /* LCOV_EXCL_LINE */
    5d80:	e000ed00 	.word	0xe000ed00
    5d84:	20000cb0 	.word	0x20000cb0
    5d88:	20000490 	.word	0x20000490
    5d8c:	0000b356 	.word	0x0000b356
    5d90:	20001f60 	.word	0x20001f60
    5d94:	20000410 	.word	0x20000410
    5d98:	20002d00 	.word	0x20002d00
    5d9c:	00005c75 	.word	0x00005c75

00005da0 <init_mem_slab_module>:
 * Perform any initialization that wasn't done at build time.
 *
 * @return N/A
 */
static int init_mem_slab_module(const struct device *dev)
{
    5da0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int rc = 0;
	ARG_UNUSED(dev);

	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    5da4:	4d16      	ldr	r5, [pc, #88]	; (5e00 <init_mem_slab_module+0x60>)
    5da6:	4c17      	ldr	r4, [pc, #92]	; (5e04 <init_mem_slab_module+0x64>)
    5da8:	4e17      	ldr	r6, [pc, #92]	; (5e08 <init_mem_slab_module+0x68>)
    5daa:	46a8      	mov	r8, r5
    5dac:	42ac      	cmp	r4, r5
    5dae:	d90c      	bls.n	5dca <init_mem_slab_module+0x2a>
    5db0:	4916      	ldr	r1, [pc, #88]	; (5e0c <init_mem_slab_module+0x6c>)
    5db2:	4817      	ldr	r0, [pc, #92]	; (5e10 <init_mem_slab_module+0x70>)
    5db4:	233c      	movs	r3, #60	; 0x3c
    5db6:	4632      	mov	r2, r6
    5db8:	f003 fd15 	bl	97e6 <printk>
    5dbc:	4815      	ldr	r0, [pc, #84]	; (5e14 <init_mem_slab_module+0x74>)
    5dbe:	f003 fd12 	bl	97e6 <printk>
    5dc2:	213c      	movs	r1, #60	; 0x3c
    5dc4:	4630      	mov	r0, r6
    5dc6:	f003 fb1f 	bl	9408 <assert_post_action>
    5dca:	4544      	cmp	r4, r8
    5dcc:	d302      	bcc.n	5dd4 <init_mem_slab_module+0x34>
			goto out;
		}
		z_object_init(slab);
	}

out:
    5dce:	2000      	movs	r0, #0
	return rc;
}
    5dd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    5dd4:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
    5dd8:	ea41 0302 	orr.w	r3, r1, r2
    5ddc:	f013 0303 	ands.w	r3, r3, #3
    5de0:	d10b      	bne.n	5dfa <init_mem_slab_module+0x5a>
	for (j = 0U; j < slab->num_blocks; j++) {
    5de2:	68e0      	ldr	r0, [r4, #12]
	slab->free_list = NULL;
    5de4:	61a3      	str	r3, [r4, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    5de6:	4283      	cmp	r3, r0
    5de8:	d101      	bne.n	5dee <init_mem_slab_module+0x4e>
	STRUCT_SECTION_FOREACH(k_mem_slab, slab) {
    5dea:	3420      	adds	r4, #32
    5dec:	e7de      	b.n	5dac <init_mem_slab_module+0xc>
		*(char **)p = slab->free_list;
    5dee:	69a7      	ldr	r7, [r4, #24]
    5df0:	600f      	str	r7, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    5df2:	3301      	adds	r3, #1
		slab->free_list = p;
    5df4:	61a1      	str	r1, [r4, #24]
		p += slab->block_size;
    5df6:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    5df8:	e7f5      	b.n	5de6 <init_mem_slab_module+0x46>
		return -EINVAL;
    5dfa:	f06f 0015 	mvn.w	r0, #21
	return rc;
    5dfe:	e7e7      	b.n	5dd0 <init_mem_slab_module+0x30>
    5e00:	20000208 	.word	0x20000208
    5e04:	20000208 	.word	0x20000208
    5e08:	0000b35b 	.word	0x0000b35b
    5e0c:	0000b380 	.word	0x0000b380
    5e10:	0000a76d 	.word	0x0000a76d
    5e14:	0000b39d 	.word	0x0000b39d

00005e18 <k_mem_slab_alloc>:

	return rc;
}

int k_mem_slab_alloc(struct k_mem_slab *slab, void **mem, k_timeout_t timeout)
{
    5e18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    5e1c:	4604      	mov	r4, r0
    5e1e:	460e      	mov	r6, r1
    5e20:	4690      	mov	r8, r2
    5e22:	4699      	mov	r9, r3
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    5e24:	f100 0508 	add.w	r5, r0, #8
    5e28:	f04f 0320 	mov.w	r3, #32
    5e2c:	f3ef 8711 	mrs	r7, BASEPRI
    5e30:	f383 8812 	msr	BASEPRI_MAX, r3
    5e34:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5e38:	4628      	mov	r0, r5
    5e3a:	f002 f8b5 	bl	7fa8 <z_spin_lock_valid>
    5e3e:	b968      	cbnz	r0, 5e5c <k_mem_slab_alloc+0x44>
    5e40:	4a24      	ldr	r2, [pc, #144]	; (5ed4 <k_mem_slab_alloc+0xbc>)
    5e42:	4925      	ldr	r1, [pc, #148]	; (5ed8 <k_mem_slab_alloc+0xc0>)
    5e44:	4825      	ldr	r0, [pc, #148]	; (5edc <k_mem_slab_alloc+0xc4>)
    5e46:	2381      	movs	r3, #129	; 0x81
    5e48:	f003 fccd 	bl	97e6 <printk>
    5e4c:	4824      	ldr	r0, [pc, #144]	; (5ee0 <k_mem_slab_alloc+0xc8>)
    5e4e:	4629      	mov	r1, r5
    5e50:	f003 fcc9 	bl	97e6 <printk>
    5e54:	481f      	ldr	r0, [pc, #124]	; (5ed4 <k_mem_slab_alloc+0xbc>)
    5e56:	2181      	movs	r1, #129	; 0x81
    5e58:	f003 fad6 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    5e5c:	4628      	mov	r0, r5
    5e5e:	f002 f8c1 	bl	7fe4 <z_spin_lock_set_owner>
	int result;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, alloc, slab, timeout);

	if (slab->free_list != NULL) {
    5e62:	69a3      	ldr	r3, [r4, #24]
    5e64:	b1eb      	cbz	r3, 5ea2 <k_mem_slab_alloc+0x8a>
		/* take a free block */
		*mem = slab->free_list;
    5e66:	6033      	str	r3, [r6, #0]
		slab->free_list = *(char **)(slab->free_list);
    5e68:	681b      	ldr	r3, [r3, #0]
    5e6a:	61a3      	str	r3, [r4, #24]
		slab->num_used++;
    5e6c:	69e3      	ldr	r3, [r4, #28]
    5e6e:	3301      	adds	r3, #1
    5e70:	61e3      	str	r3, [r4, #28]

#ifdef CONFIG_MEM_SLAB_TRACE_MAX_UTILIZATION
		slab->max_used = MAX(slab->num_used, slab->max_used);
#endif

		result = 0;
    5e72:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5e74:	4628      	mov	r0, r5
    5e76:	f002 f8a5 	bl	7fc4 <z_spin_unlock_valid>
    5e7a:	b968      	cbnz	r0, 5e98 <k_mem_slab_alloc+0x80>
    5e7c:	4a15      	ldr	r2, [pc, #84]	; (5ed4 <k_mem_slab_alloc+0xbc>)
    5e7e:	4919      	ldr	r1, [pc, #100]	; (5ee4 <k_mem_slab_alloc+0xcc>)
    5e80:	4816      	ldr	r0, [pc, #88]	; (5edc <k_mem_slab_alloc+0xc4>)
    5e82:	23ac      	movs	r3, #172	; 0xac
    5e84:	f003 fcaf 	bl	97e6 <printk>
    5e88:	4817      	ldr	r0, [pc, #92]	; (5ee8 <k_mem_slab_alloc+0xd0>)
    5e8a:	4629      	mov	r1, r5
    5e8c:	f003 fcab 	bl	97e6 <printk>
    5e90:	4810      	ldr	r0, [pc, #64]	; (5ed4 <k_mem_slab_alloc+0xbc>)
    5e92:	21ac      	movs	r1, #172	; 0xac
    5e94:	f003 fab8 	bl	9408 <assert_post_action>
	__asm__ volatile(
    5e98:	f387 8811 	msr	BASEPRI, r7
    5e9c:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, alloc, slab, timeout, result);

	k_spin_unlock(&slab->lock, key);

	return result;
    5ea0:	e013      	b.n	5eca <k_mem_slab_alloc+0xb2>
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT) ||
    5ea2:	ea58 0209 	orrs.w	r2, r8, r9
    5ea6:	d103      	bne.n	5eb0 <k_mem_slab_alloc+0x98>
		*mem = NULL;
    5ea8:	6033      	str	r3, [r6, #0]
		result = -ENOMEM;
    5eaa:	f06f 040b 	mvn.w	r4, #11
    5eae:	e7e1      	b.n	5e74 <k_mem_slab_alloc+0x5c>
		result = z_pend_curr(&slab->lock, key, &slab->wait_q, timeout);
    5eb0:	4622      	mov	r2, r4
    5eb2:	e9cd 8900 	strd	r8, r9, [sp]
    5eb6:	4639      	mov	r1, r7
    5eb8:	4628      	mov	r0, r5
    5eba:	f001 f933 	bl	7124 <z_pend_curr>
		if (result == 0) {
    5ebe:	4604      	mov	r4, r0
    5ec0:	b918      	cbnz	r0, 5eca <k_mem_slab_alloc+0xb2>
			*mem = _current->base.swap_data;
    5ec2:	4b0a      	ldr	r3, [pc, #40]	; (5eec <k_mem_slab_alloc+0xd4>)
    5ec4:	689b      	ldr	r3, [r3, #8]
    5ec6:	695b      	ldr	r3, [r3, #20]
    5ec8:	6033      	str	r3, [r6, #0]
}
    5eca:	4620      	mov	r0, r4
    5ecc:	b003      	add	sp, #12
    5ece:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    5ed2:	bf00      	nop
    5ed4:	0000aa30 	.word	0x0000aa30
    5ed8:	0000aa82 	.word	0x0000aa82
    5edc:	0000a76d 	.word	0x0000a76d
    5ee0:	0000aa97 	.word	0x0000aa97
    5ee4:	0000aa56 	.word	0x0000aa56
    5ee8:	0000aa6d 	.word	0x0000aa6d
    5eec:	20000cb0 	.word	0x20000cb0

00005ef0 <k_mem_slab_free>:

void k_mem_slab_free(struct k_mem_slab *slab, void **mem)
{
    5ef0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5ef4:	4604      	mov	r4, r0
    5ef6:	460e      	mov	r6, r1
	k_spinlock_key_t key = k_spin_lock(&slab->lock);
    5ef8:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
    5efc:	f04f 0320 	mov.w	r3, #32
    5f00:	f3ef 8711 	mrs	r7, BASEPRI
    5f04:	f383 8812 	msr	BASEPRI_MAX, r3
    5f08:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5f0c:	4628      	mov	r0, r5
    5f0e:	f002 f84b 	bl	7fa8 <z_spin_lock_valid>
    5f12:	b968      	cbnz	r0, 5f30 <k_mem_slab_free+0x40>
    5f14:	4a22      	ldr	r2, [pc, #136]	; (5fa0 <k_mem_slab_free+0xb0>)
    5f16:	4923      	ldr	r1, [pc, #140]	; (5fa4 <k_mem_slab_free+0xb4>)
    5f18:	4823      	ldr	r0, [pc, #140]	; (5fa8 <k_mem_slab_free+0xb8>)
    5f1a:	2381      	movs	r3, #129	; 0x81
    5f1c:	f003 fc63 	bl	97e6 <printk>
    5f20:	4822      	ldr	r0, [pc, #136]	; (5fac <k_mem_slab_free+0xbc>)
    5f22:	4629      	mov	r1, r5
    5f24:	f003 fc5f 	bl	97e6 <printk>
    5f28:	481d      	ldr	r0, [pc, #116]	; (5fa0 <k_mem_slab_free+0xb0>)
    5f2a:	2181      	movs	r1, #129	; 0x81
    5f2c:	f003 fa6c 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    5f30:	4628      	mov	r0, r5
    5f32:	f002 f857 	bl	7fe4 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mem_slab, free, slab);
	if (slab->free_list == NULL && IS_ENABLED(CONFIG_MULTITHREADING)) {
    5f36:	f8d4 8018 	ldr.w	r8, [r4, #24]
    5f3a:	f1b8 0f00 	cmp.w	r8, #0
    5f3e:	d10f      	bne.n	5f60 <k_mem_slab_free+0x70>
		struct k_thread *pending_thread = z_unpend_first_thread(&slab->wait_q);
    5f40:	4620      	mov	r0, r4
    5f42:	f001 faed 	bl	7520 <z_unpend_first_thread>

		if (pending_thread != NULL) {
    5f46:	b158      	cbz	r0, 5f60 <k_mem_slab_free+0x70>
			SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

			z_thread_return_value_set_with_data(pending_thread, 0, *mem);
    5f48:	6832      	ldr	r2, [r6, #0]
z_thread_return_value_set_with_data(struct k_thread *thread,
				   unsigned int value,
				   void *data)
{
	arch_thread_return_value_set(thread, value);
	thread->base.swap_data = data;
    5f4a:	6142      	str	r2, [r0, #20]
}

static ALWAYS_INLINE void
arch_thread_return_value_set(struct k_thread *thread, unsigned int value)
{
	thread->arch.swap_return_value = value;
    5f4c:	f8c0 807c 	str.w	r8, [r0, #124]	; 0x7c
			z_ready_thread(pending_thread);
    5f50:	f000 ff36 	bl	6dc0 <z_ready_thread>
			z_reschedule(&slab->lock, key);
    5f54:	4639      	mov	r1, r7
    5f56:	4628      	mov	r0, r5
	slab->num_used--;

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mem_slab, free, slab);

	k_spin_unlock(&slab->lock, key);
}
    5f58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
			z_reschedule(&slab->lock, key);
    5f5c:	f000 bc90 	b.w	6880 <z_reschedule>
	**(char ***) mem = slab->free_list;
    5f60:	6833      	ldr	r3, [r6, #0]
    5f62:	69a2      	ldr	r2, [r4, #24]
    5f64:	601a      	str	r2, [r3, #0]
	slab->free_list = *(char **) mem;
    5f66:	6833      	ldr	r3, [r6, #0]
    5f68:	61a3      	str	r3, [r4, #24]
	slab->num_used--;
    5f6a:	69e3      	ldr	r3, [r4, #28]
    5f6c:	3b01      	subs	r3, #1
    5f6e:	61e3      	str	r3, [r4, #28]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    5f70:	4628      	mov	r0, r5
    5f72:	f002 f827 	bl	7fc4 <z_spin_unlock_valid>
    5f76:	b968      	cbnz	r0, 5f94 <k_mem_slab_free+0xa4>
    5f78:	4a09      	ldr	r2, [pc, #36]	; (5fa0 <k_mem_slab_free+0xb0>)
    5f7a:	490d      	ldr	r1, [pc, #52]	; (5fb0 <k_mem_slab_free+0xc0>)
    5f7c:	480a      	ldr	r0, [pc, #40]	; (5fa8 <k_mem_slab_free+0xb8>)
    5f7e:	23ac      	movs	r3, #172	; 0xac
    5f80:	f003 fc31 	bl	97e6 <printk>
    5f84:	480b      	ldr	r0, [pc, #44]	; (5fb4 <k_mem_slab_free+0xc4>)
    5f86:	4629      	mov	r1, r5
    5f88:	f003 fc2d 	bl	97e6 <printk>
    5f8c:	4804      	ldr	r0, [pc, #16]	; (5fa0 <k_mem_slab_free+0xb0>)
    5f8e:	21ac      	movs	r1, #172	; 0xac
    5f90:	f003 fa3a 	bl	9408 <assert_post_action>
	__asm__ volatile(
    5f94:	f387 8811 	msr	BASEPRI, r7
    5f98:	f3bf 8f6f 	isb	sy
}
    5f9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5fa0:	0000aa30 	.word	0x0000aa30
    5fa4:	0000aa82 	.word	0x0000aa82
    5fa8:	0000a76d 	.word	0x0000a76d
    5fac:	0000aa97 	.word	0x0000aa97
    5fb0:	0000aa56 	.word	0x0000aa56
    5fb4:	0000aa6d 	.word	0x0000aa6d

00005fb8 <z_impl_k_mutex_lock>:
	}
	return false;
}

int z_impl_k_mutex_lock(struct k_mutex *mutex, k_timeout_t timeout)
{
    5fb8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    5fbc:	4604      	mov	r4, r0
    5fbe:	4616      	mov	r6, r2
    5fc0:	461f      	mov	r7, r3
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    5fc2:	f3ef 8305 	mrs	r3, IPSR
	int new_prio;
	k_spinlock_key_t key;
	bool resched = false;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    5fc6:	b163      	cbz	r3, 5fe2 <z_impl_k_mutex_lock+0x2a>
    5fc8:	4970      	ldr	r1, [pc, #448]	; (618c <z_impl_k_mutex_lock+0x1d4>)
    5fca:	4a71      	ldr	r2, [pc, #452]	; (6190 <z_impl_k_mutex_lock+0x1d8>)
    5fcc:	4871      	ldr	r0, [pc, #452]	; (6194 <z_impl_k_mutex_lock+0x1dc>)
    5fce:	2365      	movs	r3, #101	; 0x65
    5fd0:	f003 fc09 	bl	97e6 <printk>
    5fd4:	4870      	ldr	r0, [pc, #448]	; (6198 <z_impl_k_mutex_lock+0x1e0>)
    5fd6:	f003 fc06 	bl	97e6 <printk>
    5fda:	486d      	ldr	r0, [pc, #436]	; (6190 <z_impl_k_mutex_lock+0x1d8>)
    5fdc:	2165      	movs	r1, #101	; 0x65
    5fde:	f003 fa13 	bl	9408 <assert_post_action>
	__asm__ volatile(
    5fe2:	f04f 0320 	mov.w	r3, #32
    5fe6:	f3ef 8811 	mrs	r8, BASEPRI
    5fea:	f383 8812 	msr	BASEPRI_MAX, r3
    5fee:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    5ff2:	486a      	ldr	r0, [pc, #424]	; (619c <z_impl_k_mutex_lock+0x1e4>)
    5ff4:	f001 ffd8 	bl	7fa8 <z_spin_lock_valid>
    5ff8:	b968      	cbnz	r0, 6016 <z_impl_k_mutex_lock+0x5e>
    5ffa:	4a69      	ldr	r2, [pc, #420]	; (61a0 <z_impl_k_mutex_lock+0x1e8>)
    5ffc:	4969      	ldr	r1, [pc, #420]	; (61a4 <z_impl_k_mutex_lock+0x1ec>)
    5ffe:	4865      	ldr	r0, [pc, #404]	; (6194 <z_impl_k_mutex_lock+0x1dc>)
    6000:	2381      	movs	r3, #129	; 0x81
    6002:	f003 fbf0 	bl	97e6 <printk>
    6006:	4965      	ldr	r1, [pc, #404]	; (619c <z_impl_k_mutex_lock+0x1e4>)
    6008:	4867      	ldr	r0, [pc, #412]	; (61a8 <z_impl_k_mutex_lock+0x1f0>)
    600a:	f003 fbec 	bl	97e6 <printk>
    600e:	4864      	ldr	r0, [pc, #400]	; (61a0 <z_impl_k_mutex_lock+0x1e8>)
    6010:	2181      	movs	r1, #129	; 0x81
    6012:	f003 f9f9 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    6016:	4861      	ldr	r0, [pc, #388]	; (619c <z_impl_k_mutex_lock+0x1e4>)
    6018:	f001 ffe4 	bl	7fe4 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, lock, mutex, timeout);

	key = k_spin_lock(&lock);

	if (likely((mutex->lock_count == 0U) || (mutex->owner == _current))) {
    601c:	68e3      	ldr	r3, [r4, #12]
    601e:	4a63      	ldr	r2, [pc, #396]	; (61ac <z_impl_k_mutex_lock+0x1f4>)
    6020:	b1fb      	cbz	r3, 6062 <z_impl_k_mutex_lock+0xaa>
    6022:	68a0      	ldr	r0, [r4, #8]
    6024:	6891      	ldr	r1, [r2, #8]
    6026:	4288      	cmp	r0, r1
    6028:	d03d      	beq.n	60a6 <z_impl_k_mutex_lock+0xee>
		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, 0);

		return 0;
	}

	if (unlikely(K_TIMEOUT_EQ(timeout, K_NO_WAIT))) {
    602a:	ea56 0307 	orrs.w	r3, r6, r7
    602e:	d13c      	bne.n	60aa <z_impl_k_mutex_lock+0xf2>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6030:	485a      	ldr	r0, [pc, #360]	; (619c <z_impl_k_mutex_lock+0x1e4>)
    6032:	f001 ffc7 	bl	7fc4 <z_spin_unlock_valid>
    6036:	b968      	cbnz	r0, 6054 <z_impl_k_mutex_lock+0x9c>
    6038:	4a59      	ldr	r2, [pc, #356]	; (61a0 <z_impl_k_mutex_lock+0x1e8>)
    603a:	495d      	ldr	r1, [pc, #372]	; (61b0 <z_impl_k_mutex_lock+0x1f8>)
    603c:	4855      	ldr	r0, [pc, #340]	; (6194 <z_impl_k_mutex_lock+0x1dc>)
    603e:	23ac      	movs	r3, #172	; 0xac
    6040:	f003 fbd1 	bl	97e6 <printk>
    6044:	4955      	ldr	r1, [pc, #340]	; (619c <z_impl_k_mutex_lock+0x1e4>)
    6046:	485b      	ldr	r0, [pc, #364]	; (61b4 <z_impl_k_mutex_lock+0x1fc>)
    6048:	f003 fbcd 	bl	97e6 <printk>
    604c:	4854      	ldr	r0, [pc, #336]	; (61a0 <z_impl_k_mutex_lock+0x1e8>)
    604e:	21ac      	movs	r1, #172	; 0xac
    6050:	f003 f9da 	bl	9408 <assert_post_action>
	__asm__ volatile(
    6054:	f388 8811 	msr	BASEPRI, r8
    6058:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EBUSY);

		return -EBUSY;
    605c:	f06f 000f 	mvn.w	r0, #15
    6060:	e01e      	b.n	60a0 <z_impl_k_mutex_lock+0xe8>
					_current->base.prio :
    6062:	6891      	ldr	r1, [r2, #8]
    6064:	f991 100e 	ldrsb.w	r1, [r1, #14]
    6068:	484c      	ldr	r0, [pc, #304]	; (619c <z_impl_k_mutex_lock+0x1e4>)
		mutex->owner_orig_prio = (mutex->lock_count == 0U) ?
    606a:	6121      	str	r1, [r4, #16]
		mutex->lock_count++;
    606c:	3301      	adds	r3, #1
    606e:	60e3      	str	r3, [r4, #12]
		mutex->owner = _current;
    6070:	6893      	ldr	r3, [r2, #8]
    6072:	60a3      	str	r3, [r4, #8]
    6074:	f001 ffa6 	bl	7fc4 <z_spin_unlock_valid>
    6078:	b968      	cbnz	r0, 6096 <z_impl_k_mutex_lock+0xde>
    607a:	4a49      	ldr	r2, [pc, #292]	; (61a0 <z_impl_k_mutex_lock+0x1e8>)
    607c:	494c      	ldr	r1, [pc, #304]	; (61b0 <z_impl_k_mutex_lock+0x1f8>)
    607e:	4845      	ldr	r0, [pc, #276]	; (6194 <z_impl_k_mutex_lock+0x1dc>)
    6080:	23ac      	movs	r3, #172	; 0xac
    6082:	f003 fbb0 	bl	97e6 <printk>
    6086:	4945      	ldr	r1, [pc, #276]	; (619c <z_impl_k_mutex_lock+0x1e4>)
    6088:	484a      	ldr	r0, [pc, #296]	; (61b4 <z_impl_k_mutex_lock+0x1fc>)
    608a:	f003 fbac 	bl	97e6 <printk>
    608e:	4844      	ldr	r0, [pc, #272]	; (61a0 <z_impl_k_mutex_lock+0x1e8>)
    6090:	21ac      	movs	r1, #172	; 0xac
    6092:	f003 f9b9 	bl	9408 <assert_post_action>
    6096:	f388 8811 	msr	BASEPRI, r8
    609a:	f3bf 8f6f 	isb	sy
		return 0;
    609e:	2000      	movs	r0, #0
	}

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, lock, mutex, timeout, -EAGAIN);

	return -EAGAIN;
}
    60a0:	b002      	add	sp, #8
    60a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					_current->base.prio :
    60a6:	6921      	ldr	r1, [r4, #16]
    60a8:	e7de      	b.n	6068 <z_impl_k_mutex_lock+0xb0>
	new_prio = new_prio_for_inheritance(_current->base.prio,
    60aa:	f991 100e 	ldrsb.w	r1, [r1, #14]
    60ae:	f990 300e 	ldrsb.w	r3, [r0, #14]
	thread->base.thread_state &= ~states;
}

static inline bool z_is_under_prio_ceiling(int prio)
{
	return prio >= CONFIG_PRIORITY_CEILING;
    60b2:	4299      	cmp	r1, r3
    60b4:	bfa8      	it	ge
    60b6:	4619      	movge	r1, r3
    60b8:	f06f 027e 	mvn.w	r2, #126	; 0x7e
    60bc:	4291      	cmp	r1, r2
    60be:	bfb8      	it	lt
    60c0:	4611      	movlt	r1, r2
	if (z_is_prio_higher(new_prio, mutex->owner->base.prio)) {
    60c2:	428b      	cmp	r3, r1
    60c4:	dd44      	ble.n	6150 <z_impl_k_mutex_lock+0x198>
		return z_set_prio(mutex->owner, new_prio);
    60c6:	f001 f85d 	bl	7184 <z_set_prio>
    60ca:	4605      	mov	r5, r0
	int got_mutex = z_pend_curr(&lock, key, &mutex->wait_q, timeout);
    60cc:	e9cd 6700 	strd	r6, r7, [sp]
    60d0:	4832      	ldr	r0, [pc, #200]	; (619c <z_impl_k_mutex_lock+0x1e4>)
    60d2:	4622      	mov	r2, r4
    60d4:	4641      	mov	r1, r8
    60d6:	f001 f825 	bl	7124 <z_pend_curr>
	if (got_mutex == 0) {
    60da:	2800      	cmp	r0, #0
    60dc:	d0e0      	beq.n	60a0 <z_impl_k_mutex_lock+0xe8>
	__asm__ volatile(
    60de:	f04f 0320 	mov.w	r3, #32
    60e2:	f3ef 8611 	mrs	r6, BASEPRI
    60e6:	f383 8812 	msr	BASEPRI_MAX, r3
    60ea:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    60ee:	482b      	ldr	r0, [pc, #172]	; (619c <z_impl_k_mutex_lock+0x1e4>)
    60f0:	f001 ff5a 	bl	7fa8 <z_spin_lock_valid>
    60f4:	b968      	cbnz	r0, 6112 <z_impl_k_mutex_lock+0x15a>
    60f6:	4a2a      	ldr	r2, [pc, #168]	; (61a0 <z_impl_k_mutex_lock+0x1e8>)
    60f8:	492a      	ldr	r1, [pc, #168]	; (61a4 <z_impl_k_mutex_lock+0x1ec>)
    60fa:	4826      	ldr	r0, [pc, #152]	; (6194 <z_impl_k_mutex_lock+0x1dc>)
    60fc:	2381      	movs	r3, #129	; 0x81
    60fe:	f003 fb72 	bl	97e6 <printk>
    6102:	4926      	ldr	r1, [pc, #152]	; (619c <z_impl_k_mutex_lock+0x1e4>)
    6104:	4828      	ldr	r0, [pc, #160]	; (61a8 <z_impl_k_mutex_lock+0x1f0>)
    6106:	f003 fb6e 	bl	97e6 <printk>
    610a:	4825      	ldr	r0, [pc, #148]	; (61a0 <z_impl_k_mutex_lock+0x1e8>)
    610c:	2181      	movs	r1, #129	; 0x81
    610e:	f003 f97b 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    6112:	4822      	ldr	r0, [pc, #136]	; (619c <z_impl_k_mutex_lock+0x1e4>)
    6114:	f001 ff66 	bl	7fe4 <z_spin_lock_set_owner>
 * @return true if empty, false otherwise
 */

static inline bool sys_dlist_is_empty(sys_dlist_t *list)
{
	return list->head == list;
    6118:	6823      	ldr	r3, [r4, #0]
    611a:	6921      	ldr	r1, [r4, #16]
 * @return a pointer to the head element, NULL if list is empty
 */

static inline sys_dnode_t *sys_dlist_peek_head(sys_dlist_t *list)
{
	return sys_dlist_is_empty(list) ? NULL : list->head;
    611c:	429c      	cmp	r4, r3
    611e:	d00a      	beq.n	6136 <z_impl_k_mutex_lock+0x17e>
		new_prio_for_inheritance(waiter->base.prio, mutex->owner_orig_prio) :
    6120:	b14b      	cbz	r3, 6136 <z_impl_k_mutex_lock+0x17e>
    6122:	f993 300e 	ldrsb.w	r3, [r3, #14]
    6126:	4299      	cmp	r1, r3
    6128:	bfa8      	it	ge
    612a:	4619      	movge	r1, r3
    612c:	f06f 037e 	mvn.w	r3, #126	; 0x7e
    6130:	4299      	cmp	r1, r3
    6132:	bfb8      	it	lt
    6134:	4619      	movlt	r1, r3
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    6136:	68a0      	ldr	r0, [r4, #8]
	if (mutex->owner->base.prio != new_prio) {
    6138:	f990 300e 	ldrsb.w	r3, [r0, #14]
    613c:	4299      	cmp	r1, r3
    613e:	d109      	bne.n	6154 <z_impl_k_mutex_lock+0x19c>
	if (resched) {
    6140:	b16d      	cbz	r5, 615e <z_impl_k_mutex_lock+0x1a6>
		z_reschedule(&lock, key);
    6142:	4816      	ldr	r0, [pc, #88]	; (619c <z_impl_k_mutex_lock+0x1e4>)
    6144:	4631      	mov	r1, r6
    6146:	f000 fb9b 	bl	6880 <z_reschedule>
	return -EAGAIN;
    614a:	f06f 000a 	mvn.w	r0, #10
    614e:	e7a7      	b.n	60a0 <z_impl_k_mutex_lock+0xe8>
	bool resched = false;
    6150:	2500      	movs	r5, #0
    6152:	e7bb      	b.n	60cc <z_impl_k_mutex_lock+0x114>
		return z_set_prio(mutex->owner, new_prio);
    6154:	f001 f816 	bl	7184 <z_set_prio>
	resched = adjust_owner_prio(mutex, new_prio) || resched;
    6158:	2800      	cmp	r0, #0
    615a:	d1f2      	bne.n	6142 <z_impl_k_mutex_lock+0x18a>
    615c:	e7f0      	b.n	6140 <z_impl_k_mutex_lock+0x188>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    615e:	480f      	ldr	r0, [pc, #60]	; (619c <z_impl_k_mutex_lock+0x1e4>)
    6160:	f001 ff30 	bl	7fc4 <z_spin_unlock_valid>
    6164:	b968      	cbnz	r0, 6182 <z_impl_k_mutex_lock+0x1ca>
    6166:	4a0e      	ldr	r2, [pc, #56]	; (61a0 <z_impl_k_mutex_lock+0x1e8>)
    6168:	4911      	ldr	r1, [pc, #68]	; (61b0 <z_impl_k_mutex_lock+0x1f8>)
    616a:	480a      	ldr	r0, [pc, #40]	; (6194 <z_impl_k_mutex_lock+0x1dc>)
    616c:	23ac      	movs	r3, #172	; 0xac
    616e:	f003 fb3a 	bl	97e6 <printk>
    6172:	490a      	ldr	r1, [pc, #40]	; (619c <z_impl_k_mutex_lock+0x1e4>)
    6174:	480f      	ldr	r0, [pc, #60]	; (61b4 <z_impl_k_mutex_lock+0x1fc>)
    6176:	f003 fb36 	bl	97e6 <printk>
    617a:	4809      	ldr	r0, [pc, #36]	; (61a0 <z_impl_k_mutex_lock+0x1e8>)
    617c:	21ac      	movs	r1, #172	; 0xac
    617e:	f003 f943 	bl	9408 <assert_post_action>
	__asm__ volatile(
    6182:	f386 8811 	msr	BASEPRI, r6
    6186:	f3bf 8f6f 	isb	sy
    618a:	e7de      	b.n	614a <z_impl_k_mutex_lock+0x192>
    618c:	0000b3de 	.word	0x0000b3de
    6190:	0000b3bc 	.word	0x0000b3bc
    6194:	0000a76d 	.word	0x0000a76d
    6198:	0000b3f0 	.word	0x0000b3f0
    619c:	20000cd8 	.word	0x20000cd8
    61a0:	0000aa30 	.word	0x0000aa30
    61a4:	0000aa82 	.word	0x0000aa82
    61a8:	0000aa97 	.word	0x0000aa97
    61ac:	20000cb0 	.word	0x20000cb0
    61b0:	0000aa56 	.word	0x0000aa56
    61b4:	0000aa6d 	.word	0x0000aa6d

000061b8 <z_impl_k_mutex_unlock>:
}
#include <syscalls/k_mutex_lock_mrsh.c>
#endif

int z_impl_k_mutex_unlock(struct k_mutex *mutex)
{
    61b8:	b538      	push	{r3, r4, r5, lr}
    61ba:	4604      	mov	r4, r0
    61bc:	f3ef 8305 	mrs	r3, IPSR
	struct k_thread *new_owner;

	__ASSERT(!arch_is_in_isr(), "mutexes cannot be used inside ISRs");
    61c0:	b163      	cbz	r3, 61dc <z_impl_k_mutex_unlock+0x24>
    61c2:	4952      	ldr	r1, [pc, #328]	; (630c <z_impl_k_mutex_unlock+0x154>)
    61c4:	4a52      	ldr	r2, [pc, #328]	; (6310 <z_impl_k_mutex_unlock+0x158>)
    61c6:	4853      	ldr	r0, [pc, #332]	; (6314 <z_impl_k_mutex_unlock+0x15c>)
    61c8:	23c7      	movs	r3, #199	; 0xc7
    61ca:	f003 fb0c 	bl	97e6 <printk>
    61ce:	4852      	ldr	r0, [pc, #328]	; (6318 <z_impl_k_mutex_unlock+0x160>)
    61d0:	f003 fb09 	bl	97e6 <printk>
    61d4:	484e      	ldr	r0, [pc, #312]	; (6310 <z_impl_k_mutex_unlock+0x158>)
    61d6:	21c7      	movs	r1, #199	; 0xc7
    61d8:	f003 f916 	bl	9408 <assert_post_action>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_mutex, unlock, mutex);

	CHECKIF(mutex->owner == NULL) {
    61dc:	68a3      	ldr	r3, [r4, #8]
    61de:	2b00      	cmp	r3, #0
    61e0:	f000 808d 	beq.w	62fe <z_impl_k_mutex_unlock+0x146>
		return -EINVAL;
	}
	/*
	 * The current thread does not own the mutex.
	 */
	CHECKIF(mutex->owner != _current) {
    61e4:	4d4d      	ldr	r5, [pc, #308]	; (631c <z_impl_k_mutex_unlock+0x164>)
    61e6:	68aa      	ldr	r2, [r5, #8]
    61e8:	4293      	cmp	r3, r2
    61ea:	f040 808b 	bne.w	6304 <z_impl_k_mutex_unlock+0x14c>
	 * Attempt to unlock a mutex which is unlocked. mutex->lock_count
	 * cannot be zero if the current thread is equal to mutex->owner,
	 * therefore no underflow check is required. Use assert to catch
	 * undefined behavior.
	 */
	__ASSERT_NO_MSG(mutex->lock_count > 0U);
    61ee:	68e3      	ldr	r3, [r4, #12]
    61f0:	b94b      	cbnz	r3, 6206 <z_impl_k_mutex_unlock+0x4e>
    61f2:	494b      	ldr	r1, [pc, #300]	; (6320 <z_impl_k_mutex_unlock+0x168>)
    61f4:	4847      	ldr	r0, [pc, #284]	; (6314 <z_impl_k_mutex_unlock+0x15c>)
    61f6:	4a46      	ldr	r2, [pc, #280]	; (6310 <z_impl_k_mutex_unlock+0x158>)
    61f8:	23df      	movs	r3, #223	; 0xdf
    61fa:	f003 faf4 	bl	97e6 <printk>
    61fe:	4844      	ldr	r0, [pc, #272]	; (6310 <z_impl_k_mutex_unlock+0x158>)
    6200:	21df      	movs	r1, #223	; 0xdf
    6202:	f003 f901 	bl	9408 <assert_post_action>
    6206:	f3ef 8305 	mrs	r3, IPSR
	}
}

static inline void z_sched_lock(void)
{
	__ASSERT(!arch_is_in_isr(), "");
    620a:	b163      	cbz	r3, 6226 <z_impl_k_mutex_unlock+0x6e>
    620c:	493f      	ldr	r1, [pc, #252]	; (630c <z_impl_k_mutex_unlock+0x154>)
    620e:	4a45      	ldr	r2, [pc, #276]	; (6324 <z_impl_k_mutex_unlock+0x16c>)
    6210:	4840      	ldr	r0, [pc, #256]	; (6314 <z_impl_k_mutex_unlock+0x15c>)
    6212:	23fd      	movs	r3, #253	; 0xfd
    6214:	f003 fae7 	bl	97e6 <printk>
    6218:	4843      	ldr	r0, [pc, #268]	; (6328 <z_impl_k_mutex_unlock+0x170>)
    621a:	f003 fae4 	bl	97e6 <printk>
    621e:	4841      	ldr	r0, [pc, #260]	; (6324 <z_impl_k_mutex_unlock+0x16c>)
    6220:	21fd      	movs	r1, #253	; 0xfd
    6222:	f003 f8f1 	bl	9408 <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    6226:	68ab      	ldr	r3, [r5, #8]
    6228:	7bdb      	ldrb	r3, [r3, #15]
    622a:	2b01      	cmp	r3, #1
    622c:	d10c      	bne.n	6248 <z_impl_k_mutex_unlock+0x90>
    622e:	493f      	ldr	r1, [pc, #252]	; (632c <z_impl_k_mutex_unlock+0x174>)
    6230:	4a3c      	ldr	r2, [pc, #240]	; (6324 <z_impl_k_mutex_unlock+0x16c>)
    6232:	4838      	ldr	r0, [pc, #224]	; (6314 <z_impl_k_mutex_unlock+0x15c>)
    6234:	23fe      	movs	r3, #254	; 0xfe
    6236:	f003 fad6 	bl	97e6 <printk>
    623a:	483b      	ldr	r0, [pc, #236]	; (6328 <z_impl_k_mutex_unlock+0x170>)
    623c:	f003 fad3 	bl	97e6 <printk>
    6240:	4838      	ldr	r0, [pc, #224]	; (6324 <z_impl_k_mutex_unlock+0x16c>)
    6242:	21fe      	movs	r1, #254	; 0xfe
    6244:	f003 f8e0 	bl	9408 <assert_post_action>

	--_current->base.sched_locked;
    6248:	68aa      	ldr	r2, [r5, #8]
    624a:	7bd3      	ldrb	r3, [r2, #15]
    624c:	3b01      	subs	r3, #1
    624e:	73d3      	strb	r3, [r2, #15]

	/*
	 * If we are the owner and count is greater than 1, then decrement
	 * the count and return and keep current thread as the owner.
	 */
	if (mutex->lock_count > 1U) {
    6250:	68e3      	ldr	r3, [r4, #12]
    6252:	2b01      	cmp	r3, #1
    6254:	d905      	bls.n	6262 <z_impl_k_mutex_unlock+0xaa>
		mutex->lock_count--;
    6256:	3b01      	subs	r3, #1
    6258:	60e3      	str	r3, [r4, #12]


k_mutex_unlock_return:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_mutex, unlock, mutex, 0);

	k_sched_unlock();
    625a:	f001 f899 	bl	7390 <k_sched_unlock>

	return 0;
    625e:	2000      	movs	r0, #0
}
    6260:	bd38      	pop	{r3, r4, r5, pc}
	__asm__ volatile(
    6262:	f04f 0320 	mov.w	r3, #32
    6266:	f3ef 8511 	mrs	r5, BASEPRI
    626a:	f383 8812 	msr	BASEPRI_MAX, r3
    626e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6272:	482f      	ldr	r0, [pc, #188]	; (6330 <z_impl_k_mutex_unlock+0x178>)
    6274:	f001 fe98 	bl	7fa8 <z_spin_lock_valid>
    6278:	b968      	cbnz	r0, 6296 <z_impl_k_mutex_unlock+0xde>
    627a:	4a2e      	ldr	r2, [pc, #184]	; (6334 <z_impl_k_mutex_unlock+0x17c>)
    627c:	492e      	ldr	r1, [pc, #184]	; (6338 <z_impl_k_mutex_unlock+0x180>)
    627e:	4825      	ldr	r0, [pc, #148]	; (6314 <z_impl_k_mutex_unlock+0x15c>)
    6280:	2381      	movs	r3, #129	; 0x81
    6282:	f003 fab0 	bl	97e6 <printk>
    6286:	492a      	ldr	r1, [pc, #168]	; (6330 <z_impl_k_mutex_unlock+0x178>)
    6288:	482c      	ldr	r0, [pc, #176]	; (633c <z_impl_k_mutex_unlock+0x184>)
    628a:	f003 faac 	bl	97e6 <printk>
    628e:	4829      	ldr	r0, [pc, #164]	; (6334 <z_impl_k_mutex_unlock+0x17c>)
    6290:	2181      	movs	r1, #129	; 0x81
    6292:	f003 f8b9 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    6296:	4826      	ldr	r0, [pc, #152]	; (6330 <z_impl_k_mutex_unlock+0x178>)
    6298:	f001 fea4 	bl	7fe4 <z_spin_lock_set_owner>
	adjust_owner_prio(mutex, mutex->owner_orig_prio);
    629c:	68a0      	ldr	r0, [r4, #8]
    629e:	6921      	ldr	r1, [r4, #16]
	if (mutex->owner->base.prio != new_prio) {
    62a0:	f990 300e 	ldrsb.w	r3, [r0, #14]
    62a4:	4299      	cmp	r1, r3
    62a6:	d001      	beq.n	62ac <z_impl_k_mutex_unlock+0xf4>
		return z_set_prio(mutex->owner, new_prio);
    62a8:	f000 ff6c 	bl	7184 <z_set_prio>
	new_owner = z_unpend_first_thread(&mutex->wait_q);
    62ac:	4620      	mov	r0, r4
    62ae:	f001 f937 	bl	7520 <z_unpend_first_thread>
	mutex->owner = new_owner;
    62b2:	60a0      	str	r0, [r4, #8]
	if (new_owner != NULL) {
    62b4:	b158      	cbz	r0, 62ce <z_impl_k_mutex_unlock+0x116>
		mutex->owner_orig_prio = new_owner->base.prio;
    62b6:	f990 200e 	ldrsb.w	r2, [r0, #14]
    62ba:	6122      	str	r2, [r4, #16]
    62bc:	2200      	movs	r2, #0
    62be:	67c2      	str	r2, [r0, #124]	; 0x7c
		z_ready_thread(new_owner);
    62c0:	f000 fd7e 	bl	6dc0 <z_ready_thread>
		z_reschedule(&lock, key);
    62c4:	481a      	ldr	r0, [pc, #104]	; (6330 <z_impl_k_mutex_unlock+0x178>)
    62c6:	4629      	mov	r1, r5
    62c8:	f000 fada 	bl	6880 <z_reschedule>
    62cc:	e7c5      	b.n	625a <z_impl_k_mutex_unlock+0xa2>
		mutex->lock_count = 0U;
    62ce:	60e0      	str	r0, [r4, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    62d0:	4817      	ldr	r0, [pc, #92]	; (6330 <z_impl_k_mutex_unlock+0x178>)
    62d2:	f001 fe77 	bl	7fc4 <z_spin_unlock_valid>
    62d6:	b968      	cbnz	r0, 62f4 <z_impl_k_mutex_unlock+0x13c>
    62d8:	4a16      	ldr	r2, [pc, #88]	; (6334 <z_impl_k_mutex_unlock+0x17c>)
    62da:	4919      	ldr	r1, [pc, #100]	; (6340 <z_impl_k_mutex_unlock+0x188>)
    62dc:	480d      	ldr	r0, [pc, #52]	; (6314 <z_impl_k_mutex_unlock+0x15c>)
    62de:	23ac      	movs	r3, #172	; 0xac
    62e0:	f003 fa81 	bl	97e6 <printk>
    62e4:	4912      	ldr	r1, [pc, #72]	; (6330 <z_impl_k_mutex_unlock+0x178>)
    62e6:	4817      	ldr	r0, [pc, #92]	; (6344 <z_impl_k_mutex_unlock+0x18c>)
    62e8:	f003 fa7d 	bl	97e6 <printk>
    62ec:	4811      	ldr	r0, [pc, #68]	; (6334 <z_impl_k_mutex_unlock+0x17c>)
    62ee:	21ac      	movs	r1, #172	; 0xac
    62f0:	f003 f88a 	bl	9408 <assert_post_action>
	__asm__ volatile(
    62f4:	f385 8811 	msr	BASEPRI, r5
    62f8:	f3bf 8f6f 	isb	sy
    62fc:	e7ad      	b.n	625a <z_impl_k_mutex_unlock+0xa2>
		return -EINVAL;
    62fe:	f06f 0015 	mvn.w	r0, #21
    6302:	e7ad      	b.n	6260 <z_impl_k_mutex_unlock+0xa8>
		return -EPERM;
    6304:	f04f 30ff 	mov.w	r0, #4294967295
    6308:	e7aa      	b.n	6260 <z_impl_k_mutex_unlock+0xa8>
    630a:	bf00      	nop
    630c:	0000b3de 	.word	0x0000b3de
    6310:	0000b3bc 	.word	0x0000b3bc
    6314:	0000a76d 	.word	0x0000a76d
    6318:	0000b3f0 	.word	0x0000b3f0
    631c:	20000cb0 	.word	0x20000cb0
    6320:	0000b415 	.word	0x0000b415
    6324:	0000b42c 	.word	0x0000b42c
    6328:	0000b457 	.word	0x0000b457
    632c:	0000b45a 	.word	0x0000b45a
    6330:	20000cd8 	.word	0x20000cd8
    6334:	0000aa30 	.word	0x0000aa30
    6338:	0000aa82 	.word	0x0000aa82
    633c:	0000aa97 	.word	0x0000aa97
    6340:	0000aa56 	.word	0x0000aa56
    6344:	0000aa6d 	.word	0x0000aa6d

00006348 <signal_poll_event>:
#include <syscalls/k_poll_mrsh.c>
#endif

/* must be called with interrupts locked */
static int signal_poll_event(struct k_poll_event *event, uint32_t state)
{
    6348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	struct z_poller *poller = event->poller;
    634c:	6884      	ldr	r4, [r0, #8]
{
    634e:	4605      	mov	r5, r0
    6350:	460e      	mov	r6, r1
	int retcode = 0;

	if (poller != NULL) {
    6352:	b1d4      	cbz	r4, 638a <signal_poll_event+0x42>
		if (poller->mode == MODE_POLL) {
    6354:	7863      	ldrb	r3, [r4, #1]
    6356:	2b01      	cmp	r3, #1
    6358:	d14b      	bne.n	63f2 <signal_poll_event+0xaa>
	__ASSERT(thread != NULL, "poller should have a thread\n");
    635a:	f1b4 0760 	subs.w	r7, r4, #96	; 0x60
    635e:	d10e      	bne.n	637e <signal_poll_event+0x36>
    6360:	4a30      	ldr	r2, [pc, #192]	; (6424 <signal_poll_event+0xdc>)
    6362:	4931      	ldr	r1, [pc, #196]	; (6428 <signal_poll_event+0xe0>)
    6364:	4831      	ldr	r0, [pc, #196]	; (642c <signal_poll_event+0xe4>)
    6366:	23f9      	movs	r3, #249	; 0xf9
    6368:	f003 fa3d 	bl	97e6 <printk>
    636c:	4830      	ldr	r0, [pc, #192]	; (6430 <signal_poll_event+0xe8>)
    636e:	f003 fa3a 	bl	97e6 <printk>
    6372:	482c      	ldr	r0, [pc, #176]	; (6424 <signal_poll_event+0xdc>)
    6374:	21f9      	movs	r1, #249	; 0xf9
    6376:	f003 f847 	bl	9408 <assert_post_action>
	if (!z_is_thread_pending(thread)) {
    637a:	7b7b      	ldrb	r3, [r7, #13]
    637c:	deff      	udf	#255	; 0xff
    637e:	f814 3c53 	ldrb.w	r3, [r4, #-83]
    6382:	f013 0302 	ands.w	r3, r3, #2
    6386:	d10a      	bne.n	639e <signal_poll_event+0x56>
		} else {
			/* Poller is not poll or triggered mode. No action needed.*/
			;
		}

		poller->is_polling = false;
    6388:	7023      	strb	r3, [r4, #0]
	event->state |= state;
    638a:	68eb      	ldr	r3, [r5, #12]
    638c:	f3c3 3145 	ubfx	r1, r3, #13, #6
    6390:	430e      	orrs	r6, r1
	event->poller = NULL;
    6392:	2000      	movs	r0, #0
	event->state |= state;
    6394:	f366 3352 	bfi	r3, r6, #13, #6
	event->poller = NULL;
    6398:	60a8      	str	r0, [r5, #8]
	event->state |= state;
    639a:	60eb      	str	r3, [r5, #12]
			return retcode;
		}
	}

	set_event_ready(event, state);
	return retcode;
    639c:	e00d      	b.n	63ba <signal_poll_event+0x72>
	if (z_is_thread_timeout_expired(thread)) {
    639e:	e954 230e 	ldrd	r2, r3, [r4, #-56]	; 0x38
    63a2:	f04f 31ff 	mov.w	r1, #4294967295
    63a6:	f06f 0001 	mvn.w	r0, #1
    63aa:	428b      	cmp	r3, r1
    63ac:	bf08      	it	eq
    63ae:	4282      	cmpeq	r2, r0
    63b0:	d105      	bne.n	63be <signal_poll_event+0x76>
		poller->is_polling = false;
    63b2:	2300      	movs	r3, #0
    63b4:	7023      	strb	r3, [r4, #0]
		return -EAGAIN;
    63b6:	f06f 000a 	mvn.w	r0, #10
}
    63ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	z_unpend_thread(thread);
    63be:	4638      	mov	r0, r7
    63c0:	f000 fb5a 	bl	6a78 <z_unpend_thread>
	arch_thread_return_value_set(thread,
    63c4:	2e08      	cmp	r6, #8
    63c6:	bf0c      	ite	eq
    63c8:	f06f 0303 	mvneq.w	r3, #3
    63cc:	2300      	movne	r3, #0
    63ce:	61e3      	str	r3, [r4, #28]
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    63d0:	f814 3c53 	ldrb.w	r3, [r4, #-83]
    63d4:	06db      	lsls	r3, r3, #27
    63d6:	d104      	bne.n	63e2 <signal_poll_event+0x9a>
	if (!z_is_thread_ready(thread)) {
    63d8:	f854 8c48 	ldr.w	r8, [r4, #-72]
    63dc:	f1b8 0f00 	cmp.w	r8, #0
    63e0:	d001      	beq.n	63e6 <signal_poll_event+0x9e>
		poller->is_polling = false;
    63e2:	2300      	movs	r3, #0
    63e4:	e7d0      	b.n	6388 <signal_poll_event+0x40>
	z_ready_thread(thread);
    63e6:	4638      	mov	r0, r7
    63e8:	f000 fcea 	bl	6dc0 <z_ready_thread>
		poller->is_polling = false;
    63ec:	f884 8000 	strb.w	r8, [r4]
		if (retcode < 0) {
    63f0:	e7cb      	b.n	638a <signal_poll_event+0x42>
		} else if (poller->mode == MODE_TRIGGERED) {
    63f2:	2b02      	cmp	r3, #2
    63f4:	d1f5      	bne.n	63e2 <signal_poll_event+0x9a>
{
	struct z_poller *poller = event->poller;
	struct k_work_poll *twork =
		CONTAINER_OF(poller, struct k_work_poll, poller);

	if (poller->is_polling && twork->workq != NULL) {
    63f6:	7823      	ldrb	r3, [r4, #0]
    63f8:	2b00      	cmp	r3, #0
    63fa:	d0c6      	beq.n	638a <signal_poll_event+0x42>
    63fc:	f854 7c04 	ldr.w	r7, [r4, #-4]
    6400:	b177      	cbz	r7, 6420 <signal_poll_event+0xd8>
		struct k_work_q *work_q = twork->workq;

		z_abort_timeout(&twork->timeout);
    6402:	f1a4 0914 	sub.w	r9, r4, #20
    6406:	f104 0014 	add.w	r0, r4, #20
		twork->poll_result = 0;
    640a:	f04f 0800 	mov.w	r8, #0
		z_abort_timeout(&twork->timeout);
    640e:	f001 ff15 	bl	823c <z_abort_timeout>
		twork->poll_result = 0;
    6412:	f8c4 802c 	str.w	r8, [r4, #44]	; 0x2c
		k_work_submit_to_queue(work_q, &twork->work);
    6416:	4649      	mov	r1, r9
    6418:	4638      	mov	r0, r7
    641a:	f002 fb9d 	bl	8b58 <k_work_submit_to_queue>
    641e:	e7e5      	b.n	63ec <signal_poll_event+0xa4>
		poller->is_polling = false;
    6420:	7027      	strb	r7, [r4, #0]
		if (retcode < 0) {
    6422:	e7b2      	b.n	638a <signal_poll_event+0x42>
    6424:	0000b48b 	.word	0x0000b48b
    6428:	0000b586 	.word	0x0000b586
    642c:	0000a76d 	.word	0x0000a76d
    6430:	0000b59c 	.word	0x0000b59c

00006434 <z_impl_k_poll_signal_raise>:
{
    6434:	b570      	push	{r4, r5, r6, lr}
    6436:	4604      	mov	r4, r0
    6438:	460d      	mov	r5, r1
	__asm__ volatile(
    643a:	f04f 0320 	mov.w	r3, #32
    643e:	f3ef 8611 	mrs	r6, BASEPRI
    6442:	f383 8812 	msr	BASEPRI_MAX, r3
    6446:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    644a:	4821      	ldr	r0, [pc, #132]	; (64d0 <z_impl_k_poll_signal_raise+0x9c>)
    644c:	f001 fdac 	bl	7fa8 <z_spin_lock_valid>
    6450:	b968      	cbnz	r0, 646e <z_impl_k_poll_signal_raise+0x3a>
    6452:	4a20      	ldr	r2, [pc, #128]	; (64d4 <z_impl_k_poll_signal_raise+0xa0>)
    6454:	4920      	ldr	r1, [pc, #128]	; (64d8 <z_impl_k_poll_signal_raise+0xa4>)
    6456:	4821      	ldr	r0, [pc, #132]	; (64dc <z_impl_k_poll_signal_raise+0xa8>)
    6458:	2381      	movs	r3, #129	; 0x81
    645a:	f003 f9c4 	bl	97e6 <printk>
    645e:	491c      	ldr	r1, [pc, #112]	; (64d0 <z_impl_k_poll_signal_raise+0x9c>)
    6460:	481f      	ldr	r0, [pc, #124]	; (64e0 <z_impl_k_poll_signal_raise+0xac>)
    6462:	f003 f9c0 	bl	97e6 <printk>
    6466:	481b      	ldr	r0, [pc, #108]	; (64d4 <z_impl_k_poll_signal_raise+0xa0>)
    6468:	2181      	movs	r1, #129	; 0x81
    646a:	f002 ffcd 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    646e:	4818      	ldr	r0, [pc, #96]	; (64d0 <z_impl_k_poll_signal_raise+0x9c>)
    6470:	f001 fdb8 	bl	7fe4 <z_spin_lock_set_owner>
	return list->head == list;
    6474:	6820      	ldr	r0, [r4, #0]
	sig->result = result;
    6476:	60e5      	str	r5, [r4, #12]
	sig->signaled = 1U;
    6478:	2101      	movs	r1, #1

static inline sys_dnode_t *sys_dlist_get(sys_dlist_t *list)
{
	sys_dnode_t *node = NULL;

	if (!sys_dlist_is_empty(list)) {
    647a:	4284      	cmp	r4, r0
    647c:	60a1      	str	r1, [r4, #8]
    647e:	d117      	bne.n	64b0 <z_impl_k_poll_signal_raise+0x7c>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6480:	4813      	ldr	r0, [pc, #76]	; (64d0 <z_impl_k_poll_signal_raise+0x9c>)
    6482:	f001 fd9f 	bl	7fc4 <z_spin_unlock_valid>
    6486:	b968      	cbnz	r0, 64a4 <z_impl_k_poll_signal_raise+0x70>
    6488:	4a12      	ldr	r2, [pc, #72]	; (64d4 <z_impl_k_poll_signal_raise+0xa0>)
    648a:	4916      	ldr	r1, [pc, #88]	; (64e4 <z_impl_k_poll_signal_raise+0xb0>)
    648c:	4813      	ldr	r0, [pc, #76]	; (64dc <z_impl_k_poll_signal_raise+0xa8>)
    648e:	23ac      	movs	r3, #172	; 0xac
    6490:	f003 f9a9 	bl	97e6 <printk>
    6494:	490e      	ldr	r1, [pc, #56]	; (64d0 <z_impl_k_poll_signal_raise+0x9c>)
    6496:	4814      	ldr	r0, [pc, #80]	; (64e8 <z_impl_k_poll_signal_raise+0xb4>)
    6498:	f003 f9a5 	bl	97e6 <printk>
    649c:	480d      	ldr	r0, [pc, #52]	; (64d4 <z_impl_k_poll_signal_raise+0xa0>)
    649e:	21ac      	movs	r1, #172	; 0xac
    64a0:	f002 ffb2 	bl	9408 <assert_post_action>
	__asm__ volatile(
    64a4:	f386 8811 	msr	BASEPRI, r6
    64a8:	f3bf 8f6f 	isb	sy
		return 0;
    64ac:	2400      	movs	r4, #0
    64ae:	e00d      	b.n	64cc <z_impl_k_poll_signal_raise+0x98>
	sys_dnode_t *const next = node->next;
    64b0:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    64b4:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    64b6:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    64b8:	2300      	movs	r3, #0
	node->prev = NULL;
    64ba:	e9c0 3300 	strd	r3, r3, [r0]
	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
    64be:	f7ff ff43 	bl	6348 <signal_poll_event>
	z_reschedule(&lock, key);
    64c2:	4631      	mov	r1, r6
	int rc = signal_poll_event(poll_event, K_POLL_STATE_SIGNALED);
    64c4:	4604      	mov	r4, r0
	z_reschedule(&lock, key);
    64c6:	4802      	ldr	r0, [pc, #8]	; (64d0 <z_impl_k_poll_signal_raise+0x9c>)
    64c8:	f000 f9da 	bl	6880 <z_reschedule>
}
    64cc:	4620      	mov	r0, r4
    64ce:	bd70      	pop	{r4, r5, r6, pc}
    64d0:	20000cdc 	.word	0x20000cdc
    64d4:	0000aa30 	.word	0x0000aa30
    64d8:	0000aa82 	.word	0x0000aa82
    64dc:	0000a76d 	.word	0x0000a76d
    64e0:	0000aa97 	.word	0x0000aa97
    64e4:	0000aa56 	.word	0x0000aa56
    64e8:	0000aa6d 	.word	0x0000aa6d

000064ec <queue_insert>:
#include <syscalls/k_queue_cancel_wait_mrsh.c>
#endif

static int32_t queue_insert(struct k_queue *queue, void *prev, void *data,
			    bool alloc, bool is_append)
{
    64ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    64f0:	4604      	mov	r4, r0
    64f2:	f89d a020 	ldrb.w	sl, [sp, #32]
    64f6:	460e      	mov	r6, r1
    64f8:	4690      	mov	r8, r2
    64fa:	4699      	mov	r9, r3
	struct k_thread *first_pending_thread;
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
    64fc:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
    6500:	f04f 0320 	mov.w	r3, #32
    6504:	f3ef 8711 	mrs	r7, BASEPRI
    6508:	f383 8812 	msr	BASEPRI_MAX, r3
    650c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6510:	4628      	mov	r0, r5
    6512:	f001 fd49 	bl	7fa8 <z_spin_lock_valid>
    6516:	b968      	cbnz	r0, 6534 <queue_insert+0x48>
    6518:	4a3b      	ldr	r2, [pc, #236]	; (6608 <queue_insert+0x11c>)
    651a:	493c      	ldr	r1, [pc, #240]	; (660c <queue_insert+0x120>)
    651c:	483c      	ldr	r0, [pc, #240]	; (6610 <queue_insert+0x124>)
    651e:	2381      	movs	r3, #129	; 0x81
    6520:	f003 f961 	bl	97e6 <printk>
    6524:	483b      	ldr	r0, [pc, #236]	; (6614 <queue_insert+0x128>)
    6526:	4629      	mov	r1, r5
    6528:	f003 f95d 	bl	97e6 <printk>
    652c:	4836      	ldr	r0, [pc, #216]	; (6608 <queue_insert+0x11c>)
    652e:	2181      	movs	r1, #129	; 0x81
    6530:	f002 ff6a 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    6534:	4628      	mov	r0, r5
    6536:	f001 fd55 	bl	7fe4 <z_spin_lock_set_owner>

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_queue, queue_insert, queue, alloc);

	if (is_append) {
    653a:	f1ba 0f00 	cmp.w	sl, #0
    653e:	d000      	beq.n	6542 <queue_insert+0x56>
		prev = sys_sflist_peek_tail(&queue->data_q);
    6540:	6866      	ldr	r6, [r4, #4]
	}
	first_pending_thread = z_unpend_first_thread(&queue->wait_q);
    6542:	f104 000c 	add.w	r0, r4, #12
    6546:	f000 ffeb 	bl	7520 <z_unpend_first_thread>

	if (first_pending_thread != NULL) {
    654a:	b158      	cbz	r0, 6564 <queue_insert+0x78>
    654c:	2400      	movs	r4, #0
    654e:	67c4      	str	r4, [r0, #124]	; 0x7c
    6550:	f8c0 8014 	str.w	r8, [r0, #20]
	z_ready_thread(thread);
    6554:	f000 fc34 	bl	6dc0 <z_ready_thread>

	SYS_PORT_TRACING_OBJ_FUNC_BLOCKING(k_queue, queue_insert, queue, alloc, K_FOREVER);

	sys_sflist_insert(&queue->data_q, prev, data);
	handle_poll_events(queue, K_POLL_STATE_DATA_AVAILABLE);
	z_reschedule(&queue->lock, key);
    6558:	4628      	mov	r0, r5
    655a:	4639      	mov	r1, r7
    655c:	f000 f990 	bl	6880 <z_reschedule>

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, queue_insert, queue, alloc, 0);

	return 0;
    6560:	2000      	movs	r0, #0
    6562:	e01e      	b.n	65a2 <queue_insert+0xb6>
	if (alloc) {
    6564:	f1b9 0f00 	cmp.w	r9, #0
    6568:	d02d      	beq.n	65c6 <queue_insert+0xda>
	return z_thread_aligned_alloc(0, size);
    656a:	2108      	movs	r1, #8
    656c:	f002 fc26 	bl	8dbc <z_thread_aligned_alloc>
		if (anode == NULL) {
    6570:	b9c8      	cbnz	r0, 65a6 <queue_insert+0xba>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6572:	4628      	mov	r0, r5
    6574:	f001 fd26 	bl	7fc4 <z_spin_unlock_valid>
    6578:	b968      	cbnz	r0, 6596 <queue_insert+0xaa>
    657a:	4a23      	ldr	r2, [pc, #140]	; (6608 <queue_insert+0x11c>)
    657c:	4926      	ldr	r1, [pc, #152]	; (6618 <queue_insert+0x12c>)
    657e:	4824      	ldr	r0, [pc, #144]	; (6610 <queue_insert+0x124>)
    6580:	23ac      	movs	r3, #172	; 0xac
    6582:	f003 f930 	bl	97e6 <printk>
    6586:	4825      	ldr	r0, [pc, #148]	; (661c <queue_insert+0x130>)
    6588:	4629      	mov	r1, r5
    658a:	f003 f92c 	bl	97e6 <printk>
    658e:	481e      	ldr	r0, [pc, #120]	; (6608 <queue_insert+0x11c>)
    6590:	21ac      	movs	r1, #172	; 0xac
    6592:	f002 ff39 	bl	9408 <assert_post_action>
	__asm__ volatile(
    6596:	f387 8811 	msr	BASEPRI, r7
    659a:	f3bf 8f6f 	isb	sy
			return -ENOMEM;
    659e:	f06f 000b 	mvn.w	r0, #11
}
    65a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 * @param flags A value between 0 and 3 to set the flags value
 */
static inline void sys_sfnode_init(sys_sfnode_t *node, uint8_t flags)
{
	__ASSERT((flags & ~SYS_SFLIST_FLAGS_MASK) == 0UL, "flags too large");
	node->next_and_flags = flags;
    65a6:	2301      	movs	r3, #1
		anode->data = data;
    65a8:	f8c0 8004 	str.w	r8, [r0, #4]
    65ac:	6003      	str	r3, [r0, #0]
 */
static inline void sys_sflist_insert(sys_sflist_t *list,
				     sys_sfnode_t *prev,
				     sys_sfnode_t *node);

Z_GENLIST_INSERT(sflist, sfnode)
    65ae:	6803      	ldr	r3, [r0, #0]
    65b0:	f003 0303 	and.w	r3, r3, #3
    65b4:	b95e      	cbnz	r6, 65ce <queue_insert+0xe2>
	parent->next_and_flags = cur_flags | (unative_t)child;
    65b6:	6822      	ldr	r2, [r4, #0]
    65b8:	4313      	orrs	r3, r2
    65ba:	6003      	str	r3, [r0, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
    65bc:	6863      	ldr	r3, [r4, #4]
	list->head = node;
    65be:	6020      	str	r0, [r4, #0]
Z_GENLIST_PREPEND(sflist, sfnode)
    65c0:	b973      	cbnz	r3, 65e0 <queue_insert+0xf4>
	list->tail = node;
    65c2:	6060      	str	r0, [r4, #4]
}
    65c4:	e00c      	b.n	65e0 <queue_insert+0xf4>
	node->next_and_flags = flags;
    65c6:	f8c8 9000 	str.w	r9, [r8]
}
    65ca:	4640      	mov	r0, r8
    65cc:	e7ef      	b.n	65ae <queue_insert+0xc2>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    65ce:	6832      	ldr	r2, [r6, #0]
Z_GENLIST_INSERT(sflist, sfnode)
    65d0:	f032 0203 	bics.w	r2, r2, #3
    65d4:	d110      	bne.n	65f8 <queue_insert+0x10c>
Z_GENLIST_APPEND(sflist, sfnode)
    65d6:	6862      	ldr	r2, [r4, #4]
	parent->next_and_flags = cur_flags | (unative_t)child;
    65d8:	6003      	str	r3, [r0, #0]
Z_GENLIST_APPEND(sflist, sfnode)
    65da:	b93a      	cbnz	r2, 65ec <queue_insert+0x100>
	list->head = node;
    65dc:	e9c4 0000 	strd	r0, r0, [r4]
	z_handle_obj_poll_events(&queue->poll_events, state);
    65e0:	2104      	movs	r1, #4
    65e2:	f104 0014 	add.w	r0, r4, #20
    65e6:	f003 fc5a 	bl	9e9e <z_handle_obj_poll_events>
    65ea:	e7b5      	b.n	6558 <queue_insert+0x6c>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    65ec:	6813      	ldr	r3, [r2, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    65ee:	f003 0303 	and.w	r3, r3, #3
    65f2:	4303      	orrs	r3, r0
    65f4:	6013      	str	r3, [r2, #0]
    65f6:	e7e4      	b.n	65c2 <queue_insert+0xd6>
    65f8:	4313      	orrs	r3, r2
    65fa:	6003      	str	r3, [r0, #0]
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    65fc:	6833      	ldr	r3, [r6, #0]
	parent->next_and_flags = cur_flags | (unative_t)child;
    65fe:	f003 0303 	and.w	r3, r3, #3
    6602:	4303      	orrs	r3, r0
    6604:	6033      	str	r3, [r6, #0]
}
    6606:	e7eb      	b.n	65e0 <queue_insert+0xf4>
    6608:	0000aa30 	.word	0x0000aa30
    660c:	0000aa82 	.word	0x0000aa82
    6610:	0000a76d 	.word	0x0000a76d
    6614:	0000aa97 	.word	0x0000aa97
    6618:	0000aa56 	.word	0x0000aa56
    661c:	0000aa6d 	.word	0x0000aa6d

00006620 <z_impl_k_queue_get>:

	return 0;
}

void *z_impl_k_queue_get(struct k_queue *queue, k_timeout_t timeout)
{
    6620:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    6624:	4606      	mov	r6, r0
    6626:	4690      	mov	r8, r2
    6628:	4699      	mov	r9, r3
	k_spinlock_key_t key = k_spin_lock(&queue->lock);
    662a:	f100 0508 	add.w	r5, r0, #8
	__asm__ volatile(
    662e:	f04f 0320 	mov.w	r3, #32
    6632:	f3ef 8711 	mrs	r7, BASEPRI
    6636:	f383 8812 	msr	BASEPRI_MAX, r3
    663a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    663e:	4628      	mov	r0, r5
    6640:	f001 fcb2 	bl	7fa8 <z_spin_lock_valid>
    6644:	b968      	cbnz	r0, 6662 <z_impl_k_queue_get+0x42>
    6646:	4a25      	ldr	r2, [pc, #148]	; (66dc <z_impl_k_queue_get+0xbc>)
    6648:	4925      	ldr	r1, [pc, #148]	; (66e0 <z_impl_k_queue_get+0xc0>)
    664a:	4826      	ldr	r0, [pc, #152]	; (66e4 <z_impl_k_queue_get+0xc4>)
    664c:	2381      	movs	r3, #129	; 0x81
    664e:	f003 f8ca 	bl	97e6 <printk>
    6652:	4825      	ldr	r0, [pc, #148]	; (66e8 <z_impl_k_queue_get+0xc8>)
    6654:	4629      	mov	r1, r5
    6656:	f003 f8c6 	bl	97e6 <printk>
    665a:	4820      	ldr	r0, [pc, #128]	; (66dc <z_impl_k_queue_get+0xbc>)
    665c:	2181      	movs	r1, #129	; 0x81
    665e:	f002 fed3 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    6662:	4628      	mov	r0, r5
    6664:	f001 fcbe 	bl	7fe4 <z_spin_lock_set_owner>
Z_GENLIST_IS_EMPTY(sflist)
    6668:	6834      	ldr	r4, [r6, #0]
	void *data;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_queue, get, queue, timeout);

	if (likely(!sys_sflist_is_empty(&queue->data_q))) {
    666a:	b334      	cbz	r4, 66ba <z_impl_k_queue_get+0x9a>
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    666c:	6823      	ldr	r3, [r4, #0]
 *
 * @return A pointer to the first node of the list
 */
static inline sys_sfnode_t *sys_sflist_get_not_empty(sys_sflist_t *list);

Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
    666e:	6872      	ldr	r2, [r6, #4]
	return (sys_sfnode_t *)(node->next_and_flags & ~SYS_SFLIST_FLAGS_MASK);
    6670:	f023 0303 	bic.w	r3, r3, #3
Z_GENLIST_GET_NOT_EMPTY(sflist, sfnode)
    6674:	4294      	cmp	r4, r2
		sys_sfnode_t *node;

		node = sys_sflist_get_not_empty(&queue->data_q);
		data = z_queue_node_peek(node, true);
    6676:	4620      	mov	r0, r4
	list->head = node;
    6678:	6033      	str	r3, [r6, #0]
	list->tail = node;
    667a:	bf08      	it	eq
    667c:	6073      	streq	r3, [r6, #4]
    667e:	2101      	movs	r1, #1
    6680:	f003 fc1b 	bl	9eba <z_queue_node_peek>
    6684:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6686:	4628      	mov	r0, r5
    6688:	f001 fc9c 	bl	7fc4 <z_spin_unlock_valid>
    668c:	b968      	cbnz	r0, 66aa <z_impl_k_queue_get+0x8a>
    668e:	4a13      	ldr	r2, [pc, #76]	; (66dc <z_impl_k_queue_get+0xbc>)
    6690:	4916      	ldr	r1, [pc, #88]	; (66ec <z_impl_k_queue_get+0xcc>)
    6692:	4814      	ldr	r0, [pc, #80]	; (66e4 <z_impl_k_queue_get+0xc4>)
    6694:	23ac      	movs	r3, #172	; 0xac
    6696:	f003 f8a6 	bl	97e6 <printk>
    669a:	4815      	ldr	r0, [pc, #84]	; (66f0 <z_impl_k_queue_get+0xd0>)
    669c:	4629      	mov	r1, r5
    669e:	f003 f8a2 	bl	97e6 <printk>
    66a2:	480e      	ldr	r0, [pc, #56]	; (66dc <z_impl_k_queue_get+0xbc>)
    66a4:	21ac      	movs	r1, #172	; 0xac
    66a6:	f002 feaf 	bl	9408 <assert_post_action>
	__asm__ volatile(
    66aa:	f387 8811 	msr	BASEPRI, r7
    66ae:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_queue, get, queue, timeout,
		(ret != 0) ? NULL : _current->base.swap_data);

	return (ret != 0) ? NULL : _current->base.swap_data;
}
    66b2:	4620      	mov	r0, r4
    66b4:	b003      	add	sp, #12
    66b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    66ba:	ea58 0309 	orrs.w	r3, r8, r9
    66be:	d0e2      	beq.n	6686 <z_impl_k_queue_get+0x66>
	int ret = z_pend_curr(&queue->lock, key, &queue->wait_q, timeout);
    66c0:	e9cd 8900 	strd	r8, r9, [sp]
    66c4:	f106 020c 	add.w	r2, r6, #12
    66c8:	4639      	mov	r1, r7
    66ca:	4628      	mov	r0, r5
    66cc:	f000 fd2a 	bl	7124 <z_pend_curr>
	return (ret != 0) ? NULL : _current->base.swap_data;
    66d0:	2800      	cmp	r0, #0
    66d2:	d1ee      	bne.n	66b2 <z_impl_k_queue_get+0x92>
    66d4:	4b07      	ldr	r3, [pc, #28]	; (66f4 <z_impl_k_queue_get+0xd4>)
    66d6:	689b      	ldr	r3, [r3, #8]
    66d8:	695c      	ldr	r4, [r3, #20]
    66da:	e7ea      	b.n	66b2 <z_impl_k_queue_get+0x92>
    66dc:	0000aa30 	.word	0x0000aa30
    66e0:	0000aa82 	.word	0x0000aa82
    66e4:	0000a76d 	.word	0x0000a76d
    66e8:	0000aa97 	.word	0x0000aa97
    66ec:	0000aa56 	.word	0x0000aa56
    66f0:	0000aa6d 	.word	0x0000aa6d
    66f4:	20000cb0 	.word	0x20000cb0

000066f8 <z_reset_time_slice>:
 */
static struct k_thread *pending_current;
#endif

void z_reset_time_slice(void)
{
    66f8:	b510      	push	{r4, lr}
	/* Add the elapsed time since the last announced tick to the
	 * slice count, as we'll see those "expired" ticks arrive in a
	 * FUTURE z_time_slice() call.
	 */
	if (slice_time != 0) {
    66fa:	4c08      	ldr	r4, [pc, #32]	; (671c <z_reset_time_slice+0x24>)
    66fc:	6823      	ldr	r3, [r4, #0]
    66fe:	b15b      	cbz	r3, 6718 <z_reset_time_slice+0x20>
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    6700:	f7fe f8ac 	bl	485c <sys_clock_elapsed>
    6704:	4603      	mov	r3, r0
    6706:	6820      	ldr	r0, [r4, #0]
    6708:	4a05      	ldr	r2, [pc, #20]	; (6720 <z_reset_time_slice+0x28>)
    670a:	4403      	add	r3, r0
		z_set_timeout_expiry(slice_time, false);
	}
}
    670c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		_current_cpu->slice_ticks = slice_time + sys_clock_elapsed();
    6710:	6113      	str	r3, [r2, #16]
		z_set_timeout_expiry(slice_time, false);
    6712:	2100      	movs	r1, #0
    6714:	f001 be28 	b.w	8368 <z_set_timeout_expiry>
}
    6718:	bd10      	pop	{r4, pc}
    671a:	bf00      	nop
    671c:	20000cec 	.word	0x20000cec
    6720:	20000cb0 	.word	0x20000cb0

00006724 <k_sched_time_slice_set>:

void k_sched_time_slice_set(int32_t slice, int prio)
{
    6724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6726:	4604      	mov	r4, r0
    6728:	460d      	mov	r5, r1
	__asm__ volatile(
    672a:	f04f 0320 	mov.w	r3, #32
    672e:	f3ef 8611 	mrs	r6, BASEPRI
    6732:	f383 8812 	msr	BASEPRI_MAX, r3
    6736:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    673a:	4823      	ldr	r0, [pc, #140]	; (67c8 <k_sched_time_slice_set+0xa4>)
    673c:	f001 fc34 	bl	7fa8 <z_spin_lock_valid>
    6740:	b968      	cbnz	r0, 675e <k_sched_time_slice_set+0x3a>
    6742:	4a22      	ldr	r2, [pc, #136]	; (67cc <k_sched_time_slice_set+0xa8>)
    6744:	4922      	ldr	r1, [pc, #136]	; (67d0 <k_sched_time_slice_set+0xac>)
    6746:	4823      	ldr	r0, [pc, #140]	; (67d4 <k_sched_time_slice_set+0xb0>)
    6748:	2381      	movs	r3, #129	; 0x81
    674a:	f003 f84c 	bl	97e6 <printk>
    674e:	491e      	ldr	r1, [pc, #120]	; (67c8 <k_sched_time_slice_set+0xa4>)
    6750:	4821      	ldr	r0, [pc, #132]	; (67d8 <k_sched_time_slice_set+0xb4>)
    6752:	f003 f848 	bl	97e6 <printk>
    6756:	481d      	ldr	r0, [pc, #116]	; (67cc <k_sched_time_slice_set+0xa8>)
    6758:	2181      	movs	r1, #129	; 0x81
    675a:	f002 fe55 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    675e:	481a      	ldr	r0, [pc, #104]	; (67c8 <k_sched_time_slice_set+0xa4>)
    6760:	f001 fc40 	bl	7fe4 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		_current_cpu->slice_ticks = 0;
    6764:	4b1d      	ldr	r3, [pc, #116]	; (67dc <k_sched_time_slice_set+0xb8>)
    6766:	2200      	movs	r2, #0
			return (uint32_t)((t * to_hz + off) / from_hz);
    6768:	f44f 4700 	mov.w	r7, #32768	; 0x8000
    676c:	f240 30e7 	movw	r0, #999	; 0x3e7
    6770:	2100      	movs	r1, #0
    6772:	611a      	str	r2, [r3, #16]
    6774:	fbe7 0104 	umlal	r0, r1, r7, r4
    6778:	2300      	movs	r3, #0
    677a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    677e:	f7fa fa97 	bl	cb0 <__aeabi_uldivmod>
		slice_time = k_ms_to_ticks_ceil32(slice);
		if (IS_ENABLED(CONFIG_TICKLESS_KERNEL) && slice > 0) {
    6782:	2c00      	cmp	r4, #0
    6784:	4b16      	ldr	r3, [pc, #88]	; (67e0 <k_sched_time_slice_set+0xbc>)
    6786:	dc1b      	bgt.n	67c0 <k_sched_time_slice_set+0x9c>
			/* It's not possible to reliably set a 1-tick
			 * timeout if ticks aren't regular.
			 */
			slice_time = MAX(2, slice_time);
    6788:	6018      	str	r0, [r3, #0]
		}
		slice_max_prio = prio;
    678a:	4b16      	ldr	r3, [pc, #88]	; (67e4 <k_sched_time_slice_set+0xc0>)
    678c:	601d      	str	r5, [r3, #0]
		z_reset_time_slice();
    678e:	f7ff ffb3 	bl	66f8 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6792:	480d      	ldr	r0, [pc, #52]	; (67c8 <k_sched_time_slice_set+0xa4>)
    6794:	f001 fc16 	bl	7fc4 <z_spin_unlock_valid>
    6798:	b968      	cbnz	r0, 67b6 <k_sched_time_slice_set+0x92>
    679a:	4a0c      	ldr	r2, [pc, #48]	; (67cc <k_sched_time_slice_set+0xa8>)
    679c:	4912      	ldr	r1, [pc, #72]	; (67e8 <k_sched_time_slice_set+0xc4>)
    679e:	480d      	ldr	r0, [pc, #52]	; (67d4 <k_sched_time_slice_set+0xb0>)
    67a0:	23ac      	movs	r3, #172	; 0xac
    67a2:	f003 f820 	bl	97e6 <printk>
    67a6:	4908      	ldr	r1, [pc, #32]	; (67c8 <k_sched_time_slice_set+0xa4>)
    67a8:	4810      	ldr	r0, [pc, #64]	; (67ec <k_sched_time_slice_set+0xc8>)
    67aa:	f003 f81c 	bl	97e6 <printk>
    67ae:	4807      	ldr	r0, [pc, #28]	; (67cc <k_sched_time_slice_set+0xa8>)
    67b0:	21ac      	movs	r1, #172	; 0xac
    67b2:	f002 fe29 	bl	9408 <assert_post_action>
	__asm__ volatile(
    67b6:	f386 8811 	msr	BASEPRI, r6
    67ba:	f3bf 8f6f 	isb	sy
	}
}
    67be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			slice_time = MAX(2, slice_time);
    67c0:	2802      	cmp	r0, #2
    67c2:	bfb8      	it	lt
    67c4:	2002      	movlt	r0, #2
    67c6:	e7df      	b.n	6788 <k_sched_time_slice_set+0x64>
    67c8:	20000ce4 	.word	0x20000ce4
    67cc:	0000aa30 	.word	0x0000aa30
    67d0:	0000aa82 	.word	0x0000aa82
    67d4:	0000a76d 	.word	0x0000a76d
    67d8:	0000aa97 	.word	0x0000aa97
    67dc:	20000cb0 	.word	0x20000cb0
    67e0:	20000cec 	.word	0x20000cec
    67e4:	20000ce8 	.word	0x20000ce8
    67e8:	0000aa56 	.word	0x0000aa56
    67ec:	0000aa6d 	.word	0x0000aa6d

000067f0 <z_unpend_thread_no_timeout>:
	z_mark_thread_as_not_pending(thread);
	thread->base.pended_on = NULL;
}

ALWAYS_INLINE void z_unpend_thread_no_timeout(struct k_thread *thread)
{
    67f0:	b538      	push	{r3, r4, r5, lr}
    67f2:	4604      	mov	r4, r0
	__asm__ volatile(
    67f4:	f04f 0320 	mov.w	r3, #32
    67f8:	f3ef 8511 	mrs	r5, BASEPRI
    67fc:	f383 8812 	msr	BASEPRI_MAX, r3
    6800:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6804:	4817      	ldr	r0, [pc, #92]	; (6864 <z_unpend_thread_no_timeout+0x74>)
    6806:	f001 fbcf 	bl	7fa8 <z_spin_lock_valid>
    680a:	b968      	cbnz	r0, 6828 <z_unpend_thread_no_timeout+0x38>
    680c:	4a16      	ldr	r2, [pc, #88]	; (6868 <z_unpend_thread_no_timeout+0x78>)
    680e:	4917      	ldr	r1, [pc, #92]	; (686c <z_unpend_thread_no_timeout+0x7c>)
    6810:	4817      	ldr	r0, [pc, #92]	; (6870 <z_unpend_thread_no_timeout+0x80>)
    6812:	2381      	movs	r3, #129	; 0x81
    6814:	f002 ffe7 	bl	97e6 <printk>
    6818:	4912      	ldr	r1, [pc, #72]	; (6864 <z_unpend_thread_no_timeout+0x74>)
    681a:	4816      	ldr	r0, [pc, #88]	; (6874 <z_unpend_thread_no_timeout+0x84>)
    681c:	f002 ffe3 	bl	97e6 <printk>
    6820:	4811      	ldr	r0, [pc, #68]	; (6868 <z_unpend_thread_no_timeout+0x78>)
    6822:	2181      	movs	r1, #129	; 0x81
    6824:	f002 fdf0 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    6828:	480e      	ldr	r0, [pc, #56]	; (6864 <z_unpend_thread_no_timeout+0x74>)
    682a:	f001 fbdb 	bl	7fe4 <z_spin_lock_set_owner>
	LOCKED(&sched_spinlock) {
		unpend_thread_no_timeout(thread);
    682e:	4620      	mov	r0, r4
    6830:	f000 f900 	bl	6a34 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6834:	480b      	ldr	r0, [pc, #44]	; (6864 <z_unpend_thread_no_timeout+0x74>)
    6836:	f001 fbc5 	bl	7fc4 <z_spin_unlock_valid>
    683a:	b968      	cbnz	r0, 6858 <z_unpend_thread_no_timeout+0x68>
    683c:	4a0a      	ldr	r2, [pc, #40]	; (6868 <z_unpend_thread_no_timeout+0x78>)
    683e:	490e      	ldr	r1, [pc, #56]	; (6878 <z_unpend_thread_no_timeout+0x88>)
    6840:	480b      	ldr	r0, [pc, #44]	; (6870 <z_unpend_thread_no_timeout+0x80>)
    6842:	23ac      	movs	r3, #172	; 0xac
    6844:	f002 ffcf 	bl	97e6 <printk>
    6848:	4906      	ldr	r1, [pc, #24]	; (6864 <z_unpend_thread_no_timeout+0x74>)
    684a:	480c      	ldr	r0, [pc, #48]	; (687c <z_unpend_thread_no_timeout+0x8c>)
    684c:	f002 ffcb 	bl	97e6 <printk>
    6850:	4805      	ldr	r0, [pc, #20]	; (6868 <z_unpend_thread_no_timeout+0x78>)
    6852:	21ac      	movs	r1, #172	; 0xac
    6854:	f002 fdd8 	bl	9408 <assert_post_action>
	__asm__ volatile(
    6858:	f385 8811 	msr	BASEPRI, r5
    685c:	f3bf 8f6f 	isb	sy
	}
}
    6860:	bd38      	pop	{r3, r4, r5, pc}
    6862:	bf00      	nop
    6864:	20000ce4 	.word	0x20000ce4
    6868:	0000aa30 	.word	0x0000aa30
    686c:	0000aa82 	.word	0x0000aa82
    6870:	0000a76d 	.word	0x0000a76d
    6874:	0000aa97 	.word	0x0000aa97
    6878:	0000aa56 	.word	0x0000aa56
    687c:	0000aa6d 	.word	0x0000aa6d

00006880 <z_reschedule>:
	return new_thread != _current;
#endif
}

void z_reschedule(struct k_spinlock *lock, k_spinlock_key_t key)
{
    6880:	b538      	push	{r3, r4, r5, lr}
    6882:	4604      	mov	r4, r0
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    6884:	460d      	mov	r5, r1
    6886:	b9e9      	cbnz	r1, 68c4 <z_reschedule+0x44>
    6888:	f3ef 8305 	mrs	r3, IPSR
	if (resched(key.key) && need_swap()) {
    688c:	b9d3      	cbnz	r3, 68c4 <z_reschedule+0x44>
	new_thread = _kernel.ready_q.cache;
    688e:	4b19      	ldr	r3, [pc, #100]	; (68f4 <z_reschedule+0x74>)
	if (resched(key.key) && need_swap()) {
    6890:	69da      	ldr	r2, [r3, #28]
    6892:	689b      	ldr	r3, [r3, #8]
    6894:	429a      	cmp	r2, r3
    6896:	d015      	beq.n	68c4 <z_reschedule+0x44>
 */
static ALWAYS_INLINE void k_spin_release(struct k_spinlock *l)
{
	ARG_UNUSED(l);
#ifdef CONFIG_SPIN_VALIDATE
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6898:	f001 fb94 	bl	7fc4 <z_spin_unlock_valid>
    689c:	b968      	cbnz	r0, 68ba <z_reschedule+0x3a>
    689e:	4a16      	ldr	r2, [pc, #88]	; (68f8 <z_reschedule+0x78>)
    68a0:	4916      	ldr	r1, [pc, #88]	; (68fc <z_reschedule+0x7c>)
    68a2:	4817      	ldr	r0, [pc, #92]	; (6900 <z_reschedule+0x80>)
    68a4:	23c3      	movs	r3, #195	; 0xc3
    68a6:	f002 ff9e 	bl	97e6 <printk>
    68aa:	4816      	ldr	r0, [pc, #88]	; (6904 <z_reschedule+0x84>)
    68ac:	4621      	mov	r1, r4
    68ae:	f002 ff9a 	bl	97e6 <printk>
    68b2:	4811      	ldr	r0, [pc, #68]	; (68f8 <z_reschedule+0x78>)
    68b4:	21c3      	movs	r1, #195	; 0xc3
    68b6:	f002 fda7 	bl	9408 <assert_post_action>
		z_swap(lock, key);
	} else {
		k_spin_unlock(lock, key);
	}
}
    68ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	ret = arch_swap(key);
    68be:	2000      	movs	r0, #0
    68c0:	f7fc b8b4 	b.w	2a2c <arch_swap>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    68c4:	4620      	mov	r0, r4
    68c6:	f001 fb7d 	bl	7fc4 <z_spin_unlock_valid>
    68ca:	b968      	cbnz	r0, 68e8 <z_reschedule+0x68>
    68cc:	4a0a      	ldr	r2, [pc, #40]	; (68f8 <z_reschedule+0x78>)
    68ce:	490b      	ldr	r1, [pc, #44]	; (68fc <z_reschedule+0x7c>)
    68d0:	480b      	ldr	r0, [pc, #44]	; (6900 <z_reschedule+0x80>)
    68d2:	23ac      	movs	r3, #172	; 0xac
    68d4:	f002 ff87 	bl	97e6 <printk>
    68d8:	480a      	ldr	r0, [pc, #40]	; (6904 <z_reschedule+0x84>)
    68da:	4621      	mov	r1, r4
    68dc:	f002 ff83 	bl	97e6 <printk>
    68e0:	4805      	ldr	r0, [pc, #20]	; (68f8 <z_reschedule+0x78>)
    68e2:	21ac      	movs	r1, #172	; 0xac
    68e4:	f002 fd90 	bl	9408 <assert_post_action>
    68e8:	f385 8811 	msr	BASEPRI, r5
    68ec:	f3bf 8f6f 	isb	sy
    68f0:	bd38      	pop	{r3, r4, r5, pc}
    68f2:	bf00      	nop
    68f4:	20000cb0 	.word	0x20000cb0
    68f8:	0000aa30 	.word	0x0000aa30
    68fc:	0000aa56 	.word	0x0000aa56
    6900:	0000a76d 	.word	0x0000a76d
    6904:	0000aa6d 	.word	0x0000aa6d

00006908 <k_sched_lock>:
		irq_unlock(key);
	}
}

void k_sched_lock(void)
{
    6908:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    690a:	f04f 0320 	mov.w	r3, #32
    690e:	f3ef 8511 	mrs	r5, BASEPRI
    6912:	f383 8812 	msr	BASEPRI_MAX, r3
    6916:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    691a:	4829      	ldr	r0, [pc, #164]	; (69c0 <k_sched_lock+0xb8>)
    691c:	f001 fb44 	bl	7fa8 <z_spin_lock_valid>
    6920:	b968      	cbnz	r0, 693e <k_sched_lock+0x36>
    6922:	4a28      	ldr	r2, [pc, #160]	; (69c4 <k_sched_lock+0xbc>)
    6924:	4928      	ldr	r1, [pc, #160]	; (69c8 <k_sched_lock+0xc0>)
    6926:	4829      	ldr	r0, [pc, #164]	; (69cc <k_sched_lock+0xc4>)
    6928:	2381      	movs	r3, #129	; 0x81
    692a:	f002 ff5c 	bl	97e6 <printk>
    692e:	4924      	ldr	r1, [pc, #144]	; (69c0 <k_sched_lock+0xb8>)
    6930:	4827      	ldr	r0, [pc, #156]	; (69d0 <k_sched_lock+0xc8>)
    6932:	f002 ff58 	bl	97e6 <printk>
    6936:	4823      	ldr	r0, [pc, #140]	; (69c4 <k_sched_lock+0xbc>)
    6938:	2181      	movs	r1, #129	; 0x81
    693a:	f002 fd65 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    693e:	4820      	ldr	r0, [pc, #128]	; (69c0 <k_sched_lock+0xb8>)
    6940:	f001 fb50 	bl	7fe4 <z_spin_lock_set_owner>
    6944:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    6948:	b163      	cbz	r3, 6964 <k_sched_lock+0x5c>
    694a:	4922      	ldr	r1, [pc, #136]	; (69d4 <k_sched_lock+0xcc>)
    694c:	4a22      	ldr	r2, [pc, #136]	; (69d8 <k_sched_lock+0xd0>)
    694e:	481f      	ldr	r0, [pc, #124]	; (69cc <k_sched_lock+0xc4>)
    6950:	23fd      	movs	r3, #253	; 0xfd
    6952:	f002 ff48 	bl	97e6 <printk>
    6956:	4821      	ldr	r0, [pc, #132]	; (69dc <k_sched_lock+0xd4>)
    6958:	f002 ff45 	bl	97e6 <printk>
    695c:	481e      	ldr	r0, [pc, #120]	; (69d8 <k_sched_lock+0xd0>)
    695e:	21fd      	movs	r1, #253	; 0xfd
    6960:	f002 fd52 	bl	9408 <assert_post_action>
	__ASSERT(_current->base.sched_locked != 1U, "");
    6964:	4c1e      	ldr	r4, [pc, #120]	; (69e0 <k_sched_lock+0xd8>)
    6966:	68a2      	ldr	r2, [r4, #8]
    6968:	7bd2      	ldrb	r2, [r2, #15]
    696a:	2a01      	cmp	r2, #1
    696c:	d10c      	bne.n	6988 <k_sched_lock+0x80>
    696e:	491d      	ldr	r1, [pc, #116]	; (69e4 <k_sched_lock+0xdc>)
    6970:	4a19      	ldr	r2, [pc, #100]	; (69d8 <k_sched_lock+0xd0>)
    6972:	4816      	ldr	r0, [pc, #88]	; (69cc <k_sched_lock+0xc4>)
    6974:	23fe      	movs	r3, #254	; 0xfe
    6976:	f002 ff36 	bl	97e6 <printk>
    697a:	4818      	ldr	r0, [pc, #96]	; (69dc <k_sched_lock+0xd4>)
    697c:	f002 ff33 	bl	97e6 <printk>
    6980:	4815      	ldr	r0, [pc, #84]	; (69d8 <k_sched_lock+0xd0>)
    6982:	21fe      	movs	r1, #254	; 0xfe
    6984:	f002 fd40 	bl	9408 <assert_post_action>
	--_current->base.sched_locked;
    6988:	68a2      	ldr	r2, [r4, #8]
    698a:	7bd3      	ldrb	r3, [r2, #15]
    698c:	3b01      	subs	r3, #1
    698e:	73d3      	strb	r3, [r2, #15]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6990:	480b      	ldr	r0, [pc, #44]	; (69c0 <k_sched_lock+0xb8>)
    6992:	f001 fb17 	bl	7fc4 <z_spin_unlock_valid>
    6996:	b968      	cbnz	r0, 69b4 <k_sched_lock+0xac>
    6998:	4a0a      	ldr	r2, [pc, #40]	; (69c4 <k_sched_lock+0xbc>)
    699a:	4913      	ldr	r1, [pc, #76]	; (69e8 <k_sched_lock+0xe0>)
    699c:	480b      	ldr	r0, [pc, #44]	; (69cc <k_sched_lock+0xc4>)
    699e:	23ac      	movs	r3, #172	; 0xac
    69a0:	f002 ff21 	bl	97e6 <printk>
    69a4:	4906      	ldr	r1, [pc, #24]	; (69c0 <k_sched_lock+0xb8>)
    69a6:	4811      	ldr	r0, [pc, #68]	; (69ec <k_sched_lock+0xe4>)
    69a8:	f002 ff1d 	bl	97e6 <printk>
    69ac:	4805      	ldr	r0, [pc, #20]	; (69c4 <k_sched_lock+0xbc>)
    69ae:	21ac      	movs	r1, #172	; 0xac
    69b0:	f002 fd2a 	bl	9408 <assert_post_action>
	__asm__ volatile(
    69b4:	f385 8811 	msr	BASEPRI, r5
    69b8:	f3bf 8f6f 	isb	sy
	LOCKED(&sched_spinlock) {
		SYS_PORT_TRACING_FUNC(k_thread, sched_lock);

		z_sched_lock();
	}
}
    69bc:	bd38      	pop	{r3, r4, r5, pc}
    69be:	bf00      	nop
    69c0:	20000ce4 	.word	0x20000ce4
    69c4:	0000aa30 	.word	0x0000aa30
    69c8:	0000aa82 	.word	0x0000aa82
    69cc:	0000a76d 	.word	0x0000a76d
    69d0:	0000aa97 	.word	0x0000aa97
    69d4:	0000b3de 	.word	0x0000b3de
    69d8:	0000b42c 	.word	0x0000b42c
    69dc:	0000b457 	.word	0x0000b457
    69e0:	20000cb0 	.word	0x20000cb0
    69e4:	0000b45a 	.word	0x0000b45a
    69e8:	0000aa56 	.word	0x0000aa56
    69ec:	0000aa6d 	.word	0x0000aa6d

000069f0 <z_priq_dumb_remove>:
}
#endif

void z_priq_dumb_remove(sys_dlist_t *pq, struct k_thread *thread)
{
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    69f0:	4b0c      	ldr	r3, [pc, #48]	; (6a24 <z_priq_dumb_remove+0x34>)
    69f2:	4299      	cmp	r1, r3
{
    69f4:	b510      	push	{r4, lr}
    69f6:	460c      	mov	r4, r1
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    69f8:	d10b      	bne.n	6a12 <z_priq_dumb_remove+0x22>
    69fa:	490b      	ldr	r1, [pc, #44]	; (6a28 <z_priq_dumb_remove+0x38>)
    69fc:	480b      	ldr	r0, [pc, #44]	; (6a2c <z_priq_dumb_remove+0x3c>)
    69fe:	4a0c      	ldr	r2, [pc, #48]	; (6a30 <z_priq_dumb_remove+0x40>)
    6a00:	f240 33e7 	movw	r3, #999	; 0x3e7
    6a04:	f002 feef 	bl	97e6 <printk>
    6a08:	4809      	ldr	r0, [pc, #36]	; (6a30 <z_priq_dumb_remove+0x40>)
    6a0a:	f240 31e7 	movw	r1, #999	; 0x3e7
    6a0e:	f002 fcfb 	bl	9408 <assert_post_action>
	sys_dnode_t *const next = node->next;
    6a12:	e9d4 3200 	ldrd	r3, r2, [r4]
	prev->next = next;
    6a16:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    6a18:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    6a1a:	2300      	movs	r3, #0
	node->prev = NULL;
    6a1c:	e9c4 3300 	strd	r3, r3, [r4]

	sys_dlist_remove(&thread->base.qnode_dlist);
}
    6a20:	bd10      	pop	{r4, pc}
    6a22:	bf00      	nop
    6a24:	20000410 	.word	0x20000410
    6a28:	0000b5dd 	.word	0x0000b5dd
    6a2c:	0000a76d 	.word	0x0000a76d
    6a30:	0000b5bb 	.word	0x0000b5bb

00006a34 <unpend_thread_no_timeout>:
	__ASSERT_NO_MSG(thread->base.pended_on);
    6a34:	6883      	ldr	r3, [r0, #8]
{
    6a36:	b510      	push	{r4, lr}
    6a38:	4604      	mov	r4, r0
	__ASSERT_NO_MSG(thread->base.pended_on);
    6a3a:	b95b      	cbnz	r3, 6a54 <unpend_thread_no_timeout+0x20>
    6a3c:	490b      	ldr	r1, [pc, #44]	; (6a6c <unpend_thread_no_timeout+0x38>)
    6a3e:	480c      	ldr	r0, [pc, #48]	; (6a70 <unpend_thread_no_timeout+0x3c>)
    6a40:	4a0c      	ldr	r2, [pc, #48]	; (6a74 <unpend_thread_no_timeout+0x40>)
    6a42:	f240 2383 	movw	r3, #643	; 0x283
    6a46:	f002 fece 	bl	97e6 <printk>
    6a4a:	480a      	ldr	r0, [pc, #40]	; (6a74 <unpend_thread_no_timeout+0x40>)
    6a4c:	f240 2183 	movw	r1, #643	; 0x283
    6a50:	f002 fcda 	bl	9408 <assert_post_action>
	_priq_wait_remove(&pended_on_thread(thread)->waitq, thread);
    6a54:	68a0      	ldr	r0, [r4, #8]
    6a56:	4621      	mov	r1, r4
    6a58:	f7ff ffca 	bl	69f0 <z_priq_dumb_remove>
	thread->base.thread_state &= ~_THREAD_PENDING;
    6a5c:	7b63      	ldrb	r3, [r4, #13]
    6a5e:	f023 0302 	bic.w	r3, r3, #2
    6a62:	7363      	strb	r3, [r4, #13]
	thread->base.pended_on = NULL;
    6a64:	2300      	movs	r3, #0
    6a66:	60a3      	str	r3, [r4, #8]
}
    6a68:	bd10      	pop	{r4, pc}
    6a6a:	bf00      	nop
    6a6c:	0000b5fe 	.word	0x0000b5fe
    6a70:	0000a76d 	.word	0x0000a76d
    6a74:	0000b5bb 	.word	0x0000b5bb

00006a78 <z_unpend_thread>:
{
    6a78:	b538      	push	{r3, r4, r5, lr}
    6a7a:	4604      	mov	r4, r0
	__asm__ volatile(
    6a7c:	f04f 0320 	mov.w	r3, #32
    6a80:	f3ef 8511 	mrs	r5, BASEPRI
    6a84:	f383 8812 	msr	BASEPRI_MAX, r3
    6a88:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6a8c:	4819      	ldr	r0, [pc, #100]	; (6af4 <z_unpend_thread+0x7c>)
    6a8e:	f001 fa8b 	bl	7fa8 <z_spin_lock_valid>
    6a92:	b968      	cbnz	r0, 6ab0 <z_unpend_thread+0x38>
    6a94:	4a18      	ldr	r2, [pc, #96]	; (6af8 <z_unpend_thread+0x80>)
    6a96:	4919      	ldr	r1, [pc, #100]	; (6afc <z_unpend_thread+0x84>)
    6a98:	4819      	ldr	r0, [pc, #100]	; (6b00 <z_unpend_thread+0x88>)
    6a9a:	2381      	movs	r3, #129	; 0x81
    6a9c:	f002 fea3 	bl	97e6 <printk>
    6aa0:	4914      	ldr	r1, [pc, #80]	; (6af4 <z_unpend_thread+0x7c>)
    6aa2:	4818      	ldr	r0, [pc, #96]	; (6b04 <z_unpend_thread+0x8c>)
    6aa4:	f002 fe9f 	bl	97e6 <printk>
    6aa8:	4813      	ldr	r0, [pc, #76]	; (6af8 <z_unpend_thread+0x80>)
    6aaa:	2181      	movs	r1, #129	; 0x81
    6aac:	f002 fcac 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    6ab0:	4810      	ldr	r0, [pc, #64]	; (6af4 <z_unpend_thread+0x7c>)
    6ab2:	f001 fa97 	bl	7fe4 <z_spin_lock_set_owner>
		unpend_thread_no_timeout(thread);
    6ab6:	4620      	mov	r0, r4
    6ab8:	f7ff ffbc 	bl	6a34 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6abc:	480d      	ldr	r0, [pc, #52]	; (6af4 <z_unpend_thread+0x7c>)
    6abe:	f001 fa81 	bl	7fc4 <z_spin_unlock_valid>
    6ac2:	b968      	cbnz	r0, 6ae0 <z_unpend_thread+0x68>
    6ac4:	4a0c      	ldr	r2, [pc, #48]	; (6af8 <z_unpend_thread+0x80>)
    6ac6:	4910      	ldr	r1, [pc, #64]	; (6b08 <z_unpend_thread+0x90>)
    6ac8:	480d      	ldr	r0, [pc, #52]	; (6b00 <z_unpend_thread+0x88>)
    6aca:	23ac      	movs	r3, #172	; 0xac
    6acc:	f002 fe8b 	bl	97e6 <printk>
    6ad0:	4908      	ldr	r1, [pc, #32]	; (6af4 <z_unpend_thread+0x7c>)
    6ad2:	480e      	ldr	r0, [pc, #56]	; (6b0c <z_unpend_thread+0x94>)
    6ad4:	f002 fe87 	bl	97e6 <printk>
    6ad8:	4807      	ldr	r0, [pc, #28]	; (6af8 <z_unpend_thread+0x80>)
    6ada:	21ac      	movs	r1, #172	; 0xac
    6adc:	f002 fc94 	bl	9408 <assert_post_action>
	__asm__ volatile(
    6ae0:	f385 8811 	msr	BASEPRI, r5
    6ae4:	f3bf 8f6f 	isb	sy
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
}

static inline int z_abort_thread_timeout(struct k_thread *thread)
{
	return z_abort_timeout(&thread->base.timeout);
    6ae8:	f104 0018 	add.w	r0, r4, #24
}
    6aec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    6af0:	f001 bba4 	b.w	823c <z_abort_timeout>
    6af4:	20000ce4 	.word	0x20000ce4
    6af8:	0000aa30 	.word	0x0000aa30
    6afc:	0000aa82 	.word	0x0000aa82
    6b00:	0000a76d 	.word	0x0000a76d
    6b04:	0000aa97 	.word	0x0000aa97
    6b08:	0000aa56 	.word	0x0000aa56
    6b0c:	0000aa6d 	.word	0x0000aa6d

00006b10 <update_cache>:
{
    6b10:	b538      	push	{r3, r4, r5, lr}
    6b12:	4602      	mov	r2, r0
	return _priq_run_best(curr_cpu_runq());
    6b14:	4814      	ldr	r0, [pc, #80]	; (6b68 <update_cache+0x58>)
    6b16:	4d15      	ldr	r5, [pc, #84]	; (6b6c <update_cache+0x5c>)
    6b18:	f003 fa09 	bl	9f2e <z_priq_dumb_best>
	return (thread != NULL) ? thread : _current_cpu->idle_thread;
    6b1c:	4604      	mov	r4, r0
    6b1e:	b900      	cbnz	r0, 6b22 <update_cache+0x12>
    6b20:	68ec      	ldr	r4, [r5, #12]
	if (preempt_ok != 0) {
    6b22:	b9ca      	cbnz	r2, 6b58 <update_cache+0x48>
	__ASSERT(_current != NULL, "");
    6b24:	68ab      	ldr	r3, [r5, #8]
    6b26:	b963      	cbnz	r3, 6b42 <update_cache+0x32>
    6b28:	4911      	ldr	r1, [pc, #68]	; (6b70 <update_cache+0x60>)
    6b2a:	4a12      	ldr	r2, [pc, #72]	; (6b74 <update_cache+0x64>)
    6b2c:	4812      	ldr	r0, [pc, #72]	; (6b78 <update_cache+0x68>)
    6b2e:	2389      	movs	r3, #137	; 0x89
    6b30:	f002 fe59 	bl	97e6 <printk>
    6b34:	4811      	ldr	r0, [pc, #68]	; (6b7c <update_cache+0x6c>)
    6b36:	f002 fe56 	bl	97e6 <printk>
    6b3a:	480e      	ldr	r0, [pc, #56]	; (6b74 <update_cache+0x64>)
    6b3c:	2189      	movs	r1, #137	; 0x89
    6b3e:	f002 fc63 	bl	9408 <assert_post_action>
	if (z_is_thread_prevented_from_running(_current)) {
    6b42:	68ab      	ldr	r3, [r5, #8]
    6b44:	7b5a      	ldrb	r2, [r3, #13]
    6b46:	06d2      	lsls	r2, r2, #27
    6b48:	d106      	bne.n	6b58 <update_cache+0x48>
	if (IS_ENABLED(CONFIG_SWAP_NONATOMIC)
    6b4a:	69a2      	ldr	r2, [r4, #24]
    6b4c:	b922      	cbnz	r2, 6b58 <update_cache+0x48>
	if (is_preempt(_current) || is_metairq(thread)) {
    6b4e:	89da      	ldrh	r2, [r3, #14]
    6b50:	2a7f      	cmp	r2, #127	; 0x7f
    6b52:	d901      	bls.n	6b58 <update_cache+0x48>
		_kernel.ready_q.cache = _current;
    6b54:	61eb      	str	r3, [r5, #28]
}
    6b56:	bd38      	pop	{r3, r4, r5, pc}
		if (thread != _current) {
    6b58:	68ab      	ldr	r3, [r5, #8]
    6b5a:	42a3      	cmp	r3, r4
    6b5c:	d001      	beq.n	6b62 <update_cache+0x52>
			z_reset_time_slice();
    6b5e:	f7ff fdcb 	bl	66f8 <z_reset_time_slice>
		_kernel.ready_q.cache = thread;
    6b62:	61ec      	str	r4, [r5, #28]
}
    6b64:	e7f7      	b.n	6b56 <update_cache+0x46>
    6b66:	bf00      	nop
    6b68:	20000cd0 	.word	0x20000cd0
    6b6c:	20000cb0 	.word	0x20000cb0
    6b70:	0000b615 	.word	0x0000b615
    6b74:	0000b5bb 	.word	0x0000b5bb
    6b78:	0000a76d 	.word	0x0000a76d
    6b7c:	0000b457 	.word	0x0000b457

00006b80 <move_thread_to_end_of_prio_q>:
{
    6b80:	b570      	push	{r4, r5, r6, lr}
	if (z_is_thread_queued(thread)) {
    6b82:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    6b86:	7b43      	ldrb	r3, [r0, #13]
    6b88:	2a00      	cmp	r2, #0
{
    6b8a:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    6b8c:	da06      	bge.n	6b9c <move_thread_to_end_of_prio_q+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6b8e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    6b92:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    6b94:	4601      	mov	r1, r0
    6b96:	481f      	ldr	r0, [pc, #124]	; (6c14 <move_thread_to_end_of_prio_q+0x94>)
    6b98:	f7ff ff2a 	bl	69f0 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    6b9c:	7b63      	ldrb	r3, [r4, #13]
    6b9e:	f063 037f 	orn	r3, r3, #127	; 0x7f
    6ba2:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6ba4:	4b1c      	ldr	r3, [pc, #112]	; (6c18 <move_thread_to_end_of_prio_q+0x98>)
    6ba6:	429c      	cmp	r4, r3
    6ba8:	d109      	bne.n	6bbe <move_thread_to_end_of_prio_q+0x3e>
    6baa:	491c      	ldr	r1, [pc, #112]	; (6c1c <move_thread_to_end_of_prio_q+0x9c>)
    6bac:	481c      	ldr	r0, [pc, #112]	; (6c20 <move_thread_to_end_of_prio_q+0xa0>)
    6bae:	4a1d      	ldr	r2, [pc, #116]	; (6c24 <move_thread_to_end_of_prio_q+0xa4>)
    6bb0:	23ba      	movs	r3, #186	; 0xba
    6bb2:	f002 fe18 	bl	97e6 <printk>
    6bb6:	481b      	ldr	r0, [pc, #108]	; (6c24 <move_thread_to_end_of_prio_q+0xa4>)
    6bb8:	21ba      	movs	r1, #186	; 0xba
    6bba:	f002 fc25 	bl	9408 <assert_post_action>
	return list->head == list;
    6bbe:	4a1a      	ldr	r2, [pc, #104]	; (6c28 <move_thread_to_end_of_prio_q+0xa8>)
    6bc0:	4611      	mov	r1, r2
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    6bc2:	6a55      	ldr	r5, [r2, #36]	; 0x24
	return list->head == list;
    6bc4:	f851 3f20 	ldr.w	r3, [r1, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6bc8:	428b      	cmp	r3, r1
    6bca:	bf08      	it	eq
    6bcc:	2300      	moveq	r3, #0
    6bce:	2b00      	cmp	r3, #0
    6bd0:	bf38      	it	cc
    6bd2:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6bd4:	b1cb      	cbz	r3, 6c0a <move_thread_to_end_of_prio_q+0x8a>
	int32_t b1 = thread_1->base.prio;
    6bd6:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6bda:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    6bde:	4286      	cmp	r6, r0
    6be0:	d00f      	beq.n	6c02 <move_thread_to_end_of_prio_q+0x82>
		return b2 - b1;
    6be2:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    6be4:	2800      	cmp	r0, #0
    6be6:	dd0c      	ble.n	6c02 <move_thread_to_end_of_prio_q+0x82>
	sys_dnode_t *const prev = successor->prev;
    6be8:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    6bea:	e9c4 3100 	strd	r3, r1, [r4]
	prev->next = node;
    6bee:	600c      	str	r4, [r1, #0]
	successor->prev = node;
    6bf0:	605c      	str	r4, [r3, #4]
	update_cache(thread == _current);
    6bf2:	6890      	ldr	r0, [r2, #8]
    6bf4:	1b03      	subs	r3, r0, r4
    6bf6:	4258      	negs	r0, r3
}
    6bf8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	update_cache(thread == _current);
    6bfc:	4158      	adcs	r0, r3
    6bfe:	f7ff bf87 	b.w	6b10 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    6c02:	42ab      	cmp	r3, r5
    6c04:	d001      	beq.n	6c0a <move_thread_to_end_of_prio_q+0x8a>
    6c06:	681b      	ldr	r3, [r3, #0]
    6c08:	e7e4      	b.n	6bd4 <move_thread_to_end_of_prio_q+0x54>
	node->prev = tail;
    6c0a:	e9c4 1500 	strd	r1, r5, [r4]
	tail->next = node;
    6c0e:	602c      	str	r4, [r5, #0]
	list->tail = node;
    6c10:	6254      	str	r4, [r2, #36]	; 0x24
}
    6c12:	e7ee      	b.n	6bf2 <move_thread_to_end_of_prio_q+0x72>
    6c14:	20000cd0 	.word	0x20000cd0
    6c18:	20000410 	.word	0x20000410
    6c1c:	0000b5dd 	.word	0x0000b5dd
    6c20:	0000a76d 	.word	0x0000a76d
    6c24:	0000b5bb 	.word	0x0000b5bb
    6c28:	20000cb0 	.word	0x20000cb0

00006c2c <z_time_slice>:
{
    6c2c:	b570      	push	{r4, r5, r6, lr}
    6c2e:	4604      	mov	r4, r0
	__asm__ volatile(
    6c30:	f04f 0320 	mov.w	r3, #32
    6c34:	f3ef 8511 	mrs	r5, BASEPRI
    6c38:	f383 8812 	msr	BASEPRI_MAX, r3
    6c3c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6c40:	482a      	ldr	r0, [pc, #168]	; (6cec <z_time_slice+0xc0>)
    6c42:	f001 f9b1 	bl	7fa8 <z_spin_lock_valid>
    6c46:	b968      	cbnz	r0, 6c64 <z_time_slice+0x38>
    6c48:	4a29      	ldr	r2, [pc, #164]	; (6cf0 <z_time_slice+0xc4>)
    6c4a:	492a      	ldr	r1, [pc, #168]	; (6cf4 <z_time_slice+0xc8>)
    6c4c:	482a      	ldr	r0, [pc, #168]	; (6cf8 <z_time_slice+0xcc>)
    6c4e:	2381      	movs	r3, #129	; 0x81
    6c50:	f002 fdc9 	bl	97e6 <printk>
    6c54:	4925      	ldr	r1, [pc, #148]	; (6cec <z_time_slice+0xc0>)
    6c56:	4829      	ldr	r0, [pc, #164]	; (6cfc <z_time_slice+0xd0>)
    6c58:	f002 fdc5 	bl	97e6 <printk>
    6c5c:	4824      	ldr	r0, [pc, #144]	; (6cf0 <z_time_slice+0xc4>)
    6c5e:	2181      	movs	r1, #129	; 0x81
    6c60:	f002 fbd2 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    6c64:	4821      	ldr	r0, [pc, #132]	; (6cec <z_time_slice+0xc0>)
    6c66:	f001 f9bd 	bl	7fe4 <z_spin_lock_set_owner>
	if (pending_current == _current) {
    6c6a:	4b25      	ldr	r3, [pc, #148]	; (6d00 <z_time_slice+0xd4>)
    6c6c:	4a25      	ldr	r2, [pc, #148]	; (6d04 <z_time_slice+0xd8>)
    6c6e:	6898      	ldr	r0, [r3, #8]
    6c70:	6811      	ldr	r1, [r2, #0]
    6c72:	4288      	cmp	r0, r1
    6c74:	4619      	mov	r1, r3
    6c76:	d118      	bne.n	6caa <z_time_slice+0x7e>
			z_reset_time_slice();
    6c78:	f7ff fd3e 	bl	66f8 <z_reset_time_slice>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6c7c:	481b      	ldr	r0, [pc, #108]	; (6cec <z_time_slice+0xc0>)
    6c7e:	f001 f9a1 	bl	7fc4 <z_spin_unlock_valid>
    6c82:	b968      	cbnz	r0, 6ca0 <z_time_slice+0x74>
    6c84:	4a1a      	ldr	r2, [pc, #104]	; (6cf0 <z_time_slice+0xc4>)
    6c86:	4920      	ldr	r1, [pc, #128]	; (6d08 <z_time_slice+0xdc>)
    6c88:	481b      	ldr	r0, [pc, #108]	; (6cf8 <z_time_slice+0xcc>)
    6c8a:	23ac      	movs	r3, #172	; 0xac
    6c8c:	f002 fdab 	bl	97e6 <printk>
    6c90:	4916      	ldr	r1, [pc, #88]	; (6cec <z_time_slice+0xc0>)
    6c92:	481e      	ldr	r0, [pc, #120]	; (6d0c <z_time_slice+0xe0>)
    6c94:	f002 fda7 	bl	97e6 <printk>
    6c98:	4815      	ldr	r0, [pc, #84]	; (6cf0 <z_time_slice+0xc4>)
    6c9a:	21ac      	movs	r1, #172	; 0xac
    6c9c:	f002 fbb4 	bl	9408 <assert_post_action>
	__asm__ volatile(
    6ca0:	f385 8811 	msr	BASEPRI, r5
    6ca4:	f3bf 8f6f 	isb	sy
}
    6ca8:	bd70      	pop	{r4, r5, r6, pc}
	pending_current = NULL;
    6caa:	2600      	movs	r6, #0
    6cac:	6016      	str	r6, [r2, #0]
	if (slice_time && sliceable(_current)) {
    6cae:	4a18      	ldr	r2, [pc, #96]	; (6d10 <z_time_slice+0xe4>)
    6cb0:	6812      	ldr	r2, [r2, #0]
    6cb2:	b1ba      	cbz	r2, 6ce4 <z_time_slice+0xb8>
		&& !z_is_idle_thread_object(thread);
    6cb4:	89c2      	ldrh	r2, [r0, #14]
    6cb6:	2a7f      	cmp	r2, #127	; 0x7f
    6cb8:	d814      	bhi.n	6ce4 <z_time_slice+0xb8>
		&& !z_is_thread_prevented_from_running(thread)
    6cba:	7b42      	ldrb	r2, [r0, #13]
    6cbc:	06d2      	lsls	r2, r2, #27
    6cbe:	d111      	bne.n	6ce4 <z_time_slice+0xb8>
		&& !z_is_prio_higher(thread->base.prio, slice_max_prio)
    6cc0:	4a14      	ldr	r2, [pc, #80]	; (6d14 <z_time_slice+0xe8>)
    6cc2:	f990 600e 	ldrsb.w	r6, [r0, #14]
    6cc6:	6812      	ldr	r2, [r2, #0]
    6cc8:	4296      	cmp	r6, r2
    6cca:	db0b      	blt.n	6ce4 <z_time_slice+0xb8>
		&& !z_is_idle_thread_object(thread);
    6ccc:	4a12      	ldr	r2, [pc, #72]	; (6d18 <z_time_slice+0xec>)
    6cce:	4290      	cmp	r0, r2
    6cd0:	d008      	beq.n	6ce4 <z_time_slice+0xb8>
		if (ticks >= _current_cpu->slice_ticks) {
    6cd2:	691a      	ldr	r2, [r3, #16]
    6cd4:	42a2      	cmp	r2, r4
    6cd6:	dc02      	bgt.n	6cde <z_time_slice+0xb2>
			move_thread_to_end_of_prio_q(_current);
    6cd8:	f7ff ff52 	bl	6b80 <move_thread_to_end_of_prio_q>
    6cdc:	e7cc      	b.n	6c78 <z_time_slice+0x4c>
			_current_cpu->slice_ticks -= ticks;
    6cde:	1b12      	subs	r2, r2, r4
    6ce0:	611a      	str	r2, [r3, #16]
    6ce2:	e7cb      	b.n	6c7c <z_time_slice+0x50>
		_current_cpu->slice_ticks = 0;
    6ce4:	2300      	movs	r3, #0
    6ce6:	610b      	str	r3, [r1, #16]
    6ce8:	e7c8      	b.n	6c7c <z_time_slice+0x50>
    6cea:	bf00      	nop
    6cec:	20000ce4 	.word	0x20000ce4
    6cf0:	0000aa30 	.word	0x0000aa30
    6cf4:	0000aa82 	.word	0x0000aa82
    6cf8:	0000a76d 	.word	0x0000a76d
    6cfc:	0000aa97 	.word	0x0000aa97
    6d00:	20000cb0 	.word	0x20000cb0
    6d04:	20000ce0 	.word	0x20000ce0
    6d08:	0000aa56 	.word	0x0000aa56
    6d0c:	0000aa6d 	.word	0x0000aa6d
    6d10:	20000cec 	.word	0x20000cec
    6d14:	20000ce8 	.word	0x20000ce8
    6d18:	20000410 	.word	0x20000410

00006d1c <ready_thread>:
{
    6d1c:	b570      	push	{r4, r5, r6, lr}
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    6d1e:	f990 200d 	ldrsb.w	r2, [r0, #13]
    6d22:	7b43      	ldrb	r3, [r0, #13]
    6d24:	2a00      	cmp	r2, #0
{
    6d26:	4604      	mov	r4, r0
	if (!z_is_thread_queued(thread) && z_is_thread_ready(thread)) {
    6d28:	db3e      	blt.n	6da8 <ready_thread+0x8c>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    6d2a:	06da      	lsls	r2, r3, #27
    6d2c:	d13c      	bne.n	6da8 <ready_thread+0x8c>
	return !sys_dnode_is_linked(&to->node);
    6d2e:	6985      	ldr	r5, [r0, #24]
    6d30:	2d00      	cmp	r5, #0
    6d32:	d139      	bne.n	6da8 <ready_thread+0x8c>
	thread->base.thread_state |= _THREAD_QUEUED;
    6d34:	f063 037f 	orn	r3, r3, #127	; 0x7f
    6d38:	7343      	strb	r3, [r0, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6d3a:	4b1c      	ldr	r3, [pc, #112]	; (6dac <ready_thread+0x90>)
    6d3c:	4298      	cmp	r0, r3
    6d3e:	d109      	bne.n	6d54 <ready_thread+0x38>
    6d40:	491b      	ldr	r1, [pc, #108]	; (6db0 <ready_thread+0x94>)
    6d42:	481c      	ldr	r0, [pc, #112]	; (6db4 <ready_thread+0x98>)
    6d44:	4a1c      	ldr	r2, [pc, #112]	; (6db8 <ready_thread+0x9c>)
    6d46:	23ba      	movs	r3, #186	; 0xba
    6d48:	f002 fd4d 	bl	97e6 <printk>
    6d4c:	481a      	ldr	r0, [pc, #104]	; (6db8 <ready_thread+0x9c>)
    6d4e:	21ba      	movs	r1, #186	; 0xba
    6d50:	f002 fb5a 	bl	9408 <assert_post_action>
	return list->head == list;
    6d54:	4919      	ldr	r1, [pc, #100]	; (6dbc <ready_thread+0xa0>)
    6d56:	460b      	mov	r3, r1
    6d58:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    6d5c:	4298      	cmp	r0, r3
    6d5e:	bf18      	it	ne
    6d60:	4605      	movne	r5, r0
    6d62:	2d00      	cmp	r5, #0
    6d64:	461a      	mov	r2, r3
    6d66:	462b      	mov	r3, r5
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    6d68:	6a4d      	ldr	r5, [r1, #36]	; 0x24
    6d6a:	bf38      	it	cc
    6d6c:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    6d6e:	b1b3      	cbz	r3, 6d9e <ready_thread+0x82>
	int32_t b1 = thread_1->base.prio;
    6d70:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    6d74:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    6d78:	4286      	cmp	r6, r0
    6d7a:	d00c      	beq.n	6d96 <ready_thread+0x7a>
		return b2 - b1;
    6d7c:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    6d7e:	2800      	cmp	r0, #0
    6d80:	dd09      	ble.n	6d96 <ready_thread+0x7a>
	sys_dnode_t *const prev = successor->prev;
    6d82:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    6d84:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    6d88:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    6d8a:	605c      	str	r4, [r3, #4]
}
    6d8c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		update_cache(0);
    6d90:	2000      	movs	r0, #0
    6d92:	f7ff bebd 	b.w	6b10 <update_cache>
	return (node == list->tail) ? NULL : node->next;
    6d96:	42ab      	cmp	r3, r5
    6d98:	d001      	beq.n	6d9e <ready_thread+0x82>
    6d9a:	681b      	ldr	r3, [r3, #0]
    6d9c:	e7e7      	b.n	6d6e <ready_thread+0x52>
	node->prev = tail;
    6d9e:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
    6da2:	602c      	str	r4, [r5, #0]
	list->tail = node;
    6da4:	624c      	str	r4, [r1, #36]	; 0x24
}
    6da6:	e7f1      	b.n	6d8c <ready_thread+0x70>
}
    6da8:	bd70      	pop	{r4, r5, r6, pc}
    6daa:	bf00      	nop
    6dac:	20000410 	.word	0x20000410
    6db0:	0000b5dd 	.word	0x0000b5dd
    6db4:	0000a76d 	.word	0x0000a76d
    6db8:	0000b5bb 	.word	0x0000b5bb
    6dbc:	20000cb0 	.word	0x20000cb0

00006dc0 <z_ready_thread>:
{
    6dc0:	b538      	push	{r3, r4, r5, lr}
    6dc2:	4604      	mov	r4, r0
	__asm__ volatile(
    6dc4:	f04f 0320 	mov.w	r3, #32
    6dc8:	f3ef 8511 	mrs	r5, BASEPRI
    6dcc:	f383 8812 	msr	BASEPRI_MAX, r3
    6dd0:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6dd4:	4817      	ldr	r0, [pc, #92]	; (6e34 <z_ready_thread+0x74>)
    6dd6:	f001 f8e7 	bl	7fa8 <z_spin_lock_valid>
    6dda:	b968      	cbnz	r0, 6df8 <z_ready_thread+0x38>
    6ddc:	4a16      	ldr	r2, [pc, #88]	; (6e38 <z_ready_thread+0x78>)
    6dde:	4917      	ldr	r1, [pc, #92]	; (6e3c <z_ready_thread+0x7c>)
    6de0:	4817      	ldr	r0, [pc, #92]	; (6e40 <z_ready_thread+0x80>)
    6de2:	2381      	movs	r3, #129	; 0x81
    6de4:	f002 fcff 	bl	97e6 <printk>
    6de8:	4912      	ldr	r1, [pc, #72]	; (6e34 <z_ready_thread+0x74>)
    6dea:	4816      	ldr	r0, [pc, #88]	; (6e44 <z_ready_thread+0x84>)
    6dec:	f002 fcfb 	bl	97e6 <printk>
    6df0:	4811      	ldr	r0, [pc, #68]	; (6e38 <z_ready_thread+0x78>)
    6df2:	2181      	movs	r1, #129	; 0x81
    6df4:	f002 fb08 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    6df8:	480e      	ldr	r0, [pc, #56]	; (6e34 <z_ready_thread+0x74>)
    6dfa:	f001 f8f3 	bl	7fe4 <z_spin_lock_set_owner>
			ready_thread(thread);
    6dfe:	4620      	mov	r0, r4
    6e00:	f7ff ff8c 	bl	6d1c <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6e04:	480b      	ldr	r0, [pc, #44]	; (6e34 <z_ready_thread+0x74>)
    6e06:	f001 f8dd 	bl	7fc4 <z_spin_unlock_valid>
    6e0a:	b968      	cbnz	r0, 6e28 <z_ready_thread+0x68>
    6e0c:	4a0a      	ldr	r2, [pc, #40]	; (6e38 <z_ready_thread+0x78>)
    6e0e:	490e      	ldr	r1, [pc, #56]	; (6e48 <z_ready_thread+0x88>)
    6e10:	480b      	ldr	r0, [pc, #44]	; (6e40 <z_ready_thread+0x80>)
    6e12:	23ac      	movs	r3, #172	; 0xac
    6e14:	f002 fce7 	bl	97e6 <printk>
    6e18:	4906      	ldr	r1, [pc, #24]	; (6e34 <z_ready_thread+0x74>)
    6e1a:	480c      	ldr	r0, [pc, #48]	; (6e4c <z_ready_thread+0x8c>)
    6e1c:	f002 fce3 	bl	97e6 <printk>
    6e20:	4805      	ldr	r0, [pc, #20]	; (6e38 <z_ready_thread+0x78>)
    6e22:	21ac      	movs	r1, #172	; 0xac
    6e24:	f002 faf0 	bl	9408 <assert_post_action>
	__asm__ volatile(
    6e28:	f385 8811 	msr	BASEPRI, r5
    6e2c:	f3bf 8f6f 	isb	sy
}
    6e30:	bd38      	pop	{r3, r4, r5, pc}
    6e32:	bf00      	nop
    6e34:	20000ce4 	.word	0x20000ce4
    6e38:	0000aa30 	.word	0x0000aa30
    6e3c:	0000aa82 	.word	0x0000aa82
    6e40:	0000a76d 	.word	0x0000a76d
    6e44:	0000aa97 	.word	0x0000aa97
    6e48:	0000aa56 	.word	0x0000aa56
    6e4c:	0000aa6d 	.word	0x0000aa6d

00006e50 <z_sched_start>:
{
    6e50:	b538      	push	{r3, r4, r5, lr}
    6e52:	4604      	mov	r4, r0
	__asm__ volatile(
    6e54:	f04f 0320 	mov.w	r3, #32
    6e58:	f3ef 8511 	mrs	r5, BASEPRI
    6e5c:	f383 8812 	msr	BASEPRI_MAX, r3
    6e60:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6e64:	481d      	ldr	r0, [pc, #116]	; (6edc <z_sched_start+0x8c>)
    6e66:	f001 f89f 	bl	7fa8 <z_spin_lock_valid>
    6e6a:	b968      	cbnz	r0, 6e88 <z_sched_start+0x38>
    6e6c:	4a1c      	ldr	r2, [pc, #112]	; (6ee0 <z_sched_start+0x90>)
    6e6e:	491d      	ldr	r1, [pc, #116]	; (6ee4 <z_sched_start+0x94>)
    6e70:	481d      	ldr	r0, [pc, #116]	; (6ee8 <z_sched_start+0x98>)
    6e72:	2381      	movs	r3, #129	; 0x81
    6e74:	f002 fcb7 	bl	97e6 <printk>
    6e78:	4918      	ldr	r1, [pc, #96]	; (6edc <z_sched_start+0x8c>)
    6e7a:	481c      	ldr	r0, [pc, #112]	; (6eec <z_sched_start+0x9c>)
    6e7c:	f002 fcb3 	bl	97e6 <printk>
    6e80:	4817      	ldr	r0, [pc, #92]	; (6ee0 <z_sched_start+0x90>)
    6e82:	2181      	movs	r1, #129	; 0x81
    6e84:	f002 fac0 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    6e88:	4814      	ldr	r0, [pc, #80]	; (6edc <z_sched_start+0x8c>)
    6e8a:	f001 f8ab 	bl	7fe4 <z_spin_lock_set_owner>
	if (z_has_thread_started(thread)) {
    6e8e:	7b63      	ldrb	r3, [r4, #13]
    6e90:	075a      	lsls	r2, r3, #29
    6e92:	d416      	bmi.n	6ec2 <z_sched_start+0x72>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6e94:	4811      	ldr	r0, [pc, #68]	; (6edc <z_sched_start+0x8c>)
    6e96:	f001 f895 	bl	7fc4 <z_spin_unlock_valid>
    6e9a:	b968      	cbnz	r0, 6eb8 <z_sched_start+0x68>
    6e9c:	4a10      	ldr	r2, [pc, #64]	; (6ee0 <z_sched_start+0x90>)
    6e9e:	4914      	ldr	r1, [pc, #80]	; (6ef0 <z_sched_start+0xa0>)
    6ea0:	4811      	ldr	r0, [pc, #68]	; (6ee8 <z_sched_start+0x98>)
    6ea2:	23ac      	movs	r3, #172	; 0xac
    6ea4:	f002 fc9f 	bl	97e6 <printk>
    6ea8:	490c      	ldr	r1, [pc, #48]	; (6edc <z_sched_start+0x8c>)
    6eaa:	4812      	ldr	r0, [pc, #72]	; (6ef4 <z_sched_start+0xa4>)
    6eac:	f002 fc9b 	bl	97e6 <printk>
    6eb0:	480b      	ldr	r0, [pc, #44]	; (6ee0 <z_sched_start+0x90>)
    6eb2:	21ac      	movs	r1, #172	; 0xac
    6eb4:	f002 faa8 	bl	9408 <assert_post_action>
	__asm__ volatile(
    6eb8:	f385 8811 	msr	BASEPRI, r5
    6ebc:	f3bf 8f6f 	isb	sy
}
    6ec0:	bd38      	pop	{r3, r4, r5, pc}
	thread->base.thread_state &= ~_THREAD_PRESTART;
    6ec2:	f023 0304 	bic.w	r3, r3, #4
	ready_thread(thread);
    6ec6:	4620      	mov	r0, r4
    6ec8:	7363      	strb	r3, [r4, #13]
    6eca:	f7ff ff27 	bl	6d1c <ready_thread>
	z_reschedule(&sched_spinlock, key);
    6ece:	4629      	mov	r1, r5
    6ed0:	4802      	ldr	r0, [pc, #8]	; (6edc <z_sched_start+0x8c>)
}
    6ed2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&sched_spinlock, key);
    6ed6:	f7ff bcd3 	b.w	6880 <z_reschedule>
    6eda:	bf00      	nop
    6edc:	20000ce4 	.word	0x20000ce4
    6ee0:	0000aa30 	.word	0x0000aa30
    6ee4:	0000aa82 	.word	0x0000aa82
    6ee8:	0000a76d 	.word	0x0000a76d
    6eec:	0000aa97 	.word	0x0000aa97
    6ef0:	0000aa56 	.word	0x0000aa56
    6ef4:	0000aa6d 	.word	0x0000aa6d

00006ef8 <z_thread_timeout>:
{
    6ef8:	b570      	push	{r4, r5, r6, lr}
    6efa:	4604      	mov	r4, r0
	__asm__ volatile(
    6efc:	f04f 0320 	mov.w	r3, #32
    6f00:	f3ef 8611 	mrs	r6, BASEPRI
    6f04:	f383 8812 	msr	BASEPRI_MAX, r3
    6f08:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    6f0c:	4820      	ldr	r0, [pc, #128]	; (6f90 <z_thread_timeout+0x98>)
    6f0e:	f001 f84b 	bl	7fa8 <z_spin_lock_valid>
    6f12:	b968      	cbnz	r0, 6f30 <z_thread_timeout+0x38>
    6f14:	4a1f      	ldr	r2, [pc, #124]	; (6f94 <z_thread_timeout+0x9c>)
    6f16:	4920      	ldr	r1, [pc, #128]	; (6f98 <z_thread_timeout+0xa0>)
    6f18:	4820      	ldr	r0, [pc, #128]	; (6f9c <z_thread_timeout+0xa4>)
    6f1a:	2381      	movs	r3, #129	; 0x81
    6f1c:	f002 fc63 	bl	97e6 <printk>
    6f20:	491b      	ldr	r1, [pc, #108]	; (6f90 <z_thread_timeout+0x98>)
    6f22:	481f      	ldr	r0, [pc, #124]	; (6fa0 <z_thread_timeout+0xa8>)
    6f24:	f002 fc5f 	bl	97e6 <printk>
    6f28:	481a      	ldr	r0, [pc, #104]	; (6f94 <z_thread_timeout+0x9c>)
    6f2a:	2181      	movs	r1, #129	; 0x81
    6f2c:	f002 fa6c 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    6f30:	4817      	ldr	r0, [pc, #92]	; (6f90 <z_thread_timeout+0x98>)
    6f32:	f001 f857 	bl	7fe4 <z_spin_lock_set_owner>
		if (!killed) {
    6f36:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    6f3a:	f013 0f28 	tst.w	r3, #40	; 0x28
    6f3e:	d110      	bne.n	6f62 <z_thread_timeout+0x6a>
			if (thread->base.pended_on != NULL) {
    6f40:	f854 3c10 	ldr.w	r3, [r4, #-16]
	struct k_thread *thread = CONTAINER_OF(timeout,
    6f44:	f1a4 0518 	sub.w	r5, r4, #24
			if (thread->base.pended_on != NULL) {
    6f48:	b113      	cbz	r3, 6f50 <z_thread_timeout+0x58>
				unpend_thread_no_timeout(thread);
    6f4a:	4628      	mov	r0, r5
    6f4c:	f7ff fd72 	bl	6a34 <unpend_thread_no_timeout>
	thread->base.thread_state &= ~_THREAD_SUSPENDED;
    6f50:	f814 3c0b 	ldrb.w	r3, [r4, #-11]
    6f54:	f023 0314 	bic.w	r3, r3, #20
    6f58:	f804 3c0b 	strb.w	r3, [r4, #-11]
			ready_thread(thread);
    6f5c:	4628      	mov	r0, r5
    6f5e:	f7ff fedd 	bl	6d1c <ready_thread>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    6f62:	480b      	ldr	r0, [pc, #44]	; (6f90 <z_thread_timeout+0x98>)
    6f64:	f001 f82e 	bl	7fc4 <z_spin_unlock_valid>
    6f68:	b968      	cbnz	r0, 6f86 <z_thread_timeout+0x8e>
    6f6a:	4a0a      	ldr	r2, [pc, #40]	; (6f94 <z_thread_timeout+0x9c>)
    6f6c:	490d      	ldr	r1, [pc, #52]	; (6fa4 <z_thread_timeout+0xac>)
    6f6e:	480b      	ldr	r0, [pc, #44]	; (6f9c <z_thread_timeout+0xa4>)
    6f70:	23ac      	movs	r3, #172	; 0xac
    6f72:	f002 fc38 	bl	97e6 <printk>
    6f76:	4906      	ldr	r1, [pc, #24]	; (6f90 <z_thread_timeout+0x98>)
    6f78:	480b      	ldr	r0, [pc, #44]	; (6fa8 <z_thread_timeout+0xb0>)
    6f7a:	f002 fc34 	bl	97e6 <printk>
    6f7e:	4805      	ldr	r0, [pc, #20]	; (6f94 <z_thread_timeout+0x9c>)
    6f80:	21ac      	movs	r1, #172	; 0xac
    6f82:	f002 fa41 	bl	9408 <assert_post_action>
	__asm__ volatile(
    6f86:	f386 8811 	msr	BASEPRI, r6
    6f8a:	f3bf 8f6f 	isb	sy
}
    6f8e:	bd70      	pop	{r4, r5, r6, pc}
    6f90:	20000ce4 	.word	0x20000ce4
    6f94:	0000aa30 	.word	0x0000aa30
    6f98:	0000aa82 	.word	0x0000aa82
    6f9c:	0000a76d 	.word	0x0000a76d
    6fa0:	0000aa97 	.word	0x0000aa97
    6fa4:	0000aa56 	.word	0x0000aa56
    6fa8:	0000aa6d 	.word	0x0000aa6d

00006fac <unready_thread>:
{
    6fac:	b510      	push	{r4, lr}
	if (z_is_thread_queued(thread)) {
    6fae:	f990 200d 	ldrsb.w	r2, [r0, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    6fb2:	7b43      	ldrb	r3, [r0, #13]
    6fb4:	2a00      	cmp	r2, #0
{
    6fb6:	4604      	mov	r4, r0
	if (z_is_thread_queued(thread)) {
    6fb8:	da06      	bge.n	6fc8 <unready_thread+0x1c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    6fba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    6fbe:	7343      	strb	r3, [r0, #13]
	_priq_run_remove(thread_runq(thread), thread);
    6fc0:	4601      	mov	r1, r0
    6fc2:	4806      	ldr	r0, [pc, #24]	; (6fdc <unready_thread+0x30>)
    6fc4:	f7ff fd14 	bl	69f0 <z_priq_dumb_remove>
	update_cache(thread == _current);
    6fc8:	4b05      	ldr	r3, [pc, #20]	; (6fe0 <unready_thread+0x34>)
    6fca:	6898      	ldr	r0, [r3, #8]
    6fcc:	1b03      	subs	r3, r0, r4
    6fce:	4258      	negs	r0, r3
}
    6fd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	update_cache(thread == _current);
    6fd4:	4158      	adcs	r0, r3
    6fd6:	f7ff bd9b 	b.w	6b10 <update_cache>
    6fda:	bf00      	nop
    6fdc:	20000cd0 	.word	0x20000cd0
    6fe0:	20000cb0 	.word	0x20000cb0

00006fe4 <add_to_waitq_locked>:
{
    6fe4:	b538      	push	{r3, r4, r5, lr}
    6fe6:	4604      	mov	r4, r0
    6fe8:	460d      	mov	r5, r1
	unready_thread(thread);
    6fea:	f7ff ffdf 	bl	6fac <unready_thread>
	thread->base.thread_state |= _THREAD_PENDING;
    6fee:	7b63      	ldrb	r3, [r4, #13]
    6ff0:	f043 0302 	orr.w	r3, r3, #2
    6ff4:	7363      	strb	r3, [r4, #13]
	if (wait_q != NULL) {
    6ff6:	b31d      	cbz	r5, 7040 <add_to_waitq_locked+0x5c>
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6ff8:	4b17      	ldr	r3, [pc, #92]	; (7058 <add_to_waitq_locked+0x74>)
		thread->base.pended_on = wait_q;
    6ffa:	60a5      	str	r5, [r4, #8]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    6ffc:	429c      	cmp	r4, r3
    6ffe:	d109      	bne.n	7014 <add_to_waitq_locked+0x30>
    7000:	4916      	ldr	r1, [pc, #88]	; (705c <add_to_waitq_locked+0x78>)
    7002:	4817      	ldr	r0, [pc, #92]	; (7060 <add_to_waitq_locked+0x7c>)
    7004:	4a17      	ldr	r2, [pc, #92]	; (7064 <add_to_waitq_locked+0x80>)
    7006:	23ba      	movs	r3, #186	; 0xba
    7008:	f002 fbed 	bl	97e6 <printk>
    700c:	4815      	ldr	r0, [pc, #84]	; (7064 <add_to_waitq_locked+0x80>)
    700e:	21ba      	movs	r1, #186	; 0xba
    7010:	f002 f9fa 	bl	9408 <assert_post_action>
	return list->head == list;
    7014:	682b      	ldr	r3, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7016:	429d      	cmp	r5, r3
    7018:	bf08      	it	eq
    701a:	2300      	moveq	r3, #0
    701c:	2b00      	cmp	r3, #0
    701e:	bf38      	it	cc
    7020:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    7022:	b19b      	cbz	r3, 704c <add_to_waitq_locked+0x68>
	int32_t b1 = thread_1->base.prio;
    7024:	f994 100e 	ldrsb.w	r1, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    7028:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    702c:	4291      	cmp	r1, r2
    702e:	d008      	beq.n	7042 <add_to_waitq_locked+0x5e>
		return b2 - b1;
    7030:	1a52      	subs	r2, r2, r1
		if (z_sched_prio_cmp(thread, t) > 0) {
    7032:	2a00      	cmp	r2, #0
    7034:	dd05      	ble.n	7042 <add_to_waitq_locked+0x5e>
	sys_dnode_t *const prev = successor->prev;
    7036:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    7038:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    703c:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    703e:	605c      	str	r4, [r3, #4]
}
    7040:	bd38      	pop	{r3, r4, r5, pc}
	return (node == list->tail) ? NULL : node->next;
    7042:	686a      	ldr	r2, [r5, #4]
    7044:	4293      	cmp	r3, r2
    7046:	d001      	beq.n	704c <add_to_waitq_locked+0x68>
    7048:	681b      	ldr	r3, [r3, #0]
    704a:	e7ea      	b.n	7022 <add_to_waitq_locked+0x3e>
	sys_dnode_t *const tail = list->tail;
    704c:	686b      	ldr	r3, [r5, #4]
	node->prev = tail;
    704e:	e9c4 5300 	strd	r5, r3, [r4]
	tail->next = node;
    7052:	601c      	str	r4, [r3, #0]
	list->tail = node;
    7054:	606c      	str	r4, [r5, #4]
    7056:	e7f3      	b.n	7040 <add_to_waitq_locked+0x5c>
    7058:	20000410 	.word	0x20000410
    705c:	0000b5dd 	.word	0x0000b5dd
    7060:	0000a76d 	.word	0x0000a76d
    7064:	0000b5bb 	.word	0x0000b5bb

00007068 <pend>:
{
    7068:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    706c:	4604      	mov	r4, r0
    706e:	460d      	mov	r5, r1
    7070:	4616      	mov	r6, r2
    7072:	461f      	mov	r7, r3
	__asm__ volatile(
    7074:	f04f 0320 	mov.w	r3, #32
    7078:	f3ef 8811 	mrs	r8, BASEPRI
    707c:	f383 8812 	msr	BASEPRI_MAX, r3
    7080:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7084:	481f      	ldr	r0, [pc, #124]	; (7104 <pend+0x9c>)
    7086:	f000 ff8f 	bl	7fa8 <z_spin_lock_valid>
    708a:	b968      	cbnz	r0, 70a8 <pend+0x40>
    708c:	4a1e      	ldr	r2, [pc, #120]	; (7108 <pend+0xa0>)
    708e:	491f      	ldr	r1, [pc, #124]	; (710c <pend+0xa4>)
    7090:	481f      	ldr	r0, [pc, #124]	; (7110 <pend+0xa8>)
    7092:	2381      	movs	r3, #129	; 0x81
    7094:	f002 fba7 	bl	97e6 <printk>
    7098:	491a      	ldr	r1, [pc, #104]	; (7104 <pend+0x9c>)
    709a:	481e      	ldr	r0, [pc, #120]	; (7114 <pend+0xac>)
    709c:	f002 fba3 	bl	97e6 <printk>
    70a0:	4819      	ldr	r0, [pc, #100]	; (7108 <pend+0xa0>)
    70a2:	2181      	movs	r1, #129	; 0x81
    70a4:	f002 f9b0 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    70a8:	4816      	ldr	r0, [pc, #88]	; (7104 <pend+0x9c>)
    70aa:	f000 ff9b 	bl	7fe4 <z_spin_lock_set_owner>
		add_to_waitq_locked(thread, wait_q);
    70ae:	4620      	mov	r0, r4
    70b0:	4629      	mov	r1, r5
    70b2:	f7ff ff97 	bl	6fe4 <add_to_waitq_locked>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    70b6:	4813      	ldr	r0, [pc, #76]	; (7104 <pend+0x9c>)
    70b8:	f000 ff84 	bl	7fc4 <z_spin_unlock_valid>
    70bc:	b968      	cbnz	r0, 70da <pend+0x72>
    70be:	4a12      	ldr	r2, [pc, #72]	; (7108 <pend+0xa0>)
    70c0:	4915      	ldr	r1, [pc, #84]	; (7118 <pend+0xb0>)
    70c2:	4813      	ldr	r0, [pc, #76]	; (7110 <pend+0xa8>)
    70c4:	23ac      	movs	r3, #172	; 0xac
    70c6:	f002 fb8e 	bl	97e6 <printk>
    70ca:	490e      	ldr	r1, [pc, #56]	; (7104 <pend+0x9c>)
    70cc:	4813      	ldr	r0, [pc, #76]	; (711c <pend+0xb4>)
    70ce:	f002 fb8a 	bl	97e6 <printk>
    70d2:	480d      	ldr	r0, [pc, #52]	; (7108 <pend+0xa0>)
    70d4:	21ac      	movs	r1, #172	; 0xac
    70d6:	f002 f997 	bl	9408 <assert_post_action>
	__asm__ volatile(
    70da:	f388 8811 	msr	BASEPRI, r8
    70de:	f3bf 8f6f 	isb	sy
	if (!K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    70e2:	1c7b      	adds	r3, r7, #1
    70e4:	bf08      	it	eq
    70e6:	f1b6 3fff 	cmpeq.w	r6, #4294967295
    70ea:	d008      	beq.n	70fe <pend+0x96>
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    70ec:	4632      	mov	r2, r6
    70ee:	463b      	mov	r3, r7
    70f0:	f104 0018 	add.w	r0, r4, #24
    70f4:	490a      	ldr	r1, [pc, #40]	; (7120 <pend+0xb8>)
}
    70f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    70fa:	f000 bfcb 	b.w	8094 <z_add_timeout>
    70fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7102:	bf00      	nop
    7104:	20000ce4 	.word	0x20000ce4
    7108:	0000aa30 	.word	0x0000aa30
    710c:	0000aa82 	.word	0x0000aa82
    7110:	0000a76d 	.word	0x0000a76d
    7114:	0000aa97 	.word	0x0000aa97
    7118:	0000aa56 	.word	0x0000aa56
    711c:	0000aa6d 	.word	0x0000aa6d
    7120:	00006ef9 	.word	0x00006ef9

00007124 <z_pend_curr>:
{
    7124:	b538      	push	{r3, r4, r5, lr}
	pending_current = _current;
    7126:	4b11      	ldr	r3, [pc, #68]	; (716c <z_pend_curr+0x48>)
{
    7128:	4604      	mov	r4, r0
	pending_current = _current;
    712a:	6898      	ldr	r0, [r3, #8]
    712c:	4b10      	ldr	r3, [pc, #64]	; (7170 <z_pend_curr+0x4c>)
{
    712e:	460d      	mov	r5, r1
	pending_current = _current;
    7130:	6018      	str	r0, [r3, #0]
{
    7132:	4611      	mov	r1, r2
	pend(_current, wait_q, timeout);
    7134:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    7138:	f7ff ff96 	bl	7068 <pend>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    713c:	4620      	mov	r0, r4
    713e:	f000 ff41 	bl	7fc4 <z_spin_unlock_valid>
    7142:	b968      	cbnz	r0, 7160 <z_pend_curr+0x3c>
    7144:	4a0b      	ldr	r2, [pc, #44]	; (7174 <z_pend_curr+0x50>)
    7146:	490c      	ldr	r1, [pc, #48]	; (7178 <z_pend_curr+0x54>)
    7148:	480c      	ldr	r0, [pc, #48]	; (717c <z_pend_curr+0x58>)
    714a:	23c3      	movs	r3, #195	; 0xc3
    714c:	f002 fb4b 	bl	97e6 <printk>
    7150:	480b      	ldr	r0, [pc, #44]	; (7180 <z_pend_curr+0x5c>)
    7152:	4621      	mov	r1, r4
    7154:	f002 fb47 	bl	97e6 <printk>
    7158:	4806      	ldr	r0, [pc, #24]	; (7174 <z_pend_curr+0x50>)
    715a:	21c3      	movs	r1, #195	; 0xc3
    715c:	f002 f954 	bl	9408 <assert_post_action>
    7160:	4628      	mov	r0, r5
}
    7162:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    7166:	f7fb bc61 	b.w	2a2c <arch_swap>
    716a:	bf00      	nop
    716c:	20000cb0 	.word	0x20000cb0
    7170:	20000ce0 	.word	0x20000ce0
    7174:	0000aa30 	.word	0x0000aa30
    7178:	0000aa56 	.word	0x0000aa56
    717c:	0000a76d 	.word	0x0000a76d
    7180:	0000aa6d 	.word	0x0000aa6d

00007184 <z_set_prio>:
{
    7184:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7186:	4604      	mov	r4, r0
    7188:	460e      	mov	r6, r1
	__asm__ volatile(
    718a:	f04f 0320 	mov.w	r3, #32
    718e:	f3ef 8711 	mrs	r7, BASEPRI
    7192:	f383 8812 	msr	BASEPRI_MAX, r3
    7196:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    719a:	483c      	ldr	r0, [pc, #240]	; (728c <z_set_prio+0x108>)
    719c:	f000 ff04 	bl	7fa8 <z_spin_lock_valid>
    71a0:	b968      	cbnz	r0, 71be <z_set_prio+0x3a>
    71a2:	4a3b      	ldr	r2, [pc, #236]	; (7290 <z_set_prio+0x10c>)
    71a4:	493b      	ldr	r1, [pc, #236]	; (7294 <z_set_prio+0x110>)
    71a6:	483c      	ldr	r0, [pc, #240]	; (7298 <z_set_prio+0x114>)
    71a8:	2381      	movs	r3, #129	; 0x81
    71aa:	f002 fb1c 	bl	97e6 <printk>
    71ae:	4937      	ldr	r1, [pc, #220]	; (728c <z_set_prio+0x108>)
    71b0:	483a      	ldr	r0, [pc, #232]	; (729c <z_set_prio+0x118>)
    71b2:	f002 fb18 	bl	97e6 <printk>
    71b6:	4836      	ldr	r0, [pc, #216]	; (7290 <z_set_prio+0x10c>)
    71b8:	2181      	movs	r1, #129	; 0x81
    71ba:	f002 f925 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    71be:	4833      	ldr	r0, [pc, #204]	; (728c <z_set_prio+0x108>)
    71c0:	f000 ff10 	bl	7fe4 <z_spin_lock_set_owner>
	return !((z_is_thread_prevented_from_running(thread)) != 0U ||
    71c4:	7b63      	ldrb	r3, [r4, #13]
    71c6:	06da      	lsls	r2, r3, #27
    71c8:	b276      	sxtb	r6, r6
    71ca:	d15c      	bne.n	7286 <z_set_prio+0x102>
	return !sys_dnode_is_linked(&to->node);
    71cc:	69a5      	ldr	r5, [r4, #24]
		if (need_sched) {
    71ce:	2d00      	cmp	r5, #0
    71d0:	d159      	bne.n	7286 <z_set_prio+0x102>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    71d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    71d6:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    71d8:	4831      	ldr	r0, [pc, #196]	; (72a0 <z_set_prio+0x11c>)
    71da:	4621      	mov	r1, r4
    71dc:	f7ff fc08 	bl	69f0 <z_priq_dumb_remove>
	thread->base.thread_state |= _THREAD_QUEUED;
    71e0:	7b63      	ldrb	r3, [r4, #13]
				thread->base.prio = prio;
    71e2:	73a6      	strb	r6, [r4, #14]
	thread->base.thread_state |= _THREAD_QUEUED;
    71e4:	f063 037f 	orn	r3, r3, #127	; 0x7f
    71e8:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    71ea:	4b2e      	ldr	r3, [pc, #184]	; (72a4 <z_set_prio+0x120>)
    71ec:	429c      	cmp	r4, r3
    71ee:	d109      	bne.n	7204 <z_set_prio+0x80>
    71f0:	492d      	ldr	r1, [pc, #180]	; (72a8 <z_set_prio+0x124>)
    71f2:	4829      	ldr	r0, [pc, #164]	; (7298 <z_set_prio+0x114>)
    71f4:	4a2d      	ldr	r2, [pc, #180]	; (72ac <z_set_prio+0x128>)
    71f6:	23ba      	movs	r3, #186	; 0xba
    71f8:	f002 faf5 	bl	97e6 <printk>
    71fc:	482b      	ldr	r0, [pc, #172]	; (72ac <z_set_prio+0x128>)
    71fe:	21ba      	movs	r1, #186	; 0xba
    7200:	f002 f902 	bl	9408 <assert_post_action>
	return list->head == list;
    7204:	492a      	ldr	r1, [pc, #168]	; (72b0 <z_set_prio+0x12c>)
    7206:	460b      	mov	r3, r1
    7208:	f853 0f20 	ldr.w	r0, [r3, #32]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    720c:	4298      	cmp	r0, r3
    720e:	bf18      	it	ne
    7210:	4605      	movne	r5, r0
    7212:	2d00      	cmp	r5, #0
    7214:	461a      	mov	r2, r3
    7216:	462b      	mov	r3, r5
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    7218:	6a4d      	ldr	r5, [r1, #36]	; 0x24
    721a:	bf38      	it	cc
    721c:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    721e:	b36b      	cbz	r3, 727c <z_set_prio+0xf8>
	int32_t b1 = thread_1->base.prio;
    7220:	f994 600e 	ldrsb.w	r6, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    7224:	f993 000e 	ldrsb.w	r0, [r3, #14]
	if (b1 != b2) {
    7228:	4286      	cmp	r6, r0
    722a:	d023      	beq.n	7274 <z_set_prio+0xf0>
		return b2 - b1;
    722c:	1b80      	subs	r0, r0, r6
		if (z_sched_prio_cmp(thread, t) > 0) {
    722e:	2800      	cmp	r0, #0
    7230:	dd20      	ble.n	7274 <z_set_prio+0xf0>
	sys_dnode_t *const prev = successor->prev;
    7232:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    7234:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    7238:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    723a:	605c      	str	r4, [r3, #4]
			update_cache(1);
    723c:	2001      	movs	r0, #1
    723e:	f7ff fc67 	bl	6b10 <update_cache>
    7242:	2401      	movs	r4, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7244:	4811      	ldr	r0, [pc, #68]	; (728c <z_set_prio+0x108>)
    7246:	f000 febd 	bl	7fc4 <z_spin_unlock_valid>
    724a:	b968      	cbnz	r0, 7268 <z_set_prio+0xe4>
    724c:	4a10      	ldr	r2, [pc, #64]	; (7290 <z_set_prio+0x10c>)
    724e:	4919      	ldr	r1, [pc, #100]	; (72b4 <z_set_prio+0x130>)
    7250:	4811      	ldr	r0, [pc, #68]	; (7298 <z_set_prio+0x114>)
    7252:	23ac      	movs	r3, #172	; 0xac
    7254:	f002 fac7 	bl	97e6 <printk>
    7258:	490c      	ldr	r1, [pc, #48]	; (728c <z_set_prio+0x108>)
    725a:	4817      	ldr	r0, [pc, #92]	; (72b8 <z_set_prio+0x134>)
    725c:	f002 fac3 	bl	97e6 <printk>
    7260:	480b      	ldr	r0, [pc, #44]	; (7290 <z_set_prio+0x10c>)
    7262:	21ac      	movs	r1, #172	; 0xac
    7264:	f002 f8d0 	bl	9408 <assert_post_action>
	__asm__ volatile(
    7268:	f387 8811 	msr	BASEPRI, r7
    726c:	f3bf 8f6f 	isb	sy
}
    7270:	4620      	mov	r0, r4
    7272:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return (node == list->tail) ? NULL : node->next;
    7274:	42ab      	cmp	r3, r5
    7276:	d001      	beq.n	727c <z_set_prio+0xf8>
    7278:	681b      	ldr	r3, [r3, #0]
    727a:	e7d0      	b.n	721e <z_set_prio+0x9a>
	node->prev = tail;
    727c:	e9c4 2500 	strd	r2, r5, [r4]
	tail->next = node;
    7280:	602c      	str	r4, [r5, #0]
	list->tail = node;
    7282:	624c      	str	r4, [r1, #36]	; 0x24
}
    7284:	e7da      	b.n	723c <z_set_prio+0xb8>
			thread->base.prio = prio;
    7286:	73a6      	strb	r6, [r4, #14]
    7288:	2400      	movs	r4, #0
    728a:	e7db      	b.n	7244 <z_set_prio+0xc0>
    728c:	20000ce4 	.word	0x20000ce4
    7290:	0000aa30 	.word	0x0000aa30
    7294:	0000aa82 	.word	0x0000aa82
    7298:	0000a76d 	.word	0x0000a76d
    729c:	0000aa97 	.word	0x0000aa97
    72a0:	20000cd0 	.word	0x20000cd0
    72a4:	20000410 	.word	0x20000410
    72a8:	0000b5dd 	.word	0x0000b5dd
    72ac:	0000b5bb 	.word	0x0000b5bb
    72b0:	20000cb0 	.word	0x20000cb0
    72b4:	0000aa56 	.word	0x0000aa56
    72b8:	0000aa6d 	.word	0x0000aa6d

000072bc <z_impl_k_thread_suspend>:
{
    72bc:	b570      	push	{r4, r5, r6, lr}
    72be:	4604      	mov	r4, r0
	return z_abort_timeout(&thread->base.timeout);
    72c0:	3018      	adds	r0, #24
    72c2:	f000 ffbb 	bl	823c <z_abort_timeout>
	__asm__ volatile(
    72c6:	f04f 0320 	mov.w	r3, #32
    72ca:	f3ef 8611 	mrs	r6, BASEPRI
    72ce:	f383 8812 	msr	BASEPRI_MAX, r3
    72d2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    72d6:	4825      	ldr	r0, [pc, #148]	; (736c <z_impl_k_thread_suspend+0xb0>)
    72d8:	f000 fe66 	bl	7fa8 <z_spin_lock_valid>
    72dc:	b968      	cbnz	r0, 72fa <z_impl_k_thread_suspend+0x3e>
    72de:	4a24      	ldr	r2, [pc, #144]	; (7370 <z_impl_k_thread_suspend+0xb4>)
    72e0:	4924      	ldr	r1, [pc, #144]	; (7374 <z_impl_k_thread_suspend+0xb8>)
    72e2:	4825      	ldr	r0, [pc, #148]	; (7378 <z_impl_k_thread_suspend+0xbc>)
    72e4:	2381      	movs	r3, #129	; 0x81
    72e6:	f002 fa7e 	bl	97e6 <printk>
    72ea:	4920      	ldr	r1, [pc, #128]	; (736c <z_impl_k_thread_suspend+0xb0>)
    72ec:	4823      	ldr	r0, [pc, #140]	; (737c <z_impl_k_thread_suspend+0xc0>)
    72ee:	f002 fa7a 	bl	97e6 <printk>
    72f2:	481f      	ldr	r0, [pc, #124]	; (7370 <z_impl_k_thread_suspend+0xb4>)
    72f4:	2181      	movs	r1, #129	; 0x81
    72f6:	f002 f887 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    72fa:	481c      	ldr	r0, [pc, #112]	; (736c <z_impl_k_thread_suspend+0xb0>)
    72fc:	f000 fe72 	bl	7fe4 <z_spin_lock_set_owner>
		if (z_is_thread_queued(thread)) {
    7300:	f994 200d 	ldrsb.w	r2, [r4, #13]
	return z_is_thread_state_set(thread, _THREAD_QUEUED);
    7304:	7b63      	ldrb	r3, [r4, #13]
    7306:	2a00      	cmp	r2, #0
    7308:	da06      	bge.n	7318 <z_impl_k_thread_suspend+0x5c>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    730a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
	_priq_run_remove(thread_runq(thread), thread);
    730e:	481c      	ldr	r0, [pc, #112]	; (7380 <z_impl_k_thread_suspend+0xc4>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    7310:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    7312:	4621      	mov	r1, r4
    7314:	f7ff fb6c 	bl	69f0 <z_priq_dumb_remove>
		update_cache(thread == _current);
    7318:	4d1a      	ldr	r5, [pc, #104]	; (7384 <z_impl_k_thread_suspend+0xc8>)
	thread->base.thread_state |= _THREAD_SUSPENDED;
    731a:	7b63      	ldrb	r3, [r4, #13]
    731c:	68a8      	ldr	r0, [r5, #8]
    731e:	f043 0310 	orr.w	r3, r3, #16
    7322:	7363      	strb	r3, [r4, #13]
    7324:	1b03      	subs	r3, r0, r4
    7326:	4258      	negs	r0, r3
    7328:	4158      	adcs	r0, r3
    732a:	f7ff fbf1 	bl	6b10 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    732e:	480f      	ldr	r0, [pc, #60]	; (736c <z_impl_k_thread_suspend+0xb0>)
    7330:	f000 fe48 	bl	7fc4 <z_spin_unlock_valid>
    7334:	b968      	cbnz	r0, 7352 <z_impl_k_thread_suspend+0x96>
    7336:	4a0e      	ldr	r2, [pc, #56]	; (7370 <z_impl_k_thread_suspend+0xb4>)
    7338:	4913      	ldr	r1, [pc, #76]	; (7388 <z_impl_k_thread_suspend+0xcc>)
    733a:	480f      	ldr	r0, [pc, #60]	; (7378 <z_impl_k_thread_suspend+0xbc>)
    733c:	23ac      	movs	r3, #172	; 0xac
    733e:	f002 fa52 	bl	97e6 <printk>
    7342:	490a      	ldr	r1, [pc, #40]	; (736c <z_impl_k_thread_suspend+0xb0>)
    7344:	4811      	ldr	r0, [pc, #68]	; (738c <z_impl_k_thread_suspend+0xd0>)
    7346:	f002 fa4e 	bl	97e6 <printk>
    734a:	4809      	ldr	r0, [pc, #36]	; (7370 <z_impl_k_thread_suspend+0xb4>)
    734c:	21ac      	movs	r1, #172	; 0xac
    734e:	f002 f85b 	bl	9408 <assert_post_action>
	__asm__ volatile(
    7352:	f386 8811 	msr	BASEPRI, r6
    7356:	f3bf 8f6f 	isb	sy
	if (thread == _current) {
    735a:	68ab      	ldr	r3, [r5, #8]
    735c:	42a3      	cmp	r3, r4
    735e:	d103      	bne.n	7368 <z_impl_k_thread_suspend+0xac>
}
    7360:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		z_reschedule_unlocked();
    7364:	f002 bdd9 	b.w	9f1a <z_reschedule_unlocked>
}
    7368:	bd70      	pop	{r4, r5, r6, pc}
    736a:	bf00      	nop
    736c:	20000ce4 	.word	0x20000ce4
    7370:	0000aa30 	.word	0x0000aa30
    7374:	0000aa82 	.word	0x0000aa82
    7378:	0000a76d 	.word	0x0000a76d
    737c:	0000aa97 	.word	0x0000aa97
    7380:	20000cd0 	.word	0x20000cd0
    7384:	20000cb0 	.word	0x20000cb0
    7388:	0000aa56 	.word	0x0000aa56
    738c:	0000aa6d 	.word	0x0000aa6d

00007390 <k_sched_unlock>:
{
    7390:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    7392:	f04f 0320 	mov.w	r3, #32
    7396:	f3ef 8511 	mrs	r5, BASEPRI
    739a:	f383 8812 	msr	BASEPRI_MAX, r3
    739e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    73a2:	482d      	ldr	r0, [pc, #180]	; (7458 <k_sched_unlock+0xc8>)
    73a4:	f000 fe00 	bl	7fa8 <z_spin_lock_valid>
    73a8:	b968      	cbnz	r0, 73c6 <k_sched_unlock+0x36>
    73aa:	4a2c      	ldr	r2, [pc, #176]	; (745c <k_sched_unlock+0xcc>)
    73ac:	492c      	ldr	r1, [pc, #176]	; (7460 <k_sched_unlock+0xd0>)
    73ae:	482d      	ldr	r0, [pc, #180]	; (7464 <k_sched_unlock+0xd4>)
    73b0:	2381      	movs	r3, #129	; 0x81
    73b2:	f002 fa18 	bl	97e6 <printk>
    73b6:	4928      	ldr	r1, [pc, #160]	; (7458 <k_sched_unlock+0xc8>)
    73b8:	482b      	ldr	r0, [pc, #172]	; (7468 <k_sched_unlock+0xd8>)
    73ba:	f002 fa14 	bl	97e6 <printk>
    73be:	4827      	ldr	r0, [pc, #156]	; (745c <k_sched_unlock+0xcc>)
    73c0:	2181      	movs	r1, #129	; 0x81
    73c2:	f002 f821 	bl	9408 <assert_post_action>
		__ASSERT(_current->base.sched_locked != 0U, "");
    73c6:	4c29      	ldr	r4, [pc, #164]	; (746c <k_sched_unlock+0xdc>)
	z_spin_lock_set_owner(l);
    73c8:	4823      	ldr	r0, [pc, #140]	; (7458 <k_sched_unlock+0xc8>)
    73ca:	f000 fe0b 	bl	7fe4 <z_spin_lock_set_owner>
    73ce:	68a2      	ldr	r2, [r4, #8]
    73d0:	7bd2      	ldrb	r2, [r2, #15]
    73d2:	b972      	cbnz	r2, 73f2 <k_sched_unlock+0x62>
    73d4:	4926      	ldr	r1, [pc, #152]	; (7470 <k_sched_unlock+0xe0>)
    73d6:	4a27      	ldr	r2, [pc, #156]	; (7474 <k_sched_unlock+0xe4>)
    73d8:	4822      	ldr	r0, [pc, #136]	; (7464 <k_sched_unlock+0xd4>)
    73da:	f240 3385 	movw	r3, #901	; 0x385
    73de:	f002 fa02 	bl	97e6 <printk>
    73e2:	4825      	ldr	r0, [pc, #148]	; (7478 <k_sched_unlock+0xe8>)
    73e4:	f002 f9ff 	bl	97e6 <printk>
    73e8:	4822      	ldr	r0, [pc, #136]	; (7474 <k_sched_unlock+0xe4>)
    73ea:	f240 3185 	movw	r1, #901	; 0x385
    73ee:	f002 f80b 	bl	9408 <assert_post_action>
    73f2:	f3ef 8305 	mrs	r3, IPSR
		__ASSERT(!arch_is_in_isr(), "");
    73f6:	b173      	cbz	r3, 7416 <k_sched_unlock+0x86>
    73f8:	4920      	ldr	r1, [pc, #128]	; (747c <k_sched_unlock+0xec>)
    73fa:	4a1e      	ldr	r2, [pc, #120]	; (7474 <k_sched_unlock+0xe4>)
    73fc:	4819      	ldr	r0, [pc, #100]	; (7464 <k_sched_unlock+0xd4>)
    73fe:	f240 3386 	movw	r3, #902	; 0x386
    7402:	f002 f9f0 	bl	97e6 <printk>
    7406:	481c      	ldr	r0, [pc, #112]	; (7478 <k_sched_unlock+0xe8>)
    7408:	f002 f9ed 	bl	97e6 <printk>
    740c:	4819      	ldr	r0, [pc, #100]	; (7474 <k_sched_unlock+0xe4>)
    740e:	f240 3186 	movw	r1, #902	; 0x386
    7412:	f001 fff9 	bl	9408 <assert_post_action>
		++_current->base.sched_locked;
    7416:	68a2      	ldr	r2, [r4, #8]
    7418:	7bd3      	ldrb	r3, [r2, #15]
    741a:	3301      	adds	r3, #1
		update_cache(0);
    741c:	2000      	movs	r0, #0
		++_current->base.sched_locked;
    741e:	73d3      	strb	r3, [r2, #15]
		update_cache(0);
    7420:	f7ff fb76 	bl	6b10 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7424:	480c      	ldr	r0, [pc, #48]	; (7458 <k_sched_unlock+0xc8>)
    7426:	f000 fdcd 	bl	7fc4 <z_spin_unlock_valid>
    742a:	b968      	cbnz	r0, 7448 <k_sched_unlock+0xb8>
    742c:	4a0b      	ldr	r2, [pc, #44]	; (745c <k_sched_unlock+0xcc>)
    742e:	4914      	ldr	r1, [pc, #80]	; (7480 <k_sched_unlock+0xf0>)
    7430:	480c      	ldr	r0, [pc, #48]	; (7464 <k_sched_unlock+0xd4>)
    7432:	23ac      	movs	r3, #172	; 0xac
    7434:	f002 f9d7 	bl	97e6 <printk>
    7438:	4907      	ldr	r1, [pc, #28]	; (7458 <k_sched_unlock+0xc8>)
    743a:	4812      	ldr	r0, [pc, #72]	; (7484 <k_sched_unlock+0xf4>)
    743c:	f002 f9d3 	bl	97e6 <printk>
    7440:	4806      	ldr	r0, [pc, #24]	; (745c <k_sched_unlock+0xcc>)
    7442:	21ac      	movs	r1, #172	; 0xac
    7444:	f001 ffe0 	bl	9408 <assert_post_action>
	__asm__ volatile(
    7448:	f385 8811 	msr	BASEPRI, r5
    744c:	f3bf 8f6f 	isb	sy
}
    7450:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule_unlocked();
    7454:	f002 bd61 	b.w	9f1a <z_reschedule_unlocked>
    7458:	20000ce4 	.word	0x20000ce4
    745c:	0000aa30 	.word	0x0000aa30
    7460:	0000aa82 	.word	0x0000aa82
    7464:	0000a76d 	.word	0x0000a76d
    7468:	0000aa97 	.word	0x0000aa97
    746c:	20000cb0 	.word	0x20000cb0
    7470:	0000b63c 	.word	0x0000b63c
    7474:	0000b5bb 	.word	0x0000b5bb
    7478:	0000b457 	.word	0x0000b457
    747c:	0000b3de 	.word	0x0000b3de
    7480:	0000aa56 	.word	0x0000aa56
    7484:	0000aa6d 	.word	0x0000aa6d

00007488 <z_unpend1_no_timeout>:
{
    7488:	b538      	push	{r3, r4, r5, lr}
    748a:	4604      	mov	r4, r0
	__asm__ volatile(
    748c:	f04f 0320 	mov.w	r3, #32
    7490:	f3ef 8511 	mrs	r5, BASEPRI
    7494:	f383 8812 	msr	BASEPRI_MAX, r3
    7498:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    749c:	4819      	ldr	r0, [pc, #100]	; (7504 <z_unpend1_no_timeout+0x7c>)
    749e:	f000 fd83 	bl	7fa8 <z_spin_lock_valid>
    74a2:	b968      	cbnz	r0, 74c0 <z_unpend1_no_timeout+0x38>
    74a4:	4a18      	ldr	r2, [pc, #96]	; (7508 <z_unpend1_no_timeout+0x80>)
    74a6:	4919      	ldr	r1, [pc, #100]	; (750c <z_unpend1_no_timeout+0x84>)
    74a8:	4819      	ldr	r0, [pc, #100]	; (7510 <z_unpend1_no_timeout+0x88>)
    74aa:	2381      	movs	r3, #129	; 0x81
    74ac:	f002 f99b 	bl	97e6 <printk>
    74b0:	4914      	ldr	r1, [pc, #80]	; (7504 <z_unpend1_no_timeout+0x7c>)
    74b2:	4818      	ldr	r0, [pc, #96]	; (7514 <z_unpend1_no_timeout+0x8c>)
    74b4:	f002 f997 	bl	97e6 <printk>
    74b8:	4813      	ldr	r0, [pc, #76]	; (7508 <z_unpend1_no_timeout+0x80>)
    74ba:	2181      	movs	r1, #129	; 0x81
    74bc:	f001 ffa4 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    74c0:	4810      	ldr	r0, [pc, #64]	; (7504 <z_unpend1_no_timeout+0x7c>)
    74c2:	f000 fd8f 	bl	7fe4 <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
    74c6:	4620      	mov	r0, r4
    74c8:	f002 fd31 	bl	9f2e <z_priq_dumb_best>
		if (thread != NULL) {
    74cc:	4604      	mov	r4, r0
    74ce:	b108      	cbz	r0, 74d4 <z_unpend1_no_timeout+0x4c>
			unpend_thread_no_timeout(thread);
    74d0:	f7ff fab0 	bl	6a34 <unpend_thread_no_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    74d4:	480b      	ldr	r0, [pc, #44]	; (7504 <z_unpend1_no_timeout+0x7c>)
    74d6:	f000 fd75 	bl	7fc4 <z_spin_unlock_valid>
    74da:	b968      	cbnz	r0, 74f8 <z_unpend1_no_timeout+0x70>
    74dc:	4a0a      	ldr	r2, [pc, #40]	; (7508 <z_unpend1_no_timeout+0x80>)
    74de:	490e      	ldr	r1, [pc, #56]	; (7518 <z_unpend1_no_timeout+0x90>)
    74e0:	480b      	ldr	r0, [pc, #44]	; (7510 <z_unpend1_no_timeout+0x88>)
    74e2:	23ac      	movs	r3, #172	; 0xac
    74e4:	f002 f97f 	bl	97e6 <printk>
    74e8:	4906      	ldr	r1, [pc, #24]	; (7504 <z_unpend1_no_timeout+0x7c>)
    74ea:	480c      	ldr	r0, [pc, #48]	; (751c <z_unpend1_no_timeout+0x94>)
    74ec:	f002 f97b 	bl	97e6 <printk>
    74f0:	4805      	ldr	r0, [pc, #20]	; (7508 <z_unpend1_no_timeout+0x80>)
    74f2:	21ac      	movs	r1, #172	; 0xac
    74f4:	f001 ff88 	bl	9408 <assert_post_action>
	__asm__ volatile(
    74f8:	f385 8811 	msr	BASEPRI, r5
    74fc:	f3bf 8f6f 	isb	sy
}
    7500:	4620      	mov	r0, r4
    7502:	bd38      	pop	{r3, r4, r5, pc}
    7504:	20000ce4 	.word	0x20000ce4
    7508:	0000aa30 	.word	0x0000aa30
    750c:	0000aa82 	.word	0x0000aa82
    7510:	0000a76d 	.word	0x0000a76d
    7514:	0000aa97 	.word	0x0000aa97
    7518:	0000aa56 	.word	0x0000aa56
    751c:	0000aa6d 	.word	0x0000aa6d

00007520 <z_unpend_first_thread>:
{
    7520:	b538      	push	{r3, r4, r5, lr}
    7522:	4604      	mov	r4, r0
	__asm__ volatile(
    7524:	f04f 0320 	mov.w	r3, #32
    7528:	f3ef 8511 	mrs	r5, BASEPRI
    752c:	f383 8812 	msr	BASEPRI_MAX, r3
    7530:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7534:	481b      	ldr	r0, [pc, #108]	; (75a4 <z_unpend_first_thread+0x84>)
    7536:	f000 fd37 	bl	7fa8 <z_spin_lock_valid>
    753a:	b968      	cbnz	r0, 7558 <z_unpend_first_thread+0x38>
    753c:	4a1a      	ldr	r2, [pc, #104]	; (75a8 <z_unpend_first_thread+0x88>)
    753e:	491b      	ldr	r1, [pc, #108]	; (75ac <z_unpend_first_thread+0x8c>)
    7540:	481b      	ldr	r0, [pc, #108]	; (75b0 <z_unpend_first_thread+0x90>)
    7542:	2381      	movs	r3, #129	; 0x81
    7544:	f002 f94f 	bl	97e6 <printk>
    7548:	4916      	ldr	r1, [pc, #88]	; (75a4 <z_unpend_first_thread+0x84>)
    754a:	481a      	ldr	r0, [pc, #104]	; (75b4 <z_unpend_first_thread+0x94>)
    754c:	f002 f94b 	bl	97e6 <printk>
    7550:	4815      	ldr	r0, [pc, #84]	; (75a8 <z_unpend_first_thread+0x88>)
    7552:	2181      	movs	r1, #129	; 0x81
    7554:	f001 ff58 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    7558:	4812      	ldr	r0, [pc, #72]	; (75a4 <z_unpend_first_thread+0x84>)
    755a:	f000 fd43 	bl	7fe4 <z_spin_lock_set_owner>
		thread = _priq_wait_best(&wait_q->waitq);
    755e:	4620      	mov	r0, r4
    7560:	f002 fce5 	bl	9f2e <z_priq_dumb_best>
		if (thread != NULL) {
    7564:	4604      	mov	r4, r0
    7566:	b128      	cbz	r0, 7574 <z_unpend_first_thread+0x54>
			unpend_thread_no_timeout(thread);
    7568:	f7ff fa64 	bl	6a34 <unpend_thread_no_timeout>
    756c:	f104 0018 	add.w	r0, r4, #24
    7570:	f000 fe64 	bl	823c <z_abort_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7574:	480b      	ldr	r0, [pc, #44]	; (75a4 <z_unpend_first_thread+0x84>)
    7576:	f000 fd25 	bl	7fc4 <z_spin_unlock_valid>
    757a:	b968      	cbnz	r0, 7598 <z_unpend_first_thread+0x78>
    757c:	4a0a      	ldr	r2, [pc, #40]	; (75a8 <z_unpend_first_thread+0x88>)
    757e:	490e      	ldr	r1, [pc, #56]	; (75b8 <z_unpend_first_thread+0x98>)
    7580:	480b      	ldr	r0, [pc, #44]	; (75b0 <z_unpend_first_thread+0x90>)
    7582:	23ac      	movs	r3, #172	; 0xac
    7584:	f002 f92f 	bl	97e6 <printk>
    7588:	4906      	ldr	r1, [pc, #24]	; (75a4 <z_unpend_first_thread+0x84>)
    758a:	480c      	ldr	r0, [pc, #48]	; (75bc <z_unpend_first_thread+0x9c>)
    758c:	f002 f92b 	bl	97e6 <printk>
    7590:	4805      	ldr	r0, [pc, #20]	; (75a8 <z_unpend_first_thread+0x88>)
    7592:	21ac      	movs	r1, #172	; 0xac
    7594:	f001 ff38 	bl	9408 <assert_post_action>
	__asm__ volatile(
    7598:	f385 8811 	msr	BASEPRI, r5
    759c:	f3bf 8f6f 	isb	sy
}
    75a0:	4620      	mov	r0, r4
    75a2:	bd38      	pop	{r3, r4, r5, pc}
    75a4:	20000ce4 	.word	0x20000ce4
    75a8:	0000aa30 	.word	0x0000aa30
    75ac:	0000aa82 	.word	0x0000aa82
    75b0:	0000a76d 	.word	0x0000a76d
    75b4:	0000aa97 	.word	0x0000aa97
    75b8:	0000aa56 	.word	0x0000aa56
    75bc:	0000aa6d 	.word	0x0000aa6d

000075c0 <z_sched_init>:
	list->head = (sys_dnode_t *)list;
    75c0:	4b04      	ldr	r3, [pc, #16]	; (75d4 <z_sched_init+0x14>)
#else
	init_ready_q(&_kernel.ready_q);
#endif

#ifdef CONFIG_TIMESLICING
	k_sched_time_slice_set(CONFIG_TIMESLICE_SIZE,
    75c2:	2100      	movs	r1, #0
    75c4:	f103 0220 	add.w	r2, r3, #32
	list->tail = (sys_dnode_t *)list;
    75c8:	e9c3 2208 	strd	r2, r2, [r3, #32]
    75cc:	4608      	mov	r0, r1
    75ce:	f7ff b8a9 	b.w	6724 <k_sched_time_slice_set>
    75d2:	bf00      	nop
    75d4:	20000cb0 	.word	0x20000cb0

000075d8 <z_impl_k_yield>:
#include <syscalls/k_thread_deadline_set_mrsh.c>
#endif
#endif

void z_impl_k_yield(void)
{
    75d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    75da:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "");
    75de:	b173      	cbz	r3, 75fe <z_impl_k_yield+0x26>
    75e0:	4941      	ldr	r1, [pc, #260]	; (76e8 <z_impl_k_yield+0x110>)
    75e2:	4a42      	ldr	r2, [pc, #264]	; (76ec <z_impl_k_yield+0x114>)
    75e4:	4842      	ldr	r0, [pc, #264]	; (76f0 <z_impl_k_yield+0x118>)
    75e6:	f240 43dc 	movw	r3, #1244	; 0x4dc
    75ea:	f002 f8fc 	bl	97e6 <printk>
    75ee:	4841      	ldr	r0, [pc, #260]	; (76f4 <z_impl_k_yield+0x11c>)
    75f0:	f002 f8f9 	bl	97e6 <printk>
    75f4:	483d      	ldr	r0, [pc, #244]	; (76ec <z_impl_k_yield+0x114>)
    75f6:	f240 41dc 	movw	r1, #1244	; 0x4dc
    75fa:	f001 ff05 	bl	9408 <assert_post_action>
	__asm__ volatile(
    75fe:	f04f 0320 	mov.w	r3, #32
    7602:	f3ef 8611 	mrs	r6, BASEPRI
    7606:	f383 8812 	msr	BASEPRI_MAX, r3
    760a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    760e:	483a      	ldr	r0, [pc, #232]	; (76f8 <z_impl_k_yield+0x120>)
    7610:	f000 fcca 	bl	7fa8 <z_spin_lock_valid>
    7614:	b968      	cbnz	r0, 7632 <z_impl_k_yield+0x5a>
    7616:	4a39      	ldr	r2, [pc, #228]	; (76fc <z_impl_k_yield+0x124>)
    7618:	4939      	ldr	r1, [pc, #228]	; (7700 <z_impl_k_yield+0x128>)
    761a:	4835      	ldr	r0, [pc, #212]	; (76f0 <z_impl_k_yield+0x118>)
    761c:	2381      	movs	r3, #129	; 0x81
    761e:	f002 f8e2 	bl	97e6 <printk>
    7622:	4935      	ldr	r1, [pc, #212]	; (76f8 <z_impl_k_yield+0x120>)
    7624:	4837      	ldr	r0, [pc, #220]	; (7704 <z_impl_k_yield+0x12c>)
    7626:	f002 f8de 	bl	97e6 <printk>
    762a:	4834      	ldr	r0, [pc, #208]	; (76fc <z_impl_k_yield+0x124>)
    762c:	2181      	movs	r1, #129	; 0x81
    762e:	f001 feeb 	bl	9408 <assert_post_action>

	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if (!IS_ENABLED(CONFIG_SMP) ||
	    z_is_thread_queued(_current)) {
		dequeue_thread(_current);
    7632:	4d35      	ldr	r5, [pc, #212]	; (7708 <z_impl_k_yield+0x130>)
	z_spin_lock_set_owner(l);
    7634:	4830      	ldr	r0, [pc, #192]	; (76f8 <z_impl_k_yield+0x120>)
    7636:	f000 fcd5 	bl	7fe4 <z_spin_lock_set_owner>
    763a:	68a9      	ldr	r1, [r5, #8]
	thread->base.thread_state &= ~_THREAD_QUEUED;
    763c:	7b4b      	ldrb	r3, [r1, #13]
    763e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
    7642:	734b      	strb	r3, [r1, #13]
	_priq_run_remove(thread_runq(thread), thread);
    7644:	f105 0020 	add.w	r0, r5, #32
    7648:	f7ff f9d2 	bl	69f0 <z_priq_dumb_remove>
	}
	queue_thread(_current);
    764c:	68ac      	ldr	r4, [r5, #8]
	thread->base.thread_state |= _THREAD_QUEUED;
    764e:	7b63      	ldrb	r3, [r4, #13]
    7650:	f063 037f 	orn	r3, r3, #127	; 0x7f
    7654:	7363      	strb	r3, [r4, #13]
	__ASSERT_NO_MSG(!z_is_idle_thread_object(thread));
    7656:	4b2d      	ldr	r3, [pc, #180]	; (770c <z_impl_k_yield+0x134>)
    7658:	429c      	cmp	r4, r3
    765a:	d109      	bne.n	7670 <z_impl_k_yield+0x98>
    765c:	492c      	ldr	r1, [pc, #176]	; (7710 <z_impl_k_yield+0x138>)
    765e:	4824      	ldr	r0, [pc, #144]	; (76f0 <z_impl_k_yield+0x118>)
    7660:	4a22      	ldr	r2, [pc, #136]	; (76ec <z_impl_k_yield+0x114>)
    7662:	23ba      	movs	r3, #186	; 0xba
    7664:	f002 f8bf 	bl	97e6 <printk>
    7668:	4820      	ldr	r0, [pc, #128]	; (76ec <z_impl_k_yield+0x114>)
    766a:	21ba      	movs	r1, #186	; 0xba
    766c:	f001 fecc 	bl	9408 <assert_post_action>
	return list->head == list;
    7670:	6a2b      	ldr	r3, [r5, #32]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7672:	4828      	ldr	r0, [pc, #160]	; (7714 <z_impl_k_yield+0x13c>)
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    7674:	6a69      	ldr	r1, [r5, #36]	; 0x24
	return sys_dlist_is_empty(list) ? NULL : list->head;
    7676:	4283      	cmp	r3, r0
    7678:	bf08      	it	eq
    767a:	2300      	moveq	r3, #0
    767c:	2b00      	cmp	r3, #0
    767e:	bf38      	it	cc
    7680:	2300      	movcc	r3, #0
	SYS_DLIST_FOR_EACH_CONTAINER(pq, t, base.qnode_dlist) {
    7682:	b35b      	cbz	r3, 76dc <z_impl_k_yield+0x104>
	int32_t b1 = thread_1->base.prio;
    7684:	f994 700e 	ldrsb.w	r7, [r4, #14]
	int32_t b2 = thread_2->base.prio;
    7688:	f993 200e 	ldrsb.w	r2, [r3, #14]
	if (b1 != b2) {
    768c:	4297      	cmp	r7, r2
    768e:	d021      	beq.n	76d4 <z_impl_k_yield+0xfc>
		return b2 - b1;
    7690:	1bd2      	subs	r2, r2, r7
		if (z_sched_prio_cmp(thread, t) > 0) {
    7692:	2a00      	cmp	r2, #0
    7694:	dd1e      	ble.n	76d4 <z_impl_k_yield+0xfc>
	sys_dnode_t *const prev = successor->prev;
    7696:	685a      	ldr	r2, [r3, #4]
	node->next = successor;
    7698:	e9c4 3200 	strd	r3, r2, [r4]
	prev->next = node;
    769c:	6014      	str	r4, [r2, #0]
	successor->prev = node;
    769e:	605c      	str	r4, [r3, #4]
	update_cache(1);
    76a0:	2001      	movs	r0, #1
    76a2:	f7ff fa35 	bl	6b10 <update_cache>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    76a6:	4814      	ldr	r0, [pc, #80]	; (76f8 <z_impl_k_yield+0x120>)
    76a8:	f000 fc8c 	bl	7fc4 <z_spin_unlock_valid>
    76ac:	b968      	cbnz	r0, 76ca <z_impl_k_yield+0xf2>
    76ae:	4a13      	ldr	r2, [pc, #76]	; (76fc <z_impl_k_yield+0x124>)
    76b0:	4919      	ldr	r1, [pc, #100]	; (7718 <z_impl_k_yield+0x140>)
    76b2:	480f      	ldr	r0, [pc, #60]	; (76f0 <z_impl_k_yield+0x118>)
    76b4:	23c3      	movs	r3, #195	; 0xc3
    76b6:	f002 f896 	bl	97e6 <printk>
    76ba:	490f      	ldr	r1, [pc, #60]	; (76f8 <z_impl_k_yield+0x120>)
    76bc:	4817      	ldr	r0, [pc, #92]	; (771c <z_impl_k_yield+0x144>)
    76be:	f002 f892 	bl	97e6 <printk>
    76c2:	480e      	ldr	r0, [pc, #56]	; (76fc <z_impl_k_yield+0x124>)
    76c4:	21c3      	movs	r1, #195	; 0xc3
    76c6:	f001 fe9f 	bl	9408 <assert_post_action>
    76ca:	4630      	mov	r0, r6
	z_swap(&sched_spinlock, key);
}
    76cc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    76d0:	f7fb b9ac 	b.w	2a2c <arch_swap>
	return (node == list->tail) ? NULL : node->next;
    76d4:	428b      	cmp	r3, r1
    76d6:	d001      	beq.n	76dc <z_impl_k_yield+0x104>
    76d8:	681b      	ldr	r3, [r3, #0]
    76da:	e7d2      	b.n	7682 <z_impl_k_yield+0xaa>
	node->prev = tail;
    76dc:	e9c4 0100 	strd	r0, r1, [r4]
	tail->next = node;
    76e0:	600c      	str	r4, [r1, #0]
	list->tail = node;
    76e2:	626c      	str	r4, [r5, #36]	; 0x24
}
    76e4:	e7dc      	b.n	76a0 <z_impl_k_yield+0xc8>
    76e6:	bf00      	nop
    76e8:	0000b3de 	.word	0x0000b3de
    76ec:	0000b5bb 	.word	0x0000b5bb
    76f0:	0000a76d 	.word	0x0000a76d
    76f4:	0000b457 	.word	0x0000b457
    76f8:	20000ce4 	.word	0x20000ce4
    76fc:	0000aa30 	.word	0x0000aa30
    7700:	0000aa82 	.word	0x0000aa82
    7704:	0000aa97 	.word	0x0000aa97
    7708:	20000cb0 	.word	0x20000cb0
    770c:	20000410 	.word	0x20000410
    7710:	0000b5dd 	.word	0x0000b5dd
    7714:	20000cd0 	.word	0x20000cd0
    7718:	0000aa56 	.word	0x0000aa56
    771c:	0000aa6d 	.word	0x0000aa6d

00007720 <z_tick_sleep>:
}
#include <syscalls/k_yield_mrsh.c>
#endif

static int32_t z_tick_sleep(k_ticks_t ticks)
{
    7720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7724:	4604      	mov	r4, r0
    7726:	460d      	mov	r5, r1
    7728:	f3ef 8305 	mrs	r3, IPSR
#ifdef CONFIG_MULTITHREADING
	uint32_t expected_wakeup_ticks;

	__ASSERT(!arch_is_in_isr(), "");
    772c:	b173      	cbz	r3, 774c <z_tick_sleep+0x2c>
    772e:	4945      	ldr	r1, [pc, #276]	; (7844 <z_tick_sleep+0x124>)
    7730:	4a45      	ldr	r2, [pc, #276]	; (7848 <z_tick_sleep+0x128>)
    7732:	4846      	ldr	r0, [pc, #280]	; (784c <z_tick_sleep+0x12c>)
    7734:	f44f 639f 	mov.w	r3, #1272	; 0x4f8
    7738:	f002 f855 	bl	97e6 <printk>
    773c:	4844      	ldr	r0, [pc, #272]	; (7850 <z_tick_sleep+0x130>)
    773e:	f002 f852 	bl	97e6 <printk>
    7742:	4841      	ldr	r0, [pc, #260]	; (7848 <z_tick_sleep+0x128>)
    7744:	f44f 619f 	mov.w	r1, #1272	; 0x4f8
    7748:	f001 fe5e 	bl	9408 <assert_post_action>
	 */
	LOG_DBG("thread %p for %u ticks", _current, ticks);
#endif

	/* wait of 0 ms is treated as a 'yield' */
	if (ticks == 0) {
    774c:	ea54 0305 	orrs.w	r3, r4, r5
    7750:	d104      	bne.n	775c <z_tick_sleep+0x3c>
	z_impl_k_yield();
    7752:	f7ff ff41 	bl	75d8 <z_impl_k_yield>
		k_yield();
		return 0;
    7756:	2000      	movs	r0, #0
		return ticks;
	}
#endif

	return 0;
}
    7758:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (Z_TICK_ABS(ticks) <= 0) {
    775c:	f06f 0301 	mvn.w	r3, #1
    7760:	1b1e      	subs	r6, r3, r4
    7762:	f04f 33ff 	mov.w	r3, #4294967295
    7766:	eb63 0705 	sbc.w	r7, r3, r5
    776a:	2e01      	cmp	r6, #1
    776c:	f177 0300 	sbcs.w	r3, r7, #0
    7770:	da64      	bge.n	783c <z_tick_sleep+0x11c>
		expected_wakeup_ticks = ticks + sys_clock_tick_get_32();
    7772:	f002 fc01 	bl	9f78 <sys_clock_tick_get_32>
    7776:	1906      	adds	r6, r0, r4
    7778:	f04f 0320 	mov.w	r3, #32
    777c:	f3ef 8811 	mrs	r8, BASEPRI
    7780:	f383 8812 	msr	BASEPRI_MAX, r3
    7784:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7788:	4832      	ldr	r0, [pc, #200]	; (7854 <z_tick_sleep+0x134>)
    778a:	f000 fc0d 	bl	7fa8 <z_spin_lock_valid>
    778e:	b968      	cbnz	r0, 77ac <z_tick_sleep+0x8c>
    7790:	4a31      	ldr	r2, [pc, #196]	; (7858 <z_tick_sleep+0x138>)
    7792:	4932      	ldr	r1, [pc, #200]	; (785c <z_tick_sleep+0x13c>)
    7794:	482d      	ldr	r0, [pc, #180]	; (784c <z_tick_sleep+0x12c>)
    7796:	2381      	movs	r3, #129	; 0x81
    7798:	f002 f825 	bl	97e6 <printk>
    779c:	492d      	ldr	r1, [pc, #180]	; (7854 <z_tick_sleep+0x134>)
    779e:	4830      	ldr	r0, [pc, #192]	; (7860 <z_tick_sleep+0x140>)
    77a0:	f002 f821 	bl	97e6 <printk>
    77a4:	482c      	ldr	r0, [pc, #176]	; (7858 <z_tick_sleep+0x138>)
    77a6:	2181      	movs	r1, #129	; 0x81
    77a8:	f001 fe2e 	bl	9408 <assert_post_action>
	pending_current = _current;
    77ac:	4f2d      	ldr	r7, [pc, #180]	; (7864 <z_tick_sleep+0x144>)
	z_spin_lock_set_owner(l);
    77ae:	4829      	ldr	r0, [pc, #164]	; (7854 <z_tick_sleep+0x134>)
    77b0:	f000 fc18 	bl	7fe4 <z_spin_lock_set_owner>
    77b4:	4b2c      	ldr	r3, [pc, #176]	; (7868 <z_tick_sleep+0x148>)
    77b6:	68b8      	ldr	r0, [r7, #8]
    77b8:	6018      	str	r0, [r3, #0]
	unready_thread(_current);
    77ba:	f7ff fbf7 	bl	6fac <unready_thread>
	z_add_thread_timeout(_current, timeout);
    77be:	68b8      	ldr	r0, [r7, #8]
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    77c0:	492a      	ldr	r1, [pc, #168]	; (786c <z_tick_sleep+0x14c>)
    77c2:	4622      	mov	r2, r4
    77c4:	462b      	mov	r3, r5
    77c6:	3018      	adds	r0, #24
    77c8:	f000 fc64 	bl	8094 <z_add_timeout>
	z_mark_thread_as_suspended(_current);
    77cc:	68ba      	ldr	r2, [r7, #8]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    77ce:	4821      	ldr	r0, [pc, #132]	; (7854 <z_tick_sleep+0x134>)
    77d0:	7b53      	ldrb	r3, [r2, #13]
    77d2:	f043 0310 	orr.w	r3, r3, #16
    77d6:	7353      	strb	r3, [r2, #13]
    77d8:	f000 fbf4 	bl	7fc4 <z_spin_unlock_valid>
    77dc:	b968      	cbnz	r0, 77fa <z_tick_sleep+0xda>
    77de:	4a1e      	ldr	r2, [pc, #120]	; (7858 <z_tick_sleep+0x138>)
    77e0:	4923      	ldr	r1, [pc, #140]	; (7870 <z_tick_sleep+0x150>)
    77e2:	481a      	ldr	r0, [pc, #104]	; (784c <z_tick_sleep+0x12c>)
    77e4:	23c3      	movs	r3, #195	; 0xc3
    77e6:	f001 fffe 	bl	97e6 <printk>
    77ea:	491a      	ldr	r1, [pc, #104]	; (7854 <z_tick_sleep+0x134>)
    77ec:	4821      	ldr	r0, [pc, #132]	; (7874 <z_tick_sleep+0x154>)
    77ee:	f001 fffa 	bl	97e6 <printk>
    77f2:	4819      	ldr	r0, [pc, #100]	; (7858 <z_tick_sleep+0x138>)
    77f4:	21c3      	movs	r1, #195	; 0xc3
    77f6:	f001 fe07 	bl	9408 <assert_post_action>
    77fa:	4640      	mov	r0, r8
    77fc:	f7fb f916 	bl	2a2c <arch_swap>
	__ASSERT(!z_is_thread_state_set(_current, _THREAD_SUSPENDED), "");
    7800:	68bb      	ldr	r3, [r7, #8]
    7802:	7b5b      	ldrb	r3, [r3, #13]
    7804:	06db      	lsls	r3, r3, #27
    7806:	d50e      	bpl.n	7826 <z_tick_sleep+0x106>
    7808:	491b      	ldr	r1, [pc, #108]	; (7878 <z_tick_sleep+0x158>)
    780a:	4a0f      	ldr	r2, [pc, #60]	; (7848 <z_tick_sleep+0x128>)
    780c:	480f      	ldr	r0, [pc, #60]	; (784c <z_tick_sleep+0x12c>)
    780e:	f240 5319 	movw	r3, #1305	; 0x519
    7812:	f001 ffe8 	bl	97e6 <printk>
    7816:	480e      	ldr	r0, [pc, #56]	; (7850 <z_tick_sleep+0x130>)
    7818:	f001 ffe5 	bl	97e6 <printk>
    781c:	480a      	ldr	r0, [pc, #40]	; (7848 <z_tick_sleep+0x128>)
    781e:	f240 5119 	movw	r1, #1305	; 0x519
    7822:	f001 fdf1 	bl	9408 <assert_post_action>
	ticks = (k_ticks_t)expected_wakeup_ticks - sys_clock_tick_get_32();
    7826:	f002 fba7 	bl	9f78 <sys_clock_tick_get_32>
    782a:	1a30      	subs	r0, r6, r0
    782c:	eb66 0106 	sbc.w	r1, r6, r6
		return ticks;
    7830:	2801      	cmp	r0, #1
    7832:	f171 0300 	sbcs.w	r3, r1, #0
    7836:	bfb8      	it	lt
    7838:	2000      	movlt	r0, #0
    783a:	e78d      	b.n	7758 <z_tick_sleep+0x38>
		expected_wakeup_ticks = Z_TICK_ABS(ticks);
    783c:	f06f 0601 	mvn.w	r6, #1
    7840:	1b36      	subs	r6, r6, r4
    7842:	e799      	b.n	7778 <z_tick_sleep+0x58>
    7844:	0000b3de 	.word	0x0000b3de
    7848:	0000b5bb 	.word	0x0000b5bb
    784c:	0000a76d 	.word	0x0000a76d
    7850:	0000b457 	.word	0x0000b457
    7854:	20000ce4 	.word	0x20000ce4
    7858:	0000aa30 	.word	0x0000aa30
    785c:	0000aa82 	.word	0x0000aa82
    7860:	0000aa97 	.word	0x0000aa97
    7864:	20000cb0 	.word	0x20000cb0
    7868:	20000ce0 	.word	0x20000ce0
    786c:	00006ef9 	.word	0x00006ef9
    7870:	0000aa56 	.word	0x0000aa56
    7874:	0000aa6d 	.word	0x0000aa6d
    7878:	0000b66d 	.word	0x0000b66d

0000787c <z_impl_k_sleep>:

int32_t z_impl_k_sleep(k_timeout_t timeout)
{
    787c:	b538      	push	{r3, r4, r5, lr}
    787e:	4604      	mov	r4, r0
    7880:	460d      	mov	r5, r1
    7882:	f3ef 8305 	mrs	r3, IPSR
	k_ticks_t ticks;

	__ASSERT(!arch_is_in_isr(), "");
    7886:	b173      	cbz	r3, 78a6 <z_impl_k_sleep+0x2a>
    7888:	4913      	ldr	r1, [pc, #76]	; (78d8 <z_impl_k_sleep+0x5c>)
    788a:	4a14      	ldr	r2, [pc, #80]	; (78dc <z_impl_k_sleep+0x60>)
    788c:	4814      	ldr	r0, [pc, #80]	; (78e0 <z_impl_k_sleep+0x64>)
    788e:	f44f 63a5 	mov.w	r3, #1320	; 0x528
    7892:	f001 ffa8 	bl	97e6 <printk>
    7896:	4813      	ldr	r0, [pc, #76]	; (78e4 <z_impl_k_sleep+0x68>)
    7898:	f001 ffa5 	bl	97e6 <printk>
    789c:	480f      	ldr	r0, [pc, #60]	; (78dc <z_impl_k_sleep+0x60>)
    789e:	f44f 61a5 	mov.w	r1, #1320	; 0x528
    78a2:	f001 fdb1 	bl	9408 <assert_post_action>

	SYS_PORT_TRACING_FUNC_ENTER(k_thread, sleep, timeout);

	/* in case of K_FOREVER, we suspend */
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    78a6:	1c6b      	adds	r3, r5, #1
    78a8:	bf08      	it	eq
    78aa:	f1b4 3fff 	cmpeq.w	r4, #4294967295
    78ae:	d106      	bne.n	78be <z_impl_k_sleep+0x42>
		k_thread_suspend(_current);
    78b0:	4b0d      	ldr	r3, [pc, #52]	; (78e8 <z_impl_k_sleep+0x6c>)
    78b2:	6898      	ldr	r0, [r3, #8]
	z_impl_k_thread_suspend(thread);
    78b4:	f7ff fd02 	bl	72bc <z_impl_k_thread_suspend>

		SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, (int32_t) K_TICKS_FOREVER);

		return (int32_t) K_TICKS_FOREVER;
    78b8:	f04f 30ff 	mov.w	r0, #4294967295
	int32_t ret = k_ticks_to_ms_floor64(ticks);

	SYS_PORT_TRACING_FUNC_EXIT(k_thread, sleep, timeout, ret);

	return ret;
}
    78bc:	bd38      	pop	{r3, r4, r5, pc}
	ticks = z_tick_sleep(ticks);
    78be:	4620      	mov	r0, r4
    78c0:	4629      	mov	r1, r5
    78c2:	f7ff ff2d 	bl	7720 <z_tick_sleep>
			return (t * to_hz + off) / from_hz;
    78c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    78ca:	fb80 3403 	smull	r3, r4, r0, r3
    78ce:	0bd8      	lsrs	r0, r3, #15
    78d0:	ea40 4044 	orr.w	r0, r0, r4, lsl #17
	return ret;
    78d4:	e7f2      	b.n	78bc <z_impl_k_sleep+0x40>
    78d6:	bf00      	nop
    78d8:	0000b3de 	.word	0x0000b3de
    78dc:	0000b5bb 	.word	0x0000b5bb
    78e0:	0000a76d 	.word	0x0000a76d
    78e4:	0000b457 	.word	0x0000b457
    78e8:	20000cb0 	.word	0x20000cb0

000078ec <z_impl_z_current_get>:

#ifdef CONFIG_SMP
	arch_irq_unlock(k);
#endif
	return ret;
}
    78ec:	4b01      	ldr	r3, [pc, #4]	; (78f4 <z_impl_z_current_get+0x8>)
    78ee:	6898      	ldr	r0, [r3, #8]
    78f0:	4770      	bx	lr
    78f2:	bf00      	nop
    78f4:	20000cb0 	.word	0x20000cb0

000078f8 <z_impl_k_is_preempt_thread>:
    78f8:	f3ef 8305 	mrs	r3, IPSR
#include <syscalls/z_current_get_mrsh.c>
#endif

int z_impl_k_is_preempt_thread(void)
{
	return !arch_is_in_isr() && is_preempt(_current);
    78fc:	b93b      	cbnz	r3, 790e <z_impl_k_is_preempt_thread+0x16>
    78fe:	4b05      	ldr	r3, [pc, #20]	; (7914 <z_impl_k_is_preempt_thread+0x1c>)
    7900:	689b      	ldr	r3, [r3, #8]
    7902:	89d8      	ldrh	r0, [r3, #14]
    7904:	287f      	cmp	r0, #127	; 0x7f
    7906:	bf8c      	ite	hi
    7908:	2000      	movhi	r0, #0
    790a:	2001      	movls	r0, #1
    790c:	4770      	bx	lr
    790e:	2000      	movs	r0, #0
}
    7910:	4770      	bx	lr
    7912:	bf00      	nop
    7914:	20000cb0 	.word	0x20000cb0

00007918 <z_thread_abort>:
#endif
	}
}

void z_thread_abort(struct k_thread *thread)
{
    7918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    791c:	4604      	mov	r4, r0
    791e:	f04f 0320 	mov.w	r3, #32
    7922:	f3ef 8611 	mrs	r6, BASEPRI
    7926:	f383 8812 	msr	BASEPRI_MAX, r3
    792a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    792e:	4848      	ldr	r0, [pc, #288]	; (7a50 <z_thread_abort+0x138>)
    7930:	f000 fb3a 	bl	7fa8 <z_spin_lock_valid>
    7934:	b968      	cbnz	r0, 7952 <z_thread_abort+0x3a>
    7936:	4a47      	ldr	r2, [pc, #284]	; (7a54 <z_thread_abort+0x13c>)
    7938:	4947      	ldr	r1, [pc, #284]	; (7a58 <z_thread_abort+0x140>)
    793a:	4848      	ldr	r0, [pc, #288]	; (7a5c <z_thread_abort+0x144>)
    793c:	2381      	movs	r3, #129	; 0x81
    793e:	f001 ff52 	bl	97e6 <printk>
    7942:	4943      	ldr	r1, [pc, #268]	; (7a50 <z_thread_abort+0x138>)
    7944:	4846      	ldr	r0, [pc, #280]	; (7a60 <z_thread_abort+0x148>)
    7946:	f001 ff4e 	bl	97e6 <printk>
    794a:	4842      	ldr	r0, [pc, #264]	; (7a54 <z_thread_abort+0x13c>)
    794c:	2181      	movs	r1, #129	; 0x81
    794e:	f001 fd5b 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    7952:	483f      	ldr	r0, [pc, #252]	; (7a50 <z_thread_abort+0x138>)
    7954:	f000 fb46 	bl	7fe4 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&sched_spinlock);

	if ((thread->base.thread_state & _THREAD_DEAD) != 0U) {
    7958:	7b63      	ldrb	r3, [r4, #13]
    795a:	071a      	lsls	r2, r3, #28
    795c:	d517      	bpl.n	798e <z_thread_abort+0x76>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    795e:	483c      	ldr	r0, [pc, #240]	; (7a50 <z_thread_abort+0x138>)
    7960:	f000 fb30 	bl	7fc4 <z_spin_unlock_valid>
    7964:	b968      	cbnz	r0, 7982 <z_thread_abort+0x6a>
    7966:	4a3b      	ldr	r2, [pc, #236]	; (7a54 <z_thread_abort+0x13c>)
    7968:	493e      	ldr	r1, [pc, #248]	; (7a64 <z_thread_abort+0x14c>)
    796a:	483c      	ldr	r0, [pc, #240]	; (7a5c <z_thread_abort+0x144>)
    796c:	23ac      	movs	r3, #172	; 0xac
    796e:	f001 ff3a 	bl	97e6 <printk>
    7972:	4937      	ldr	r1, [pc, #220]	; (7a50 <z_thread_abort+0x138>)
    7974:	483c      	ldr	r0, [pc, #240]	; (7a68 <z_thread_abort+0x150>)
    7976:	f001 ff36 	bl	97e6 <printk>
    797a:	4836      	ldr	r0, [pc, #216]	; (7a54 <z_thread_abort+0x13c>)
    797c:	21ac      	movs	r1, #172	; 0xac
    797e:	f001 fd43 	bl	9408 <assert_post_action>
	__asm__ volatile(
    7982:	f386 8811 	msr	BASEPRI, r6
    7986:	f3bf 8f6f 	isb	sy
	if (thread == _current && !arch_is_in_isr()) {
		z_swap(&sched_spinlock, key);
		__ASSERT(false, "aborted _current back from dead");
	}
	k_spin_unlock(&sched_spinlock, key);
}
    798a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		thread->base.thread_state &= ~_THREAD_ABORTING;
    798e:	f023 0220 	bic.w	r2, r3, #32
    7992:	f042 0108 	orr.w	r1, r2, #8
		if (z_is_thread_queued(thread)) {
    7996:	09d2      	lsrs	r2, r2, #7
    7998:	d142      	bne.n	7a20 <z_thread_abort+0x108>
		thread->base.thread_state &= ~_THREAD_ABORTING;
    799a:	7361      	strb	r1, [r4, #13]
		if (thread->base.pended_on != NULL) {
    799c:	68a3      	ldr	r3, [r4, #8]
    799e:	b113      	cbz	r3, 79a6 <z_thread_abort+0x8e>
			unpend_thread_no_timeout(thread);
    79a0:	4620      	mov	r0, r4
    79a2:	f7ff f847 	bl	6a34 <unpend_thread_no_timeout>
	return z_abort_timeout(&thread->base.timeout);
    79a6:	f104 0018 	add.w	r0, r4, #24
    79aa:	f000 fc47 	bl	823c <z_abort_timeout>
	sys_dlist_init(&w->waitq);
}

static inline struct k_thread *z_waitq_head(_wait_q_t *w)
{
	return (struct k_thread *)sys_dlist_peek_head(&w->waitq);
    79ae:	f104 0758 	add.w	r7, r4, #88	; 0x58
    79b2:	f04f 0800 	mov.w	r8, #0
	return list->head == list;
    79b6:	6da5      	ldr	r5, [r4, #88]	; 0x58
	return sys_dlist_is_empty(list) ? NULL : list->head;
    79b8:	42bd      	cmp	r5, r7
    79ba:	d001      	beq.n	79c0 <z_thread_abort+0xa8>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    79bc:	2d00      	cmp	r5, #0
    79be:	d139      	bne.n	7a34 <z_thread_abort+0x11c>
		update_cache(1);
    79c0:	2001      	movs	r0, #1
    79c2:	f7ff f8a5 	bl	6b10 <update_cache>
	if (thread == _current && !arch_is_in_isr()) {
    79c6:	4b29      	ldr	r3, [pc, #164]	; (7a6c <z_thread_abort+0x154>)
    79c8:	689b      	ldr	r3, [r3, #8]
    79ca:	42a3      	cmp	r3, r4
    79cc:	d1c7      	bne.n	795e <z_thread_abort+0x46>
    79ce:	f3ef 8305 	mrs	r3, IPSR
    79d2:	2b00      	cmp	r3, #0
    79d4:	d1c3      	bne.n	795e <z_thread_abort+0x46>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    79d6:	481e      	ldr	r0, [pc, #120]	; (7a50 <z_thread_abort+0x138>)
    79d8:	f000 faf4 	bl	7fc4 <z_spin_unlock_valid>
    79dc:	b968      	cbnz	r0, 79fa <z_thread_abort+0xe2>
    79de:	4a1d      	ldr	r2, [pc, #116]	; (7a54 <z_thread_abort+0x13c>)
    79e0:	4920      	ldr	r1, [pc, #128]	; (7a64 <z_thread_abort+0x14c>)
    79e2:	481e      	ldr	r0, [pc, #120]	; (7a5c <z_thread_abort+0x144>)
    79e4:	23c3      	movs	r3, #195	; 0xc3
    79e6:	f001 fefe 	bl	97e6 <printk>
    79ea:	4919      	ldr	r1, [pc, #100]	; (7a50 <z_thread_abort+0x138>)
    79ec:	481e      	ldr	r0, [pc, #120]	; (7a68 <z_thread_abort+0x150>)
    79ee:	f001 fefa 	bl	97e6 <printk>
    79f2:	4818      	ldr	r0, [pc, #96]	; (7a54 <z_thread_abort+0x13c>)
    79f4:	21c3      	movs	r1, #195	; 0xc3
    79f6:	f001 fd07 	bl	9408 <assert_post_action>
    79fa:	4630      	mov	r0, r6
    79fc:	f7fb f816 	bl	2a2c <arch_swap>
		__ASSERT(false, "aborted _current back from dead");
    7a00:	4a1b      	ldr	r2, [pc, #108]	; (7a70 <z_thread_abort+0x158>)
    7a02:	491c      	ldr	r1, [pc, #112]	; (7a74 <z_thread_abort+0x15c>)
    7a04:	4815      	ldr	r0, [pc, #84]	; (7a5c <z_thread_abort+0x144>)
    7a06:	f240 634b 	movw	r3, #1611	; 0x64b
    7a0a:	f001 feec 	bl	97e6 <printk>
    7a0e:	481a      	ldr	r0, [pc, #104]	; (7a78 <z_thread_abort+0x160>)
    7a10:	f001 fee9 	bl	97e6 <printk>
    7a14:	4816      	ldr	r0, [pc, #88]	; (7a70 <z_thread_abort+0x158>)
    7a16:	f240 614b 	movw	r1, #1611	; 0x64b
    7a1a:	f001 fcf5 	bl	9408 <assert_post_action>
    7a1e:	e79e      	b.n	795e <z_thread_abort+0x46>
	thread->base.thread_state &= ~_THREAD_QUEUED;
    7a20:	f003 035f 	and.w	r3, r3, #95	; 0x5f
    7a24:	f043 0308 	orr.w	r3, r3, #8
	_priq_run_remove(thread_runq(thread), thread);
    7a28:	4814      	ldr	r0, [pc, #80]	; (7a7c <z_thread_abort+0x164>)
	thread->base.thread_state &= ~_THREAD_QUEUED;
    7a2a:	7363      	strb	r3, [r4, #13]
	_priq_run_remove(thread_runq(thread), thread);
    7a2c:	4621      	mov	r1, r4
    7a2e:	f7fe ffdf 	bl	69f0 <z_priq_dumb_remove>
}
    7a32:	e7b3      	b.n	799c <z_thread_abort+0x84>
		unpend_thread_no_timeout(thread);
    7a34:	4628      	mov	r0, r5
    7a36:	f7fe fffd 	bl	6a34 <unpend_thread_no_timeout>
    7a3a:	f105 0018 	add.w	r0, r5, #24
    7a3e:	f000 fbfd 	bl	823c <z_abort_timeout>
    7a42:	f8c5 807c 	str.w	r8, [r5, #124]	; 0x7c
		ready_thread(thread);
    7a46:	4628      	mov	r0, r5
    7a48:	f7ff f968 	bl	6d1c <ready_thread>
    7a4c:	e7b3      	b.n	79b6 <z_thread_abort+0x9e>
    7a4e:	bf00      	nop
    7a50:	20000ce4 	.word	0x20000ce4
    7a54:	0000aa30 	.word	0x0000aa30
    7a58:	0000aa82 	.word	0x0000aa82
    7a5c:	0000a76d 	.word	0x0000a76d
    7a60:	0000aa97 	.word	0x0000aa97
    7a64:	0000aa56 	.word	0x0000aa56
    7a68:	0000aa6d 	.word	0x0000aa6d
    7a6c:	20000cb0 	.word	0x20000cb0
    7a70:	0000b5bb 	.word	0x0000b5bb
    7a74:	0000b103 	.word	0x0000b103
    7a78:	0000b6ad 	.word	0x0000b6ad
    7a7c:	20000cd0 	.word	0x20000cd0

00007a80 <z_sched_wake>:

/*
 * future scheduler.h API implementations
 */
bool z_sched_wake(_wait_q_t *wait_q, int swap_retval, void *swap_data)
{
    7a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7a82:	4604      	mov	r4, r0
    7a84:	460e      	mov	r6, r1
    7a86:	4615      	mov	r5, r2
	__asm__ volatile(
    7a88:	f04f 0320 	mov.w	r3, #32
    7a8c:	f3ef 8711 	mrs	r7, BASEPRI
    7a90:	f383 8812 	msr	BASEPRI_MAX, r3
    7a94:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7a98:	481e      	ldr	r0, [pc, #120]	; (7b14 <z_sched_wake+0x94>)
    7a9a:	f000 fa85 	bl	7fa8 <z_spin_lock_valid>
    7a9e:	b968      	cbnz	r0, 7abc <z_sched_wake+0x3c>
    7aa0:	4a1d      	ldr	r2, [pc, #116]	; (7b18 <z_sched_wake+0x98>)
    7aa2:	491e      	ldr	r1, [pc, #120]	; (7b1c <z_sched_wake+0x9c>)
    7aa4:	481e      	ldr	r0, [pc, #120]	; (7b20 <z_sched_wake+0xa0>)
    7aa6:	2381      	movs	r3, #129	; 0x81
    7aa8:	f001 fe9d 	bl	97e6 <printk>
    7aac:	4919      	ldr	r1, [pc, #100]	; (7b14 <z_sched_wake+0x94>)
    7aae:	481d      	ldr	r0, [pc, #116]	; (7b24 <z_sched_wake+0xa4>)
    7ab0:	f001 fe99 	bl	97e6 <printk>
    7ab4:	4818      	ldr	r0, [pc, #96]	; (7b18 <z_sched_wake+0x98>)
    7ab6:	2181      	movs	r1, #129	; 0x81
    7ab8:	f001 fca6 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    7abc:	4815      	ldr	r0, [pc, #84]	; (7b14 <z_sched_wake+0x94>)
    7abe:	f000 fa91 	bl	7fe4 <z_spin_lock_set_owner>
	struct k_thread *thread;
	bool ret = false;

	LOCKED(&sched_spinlock) {
		thread = _priq_wait_best(&wait_q->waitq);
    7ac2:	4620      	mov	r0, r4
    7ac4:	f002 fa33 	bl	9f2e <z_priq_dumb_best>

		if (thread != NULL) {
    7ac8:	4604      	mov	r4, r0
    7aca:	b158      	cbz	r0, 7ae4 <z_sched_wake+0x64>
    7acc:	67c6      	str	r6, [r0, #124]	; 0x7c
	thread->base.swap_data = data;
    7ace:	6145      	str	r5, [r0, #20]
			z_thread_return_value_set_with_data(thread,
							    swap_retval,
							    swap_data);
			unpend_thread_no_timeout(thread);
    7ad0:	f7fe ffb0 	bl	6a34 <unpend_thread_no_timeout>
    7ad4:	f104 0018 	add.w	r0, r4, #24
    7ad8:	f000 fbb0 	bl	823c <z_abort_timeout>
			(void)z_abort_thread_timeout(thread);
			ready_thread(thread);
    7adc:	4620      	mov	r0, r4
    7ade:	f7ff f91d 	bl	6d1c <ready_thread>
			ret = true;
    7ae2:	2401      	movs	r4, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7ae4:	480b      	ldr	r0, [pc, #44]	; (7b14 <z_sched_wake+0x94>)
    7ae6:	f000 fa6d 	bl	7fc4 <z_spin_unlock_valid>
    7aea:	b968      	cbnz	r0, 7b08 <z_sched_wake+0x88>
    7aec:	4a0a      	ldr	r2, [pc, #40]	; (7b18 <z_sched_wake+0x98>)
    7aee:	490e      	ldr	r1, [pc, #56]	; (7b28 <z_sched_wake+0xa8>)
    7af0:	480b      	ldr	r0, [pc, #44]	; (7b20 <z_sched_wake+0xa0>)
    7af2:	23ac      	movs	r3, #172	; 0xac
    7af4:	f001 fe77 	bl	97e6 <printk>
    7af8:	4906      	ldr	r1, [pc, #24]	; (7b14 <z_sched_wake+0x94>)
    7afa:	480c      	ldr	r0, [pc, #48]	; (7b2c <z_sched_wake+0xac>)
    7afc:	f001 fe73 	bl	97e6 <printk>
    7b00:	4805      	ldr	r0, [pc, #20]	; (7b18 <z_sched_wake+0x98>)
    7b02:	21ac      	movs	r1, #172	; 0xac
    7b04:	f001 fc80 	bl	9408 <assert_post_action>
	__asm__ volatile(
    7b08:	f387 8811 	msr	BASEPRI, r7
    7b0c:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
    7b10:	4620      	mov	r0, r4
    7b12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7b14:	20000ce4 	.word	0x20000ce4
    7b18:	0000aa30 	.word	0x0000aa30
    7b1c:	0000aa82 	.word	0x0000aa82
    7b20:	0000a76d 	.word	0x0000a76d
    7b24:	0000aa97 	.word	0x0000aa97
    7b28:	0000aa56 	.word	0x0000aa56
    7b2c:	0000aa6d 	.word	0x0000aa6d

00007b30 <z_sched_wait>:

int z_sched_wait(struct k_spinlock *lock, k_spinlock_key_t key,
		 _wait_q_t *wait_q, k_timeout_t timeout, void **data)
{
    7b30:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    7b32:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
{
    7b36:	9c08      	ldr	r4, [sp, #32]
	int ret = z_pend_curr(lock, key, wait_q, timeout);
    7b38:	e9cd 6700 	strd	r6, r7, [sp]
    7b3c:	f7ff faf2 	bl	7124 <z_pend_curr>

	if (data != NULL) {
    7b40:	b11c      	cbz	r4, 7b4a <z_sched_wait+0x1a>
		*data = _current->base.swap_data;
    7b42:	4b03      	ldr	r3, [pc, #12]	; (7b50 <z_sched_wait+0x20>)
    7b44:	689b      	ldr	r3, [r3, #8]
    7b46:	695b      	ldr	r3, [r3, #20]
    7b48:	6023      	str	r3, [r4, #0]
	}
	return ret;
}
    7b4a:	b002      	add	sp, #8
    7b4c:	bdd0      	pop	{r4, r6, r7, pc}
    7b4e:	bf00      	nop
    7b50:	20000cb0 	.word	0x20000cb0

00007b54 <z_impl_k_sem_give>:
	ARG_UNUSED(sem);
#endif
}

void z_impl_k_sem_give(struct k_sem *sem)
{
    7b54:	b538      	push	{r3, r4, r5, lr}
    7b56:	4604      	mov	r4, r0
	__asm__ volatile(
    7b58:	f04f 0320 	mov.w	r3, #32
    7b5c:	f3ef 8511 	mrs	r5, BASEPRI
    7b60:	f383 8812 	msr	BASEPRI_MAX, r3
    7b64:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7b68:	4817      	ldr	r0, [pc, #92]	; (7bc8 <z_impl_k_sem_give+0x74>)
    7b6a:	f000 fa1d 	bl	7fa8 <z_spin_lock_valid>
    7b6e:	b968      	cbnz	r0, 7b8c <z_impl_k_sem_give+0x38>
    7b70:	4a16      	ldr	r2, [pc, #88]	; (7bcc <z_impl_k_sem_give+0x78>)
    7b72:	4917      	ldr	r1, [pc, #92]	; (7bd0 <z_impl_k_sem_give+0x7c>)
    7b74:	4817      	ldr	r0, [pc, #92]	; (7bd4 <z_impl_k_sem_give+0x80>)
    7b76:	2381      	movs	r3, #129	; 0x81
    7b78:	f001 fe35 	bl	97e6 <printk>
    7b7c:	4912      	ldr	r1, [pc, #72]	; (7bc8 <z_impl_k_sem_give+0x74>)
    7b7e:	4816      	ldr	r0, [pc, #88]	; (7bd8 <z_impl_k_sem_give+0x84>)
    7b80:	f001 fe31 	bl	97e6 <printk>
    7b84:	4811      	ldr	r0, [pc, #68]	; (7bcc <z_impl_k_sem_give+0x78>)
    7b86:	2181      	movs	r1, #129	; 0x81
    7b88:	f001 fc3e 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    7b8c:	480e      	ldr	r0, [pc, #56]	; (7bc8 <z_impl_k_sem_give+0x74>)
    7b8e:	f000 fa29 	bl	7fe4 <z_spin_lock_set_owner>
	k_spinlock_key_t key = k_spin_lock(&lock);
	struct k_thread *thread;

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, give, sem);

	thread = z_unpend_first_thread(&sem->wait_q);
    7b92:	4620      	mov	r0, r4
    7b94:	f7ff fcc4 	bl	7520 <z_unpend_first_thread>

	if (thread != NULL) {
    7b98:	b148      	cbz	r0, 7bae <z_impl_k_sem_give+0x5a>
    7b9a:	2200      	movs	r2, #0
    7b9c:	67c2      	str	r2, [r0, #124]	; 0x7c
		arch_thread_return_value_set(thread, 0);
		z_ready_thread(thread);
    7b9e:	f7ff f90f 	bl	6dc0 <z_ready_thread>
	} else {
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
		handle_poll_events(sem);
	}

	z_reschedule(&lock, key);
    7ba2:	4629      	mov	r1, r5
    7ba4:	4808      	ldr	r0, [pc, #32]	; (7bc8 <z_impl_k_sem_give+0x74>)

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, give, sem);
}
    7ba6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	z_reschedule(&lock, key);
    7baa:	f7fe be69 	b.w	6880 <z_reschedule>
		sem->count += (sem->count != sem->limit) ? 1U : 0U;
    7bae:	e9d4 3202 	ldrd	r3, r2, [r4, #8]
    7bb2:	429a      	cmp	r2, r3
    7bb4:	bf18      	it	ne
    7bb6:	3301      	addne	r3, #1
    7bb8:	60a3      	str	r3, [r4, #8]
	z_handle_obj_poll_events(&sem->poll_events, K_POLL_STATE_SEM_AVAILABLE);
    7bba:	2102      	movs	r1, #2
    7bbc:	f104 0010 	add.w	r0, r4, #16
    7bc0:	f002 f96d 	bl	9e9e <z_handle_obj_poll_events>
}
    7bc4:	e7ed      	b.n	7ba2 <z_impl_k_sem_give+0x4e>
    7bc6:	bf00      	nop
    7bc8:	20000cf0 	.word	0x20000cf0
    7bcc:	0000aa30 	.word	0x0000aa30
    7bd0:	0000aa82 	.word	0x0000aa82
    7bd4:	0000a76d 	.word	0x0000a76d
    7bd8:	0000aa97 	.word	0x0000aa97

00007bdc <z_impl_k_sem_take>:
}
#include <syscalls/k_sem_give_mrsh.c>
#endif

int z_impl_k_sem_take(struct k_sem *sem, k_timeout_t timeout)
{
    7bdc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7bde:	4604      	mov	r4, r0
    7be0:	4616      	mov	r6, r2
    7be2:	461f      	mov	r7, r3
    7be4:	f3ef 8305 	mrs	r3, IPSR
	int ret = 0;

	__ASSERT(((arch_is_in_isr() == false) ||
    7be8:	b17b      	cbz	r3, 7c0a <z_impl_k_sem_take+0x2e>
    7bea:	ea56 0307 	orrs.w	r3, r6, r7
    7bee:	d00c      	beq.n	7c0a <z_impl_k_sem_take+0x2e>
    7bf0:	4935      	ldr	r1, [pc, #212]	; (7cc8 <z_impl_k_sem_take+0xec>)
    7bf2:	4a36      	ldr	r2, [pc, #216]	; (7ccc <z_impl_k_sem_take+0xf0>)
    7bf4:	4836      	ldr	r0, [pc, #216]	; (7cd0 <z_impl_k_sem_take+0xf4>)
    7bf6:	2379      	movs	r3, #121	; 0x79
    7bf8:	f001 fdf5 	bl	97e6 <printk>
    7bfc:	4835      	ldr	r0, [pc, #212]	; (7cd4 <z_impl_k_sem_take+0xf8>)
    7bfe:	f001 fdf2 	bl	97e6 <printk>
    7c02:	4832      	ldr	r0, [pc, #200]	; (7ccc <z_impl_k_sem_take+0xf0>)
    7c04:	2179      	movs	r1, #121	; 0x79
    7c06:	f001 fbff 	bl	9408 <assert_post_action>
    7c0a:	f04f 0320 	mov.w	r3, #32
    7c0e:	f3ef 8511 	mrs	r5, BASEPRI
    7c12:	f383 8812 	msr	BASEPRI_MAX, r3
    7c16:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    7c1a:	482f      	ldr	r0, [pc, #188]	; (7cd8 <z_impl_k_sem_take+0xfc>)
    7c1c:	f000 f9c4 	bl	7fa8 <z_spin_lock_valid>
    7c20:	b968      	cbnz	r0, 7c3e <z_impl_k_sem_take+0x62>
    7c22:	4a2e      	ldr	r2, [pc, #184]	; (7cdc <z_impl_k_sem_take+0x100>)
    7c24:	492e      	ldr	r1, [pc, #184]	; (7ce0 <z_impl_k_sem_take+0x104>)
    7c26:	482a      	ldr	r0, [pc, #168]	; (7cd0 <z_impl_k_sem_take+0xf4>)
    7c28:	2381      	movs	r3, #129	; 0x81
    7c2a:	f001 fddc 	bl	97e6 <printk>
    7c2e:	492a      	ldr	r1, [pc, #168]	; (7cd8 <z_impl_k_sem_take+0xfc>)
    7c30:	482c      	ldr	r0, [pc, #176]	; (7ce4 <z_impl_k_sem_take+0x108>)
    7c32:	f001 fdd8 	bl	97e6 <printk>
    7c36:	4829      	ldr	r0, [pc, #164]	; (7cdc <z_impl_k_sem_take+0x100>)
    7c38:	2181      	movs	r1, #129	; 0x81
    7c3a:	f001 fbe5 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    7c3e:	4826      	ldr	r0, [pc, #152]	; (7cd8 <z_impl_k_sem_take+0xfc>)
    7c40:	f000 f9d0 	bl	7fe4 <z_spin_lock_set_owner>

	k_spinlock_key_t key = k_spin_lock(&lock);

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_sem, take, sem, timeout);

	if (likely(sem->count > 0U)) {
    7c44:	68a3      	ldr	r3, [r4, #8]
    7c46:	b1d3      	cbz	r3, 7c7e <z_impl_k_sem_take+0xa2>
		sem->count--;
    7c48:	3b01      	subs	r3, #1
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    7c4a:	4823      	ldr	r0, [pc, #140]	; (7cd8 <z_impl_k_sem_take+0xfc>)
    7c4c:	60a3      	str	r3, [r4, #8]
    7c4e:	f000 f9b9 	bl	7fc4 <z_spin_unlock_valid>
    7c52:	b968      	cbnz	r0, 7c70 <z_impl_k_sem_take+0x94>
    7c54:	4a21      	ldr	r2, [pc, #132]	; (7cdc <z_impl_k_sem_take+0x100>)
    7c56:	4924      	ldr	r1, [pc, #144]	; (7ce8 <z_impl_k_sem_take+0x10c>)
    7c58:	481d      	ldr	r0, [pc, #116]	; (7cd0 <z_impl_k_sem_take+0xf4>)
    7c5a:	23ac      	movs	r3, #172	; 0xac
    7c5c:	f001 fdc3 	bl	97e6 <printk>
    7c60:	491d      	ldr	r1, [pc, #116]	; (7cd8 <z_impl_k_sem_take+0xfc>)
    7c62:	4822      	ldr	r0, [pc, #136]	; (7cec <z_impl_k_sem_take+0x110>)
    7c64:	f001 fdbf 	bl	97e6 <printk>
    7c68:	481c      	ldr	r0, [pc, #112]	; (7cdc <z_impl_k_sem_take+0x100>)
    7c6a:	21ac      	movs	r1, #172	; 0xac
    7c6c:	f001 fbcc 	bl	9408 <assert_post_action>
	__asm__ volatile(
    7c70:	f385 8811 	msr	BASEPRI, r5
    7c74:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);
		ret = 0;
    7c78:	2000      	movs	r0, #0

out:
	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_sem, take, sem, timeout, ret);

	return ret;
}
    7c7a:	b003      	add	sp, #12
    7c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    7c7e:	ea56 0307 	orrs.w	r3, r6, r7
    7c82:	d118      	bne.n	7cb6 <z_impl_k_sem_take+0xda>
    7c84:	4814      	ldr	r0, [pc, #80]	; (7cd8 <z_impl_k_sem_take+0xfc>)
    7c86:	f000 f99d 	bl	7fc4 <z_spin_unlock_valid>
    7c8a:	b968      	cbnz	r0, 7ca8 <z_impl_k_sem_take+0xcc>
    7c8c:	4a13      	ldr	r2, [pc, #76]	; (7cdc <z_impl_k_sem_take+0x100>)
    7c8e:	4916      	ldr	r1, [pc, #88]	; (7ce8 <z_impl_k_sem_take+0x10c>)
    7c90:	480f      	ldr	r0, [pc, #60]	; (7cd0 <z_impl_k_sem_take+0xf4>)
    7c92:	23ac      	movs	r3, #172	; 0xac
    7c94:	f001 fda7 	bl	97e6 <printk>
    7c98:	490f      	ldr	r1, [pc, #60]	; (7cd8 <z_impl_k_sem_take+0xfc>)
    7c9a:	4814      	ldr	r0, [pc, #80]	; (7cec <z_impl_k_sem_take+0x110>)
    7c9c:	f001 fda3 	bl	97e6 <printk>
    7ca0:	480e      	ldr	r0, [pc, #56]	; (7cdc <z_impl_k_sem_take+0x100>)
    7ca2:	21ac      	movs	r1, #172	; 0xac
    7ca4:	f001 fbb0 	bl	9408 <assert_post_action>
    7ca8:	f385 8811 	msr	BASEPRI, r5
    7cac:	f3bf 8f6f 	isb	sy
		ret = -EBUSY;
    7cb0:	f06f 000f 	mvn.w	r0, #15
    7cb4:	e7e1      	b.n	7c7a <z_impl_k_sem_take+0x9e>
	ret = z_pend_curr(&lock, key, &sem->wait_q, timeout);
    7cb6:	e9cd 6700 	strd	r6, r7, [sp]
    7cba:	4622      	mov	r2, r4
    7cbc:	4629      	mov	r1, r5
    7cbe:	4806      	ldr	r0, [pc, #24]	; (7cd8 <z_impl_k_sem_take+0xfc>)
    7cc0:	f7ff fa30 	bl	7124 <z_pend_curr>
	return ret;
    7cc4:	e7d9      	b.n	7c7a <z_impl_k_sem_take+0x9e>
    7cc6:	bf00      	nop
    7cc8:	0000b6ef 	.word	0x0000b6ef
    7ccc:	0000b6cf 	.word	0x0000b6cf
    7cd0:	0000a76d 	.word	0x0000a76d
    7cd4:	0000b457 	.word	0x0000b457
    7cd8:	20000cf0 	.word	0x20000cf0
    7cdc:	0000aa30 	.word	0x0000aa30
    7ce0:	0000aa82 	.word	0x0000aa82
    7ce4:	0000aa97 	.word	0x0000aa97
    7ce8:	0000aa56 	.word	0x0000aa56
    7cec:	0000aa6d 	.word	0x0000aa6d

00007cf0 <k_sys_work_q_init>:
			     CONFIG_SYSTEM_WORKQUEUE_STACK_SIZE);

struct k_work_q k_sys_work_q;

static int k_sys_work_q_init(const struct device *dev)
{
    7cf0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	ARG_UNUSED(dev);
	struct k_work_queue_config cfg = {
    7cf2:	4b09      	ldr	r3, [pc, #36]	; (7d18 <k_sys_work_q_init+0x28>)
    7cf4:	9302      	str	r3, [sp, #8]
		.name = "sysworkq",
		.no_yield = IS_ENABLED(CONFIG_SYSTEM_WORKQUEUE_NO_YIELD),
	};

	k_work_queue_start(&k_sys_work_q,
    7cf6:	ab02      	add	r3, sp, #8
	struct k_work_queue_config cfg = {
    7cf8:	2400      	movs	r4, #0
	k_work_queue_start(&k_sys_work_q,
    7cfa:	9300      	str	r3, [sp, #0]
    7cfc:	4907      	ldr	r1, [pc, #28]	; (7d1c <k_sys_work_q_init+0x2c>)
    7cfe:	4808      	ldr	r0, [pc, #32]	; (7d20 <k_sys_work_q_init+0x30>)
	struct k_work_queue_config cfg = {
    7d00:	f88d 400c 	strb.w	r4, [sp, #12]
	k_work_queue_start(&k_sys_work_q,
    7d04:	f04f 33ff 	mov.w	r3, #4294967295
    7d08:	f44f 6280 	mov.w	r2, #1024	; 0x400
    7d0c:	f000 ff88 	bl	8c20 <k_work_queue_start>
			    sys_work_q_stack,
			    K_KERNEL_STACK_SIZEOF(sys_work_q_stack),
			    CONFIG_SYSTEM_WORKQUEUE_PRIORITY, &cfg);
	return 0;
}
    7d10:	4620      	mov	r0, r4
    7d12:	b004      	add	sp, #16
    7d14:	bd10      	pop	{r4, pc}
    7d16:	bf00      	nop
    7d18:	0000b73c 	.word	0x0000b73c
    7d1c:	20002d00 	.word	0x20002d00
    7d20:	20000510 	.word	0x20000510

00007d24 <z_setup_new_thread>:
char *z_setup_new_thread(struct k_thread *new_thread,
			 k_thread_stack_t *stack, size_t stack_size,
			 k_thread_entry_t entry,
			 void *p1, void *p2, void *p3,
			 int prio, uint32_t options, const char *name)
{
    7d24:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7d28:	b085      	sub	sp, #20
    7d2a:	4604      	mov	r4, r0
    7d2c:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
	char *stack_ptr;

	Z_ASSERT_VALID_PRIO(prio, entry);
    7d30:	f1b8 0f0f 	cmp.w	r8, #15
{
    7d34:	460f      	mov	r7, r1
    7d36:	4615      	mov	r5, r2
    7d38:	4699      	mov	r9, r3
	Z_ASSERT_VALID_PRIO(prio, entry);
    7d3a:	d132      	bne.n	7da2 <z_setup_new_thread+0x7e>
    7d3c:	4b25      	ldr	r3, [pc, #148]	; (7dd4 <z_setup_new_thread+0xb0>)
    7d3e:	4599      	cmp	r9, r3
    7d40:	d133      	bne.n	7daa <z_setup_new_thread+0x86>
	sys_dlist_init(&w->waitq);
    7d42:	f104 0358 	add.w	r3, r4, #88	; 0x58
	list->tail = (sys_dnode_t *)list;
    7d46:	e9c4 3316 	strd	r3, r3, [r4, #88]	; 0x58
void z_init_thread_base(struct _thread_base *thread_base, int priority,
		       uint32_t initial_state, unsigned int options)
{
	/* k_q_node is initialized upon first insertion in a list */
	thread_base->pended_on = NULL;
	thread_base->user_options = (uint8_t)options;
    7d4a:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7d4c:	7323      	strb	r3, [r4, #12]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    7d4e:	3507      	adds	r5, #7
	thread_base->thread_state = (uint8_t)initial_state;
    7d50:	2304      	movs	r3, #4
    7d52:	7363      	strb	r3, [r4, #13]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    7d54:	f025 0507 	bic.w	r5, r5, #7

/** @} */

static inline char *Z_KERNEL_STACK_BUFFER(k_thread_stack_t *sym)
{
	return (char *)sym + K_KERNEL_STACK_RESERVED;
    7d58:	f107 0320 	add.w	r3, r7, #32
	new_thread->stack_info.size = stack_buf_size;
    7d5c:	e9c4 351a 	strd	r3, r5, [r4, #104]	; 0x68
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7d60:	9b0e      	ldr	r3, [sp, #56]	; 0x38

	thread_base->prio = priority;
    7d62:	f884 800e 	strb.w	r8, [r4, #14]
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7d66:	9302      	str	r3, [sp, #8]
		stack_obj_size = Z_KERNEL_STACK_SIZE_ADJUST(stack_size);
    7d68:	f105 0820 	add.w	r8, r5, #32
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7d6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    7d6e:	9301      	str	r3, [sp, #4]
	thread_base->pended_on = NULL;
    7d70:	2600      	movs	r6, #0
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7d72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    7d74:	9300      	str	r3, [sp, #0]
	stack_ptr = (char *)stack + stack_obj_size;
    7d76:	44b8      	add	r8, r7
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7d78:	464b      	mov	r3, r9
	node->prev = NULL;
    7d7a:	e9c4 6606 	strd	r6, r6, [r4, #24]
	thread_base->pended_on = NULL;
    7d7e:	60a6      	str	r6, [r4, #8]

	thread_base->sched_locked = 0U;
    7d80:	73e6      	strb	r6, [r4, #15]
	new_thread->stack_info.delta = delta;
    7d82:	6726      	str	r6, [r4, #112]	; 0x70
	arch_new_thread(new_thread, stack, stack_ptr, entry, p1, p2, p3);
    7d84:	4642      	mov	r2, r8
    7d86:	4639      	mov	r1, r7
    7d88:	4620      	mov	r0, r4
    7d8a:	f7fa fe69 	bl	2a60 <arch_new_thread>
	if (!_current) {
    7d8e:	4b12      	ldr	r3, [pc, #72]	; (7dd8 <z_setup_new_thread+0xb4>)
	new_thread->init_data = NULL;
    7d90:	6566      	str	r6, [r4, #84]	; 0x54
	if (!_current) {
    7d92:	689b      	ldr	r3, [r3, #8]
    7d94:	b103      	cbz	r3, 7d98 <z_setup_new_thread+0x74>
	new_thread->resource_pool = _current->resource_pool;
    7d96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
	return stack_ptr;
    7d98:	6763      	str	r3, [r4, #116]	; 0x74
}
    7d9a:	4640      	mov	r0, r8
    7d9c:	b005      	add	sp, #20
    7d9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	Z_ASSERT_VALID_PRIO(prio, entry);
    7da2:	f108 0310 	add.w	r3, r8, #16
    7da6:	2b1e      	cmp	r3, #30
    7da8:	d9cb      	bls.n	7d42 <z_setup_new_thread+0x1e>
    7daa:	4a0c      	ldr	r2, [pc, #48]	; (7ddc <z_setup_new_thread+0xb8>)
    7dac:	490c      	ldr	r1, [pc, #48]	; (7de0 <z_setup_new_thread+0xbc>)
    7dae:	480d      	ldr	r0, [pc, #52]	; (7de4 <z_setup_new_thread+0xc0>)
    7db0:	f240 13ff 	movw	r3, #511	; 0x1ff
    7db4:	f001 fd17 	bl	97e6 <printk>
    7db8:	4641      	mov	r1, r8
    7dba:	480b      	ldr	r0, [pc, #44]	; (7de8 <z_setup_new_thread+0xc4>)
    7dbc:	f06f 030f 	mvn.w	r3, #15
    7dc0:	220e      	movs	r2, #14
    7dc2:	f001 fd10 	bl	97e6 <printk>
    7dc6:	4805      	ldr	r0, [pc, #20]	; (7ddc <z_setup_new_thread+0xb8>)
    7dc8:	f240 11ff 	movw	r1, #511	; 0x1ff
    7dcc:	f001 fb1c 	bl	9408 <assert_post_action>
    7dd0:	e7b7      	b.n	7d42 <z_setup_new_thread+0x1e>
    7dd2:	bf00      	nop
    7dd4:	00005bc5 	.word	0x00005bc5
    7dd8:	20000cb0 	.word	0x20000cb0
    7ddc:	0000b745 	.word	0x0000b745
    7de0:	0000b768 	.word	0x0000b768
    7de4:	0000a76d 	.word	0x0000a76d
    7de8:	0000b7e8 	.word	0x0000b7e8

00007dec <z_impl_k_thread_create>:
{
    7dec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7df0:	b087      	sub	sp, #28
    7df2:	e9dd 6714 	ldrd	r6, r7, [sp, #80]	; 0x50
    7df6:	4604      	mov	r4, r0
    7df8:	460d      	mov	r5, r1
    7dfa:	4690      	mov	r8, r2
    7dfc:	4699      	mov	r9, r3
    7dfe:	f3ef 8305 	mrs	r3, IPSR
	__ASSERT(!arch_is_in_isr(), "Threads may not be created in ISRs");
    7e02:	b173      	cbz	r3, 7e22 <z_impl_k_thread_create+0x36>
    7e04:	491b      	ldr	r1, [pc, #108]	; (7e74 <z_impl_k_thread_create+0x88>)
    7e06:	4a1c      	ldr	r2, [pc, #112]	; (7e78 <z_impl_k_thread_create+0x8c>)
    7e08:	481c      	ldr	r0, [pc, #112]	; (7e7c <z_impl_k_thread_create+0x90>)
    7e0a:	f44f 731a 	mov.w	r3, #616	; 0x268
    7e0e:	f001 fcea 	bl	97e6 <printk>
    7e12:	481b      	ldr	r0, [pc, #108]	; (7e80 <z_impl_k_thread_create+0x94>)
    7e14:	f001 fce7 	bl	97e6 <printk>
    7e18:	4817      	ldr	r0, [pc, #92]	; (7e78 <z_impl_k_thread_create+0x8c>)
    7e1a:	f44f 711a 	mov.w	r1, #616	; 0x268
    7e1e:	f001 faf3 	bl	9408 <assert_post_action>
	z_setup_new_thread(new_thread, stack, stack_size, entry, p1, p2, p3,
    7e22:	2300      	movs	r3, #0
    7e24:	9305      	str	r3, [sp, #20]
    7e26:	9b12      	ldr	r3, [sp, #72]	; 0x48
    7e28:	9304      	str	r3, [sp, #16]
    7e2a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    7e2c:	9303      	str	r3, [sp, #12]
    7e2e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    7e30:	9302      	str	r3, [sp, #8]
    7e32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    7e34:	9301      	str	r3, [sp, #4]
    7e36:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    7e38:	9300      	str	r3, [sp, #0]
    7e3a:	4642      	mov	r2, r8
    7e3c:	464b      	mov	r3, r9
    7e3e:	4629      	mov	r1, r5
    7e40:	4620      	mov	r0, r4
    7e42:	f7ff ff6f 	bl	7d24 <z_setup_new_thread>
	if (!K_TIMEOUT_EQ(delay, K_FOREVER)) {
    7e46:	1c7b      	adds	r3, r7, #1
    7e48:	bf08      	it	eq
    7e4a:	f1b6 3fff 	cmpeq.w	r6, #4294967295
    7e4e:	d005      	beq.n	7e5c <z_impl_k_thread_create+0x70>
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7e50:	ea56 0307 	orrs.w	r3, r6, r7
    7e54:	d106      	bne.n	7e64 <z_impl_k_thread_create+0x78>
	z_sched_start(thread);
    7e56:	4620      	mov	r0, r4
    7e58:	f7fe fffa 	bl	6e50 <z_sched_start>
}
    7e5c:	4620      	mov	r0, r4
    7e5e:	b007      	add	sp, #28
    7e60:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	z_add_timeout(&thread->base.timeout, z_thread_timeout, ticks);
    7e64:	4907      	ldr	r1, [pc, #28]	; (7e84 <z_impl_k_thread_create+0x98>)
    7e66:	4632      	mov	r2, r6
    7e68:	463b      	mov	r3, r7
    7e6a:	f104 0018 	add.w	r0, r4, #24
    7e6e:	f000 f911 	bl	8094 <z_add_timeout>
    7e72:	e7f3      	b.n	7e5c <z_impl_k_thread_create+0x70>
    7e74:	0000b3de 	.word	0x0000b3de
    7e78:	0000b745 	.word	0x0000b745
    7e7c:	0000a76d 	.word	0x0000a76d
    7e80:	0000b819 	.word	0x0000b819
    7e84:	00006ef9 	.word	0x00006ef9

00007e88 <z_init_static_threads>:
{
    7e88:	e92d 4bf0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
	_FOREACH_STATIC_THREAD(thread_data) {
    7e8c:	4f3f      	ldr	r7, [pc, #252]	; (7f8c <z_init_static_threads+0x104>)
    7e8e:	4d40      	ldr	r5, [pc, #256]	; (7f90 <z_init_static_threads+0x108>)
    7e90:	f8df 810c 	ldr.w	r8, [pc, #268]	; 7fa0 <z_init_static_threads+0x118>
{
    7e94:	b086      	sub	sp, #24
    7e96:	463e      	mov	r6, r7
	_FOREACH_STATIC_THREAD(thread_data) {
    7e98:	42bd      	cmp	r5, r7
    7e9a:	d90e      	bls.n	7eba <z_init_static_threads+0x32>
    7e9c:	493d      	ldr	r1, [pc, #244]	; (7f94 <z_init_static_threads+0x10c>)
    7e9e:	483e      	ldr	r0, [pc, #248]	; (7f98 <z_init_static_threads+0x110>)
    7ea0:	f240 23cf 	movw	r3, #719	; 0x2cf
    7ea4:	4642      	mov	r2, r8
    7ea6:	f001 fc9e 	bl	97e6 <printk>
    7eaa:	483c      	ldr	r0, [pc, #240]	; (7f9c <z_init_static_threads+0x114>)
    7eac:	f001 fc9b 	bl	97e6 <printk>
    7eb0:	f240 21cf 	movw	r1, #719	; 0x2cf
    7eb4:	4640      	mov	r0, r8
    7eb6:	f001 faa7 	bl	9408 <assert_post_action>
    7eba:	42b5      	cmp	r5, r6
    7ebc:	f105 0430 	add.w	r4, r5, #48	; 0x30
    7ec0:	d31f      	bcc.n	7f02 <z_init_static_threads+0x7a>
	k_sched_lock();
    7ec2:	f7fe fd21 	bl	6908 <k_sched_lock>
	_FOREACH_STATIC_THREAD(thread_data) {
    7ec6:	4c32      	ldr	r4, [pc, #200]	; (7f90 <z_init_static_threads+0x108>)
    7ec8:	4d35      	ldr	r5, [pc, #212]	; (7fa0 <z_init_static_threads+0x118>)
    7eca:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 7f94 <z_init_static_threads+0x10c>
    7ece:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 7f98 <z_init_static_threads+0x110>
    7ed2:	42b4      	cmp	r4, r6
    7ed4:	d90e      	bls.n	7ef4 <z_init_static_threads+0x6c>
    7ed6:	4641      	mov	r1, r8
    7ed8:	f240 23ee 	movw	r3, #750	; 0x2ee
    7edc:	462a      	mov	r2, r5
    7ede:	4648      	mov	r0, r9
    7ee0:	f001 fc81 	bl	97e6 <printk>
    7ee4:	482d      	ldr	r0, [pc, #180]	; (7f9c <z_init_static_threads+0x114>)
    7ee6:	f001 fc7e 	bl	97e6 <printk>
    7eea:	f240 21ee 	movw	r1, #750	; 0x2ee
    7eee:	4628      	mov	r0, r5
    7ef0:	f001 fa8a 	bl	9408 <assert_post_action>
    7ef4:	42b4      	cmp	r4, r6
    7ef6:	d321      	bcc.n	7f3c <z_init_static_threads+0xb4>
}
    7ef8:	b006      	add	sp, #24
    7efa:	e8bd 4bf0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, fp, lr}
	k_sched_unlock();
    7efe:	f7ff ba47 	b.w	7390 <k_sched_unlock>
		z_setup_new_thread(
    7f02:	f854 3c04 	ldr.w	r3, [r4, #-4]
    7f06:	9305      	str	r3, [sp, #20]
    7f08:	f854 3c10 	ldr.w	r3, [r4, #-16]
    7f0c:	9304      	str	r3, [sp, #16]
    7f0e:	f854 3c14 	ldr.w	r3, [r4, #-20]
    7f12:	9303      	str	r3, [sp, #12]
    7f14:	f854 3c18 	ldr.w	r3, [r4, #-24]
    7f18:	9302      	str	r3, [sp, #8]
    7f1a:	f854 3c1c 	ldr.w	r3, [r4, #-28]
    7f1e:	9301      	str	r3, [sp, #4]
    7f20:	f854 3c20 	ldr.w	r3, [r4, #-32]
    7f24:	9300      	str	r3, [sp, #0]
    7f26:	e954 230a 	ldrd	r2, r3, [r4, #-40]	; 0x28
    7f2a:	e954 010c 	ldrd	r0, r1, [r4, #-48]	; 0x30
    7f2e:	f7ff fef9 	bl	7d24 <z_setup_new_thread>
		thread_data->init_thread->init_data = thread_data;
    7f32:	f854 3c30 	ldr.w	r3, [r4, #-48]
    7f36:	655d      	str	r5, [r3, #84]	; 0x54
    7f38:	4625      	mov	r5, r4
    7f3a:	e7ad      	b.n	7e98 <z_init_static_threads+0x10>
		if (thread_data->init_delay != K_TICKS_FOREVER) {
    7f3c:	6a61      	ldr	r1, [r4, #36]	; 0x24
    7f3e:	1c4b      	adds	r3, r1, #1
    7f40:	d014      	beq.n	7f6c <z_init_static_threads+0xe4>
    7f42:	f240 32e7 	movw	r2, #999	; 0x3e7
    7f46:	2300      	movs	r3, #0
					    K_MSEC(thread_data->init_delay));
    7f48:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    7f4c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    7f50:	4693      	mov	fp, r2
    7f52:	469c      	mov	ip, r3
    7f54:	fbc0 bc01 	smlal	fp, ip, r0, r1
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7f58:	459c      	cmp	ip, r3
    7f5a:	bf08      	it	eq
    7f5c:	4593      	cmpeq	fp, r2
			schedule_new_thread(thread_data->init_thread,
    7f5e:	6827      	ldr	r7, [r4, #0]
    7f60:	4658      	mov	r0, fp
    7f62:	4661      	mov	r1, ip
	if (K_TIMEOUT_EQ(delay, K_NO_WAIT)) {
    7f64:	d104      	bne.n	7f70 <z_init_static_threads+0xe8>
	z_sched_start(thread);
    7f66:	4638      	mov	r0, r7
    7f68:	f7fe ff72 	bl	6e50 <z_sched_start>
	_FOREACH_STATIC_THREAD(thread_data) {
    7f6c:	3430      	adds	r4, #48	; 0x30
    7f6e:	e7b0      	b.n	7ed2 <z_init_static_threads+0x4a>
    7f70:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    7f74:	2300      	movs	r3, #0
    7f76:	f7f8 fe9b 	bl	cb0 <__aeabi_uldivmod>
    7f7a:	4602      	mov	r2, r0
    7f7c:	460b      	mov	r3, r1
    7f7e:	f107 0018 	add.w	r0, r7, #24
    7f82:	4908      	ldr	r1, [pc, #32]	; (7fa4 <z_init_static_threads+0x11c>)
    7f84:	f000 f886 	bl	8094 <z_add_timeout>
    7f88:	e7f0      	b.n	7f6c <z_init_static_threads+0xe4>
    7f8a:	bf00      	nop
    7f8c:	20000208 	.word	0x20000208
    7f90:	20000208 	.word	0x20000208
    7f94:	0000b83e 	.word	0x0000b83e
    7f98:	0000a76d 	.word	0x0000a76d
    7f9c:	0000b39d 	.word	0x0000b39d
    7fa0:	0000b745 	.word	0x0000b745
    7fa4:	00006ef9 	.word	0x00006ef9

00007fa8 <z_spin_lock_valid>:
 * them in spinlock.h is a giant header ordering headache.
 */
#ifdef CONFIG_SPIN_VALIDATE
bool z_spin_lock_valid(struct k_spinlock *l)
{
	uintptr_t thread_cpu = l->thread_cpu;
    7fa8:	6800      	ldr	r0, [r0, #0]

	if (thread_cpu != 0U) {
    7faa:	b138      	cbz	r0, 7fbc <z_spin_lock_valid+0x14>
		if ((thread_cpu & 3U) == _current_cpu->id) {
    7fac:	4b04      	ldr	r3, [pc, #16]	; (7fc0 <z_spin_lock_valid+0x18>)
    7fae:	7d1b      	ldrb	r3, [r3, #20]
    7fb0:	f000 0003 	and.w	r0, r0, #3
    7fb4:	1ac0      	subs	r0, r0, r3
    7fb6:	bf18      	it	ne
    7fb8:	2001      	movne	r0, #1
    7fba:	4770      	bx	lr
			return false;
		}
	}
	return true;
    7fbc:	2001      	movs	r0, #1
}
    7fbe:	4770      	bx	lr
    7fc0:	20000cb0 	.word	0x20000cb0

00007fc4 <z_spin_unlock_valid>:

bool z_spin_unlock_valid(struct k_spinlock *l)
{
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    7fc4:	4906      	ldr	r1, [pc, #24]	; (7fe0 <z_spin_unlock_valid+0x1c>)
{
    7fc6:	4603      	mov	r3, r0
	if (l->thread_cpu != (_current_cpu->id | (uintptr_t)_current)) {
    7fc8:	688a      	ldr	r2, [r1, #8]
    7fca:	7d08      	ldrb	r0, [r1, #20]
    7fcc:	6819      	ldr	r1, [r3, #0]
    7fce:	4302      	orrs	r2, r0
    7fd0:	4291      	cmp	r1, r2
    7fd2:	f04f 0000 	mov.w	r0, #0
		return false;
	}
	l->thread_cpu = 0;
    7fd6:	bf04      	itt	eq
    7fd8:	6018      	streq	r0, [r3, #0]
	return true;
    7fda:	2001      	moveq	r0, #1
}
    7fdc:	4770      	bx	lr
    7fde:	bf00      	nop
    7fe0:	20000cb0 	.word	0x20000cb0

00007fe4 <z_spin_lock_set_owner>:

void z_spin_lock_set_owner(struct k_spinlock *l)
{
	l->thread_cpu = _current_cpu->id | (uintptr_t)_current;
    7fe4:	4a02      	ldr	r2, [pc, #8]	; (7ff0 <z_spin_lock_set_owner+0xc>)
    7fe6:	7d11      	ldrb	r1, [r2, #20]
    7fe8:	6893      	ldr	r3, [r2, #8]
    7fea:	430b      	orrs	r3, r1
    7fec:	6003      	str	r3, [r0, #0]
}
    7fee:	4770      	bx	lr
    7ff0:	20000cb0 	.word	0x20000cb0

00007ff4 <elapsed>:
	sys_dlist_remove(&t->node);
}

static int32_t elapsed(void)
{
	return announce_remaining == 0 ? sys_clock_elapsed() : 0U;
    7ff4:	4b03      	ldr	r3, [pc, #12]	; (8004 <CONFIG_PM_PARTITION_SIZE_B0_IMAGE+0x4>)
    7ff6:	681b      	ldr	r3, [r3, #0]
    7ff8:	b90b      	cbnz	r3, 7ffe <elapsed+0xa>
    7ffa:	f7fc bc2f 	b.w	485c <sys_clock_elapsed>
}
    7ffe:	2000      	movs	r0, #0
    8000:	4770      	bx	lr
    8002:	bf00      	nop
    8004:	20000cf4 	.word	0x20000cf4

00008008 <next_timeout>:

static int32_t next_timeout(void)
{
    8008:	b538      	push	{r3, r4, r5, lr}
	return list->head == list;
    800a:	4b13      	ldr	r3, [pc, #76]	; (8058 <next_timeout+0x50>)
    800c:	681c      	ldr	r4, [r3, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    800e:	429c      	cmp	r4, r3
    8010:	bf08      	it	eq
    8012:	2400      	moveq	r4, #0
	struct _timeout *to = first();
	int32_t ticks_elapsed = elapsed();
    8014:	f7ff ffee 	bl	7ff4 <elapsed>
    8018:	4605      	mov	r5, r0
	int32_t ret = to == NULL ? MAX_WAIT
    801a:	b1bc      	cbz	r4, 804c <next_timeout+0x44>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    801c:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
    8020:	1b40      	subs	r0, r0, r5
    8022:	eb61 71e5 	sbc.w	r1, r1, r5, asr #31
	int32_t ret = to == NULL ? MAX_WAIT
    8026:	2801      	cmp	r0, #1
    8028:	f171 0300 	sbcs.w	r3, r1, #0
    802c:	db11      	blt.n	8052 <next_timeout+0x4a>
		: CLAMP(to->dticks - ticks_elapsed, 0, MAX_WAIT);
    802e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
    8032:	2300      	movs	r3, #0
    8034:	4282      	cmp	r2, r0
    8036:	eb73 0401 	sbcs.w	r4, r3, r1
    803a:	da00      	bge.n	803e <next_timeout+0x36>
    803c:	4610      	mov	r0, r2

#ifdef CONFIG_TIMESLICING
	if (_current_cpu->slice_ticks && _current_cpu->slice_ticks < ret) {
    803e:	4b07      	ldr	r3, [pc, #28]	; (805c <next_timeout+0x54>)
    8040:	691b      	ldr	r3, [r3, #16]
    8042:	b113      	cbz	r3, 804a <next_timeout+0x42>
    8044:	4298      	cmp	r0, r3
    8046:	bfa8      	it	ge
    8048:	4618      	movge	r0, r3
		ret = _current_cpu->slice_ticks;
	}
#endif
	return ret;
}
    804a:	bd38      	pop	{r3, r4, r5, pc}
	int32_t ret = to == NULL ? MAX_WAIT
    804c:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
    8050:	e7f5      	b.n	803e <next_timeout+0x36>
    8052:	2000      	movs	r0, #0
    8054:	e7f3      	b.n	803e <next_timeout+0x36>
    8056:	bf00      	nop
    8058:	20000184 	.word	0x20000184
    805c:	20000cb0 	.word	0x20000cb0

00008060 <remove_timeout>:
{
    8060:	b530      	push	{r4, r5, lr}
    8062:	6803      	ldr	r3, [r0, #0]
	return (node != NULL) ? sys_dlist_peek_next_no_check(list, node) : NULL;
    8064:	b168      	cbz	r0, 8082 <remove_timeout+0x22>
    8066:	4a0a      	ldr	r2, [pc, #40]	; (8090 <remove_timeout+0x30>)
	return (node == list->tail) ? NULL : node->next;
    8068:	6852      	ldr	r2, [r2, #4]
    806a:	4290      	cmp	r0, r2
    806c:	d009      	beq.n	8082 <remove_timeout+0x22>
	if (next(t) != NULL) {
    806e:	b143      	cbz	r3, 8082 <remove_timeout+0x22>
		next(t)->dticks += t->dticks;
    8070:	e9d3 2104 	ldrd	r2, r1, [r3, #16]
    8074:	e9d0 4504 	ldrd	r4, r5, [r0, #16]
    8078:	1912      	adds	r2, r2, r4
    807a:	eb45 0101 	adc.w	r1, r5, r1
    807e:	e9c3 2104 	strd	r2, r1, [r3, #16]
	sys_dnode_t *const prev = node->prev;
    8082:	6842      	ldr	r2, [r0, #4]
	prev->next = next;
    8084:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    8086:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    8088:	2300      	movs	r3, #0
	node->prev = NULL;
    808a:	e9c0 3300 	strd	r3, r3, [r0]
}
    808e:	bd30      	pop	{r4, r5, pc}
    8090:	20000184 	.word	0x20000184

00008094 <z_add_timeout>:

void z_add_timeout(struct _timeout *to, _timeout_func_t fn,
		   k_timeout_t timeout)
{
    8094:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8098:	461d      	mov	r5, r3
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    809a:	1c6b      	adds	r3, r5, #1
    809c:	bf08      	it	eq
    809e:	f1b2 3fff 	cmpeq.w	r2, #4294967295
{
    80a2:	4682      	mov	sl, r0
    80a4:	468b      	mov	fp, r1
    80a6:	4614      	mov	r4, r2
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    80a8:	f000 80aa 	beq.w	8200 <z_add_timeout+0x16c>

#ifdef CONFIG_KERNEL_COHERENCE
	__ASSERT_NO_MSG(arch_mem_coherent(to));
#endif

	__ASSERT(!sys_dnode_is_linked(&to->node), "");
    80ac:	6803      	ldr	r3, [r0, #0]
    80ae:	b163      	cbz	r3, 80ca <z_add_timeout+0x36>
    80b0:	4955      	ldr	r1, [pc, #340]	; (8208 <z_add_timeout+0x174>)
    80b2:	4a56      	ldr	r2, [pc, #344]	; (820c <z_add_timeout+0x178>)
    80b4:	4856      	ldr	r0, [pc, #344]	; (8210 <z_add_timeout+0x17c>)
    80b6:	235d      	movs	r3, #93	; 0x5d
    80b8:	f001 fb95 	bl	97e6 <printk>
    80bc:	4855      	ldr	r0, [pc, #340]	; (8214 <z_add_timeout+0x180>)
    80be:	f001 fb92 	bl	97e6 <printk>
    80c2:	4852      	ldr	r0, [pc, #328]	; (820c <z_add_timeout+0x178>)
    80c4:	215d      	movs	r1, #93	; 0x5d
    80c6:	f001 f99f 	bl	9408 <assert_post_action>
	to->fn = fn;
    80ca:	f8ca b008 	str.w	fp, [sl, #8]
	__asm__ volatile(
    80ce:	f04f 0320 	mov.w	r3, #32
    80d2:	f3ef 8b11 	mrs	fp, BASEPRI
    80d6:	f383 8812 	msr	BASEPRI_MAX, r3
    80da:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    80de:	484e      	ldr	r0, [pc, #312]	; (8218 <z_add_timeout+0x184>)
    80e0:	f7ff ff62 	bl	7fa8 <z_spin_lock_valid>
    80e4:	b968      	cbnz	r0, 8102 <z_add_timeout+0x6e>
    80e6:	4a4d      	ldr	r2, [pc, #308]	; (821c <z_add_timeout+0x188>)
    80e8:	494d      	ldr	r1, [pc, #308]	; (8220 <z_add_timeout+0x18c>)
    80ea:	4849      	ldr	r0, [pc, #292]	; (8210 <z_add_timeout+0x17c>)
    80ec:	2381      	movs	r3, #129	; 0x81
    80ee:	f001 fb7a 	bl	97e6 <printk>
    80f2:	4949      	ldr	r1, [pc, #292]	; (8218 <z_add_timeout+0x184>)
    80f4:	484b      	ldr	r0, [pc, #300]	; (8224 <z_add_timeout+0x190>)
    80f6:	f001 fb76 	bl	97e6 <printk>
    80fa:	4848      	ldr	r0, [pc, #288]	; (821c <z_add_timeout+0x188>)
    80fc:	2181      	movs	r1, #129	; 0x81
    80fe:	f001 f983 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    8102:	4845      	ldr	r0, [pc, #276]	; (8218 <z_add_timeout+0x184>)
    8104:	f7ff ff6e 	bl	7fe4 <z_spin_lock_set_owner>

	LOCKED(&timeout_lock) {
		struct _timeout *t;

		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
		    Z_TICK_ABS(timeout.ticks) >= 0) {
    8108:	f06f 0301 	mvn.w	r3, #1
    810c:	ebb3 0804 	subs.w	r8, r3, r4
    8110:	f04f 32ff 	mov.w	r2, #4294967295
    8114:	eb62 0905 	sbc.w	r9, r2, r5
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) &&
    8118:	f1b8 0f00 	cmp.w	r8, #0
    811c:	f179 0100 	sbcs.w	r1, r9, #0
    8120:	db1c      	blt.n	815c <z_add_timeout+0xc8>
			k_ticks_t ticks = Z_TICK_ABS(timeout.ticks) - curr_tick;
    8122:	4841      	ldr	r0, [pc, #260]	; (8228 <z_add_timeout+0x194>)
    8124:	e9d0 1000 	ldrd	r1, r0, [r0]
    8128:	1a5b      	subs	r3, r3, r1
    812a:	eb62 0200 	sbc.w	r2, r2, r0

			to->dticks = MAX(1, ticks);
    812e:	1b1e      	subs	r6, r3, r4
    8130:	eb62 0705 	sbc.w	r7, r2, r5
    8134:	2e01      	cmp	r6, #1
    8136:	f177 0300 	sbcs.w	r3, r7, #0
    813a:	bfbc      	itt	lt
    813c:	2601      	movlt	r6, #1
    813e:	2700      	movlt	r7, #0
    8140:	e9ca 6704 	strd	r6, r7, [sl, #16]
	return list->head == list;
    8144:	4a39      	ldr	r2, [pc, #228]	; (822c <z_add_timeout+0x198>)
    8146:	e9d2 3600 	ldrd	r3, r6, [r2]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    814a:	4293      	cmp	r3, r2
    814c:	d11d      	bne.n	818a <z_add_timeout+0xf6>
	node->prev = tail;
    814e:	e9ca 2600 	strd	r2, r6, [sl]
	tail->next = node;
    8152:	f8c6 a000 	str.w	sl, [r6]
	list->tail = node;
    8156:	f8c2 a004 	str.w	sl, [r2, #4]
}
    815a:	e02c      	b.n	81b6 <z_add_timeout+0x122>
		} else {
			to->dticks = timeout.ticks + 1 + elapsed();
    815c:	f7ff ff4a 	bl	7ff4 <elapsed>
    8160:	1c63      	adds	r3, r4, #1
    8162:	9300      	str	r3, [sp, #0]
    8164:	f145 0300 	adc.w	r3, r5, #0
    8168:	9301      	str	r3, [sp, #4]
    816a:	e9dd 2300 	ldrd	r2, r3, [sp]
    816e:	1812      	adds	r2, r2, r0
    8170:	eb43 73e0 	adc.w	r3, r3, r0, asr #31
    8174:	e9ca 2304 	strd	r2, r3, [sl, #16]
    8178:	e7e4      	b.n	8144 <z_add_timeout+0xb0>
			if (t->dticks > to->dticks) {
				t->dticks -= to->dticks;
				sys_dlist_insert(&t->node, &to->node);
				break;
			}
			to->dticks -= t->dticks;
    817a:	1be0      	subs	r0, r4, r7
    817c:	eb65 0108 	sbc.w	r1, r5, r8
	return (node == list->tail) ? NULL : node->next;
    8180:	42b3      	cmp	r3, r6
    8182:	e9ca 0104 	strd	r0, r1, [sl, #16]
    8186:	d0e2      	beq.n	814e <z_add_timeout+0xba>
    8188:	681b      	ldr	r3, [r3, #0]
		for (t = first(); t != NULL; t = next(t)) {
    818a:	2b00      	cmp	r3, #0
    818c:	d0df      	beq.n	814e <z_add_timeout+0xba>
			if (t->dticks > to->dticks) {
    818e:	e9d3 7804 	ldrd	r7, r8, [r3, #16]
    8192:	e9da 4504 	ldrd	r4, r5, [sl, #16]
    8196:	42bc      	cmp	r4, r7
    8198:	eb75 0108 	sbcs.w	r1, r5, r8
    819c:	daed      	bge.n	817a <z_add_timeout+0xe6>
				t->dticks -= to->dticks;
    819e:	1b38      	subs	r0, r7, r4
    81a0:	eb68 0105 	sbc.w	r1, r8, r5
    81a4:	e9c3 0104 	strd	r0, r1, [r3, #16]
	sys_dnode_t *const prev = successor->prev;
    81a8:	6859      	ldr	r1, [r3, #4]
	node->next = successor;
    81aa:	e9ca 3100 	strd	r3, r1, [sl]
	prev->next = node;
    81ae:	f8c1 a000 	str.w	sl, [r1]
	successor->prev = node;
    81b2:	f8c3 a004 	str.w	sl, [r3, #4]
	return list->head == list;
    81b6:	6813      	ldr	r3, [r2, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    81b8:	4293      	cmp	r3, r2
    81ba:	d00b      	beq.n	81d4 <z_add_timeout+0x140>

		if (t == NULL) {
			sys_dlist_append(&timeout_list, &to->node);
		}

		if (to == first()) {
    81bc:	459a      	cmp	sl, r3
    81be:	d109      	bne.n	81d4 <z_add_timeout+0x140>
			 * last announcement, and slice_ticks is based
			 * on that. It means that the time remaining for
			 * the next announcement can be less than
			 * slice_ticks.
			 */
			int32_t next_time = next_timeout();
    81c0:	f7ff ff22 	bl	8008 <next_timeout>

			if (next_time == 0 ||
    81c4:	b118      	cbz	r0, 81ce <z_add_timeout+0x13a>
			    _current_cpu->slice_ticks != next_time) {
    81c6:	4b1a      	ldr	r3, [pc, #104]	; (8230 <z_add_timeout+0x19c>)
			if (next_time == 0 ||
    81c8:	691b      	ldr	r3, [r3, #16]
    81ca:	4283      	cmp	r3, r0
    81cc:	d002      	beq.n	81d4 <z_add_timeout+0x140>
				sys_clock_set_timeout(next_time, false);
    81ce:	2100      	movs	r1, #0
    81d0:	f7fc fb14 	bl	47fc <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    81d4:	4810      	ldr	r0, [pc, #64]	; (8218 <z_add_timeout+0x184>)
    81d6:	f7ff fef5 	bl	7fc4 <z_spin_unlock_valid>
    81da:	b968      	cbnz	r0, 81f8 <z_add_timeout+0x164>
    81dc:	4a0f      	ldr	r2, [pc, #60]	; (821c <z_add_timeout+0x188>)
    81de:	4915      	ldr	r1, [pc, #84]	; (8234 <z_add_timeout+0x1a0>)
    81e0:	480b      	ldr	r0, [pc, #44]	; (8210 <z_add_timeout+0x17c>)
    81e2:	23ac      	movs	r3, #172	; 0xac
    81e4:	f001 faff 	bl	97e6 <printk>
    81e8:	490b      	ldr	r1, [pc, #44]	; (8218 <z_add_timeout+0x184>)
    81ea:	4813      	ldr	r0, [pc, #76]	; (8238 <z_add_timeout+0x1a4>)
    81ec:	f001 fafb 	bl	97e6 <printk>
    81f0:	480a      	ldr	r0, [pc, #40]	; (821c <z_add_timeout+0x188>)
    81f2:	21ac      	movs	r1, #172	; 0xac
    81f4:	f001 f908 	bl	9408 <assert_post_action>
	__asm__ volatile(
    81f8:	f38b 8811 	msr	BASEPRI, fp
    81fc:	f3bf 8f6f 	isb	sy
#else
			sys_clock_set_timeout(next_timeout(), false);
#endif	/* CONFIG_TIMESLICING */
		}
	}
}
    8200:	b003      	add	sp, #12
    8202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8206:	bf00      	nop
    8208:	0000b88f 	.word	0x0000b88f
    820c:	0000b86b 	.word	0x0000b86b
    8210:	0000a76d 	.word	0x0000a76d
    8214:	0000b457 	.word	0x0000b457
    8218:	20000cf8 	.word	0x20000cf8
    821c:	0000aa30 	.word	0x0000aa30
    8220:	0000aa82 	.word	0x0000aa82
    8224:	0000aa97 	.word	0x0000aa97
    8228:	200005b0 	.word	0x200005b0
    822c:	20000184 	.word	0x20000184
    8230:	20000cb0 	.word	0x20000cb0
    8234:	0000aa56 	.word	0x0000aa56
    8238:	0000aa6d 	.word	0x0000aa6d

0000823c <z_abort_timeout>:

int z_abort_timeout(struct _timeout *to)
{
    823c:	b538      	push	{r3, r4, r5, lr}
    823e:	4604      	mov	r4, r0
	__asm__ volatile(
    8240:	f04f 0320 	mov.w	r3, #32
    8244:	f3ef 8511 	mrs	r5, BASEPRI
    8248:	f383 8812 	msr	BASEPRI_MAX, r3
    824c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8250:	481a      	ldr	r0, [pc, #104]	; (82bc <z_abort_timeout+0x80>)
    8252:	f7ff fea9 	bl	7fa8 <z_spin_lock_valid>
    8256:	b968      	cbnz	r0, 8274 <z_abort_timeout+0x38>
    8258:	4a19      	ldr	r2, [pc, #100]	; (82c0 <z_abort_timeout+0x84>)
    825a:	491a      	ldr	r1, [pc, #104]	; (82c4 <z_abort_timeout+0x88>)
    825c:	481a      	ldr	r0, [pc, #104]	; (82c8 <z_abort_timeout+0x8c>)
    825e:	2381      	movs	r3, #129	; 0x81
    8260:	f001 fac1 	bl	97e6 <printk>
    8264:	4915      	ldr	r1, [pc, #84]	; (82bc <z_abort_timeout+0x80>)
    8266:	4819      	ldr	r0, [pc, #100]	; (82cc <z_abort_timeout+0x90>)
    8268:	f001 fabd 	bl	97e6 <printk>
    826c:	4814      	ldr	r0, [pc, #80]	; (82c0 <z_abort_timeout+0x84>)
    826e:	2181      	movs	r1, #129	; 0x81
    8270:	f001 f8ca 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    8274:	4811      	ldr	r0, [pc, #68]	; (82bc <z_abort_timeout+0x80>)
    8276:	f7ff feb5 	bl	7fe4 <z_spin_lock_set_owner>
	int ret = -EINVAL;

	LOCKED(&timeout_lock) {
		if (sys_dnode_is_linked(&to->node)) {
    827a:	6823      	ldr	r3, [r4, #0]
    827c:	b1db      	cbz	r3, 82b6 <z_abort_timeout+0x7a>
			remove_timeout(to);
    827e:	4620      	mov	r0, r4
    8280:	f7ff feee 	bl	8060 <remove_timeout>
			ret = 0;
    8284:	2400      	movs	r4, #0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8286:	480d      	ldr	r0, [pc, #52]	; (82bc <z_abort_timeout+0x80>)
    8288:	f7ff fe9c 	bl	7fc4 <z_spin_unlock_valid>
    828c:	b968      	cbnz	r0, 82aa <z_abort_timeout+0x6e>
    828e:	4a0c      	ldr	r2, [pc, #48]	; (82c0 <z_abort_timeout+0x84>)
    8290:	490f      	ldr	r1, [pc, #60]	; (82d0 <z_abort_timeout+0x94>)
    8292:	480d      	ldr	r0, [pc, #52]	; (82c8 <z_abort_timeout+0x8c>)
    8294:	23ac      	movs	r3, #172	; 0xac
    8296:	f001 faa6 	bl	97e6 <printk>
    829a:	4908      	ldr	r1, [pc, #32]	; (82bc <z_abort_timeout+0x80>)
    829c:	480d      	ldr	r0, [pc, #52]	; (82d4 <z_abort_timeout+0x98>)
    829e:	f001 faa2 	bl	97e6 <printk>
    82a2:	4807      	ldr	r0, [pc, #28]	; (82c0 <z_abort_timeout+0x84>)
    82a4:	21ac      	movs	r1, #172	; 0xac
    82a6:	f001 f8af 	bl	9408 <assert_post_action>
	__asm__ volatile(
    82aa:	f385 8811 	msr	BASEPRI, r5
    82ae:	f3bf 8f6f 	isb	sy
		}
	}

	return ret;
}
    82b2:	4620      	mov	r0, r4
    82b4:	bd38      	pop	{r3, r4, r5, pc}
	int ret = -EINVAL;
    82b6:	f06f 0415 	mvn.w	r4, #21
    82ba:	e7e4      	b.n	8286 <z_abort_timeout+0x4a>
    82bc:	20000cf8 	.word	0x20000cf8
    82c0:	0000aa30 	.word	0x0000aa30
    82c4:	0000aa82 	.word	0x0000aa82
    82c8:	0000a76d 	.word	0x0000a76d
    82cc:	0000aa97 	.word	0x0000aa97
    82d0:	0000aa56 	.word	0x0000aa56
    82d4:	0000aa6d 	.word	0x0000aa6d

000082d8 <z_get_next_timeout_expiry>:

	return ticks;
}

int32_t z_get_next_timeout_expiry(void)
{
    82d8:	b538      	push	{r3, r4, r5, lr}
	__asm__ volatile(
    82da:	f04f 0320 	mov.w	r3, #32
    82de:	f3ef 8511 	mrs	r5, BASEPRI
    82e2:	f383 8812 	msr	BASEPRI_MAX, r3
    82e6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    82ea:	4818      	ldr	r0, [pc, #96]	; (834c <z_get_next_timeout_expiry+0x74>)
    82ec:	f7ff fe5c 	bl	7fa8 <z_spin_lock_valid>
    82f0:	b968      	cbnz	r0, 830e <z_get_next_timeout_expiry+0x36>
    82f2:	4a17      	ldr	r2, [pc, #92]	; (8350 <z_get_next_timeout_expiry+0x78>)
    82f4:	4917      	ldr	r1, [pc, #92]	; (8354 <z_get_next_timeout_expiry+0x7c>)
    82f6:	4818      	ldr	r0, [pc, #96]	; (8358 <z_get_next_timeout_expiry+0x80>)
    82f8:	2381      	movs	r3, #129	; 0x81
    82fa:	f001 fa74 	bl	97e6 <printk>
    82fe:	4913      	ldr	r1, [pc, #76]	; (834c <z_get_next_timeout_expiry+0x74>)
    8300:	4816      	ldr	r0, [pc, #88]	; (835c <z_get_next_timeout_expiry+0x84>)
    8302:	f001 fa70 	bl	97e6 <printk>
    8306:	4812      	ldr	r0, [pc, #72]	; (8350 <z_get_next_timeout_expiry+0x78>)
    8308:	2181      	movs	r1, #129	; 0x81
    830a:	f001 f87d 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    830e:	480f      	ldr	r0, [pc, #60]	; (834c <z_get_next_timeout_expiry+0x74>)
    8310:	f7ff fe68 	bl	7fe4 <z_spin_lock_set_owner>
	int32_t ret = (int32_t) K_TICKS_FOREVER;

	LOCKED(&timeout_lock) {
		ret = next_timeout();
    8314:	f7ff fe78 	bl	8008 <next_timeout>
    8318:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    831a:	480c      	ldr	r0, [pc, #48]	; (834c <z_get_next_timeout_expiry+0x74>)
    831c:	f7ff fe52 	bl	7fc4 <z_spin_unlock_valid>
    8320:	b968      	cbnz	r0, 833e <z_get_next_timeout_expiry+0x66>
    8322:	4a0b      	ldr	r2, [pc, #44]	; (8350 <z_get_next_timeout_expiry+0x78>)
    8324:	490e      	ldr	r1, [pc, #56]	; (8360 <z_get_next_timeout_expiry+0x88>)
    8326:	480c      	ldr	r0, [pc, #48]	; (8358 <z_get_next_timeout_expiry+0x80>)
    8328:	23ac      	movs	r3, #172	; 0xac
    832a:	f001 fa5c 	bl	97e6 <printk>
    832e:	4907      	ldr	r1, [pc, #28]	; (834c <z_get_next_timeout_expiry+0x74>)
    8330:	480c      	ldr	r0, [pc, #48]	; (8364 <z_get_next_timeout_expiry+0x8c>)
    8332:	f001 fa58 	bl	97e6 <printk>
    8336:	4806      	ldr	r0, [pc, #24]	; (8350 <z_get_next_timeout_expiry+0x78>)
    8338:	21ac      	movs	r1, #172	; 0xac
    833a:	f001 f865 	bl	9408 <assert_post_action>
	__asm__ volatile(
    833e:	f385 8811 	msr	BASEPRI, r5
    8342:	f3bf 8f6f 	isb	sy
	}
	return ret;
}
    8346:	4620      	mov	r0, r4
    8348:	bd38      	pop	{r3, r4, r5, pc}
    834a:	bf00      	nop
    834c:	20000cf8 	.word	0x20000cf8
    8350:	0000aa30 	.word	0x0000aa30
    8354:	0000aa82 	.word	0x0000aa82
    8358:	0000a76d 	.word	0x0000a76d
    835c:	0000aa97 	.word	0x0000aa97
    8360:	0000aa56 	.word	0x0000aa56
    8364:	0000aa6d 	.word	0x0000aa6d

00008368 <z_set_timeout_expiry>:

void z_set_timeout_expiry(int32_t ticks, bool is_idle)
{
    8368:	b570      	push	{r4, r5, r6, lr}
    836a:	4604      	mov	r4, r0
    836c:	460d      	mov	r5, r1
	__asm__ volatile(
    836e:	f04f 0320 	mov.w	r3, #32
    8372:	f3ef 8611 	mrs	r6, BASEPRI
    8376:	f383 8812 	msr	BASEPRI_MAX, r3
    837a:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    837e:	481b      	ldr	r0, [pc, #108]	; (83ec <z_set_timeout_expiry+0x84>)
    8380:	f7ff fe12 	bl	7fa8 <z_spin_lock_valid>
    8384:	b968      	cbnz	r0, 83a2 <z_set_timeout_expiry+0x3a>
    8386:	4a1a      	ldr	r2, [pc, #104]	; (83f0 <z_set_timeout_expiry+0x88>)
    8388:	491a      	ldr	r1, [pc, #104]	; (83f4 <z_set_timeout_expiry+0x8c>)
    838a:	481b      	ldr	r0, [pc, #108]	; (83f8 <z_set_timeout_expiry+0x90>)
    838c:	2381      	movs	r3, #129	; 0x81
    838e:	f001 fa2a 	bl	97e6 <printk>
    8392:	4916      	ldr	r1, [pc, #88]	; (83ec <z_set_timeout_expiry+0x84>)
    8394:	4819      	ldr	r0, [pc, #100]	; (83fc <z_set_timeout_expiry+0x94>)
    8396:	f001 fa26 	bl	97e6 <printk>
    839a:	4815      	ldr	r0, [pc, #84]	; (83f0 <z_set_timeout_expiry+0x88>)
    839c:	2181      	movs	r1, #129	; 0x81
    839e:	f001 f833 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    83a2:	4812      	ldr	r0, [pc, #72]	; (83ec <z_set_timeout_expiry+0x84>)
    83a4:	f7ff fe1e 	bl	7fe4 <z_spin_lock_set_owner>
	LOCKED(&timeout_lock) {
		int next_to = next_timeout();
    83a8:	f7ff fe2e 	bl	8008 <next_timeout>
		 * SMP can't use this optimization though: we don't
		 * know when context switches happen until interrupt
		 * exit and so can't get the timeslicing clamp folded
		 * in.
		 */
		if (!imminent && (sooner || IS_ENABLED(CONFIG_SMP))) {
    83ac:	2801      	cmp	r0, #1
    83ae:	dd05      	ble.n	83bc <z_set_timeout_expiry+0x54>
    83b0:	42a0      	cmp	r0, r4
    83b2:	db03      	blt.n	83bc <z_set_timeout_expiry+0x54>
			sys_clock_set_timeout(MIN(ticks, next_to), is_idle);
    83b4:	4629      	mov	r1, r5
    83b6:	4620      	mov	r0, r4
    83b8:	f7fc fa20 	bl	47fc <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    83bc:	480b      	ldr	r0, [pc, #44]	; (83ec <z_set_timeout_expiry+0x84>)
    83be:	f7ff fe01 	bl	7fc4 <z_spin_unlock_valid>
    83c2:	b968      	cbnz	r0, 83e0 <z_set_timeout_expiry+0x78>
    83c4:	4a0a      	ldr	r2, [pc, #40]	; (83f0 <z_set_timeout_expiry+0x88>)
    83c6:	490e      	ldr	r1, [pc, #56]	; (8400 <z_set_timeout_expiry+0x98>)
    83c8:	480b      	ldr	r0, [pc, #44]	; (83f8 <z_set_timeout_expiry+0x90>)
    83ca:	23ac      	movs	r3, #172	; 0xac
    83cc:	f001 fa0b 	bl	97e6 <printk>
    83d0:	4906      	ldr	r1, [pc, #24]	; (83ec <z_set_timeout_expiry+0x84>)
    83d2:	480c      	ldr	r0, [pc, #48]	; (8404 <z_set_timeout_expiry+0x9c>)
    83d4:	f001 fa07 	bl	97e6 <printk>
    83d8:	4805      	ldr	r0, [pc, #20]	; (83f0 <z_set_timeout_expiry+0x88>)
    83da:	21ac      	movs	r1, #172	; 0xac
    83dc:	f001 f814 	bl	9408 <assert_post_action>
	__asm__ volatile(
    83e0:	f386 8811 	msr	BASEPRI, r6
    83e4:	f3bf 8f6f 	isb	sy
		}
	}
}
    83e8:	bd70      	pop	{r4, r5, r6, pc}
    83ea:	bf00      	nop
    83ec:	20000cf8 	.word	0x20000cf8
    83f0:	0000aa30 	.word	0x0000aa30
    83f4:	0000aa82 	.word	0x0000aa82
    83f8:	0000a76d 	.word	0x0000a76d
    83fc:	0000aa97 	.word	0x0000aa97
    8400:	0000aa56 	.word	0x0000aa56
    8404:	0000aa6d 	.word	0x0000aa6d

00008408 <sys_clock_announce>:

void sys_clock_announce(int32_t ticks)
{
    8408:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    840c:	4604      	mov	r4, r0
#ifdef CONFIG_TIMESLICING
	z_time_slice(ticks);
    840e:	f7fe fc0d 	bl	6c2c <z_time_slice>
	__asm__ volatile(
    8412:	f04f 0320 	mov.w	r3, #32
    8416:	f3ef 8711 	mrs	r7, BASEPRI
    841a:	f383 8812 	msr	BASEPRI_MAX, r3
    841e:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8422:	4855      	ldr	r0, [pc, #340]	; (8578 <sys_clock_announce+0x170>)
    8424:	f7ff fdc0 	bl	7fa8 <z_spin_lock_valid>
    8428:	b968      	cbnz	r0, 8446 <sys_clock_announce+0x3e>
    842a:	4a54      	ldr	r2, [pc, #336]	; (857c <sys_clock_announce+0x174>)
    842c:	4954      	ldr	r1, [pc, #336]	; (8580 <sys_clock_announce+0x178>)
    842e:	4855      	ldr	r0, [pc, #340]	; (8584 <sys_clock_announce+0x17c>)
    8430:	2381      	movs	r3, #129	; 0x81
    8432:	f001 f9d8 	bl	97e6 <printk>
    8436:	4950      	ldr	r1, [pc, #320]	; (8578 <sys_clock_announce+0x170>)
    8438:	4853      	ldr	r0, [pc, #332]	; (8588 <sys_clock_announce+0x180>)
    843a:	f001 f9d4 	bl	97e6 <printk>
    843e:	484f      	ldr	r0, [pc, #316]	; (857c <sys_clock_announce+0x174>)
    8440:	2181      	movs	r1, #129	; 0x81
    8442:	f000 ffe1 	bl	9408 <assert_post_action>
#endif

	k_spinlock_key_t key = k_spin_lock(&timeout_lock);

	announce_remaining = ticks;
    8446:	4d51      	ldr	r5, [pc, #324]	; (858c <sys_clock_announce+0x184>)
    8448:	4e51      	ldr	r6, [pc, #324]	; (8590 <sys_clock_announce+0x188>)
	z_spin_lock_set_owner(l);
    844a:	484b      	ldr	r0, [pc, #300]	; (8578 <sys_clock_announce+0x170>)
	return list->head == list;
    844c:	f8df a14c 	ldr.w	sl, [pc, #332]	; 859c <sys_clock_announce+0x194>
    8450:	f7ff fdc8 	bl	7fe4 <z_spin_lock_set_owner>
    8454:	46b3      	mov	fp, r6
    8456:	602c      	str	r4, [r5, #0]
    8458:	e9d6 2300 	ldrd	r2, r3, [r6]
    845c:	f8d5 c000 	ldr.w	ip, [r5]
    8460:	f8da 4000 	ldr.w	r4, [sl]
    8464:	e9cd 2300 	strd	r2, r3, [sp]
    8468:	4662      	mov	r2, ip
    846a:	17d3      	asrs	r3, r2, #31
	return sys_dlist_is_empty(list) ? NULL : list->head;
    846c:	4554      	cmp	r4, sl
    846e:	46e0      	mov	r8, ip
    8470:	4699      	mov	r9, r3
    8472:	d00c      	beq.n	848e <sys_clock_announce+0x86>

	while (first() != NULL && first()->dticks <= announce_remaining) {
    8474:	b15c      	cbz	r4, 848e <sys_clock_announce+0x86>
    8476:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
    847a:	458c      	cmp	ip, r1
    847c:	eb79 0302 	sbcs.w	r3, r9, r2
    8480:	da2e      	bge.n	84e0 <sys_clock_announce+0xd8>
		t->fn(t);
		key = k_spin_lock(&timeout_lock);
	}

	if (first() != NULL) {
		first()->dticks -= announce_remaining;
    8482:	ebb1 000c 	subs.w	r0, r1, ip
    8486:	eb62 0109 	sbc.w	r1, r2, r9
    848a:	e9c4 0104 	strd	r0, r1, [r4, #16]
	}

	curr_tick += announce_remaining;
    848e:	9a00      	ldr	r2, [sp, #0]
    8490:	9901      	ldr	r1, [sp, #4]
    8492:	eb18 0202 	adds.w	r2, r8, r2
    8496:	464b      	mov	r3, r9
    8498:	eb43 0101 	adc.w	r1, r3, r1
	announce_remaining = 0;
    849c:	2400      	movs	r4, #0
	curr_tick += announce_remaining;
    849e:	e9cb 2100 	strd	r2, r1, [fp]
	announce_remaining = 0;
    84a2:	602c      	str	r4, [r5, #0]

	sys_clock_set_timeout(next_timeout(), false);
    84a4:	f7ff fdb0 	bl	8008 <next_timeout>
    84a8:	4621      	mov	r1, r4
    84aa:	f7fc f9a7 	bl	47fc <sys_clock_set_timeout>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    84ae:	4832      	ldr	r0, [pc, #200]	; (8578 <sys_clock_announce+0x170>)
    84b0:	f7ff fd88 	bl	7fc4 <z_spin_unlock_valid>
    84b4:	b968      	cbnz	r0, 84d2 <sys_clock_announce+0xca>
    84b6:	4a31      	ldr	r2, [pc, #196]	; (857c <sys_clock_announce+0x174>)
    84b8:	4936      	ldr	r1, [pc, #216]	; (8594 <sys_clock_announce+0x18c>)
    84ba:	4832      	ldr	r0, [pc, #200]	; (8584 <sys_clock_announce+0x17c>)
    84bc:	23ac      	movs	r3, #172	; 0xac
    84be:	f001 f992 	bl	97e6 <printk>
    84c2:	492d      	ldr	r1, [pc, #180]	; (8578 <sys_clock_announce+0x170>)
    84c4:	4834      	ldr	r0, [pc, #208]	; (8598 <sys_clock_announce+0x190>)
    84c6:	f001 f98e 	bl	97e6 <printk>
    84ca:	482c      	ldr	r0, [pc, #176]	; (857c <sys_clock_announce+0x174>)
    84cc:	21ac      	movs	r1, #172	; 0xac
    84ce:	f000 ff9b 	bl	9408 <assert_post_action>
	__asm__ volatile(
    84d2:	f387 8811 	msr	BASEPRI, r7
    84d6:	f3bf 8f6f 	isb	sy

	k_spin_unlock(&timeout_lock, key);
}
    84da:	b003      	add	sp, #12
    84dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		curr_tick += dt;
    84e0:	e9dd 8900 	ldrd	r8, r9, [sp]
		announce_remaining -= dt;
    84e4:	ebac 0001 	sub.w	r0, ip, r1
		curr_tick += dt;
    84e8:	eb18 0801 	adds.w	r8, r8, r1
		t->dticks = 0;
    84ec:	f04f 0200 	mov.w	r2, #0
    84f0:	f04f 0300 	mov.w	r3, #0
		curr_tick += dt;
    84f4:	eb49 79e1 	adc.w	r9, r9, r1, asr #31
		announce_remaining -= dt;
    84f8:	6028      	str	r0, [r5, #0]
		t->dticks = 0;
    84fa:	e9c4 2304 	strd	r2, r3, [r4, #16]
		remove_timeout(t);
    84fe:	4620      	mov	r0, r4
		curr_tick += dt;
    8500:	e9c6 8900 	strd	r8, r9, [r6]
		remove_timeout(t);
    8504:	f7ff fdac 	bl	8060 <remove_timeout>
    8508:	481b      	ldr	r0, [pc, #108]	; (8578 <sys_clock_announce+0x170>)
    850a:	f7ff fd5b 	bl	7fc4 <z_spin_unlock_valid>
    850e:	b968      	cbnz	r0, 852c <sys_clock_announce+0x124>
    8510:	4a1a      	ldr	r2, [pc, #104]	; (857c <sys_clock_announce+0x174>)
    8512:	4920      	ldr	r1, [pc, #128]	; (8594 <sys_clock_announce+0x18c>)
    8514:	481b      	ldr	r0, [pc, #108]	; (8584 <sys_clock_announce+0x17c>)
    8516:	23ac      	movs	r3, #172	; 0xac
    8518:	f001 f965 	bl	97e6 <printk>
    851c:	4916      	ldr	r1, [pc, #88]	; (8578 <sys_clock_announce+0x170>)
    851e:	481e      	ldr	r0, [pc, #120]	; (8598 <sys_clock_announce+0x190>)
    8520:	f001 f961 	bl	97e6 <printk>
    8524:	4815      	ldr	r0, [pc, #84]	; (857c <sys_clock_announce+0x174>)
    8526:	21ac      	movs	r1, #172	; 0xac
    8528:	f000 ff6e 	bl	9408 <assert_post_action>
    852c:	f387 8811 	msr	BASEPRI, r7
    8530:	f3bf 8f6f 	isb	sy
		t->fn(t);
    8534:	68a3      	ldr	r3, [r4, #8]
    8536:	4620      	mov	r0, r4
    8538:	4798      	blx	r3
	__asm__ volatile(
    853a:	f04f 0320 	mov.w	r3, #32
    853e:	f3ef 8711 	mrs	r7, BASEPRI
    8542:	f383 8812 	msr	BASEPRI_MAX, r3
    8546:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    854a:	480b      	ldr	r0, [pc, #44]	; (8578 <sys_clock_announce+0x170>)
    854c:	f7ff fd2c 	bl	7fa8 <z_spin_lock_valid>
    8550:	b968      	cbnz	r0, 856e <sys_clock_announce+0x166>
    8552:	4a0a      	ldr	r2, [pc, #40]	; (857c <sys_clock_announce+0x174>)
    8554:	490a      	ldr	r1, [pc, #40]	; (8580 <sys_clock_announce+0x178>)
    8556:	480b      	ldr	r0, [pc, #44]	; (8584 <sys_clock_announce+0x17c>)
    8558:	2381      	movs	r3, #129	; 0x81
    855a:	f001 f944 	bl	97e6 <printk>
    855e:	4906      	ldr	r1, [pc, #24]	; (8578 <sys_clock_announce+0x170>)
    8560:	4809      	ldr	r0, [pc, #36]	; (8588 <sys_clock_announce+0x180>)
    8562:	f001 f940 	bl	97e6 <printk>
    8566:	4805      	ldr	r0, [pc, #20]	; (857c <sys_clock_announce+0x174>)
    8568:	2181      	movs	r1, #129	; 0x81
    856a:	f000 ff4d 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    856e:	4802      	ldr	r0, [pc, #8]	; (8578 <sys_clock_announce+0x170>)
    8570:	f7ff fd38 	bl	7fe4 <z_spin_lock_set_owner>
	return k;
    8574:	e770      	b.n	8458 <sys_clock_announce+0x50>
    8576:	bf00      	nop
    8578:	20000cf8 	.word	0x20000cf8
    857c:	0000aa30 	.word	0x0000aa30
    8580:	0000aa82 	.word	0x0000aa82
    8584:	0000a76d 	.word	0x0000a76d
    8588:	0000aa97 	.word	0x0000aa97
    858c:	20000cf4 	.word	0x20000cf4
    8590:	200005b0 	.word	0x200005b0
    8594:	0000aa56 	.word	0x0000aa56
    8598:	0000aa6d 	.word	0x0000aa6d
    859c:	20000184 	.word	0x20000184

000085a0 <sys_clock_tick_get>:

int64_t sys_clock_tick_get(void)
{
    85a0:	b570      	push	{r4, r5, r6, lr}
    85a2:	f04f 0320 	mov.w	r3, #32
    85a6:	f3ef 8611 	mrs	r6, BASEPRI
    85aa:	f383 8812 	msr	BASEPRI_MAX, r3
    85ae:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    85b2:	481b      	ldr	r0, [pc, #108]	; (8620 <sys_clock_tick_get+0x80>)
    85b4:	f7ff fcf8 	bl	7fa8 <z_spin_lock_valid>
    85b8:	b968      	cbnz	r0, 85d6 <sys_clock_tick_get+0x36>
    85ba:	4a1a      	ldr	r2, [pc, #104]	; (8624 <sys_clock_tick_get+0x84>)
    85bc:	491a      	ldr	r1, [pc, #104]	; (8628 <sys_clock_tick_get+0x88>)
    85be:	481b      	ldr	r0, [pc, #108]	; (862c <sys_clock_tick_get+0x8c>)
    85c0:	2381      	movs	r3, #129	; 0x81
    85c2:	f001 f910 	bl	97e6 <printk>
    85c6:	4916      	ldr	r1, [pc, #88]	; (8620 <sys_clock_tick_get+0x80>)
    85c8:	4819      	ldr	r0, [pc, #100]	; (8630 <sys_clock_tick_get+0x90>)
    85ca:	f001 f90c 	bl	97e6 <printk>
    85ce:	4815      	ldr	r0, [pc, #84]	; (8624 <sys_clock_tick_get+0x84>)
    85d0:	2181      	movs	r1, #129	; 0x81
    85d2:	f000 ff19 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    85d6:	4812      	ldr	r0, [pc, #72]	; (8620 <sys_clock_tick_get+0x80>)
    85d8:	f7ff fd04 	bl	7fe4 <z_spin_lock_set_owner>
	uint64_t t = 0U;

	LOCKED(&timeout_lock) {
		t = curr_tick + sys_clock_elapsed();
    85dc:	f7fc f93e 	bl	485c <sys_clock_elapsed>
    85e0:	4b14      	ldr	r3, [pc, #80]	; (8634 <sys_clock_tick_get+0x94>)
    85e2:	e9d3 4500 	ldrd	r4, r5, [r3]
    85e6:	1824      	adds	r4, r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    85e8:	480d      	ldr	r0, [pc, #52]	; (8620 <sys_clock_tick_get+0x80>)
    85ea:	f145 0500 	adc.w	r5, r5, #0
    85ee:	f7ff fce9 	bl	7fc4 <z_spin_unlock_valid>
    85f2:	b968      	cbnz	r0, 8610 <sys_clock_tick_get+0x70>
    85f4:	4a0b      	ldr	r2, [pc, #44]	; (8624 <sys_clock_tick_get+0x84>)
    85f6:	4910      	ldr	r1, [pc, #64]	; (8638 <sys_clock_tick_get+0x98>)
    85f8:	480c      	ldr	r0, [pc, #48]	; (862c <sys_clock_tick_get+0x8c>)
    85fa:	23ac      	movs	r3, #172	; 0xac
    85fc:	f001 f8f3 	bl	97e6 <printk>
    8600:	4907      	ldr	r1, [pc, #28]	; (8620 <sys_clock_tick_get+0x80>)
    8602:	480e      	ldr	r0, [pc, #56]	; (863c <sys_clock_tick_get+0x9c>)
    8604:	f001 f8ef 	bl	97e6 <printk>
    8608:	4806      	ldr	r0, [pc, #24]	; (8624 <sys_clock_tick_get+0x84>)
    860a:	21ac      	movs	r1, #172	; 0xac
    860c:	f000 fefc 	bl	9408 <assert_post_action>
	__asm__ volatile(
    8610:	f386 8811 	msr	BASEPRI, r6
    8614:	f3bf 8f6f 	isb	sy
	}
	return t;
}
    8618:	4620      	mov	r0, r4
    861a:	4629      	mov	r1, r5
    861c:	bd70      	pop	{r4, r5, r6, pc}
    861e:	bf00      	nop
    8620:	20000cf8 	.word	0x20000cf8
    8624:	0000aa30 	.word	0x0000aa30
    8628:	0000aa82 	.word	0x0000aa82
    862c:	0000a76d 	.word	0x0000a76d
    8630:	0000aa97 	.word	0x0000aa97
    8634:	200005b0 	.word	0x200005b0
    8638:	0000aa56 	.word	0x0000aa56
    863c:	0000aa6d 	.word	0x0000aa6d

00008640 <z_timer_expiration_handler>:
 * @param t  Timeout used by the timer.
 *
 * @return N/A
 */
void z_timer_expiration_handler(struct _timeout *t)
{
    8640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8642:	4604      	mov	r4, r0
	__asm__ volatile(
    8644:	f04f 0320 	mov.w	r3, #32
    8648:	f3ef 8511 	mrs	r5, BASEPRI
    864c:	f383 8812 	msr	BASEPRI_MAX, r3
    8650:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8654:	484c      	ldr	r0, [pc, #304]	; (8788 <z_timer_expiration_handler+0x148>)
    8656:	f7ff fca7 	bl	7fa8 <z_spin_lock_valid>
    865a:	b968      	cbnz	r0, 8678 <z_timer_expiration_handler+0x38>
    865c:	4a4b      	ldr	r2, [pc, #300]	; (878c <z_timer_expiration_handler+0x14c>)
    865e:	494c      	ldr	r1, [pc, #304]	; (8790 <z_timer_expiration_handler+0x150>)
    8660:	484c      	ldr	r0, [pc, #304]	; (8794 <z_timer_expiration_handler+0x154>)
    8662:	2381      	movs	r3, #129	; 0x81
    8664:	f001 f8bf 	bl	97e6 <printk>
    8668:	4947      	ldr	r1, [pc, #284]	; (8788 <z_timer_expiration_handler+0x148>)
    866a:	484b      	ldr	r0, [pc, #300]	; (8798 <z_timer_expiration_handler+0x158>)
    866c:	f001 f8bb 	bl	97e6 <printk>
    8670:	4846      	ldr	r0, [pc, #280]	; (878c <z_timer_expiration_handler+0x14c>)
    8672:	2181      	movs	r1, #129	; 0x81
    8674:	f000 fec8 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    8678:	4843      	ldr	r0, [pc, #268]	; (8788 <z_timer_expiration_handler+0x148>)
    867a:	f7ff fcb3 	bl	7fe4 <z_spin_lock_set_owner>

	/*
	 * if the timer is periodic, start it again; don't add _TICK_ALIGN
	 * since we're already aligned to a tick boundary
	 */
	if (!K_TIMEOUT_EQ(timer->period, K_NO_WAIT) &&
    867e:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
    8682:	1c56      	adds	r6, r2, #1
    8684:	f143 0700 	adc.w	r7, r3, #0
    8688:	2f00      	cmp	r7, #0
    868a:	bf08      	it	eq
    868c:	2e02      	cmpeq	r6, #2
    868e:	d303      	bcc.n	8698 <z_timer_expiration_handler+0x58>
	    !K_TIMEOUT_EQ(timer->period, K_FOREVER)) {
		z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    8690:	4942      	ldr	r1, [pc, #264]	; (879c <z_timer_expiration_handler+0x15c>)
    8692:	4620      	mov	r0, r4
    8694:	f7ff fcfe 	bl	8094 <z_add_timeout>
			     timer->period);
	}

	/* update timer's status */
	timer->status += 1U;
    8698:	6b23      	ldr	r3, [r4, #48]	; 0x30
    869a:	3301      	adds	r3, #1
    869c:	6323      	str	r3, [r4, #48]	; 0x30

	/* invoke timer expiry function */
	if (timer->expiry_fn != NULL) {
    869e:	6a23      	ldr	r3, [r4, #32]
    86a0:	2b00      	cmp	r3, #0
    86a2:	d035      	beq.n	8710 <z_timer_expiration_handler+0xd0>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    86a4:	4838      	ldr	r0, [pc, #224]	; (8788 <z_timer_expiration_handler+0x148>)
    86a6:	f7ff fc8d 	bl	7fc4 <z_spin_unlock_valid>
    86aa:	b968      	cbnz	r0, 86c8 <z_timer_expiration_handler+0x88>
    86ac:	4a37      	ldr	r2, [pc, #220]	; (878c <z_timer_expiration_handler+0x14c>)
    86ae:	493c      	ldr	r1, [pc, #240]	; (87a0 <z_timer_expiration_handler+0x160>)
    86b0:	4838      	ldr	r0, [pc, #224]	; (8794 <z_timer_expiration_handler+0x154>)
    86b2:	23ac      	movs	r3, #172	; 0xac
    86b4:	f001 f897 	bl	97e6 <printk>
    86b8:	4933      	ldr	r1, [pc, #204]	; (8788 <z_timer_expiration_handler+0x148>)
    86ba:	483a      	ldr	r0, [pc, #232]	; (87a4 <z_timer_expiration_handler+0x164>)
    86bc:	f001 f893 	bl	97e6 <printk>
    86c0:	4832      	ldr	r0, [pc, #200]	; (878c <z_timer_expiration_handler+0x14c>)
    86c2:	21ac      	movs	r1, #172	; 0xac
    86c4:	f000 fea0 	bl	9408 <assert_post_action>
	__asm__ volatile(
    86c8:	f385 8811 	msr	BASEPRI, r5
    86cc:	f3bf 8f6f 	isb	sy
		/* Unlock for user handler. */
		k_spin_unlock(&lock, key);
		timer->expiry_fn(timer);
    86d0:	6a23      	ldr	r3, [r4, #32]
    86d2:	4620      	mov	r0, r4
    86d4:	4798      	blx	r3
	__asm__ volatile(
    86d6:	f04f 0320 	mov.w	r3, #32
    86da:	f3ef 8511 	mrs	r5, BASEPRI
    86de:	f383 8812 	msr	BASEPRI_MAX, r3
    86e2:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    86e6:	4828      	ldr	r0, [pc, #160]	; (8788 <z_timer_expiration_handler+0x148>)
    86e8:	f7ff fc5e 	bl	7fa8 <z_spin_lock_valid>
    86ec:	b968      	cbnz	r0, 870a <z_timer_expiration_handler+0xca>
    86ee:	4a27      	ldr	r2, [pc, #156]	; (878c <z_timer_expiration_handler+0x14c>)
    86f0:	4927      	ldr	r1, [pc, #156]	; (8790 <z_timer_expiration_handler+0x150>)
    86f2:	4828      	ldr	r0, [pc, #160]	; (8794 <z_timer_expiration_handler+0x154>)
    86f4:	2381      	movs	r3, #129	; 0x81
    86f6:	f001 f876 	bl	97e6 <printk>
    86fa:	4923      	ldr	r1, [pc, #140]	; (8788 <z_timer_expiration_handler+0x148>)
    86fc:	4826      	ldr	r0, [pc, #152]	; (8798 <z_timer_expiration_handler+0x158>)
    86fe:	f001 f872 	bl	97e6 <printk>
    8702:	4822      	ldr	r0, [pc, #136]	; (878c <z_timer_expiration_handler+0x14c>)
    8704:	2181      	movs	r1, #129	; 0x81
    8706:	f000 fe7f 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    870a:	481f      	ldr	r0, [pc, #124]	; (8788 <z_timer_expiration_handler+0x148>)
    870c:	f7ff fc6a 	bl	7fe4 <z_spin_lock_set_owner>
	return list->head == list;
    8710:	f854 6f18 	ldr.w	r6, [r4, #24]!
	return sys_dlist_is_empty(list) ? NULL : list->head;
    8714:	42a6      	cmp	r6, r4
    8716:	d000      	beq.n	871a <z_timer_expiration_handler+0xda>
		return;
	}

	thread = z_waitq_head(&timer->wait_q);

	if (thread == NULL) {
    8718:	b9b6      	cbnz	r6, 8748 <z_timer_expiration_handler+0x108>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    871a:	481b      	ldr	r0, [pc, #108]	; (8788 <z_timer_expiration_handler+0x148>)
    871c:	f7ff fc52 	bl	7fc4 <z_spin_unlock_valid>
    8720:	b968      	cbnz	r0, 873e <z_timer_expiration_handler+0xfe>
    8722:	4a1a      	ldr	r2, [pc, #104]	; (878c <z_timer_expiration_handler+0x14c>)
    8724:	491e      	ldr	r1, [pc, #120]	; (87a0 <z_timer_expiration_handler+0x160>)
    8726:	481b      	ldr	r0, [pc, #108]	; (8794 <z_timer_expiration_handler+0x154>)
    8728:	23ac      	movs	r3, #172	; 0xac
    872a:	f001 f85c 	bl	97e6 <printk>
    872e:	4916      	ldr	r1, [pc, #88]	; (8788 <z_timer_expiration_handler+0x148>)
    8730:	481c      	ldr	r0, [pc, #112]	; (87a4 <z_timer_expiration_handler+0x164>)
    8732:	f001 f858 	bl	97e6 <printk>
    8736:	4815      	ldr	r0, [pc, #84]	; (878c <z_timer_expiration_handler+0x14c>)
    8738:	21ac      	movs	r1, #172	; 0xac
    873a:	f000 fe65 	bl	9408 <assert_post_action>
	__asm__ volatile(
    873e:	f385 8811 	msr	BASEPRI, r5
    8742:	f3bf 8f6f 	isb	sy
	arch_thread_return_value_set(thread, 0);

	k_spin_unlock(&lock, key);

	z_ready_thread(thread);
}
    8746:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	z_unpend_thread_no_timeout(thread);
    8748:	4630      	mov	r0, r6
    874a:	f7fe f851 	bl	67f0 <z_unpend_thread_no_timeout>
    874e:	2300      	movs	r3, #0
    8750:	480d      	ldr	r0, [pc, #52]	; (8788 <z_timer_expiration_handler+0x148>)
    8752:	67f3      	str	r3, [r6, #124]	; 0x7c
    8754:	f7ff fc36 	bl	7fc4 <z_spin_unlock_valid>
    8758:	b968      	cbnz	r0, 8776 <z_timer_expiration_handler+0x136>
    875a:	4a0c      	ldr	r2, [pc, #48]	; (878c <z_timer_expiration_handler+0x14c>)
    875c:	4910      	ldr	r1, [pc, #64]	; (87a0 <z_timer_expiration_handler+0x160>)
    875e:	480d      	ldr	r0, [pc, #52]	; (8794 <z_timer_expiration_handler+0x154>)
    8760:	23ac      	movs	r3, #172	; 0xac
    8762:	f001 f840 	bl	97e6 <printk>
    8766:	4908      	ldr	r1, [pc, #32]	; (8788 <z_timer_expiration_handler+0x148>)
    8768:	480e      	ldr	r0, [pc, #56]	; (87a4 <z_timer_expiration_handler+0x164>)
    876a:	f001 f83c 	bl	97e6 <printk>
    876e:	4807      	ldr	r0, [pc, #28]	; (878c <z_timer_expiration_handler+0x14c>)
    8770:	21ac      	movs	r1, #172	; 0xac
    8772:	f000 fe49 	bl	9408 <assert_post_action>
    8776:	f385 8811 	msr	BASEPRI, r5
    877a:	f3bf 8f6f 	isb	sy
	z_ready_thread(thread);
    877e:	4630      	mov	r0, r6
}
    8780:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	z_ready_thread(thread);
    8784:	f7fe bb1c 	b.w	6dc0 <z_ready_thread>
    8788:	20000cfc 	.word	0x20000cfc
    878c:	0000aa30 	.word	0x0000aa30
    8790:	0000aa82 	.word	0x0000aa82
    8794:	0000a76d 	.word	0x0000a76d
    8798:	0000aa97 	.word	0x0000aa97
    879c:	00008641 	.word	0x00008641
    87a0:	0000aa56 	.word	0x0000aa56
    87a4:	0000aa6d 	.word	0x0000aa6d

000087a8 <z_impl_k_timer_start>:
}


void z_impl_k_timer_start(struct k_timer *timer, k_timeout_t duration,
			  k_timeout_t period)
{
    87a8:	e92d 4f73 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, lr}
    87ac:	4619      	mov	r1, r3
    87ae:	4606      	mov	r6, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, start, timer);

	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    87b0:	1c4c      	adds	r4, r1, #1
{
    87b2:	4610      	mov	r0, r2
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    87b4:	bf08      	it	eq
    87b6:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    87ba:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
    87be:	4680      	mov	r8, r0
    87c0:	4689      	mov	r9, r1
	if (K_TIMEOUT_EQ(duration, K_FOREVER)) {
    87c2:	d04c      	beq.n	885e <z_impl_k_timer_start+0xb6>
    87c4:	461d      	mov	r5, r3
	 * for backwards compatibility.  This is unfortunate
	 * (i.e. k_timer_start() doesn't treat its initial sleep
	 * argument the same way k_sleep() does), but historical.  The
	 * timer_api test relies on this behavior.
	 */
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    87c6:	1c6b      	adds	r3, r5, #1
    87c8:	bf08      	it	eq
    87ca:	f1b2 3fff 	cmpeq.w	r2, #4294967295
    87ce:	4614      	mov	r4, r2
    87d0:	d019      	beq.n	8806 <z_impl_k_timer_start+0x5e>
    87d2:	ea54 0305 	orrs.w	r3, r4, r5
    87d6:	d016      	beq.n	8806 <z_impl_k_timer_start+0x5e>
	    Z_TICK_ABS(period.ticks) < 0) {
    87d8:	f06f 0301 	mvn.w	r3, #1
    87dc:	ebb3 0a02 	subs.w	sl, r3, r2
    87e0:	f04f 33ff 	mov.w	r3, #4294967295
    87e4:	eb63 0b05 	sbc.w	fp, r3, r5
	if (!K_TIMEOUT_EQ(period, K_FOREVER) && period.ticks != 0 &&
    87e8:	f1ba 0f00 	cmp.w	sl, #0
    87ec:	f17b 0300 	sbcs.w	r3, fp, #0
    87f0:	da09      	bge.n	8806 <z_impl_k_timer_start+0x5e>
		period.ticks = MAX(period.ticks - 1, 1);
    87f2:	f112 34ff 	adds.w	r4, r2, #4294967295
    87f6:	f145 35ff 	adc.w	r5, r5, #4294967295
    87fa:	2c01      	cmp	r4, #1
    87fc:	f175 0300 	sbcs.w	r3, r5, #0
    8800:	bfbc      	itt	lt
    8802:	2401      	movlt	r4, #1
    8804:	2500      	movlt	r5, #0
	}
	if (Z_TICK_ABS(duration.ticks) < 0) {
    8806:	f06f 0301 	mvn.w	r3, #1
    880a:	1a1b      	subs	r3, r3, r0
    880c:	9300      	str	r3, [sp, #0]
    880e:	f04f 33ff 	mov.w	r3, #4294967295
    8812:	eb63 0301 	sbc.w	r3, r3, r1
    8816:	9301      	str	r3, [sp, #4]
    8818:	e9dd 2300 	ldrd	r2, r3, [sp]
    881c:	2a00      	cmp	r2, #0
    881e:	f173 0300 	sbcs.w	r3, r3, #0
    8822:	da0c      	bge.n	883e <z_impl_k_timer_start+0x96>
		duration.ticks = MAX(duration.ticks - 1, 0);
    8824:	f110 38ff 	adds.w	r8, r0, #4294967295
    8828:	f141 39ff 	adc.w	r9, r1, #4294967295
    882c:	f1b8 0f00 	cmp.w	r8, #0
    8830:	f179 0300 	sbcs.w	r3, r9, #0
    8834:	bfbc      	itt	lt
    8836:	f04f 0800 	movlt.w	r8, #0
    883a:	f04f 0900 	movlt.w	r9, #0
	}

	(void)z_abort_timeout(&timer->timeout);
    883e:	4630      	mov	r0, r6
    8840:	f7ff fcfc 	bl	823c <z_abort_timeout>
	timer->period = period;
	timer->status = 0U;
    8844:	2300      	movs	r3, #0

	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    8846:	4907      	ldr	r1, [pc, #28]	; (8864 <z_impl_k_timer_start+0xbc>)
	timer->status = 0U;
    8848:	6333      	str	r3, [r6, #48]	; 0x30
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    884a:	4642      	mov	r2, r8
    884c:	464b      	mov	r3, r9
    884e:	4630      	mov	r0, r6
	timer->period = period;
    8850:	e9c6 450a 	strd	r4, r5, [r6, #40]	; 0x28
		     duration);
}
    8854:	b002      	add	sp, #8
    8856:	e8bd 4f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
	z_add_timeout(&timer->timeout, z_timer_expiration_handler,
    885a:	f7ff bc1b 	b.w	8094 <z_add_timeout>
}
    885e:	b002      	add	sp, #8
    8860:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}
    8864:	00008641 	.word	0x00008641

00008868 <work_queue_main>:
/* Loop executed by a work queue thread.
 *
 * @param workq_ptr pointer to the work queue structure
 */
static void work_queue_main(void *workq_ptr, void *p2, void *p3)
{
    8868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    886c:	4e7e      	ldr	r6, [pc, #504]	; (8a68 <work_queue_main+0x200>)
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    886e:	4f7f      	ldr	r7, [pc, #508]	; (8a6c <work_queue_main+0x204>)
{
    8870:	b085      	sub	sp, #20
    8872:	4604      	mov	r4, r0
	__asm__ volatile(
    8874:	f04f 0320 	mov.w	r3, #32
    8878:	f3ef 8811 	mrs	r8, BASEPRI
    887c:	f383 8812 	msr	BASEPRI_MAX, r3
    8880:	f3bf 8f6f 	isb	sy
    8884:	4630      	mov	r0, r6
    8886:	f7ff fb8f 	bl	7fa8 <z_spin_lock_valid>
    888a:	b968      	cbnz	r0, 88a8 <work_queue_main+0x40>
    888c:	4a78      	ldr	r2, [pc, #480]	; (8a70 <work_queue_main+0x208>)
    888e:	4979      	ldr	r1, [pc, #484]	; (8a74 <work_queue_main+0x20c>)
    8890:	4879      	ldr	r0, [pc, #484]	; (8a78 <work_queue_main+0x210>)
    8892:	2381      	movs	r3, #129	; 0x81
    8894:	f000 ffa7 	bl	97e6 <printk>
    8898:	4878      	ldr	r0, [pc, #480]	; (8a7c <work_queue_main+0x214>)
    889a:	4631      	mov	r1, r6
    889c:	f000 ffa3 	bl	97e6 <printk>
    88a0:	4873      	ldr	r0, [pc, #460]	; (8a70 <work_queue_main+0x208>)
    88a2:	2181      	movs	r1, #129	; 0x81
    88a4:	f000 fdb0 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    88a8:	4630      	mov	r0, r6
    88aa:	f7ff fb9b 	bl	7fe4 <z_spin_lock_set_owner>
Z_GENLIST_IS_EMPTY(slist)
    88ae:	f8d4 5080 	ldr.w	r5, [r4, #128]	; 0x80
	return list->head;
    88b2:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
Z_GENLIST_GET(slist, snode)
    88b6:	b9ad      	cbnz	r5, 88e4 <work_queue_main+0x7c>
	*flagp &= ~BIT(bit);
    88b8:	f023 0204 	bic.w	r2, r3, #4
			 * which should never happen, even line 'if (work != NULL)'
			 * ensures that.
			 * This means that if node is not NULL, then work will not be NULL.
			 */
			handler = work->handler;
		} else if (flag_test_and_clear(&queue->flags,
    88bc:	0758      	lsls	r0, r3, #29
	*flagp &= ~BIT(bit);
    88be:	f8c4 2098 	str.w	r2, [r4, #152]	; 0x98
		} else if (flag_test_and_clear(&queue->flags,
    88c2:	f100 8092 	bmi.w	89ea <work_queue_main+0x182>
			 * the lock, and we didn't find work nor got asked to
			 * stop.  Just go to sleep: when something happens the
			 * work thread will be woken and we can check again.
			 */

			(void)z_sched_wait(&lock, key, &queue->notifyq,
    88c6:	2300      	movs	r3, #0
    88c8:	9302      	str	r3, [sp, #8]
    88ca:	f04f 32ff 	mov.w	r2, #4294967295
    88ce:	f04f 33ff 	mov.w	r3, #4294967295
    88d2:	e9cd 2300 	strd	r2, r3, [sp]
    88d6:	4641      	mov	r1, r8
    88d8:	f104 0288 	add.w	r2, r4, #136	; 0x88
    88dc:	4630      	mov	r0, r6
    88de:	f7ff f927 	bl	7b30 <z_sched_wait>
					   K_FOREVER, NULL);
			continue;
    88e2:	e7c7      	b.n	8874 <work_queue_main+0xc>
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    88e4:	f8d4 1084 	ldr.w	r1, [r4, #132]	; 0x84
    88e8:	682a      	ldr	r2, [r5, #0]
	list->head = node;
    88ea:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
Z_GENLIST_GET_NOT_EMPTY(slist, snode)
    88ee:	428d      	cmp	r5, r1
    88f0:	d101      	bne.n	88f6 <work_queue_main+0x8e>
	list->tail = node;
    88f2:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
	*flagp |= BIT(bit);
    88f6:	f043 0302 	orr.w	r3, r3, #2
    88fa:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	*flagp &= ~BIT(bit);
    88fe:	68eb      	ldr	r3, [r5, #12]
			handler = work->handler;
    8900:	f8d5 9004 	ldr.w	r9, [r5, #4]
	*flagp &= ~BIT(bit);
    8904:	f023 0304 	bic.w	r3, r3, #4
    8908:	f043 0301 	orr.w	r3, r3, #1
    890c:	60eb      	str	r3, [r5, #12]
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    890e:	4630      	mov	r0, r6
    8910:	f7ff fb58 	bl	7fc4 <z_spin_unlock_valid>
    8914:	b968      	cbnz	r0, 8932 <work_queue_main+0xca>
    8916:	4a56      	ldr	r2, [pc, #344]	; (8a70 <work_queue_main+0x208>)
    8918:	4959      	ldr	r1, [pc, #356]	; (8a80 <work_queue_main+0x218>)
    891a:	4857      	ldr	r0, [pc, #348]	; (8a78 <work_queue_main+0x210>)
    891c:	23ac      	movs	r3, #172	; 0xac
    891e:	f000 ff62 	bl	97e6 <printk>
    8922:	4858      	ldr	r0, [pc, #352]	; (8a84 <work_queue_main+0x21c>)
    8924:	4631      	mov	r1, r6
    8926:	f000 ff5e 	bl	97e6 <printk>
    892a:	4851      	ldr	r0, [pc, #324]	; (8a70 <work_queue_main+0x208>)
    892c:	21ac      	movs	r1, #172	; 0xac
    892e:	f000 fd6b 	bl	9408 <assert_post_action>
	__asm__ volatile(
    8932:	f388 8811 	msr	BASEPRI, r8
    8936:	f3bf 8f6f 	isb	sy
		}

		k_spin_unlock(&lock, key);

		__ASSERT_NO_MSG(handler != NULL);
    893a:	f1b9 0f00 	cmp.w	r9, #0
    893e:	d10b      	bne.n	8958 <work_queue_main+0xf0>
    8940:	4951      	ldr	r1, [pc, #324]	; (8a88 <work_queue_main+0x220>)
    8942:	484d      	ldr	r0, [pc, #308]	; (8a78 <work_queue_main+0x210>)
    8944:	4a51      	ldr	r2, [pc, #324]	; (8a8c <work_queue_main+0x224>)
    8946:	f44f 7322 	mov.w	r3, #648	; 0x288
    894a:	f000 ff4c 	bl	97e6 <printk>
    894e:	484f      	ldr	r0, [pc, #316]	; (8a8c <work_queue_main+0x224>)
    8950:	f44f 7122 	mov.w	r1, #648	; 0x288
    8954:	f000 fd58 	bl	9408 <assert_post_action>
		handler(work);
    8958:	4628      	mov	r0, r5
    895a:	47c8      	blx	r9
	__asm__ volatile(
    895c:	f04f 0320 	mov.w	r3, #32
    8960:	f3ef 8a11 	mrs	sl, BASEPRI
    8964:	f383 8812 	msr	BASEPRI_MAX, r3
    8968:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    896c:	4630      	mov	r0, r6
    896e:	f7ff fb1b 	bl	7fa8 <z_spin_lock_valid>
    8972:	b968      	cbnz	r0, 8990 <work_queue_main+0x128>
    8974:	4a3e      	ldr	r2, [pc, #248]	; (8a70 <work_queue_main+0x208>)
    8976:	493f      	ldr	r1, [pc, #252]	; (8a74 <work_queue_main+0x20c>)
    8978:	483f      	ldr	r0, [pc, #252]	; (8a78 <work_queue_main+0x210>)
    897a:	2381      	movs	r3, #129	; 0x81
    897c:	f000 ff33 	bl	97e6 <printk>
    8980:	483e      	ldr	r0, [pc, #248]	; (8a7c <work_queue_main+0x214>)
    8982:	4631      	mov	r1, r6
    8984:	f000 ff2f 	bl	97e6 <printk>
    8988:	4839      	ldr	r0, [pc, #228]	; (8a70 <work_queue_main+0x208>)
    898a:	2181      	movs	r1, #129	; 0x81
    898c:	f000 fd3c 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    8990:	4630      	mov	r0, r6
    8992:	f7ff fb27 	bl	7fe4 <z_spin_lock_set_owner>
	*flagp &= ~BIT(bit);
    8996:	68eb      	ldr	r3, [r5, #12]
		 * starving other threads.
		 */
		key = k_spin_lock(&lock);

		flag_clear(&work->flags, K_WORK_RUNNING_BIT);
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    8998:	0799      	lsls	r1, r3, #30
	*flagp &= ~BIT(bit);
    899a:	f023 0201 	bic.w	r2, r3, #1
		if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    899e:	d42e      	bmi.n	89fe <work_queue_main+0x196>
	*flagp &= ~BIT(bit);
    89a0:	60ea      	str	r2, [r5, #12]
    89a2:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
    89a6:	f023 0302 	bic.w	r3, r3, #2
    89aa:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    89ae:	4630      	mov	r0, r6
	return (*flagp & BIT(bit)) != 0U;
    89b0:	f3c3 2500 	ubfx	r5, r3, #8, #1
    89b4:	f7ff fb06 	bl	7fc4 <z_spin_unlock_valid>
    89b8:	b968      	cbnz	r0, 89d6 <work_queue_main+0x16e>
    89ba:	4a2d      	ldr	r2, [pc, #180]	; (8a70 <work_queue_main+0x208>)
    89bc:	4930      	ldr	r1, [pc, #192]	; (8a80 <work_queue_main+0x218>)
    89be:	482e      	ldr	r0, [pc, #184]	; (8a78 <work_queue_main+0x210>)
    89c0:	23ac      	movs	r3, #172	; 0xac
    89c2:	f000 ff10 	bl	97e6 <printk>
    89c6:	482f      	ldr	r0, [pc, #188]	; (8a84 <work_queue_main+0x21c>)
    89c8:	4631      	mov	r1, r6
    89ca:	f000 ff0c 	bl	97e6 <printk>
    89ce:	4828      	ldr	r0, [pc, #160]	; (8a70 <work_queue_main+0x208>)
    89d0:	21ac      	movs	r1, #172	; 0xac
    89d2:	f000 fd19 	bl	9408 <assert_post_action>
	__asm__ volatile(
    89d6:	f38a 8811 	msr	BASEPRI, sl
    89da:	f3bf 8f6f 	isb	sy
		k_spin_unlock(&lock, key);

		/* Optionally yield to prevent the work queue from
		 * starving other threads.
		 */
		if (yield) {
    89de:	2d00      	cmp	r5, #0
    89e0:	f47f af48 	bne.w	8874 <work_queue_main+0xc>
	z_impl_k_yield();
    89e4:	f7fe fdf8 	bl	75d8 <z_impl_k_yield>
}
    89e8:	e744      	b.n	8874 <work_queue_main+0xc>
			(void)z_sched_wake_all(&queue->drainq, 1, NULL);
    89ea:	f104 0590 	add.w	r5, r4, #144	; 0x90
static inline bool z_sched_wake_all(_wait_q_t *wait_q, int swap_retval,
				    void *swap_data)
{
	bool woken = false;

	while (z_sched_wake(wait_q, swap_retval, swap_data)) {
    89ee:	2200      	movs	r2, #0
    89f0:	2101      	movs	r1, #1
    89f2:	4628      	mov	r0, r5
    89f4:	f7ff f844 	bl	7a80 <z_sched_wake>
    89f8:	2800      	cmp	r0, #0
    89fa:	d1f8      	bne.n	89ee <work_queue_main+0x186>
    89fc:	e763      	b.n	88c6 <work_queue_main+0x5e>
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    89fe:	6838      	ldr	r0, [r7, #0]
	*flagp &= ~BIT(bit);
    8a00:	f023 0303 	bic.w	r3, r3, #3
    8a04:	60eb      	str	r3, [r5, #12]
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    8a06:	2800      	cmp	r0, #0
    8a08:	d0cb      	beq.n	89a2 <work_queue_main+0x13a>
	return node->next;
    8a0a:	6803      	ldr	r3, [r0, #0]
    8a0c:	2b00      	cmp	r3, #0
    8a0e:	bf38      	it	cc
    8a10:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    8a12:	f04f 0900 	mov.w	r9, #0
    8a16:	4698      	mov	r8, r3
	parent->next = child;
    8a18:	46cb      	mov	fp, r9
		if (wc->work == work) {
    8a1a:	6843      	ldr	r3, [r0, #4]
    8a1c:	429d      	cmp	r5, r3
    8a1e:	4602      	mov	r2, r0
    8a20:	d10d      	bne.n	8a3e <work_queue_main+0x1d6>
Z_GENLIST_REMOVE(slist, snode)
    8a22:	6802      	ldr	r2, [r0, #0]
    8a24:	f1b9 0f00 	cmp.w	r9, #0
    8a28:	d115      	bne.n	8a56 <work_queue_main+0x1ee>
    8a2a:	687b      	ldr	r3, [r7, #4]
	list->head = node;
    8a2c:	603a      	str	r2, [r7, #0]
Z_GENLIST_REMOVE(slist, snode)
    8a2e:	4283      	cmp	r3, r0
    8a30:	d100      	bne.n	8a34 <work_queue_main+0x1cc>
	list->tail = node;
    8a32:	607a      	str	r2, [r7, #4]
	parent->next = child;
    8a34:	f840 bb08 	str.w	fp, [r0], #8
	z_impl_k_sem_give(sem);
    8a38:	f7ff f88c 	bl	7b54 <z_impl_k_sem_give>
}
    8a3c:	464a      	mov	r2, r9
	SYS_SLIST_FOR_EACH_CONTAINER_SAFE(&pending_cancels, wc, tmp, node) {
    8a3e:	f1b8 0f00 	cmp.w	r8, #0
    8a42:	d0ae      	beq.n	89a2 <work_queue_main+0x13a>
	return node->next;
    8a44:	f8d8 3000 	ldr.w	r3, [r8]
    8a48:	2b00      	cmp	r3, #0
    8a4a:	bf38      	it	cc
    8a4c:	2300      	movcc	r3, #0
Z_GENLIST_PEEK_NEXT_NO_CHECK(slist, snode)
    8a4e:	4640      	mov	r0, r8
    8a50:	4691      	mov	r9, r2
    8a52:	4698      	mov	r8, r3
    8a54:	e7e1      	b.n	8a1a <work_queue_main+0x1b2>
	parent->next = child;
    8a56:	f8c9 2000 	str.w	r2, [r9]
Z_GENLIST_REMOVE(slist, snode)
    8a5a:	687b      	ldr	r3, [r7, #4]
    8a5c:	4283      	cmp	r3, r0
	list->tail = node;
    8a5e:	bf08      	it	eq
    8a60:	f8c7 9004 	streq.w	r9, [r7, #4]
}
    8a64:	e7e6      	b.n	8a34 <work_queue_main+0x1cc>
    8a66:	bf00      	nop
    8a68:	20000d00 	.word	0x20000d00
    8a6c:	20000d04 	.word	0x20000d04
    8a70:	0000aa30 	.word	0x0000aa30
    8a74:	0000aa82 	.word	0x0000aa82
    8a78:	0000a76d 	.word	0x0000a76d
    8a7c:	0000aa97 	.word	0x0000aa97
    8a80:	0000aa56 	.word	0x0000aa56
    8a84:	0000aa6d 	.word	0x0000aa6d
    8a88:	0000b8d0 	.word	0x0000b8d0
    8a8c:	0000b8af 	.word	0x0000b8af

00008a90 <submit_to_queue_locked>:
{
    8a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    8a92:	68c3      	ldr	r3, [r0, #12]
    8a94:	079a      	lsls	r2, r3, #30
{
    8a96:	4604      	mov	r4, r0
    8a98:	460e      	mov	r6, r1
	if (flag_test(&work->flags, K_WORK_CANCELING_BIT)) {
    8a9a:	f3c3 0540 	ubfx	r5, r3, #1, #1
    8a9e:	d42b      	bmi.n	8af8 <submit_to_queue_locked+0x68>
	} else if (!flag_test(&work->flags, K_WORK_QUEUED_BIT)) {
    8aa0:	075f      	lsls	r7, r3, #29
    8aa2:	d42b      	bmi.n	8afc <submit_to_queue_locked+0x6c>
		if (*queuep == NULL) {
    8aa4:	680a      	ldr	r2, [r1, #0]
    8aa6:	b90a      	cbnz	r2, 8aac <submit_to_queue_locked+0x1c>
			*queuep = work->queue;
    8aa8:	6882      	ldr	r2, [r0, #8]
    8aaa:	600a      	str	r2, [r1, #0]
		if (flag_test(&work->flags, K_WORK_RUNNING_BIT)) {
    8aac:	07d8      	lsls	r0, r3, #31
    8aae:	d528      	bpl.n	8b02 <submit_to_queue_locked+0x72>
			__ASSERT_NO_MSG(work->queue != NULL);
    8ab0:	68a3      	ldr	r3, [r4, #8]
    8ab2:	b95b      	cbnz	r3, 8acc <submit_to_queue_locked+0x3c>
    8ab4:	4924      	ldr	r1, [pc, #144]	; (8b48 <submit_to_queue_locked+0xb8>)
    8ab6:	4825      	ldr	r0, [pc, #148]	; (8b4c <submit_to_queue_locked+0xbc>)
    8ab8:	4a25      	ldr	r2, [pc, #148]	; (8b50 <submit_to_queue_locked+0xc0>)
    8aba:	f44f 73a7 	mov.w	r3, #334	; 0x14e
    8abe:	f000 fe92 	bl	97e6 <printk>
    8ac2:	4823      	ldr	r0, [pc, #140]	; (8b50 <submit_to_queue_locked+0xc0>)
    8ac4:	f44f 71a7 	mov.w	r1, #334	; 0x14e
    8ac8:	f000 fc9e 	bl	9408 <assert_post_action>
			*queuep = work->queue;
    8acc:	68a3      	ldr	r3, [r4, #8]
    8ace:	6033      	str	r3, [r6, #0]
			ret = 2;
    8ad0:	2502      	movs	r5, #2
		int rc = queue_submit_locked(*queuep, work);
    8ad2:	6837      	ldr	r7, [r6, #0]
	if (queue == NULL) {
    8ad4:	b38f      	cbz	r7, 8b3a <submit_to_queue_locked+0xaa>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    8ad6:	4b1f      	ldr	r3, [pc, #124]	; (8b54 <submit_to_queue_locked+0xc4>)
    8ad8:	689b      	ldr	r3, [r3, #8]
    8ada:	42bb      	cmp	r3, r7
    8adc:	d113      	bne.n	8b06 <submit_to_queue_locked+0x76>
    8ade:	f001 fa40 	bl	9f62 <k_is_in_isr>
    8ae2:	f080 0001 	eor.w	r0, r0, #1
    8ae6:	b2c0      	uxtb	r0, r0
	bool draining = flag_test(&queue->flags, K_WORK_QUEUE_DRAIN_BIT);
    8ae8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    8aec:	07d9      	lsls	r1, r3, #31
	return (*flagp & BIT(bit)) != 0U;
    8aee:	f3c3 0280 	ubfx	r2, r3, #2, #1
	if (!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT)) {
    8af2:	d525      	bpl.n	8b40 <submit_to_queue_locked+0xb0>
	} else if (draining && !chained) {
    8af4:	b14a      	cbz	r2, 8b0a <submit_to_queue_locked+0x7a>
    8af6:	b950      	cbnz	r0, 8b0e <submit_to_queue_locked+0x7e>
		ret = -EBUSY;
    8af8:	f06f 050f 	mvn.w	r5, #15
		*queuep = NULL;
    8afc:	2300      	movs	r3, #0
    8afe:	6033      	str	r3, [r6, #0]
	return ret;
    8b00:	e015      	b.n	8b2e <submit_to_queue_locked+0x9e>
		ret = 1;
    8b02:	2501      	movs	r5, #1
    8b04:	e7e5      	b.n	8ad2 <submit_to_queue_locked+0x42>
	bool chained = (_current == &queue->thread) && !k_is_in_isr();
    8b06:	2000      	movs	r0, #0
    8b08:	e7ee      	b.n	8ae8 <submit_to_queue_locked+0x58>
	} else if (plugged && !draining) {
    8b0a:	071b      	lsls	r3, r3, #28
    8b0c:	d4f4      	bmi.n	8af8 <submit_to_queue_locked+0x68>
	parent->next = child;
    8b0e:	2300      	movs	r3, #0
    8b10:	6023      	str	r3, [r4, #0]
Z_GENLIST_APPEND(slist, snode)
    8b12:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    8b16:	b963      	cbnz	r3, 8b32 <submit_to_queue_locked+0xa2>
	list->head = node;
    8b18:	e9c7 4420 	strd	r4, r4, [r7, #128]	; 0x80
		(void)notify_queue_locked(queue);
    8b1c:	4638      	mov	r0, r7
    8b1e:	f001 fa7b 	bl	a018 <notify_queue_locked>
	*flagp |= BIT(bit);
    8b22:	68e3      	ldr	r3, [r4, #12]
    8b24:	f043 0304 	orr.w	r3, r3, #4
    8b28:	60e3      	str	r3, [r4, #12]
			work->queue = *queuep;
    8b2a:	6833      	ldr	r3, [r6, #0]
    8b2c:	60a3      	str	r3, [r4, #8]
}
    8b2e:	4628      	mov	r0, r5
    8b30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	parent->next = child;
    8b32:	601c      	str	r4, [r3, #0]
	list->tail = node;
    8b34:	f8c7 4084 	str.w	r4, [r7, #132]	; 0x84
}
    8b38:	e7f0      	b.n	8b1c <submit_to_queue_locked+0x8c>
		return -EINVAL;
    8b3a:	f06f 0515 	mvn.w	r5, #21
    8b3e:	e7dd      	b.n	8afc <submit_to_queue_locked+0x6c>
		ret = -ENODEV;
    8b40:	f06f 0512 	mvn.w	r5, #18
    8b44:	e7da      	b.n	8afc <submit_to_queue_locked+0x6c>
    8b46:	bf00      	nop
    8b48:	0000b8e7 	.word	0x0000b8e7
    8b4c:	0000a76d 	.word	0x0000a76d
    8b50:	0000b8af 	.word	0x0000b8af
    8b54:	20000cb0 	.word	0x20000cb0

00008b58 <k_work_submit_to_queue>:
{
    8b58:	b537      	push	{r0, r1, r2, r4, r5, lr}
	__ASSERT_NO_MSG(work != NULL);
    8b5a:	460c      	mov	r4, r1
{
    8b5c:	9001      	str	r0, [sp, #4]
	__ASSERT_NO_MSG(work != NULL);
    8b5e:	b959      	cbnz	r1, 8b78 <k_work_submit_to_queue+0x20>
    8b60:	4926      	ldr	r1, [pc, #152]	; (8bfc <k_work_submit_to_queue+0xa4>)
    8b62:	4827      	ldr	r0, [pc, #156]	; (8c00 <k_work_submit_to_queue+0xa8>)
    8b64:	4a27      	ldr	r2, [pc, #156]	; (8c04 <k_work_submit_to_queue+0xac>)
    8b66:	f240 1369 	movw	r3, #361	; 0x169
    8b6a:	f000 fe3c 	bl	97e6 <printk>
    8b6e:	4825      	ldr	r0, [pc, #148]	; (8c04 <k_work_submit_to_queue+0xac>)
    8b70:	f240 1169 	movw	r1, #361	; 0x169
    8b74:	f000 fc48 	bl	9408 <assert_post_action>
	__asm__ volatile(
    8b78:	f04f 0320 	mov.w	r3, #32
    8b7c:	f3ef 8511 	mrs	r5, BASEPRI
    8b80:	f383 8812 	msr	BASEPRI_MAX, r3
    8b84:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8b88:	481f      	ldr	r0, [pc, #124]	; (8c08 <k_work_submit_to_queue+0xb0>)
    8b8a:	f7ff fa0d 	bl	7fa8 <z_spin_lock_valid>
    8b8e:	b968      	cbnz	r0, 8bac <k_work_submit_to_queue+0x54>
    8b90:	4a1e      	ldr	r2, [pc, #120]	; (8c0c <k_work_submit_to_queue+0xb4>)
    8b92:	491f      	ldr	r1, [pc, #124]	; (8c10 <k_work_submit_to_queue+0xb8>)
    8b94:	481a      	ldr	r0, [pc, #104]	; (8c00 <k_work_submit_to_queue+0xa8>)
    8b96:	2381      	movs	r3, #129	; 0x81
    8b98:	f000 fe25 	bl	97e6 <printk>
    8b9c:	491a      	ldr	r1, [pc, #104]	; (8c08 <k_work_submit_to_queue+0xb0>)
    8b9e:	481d      	ldr	r0, [pc, #116]	; (8c14 <k_work_submit_to_queue+0xbc>)
    8ba0:	f000 fe21 	bl	97e6 <printk>
    8ba4:	4819      	ldr	r0, [pc, #100]	; (8c0c <k_work_submit_to_queue+0xb4>)
    8ba6:	2181      	movs	r1, #129	; 0x81
    8ba8:	f000 fc2e 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    8bac:	4816      	ldr	r0, [pc, #88]	; (8c08 <k_work_submit_to_queue+0xb0>)
    8bae:	f7ff fa19 	bl	7fe4 <z_spin_lock_set_owner>
	int ret = submit_to_queue_locked(work, &queue);
    8bb2:	4620      	mov	r0, r4
    8bb4:	a901      	add	r1, sp, #4
    8bb6:	f7ff ff6b 	bl	8a90 <submit_to_queue_locked>
    8bba:	4604      	mov	r4, r0
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8bbc:	4812      	ldr	r0, [pc, #72]	; (8c08 <k_work_submit_to_queue+0xb0>)
    8bbe:	f7ff fa01 	bl	7fc4 <z_spin_unlock_valid>
    8bc2:	b968      	cbnz	r0, 8be0 <k_work_submit_to_queue+0x88>
    8bc4:	4a11      	ldr	r2, [pc, #68]	; (8c0c <k_work_submit_to_queue+0xb4>)
    8bc6:	4914      	ldr	r1, [pc, #80]	; (8c18 <k_work_submit_to_queue+0xc0>)
    8bc8:	480d      	ldr	r0, [pc, #52]	; (8c00 <k_work_submit_to_queue+0xa8>)
    8bca:	23ac      	movs	r3, #172	; 0xac
    8bcc:	f000 fe0b 	bl	97e6 <printk>
    8bd0:	490d      	ldr	r1, [pc, #52]	; (8c08 <k_work_submit_to_queue+0xb0>)
    8bd2:	4812      	ldr	r0, [pc, #72]	; (8c1c <k_work_submit_to_queue+0xc4>)
    8bd4:	f000 fe07 	bl	97e6 <printk>
    8bd8:	480c      	ldr	r0, [pc, #48]	; (8c0c <k_work_submit_to_queue+0xb4>)
    8bda:	21ac      	movs	r1, #172	; 0xac
    8bdc:	f000 fc14 	bl	9408 <assert_post_action>
	__asm__ volatile(
    8be0:	f385 8811 	msr	BASEPRI, r5
    8be4:	f3bf 8f6f 	isb	sy
	if ((ret > 0) && (k_is_preempt_thread() != 0)) {
    8be8:	2c00      	cmp	r4, #0
    8bea:	dd04      	ble.n	8bf6 <k_work_submit_to_queue+0x9e>
	return z_impl_k_is_preempt_thread();
    8bec:	f7fe fe84 	bl	78f8 <z_impl_k_is_preempt_thread>
    8bf0:	b108      	cbz	r0, 8bf6 <k_work_submit_to_queue+0x9e>
	z_impl_k_yield();
    8bf2:	f7fe fcf1 	bl	75d8 <z_impl_k_yield>
}
    8bf6:	4620      	mov	r0, r4
    8bf8:	b003      	add	sp, #12
    8bfa:	bd30      	pop	{r4, r5, pc}
    8bfc:	0000b902 	.word	0x0000b902
    8c00:	0000a76d 	.word	0x0000a76d
    8c04:	0000b8af 	.word	0x0000b8af
    8c08:	20000d00 	.word	0x20000d00
    8c0c:	0000aa30 	.word	0x0000aa30
    8c10:	0000aa82 	.word	0x0000aa82
    8c14:	0000aa97 	.word	0x0000aa97
    8c18:	0000aa56 	.word	0x0000aa56
    8c1c:	0000aa6d 	.word	0x0000aa6d

00008c20 <k_work_queue_start>:
void k_work_queue_start(struct k_work_q *queue,
			k_thread_stack_t *stack,
			size_t stack_size,
			int prio,
			const struct k_work_queue_config *cfg)
{
    8c20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8c24:	b088      	sub	sp, #32
    8c26:	460e      	mov	r6, r1
    8c28:	9d0e      	ldr	r5, [sp, #56]	; 0x38
    8c2a:	4617      	mov	r7, r2
    8c2c:	4698      	mov	r8, r3
	__ASSERT_NO_MSG(queue);
    8c2e:	4604      	mov	r4, r0
    8c30:	b958      	cbnz	r0, 8c4a <k_work_queue_start+0x2a>
    8c32:	492e      	ldr	r1, [pc, #184]	; (8cec <k_work_queue_start+0xcc>)
    8c34:	482e      	ldr	r0, [pc, #184]	; (8cf0 <k_work_queue_start+0xd0>)
    8c36:	4a2f      	ldr	r2, [pc, #188]	; (8cf4 <k_work_queue_start+0xd4>)
    8c38:	f240 23b5 	movw	r3, #693	; 0x2b5
    8c3c:	f000 fdd3 	bl	97e6 <printk>
    8c40:	482c      	ldr	r0, [pc, #176]	; (8cf4 <k_work_queue_start+0xd4>)
    8c42:	f240 21b5 	movw	r1, #693	; 0x2b5
    8c46:	f000 fbdf 	bl	9408 <assert_post_action>
	__ASSERT_NO_MSG(stack);
    8c4a:	b95e      	cbnz	r6, 8c64 <k_work_queue_start+0x44>
    8c4c:	492a      	ldr	r1, [pc, #168]	; (8cf8 <k_work_queue_start+0xd8>)
    8c4e:	4828      	ldr	r0, [pc, #160]	; (8cf0 <k_work_queue_start+0xd0>)
    8c50:	4a28      	ldr	r2, [pc, #160]	; (8cf4 <k_work_queue_start+0xd4>)
    8c52:	f240 23b6 	movw	r3, #694	; 0x2b6
    8c56:	f000 fdc6 	bl	97e6 <printk>
    8c5a:	4826      	ldr	r0, [pc, #152]	; (8cf4 <k_work_queue_start+0xd4>)
    8c5c:	f240 21b6 	movw	r1, #694	; 0x2b6
    8c60:	f000 fbd2 	bl	9408 <assert_post_action>
	return (*flagp & BIT(bit)) != 0U;
    8c64:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
	__ASSERT_NO_MSG(!flag_test(&queue->flags, K_WORK_QUEUE_STARTED_BIT));
    8c68:	07db      	lsls	r3, r3, #31
    8c6a:	d50b      	bpl.n	8c84 <k_work_queue_start+0x64>
    8c6c:	4923      	ldr	r1, [pc, #140]	; (8cfc <k_work_queue_start+0xdc>)
    8c6e:	4820      	ldr	r0, [pc, #128]	; (8cf0 <k_work_queue_start+0xd0>)
    8c70:	4a20      	ldr	r2, [pc, #128]	; (8cf4 <k_work_queue_start+0xd4>)
    8c72:	f240 23b7 	movw	r3, #695	; 0x2b7
    8c76:	f000 fdb6 	bl	97e6 <printk>
    8c7a:	481e      	ldr	r0, [pc, #120]	; (8cf4 <k_work_queue_start+0xd4>)
    8c7c:	f240 21b7 	movw	r1, #695	; 0x2b7
    8c80:	f000 fbc2 	bl	9408 <assert_post_action>
	list->head = NULL;
    8c84:	2300      	movs	r3, #0
	list->tail = NULL;
    8c86:	e9c4 3320 	strd	r3, r3, [r4, #128]	; 0x80
    8c8a:	f104 0388 	add.w	r3, r4, #136	; 0x88
	list->tail = (sys_dnode_t *)list;
    8c8e:	e9c4 3322 	strd	r3, r3, [r4, #136]	; 0x88
    8c92:	f104 0390 	add.w	r3, r4, #144	; 0x90
    8c96:	e9c4 3324 	strd	r3, r3, [r4, #144]	; 0x90

	sys_slist_init(&queue->pending);
	z_waitq_init(&queue->notifyq);
	z_waitq_init(&queue->drainq);

	if ((cfg != NULL) && cfg->no_yield) {
    8c9a:	b32d      	cbz	r5, 8ce8 <k_work_queue_start+0xc8>
    8c9c:	792b      	ldrb	r3, [r5, #4]
		flags |= K_WORK_QUEUE_NO_YIELD;
    8c9e:	2b00      	cmp	r3, #0
    8ca0:	f240 1101 	movw	r1, #257	; 0x101
    8ca4:	bf08      	it	eq
    8ca6:	2101      	moveq	r1, #1
	*flagp = flags;
    8ca8:	f8c4 1098 	str.w	r1, [r4, #152]	; 0x98
	return z_impl_k_thread_create(new_thread, stack, stack_size, entry, p1, p2, p3, prio, options, delay);
    8cac:	f04f 32ff 	mov.w	r2, #4294967295
    8cb0:	f04f 33ff 	mov.w	r3, #4294967295
    8cb4:	e9cd 2306 	strd	r2, r3, [sp, #24]
    8cb8:	2200      	movs	r2, #0
    8cba:	e9cd 8203 	strd	r8, r2, [sp, #12]
    8cbe:	e9cd 2201 	strd	r2, r2, [sp, #4]
    8cc2:	4b0f      	ldr	r3, [pc, #60]	; (8d00 <k_work_queue_start+0xe0>)
    8cc4:	9400      	str	r4, [sp, #0]
    8cc6:	463a      	mov	r2, r7
    8cc8:	4631      	mov	r1, r6
    8cca:	4620      	mov	r0, r4
    8ccc:	f7ff f88e 	bl	7dec <z_impl_k_thread_create>

	(void)k_thread_create(&queue->thread, stack, stack_size,
			      work_queue_main, queue, NULL, NULL,
			      prio, 0, K_FOREVER);

	if ((cfg != NULL) && (cfg->name != NULL)) {
    8cd0:	b125      	cbz	r5, 8cdc <k_work_queue_start+0xbc>
    8cd2:	6829      	ldr	r1, [r5, #0]
    8cd4:	b111      	cbz	r1, 8cdc <k_work_queue_start+0xbc>
	return z_impl_k_thread_name_set(thread, str);
    8cd6:	4620      	mov	r0, r4
    8cd8:	f001 f949 	bl	9f6e <z_impl_k_thread_name_set>
	z_impl_k_thread_start(thread);
    8cdc:	4620      	mov	r0, r4
	}

	k_thread_start(&queue->thread);

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_work_queue, start, queue);
}
    8cde:	b008      	add	sp, #32
    8ce0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    8ce4:	f001 b946 	b.w	9f74 <z_impl_k_thread_start>
	uint32_t flags = K_WORK_QUEUE_STARTED;
    8ce8:	2101      	movs	r1, #1
    8cea:	e7dd      	b.n	8ca8 <k_work_queue_start+0x88>
    8cec:	0000b916 	.word	0x0000b916
    8cf0:	0000a76d 	.word	0x0000a76d
    8cf4:	0000b8af 	.word	0x0000b8af
    8cf8:	0000b91c 	.word	0x0000b91c
    8cfc:	0000b922 	.word	0x0000b922
    8d00:	00008869 	.word	0x00008869

00008d04 <z_data_copy>:
 * This routine copies the data section from ROM to RAM.
 *
 * @return N/A
 */
void z_data_copy(void)
{
    8d04:	b508      	push	{r3, lr}
	(void)memcpy(&__data_region_start, &__data_region_load_start,
		 __data_region_end - __data_region_start);
    8d06:	4806      	ldr	r0, [pc, #24]	; (8d20 <z_data_copy+0x1c>)
	(void)memcpy(&__data_region_start, &__data_region_load_start,
    8d08:	4a06      	ldr	r2, [pc, #24]	; (8d24 <z_data_copy+0x20>)
    8d0a:	4907      	ldr	r1, [pc, #28]	; (8d28 <z_data_copy+0x24>)
    8d0c:	1a12      	subs	r2, r2, r0
    8d0e:	f000 fdc0 	bl	9892 <memcpy>
#else
	(void)memcpy(&_app_smem_start, &_app_smem_rom_start,
		 _app_smem_end - _app_smem_start);
#endif /* CONFIG_STACK_CANARIES */
#endif /* CONFIG_USERSPACE */
}
    8d12:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	(void)memcpy(&__ramfunc_start, &__ramfunc_load_start,
    8d16:	4a05      	ldr	r2, [pc, #20]	; (8d2c <z_data_copy+0x28>)
    8d18:	4905      	ldr	r1, [pc, #20]	; (8d30 <z_data_copy+0x2c>)
    8d1a:	4806      	ldr	r0, [pc, #24]	; (8d34 <z_data_copy+0x30>)
    8d1c:	f000 bdb9 	b.w	9892 <memcpy>
    8d20:	20000000 	.word	0x20000000
    8d24:	20000270 	.word	0x20000270
    8d28:	0000ba88 	.word	0x0000ba88
    8d2c:	00000000 	.word	0x00000000
    8d30:	0000ba88 	.word	0x0000ba88
    8d34:	20000000 	.word	0x20000000

00008d38 <boot_banner>:
		k_busy_wait(CONFIG_BOOT_DELAY * USEC_PER_MSEC);
	}

#if defined(CONFIG_BOOT_BANNER)
#ifdef BUILD_VERSION
	printk("*** Booting Zephyr OS build %s %s ***\n",
    8d38:	4a02      	ldr	r2, [pc, #8]	; (8d44 <boot_banner+0xc>)
    8d3a:	4903      	ldr	r1, [pc, #12]	; (8d48 <boot_banner+0x10>)
    8d3c:	4803      	ldr	r0, [pc, #12]	; (8d4c <boot_banner+0x14>)
    8d3e:	f000 bd52 	b.w	97e6 <printk>
    8d42:	bf00      	nop
    8d44:	0000b459 	.word	0x0000b459
    8d48:	0000b956 	.word	0x0000b956
    8d4c:	0000b965 	.word	0x0000b965

00008d50 <z_heap_aligned_alloc>:
	return __builtin_add_overflow(a, b, result);
}

static inline bool size_add_overflow(size_t a, size_t b, size_t *result)
{
	return __builtin_add_overflow(a, b, result);
    8d50:	2304      	movs	r3, #4
    8d52:	18d2      	adds	r2, r2, r3
#include <string.h>
#include <sys/math_extras.h>
#include <sys/util.h>

static void *z_heap_aligned_alloc(struct k_heap *heap, size_t align, size_t size)
{
    8d54:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
    8d58:	4606      	mov	r6, r0
    8d5a:	460d      	mov	r5, r1
    8d5c:	d20a      	bcs.n	8d74 <z_heap_aligned_alloc+0x24>
	if (size_add_overflow(size, sizeof(heap_ref), &size)) {
		return NULL;
	}
	__align = align | sizeof(heap_ref);

	mem = k_heap_aligned_alloc(heap, __align, size, K_NO_WAIT);
    8d5e:	f04f 0800 	mov.w	r8, #0
    8d62:	f04f 0900 	mov.w	r9, #0
    8d66:	e9cd 8900 	strd	r8, r9, [sp]
    8d6a:	4319      	orrs	r1, r3
    8d6c:	f000 f86a 	bl	8e44 <k_heap_aligned_alloc>
	if (mem == NULL) {
    8d70:	4604      	mov	r4, r0
    8d72:	b920      	cbnz	r0, 8d7e <z_heap_aligned_alloc+0x2e>
		return NULL;
    8d74:	2400      	movs	r4, #0
	mem = ++heap_ref;
	__ASSERT(align == 0 || ((uintptr_t)mem & (align - 1)) == 0,
		 "misaligned memory at %p (align = %zu)", mem, align);

	return mem;
}
    8d76:	4620      	mov	r0, r4
    8d78:	b002      	add	sp, #8
    8d7a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
	*heap_ref = heap;
    8d7e:	f844 6b04 	str.w	r6, [r4], #4
	__ASSERT(align == 0 || ((uintptr_t)mem & (align - 1)) == 0,
    8d82:	2d00      	cmp	r5, #0
    8d84:	d0f7      	beq.n	8d76 <z_heap_aligned_alloc+0x26>
    8d86:	1e6b      	subs	r3, r5, #1
    8d88:	421c      	tst	r4, r3
    8d8a:	d0f4      	beq.n	8d76 <z_heap_aligned_alloc+0x26>
    8d8c:	2325      	movs	r3, #37	; 0x25
    8d8e:	4a07      	ldr	r2, [pc, #28]	; (8dac <z_heap_aligned_alloc+0x5c>)
    8d90:	4907      	ldr	r1, [pc, #28]	; (8db0 <z_heap_aligned_alloc+0x60>)
    8d92:	4808      	ldr	r0, [pc, #32]	; (8db4 <z_heap_aligned_alloc+0x64>)
    8d94:	f000 fd27 	bl	97e6 <printk>
    8d98:	4621      	mov	r1, r4
    8d9a:	4807      	ldr	r0, [pc, #28]	; (8db8 <z_heap_aligned_alloc+0x68>)
    8d9c:	462a      	mov	r2, r5
    8d9e:	f000 fd22 	bl	97e6 <printk>
    8da2:	4802      	ldr	r0, [pc, #8]	; (8dac <z_heap_aligned_alloc+0x5c>)
    8da4:	2125      	movs	r1, #37	; 0x25
    8da6:	f000 fb2f 	bl	9408 <assert_post_action>
    8daa:	e7e4      	b.n	8d76 <z_heap_aligned_alloc+0x26>
    8dac:	0000b98c 	.word	0x0000b98c
    8db0:	0000b9b0 	.word	0x0000b9b0
    8db4:	0000a76d 	.word	0x0000a76d
    8db8:	0000b9e2 	.word	0x0000b9e2

00008dbc <z_thread_aligned_alloc>:
#else
#define _SYSTEM_HEAP	NULL
#endif

void *z_thread_aligned_alloc(size_t align, size_t size)
{
    8dbc:	b538      	push	{r3, r4, r5, lr}
    8dbe:	4604      	mov	r4, r0
    8dc0:	460d      	mov	r5, r1
	void *ret;
	struct k_heap *heap;

	if (k_is_in_isr()) {
    8dc2:	f001 f8ce 	bl	9f62 <k_is_in_isr>
    8dc6:	b950      	cbnz	r0, 8dde <z_thread_aligned_alloc+0x22>
		heap = _SYSTEM_HEAP;
	} else {
		heap = _current->resource_pool;
    8dc8:	4b06      	ldr	r3, [pc, #24]	; (8de4 <z_thread_aligned_alloc+0x28>)
    8dca:	689b      	ldr	r3, [r3, #8]
    8dcc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
	}

	if (heap != NULL) {
    8dce:	b143      	cbz	r3, 8de2 <z_thread_aligned_alloc+0x26>
		ret = z_heap_aligned_alloc(heap, align, size);
    8dd0:	462a      	mov	r2, r5
    8dd2:	4621      	mov	r1, r4
    8dd4:	4618      	mov	r0, r3
	} else {
		ret = NULL;
	}

	return ret;
}
    8dd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		ret = z_heap_aligned_alloc(heap, align, size);
    8dda:	f7ff bfb9 	b.w	8d50 <z_heap_aligned_alloc>
		heap = _SYSTEM_HEAP;
    8dde:	4b02      	ldr	r3, [pc, #8]	; (8de8 <z_thread_aligned_alloc+0x2c>)
    8de0:	e7f6      	b.n	8dd0 <z_thread_aligned_alloc+0x14>
}
    8de2:	bd38      	pop	{r3, r4, r5, pc}
    8de4:	20000cb0 	.word	0x20000cb0
    8de8:	20000208 	.word	0x20000208

00008dec <statics_init>:

	SYS_PORT_TRACING_OBJ_INIT(k_heap, h);
}

static int statics_init(const struct device *unused)
{
    8dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	ARG_UNUSED(unused);
	STRUCT_SECTION_FOREACH(k_heap, h) {
    8dee:	4d0f      	ldr	r5, [pc, #60]	; (8e2c <statics_init+0x40>)
    8df0:	4c0f      	ldr	r4, [pc, #60]	; (8e30 <statics_init+0x44>)
    8df2:	4e10      	ldr	r6, [pc, #64]	; (8e34 <statics_init+0x48>)
    8df4:	462f      	mov	r7, r5
    8df6:	42ac      	cmp	r4, r5
    8df8:	d90c      	bls.n	8e14 <statics_init+0x28>
    8dfa:	490f      	ldr	r1, [pc, #60]	; (8e38 <statics_init+0x4c>)
    8dfc:	480f      	ldr	r0, [pc, #60]	; (8e3c <statics_init+0x50>)
    8dfe:	2318      	movs	r3, #24
    8e00:	4632      	mov	r2, r6
    8e02:	f000 fcf0 	bl	97e6 <printk>
    8e06:	480e      	ldr	r0, [pc, #56]	; (8e40 <statics_init+0x54>)
    8e08:	f000 fced 	bl	97e6 <printk>
    8e0c:	2118      	movs	r1, #24
    8e0e:	4630      	mov	r0, r6
    8e10:	f000 fafa 	bl	9408 <assert_post_action>
    8e14:	42bc      	cmp	r4, r7
    8e16:	d301      	bcc.n	8e1c <statics_init+0x30>
		{
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
		}
	}
	return 0;
}
    8e18:	2000      	movs	r0, #0
    8e1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			k_heap_init(h, h->heap.init_mem, h->heap.init_bytes);
    8e1c:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
    8e20:	4620      	mov	r0, r4
    8e22:	f001 f907 	bl	a034 <k_heap_init>
	STRUCT_SECTION_FOREACH(k_heap, h) {
    8e26:	3418      	adds	r4, #24
    8e28:	e7e5      	b.n	8df6 <statics_init+0xa>
    8e2a:	bf00      	nop
    8e2c:	20000220 	.word	0x20000220
    8e30:	20000208 	.word	0x20000208
    8e34:	0000ba0a 	.word	0x0000ba0a
    8e38:	0000ba2c 	.word	0x0000ba2c
    8e3c:	0000a76d 	.word	0x0000a76d
    8e40:	0000b39d 	.word	0x0000b39d

00008e44 <k_heap_aligned_alloc>:
SYS_INIT(statics_init, POST_KERNEL, 0);
#endif /* CONFIG_DEMAND_PAGING && !CONFIG_LINKER_GENERIC_SECTIONS_PRESENT_AT_BOOT */

void *k_heap_aligned_alloc(struct k_heap *h, size_t align, size_t bytes,
			k_timeout_t timeout)
{
    8e44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8e48:	b087      	sub	sp, #28
    8e4a:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
    8e4e:	4606      	mov	r6, r0
    8e50:	468b      	mov	fp, r1
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    8e52:	4640      	mov	r0, r8
    8e54:	4649      	mov	r1, r9
{
    8e56:	4692      	mov	sl, r2
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    8e58:	f001 f898 	bl	9f8c <sys_clock_timeout_end_calc>
	void *ret = NULL;
	k_spinlock_key_t key = k_spin_lock(&h->lock);
    8e5c:	f106 0414 	add.w	r4, r6, #20
	int64_t now, end = sys_clock_timeout_end_calc(timeout);
    8e60:	e9cd 0104 	strd	r0, r1, [sp, #16]
	__asm__ volatile(
    8e64:	f04f 0320 	mov.w	r3, #32
    8e68:	f3ef 8511 	mrs	r5, BASEPRI
    8e6c:	f383 8812 	msr	BASEPRI_MAX, r3
    8e70:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8e74:	4620      	mov	r0, r4
    8e76:	f7ff f897 	bl	7fa8 <z_spin_lock_valid>
    8e7a:	b968      	cbnz	r0, 8e98 <k_heap_aligned_alloc+0x54>
    8e7c:	4a3f      	ldr	r2, [pc, #252]	; (8f7c <k_heap_aligned_alloc+0x138>)
    8e7e:	4940      	ldr	r1, [pc, #256]	; (8f80 <k_heap_aligned_alloc+0x13c>)
    8e80:	4840      	ldr	r0, [pc, #256]	; (8f84 <k_heap_aligned_alloc+0x140>)
    8e82:	2381      	movs	r3, #129	; 0x81
    8e84:	f000 fcaf 	bl	97e6 <printk>
    8e88:	483f      	ldr	r0, [pc, #252]	; (8f88 <k_heap_aligned_alloc+0x144>)
    8e8a:	4621      	mov	r1, r4
    8e8c:	f000 fcab 	bl	97e6 <printk>
    8e90:	483a      	ldr	r0, [pc, #232]	; (8f7c <k_heap_aligned_alloc+0x138>)
    8e92:	2181      	movs	r1, #129	; 0x81
    8e94:	f000 fab8 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    8e98:	4620      	mov	r0, r4
    8e9a:	f7ff f8a3 	bl	7fe4 <z_spin_lock_set_owner>
    8e9e:	f3ef 8305 	mrs	r3, IPSR

	SYS_PORT_TRACING_OBJ_FUNC_ENTER(k_heap, aligned_alloc, h, timeout);

	__ASSERT(!arch_is_in_isr() || K_TIMEOUT_EQ(timeout, K_NO_WAIT), "");
    8ea2:	b17b      	cbz	r3, 8ec4 <k_heap_aligned_alloc+0x80>
    8ea4:	ea58 0309 	orrs.w	r3, r8, r9
    8ea8:	d00c      	beq.n	8ec4 <k_heap_aligned_alloc+0x80>
    8eaa:	4938      	ldr	r1, [pc, #224]	; (8f8c <k_heap_aligned_alloc+0x148>)
    8eac:	4a38      	ldr	r2, [pc, #224]	; (8f90 <k_heap_aligned_alloc+0x14c>)
    8eae:	4835      	ldr	r0, [pc, #212]	; (8f84 <k_heap_aligned_alloc+0x140>)
    8eb0:	2349      	movs	r3, #73	; 0x49
    8eb2:	f000 fc98 	bl	97e6 <printk>
    8eb6:	4837      	ldr	r0, [pc, #220]	; (8f94 <k_heap_aligned_alloc+0x150>)
    8eb8:	f000 fc95 	bl	97e6 <printk>
    8ebc:	4834      	ldr	r0, [pc, #208]	; (8f90 <k_heap_aligned_alloc+0x14c>)
    8ebe:	2149      	movs	r1, #73	; 0x49
    8ec0:	f000 faa2 	bl	9408 <assert_post_action>
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8ec4:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 8f7c <k_heap_aligned_alloc+0x138>
    8ec8:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 8f80 <k_heap_aligned_alloc+0x13c>

	bool blocked_alloc = false;

	while (ret == NULL) {
		ret = sys_heap_aligned_alloc(&h->heap, align, bytes);
    8ecc:	4652      	mov	r2, sl
    8ece:	4659      	mov	r1, fp
    8ed0:	4630      	mov	r0, r6
    8ed2:	f7f8 fe75 	bl	1bc0 <sys_heap_aligned_alloc>
    8ed6:	4607      	mov	r7, r0

		now = sys_clock_tick_get();
    8ed8:	f7ff fb62 	bl	85a0 <sys_clock_tick_get>
		if (!IS_ENABLED(CONFIG_MULTITHREADING) ||
    8edc:	b1cf      	cbz	r7, 8f12 <k_heap_aligned_alloc+0xce>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    8ede:	4620      	mov	r0, r4
    8ee0:	f7ff f870 	bl	7fc4 <z_spin_unlock_valid>
    8ee4:	b968      	cbnz	r0, 8f02 <k_heap_aligned_alloc+0xbe>
    8ee6:	4a25      	ldr	r2, [pc, #148]	; (8f7c <k_heap_aligned_alloc+0x138>)
    8ee8:	492b      	ldr	r1, [pc, #172]	; (8f98 <k_heap_aligned_alloc+0x154>)
    8eea:	4826      	ldr	r0, [pc, #152]	; (8f84 <k_heap_aligned_alloc+0x140>)
    8eec:	23ac      	movs	r3, #172	; 0xac
    8eee:	f000 fc7a 	bl	97e6 <printk>
    8ef2:	482a      	ldr	r0, [pc, #168]	; (8f9c <k_heap_aligned_alloc+0x158>)
    8ef4:	4621      	mov	r1, r4
    8ef6:	f000 fc76 	bl	97e6 <printk>
    8efa:	4820      	ldr	r0, [pc, #128]	; (8f7c <k_heap_aligned_alloc+0x138>)
    8efc:	21ac      	movs	r1, #172	; 0xac
    8efe:	f000 fa83 	bl	9408 <assert_post_action>
	__asm__ volatile(
    8f02:	f385 8811 	msr	BASEPRI, r5
    8f06:	f3bf 8f6f 	isb	sy

	SYS_PORT_TRACING_OBJ_FUNC_EXIT(k_heap, aligned_alloc, h, timeout, ret);

	k_spin_unlock(&h->lock, key);
	return ret;
}
    8f0a:	4638      	mov	r0, r7
    8f0c:	b007      	add	sp, #28
    8f0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		    (ret != NULL) || ((end - now) <= 0)) {
    8f12:	9b04      	ldr	r3, [sp, #16]
    8f14:	1a1b      	subs	r3, r3, r0
    8f16:	9302      	str	r3, [sp, #8]
    8f18:	9b05      	ldr	r3, [sp, #20]
    8f1a:	eb63 0301 	sbc.w	r3, r3, r1
    8f1e:	9303      	str	r3, [sp, #12]
    8f20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    8f24:	2a01      	cmp	r2, #1
    8f26:	f173 0300 	sbcs.w	r3, r3, #0
    8f2a:	dbd8      	blt.n	8ede <k_heap_aligned_alloc+0x9a>
		(void) z_pend_curr(&h->lock, key, &h->wait_q,
    8f2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
    8f30:	4629      	mov	r1, r5
    8f32:	e9cd 2300 	strd	r2, r3, [sp]
    8f36:	4620      	mov	r0, r4
    8f38:	f106 020c 	add.w	r2, r6, #12
    8f3c:	f7fe f8f2 	bl	7124 <z_pend_curr>
	__asm__ volatile(
    8f40:	f04f 0320 	mov.w	r3, #32
    8f44:	f3ef 8511 	mrs	r5, BASEPRI
    8f48:	f383 8812 	msr	BASEPRI_MAX, r3
    8f4c:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8f50:	4620      	mov	r0, r4
    8f52:	f7ff f829 	bl	7fa8 <z_spin_lock_valid>
    8f56:	b968      	cbnz	r0, 8f74 <k_heap_aligned_alloc+0x130>
    8f58:	480a      	ldr	r0, [pc, #40]	; (8f84 <k_heap_aligned_alloc+0x140>)
    8f5a:	2381      	movs	r3, #129	; 0x81
    8f5c:	4642      	mov	r2, r8
    8f5e:	4649      	mov	r1, r9
    8f60:	f000 fc41 	bl	97e6 <printk>
    8f64:	4808      	ldr	r0, [pc, #32]	; (8f88 <k_heap_aligned_alloc+0x144>)
    8f66:	4621      	mov	r1, r4
    8f68:	f000 fc3d 	bl	97e6 <printk>
    8f6c:	2181      	movs	r1, #129	; 0x81
    8f6e:	4640      	mov	r0, r8
    8f70:	f000 fa4a 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    8f74:	4620      	mov	r0, r4
    8f76:	f7ff f835 	bl	7fe4 <z_spin_lock_set_owner>
	return k;
    8f7a:	e7a7      	b.n	8ecc <k_heap_aligned_alloc+0x88>
    8f7c:	0000aa30 	.word	0x0000aa30
    8f80:	0000aa82 	.word	0x0000aa82
    8f84:	0000a76d 	.word	0x0000a76d
    8f88:	0000aa97 	.word	0x0000aa97
    8f8c:	0000ba42 	.word	0x0000ba42
    8f90:	0000ba0a 	.word	0x0000ba0a
    8f94:	0000b457 	.word	0x0000b457
    8f98:	0000aa56 	.word	0x0000aa56
    8f9c:	0000aa6d 	.word	0x0000aa6d

00008fa0 <k_heap_free>:

	return ret;
}

void k_heap_free(struct k_heap *h, void *mem)
{
    8fa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8fa2:	4605      	mov	r5, r0
    8fa4:	460e      	mov	r6, r1
	k_spinlock_key_t key = k_spin_lock(&h->lock);
    8fa6:	f100 0414 	add.w	r4, r0, #20
    8faa:	f04f 0320 	mov.w	r3, #32
    8fae:	f3ef 8711 	mrs	r7, BASEPRI
    8fb2:	f383 8812 	msr	BASEPRI_MAX, r3
    8fb6:	f3bf 8f6f 	isb	sy
	__ASSERT(z_spin_lock_valid(l), "Recursive spinlock %p", l);
    8fba:	4620      	mov	r0, r4
    8fbc:	f7fe fff4 	bl	7fa8 <z_spin_lock_valid>
    8fc0:	b968      	cbnz	r0, 8fde <k_heap_free+0x3e>
    8fc2:	4a1b      	ldr	r2, [pc, #108]	; (9030 <k_heap_free+0x90>)
    8fc4:	491b      	ldr	r1, [pc, #108]	; (9034 <k_heap_free+0x94>)
    8fc6:	481c      	ldr	r0, [pc, #112]	; (9038 <k_heap_free+0x98>)
    8fc8:	2381      	movs	r3, #129	; 0x81
    8fca:	f000 fc0c 	bl	97e6 <printk>
    8fce:	481b      	ldr	r0, [pc, #108]	; (903c <k_heap_free+0x9c>)
    8fd0:	4621      	mov	r1, r4
    8fd2:	f000 fc08 	bl	97e6 <printk>
    8fd6:	4816      	ldr	r0, [pc, #88]	; (9030 <k_heap_free+0x90>)
    8fd8:	2181      	movs	r1, #129	; 0x81
    8fda:	f000 fa15 	bl	9408 <assert_post_action>
	z_spin_lock_set_owner(l);
    8fde:	4620      	mov	r0, r4
    8fe0:	f7ff f800 	bl	7fe4 <z_spin_lock_set_owner>

	sys_heap_free(&h->heap, mem);
    8fe4:	4628      	mov	r0, r5
    8fe6:	4631      	mov	r1, r6
    8fe8:	f7f8 fd9e 	bl	1b28 <sys_heap_free>

	SYS_PORT_TRACING_OBJ_FUNC(k_heap, free, h);
	if (IS_ENABLED(CONFIG_MULTITHREADING) && z_unpend_all(&h->wait_q) != 0) {
    8fec:	f105 000c 	add.w	r0, r5, #12
    8ff0:	f000 ffa7 	bl	9f42 <z_unpend_all>
    8ff4:	b128      	cbz	r0, 9002 <k_heap_free+0x62>
		z_reschedule(&h->lock, key);
    8ff6:	4639      	mov	r1, r7
    8ff8:	4620      	mov	r0, r4
	} else {
		k_spin_unlock(&h->lock, key);
	}
}
    8ffa:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		z_reschedule(&h->lock, key);
    8ffe:	f7fd bc3f 	b.w	6880 <z_reschedule>
	__ASSERT(z_spin_unlock_valid(l), "Not my spinlock %p", l);
    9002:	4620      	mov	r0, r4
    9004:	f7fe ffde 	bl	7fc4 <z_spin_unlock_valid>
    9008:	b968      	cbnz	r0, 9026 <k_heap_free+0x86>
    900a:	4a09      	ldr	r2, [pc, #36]	; (9030 <k_heap_free+0x90>)
    900c:	490c      	ldr	r1, [pc, #48]	; (9040 <k_heap_free+0xa0>)
    900e:	480a      	ldr	r0, [pc, #40]	; (9038 <k_heap_free+0x98>)
    9010:	23ac      	movs	r3, #172	; 0xac
    9012:	f000 fbe8 	bl	97e6 <printk>
    9016:	480b      	ldr	r0, [pc, #44]	; (9044 <k_heap_free+0xa4>)
    9018:	4621      	mov	r1, r4
    901a:	f000 fbe4 	bl	97e6 <printk>
    901e:	4804      	ldr	r0, [pc, #16]	; (9030 <k_heap_free+0x90>)
    9020:	21ac      	movs	r1, #172	; 0xac
    9022:	f000 f9f1 	bl	9408 <assert_post_action>
	__asm__ volatile(
    9026:	f387 8811 	msr	BASEPRI, r7
    902a:	f3bf 8f6f 	isb	sy
}
    902e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9030:	0000aa30 	.word	0x0000aa30
    9034:	0000aa82 	.word	0x0000aa82
    9038:	0000a76d 	.word	0x0000a76d
    903c:	0000aa97 	.word	0x0000aa97
    9040:	0000aa56 	.word	0x0000aa56
    9044:	0000aa6d 	.word	0x0000aa6d

00009048 <nrf_cc3xx_platform_init_no_rng>:
    9048:	b510      	push	{r4, lr}
    904a:	4c0a      	ldr	r4, [pc, #40]	; (9074 <nrf_cc3xx_platform_init_no_rng+0x2c>)
    904c:	6823      	ldr	r3, [r4, #0]
    904e:	b11b      	cbz	r3, 9058 <nrf_cc3xx_platform_init_no_rng+0x10>
    9050:	2301      	movs	r3, #1
    9052:	6023      	str	r3, [r4, #0]
    9054:	2000      	movs	r0, #0
    9056:	bd10      	pop	{r4, pc}
    9058:	f000 f8d6 	bl	9208 <CC_LibInitNoRng>
    905c:	2800      	cmp	r0, #0
    905e:	d0f7      	beq.n	9050 <nrf_cc3xx_platform_init_no_rng+0x8>
    9060:	3801      	subs	r0, #1
    9062:	2806      	cmp	r0, #6
    9064:	d803      	bhi.n	906e <nrf_cc3xx_platform_init_no_rng+0x26>
    9066:	4b04      	ldr	r3, [pc, #16]	; (9078 <nrf_cc3xx_platform_init_no_rng+0x30>)
    9068:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
    906c:	bd10      	pop	{r4, pc}
    906e:	4803      	ldr	r0, [pc, #12]	; (907c <nrf_cc3xx_platform_init_no_rng+0x34>)
    9070:	bd10      	pop	{r4, pc}
    9072:	bf00      	nop
    9074:	20000d0c 	.word	0x20000d0c
    9078:	0000a4b4 	.word	0x0000a4b4
    907c:	ffff8ffe 	.word	0xffff8ffe

00009080 <nrf_cc3xx_platform_abort>:
    9080:	f3bf 8f4f 	dsb	sy
    9084:	4905      	ldr	r1, [pc, #20]	; (909c <nrf_cc3xx_platform_abort+0x1c>)
    9086:	4b06      	ldr	r3, [pc, #24]	; (90a0 <nrf_cc3xx_platform_abort+0x20>)
    9088:	68ca      	ldr	r2, [r1, #12]
    908a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
    908e:	4313      	orrs	r3, r2
    9090:	60cb      	str	r3, [r1, #12]
    9092:	f3bf 8f4f 	dsb	sy
    9096:	bf00      	nop
    9098:	e7fd      	b.n	9096 <nrf_cc3xx_platform_abort+0x16>
    909a:	bf00      	nop
    909c:	e000ed00 	.word	0xe000ed00
    90a0:	05fa0004 	.word	0x05fa0004

000090a4 <CC_PalAbort>:
    90a4:	b4f0      	push	{r4, r5, r6, r7}
    90a6:	4f09      	ldr	r7, [pc, #36]	; (90cc <CC_PalAbort+0x28>)
    90a8:	4e09      	ldr	r6, [pc, #36]	; (90d0 <CC_PalAbort+0x2c>)
    90aa:	4c0a      	ldr	r4, [pc, #40]	; (90d4 <CC_PalAbort+0x30>)
    90ac:	4a0a      	ldr	r2, [pc, #40]	; (90d8 <CC_PalAbort+0x34>)
    90ae:	4d0b      	ldr	r5, [pc, #44]	; (90dc <CC_PalAbort+0x38>)
    90b0:	490b      	ldr	r1, [pc, #44]	; (90e0 <CC_PalAbort+0x3c>)
    90b2:	f04f 33fe 	mov.w	r3, #4278124286	; 0xfefefefe
    90b6:	603b      	str	r3, [r7, #0]
    90b8:	6852      	ldr	r2, [r2, #4]
    90ba:	6033      	str	r3, [r6, #0]
    90bc:	6023      	str	r3, [r4, #0]
    90be:	2400      	movs	r4, #0
    90c0:	602b      	str	r3, [r5, #0]
    90c2:	f8c1 4500 	str.w	r4, [r1, #1280]	; 0x500
    90c6:	bcf0      	pop	{r4, r5, r6, r7}
    90c8:	4710      	bx	r2
    90ca:	bf00      	nop
    90cc:	5002b400 	.word	0x5002b400
    90d0:	5002b404 	.word	0x5002b404
    90d4:	5002b408 	.word	0x5002b408
    90d8:	2000018c 	.word	0x2000018c
    90dc:	5002b40c 	.word	0x5002b40c
    90e0:	5002a000 	.word	0x5002a000

000090e4 <nrf_cc3xx_platform_set_abort>:
    90e4:	e9d0 1200 	ldrd	r1, r2, [r0]
    90e8:	4b01      	ldr	r3, [pc, #4]	; (90f0 <nrf_cc3xx_platform_set_abort+0xc>)
    90ea:	e9c3 1200 	strd	r1, r2, [r3]
    90ee:	4770      	bx	lr
    90f0:	2000018c 	.word	0x2000018c

000090f4 <mutex_free>:
    90f4:	b510      	push	{r4, lr}
    90f6:	4604      	mov	r4, r0
    90f8:	b130      	cbz	r0, 9108 <mutex_free+0x14>
    90fa:	6863      	ldr	r3, [r4, #4]
    90fc:	06db      	lsls	r3, r3, #27
    90fe:	d502      	bpl.n	9106 <mutex_free+0x12>
    9100:	2300      	movs	r3, #0
    9102:	6023      	str	r3, [r4, #0]
    9104:	6063      	str	r3, [r4, #4]
    9106:	bd10      	pop	{r4, pc}
    9108:	4b02      	ldr	r3, [pc, #8]	; (9114 <mutex_free+0x20>)
    910a:	4803      	ldr	r0, [pc, #12]	; (9118 <mutex_free+0x24>)
    910c:	685b      	ldr	r3, [r3, #4]
    910e:	4798      	blx	r3
    9110:	e7f3      	b.n	90fa <mutex_free+0x6>
    9112:	bf00      	nop
    9114:	2000018c 	.word	0x2000018c
    9118:	0000a4d0 	.word	0x0000a4d0

0000911c <mutex_unlock>:
    911c:	b168      	cbz	r0, 913a <mutex_unlock+0x1e>
    911e:	6843      	ldr	r3, [r0, #4]
    9120:	b13b      	cbz	r3, 9132 <mutex_unlock+0x16>
    9122:	06db      	lsls	r3, r3, #27
    9124:	d507      	bpl.n	9136 <mutex_unlock+0x1a>
    9126:	f3bf 8f5f 	dmb	sy
    912a:	2300      	movs	r3, #0
    912c:	6003      	str	r3, [r0, #0]
    912e:	4618      	mov	r0, r3
    9130:	4770      	bx	lr
    9132:	4803      	ldr	r0, [pc, #12]	; (9140 <mutex_unlock+0x24>)
    9134:	4770      	bx	lr
    9136:	4803      	ldr	r0, [pc, #12]	; (9144 <mutex_unlock+0x28>)
    9138:	4770      	bx	lr
    913a:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    913e:	4770      	bx	lr
    9140:	ffff8fea 	.word	0xffff8fea
    9144:	ffff8fe9 	.word	0xffff8fe9

00009148 <mutex_init>:
    9148:	b510      	push	{r4, lr}
    914a:	4604      	mov	r4, r0
    914c:	b120      	cbz	r0, 9158 <mutex_init+0x10>
    914e:	2200      	movs	r2, #0
    9150:	2311      	movs	r3, #17
    9152:	6022      	str	r2, [r4, #0]
    9154:	6063      	str	r3, [r4, #4]
    9156:	bd10      	pop	{r4, pc}
    9158:	4801      	ldr	r0, [pc, #4]	; (9160 <mutex_init+0x18>)
    915a:	f7ff ffa3 	bl	90a4 <CC_PalAbort>
    915e:	e7f6      	b.n	914e <mutex_init+0x6>
    9160:	0000a4f8 	.word	0x0000a4f8

00009164 <mutex_lock>:
    9164:	b1c0      	cbz	r0, 9198 <mutex_lock+0x34>
    9166:	6843      	ldr	r3, [r0, #4]
    9168:	b1a3      	cbz	r3, 9194 <mutex_lock+0x30>
    916a:	06db      	lsls	r3, r3, #27
    916c:	d510      	bpl.n	9190 <mutex_lock+0x2c>
    916e:	2201      	movs	r2, #1
    9170:	f3bf 8f5b 	dmb	ish
    9174:	e850 3f00 	ldrex	r3, [r0]
    9178:	e840 2100 	strex	r1, r2, [r0]
    917c:	2900      	cmp	r1, #0
    917e:	d1f9      	bne.n	9174 <mutex_lock+0x10>
    9180:	f3bf 8f5b 	dmb	ish
    9184:	2b01      	cmp	r3, #1
    9186:	d0f3      	beq.n	9170 <mutex_lock+0xc>
    9188:	f3bf 8f5f 	dmb	sy
    918c:	2000      	movs	r0, #0
    918e:	4770      	bx	lr
    9190:	4803      	ldr	r0, [pc, #12]	; (91a0 <mutex_lock+0x3c>)
    9192:	4770      	bx	lr
    9194:	4803      	ldr	r0, [pc, #12]	; (91a4 <mutex_lock+0x40>)
    9196:	4770      	bx	lr
    9198:	f46f 40e0 	mvn.w	r0, #28672	; 0x7000
    919c:	4770      	bx	lr
    919e:	bf00      	nop
    91a0:	ffff8fe9 	.word	0xffff8fe9
    91a4:	ffff8fea 	.word	0xffff8fea

000091a8 <nrf_cc3xx_platform_set_mutexes>:
    91a8:	b570      	push	{r4, r5, r6, lr}
    91aa:	e9d0 2300 	ldrd	r2, r3, [r0]
    91ae:	4c13      	ldr	r4, [pc, #76]	; (91fc <nrf_cc3xx_platform_set_mutexes+0x54>)
    91b0:	4d13      	ldr	r5, [pc, #76]	; (9200 <nrf_cc3xx_platform_set_mutexes+0x58>)
    91b2:	e9c4 2300 	strd	r2, r3, [r4]
    91b6:	e9d0 6302 	ldrd	r6, r3, [r0, #8]
    91ba:	e9c4 6302 	strd	r6, r3, [r4, #8]
    91be:	4b11      	ldr	r3, [pc, #68]	; (9204 <nrf_cc3xx_platform_set_mutexes+0x5c>)
    91c0:	6808      	ldr	r0, [r1, #0]
    91c2:	6018      	str	r0, [r3, #0]
    91c4:	6848      	ldr	r0, [r1, #4]
    91c6:	6058      	str	r0, [r3, #4]
    91c8:	6888      	ldr	r0, [r1, #8]
    91ca:	6098      	str	r0, [r3, #8]
    91cc:	e9d1 6003 	ldrd	r6, r0, [r1, #12]
    91d0:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
    91d4:	60de      	str	r6, [r3, #12]
    91d6:	6118      	str	r0, [r3, #16]
    91d8:	06cb      	lsls	r3, r1, #27
    91da:	d50d      	bpl.n	91f8 <nrf_cc3xx_platform_set_mutexes+0x50>
    91dc:	2300      	movs	r3, #0
    91de:	e9c5 3344 	strd	r3, r3, [r5, #272]	; 0x110
    91e2:	e9c5 336d 	strd	r3, r3, [r5, #436]	; 0x1b4
    91e6:	f505 7088 	add.w	r0, r5, #272	; 0x110
    91ea:	4790      	blx	r2
    91ec:	6823      	ldr	r3, [r4, #0]
    91ee:	f505 70da 	add.w	r0, r5, #436	; 0x1b4
    91f2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    91f6:	4718      	bx	r3
    91f8:	bd70      	pop	{r4, r5, r6, pc}
    91fa:	bf00      	nop
    91fc:	2000019c 	.word	0x2000019c
    9200:	20001138 	.word	0x20001138
    9204:	200001ac 	.word	0x200001ac

00009208 <CC_LibInitNoRng>:
    9208:	b510      	push	{r4, lr}
    920a:	f000 f833 	bl	9274 <CC_HalInit>
    920e:	b120      	cbz	r0, 921a <CC_LibInitNoRng+0x12>
    9210:	2403      	movs	r4, #3
    9212:	f000 f867 	bl	92e4 <CC_PalTerminate>
    9216:	4620      	mov	r0, r4
    9218:	bd10      	pop	{r4, pc}
    921a:	f000 f835 	bl	9288 <CC_PalInit>
    921e:	b990      	cbnz	r0, 9246 <CC_LibInitNoRng+0x3e>
    9220:	f000 f8b0 	bl	9384 <CC_PalPowerSaveModeSelect>
    9224:	b990      	cbnz	r0, 924c <CC_LibInitNoRng+0x44>
    9226:	4b0f      	ldr	r3, [pc, #60]	; (9264 <CC_LibInitNoRng+0x5c>)
    9228:	681b      	ldr	r3, [r3, #0]
    922a:	0e1b      	lsrs	r3, r3, #24
    922c:	2bf0      	cmp	r3, #240	; 0xf0
    922e:	d108      	bne.n	9242 <CC_LibInitNoRng+0x3a>
    9230:	4a0d      	ldr	r2, [pc, #52]	; (9268 <CC_LibInitNoRng+0x60>)
    9232:	4b0e      	ldr	r3, [pc, #56]	; (926c <CC_LibInitNoRng+0x64>)
    9234:	6812      	ldr	r2, [r2, #0]
    9236:	429a      	cmp	r2, r3
    9238:	d00a      	beq.n	9250 <CC_LibInitNoRng+0x48>
    923a:	2407      	movs	r4, #7
    923c:	f000 f81c 	bl	9278 <CC_HalTerminate>
    9240:	e7e7      	b.n	9212 <CC_LibInitNoRng+0xa>
    9242:	2406      	movs	r4, #6
    9244:	e7fa      	b.n	923c <CC_LibInitNoRng+0x34>
    9246:	2404      	movs	r4, #4
    9248:	4620      	mov	r0, r4
    924a:	bd10      	pop	{r4, pc}
    924c:	2400      	movs	r4, #0
    924e:	e7f5      	b.n	923c <CC_LibInitNoRng+0x34>
    9250:	2001      	movs	r0, #1
    9252:	f000 f897 	bl	9384 <CC_PalPowerSaveModeSelect>
    9256:	4604      	mov	r4, r0
    9258:	2800      	cmp	r0, #0
    925a:	d1f7      	bne.n	924c <CC_LibInitNoRng+0x44>
    925c:	4b04      	ldr	r3, [pc, #16]	; (9270 <CC_LibInitNoRng+0x68>)
    925e:	6018      	str	r0, [r3, #0]
    9260:	e7d9      	b.n	9216 <CC_LibInitNoRng+0xe>
    9262:	bf00      	nop
    9264:	5002b928 	.word	0x5002b928
    9268:	5002ba24 	.word	0x5002ba24
    926c:	20e00000 	.word	0x20e00000
    9270:	5002ba0c 	.word	0x5002ba0c

00009274 <CC_HalInit>:
    9274:	2000      	movs	r0, #0
    9276:	4770      	bx	lr

00009278 <CC_HalTerminate>:
    9278:	2000      	movs	r0, #0
    927a:	4770      	bx	lr

0000927c <CC_HalMaskInterrupt>:
    927c:	4b01      	ldr	r3, [pc, #4]	; (9284 <CC_HalMaskInterrupt+0x8>)
    927e:	6018      	str	r0, [r3, #0]
    9280:	4770      	bx	lr
    9282:	bf00      	nop
    9284:	5002ba04 	.word	0x5002ba04

00009288 <CC_PalInit>:
    9288:	b510      	push	{r4, lr}
    928a:	4811      	ldr	r0, [pc, #68]	; (92d0 <CC_PalInit+0x48>)
    928c:	f000 f848 	bl	9320 <CC_PalMutexCreate>
    9290:	b100      	cbz	r0, 9294 <CC_PalInit+0xc>
    9292:	bd10      	pop	{r4, pc}
    9294:	480f      	ldr	r0, [pc, #60]	; (92d4 <CC_PalInit+0x4c>)
    9296:	f000 f843 	bl	9320 <CC_PalMutexCreate>
    929a:	2800      	cmp	r0, #0
    929c:	d1f9      	bne.n	9292 <CC_PalInit+0xa>
    929e:	4c0e      	ldr	r4, [pc, #56]	; (92d8 <CC_PalInit+0x50>)
    92a0:	4620      	mov	r0, r4
    92a2:	f000 f83d 	bl	9320 <CC_PalMutexCreate>
    92a6:	2800      	cmp	r0, #0
    92a8:	d1f3      	bne.n	9292 <CC_PalInit+0xa>
    92aa:	4b0c      	ldr	r3, [pc, #48]	; (92dc <CC_PalInit+0x54>)
    92ac:	480c      	ldr	r0, [pc, #48]	; (92e0 <CC_PalInit+0x58>)
    92ae:	601c      	str	r4, [r3, #0]
    92b0:	f000 f836 	bl	9320 <CC_PalMutexCreate>
    92b4:	4601      	mov	r1, r0
    92b6:	2800      	cmp	r0, #0
    92b8:	d1eb      	bne.n	9292 <CC_PalInit+0xa>
    92ba:	f000 f82d 	bl	9318 <CC_PalDmaInit>
    92be:	4604      	mov	r4, r0
    92c0:	b108      	cbz	r0, 92c6 <CC_PalInit+0x3e>
    92c2:	4620      	mov	r0, r4
    92c4:	bd10      	pop	{r4, pc}
    92c6:	f000 f83f 	bl	9348 <CC_PalPowerSaveModeInit>
    92ca:	4620      	mov	r0, r4
    92cc:	e7fa      	b.n	92c4 <CC_PalInit+0x3c>
    92ce:	bf00      	nop
    92d0:	200001e4 	.word	0x200001e4
    92d4:	200001d8 	.word	0x200001d8
    92d8:	200001e0 	.word	0x200001e0
    92dc:	200001e8 	.word	0x200001e8
    92e0:	200001dc 	.word	0x200001dc

000092e4 <CC_PalTerminate>:
    92e4:	b508      	push	{r3, lr}
    92e6:	4808      	ldr	r0, [pc, #32]	; (9308 <CC_PalTerminate+0x24>)
    92e8:	f000 f824 	bl	9334 <CC_PalMutexDestroy>
    92ec:	4807      	ldr	r0, [pc, #28]	; (930c <CC_PalTerminate+0x28>)
    92ee:	f000 f821 	bl	9334 <CC_PalMutexDestroy>
    92f2:	4807      	ldr	r0, [pc, #28]	; (9310 <CC_PalTerminate+0x2c>)
    92f4:	f000 f81e 	bl	9334 <CC_PalMutexDestroy>
    92f8:	4806      	ldr	r0, [pc, #24]	; (9314 <CC_PalTerminate+0x30>)
    92fa:	f000 f81b 	bl	9334 <CC_PalMutexDestroy>
    92fe:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    9302:	f000 b80b 	b.w	931c <CC_PalDmaTerminate>
    9306:	bf00      	nop
    9308:	200001e4 	.word	0x200001e4
    930c:	200001d8 	.word	0x200001d8
    9310:	200001e0 	.word	0x200001e0
    9314:	200001dc 	.word	0x200001dc

00009318 <CC_PalDmaInit>:
    9318:	2000      	movs	r0, #0
    931a:	4770      	bx	lr

0000931c <CC_PalDmaTerminate>:
    931c:	4770      	bx	lr
    931e:	bf00      	nop

00009320 <CC_PalMutexCreate>:
    9320:	b508      	push	{r3, lr}
    9322:	4b03      	ldr	r3, [pc, #12]	; (9330 <CC_PalMutexCreate+0x10>)
    9324:	6802      	ldr	r2, [r0, #0]
    9326:	681b      	ldr	r3, [r3, #0]
    9328:	6810      	ldr	r0, [r2, #0]
    932a:	4798      	blx	r3
    932c:	2000      	movs	r0, #0
    932e:	bd08      	pop	{r3, pc}
    9330:	2000019c 	.word	0x2000019c

00009334 <CC_PalMutexDestroy>:
    9334:	b508      	push	{r3, lr}
    9336:	4b03      	ldr	r3, [pc, #12]	; (9344 <CC_PalMutexDestroy+0x10>)
    9338:	6802      	ldr	r2, [r0, #0]
    933a:	685b      	ldr	r3, [r3, #4]
    933c:	6810      	ldr	r0, [r2, #0]
    933e:	4798      	blx	r3
    9340:	2000      	movs	r0, #0
    9342:	bd08      	pop	{r3, pc}
    9344:	2000019c 	.word	0x2000019c

00009348 <CC_PalPowerSaveModeInit>:
    9348:	b570      	push	{r4, r5, r6, lr}
    934a:	4c09      	ldr	r4, [pc, #36]	; (9370 <CC_PalPowerSaveModeInit+0x28>)
    934c:	4d09      	ldr	r5, [pc, #36]	; (9374 <CC_PalPowerSaveModeInit+0x2c>)
    934e:	6920      	ldr	r0, [r4, #16]
    9350:	68ab      	ldr	r3, [r5, #8]
    9352:	4798      	blx	r3
    9354:	b118      	cbz	r0, 935e <CC_PalPowerSaveModeInit+0x16>
    9356:	4b08      	ldr	r3, [pc, #32]	; (9378 <CC_PalPowerSaveModeInit+0x30>)
    9358:	4808      	ldr	r0, [pc, #32]	; (937c <CC_PalPowerSaveModeInit+0x34>)
    935a:	685b      	ldr	r3, [r3, #4]
    935c:	4798      	blx	r3
    935e:	4a08      	ldr	r2, [pc, #32]	; (9380 <CC_PalPowerSaveModeInit+0x38>)
    9360:	68eb      	ldr	r3, [r5, #12]
    9362:	6920      	ldr	r0, [r4, #16]
    9364:	2100      	movs	r1, #0
    9366:	6011      	str	r1, [r2, #0]
    9368:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    936c:	4718      	bx	r3
    936e:	bf00      	nop
    9370:	200001ac 	.word	0x200001ac
    9374:	2000019c 	.word	0x2000019c
    9378:	2000018c 	.word	0x2000018c
    937c:	0000a51c 	.word	0x0000a51c
    9380:	20000d20 	.word	0x20000d20

00009384 <CC_PalPowerSaveModeSelect>:
    9384:	b570      	push	{r4, r5, r6, lr}
    9386:	4d1a      	ldr	r5, [pc, #104]	; (93f0 <CC_PalPowerSaveModeSelect+0x6c>)
    9388:	4e1a      	ldr	r6, [pc, #104]	; (93f4 <CC_PalPowerSaveModeSelect+0x70>)
    938a:	4604      	mov	r4, r0
    938c:	68b2      	ldr	r2, [r6, #8]
    938e:	6928      	ldr	r0, [r5, #16]
    9390:	4790      	blx	r2
    9392:	b9f0      	cbnz	r0, 93d2 <CC_PalPowerSaveModeSelect+0x4e>
    9394:	b15c      	cbz	r4, 93ae <CC_PalPowerSaveModeSelect+0x2a>
    9396:	4c18      	ldr	r4, [pc, #96]	; (93f8 <CC_PalPowerSaveModeSelect+0x74>)
    9398:	6823      	ldr	r3, [r4, #0]
    939a:	b1ab      	cbz	r3, 93c8 <CC_PalPowerSaveModeSelect+0x44>
    939c:	2b01      	cmp	r3, #1
    939e:	d01a      	beq.n	93d6 <CC_PalPowerSaveModeSelect+0x52>
    93a0:	3b01      	subs	r3, #1
    93a2:	6023      	str	r3, [r4, #0]
    93a4:	6928      	ldr	r0, [r5, #16]
    93a6:	68f3      	ldr	r3, [r6, #12]
    93a8:	4798      	blx	r3
    93aa:	2000      	movs	r0, #0
    93ac:	bd70      	pop	{r4, r5, r6, pc}
    93ae:	4c12      	ldr	r4, [pc, #72]	; (93f8 <CC_PalPowerSaveModeSelect+0x74>)
    93b0:	6821      	ldr	r1, [r4, #0]
    93b2:	b939      	cbnz	r1, 93c4 <CC_PalPowerSaveModeSelect+0x40>
    93b4:	4b11      	ldr	r3, [pc, #68]	; (93fc <CC_PalPowerSaveModeSelect+0x78>)
    93b6:	4a12      	ldr	r2, [pc, #72]	; (9400 <CC_PalPowerSaveModeSelect+0x7c>)
    93b8:	2001      	movs	r0, #1
    93ba:	f8c3 0500 	str.w	r0, [r3, #1280]	; 0x500
    93be:	6813      	ldr	r3, [r2, #0]
    93c0:	2b00      	cmp	r3, #0
    93c2:	d1fc      	bne.n	93be <CC_PalPowerSaveModeSelect+0x3a>
    93c4:	3101      	adds	r1, #1
    93c6:	6021      	str	r1, [r4, #0]
    93c8:	68f3      	ldr	r3, [r6, #12]
    93ca:	6928      	ldr	r0, [r5, #16]
    93cc:	4798      	blx	r3
    93ce:	2000      	movs	r0, #0
    93d0:	bd70      	pop	{r4, r5, r6, pc}
    93d2:	480c      	ldr	r0, [pc, #48]	; (9404 <CC_PalPowerSaveModeSelect+0x80>)
    93d4:	bd70      	pop	{r4, r5, r6, pc}
    93d6:	4a0a      	ldr	r2, [pc, #40]	; (9400 <CC_PalPowerSaveModeSelect+0x7c>)
    93d8:	6813      	ldr	r3, [r2, #0]
    93da:	2b00      	cmp	r3, #0
    93dc:	d1fc      	bne.n	93d8 <CC_PalPowerSaveModeSelect+0x54>
    93de:	4a07      	ldr	r2, [pc, #28]	; (93fc <CC_PalPowerSaveModeSelect+0x78>)
    93e0:	f06f 407e 	mvn.w	r0, #4261412864	; 0xfe000000
    93e4:	f8c2 3500 	str.w	r3, [r2, #1280]	; 0x500
    93e8:	f7ff ff48 	bl	927c <CC_HalMaskInterrupt>
    93ec:	6823      	ldr	r3, [r4, #0]
    93ee:	e7d7      	b.n	93a0 <CC_PalPowerSaveModeSelect+0x1c>
    93f0:	200001ac 	.word	0x200001ac
    93f4:	2000019c 	.word	0x2000019c
    93f8:	20000d20 	.word	0x20000d20
    93fc:	5002a000 	.word	0x5002a000
    9400:	5002b910 	.word	0x5002b910
    9404:	ffff8fe9 	.word	0xffff8fe9

00009408 <assert_post_action>:
	if (k_is_user_context()) {
		k_oops();
	}
#endif

	k_panic();
    9408:	4040      	eors	r0, r0
    940a:	f380 8811 	msr	BASEPRI, r0
    940e:	f04f 0004 	mov.w	r0, #4
    9412:	df02      	svc	2
}
    9414:	4770      	bx	lr

00009416 <encode_uint>:
{
    9416:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    941a:	4699      	mov	r9, r3
	bool upcase = isupper((int)conv->specifier);
    941c:	78d3      	ldrb	r3, [r2, #3]
{
    941e:	4614      	mov	r4, r2
	switch (specifier) {
    9420:	2b6f      	cmp	r3, #111	; 0x6f
	return (int)(((unsigned)(a)-(unsigned)'A') < 26U);
    9422:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
{
    9426:	4606      	mov	r6, r0
    9428:	460f      	mov	r7, r1
    942a:	9201      	str	r2, [sp, #4]
	switch (specifier) {
    942c:	d02d      	beq.n	948a <encode_uint+0x74>
    942e:	d828      	bhi.n	9482 <encode_uint+0x6c>
		return 16;
    9430:	2b58      	cmp	r3, #88	; 0x58
    9432:	bf14      	ite	ne
    9434:	250a      	movne	r5, #10
    9436:	2510      	moveq	r5, #16
	char *bp = bps + (bpe - bps);
    9438:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
		unsigned int lsv = (unsigned int)(value % radix);
    943c:	46aa      	mov	sl, r5
    943e:	f04f 0b00 	mov.w	fp, #0
    9442:	4652      	mov	r2, sl
    9444:	465b      	mov	r3, fp
    9446:	4630      	mov	r0, r6
    9448:	4639      	mov	r1, r7
    944a:	f7f7 fc31 	bl	cb0 <__aeabi_uldivmod>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    944e:	2a09      	cmp	r2, #9
    9450:	b2d3      	uxtb	r3, r2
    9452:	d81f      	bhi.n	9494 <encode_uint+0x7e>
    9454:	3330      	adds	r3, #48	; 0x30
	} while ((value != 0) && (bps < bp));
    9456:	455f      	cmp	r7, fp
		*--bp = (lsv <= 9) ? ('0' + lsv)
    9458:	b2db      	uxtb	r3, r3
	} while ((value != 0) && (bps < bp));
    945a:	bf08      	it	eq
    945c:	4556      	cmpeq	r6, sl
		*--bp = (lsv <= 9) ? ('0' + lsv)
    945e:	f808 3d01 	strb.w	r3, [r8, #-1]!
	} while ((value != 0) && (bps < bp));
    9462:	d301      	bcc.n	9468 <encode_uint+0x52>
    9464:	45c8      	cmp	r8, r9
    9466:	d812      	bhi.n	948e <encode_uint+0x78>
	if (conv->flag_hash) {
    9468:	7823      	ldrb	r3, [r4, #0]
    946a:	069b      	lsls	r3, r3, #26
    946c:	d505      	bpl.n	947a <encode_uint+0x64>
		if (radix == 8) {
    946e:	2d08      	cmp	r5, #8
    9470:	d116      	bne.n	94a0 <encode_uint+0x8a>
			conv->altform_0 = true;
    9472:	78a3      	ldrb	r3, [r4, #2]
    9474:	f043 0308 	orr.w	r3, r3, #8
			conv->altform_0c = true;
    9478:	70a3      	strb	r3, [r4, #2]
}
    947a:	4640      	mov	r0, r8
    947c:	b003      	add	sp, #12
    947e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	switch (specifier) {
    9482:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
		return 16;
    9486:	2b70      	cmp	r3, #112	; 0x70
    9488:	e7d3      	b.n	9432 <encode_uint+0x1c>
	switch (specifier) {
    948a:	2508      	movs	r5, #8
    948c:	e7d4      	b.n	9438 <encode_uint+0x22>
		value /= radix;
    948e:	4606      	mov	r6, r0
    9490:	460f      	mov	r7, r1
    9492:	e7d6      	b.n	9442 <encode_uint+0x2c>
		*--bp = (lsv <= 9) ? ('0' + lsv)
    9494:	9a01      	ldr	r2, [sp, #4]
    9496:	2a19      	cmp	r2, #25
    9498:	bf94      	ite	ls
    949a:	3337      	addls	r3, #55	; 0x37
    949c:	3357      	addhi	r3, #87	; 0x57
    949e:	e7da      	b.n	9456 <encode_uint+0x40>
		} else if (radix == 16) {
    94a0:	2d10      	cmp	r5, #16
    94a2:	d1ea      	bne.n	947a <encode_uint+0x64>
			conv->altform_0c = true;
    94a4:	78a3      	ldrb	r3, [r4, #2]
    94a6:	f043 0310 	orr.w	r3, r3, #16
    94aa:	e7e5      	b.n	9478 <encode_uint+0x62>

000094ac <outs>:
{
    94ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    94b0:	4607      	mov	r7, r0
    94b2:	4688      	mov	r8, r1
    94b4:	4615      	mov	r5, r2
    94b6:	461e      	mov	r6, r3
	while ((sp < ep) || ((ep == NULL) && *sp)) {
    94b8:	4614      	mov	r4, r2
    94ba:	42b4      	cmp	r4, r6
    94bc:	eba4 0005 	sub.w	r0, r4, r5
    94c0:	d302      	bcc.n	94c8 <outs+0x1c>
    94c2:	b93e      	cbnz	r6, 94d4 <outs+0x28>
    94c4:	7823      	ldrb	r3, [r4, #0]
    94c6:	b12b      	cbz	r3, 94d4 <outs+0x28>
		int rc = out((int)*sp++, ctx);
    94c8:	f814 0b01 	ldrb.w	r0, [r4], #1
    94cc:	4641      	mov	r1, r8
    94ce:	47b8      	blx	r7
		if (rc < 0) {
    94d0:	2800      	cmp	r0, #0
    94d2:	daf2      	bge.n	94ba <outs+0xe>
}
    94d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

000094d8 <_ConfigAbsSyms>:
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_DISASSEMBLY, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_OUTPUT_PRINT_MEMORY_USAGE, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_BUILD_OUTPUT_BIN, 1);
GEN_ABSOLUTE_SYM_KCONFIG(CONFIG_COMPAT_INCLUDES, 1);

GEN_ABS_SYM_END
    94d8:	4770      	bx	lr

000094da <chunk_size>:
		return ((uint16_t *)cmem)[f];
    94da:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
    94de:	8840      	ldrh	r0, [r0, #2]
}
    94e0:	0840      	lsrs	r0, r0, #1
    94e2:	4770      	bx	lr

000094e4 <free_list_add>:
{
    94e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    94e6:	4603      	mov	r3, r0
    94e8:	460c      	mov	r4, r1
		int bidx = bucket_idx(h, chunk_size(h, c));
    94ea:	f7ff fff6 	bl	94da <chunk_size>
	return 31 - __builtin_clz(usable_sz);
    94ee:	fab0 f080 	clz	r0, r0
    94f2:	f1c0 001f 	rsb	r0, r0, #31
	if (b->next == 0U) {
    94f6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
    94fa:	00ca      	lsls	r2, r1, #3
    94fc:	f8dc 6010 	ldr.w	r6, [ip, #16]
    9500:	1d17      	adds	r7, r2, #4
    9502:	b28d      	uxth	r5, r1
    9504:	3206      	adds	r2, #6
    9506:	b956      	cbnz	r6, 951e <free_list_add+0x3a>
		h->avail_buckets |= BIT(bidx);
    9508:	2101      	movs	r1, #1
    950a:	fa01 f000 	lsl.w	r0, r1, r0
    950e:	68d9      	ldr	r1, [r3, #12]
    9510:	4301      	orrs	r1, r0
    9512:	60d9      	str	r1, [r3, #12]
		b->next = c;
    9514:	f8cc 4010 	str.w	r4, [ip, #16]
		((uint16_t *)cmem)[f] = val;
    9518:	53dd      	strh	r5, [r3, r7]
    951a:	529d      	strh	r5, [r3, r2]
}
    951c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	void *cmem = &buf[c];
    951e:	00f1      	lsls	r1, r6, #3
		return ((uint16_t *)cmem)[f];
    9520:	3104      	adds	r1, #4
    9522:	5a58      	ldrh	r0, [r3, r1]
		((uint16_t *)cmem)[f] = val;
    9524:	53d8      	strh	r0, [r3, r7]
    9526:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    952a:	529e      	strh	r6, [r3, r2]
    952c:	80c5      	strh	r5, [r0, #6]
    952e:	525d      	strh	r5, [r3, r1]
    9530:	e7f4      	b.n	951c <free_list_add+0x38>

00009532 <free_list_remove_bidx>:
{
    9532:	b510      	push	{r4, lr}
		return ((uint16_t *)cmem)[f];
    9534:	eb00 04c1 	add.w	r4, r0, r1, lsl #3
    9538:	88e3      	ldrh	r3, [r4, #6]
	if (next_free_chunk(h, c) == c) {
    953a:	4299      	cmp	r1, r3
    953c:	f102 0104 	add.w	r1, r2, #4
    9540:	d10a      	bne.n	9558 <free_list_remove_bidx+0x26>
		h->avail_buckets &= ~BIT(bidx);
    9542:	2301      	movs	r3, #1
    9544:	fa03 f202 	lsl.w	r2, r3, r2
    9548:	68c3      	ldr	r3, [r0, #12]
    954a:	ea23 0302 	bic.w	r3, r3, r2
    954e:	60c3      	str	r3, [r0, #12]
		b->next = 0;
    9550:	2300      	movs	r3, #0
    9552:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
}
    9556:	bd10      	pop	{r4, pc}
    9558:	88a2      	ldrh	r2, [r4, #4]
		b->next = second;
    955a:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
		((uint16_t *)cmem)[f] = val;
    955e:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
    9562:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
    9566:	80cb      	strh	r3, [r1, #6]
    9568:	8082      	strh	r2, [r0, #4]
}
    956a:	e7f4      	b.n	9556 <free_list_remove_bidx+0x24>

0000956c <free_list_remove>:
{
    956c:	b510      	push	{r4, lr}
    956e:	4603      	mov	r3, r0
		int bidx = bucket_idx(h, chunk_size(h, c));
    9570:	f7ff ffb3 	bl	94da <chunk_size>
	return 31 - __builtin_clz(usable_sz);
    9574:	fab0 f280 	clz	r2, r0
}
    9578:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		free_list_remove_bidx(h, c, bidx);
    957c:	f1c2 021f 	rsb	r2, r2, #31
    9580:	4618      	mov	r0, r3
    9582:	f7ff bfd6 	b.w	9532 <free_list_remove_bidx>

00009586 <alloc_chunk>:
{
    9586:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    958a:	fab1 f581 	clz	r5, r1
    958e:	f1c5 091f 	rsb	r9, r5, #31
	if (b->next) {
    9592:	eb00 0789 	add.w	r7, r0, r9, lsl #2
{
    9596:	4603      	mov	r3, r0
	if (b->next) {
    9598:	693a      	ldr	r2, [r7, #16]
{
    959a:	460e      	mov	r6, r1
	if (b->next) {
    959c:	b1ca      	cbz	r2, 95d2 <alloc_chunk+0x4c>
    959e:	f04f 0803 	mov.w	r8, #3
			chunkid_t c = b->next;
    95a2:	693c      	ldr	r4, [r7, #16]
			if (chunk_size(h, c) >= sz) {
    95a4:	4618      	mov	r0, r3
    95a6:	4621      	mov	r1, r4
    95a8:	f7ff ff97 	bl	94da <chunk_size>
    95ac:	42b0      	cmp	r0, r6
    95ae:	d307      	bcc.n	95c0 <alloc_chunk+0x3a>
				free_list_remove_bidx(h, c, bi);
    95b0:	464a      	mov	r2, r9
		free_list_remove_bidx(h, c, minbucket);
    95b2:	4621      	mov	r1, r4
    95b4:	4618      	mov	r0, r3
    95b6:	f7ff ffbc 	bl	9532 <free_list_remove_bidx>
}
    95ba:	4620      	mov	r0, r4
    95bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ((uint16_t *)cmem)[f];
    95c0:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
		} while (--i && b->next != first);
    95c4:	f1b8 0801 	subs.w	r8, r8, #1
    95c8:	88e1      	ldrh	r1, [r4, #6]
			b->next = next_free_chunk(h, c);
    95ca:	6139      	str	r1, [r7, #16]
		} while (--i && b->next != first);
    95cc:	d001      	beq.n	95d2 <alloc_chunk+0x4c>
    95ce:	428a      	cmp	r2, r1
    95d0:	d1e7      	bne.n	95a2 <alloc_chunk+0x1c>
	uint32_t bmask = h->avail_buckets & ~BIT_MASK(bi + 1);
    95d2:	68d9      	ldr	r1, [r3, #12]
    95d4:	f1c5 0520 	rsb	r5, r5, #32
    95d8:	f04f 34ff 	mov.w	r4, #4294967295
    95dc:	40ac      	lsls	r4, r5
	if (bmask != 0U) {
    95de:	400c      	ands	r4, r1
    95e0:	d0eb      	beq.n	95ba <alloc_chunk+0x34>
		int minbucket = __builtin_ctz(bmask);
    95e2:	fa94 f2a4 	rbit	r2, r4
    95e6:	fab2 f282 	clz	r2, r2
		chunkid_t c = h->buckets[minbucket].next;
    95ea:	1d11      	adds	r1, r2, #4
    95ec:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
    95f0:	e7df      	b.n	95b2 <alloc_chunk+0x2c>

000095f2 <merge_chunks>:
{
    95f2:	b538      	push	{r3, r4, r5, lr}
    95f4:	4603      	mov	r3, r0
    95f6:	460d      	mov	r5, r1
	chunksz_t newsz = chunk_size(h, lc) + chunk_size(h, rc);
    95f8:	f7ff ff6f 	bl	94da <chunk_size>
    95fc:	4611      	mov	r1, r2
    95fe:	4604      	mov	r4, r0
    9600:	4618      	mov	r0, r3
    9602:	f7ff ff6a 	bl	94da <chunk_size>
    9606:	4404      	add	r4, r0
		((uint16_t *)cmem)[f] = val;
    9608:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    960c:	0061      	lsls	r1, r4, #1
		((uint16_t *)cmem)[f] = val;
    960e:	8069      	strh	r1, [r5, #2]
	return c + chunk_size(h, c);
    9610:	4618      	mov	r0, r3
    9612:	4611      	mov	r1, r2
    9614:	f7ff ff61 	bl	94da <chunk_size>
	void *cmem = &buf[c];
    9618:	4402      	add	r2, r0
		((uint16_t *)cmem)[f] = val;
    961a:	f823 4032 	strh.w	r4, [r3, r2, lsl #3]
}
    961e:	bd38      	pop	{r3, r4, r5, pc}

00009620 <split_chunks>:
{
    9620:	b538      	push	{r3, r4, r5, lr}
    9622:	4603      	mov	r3, r0
    9624:	460c      	mov	r4, r1
	chunksz_t sz0 = chunk_size(h, lc);
    9626:	f7ff ff58 	bl	94da <chunk_size>
	chunksz_t lsz = rc - lc;
    962a:	1a51      	subs	r1, r2, r1
	chunksz_t rsz = sz0 - lsz;
    962c:	1aa5      	subs	r5, r4, r2
    962e:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
    9632:	4405      	add	r5, r0
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    9634:	0048      	lsls	r0, r1, #1
		((uint16_t *)cmem)[f] = val;
    9636:	8060      	strh	r0, [r4, #2]
    9638:	eb03 00c2 	add.w	r0, r3, r2, lsl #3
	chunk_set(h, c, SIZE_AND_USED, size << 1);
    963c:	006c      	lsls	r4, r5, #1
		((uint16_t *)cmem)[f] = val;
    963e:	8044      	strh	r4, [r0, #2]
    9640:	f823 1032 	strh.w	r1, [r3, r2, lsl #3]
	return c + chunk_size(h, c);
    9644:	4618      	mov	r0, r3
    9646:	4611      	mov	r1, r2
    9648:	f7ff ff47 	bl	94da <chunk_size>
	void *cmem = &buf[c];
    964c:	4402      	add	r2, r0
		((uint16_t *)cmem)[f] = val;
    964e:	f823 5032 	strh.w	r5, [r3, r2, lsl #3]
}
    9652:	bd38      	pop	{r3, r4, r5, pc}

00009654 <free_chunk>:
{
    9654:	b538      	push	{r3, r4, r5, lr}
    9656:	4605      	mov	r5, r0
    9658:	460c      	mov	r4, r1
	return c + chunk_size(h, c);
    965a:	f7ff ff3e 	bl	94da <chunk_size>
    965e:	4401      	add	r1, r0
		return ((uint16_t *)cmem)[f];
    9660:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
    9664:	789b      	ldrb	r3, [r3, #2]
	if (!chunk_used(h, right_chunk(h, c))) {
    9666:	07da      	lsls	r2, r3, #31
    9668:	d40a      	bmi.n	9680 <free_chunk+0x2c>
		free_list_remove(h, right_chunk(h, c));
    966a:	4628      	mov	r0, r5
    966c:	f7ff ff7e 	bl	956c <free_list_remove>
	return c + chunk_size(h, c);
    9670:	4621      	mov	r1, r4
    9672:	4628      	mov	r0, r5
    9674:	f7ff ff31 	bl	94da <chunk_size>
		merge_chunks(h, c, right_chunk(h, c));
    9678:	1822      	adds	r2, r4, r0
    967a:	4628      	mov	r0, r5
    967c:	f7ff ffb9 	bl	95f2 <merge_chunks>
		return ((uint16_t *)cmem)[f];
    9680:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
    9684:	1a61      	subs	r1, r4, r1
		return ((uint16_t *)cmem)[f];
    9686:	eb05 03c1 	add.w	r3, r5, r1, lsl #3
	return chunk_field(h, c, SIZE_AND_USED) & 1U;
    968a:	789b      	ldrb	r3, [r3, #2]
	if (!chunk_used(h, left_chunk(h, c))) {
    968c:	07db      	lsls	r3, r3, #31
    968e:	d40c      	bmi.n	96aa <free_chunk+0x56>
		free_list_remove(h, left_chunk(h, c));
    9690:	4628      	mov	r0, r5
    9692:	f7ff ff6b 	bl	956c <free_list_remove>
		return ((uint16_t *)cmem)[f];
    9696:	f835 1034 	ldrh.w	r1, [r5, r4, lsl #3]
		merge_chunks(h, left_chunk(h, c), c);
    969a:	4622      	mov	r2, r4
    969c:	1a61      	subs	r1, r4, r1
    969e:	4628      	mov	r0, r5
    96a0:	f7ff ffa7 	bl	95f2 <merge_chunks>
    96a4:	f835 3034 	ldrh.w	r3, [r5, r4, lsl #3]
	return c - chunk_field(h, c, LEFT_SIZE);
    96a8:	1ae4      	subs	r4, r4, r3
	free_list_add(h, c);
    96aa:	4621      	mov	r1, r4
    96ac:	4628      	mov	r0, r5
}
    96ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	free_list_add(h, c);
    96b2:	f7ff bf17 	b.w	94e4 <free_list_add>

000096b6 <sys_heap_alloc>:
{
    96b6:	b570      	push	{r4, r5, r6, lr}
	struct z_heap *h = heap->heap;
    96b8:	6805      	ldr	r5, [r0, #0]
	if (bytes == 0U || size_too_big(h, bytes)) {
    96ba:	b909      	cbnz	r1, 96c0 <sys_heap_alloc+0xa>
		return NULL;
    96bc:	2000      	movs	r0, #0
}
    96be:	bd70      	pop	{r4, r5, r6, pc}
	if (bytes == 0U || size_too_big(h, bytes)) {
    96c0:	68ab      	ldr	r3, [r5, #8]
    96c2:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    96c6:	d9f9      	bls.n	96bc <sys_heap_alloc+0x6>
	return (bytes + CHUNK_UNIT - 1U) / CHUNK_UNIT;
    96c8:	310b      	adds	r1, #11
    96ca:	08cc      	lsrs	r4, r1, #3
	chunkid_t c = alloc_chunk(h, chunk_sz);
    96cc:	4621      	mov	r1, r4
    96ce:	4628      	mov	r0, r5
    96d0:	f7ff ff59 	bl	9586 <alloc_chunk>
	if (c == 0U) {
    96d4:	4606      	mov	r6, r0
    96d6:	2800      	cmp	r0, #0
    96d8:	d0f0      	beq.n	96bc <sys_heap_alloc+0x6>
	if (chunk_size(h, c) > chunk_sz) {
    96da:	4601      	mov	r1, r0
    96dc:	4628      	mov	r0, r5
    96de:	f7ff fefc 	bl	94da <chunk_size>
    96e2:	42a0      	cmp	r0, r4
    96e4:	d908      	bls.n	96f8 <sys_heap_alloc+0x42>
		split_chunks(h, c, c + chunk_sz);
    96e6:	4434      	add	r4, r6
    96e8:	4628      	mov	r0, r5
    96ea:	4622      	mov	r2, r4
    96ec:	f7ff ff98 	bl	9620 <split_chunks>
		free_list_add(h, c + chunk_sz);
    96f0:	4621      	mov	r1, r4
    96f2:	4628      	mov	r0, r5
    96f4:	f7ff fef6 	bl	94e4 <free_list_add>
	void *cmem = &buf[c];
    96f8:	eb05 02c6 	add.w	r2, r5, r6, lsl #3
	uint8_t *ret = ((uint8_t *)&buf[c]) + chunk_header_bytes(h);
    96fc:	4610      	mov	r0, r2
			((uint16_t *)cmem)[SIZE_AND_USED] |= 1U;
    96fe:	8853      	ldrh	r3, [r2, #2]
    9700:	f043 0301 	orr.w	r3, r3, #1
    9704:	8053      	strh	r3, [r2, #2]
    9706:	3004      	adds	r0, #4
	return chunk_mem(h, c);
    9708:	e7d9      	b.n	96be <sys_heap_alloc+0x8>

0000970a <sys_notify_validate>:
	if (notify == NULL) {
    970a:	4603      	mov	r3, r0
    970c:	b140      	cbz	r0, 9720 <sys_notify_validate+0x16>
	uint32_t method = notify->flags >> SYS_NOTIFY_METHOD_POS;
    970e:	6842      	ldr	r2, [r0, #4]
	return method & SYS_NOTIFY_METHOD_MASK;
    9710:	f002 0203 	and.w	r2, r2, #3
	switch (sys_notify_get_method(notify)) {
    9714:	2a02      	cmp	r2, #2
    9716:	d006      	beq.n	9726 <sys_notify_validate+0x1c>
    9718:	2a03      	cmp	r2, #3
    971a:	d004      	beq.n	9726 <sys_notify_validate+0x1c>
    971c:	2a01      	cmp	r2, #1
    971e:	d005      	beq.n	972c <sys_notify_validate+0x22>
		return -EINVAL;
    9720:	f06f 0015 	mvn.w	r0, #21
}
    9724:	4770      	bx	lr
		if (notify->method.signal == NULL) {
    9726:	681a      	ldr	r2, [r3, #0]
    9728:	2a00      	cmp	r2, #0
    972a:	d0f9      	beq.n	9720 <sys_notify_validate+0x16>
		notify->result = 0;
    972c:	2000      	movs	r0, #0
    972e:	6098      	str	r0, [r3, #8]
    9730:	4770      	bx	lr

00009732 <abort_function>:
{
    9732:	b508      	push	{r3, lr}
	sys_reboot(SYS_REBOOT_WARM);
    9734:	2000      	movs	r0, #0
    9736:	f7f9 f87b 	bl	2830 <sys_reboot>

0000973a <process_recheck>:
	uint32_t state = mgr->flags & ONOFF_STATE_MASK;
    973a:	8b83      	ldrh	r3, [r0, #28]
	if ((state == ONOFF_STATE_OFF)
    973c:	f013 0307 	ands.w	r3, r3, #7
    9740:	d105      	bne.n	974e <process_recheck+0x14>
	    && !sys_slist_is_empty(&mgr->clients)) {
    9742:	6803      	ldr	r3, [r0, #0]
    9744:	2b00      	cmp	r3, #0
		evt = EVT_START;
    9746:	bf0c      	ite	eq
    9748:	2000      	moveq	r0, #0
    974a:	2003      	movne	r0, #3
    974c:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ON)
    974e:	2b02      	cmp	r3, #2
    9750:	d105      	bne.n	975e <process_recheck+0x24>
		   && (mgr->refs == 0U)) {
    9752:	8bc3      	ldrh	r3, [r0, #30]
    9754:	2b00      	cmp	r3, #0
		evt = EVT_STOP;
    9756:	bf14      	ite	ne
    9758:	2000      	movne	r0, #0
    975a:	2004      	moveq	r0, #4
    975c:	4770      	bx	lr
	} else if ((state == ONOFF_STATE_ERROR)
    975e:	2b01      	cmp	r3, #1
    9760:	d105      	bne.n	976e <process_recheck+0x34>
		   && !sys_slist_is_empty(&mgr->clients)) {
    9762:	6803      	ldr	r3, [r0, #0]
    9764:	2b00      	cmp	r3, #0
		evt = EVT_RESET;
    9766:	bf0c      	ite	eq
    9768:	2000      	moveq	r0, #0
    976a:	2005      	movne	r0, #5
    976c:	4770      	bx	lr
	int evt = EVT_NOP;
    976e:	2000      	movs	r0, #0
}
    9770:	4770      	bx	lr

00009772 <notify_one>:
{
    9772:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    9776:	460d      	mov	r5, r1
    9778:	4607      	mov	r7, r0
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    977a:	4619      	mov	r1, r3
    977c:	1d28      	adds	r0, r5, #4
{
    977e:	4690      	mov	r8, r2
    9780:	461e      	mov	r6, r3
		(onoff_client_callback)sys_notify_finalize(&cli->notify, res);
    9782:	f7f8 fb35 	bl	1df0 <sys_notify_finalize>
	if (cb) {
    9786:	4604      	mov	r4, r0
    9788:	b138      	cbz	r0, 979a <notify_one+0x28>
		cb(mgr, cli, state, res);
    978a:	4633      	mov	r3, r6
    978c:	4642      	mov	r2, r8
    978e:	4629      	mov	r1, r5
    9790:	4638      	mov	r0, r7
    9792:	46a4      	mov	ip, r4
}
    9794:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		cb(mgr, cli, state, res);
    9798:	4760      	bx	ip
}
    979a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0000979e <validate_args>:
{
    979e:	b510      	push	{r4, lr}
    97a0:	460c      	mov	r4, r1
	if ((mgr == NULL) || (cli == NULL)) {
    97a2:	b140      	cbz	r0, 97b6 <validate_args+0x18>
    97a4:	b139      	cbz	r1, 97b6 <validate_args+0x18>
	int rv = sys_notify_validate(&cli->notify);
    97a6:	1d08      	adds	r0, r1, #4
    97a8:	f7ff ffaf 	bl	970a <sys_notify_validate>
	if ((rv == 0)
    97ac:	b928      	cbnz	r0, 97ba <validate_args+0x1c>
	    && ((cli->notify.flags
    97ae:	68a3      	ldr	r3, [r4, #8]
    97b0:	f033 0303 	bics.w	r3, r3, #3
    97b4:	d001      	beq.n	97ba <validate_args+0x1c>
		rv = -EINVAL;
    97b6:	f06f 0015 	mvn.w	r0, #21
}
    97ba:	bd10      	pop	{r4, pc}

000097bc <onoff_manager_init>:
{
    97bc:	b538      	push	{r3, r4, r5, lr}
    97be:	460c      	mov	r4, r1
	if ((mgr == NULL)
    97c0:	4605      	mov	r5, r0
    97c2:	b158      	cbz	r0, 97dc <onoff_manager_init+0x20>
	    || (transitions == NULL)
    97c4:	b151      	cbz	r1, 97dc <onoff_manager_init+0x20>
	    || (transitions->start == NULL)
    97c6:	680b      	ldr	r3, [r1, #0]
    97c8:	b143      	cbz	r3, 97dc <onoff_manager_init+0x20>
	    || (transitions->stop == NULL)) {
    97ca:	684b      	ldr	r3, [r1, #4]
    97cc:	b133      	cbz	r3, 97dc <onoff_manager_init+0x20>
	*mgr = (struct onoff_manager)ONOFF_MANAGER_INITIALIZER(transitions);
    97ce:	2220      	movs	r2, #32
    97d0:	2100      	movs	r1, #0
    97d2:	f000 f869 	bl	98a8 <memset>
    97d6:	612c      	str	r4, [r5, #16]
	return 0;
    97d8:	2000      	movs	r0, #0
}
    97da:	bd38      	pop	{r3, r4, r5, pc}
		return -EINVAL;
    97dc:	f06f 0015 	mvn.w	r0, #21
    97e0:	e7fb      	b.n	97da <onoff_manager_init+0x1e>

000097e2 <arch_printk_char_out>:
}
    97e2:	2000      	movs	r0, #0
    97e4:	4770      	bx	lr

000097e6 <printk>:
 *
 * @return N/A
 */

void printk(const char *fmt, ...)
{
    97e6:	b40f      	push	{r0, r1, r2, r3}
    97e8:	b507      	push	{r0, r1, r2, lr}
    97ea:	a904      	add	r1, sp, #16
    97ec:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list ap;

	va_start(ap, fmt);
    97f0:	9101      	str	r1, [sp, #4]

	if (IS_ENABLED(CONFIG_LOG_PRINTK)) {
		log_printk(fmt, ap);
	} else {
		vprintk(fmt, ap);
    97f2:	f7f9 f80f 	bl	2814 <vprintk>
	}
	va_end(ap);
}
    97f6:	b003      	add	sp, #12
    97f8:	f85d eb04 	ldr.w	lr, [sp], #4
    97fc:	b004      	add	sp, #16
    97fe:	4770      	bx	lr

00009800 <pm_policy_next_state>:
		}
	}

error:
	LOG_DBG("No suitable power state found for cpu: %d!", cpu);
	return (struct pm_state_info){PM_STATE_ACTIVE, 0, 0};
    9800:	2200      	movs	r2, #0
    9802:	e9c0 2200 	strd	r2, r2, [r0]
    9806:	6082      	str	r2, [r0, #8]
}
    9808:	4770      	bx	lr

0000980a <z_thread_entry>:
 * This routine does not return, and is marked as such so the compiler won't
 * generate preamble code that is only used by functions that actually return.
 */
FUNC_NORETURN void z_thread_entry(k_thread_entry_t entry,
				 void *p1, void *p2, void *p3)
{
    980a:	4604      	mov	r4, r0
    980c:	b508      	push	{r3, lr}
    980e:	4608      	mov	r0, r1
    9810:	4611      	mov	r1, r2
#ifdef CONFIG_THREAD_LOCAL_STORAGE
	z_tls_current = z_current_get();
#endif
	entry(p1, p2, p3);
    9812:	461a      	mov	r2, r3
    9814:	47a0      	blx	r4
	return z_impl_z_current_get();
    9816:	f7fe f869 	bl	78ec <z_impl_z_current_get>
	z_impl_k_thread_abort(thread);
    981a:	f7f9 fb45 	bl	2ea8 <z_impl_k_thread_abort>

0000981e <z_arm_fatal_error>:
{

	if (esf != NULL) {
		esf_dump(esf);
	}
	z_fatal_error(reason, esf);
    981e:	f7fc b99f 	b.w	5b60 <z_fatal_error>

00009822 <z_do_kernel_oops>:
 *   fault handler will executed insted of the SVC.
 *
 * @param esf exception frame
 */
void z_do_kernel_oops(const z_arch_esf_t *esf)
{
    9822:	4601      	mov	r1, r0
	z_fatal_error(reason, esf);
    9824:	6800      	ldr	r0, [r0, #0]
    9826:	f7fc b99b 	b.w	5b60 <z_fatal_error>

0000982a <z_irq_spurious>:
 */
void z_irq_spurious(const void *unused)
{
	ARG_UNUSED(unused);

	z_arm_fatal_error(K_ERR_SPURIOUS_IRQ, NULL);
    982a:	2100      	movs	r1, #0
    982c:	2001      	movs	r0, #1
    982e:	f7ff bff6 	b.w	981e <z_arm_fatal_error>

00009832 <z_arm_nmi>:
 *
 * @return N/A
 */

void z_arm_nmi(void)
{
    9832:	b508      	push	{r3, lr}
	handler();
    9834:	f7f9 f84e 	bl	28d4 <z_SysNmiOnReset>
	z_arm_int_exit();
}
    9838:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	z_arm_int_exit();
    983c:	f7f9 b95c 	b.w	2af8 <z_arm_exc_exit>

00009840 <_stdout_hook_default>:
}
    9840:	f04f 30ff 	mov.w	r0, #4294967295
    9844:	4770      	bx	lr

00009846 <strcpy>:

char *strcpy(char *ZRESTRICT d, const char *ZRESTRICT s)
{
	char *dest = d;

	while (*s != '\0') {
    9846:	3901      	subs	r1, #1
    9848:	4603      	mov	r3, r0
    984a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
    984e:	b90a      	cbnz	r2, 9854 <strcpy+0xe>
		*d = *s;
		d++;
		s++;
	}

	*d = '\0';
    9850:	701a      	strb	r2, [r3, #0]

	return dest;
}
    9852:	4770      	bx	lr
		*d = *s;
    9854:	f803 2b01 	strb.w	r2, [r3], #1
		s++;
    9858:	e7f7      	b.n	984a <strcpy+0x4>

0000985a <strlen>:
 *
 * @return number of bytes in string <s>
 */

size_t strlen(const char *s)
{
    985a:	4603      	mov	r3, r0
	size_t n = 0;
    985c:	2000      	movs	r0, #0

	while (*s != '\0') {
    985e:	5c1a      	ldrb	r2, [r3, r0]
    9860:	b902      	cbnz	r2, 9864 <strlen+0xa>
		s++;
		n++;
	}

	return n;
}
    9862:	4770      	bx	lr
		n++;
    9864:	3001      	adds	r0, #1
    9866:	e7fa      	b.n	985e <strlen+0x4>

00009868 <strnlen>:
 *
 * @return number of bytes in fixed-size string <s>
 */

size_t strnlen(const char *s, size_t maxlen)
{
    9868:	4603      	mov	r3, r0
	size_t n = 0;
    986a:	2000      	movs	r0, #0

	while (*s != '\0' && n < maxlen) {
    986c:	5c1a      	ldrb	r2, [r3, r0]
    986e:	b10a      	cbz	r2, 9874 <strnlen+0xc>
    9870:	4288      	cmp	r0, r1
    9872:	d100      	bne.n	9876 <strnlen+0xe>
		s++;
		n++;
	}

	return n;
}
    9874:	4770      	bx	lr
		n++;
    9876:	3001      	adds	r0, #1
    9878:	e7f8      	b.n	986c <strnlen+0x4>

0000987a <strcmp>:
 * @return negative # if <s1> < <s2>, 0 if <s1> == <s2>, else positive #
 */

int strcmp(const char *s1, const char *s2)
{
	while ((*s1 == *s2) && (*s1 != '\0')) {
    987a:	1e43      	subs	r3, r0, #1
    987c:	3901      	subs	r1, #1
    987e:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    9882:	f811 0f01 	ldrb.w	r0, [r1, #1]!
    9886:	4282      	cmp	r2, r0
    9888:	d101      	bne.n	988e <strcmp+0x14>
    988a:	2a00      	cmp	r2, #0
    988c:	d1f7      	bne.n	987e <strcmp+0x4>
		s1++;
		s2++;
	}

	return *s1 - *s2;
}
    988e:	1a10      	subs	r0, r2, r0
    9890:	4770      	bx	lr

00009892 <memcpy>:
 *
 * @return pointer to start of destination buffer
 */

void *memcpy(void *ZRESTRICT d, const void *ZRESTRICT s, size_t n)
{
    9892:	b510      	push	{r4, lr}
    9894:	1e43      	subs	r3, r0, #1
    9896:	440a      	add	r2, r1
	}
#endif

	/* do byte-sized copying until finished */

	while (n > 0) {
    9898:	4291      	cmp	r1, r2
    989a:	d100      	bne.n	989e <memcpy+0xc>
		*(d_byte++) = *(s_byte++);
		n--;
	}

	return d;
}
    989c:	bd10      	pop	{r4, pc}
		*(d_byte++) = *(s_byte++);
    989e:	f811 4b01 	ldrb.w	r4, [r1], #1
    98a2:	f803 4f01 	strb.w	r4, [r3, #1]!
		n--;
    98a6:	e7f7      	b.n	9898 <memcpy+0x6>

000098a8 <memset>:
void *memset(void *buf, int c, size_t n)
{
	/* do byte-sized initialization until word-aligned or finished */

	unsigned char *d_byte = (unsigned char *)buf;
	unsigned char c_byte = (unsigned char)c;
    98a8:	b2c9      	uxtb	r1, r1
	/* do byte-sized initialization until finished */

	d_byte = (unsigned char *)d_word;
#endif

	while (n > 0) {
    98aa:	4402      	add	r2, r0
	unsigned char *d_byte = (unsigned char *)buf;
    98ac:	4603      	mov	r3, r0
	while (n > 0) {
    98ae:	4293      	cmp	r3, r2
    98b0:	d100      	bne.n	98b4 <memset+0xc>
		*(d_byte++) = c_byte;
		n--;
	}

	return buf;
}
    98b2:	4770      	bx	lr
		*(d_byte++) = c_byte;
    98b4:	f803 1b01 	strb.w	r1, [r3], #1
		n--;
    98b8:	e7f9      	b.n	98ae <memset+0x6>

000098ba <pm_power_state_set>:
#include <logging/log.h>
LOG_MODULE_DECLARE(soc, CONFIG_SOC_LOG_LEVEL);

/* Invoke Low Power/System Off specific Tasks */
__weak void pm_power_state_set(struct pm_state_info info)
{
    98ba:	b084      	sub	sp, #16
    98bc:	ab04      	add	r3, sp, #16
    98be:	e903 0007 	stmdb	r3, {r0, r1, r2}
	switch (info.state) {
    98c2:	f89d 3004 	ldrb.w	r3, [sp, #4]
    98c6:	2b06      	cmp	r3, #6
    98c8:	d108      	bne.n	98dc <pm_power_state_set+0x22>
    p_reg->SYSTEMOFF = POWER_SYSTEMOFF_SYSTEMOFF_Enter;
    98ca:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
    98ce:	2201      	movs	r2, #1
    98d0:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  __ASM volatile ("dsb 0xF":::"memory");
    98d4:	f3bf 8f4f 	dsb	sy
        __WFE();
    98d8:	bf20      	wfe
    while (true)
    98da:	e7fd      	b.n	98d8 <pm_power_state_set+0x1e>
		break;
	default:
		LOG_DBG("Unsupported power state %u", info.state);
		break;
	}
}
    98dc:	b004      	add	sp, #16
    98de:	4770      	bx	lr

000098e0 <pm_power_state_exit_post_ops>:

/* Handle SOC specific activity after Low Power Mode Exit */
__weak void pm_power_state_exit_post_ops(struct pm_state_info info)
{
    98e0:	b084      	sub	sp, #16
    98e2:	ab04      	add	r3, sp, #16
    98e4:	e903 0007 	stmdb	r3, {r0, r1, r2}
    98e8:	2300      	movs	r3, #0
    98ea:	f383 8811 	msr	BASEPRI, r3
    98ee:	f3bf 8f6f 	isb	sy
	/*
	 * System is now in active mode. Reenable interrupts which were disabled
	 * when OS started idling code.
	 */
	irq_unlock(0);
}
    98f2:	b004      	add	sp, #16
    98f4:	4770      	bx	lr

000098f6 <adc_context_on_timer_expired>:
	return __atomic_fetch_add(target, value, __ATOMIC_SEQ_CST);
    98f6:	f1a0 0308 	sub.w	r3, r0, #8
    98fa:	f3bf 8f5b 	dmb	ish
    98fe:	e853 2f00 	ldrex	r2, [r3]
    9902:	1c51      	adds	r1, r2, #1
    9904:	e843 1c00 	strex	ip, r1, [r3]
    9908:	f1bc 0f00 	cmp.w	ip, #0
    990c:	d1f7      	bne.n	98fe <adc_context_on_timer_expired+0x8>
    990e:	f3bf 8f5b 	dmb	ish
	if (atomic_inc(&ctx->sampling_requested) == 0) {
    9912:	b91a      	cbnz	r2, 991c <adc_context_on_timer_expired+0x26>
		adc_context_start_sampling(ctx);
    9914:	f890 0086 	ldrb.w	r0, [r0, #134]	; 0x86
    9918:	f7f9 bc56 	b.w	31c8 <adc_context_start_sampling.isra.0>
		ctx->status = -EBUSY;
    991c:	f06f 030f 	mvn.w	r3, #15
    9920:	6683      	str	r3, [r0, #104]	; 0x68
}
    9922:	4770      	bx	lr

00009924 <set_starting_state>:
{
    9924:	b510      	push	{r4, lr}
	__asm__ volatile(
    9926:	f04f 0320 	mov.w	r3, #32
    992a:	f3ef 8211 	mrs	r2, BASEPRI
    992e:	f383 8812 	msr	BASEPRI_MAX, r3
    9932:	f3bf 8f6f 	isb	sy
	uint32_t current_ctx = GET_CTX(*flags);
    9936:	6803      	ldr	r3, [r0, #0]
	if ((*flags & (STATUS_MASK)) == CLOCK_CONTROL_STATUS_OFF) {
    9938:	f003 0407 	and.w	r4, r3, #7
    993c:	2c01      	cmp	r4, #1
    993e:	d106      	bne.n	994e <set_starting_state+0x2a>
		*flags = CLOCK_CONTROL_STATUS_STARTING | ctx;
    9940:	6001      	str	r1, [r0, #0]
	int err = 0;
    9942:	2000      	movs	r0, #0
	__asm__ volatile(
    9944:	f382 8811 	msr	BASEPRI, r2
    9948:	f3bf 8f6f 	isb	sy
}
    994c:	bd10      	pop	{r4, pc}
	uint32_t current_ctx = GET_CTX(*flags);
    994e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
	} else if (current_ctx != ctx) {
    9952:	428b      	cmp	r3, r1
		err = -EALREADY;
    9954:	bf14      	ite	ne
    9956:	f04f 30ff 	movne.w	r0, #4294967295
    995a:	f06f 0077 	mvneq.w	r0, #119	; 0x77
    995e:	e7f1      	b.n	9944 <set_starting_state+0x20>

00009960 <set_on_state>:
	__asm__ volatile(
    9960:	f04f 0320 	mov.w	r3, #32
    9964:	f3ef 8211 	mrs	r2, BASEPRI
    9968:	f383 8812 	msr	BASEPRI_MAX, r3
    996c:	f3bf 8f6f 	isb	sy
	*flags = CLOCK_CONTROL_STATUS_ON | GET_CTX(*flags);
    9970:	6803      	ldr	r3, [r0, #0]
    9972:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    9976:	f043 0302 	orr.w	r3, r3, #2
    997a:	6003      	str	r3, [r0, #0]
	__asm__ volatile(
    997c:	f382 8811 	msr	BASEPRI, r2
    9980:	f3bf 8f6f 	isb	sy
}
    9984:	4770      	bx	lr

00009986 <onoff_started_callback>:
	return &data->mgr[type];
    9986:	6900      	ldr	r0, [r0, #16]
    9988:	b2cb      	uxtb	r3, r1
	notify(mgr, 0);
    998a:	eb00 1043 	add.w	r0, r0, r3, lsl #5
    998e:	2100      	movs	r1, #0
    9990:	4710      	bx	r2

00009992 <lfclk_start>:
    nrfx_clock_start(NRF_CLOCK_DOMAIN_LFCLK);
    9992:	2000      	movs	r0, #0
    9994:	f7fa bfe4 	b.w	4960 <nrfx_clock_start>

00009998 <lfclk_stop>:
    nrfx_clock_stop(NRF_CLOCK_DOMAIN_LFCLK);
    9998:	2000      	movs	r0, #0
    999a:	f7fb b835 	b.w	4a08 <nrfx_clock_stop>

0000999e <api_stop>:
	return stop(dev, subsys, CTX_API);
    999e:	2280      	movs	r2, #128	; 0x80
    99a0:	f7f9 be78 	b.w	3694 <stop>

000099a4 <blocking_start_callback>:
{
    99a4:	4610      	mov	r0, r2
	z_impl_k_sem_give(sem);
    99a6:	f7fe b8d5 	b.w	7b54 <z_impl_k_sem_give>

000099aa <api_start>:
{
    99aa:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    99ae:	b2cd      	uxtb	r5, r1
	err = set_starting_state(&subdata->flags, ctx);
    99b0:	270c      	movs	r7, #12
	struct nrf_clock_control_sub_data *subdata = get_sub_data(dev, type);
    99b2:	6904      	ldr	r4, [r0, #16]
	err = set_starting_state(&subdata->flags, ctx);
    99b4:	436f      	muls	r7, r5
{
    99b6:	4606      	mov	r6, r0
	err = set_starting_state(&subdata->flags, ctx);
    99b8:	f107 0048 	add.w	r0, r7, #72	; 0x48
    99bc:	2180      	movs	r1, #128	; 0x80
    99be:	4420      	add	r0, r4
{
    99c0:	4690      	mov	r8, r2
    99c2:	4699      	mov	r9, r3
	err = set_starting_state(&subdata->flags, ctx);
    99c4:	f7ff ffae 	bl	9924 <set_starting_state>
	if (err < 0) {
    99c8:	2800      	cmp	r0, #0
    99ca:	db07      	blt.n	99dc <api_start+0x32>
	subdata->cb = cb;
    99cc:	443c      	add	r4, r7
	subdata->user_data = user_data;
    99ce:	e9c4 8910 	strd	r8, r9, [r4, #64]	; 0x40
	 get_sub_config(dev, type)->start();
    99d2:	6873      	ldr	r3, [r6, #4]
    99d4:	f853 3035 	ldr.w	r3, [r3, r5, lsl #3]
    99d8:	4798      	blx	r3
	return 0;
    99da:	2000      	movs	r0, #0
}
    99dc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

000099e0 <gpio_nrfx_port_get_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    99e0:	6843      	ldr	r3, [r0, #4]
    99e2:	685b      	ldr	r3, [r3, #4]
    return p_reg->IN;
    99e4:	f8d3 3510 	ldr.w	r3, [r3, #1296]	; 0x510
	*value = nrf_gpio_port_in_read(reg);
    99e8:	600b      	str	r3, [r1, #0]
}
    99ea:	2000      	movs	r0, #0
    99ec:	4770      	bx	lr

000099ee <gpio_nrfx_port_set_masked_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    99ee:	6843      	ldr	r3, [r0, #4]
    99f0:	685b      	ldr	r3, [r3, #4]
    return p_reg->OUT;
    99f2:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value_tmp | (mask & value));
    99f6:	4042      	eors	r2, r0
    99f8:	400a      	ands	r2, r1
    99fa:	4042      	eors	r2, r0
    p_reg->OUT = value;
    99fc:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
}
    9a00:	2000      	movs	r0, #0
    9a02:	4770      	bx	lr

00009a04 <gpio_nrfx_port_set_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9a04:	6843      	ldr	r3, [r0, #4]
    9a06:	685b      	ldr	r3, [r3, #4]
}
    9a08:	2000      	movs	r0, #0
    p_reg->OUTSET = set_mask;
    9a0a:	f8c3 1508 	str.w	r1, [r3, #1288]	; 0x508
    9a0e:	4770      	bx	lr

00009a10 <gpio_nrfx_port_clear_bits_raw>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9a10:	6843      	ldr	r3, [r0, #4]
    9a12:	685b      	ldr	r3, [r3, #4]
}
    9a14:	2000      	movs	r0, #0
    p_reg->OUTCLR = clr_mask;
    9a16:	f8c3 150c 	str.w	r1, [r3, #1292]	; 0x50c
    9a1a:	4770      	bx	lr

00009a1c <gpio_nrfx_port_toggle_bits>:
	NRF_GPIO_Type *reg = get_port_cfg(port)->port;
    9a1c:	6843      	ldr	r3, [r0, #4]
    9a1e:	685a      	ldr	r2, [r3, #4]
    return p_reg->OUT;
    9a20:	f8d2 3504 	ldr.w	r3, [r2, #1284]	; 0x504
	nrf_gpio_port_out_write(reg, value ^ mask);
    9a24:	404b      	eors	r3, r1
    p_reg->OUT = value;
    9a26:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
}
    9a2a:	2000      	movs	r0, #0
    9a2c:	4770      	bx	lr

00009a2e <any_other_channel_is_active>:
{
    9a2e:	b530      	push	{r4, r5, lr}
    9a30:	2300      	movs	r3, #0
		data->current[channel] & PWM_NRFX_CH_PULSE_CYCLES_MASK;
    9a32:	1d0c      	adds	r4, r1, #4
		if (i != channel && pwm_channel_is_active(i, data)) {
    9a34:	b2da      	uxtb	r2, r3
    9a36:	4282      	cmp	r2, r0
    9a38:	d007      	beq.n	9a4a <any_other_channel_is_active+0x1c>
	uint16_t pulse_cycle =
    9a3a:	f834 2013 	ldrh.w	r2, [r4, r3, lsl #1]
    9a3e:	f3c2 020e 	ubfx	r2, r2, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    9a42:	b112      	cbz	r2, 9a4a <any_other_channel_is_active+0x1c>
    9a44:	898d      	ldrh	r5, [r1, #12]
    9a46:	4295      	cmp	r5, r2
    9a48:	d804      	bhi.n	9a54 <any_other_channel_is_active+0x26>
	for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i) {
    9a4a:	3301      	adds	r3, #1
    9a4c:	2b04      	cmp	r3, #4
    9a4e:	d1f1      	bne.n	9a34 <any_other_channel_is_active+0x6>
	return false;
    9a50:	2000      	movs	r0, #0
}
    9a52:	bd30      	pop	{r4, r5, pc}
			return true;
    9a54:	2001      	movs	r0, #1
    9a56:	e7fc      	b.n	9a52 <any_other_channel_is_active+0x24>

00009a58 <pwm_nrfx_pin_set>:
{
    9a58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9a5c:	f89d 5030 	ldrb.w	r5, [sp, #48]	; 0x30
	const struct pwm_nrfx_config *config = dev->config;
    9a60:	6847      	ldr	r7, [r0, #4]
	struct pwm_nrfx_data *data = dev->data;
    9a62:	6904      	ldr	r4, [r0, #16]
{
    9a64:	4688      	mov	r8, r1
    9a66:	4616      	mov	r6, r2
    9a68:	4699      	mov	r9, r3
	if (flags) {
    9a6a:	2d00      	cmp	r5, #0
    9a6c:	d140      	bne.n	9af0 <pwm_nrfx_pin_set+0x98>
	for (i = 0U; i < NRF_PWM_CHANNEL_COUNT; i++) {
    9a6e:	1dfa      	adds	r2, r7, #7
		if (output_pins[i] != NRFX_PWM_PIN_NOT_USED
    9a70:	f812 3f01 	ldrb.w	r3, [r2, #1]!
    9a74:	2bff      	cmp	r3, #255	; 0xff
    9a76:	d003      	beq.n	9a80 <pwm_nrfx_pin_set+0x28>
		    && (pwm == (output_pins[i] & PWM_NRFX_CH_PIN_MASK))) {
    9a78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    9a7c:	4598      	cmp	r8, r3
    9a7e:	d03a      	beq.n	9af6 <pwm_nrfx_pin_set+0x9e>
	for (i = 0U; i < NRF_PWM_CHANNEL_COUNT; i++) {
    9a80:	3501      	adds	r5, #1
    9a82:	b2ed      	uxtb	r5, r5
    9a84:	2d04      	cmp	r5, #4
    9a86:	d1f3      	bne.n	9a70 <pwm_nrfx_pin_set+0x18>
		return -EINVAL;
    9a88:	f06f 0015 	mvn.w	r0, #21
    9a8c:	e009      	b.n	9aa2 <pwm_nrfx_pin_set+0x4a>
	was_stopped = !pwm_channel_is_active(channel, data) &&
    9a8e:	2000      	movs	r0, #0
    9a90:	e042      	b.n	9b18 <pwm_nrfx_pin_set+0xc0>
		countertop >>= 1;
    9a92:	3301      	adds	r3, #1
	} while (prescaler <= PWM_PRESCALER_PRESCALER_Msk);
    9a94:	2b08      	cmp	r3, #8
		countertop >>= 1;
    9a96:	ea4f 0252 	mov.w	r2, r2, lsr #1
	} while (prescaler <= PWM_PRESCALER_PRESCALER_Msk);
    9a9a:	d158      	bne.n	9b4e <pwm_nrfx_pin_set+0xf6>
    9a9c:	e7f4      	b.n	9a88 <pwm_nrfx_pin_set+0x30>
		if (was_stopped) {
    9a9e:	b9d0      	cbnz	r0, 9ad6 <pwm_nrfx_pin_set+0x7e>
	return 0;
    9aa0:	2000      	movs	r0, #0
}
    9aa2:	b003      	add	sp, #12
    9aa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			&& channel_inverted_state;
    9aa8:	454e      	cmp	r6, r9
    9aaa:	d87f      	bhi.n	9bac <pwm_nrfx_pin_set+0x154>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9aac:	a801      	add	r0, sp, #4
    9aae:	f8cd 8004 	str.w	r8, [sp, #4]
    9ab2:	f7fa fa27 	bl	3f04 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_clear(reg, 1UL << pin_number);
    9ab6:	9a01      	ldr	r2, [sp, #4]
    9ab8:	2301      	movs	r3, #1
    9aba:	4093      	lsls	r3, r2
    p_reg->OUTCLR = clr_mask;
    9abc:	f8c0 350c 	str.w	r3, [r0, #1292]	; 0x50c
		if (!any_other_channel_is_active(channel, data)) {
    9ac0:	4621      	mov	r1, r4
    9ac2:	4628      	mov	r0, r5
    9ac4:	f7ff ffb3 	bl	9a2e <any_other_channel_is_active>
    9ac8:	2800      	cmp	r0, #0
    9aca:	d1e9      	bne.n	9aa0 <pwm_nrfx_pin_set+0x48>
			nrfx_pwm_stop(&config->pwm, false);
    9acc:	4601      	mov	r1, r0
    9ace:	4638      	mov	r0, r7
    9ad0:	f7fb fe84 	bl	57dc <nrfx_pwm_stop>
    9ad4:	e7e4      	b.n	9aa0 <pwm_nrfx_pin_set+0x48>
			while (!nrfx_pwm_is_stopped(&config->pwm)) {
    9ad6:	4638      	mov	r0, r7
    9ad8:	f7fb fe52 	bl	5780 <nrfx_pwm_is_stopped>
    9adc:	2800      	cmp	r0, #0
    9ade:	d0fa      	beq.n	9ad6 <pwm_nrfx_pin_set+0x7e>
			nrfx_pwm_simple_playback(&config->pwm,
    9ae0:	2302      	movs	r3, #2
    9ae2:	2201      	movs	r2, #1
    9ae4:	f107 0118 	add.w	r1, r7, #24
    9ae8:	4638      	mov	r0, r7
    9aea:	f7fb fdd5 	bl	5698 <nrfx_pwm_simple_playback>
    9aee:	e7d7      	b.n	9aa0 <pwm_nrfx_pin_set+0x48>
		return -ENOTSUP;
    9af0:	f06f 0085 	mvn.w	r0, #133	; 0x85
    9af4:	e7d5      	b.n	9aa2 <pwm_nrfx_pin_set+0x4a>
	uint16_t pulse_cycle =
    9af6:	eb04 0a45 	add.w	sl, r4, r5, lsl #1
		data->current[channel] & PWM_NRFX_CH_PULSE_CYCLES_MASK;
    9afa:	f8ba b004 	ldrh.w	fp, [sl, #4]
	uint16_t pulse_cycle =
    9afe:	f3cb 030e 	ubfx	r3, fp, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    9b02:	b113      	cbz	r3, 9b0a <pwm_nrfx_pin_set+0xb2>
    9b04:	89a2      	ldrh	r2, [r4, #12]
    9b06:	429a      	cmp	r2, r3
    9b08:	d8c1      	bhi.n	9a8e <pwm_nrfx_pin_set+0x36>
		      !any_other_channel_is_active(channel, data);
    9b0a:	4621      	mov	r1, r4
    9b0c:	4628      	mov	r0, r5
    9b0e:	f7ff ff8e 	bl	9a2e <any_other_channel_is_active>
	was_stopped = !pwm_channel_is_active(channel, data) &&
    9b12:	f080 0001 	eor.w	r0, r0, #1
    9b16:	b2c0      	uxtb	r0, r0
	if (config->initial_config.count_mode == NRF_PWM_MODE_UP_AND_DOWN) {
    9b18:	7bb9      	ldrb	r1, [r7, #14]
    9b1a:	2901      	cmp	r1, #1
		period_cycles /= 2;
    9b1c:	bf04      	itt	eq
    9b1e:	0876      	lsreq	r6, r6, #1
		pulse_cycles /= 2;
    9b20:	ea4f 0959 	moveq.w	r9, r9, lsr #1
	if (period_cycles != 0 && period_cycles != data->period_cycles) {
    9b24:	b326      	cbz	r6, 9b70 <pwm_nrfx_pin_set+0x118>
    9b26:	6823      	ldr	r3, [r4, #0]
    9b28:	42b3      	cmp	r3, r6
    9b2a:	d021      	beq.n	9b70 <pwm_nrfx_pin_set+0x118>
    9b2c:	2300      	movs	r3, #0
				data->current[i]
    9b2e:	f104 0c04 	add.w	ip, r4, #4
		if (i != channel) {
    9b32:	b2da      	uxtb	r2, r3
    9b34:	42aa      	cmp	r2, r5
    9b36:	d005      	beq.n	9b44 <pwm_nrfx_pin_set+0xec>
			uint16_t channel_pulse_cycle =
    9b38:	f83c 2013 	ldrh.w	r2, [ip, r3, lsl #1]
			if (channel_pulse_cycle > 0) {
    9b3c:	f3c2 020e 	ubfx	r2, r2, #0, #15
    9b40:	2a00      	cmp	r2, #0
    9b42:	d1a1      	bne.n	9a88 <pwm_nrfx_pin_set+0x30>
	for (i = 0; i < NRF_PWM_CHANNEL_COUNT; ++i) {
    9b44:	3301      	adds	r3, #1
    9b46:	2b04      	cmp	r3, #4
    9b48:	d1f3      	bne.n	9b32 <pwm_nrfx_pin_set+0xda>
    9b4a:	4632      	mov	r2, r6
    9b4c:	2300      	movs	r3, #0
		if (countertop <= PWM_COUNTERTOP_COUNTERTOP_Msk) {
    9b4e:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    9b52:	fa5f fc83 	uxtb.w	ip, r3
    9b56:	d29c      	bcs.n	9a92 <pwm_nrfx_pin_set+0x3a>
			data->prescaler     = prescaler;
    9b58:	f884 c00e 	strb.w	ip, [r4, #14]
			nrf_pwm_configure(config->pwm.p_registers,
    9b5c:	f8d7 c000 	ldr.w	ip, [r7]
			data->period_cycles = period_cycles;
    9b60:	6026      	str	r6, [r4, #0]
			data->countertop    = (uint16_t)countertop;
    9b62:	81a2      	strh	r2, [r4, #12]
    p_reg->PRESCALER  = base_clock;
    9b64:	f8cc 350c 	str.w	r3, [ip, #1292]	; 0x50c
    p_reg->MODE       = mode;
    9b68:	f8cc 1504 	str.w	r1, [ip, #1284]	; 0x504
    p_reg->COUNTERTOP = top_value;
    9b6c:	f8cc 2508 	str.w	r2, [ip, #1288]	; 0x508
		| (pulse_cycles >> data->prescaler));
    9b70:	7ba2      	ldrb	r2, [r4, #14]
	pulse_cycles = MIN(pulse_cycles, period_cycles);
    9b72:	454e      	cmp	r6, r9
    9b74:	4633      	mov	r3, r6
    9b76:	bf28      	it	cs
    9b78:	464b      	movcs	r3, r9
		| (pulse_cycles >> data->prescaler));
    9b7a:	fa23 f202 	lsr.w	r2, r3, r2
		(data->current[channel] & PWM_NRFX_CH_POLARITY_MASK)
    9b7e:	f40b 4b00 	and.w	fp, fp, #32768	; 0x8000
		| (pulse_cycles >> data->prescaler));
    9b82:	ea42 020b 	orr.w	r2, r2, fp
    9b86:	b292      	uxth	r2, r2
	data->current[channel] = (
    9b88:	f8aa 2004 	strh.w	r2, [sl, #4]
	uint16_t pulse_cycle =
    9b8c:	f3c2 020e 	ubfx	r2, r2, #0, #15
	return (pulse_cycle > 0 && pulse_cycle < data->countertop);
    9b90:	b112      	cbz	r2, 9b98 <pwm_nrfx_pin_set+0x140>
    9b92:	89a1      	ldrh	r1, [r4, #12]
    9b94:	4291      	cmp	r1, r2
    9b96:	d882      	bhi.n	9a9e <pwm_nrfx_pin_set+0x46>
			config->initial_config.output_pins[channel]
    9b98:	197a      	adds	r2, r7, r5
    9b9a:	f992 2008 	ldrsb.w	r2, [r2, #8]
			&& !channel_inverted_state;
    9b9e:	2b00      	cmp	r3, #0
    9ba0:	d082      	beq.n	9aa8 <pwm_nrfx_pin_set+0x50>
			&& channel_inverted_state;
    9ba2:	454e      	cmp	r6, r9
    9ba4:	d805      	bhi.n	9bb2 <pwm_nrfx_pin_set+0x15a>
    9ba6:	2a00      	cmp	r2, #0
    9ba8:	db80      	blt.n	9aac <pwm_nrfx_pin_set+0x54>
    9baa:	e002      	b.n	9bb2 <pwm_nrfx_pin_set+0x15a>
		if (pulse_0_and_not_inverted || pulse_100_and_inverted) {
    9bac:	2a00      	cmp	r2, #0
    9bae:	f6bf af7d 	bge.w	9aac <pwm_nrfx_pin_set+0x54>
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9bb2:	a801      	add	r0, sp, #4
    9bb4:	f8cd 8004 	str.w	r8, [sp, #4]
    9bb8:	f7fa f9a4 	bl	3f04 <nrf_gpio_pin_port_decode>
    nrf_gpio_port_out_set(reg, 1UL << pin_number);
    9bbc:	9a01      	ldr	r2, [sp, #4]
    9bbe:	2301      	movs	r3, #1
    9bc0:	4093      	lsls	r3, r2
    p_reg->OUTSET = set_mask;
    9bc2:	f8c0 3508 	str.w	r3, [r0, #1288]	; 0x508
    9bc6:	e77b      	b.n	9ac0 <pwm_nrfx_pin_set+0x68>

00009bc8 <uarte_nrfx_isr_int>:
	return config->uarte_regs;
    9bc8:	6843      	ldr	r3, [r0, #4]
    9bca:	681b      	ldr	r3, [r3, #0]
    return p_reg->INTENSET & mask;
    9bcc:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
	if (nrf_uarte_int_enable_check(uarte, NRF_UARTE_INT_ENDTX_MASK) &&
    9bd0:	05d1      	lsls	r1, r2, #23
    9bd2:	d518      	bpl.n	9c06 <uarte_nrfx_isr_int+0x3e>
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9bd4:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    9bd8:	b1aa      	cbz	r2, 9c06 <uarte_nrfx_isr_int+0x3e>
	__asm__ volatile(
    9bda:	f04f 0120 	mov.w	r1, #32
    9bde:	f3ef 8211 	mrs	r2, BASEPRI
    9be2:	f381 8812 	msr	BASEPRI_MAX, r1
    9be6:	f3bf 8f6f 	isb	sy
    9bea:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
	if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDTX)) {
    9bee:	b131      	cbz	r1, 9bfe <uarte_nrfx_isr_int+0x36>
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9bf0:	2100      	movs	r1, #0
    9bf2:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    9bf6:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    9bfa:	2101      	movs	r1, #1
    9bfc:	60d9      	str	r1, [r3, #12]
	__asm__ volatile(
    9bfe:	f382 8811 	msr	BASEPRI, r2
    9c02:	f3bf 8f6f 	isb	sy
	if (get_dev_config(dev)->flags & UARTE_CFG_FLAG_LOW_POWER) {
    9c06:	6842      	ldr	r2, [r0, #4]
    9c08:	6852      	ldr	r2, [r2, #4]
    9c0a:	06d2      	lsls	r2, r2, #27
    9c0c:	d515      	bpl.n	9c3a <uarte_nrfx_isr_int+0x72>
	__asm__ volatile(
    9c0e:	f04f 0120 	mov.w	r1, #32
    9c12:	f3ef 8211 	mrs	r2, BASEPRI
    9c16:	f381 8812 	msr	BASEPRI_MAX, r1
    9c1a:	f3bf 8f6f 	isb	sy
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9c1e:	f8d3 1158 	ldr.w	r1, [r3, #344]	; 0x158
		if (nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED)) {
    9c22:	b111      	cbz	r1, 9c2a <uarte_nrfx_isr_int+0x62>
    p_reg->ENABLE = UARTE_ENABLE_ENABLE_Disabled;
    9c24:	2100      	movs	r1, #0
    9c26:	f8c3 1500 	str.w	r1, [r3, #1280]	; 0x500
    p_reg->INTENCLR = mask;
    9c2a:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
    9c2e:	f8c3 1308 	str.w	r1, [r3, #776]	; 0x308
	__asm__ volatile(
    9c32:	f382 8811 	msr	BASEPRI, r2
    9c36:	f3bf 8f6f 	isb	sy
}
    9c3a:	4770      	bx	lr

00009c3c <uarte_nrfx_config_get>:
	*cfg = get_dev_data(dev)->uart_config;
    9c3c:	6902      	ldr	r2, [r0, #16]
{
    9c3e:	460b      	mov	r3, r1
	*cfg = get_dev_data(dev)->uart_config;
    9c40:	e9d2 0101 	ldrd	r0, r1, [r2, #4]
    9c44:	e883 0003 	stmia.w	r3, {r0, r1}
}
    9c48:	2000      	movs	r0, #0
    9c4a:	4770      	bx	lr

00009c4c <uarte_nrfx_err_check>:
	return config->uarte_regs;
    9c4c:	6843      	ldr	r3, [r0, #4]
    9c4e:	681b      	ldr	r3, [r3, #0]
    uint32_t errsrc_mask = p_reg->ERRORSRC;
    9c50:	f8d3 0480 	ldr.w	r0, [r3, #1152]	; 0x480
    p_reg->ERRORSRC = errsrc_mask;
    9c54:	f8c3 0480 	str.w	r0, [r3, #1152]	; 0x480
}
    9c58:	4770      	bx	lr

00009c5a <is_tx_ready>:
	const struct uarte_nrfx_config *config = get_dev_config(dev);
    9c5a:	6842      	ldr	r2, [r0, #4]
	return config->uarte_regs;
    9c5c:	6813      	ldr	r3, [r2, #0]
    return (bool)*(volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event);
    9c5e:	f8d3 0158 	ldr.w	r0, [r3, #344]	; 0x158
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    9c62:	b940      	cbnz	r0, 9c76 <is_tx_ready+0x1c>
	bool ppi_endtx = get_dev_config(dev)->flags & UARTE_CFG_FLAG_PPI_ENDTX;
    9c64:	6852      	ldr	r2, [r2, #4]
	return nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_TXSTOPPED) ||
    9c66:	0792      	lsls	r2, r2, #30
    9c68:	d406      	bmi.n	9c78 <is_tx_ready+0x1e>
    9c6a:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    9c6e:	3800      	subs	r0, #0
    9c70:	bf18      	it	ne
    9c72:	2001      	movne	r0, #1
    9c74:	4770      	bx	lr
    9c76:	2001      	movs	r0, #1
}
    9c78:	4770      	bx	lr

00009c7a <uarte_nrfx_poll_in>:
	return config->uarte_regs;
    9c7a:	6843      	ldr	r3, [r0, #4]
	const struct uarte_nrfx_data *data = get_dev_data(dev);
    9c7c:	6902      	ldr	r2, [r0, #16]
	return config->uarte_regs;
    9c7e:	681b      	ldr	r3, [r3, #0]
    9c80:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
	if (!nrf_uarte_event_check(uarte, NRF_UARTE_EVENT_ENDRX)) {
    9c84:	b148      	cbz	r0, 9c9a <uarte_nrfx_poll_in+0x20>
	*c = data->rx_data;
    9c86:	7c52      	ldrb	r2, [r2, #17]
    9c88:	700a      	strb	r2, [r1, #0]
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9c8a:	2000      	movs	r0, #0
    9c8c:	f8c3 0110 	str.w	r0, [r3, #272]	; 0x110
    9c90:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    9c94:	2201      	movs	r2, #1
    9c96:	601a      	str	r2, [r3, #0]
	return 0;
    9c98:	4770      	bx	lr
		return -1;
    9c9a:	f04f 30ff 	mov.w	r0, #4294967295
}
    9c9e:	4770      	bx	lr

00009ca0 <uarte_0_init>:
				.tx_buffer = uarte##idx##_tx_buffer,	       \
				.tx_buff_size = sizeof(uarte##idx##_tx_buffer),\
			};))

#ifdef CONFIG_UART_0_NRF_UARTE
UART_NRF_UARTE_DEVICE(0);
    9ca0:	b510      	push	{r4, lr}
    9ca2:	2200      	movs	r2, #0
    9ca4:	4604      	mov	r4, r0
    9ca6:	2101      	movs	r1, #1
    9ca8:	2002      	movs	r0, #2
    9caa:	f7f8 fe6f 	bl	298c <z_arm_irq_priority_set>
    9cae:	2002      	movs	r0, #2
    9cb0:	f7f8 fe4e 	bl	2950 <arch_irq_enable>
    9cb4:	4620      	mov	r0, r4
    9cb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    9cba:	f7fa babb 	b.w	4234 <uarte_instance_init.isra.0>

00009cbe <uarte_1_init>:
#endif

#ifdef CONFIG_UART_1_NRF_UARTE
UART_NRF_UARTE_DEVICE(1);
    9cbe:	b510      	push	{r4, lr}
    9cc0:	2200      	movs	r2, #0
    9cc2:	4604      	mov	r4, r0
    9cc4:	2101      	movs	r1, #1
    9cc6:	2028      	movs	r0, #40	; 0x28
    9cc8:	f7f8 fe60 	bl	298c <z_arm_irq_priority_set>
    9ccc:	2028      	movs	r0, #40	; 0x28
    9cce:	f7f8 fe3f 	bl	2950 <arch_irq_enable>
    9cd2:	4620      	mov	r0, r4
    9cd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    9cd8:	f7fa baac 	b.w	4234 <uarte_instance_init.isra.0>

00009cdc <sys_clock_idle_exit>:
{
}

void __weak sys_clock_idle_exit(void)
{
}
    9cdc:	4770      	bx	lr

00009cde <k_sys_fatal_error_handler>:

extern void sys_arch_reboot(int type);

void k_sys_fatal_error_handler(unsigned int reason,
			       const z_arch_esf_t *esf)
{
    9cde:	b508      	push	{r3, lr}
	z_spm_ns_fatal_error_handler();
#endif

	if (IS_ENABLED(CONFIG_RESET_ON_FATAL_ERROR)) {
		LOG_ERR("Resetting system");
		sys_arch_reboot(0);
    9ce0:	2000      	movs	r0, #0
    9ce2:	f7f9 fa51 	bl	3188 <sys_arch_reboot>

00009ce6 <hw_cc3xx_init_internal>:

	/* Initialize the cc3xx HW with or without RNG support */
#if CONFIG_ENTROPY_CC3XX
	res = nrf_cc3xx_platform_init();
#else
	res = nrf_cc3xx_platform_init_no_rng();
    9ce6:	f7ff b9af 	b.w	9048 <nrf_cc3xx_platform_init_no_rng>

00009cea <hw_cc3xx_init>:

	return res;
}

static int hw_cc3xx_init(const struct device *dev)
{
    9cea:	b508      	push	{r3, lr}
	int res;

	/* Set the RTOS abort APIs */
	nrf_cc3xx_platform_abort_init();
    9cec:	f7f8 f8b0 	bl	1e50 <nrf_cc3xx_platform_abort_init>

	/* Set the RTOS mutex APIs */
	nrf_cc3xx_platform_mutex_init();
    9cf0:	f7f8 f962 	bl	1fb8 <nrf_cc3xx_platform_mutex_init>

	/* Enable the hardware */
	res = hw_cc3xx_init_internal(dev);
	return res;
}
    9cf4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	res = nrf_cc3xx_platform_init_no_rng();
    9cf8:	f7ff b9a6 	b.w	9048 <nrf_cc3xx_platform_init_no_rng>

00009cfc <nrfx_isr>:
#include <nrfx.h>
#include <kernel.h>

void nrfx_isr(const void *irq_handler)
{
	((nrfx_irq_handler_t)irq_handler)();
    9cfc:	4700      	bx	r0

00009cfe <nrfx_busy_wait>:
	z_impl_k_busy_wait(usec_to_wait);
    9cfe:	f000 b941 	b.w	9f84 <z_impl_k_busy_wait>

00009d02 <nrf_gpio_pin_present_check>:
    switch (port)
    9d02:	0943      	lsrs	r3, r0, #5
    9d04:	d00b      	beq.n	9d1e <nrf_gpio_pin_present_check+0x1c>
    9d06:	2b01      	cmp	r3, #1
    uint32_t mask = 0;
    9d08:	f64f 73ff 	movw	r3, #65535	; 0xffff
    9d0c:	bf18      	it	ne
    9d0e:	2300      	movne	r3, #0
    pin_number &= 0x1F;
    9d10:	f000 001f 	and.w	r0, r0, #31
    return (mask & (1UL << pin_number)) ? true : false;
    9d14:	fa23 f000 	lsr.w	r0, r3, r0
}
    9d18:	f000 0001 	and.w	r0, r0, #1
    9d1c:	4770      	bx	lr
    switch (port)
    9d1e:	f04f 33ff 	mov.w	r3, #4294967295
    9d22:	e7f5      	b.n	9d10 <nrf_gpio_pin_present_check+0xe>

00009d24 <nrf_gpiote_in_event_get>:
#endif

NRF_STATIC_INLINE nrf_gpiote_event_t nrf_gpiote_in_event_get(uint8_t index)
{
    NRFX_ASSERT(index < GPIOTE_CH_NUM);
    return (nrf_gpiote_event_t)NRFX_OFFSETOF(NRF_GPIOTE_Type, EVENTS_IN[index]);
    9d24:	0080      	lsls	r0, r0, #2
}
    9d26:	f500 7080 	add.w	r0, r0, #256	; 0x100
    9d2a:	4770      	bx	lr

00009d2c <nrf_gpio_reconfigure>:
{
    9d2c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
    9d30:	9001      	str	r0, [sp, #4]
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9d32:	a801      	add	r0, sp, #4
{
    9d34:	460e      	mov	r6, r1
    9d36:	e9dd 4708 	ldrd	r4, r7, [sp, #32]
    9d3a:	4690      	mov	r8, r2
    9d3c:	461d      	mov	r5, r3
    NRF_GPIO_Type * reg = nrf_gpio_pin_port_decode(&pin_number);
    9d3e:	f7fa ffd1 	bl	4ce4 <nrf_gpio_pin_port_decode>
    uint32_t cnf = reg->PIN_CNF[pin_number];
    9d42:	9b01      	ldr	r3, [sp, #4]
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    9d44:	f1b8 0f00 	cmp.w	r8, #0
    9d48:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    9d4c:	bf14      	ite	ne
    9d4e:	2302      	movne	r3, #2
    9d50:	2300      	moveq	r3, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    9d52:	2e00      	cmp	r6, #0
    9d54:	bf18      	it	ne
    9d56:	f043 0301 	orrne.w	r3, r3, #1
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    9d5a:	2d00      	cmp	r5, #0
    9d5c:	bf14      	ite	ne
    9d5e:	210c      	movne	r1, #12
    9d60:	2100      	moveq	r1, #0
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    9d62:	2c00      	cmp	r4, #0
                         (p_input ? GPIO_PIN_CNF_INPUT_Msk : 0) |
    9d64:	ea43 0301 	orr.w	r3, r3, r1
                         (p_drive ? GPIO_PIN_CNF_DRIVE_Msk : 0) |
    9d68:	bf14      	ite	ne
    9d6a:	f44f 61e0 	movne.w	r1, #1792	; 0x700
    9d6e:	2100      	moveq	r1, #0
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    9d70:	2f00      	cmp	r7, #0
                         (p_pull  ? GPIO_PIN_CNF_PULL_Msk  : 0) |
    9d72:	ea43 0301 	orr.w	r3, r3, r1
    uint32_t cnf = reg->PIN_CNF[pin_number];
    9d76:	f8d0 2700 	ldr.w	r2, [r0, #1792]	; 0x700
                         (p_sense ? GPIO_PIN_CNF_SENSE_Msk : 0);
    9d7a:	bf14      	ite	ne
    9d7c:	f44f 3140 	movne.w	r1, #196608	; 0x30000
    9d80:	2100      	moveq	r1, #0
    uint32_t to_update = (p_dir   ? GPIO_PIN_CNF_DIR_Msk   : 0) |
    9d82:	430b      	orrs	r3, r1
    cnf &= ~to_update;
    9d84:	ea22 0303 	bic.w	r3, r2, r3
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    9d88:	b106      	cbz	r6, 9d8c <nrf_gpio_reconfigure+0x60>
    9d8a:	7836      	ldrb	r6, [r6, #0]
           ((uint32_t)(p_input ? *p_input : 0) << GPIO_PIN_CNF_INPUT_Pos) |
    9d8c:	f1b8 0f00 	cmp.w	r8, #0
    9d90:	d003      	beq.n	9d9a <nrf_gpio_reconfigure+0x6e>
    9d92:	f898 8000 	ldrb.w	r8, [r8]
    9d96:	ea4f 0848 	mov.w	r8, r8, lsl #1
    9d9a:	431e      	orrs	r6, r3
           ((uint32_t)(p_pull  ? *p_pull  : 0) << GPIO_PIN_CNF_PULL_Pos)  |
    9d9c:	b10d      	cbz	r5, 9da2 <nrf_gpio_reconfigure+0x76>
    9d9e:	782d      	ldrb	r5, [r5, #0]
    9da0:	00ad      	lsls	r5, r5, #2
    9da2:	ea46 0608 	orr.w	r6, r6, r8
           ((uint32_t)(p_drive ? *p_drive : 0) << GPIO_PIN_CNF_DRIVE_Pos) |
    9da6:	b10c      	cbz	r4, 9dac <nrf_gpio_reconfigure+0x80>
    9da8:	7822      	ldrb	r2, [r4, #0]
    9daa:	0214      	lsls	r4, r2, #8
    9dac:	4335      	orrs	r5, r6
           ((uint32_t)(p_sense ? *p_sense : 0)<< GPIO_PIN_CNF_SENSE_Pos);
    9dae:	b10f      	cbz	r7, 9db4 <nrf_gpio_reconfigure+0x88>
    9db0:	783f      	ldrb	r7, [r7, #0]
    9db2:	043f      	lsls	r7, r7, #16
    cnf |= ((uint32_t)(p_dir   ? *p_dir   : 0) << GPIO_PIN_CNF_DIR_Pos)   |
    9db4:	432c      	orrs	r4, r5
    9db6:	433c      	orrs	r4, r7
    reg->PIN_CNF[pin_number] = cnf;
    9db8:	f8c0 4700 	str.w	r4, [r0, #1792]	; 0x700
}
    9dbc:	b002      	add	sp, #8
    9dbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00009dc2 <nrf_gpio_cfg_sense_set>:
{
    9dc2:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    9dc4:	f10d 030f 	add.w	r3, sp, #15
    9dc8:	9301      	str	r3, [sp, #4]
    9dca:	2300      	movs	r3, #0
{
    9dcc:	f88d 100f 	strb.w	r1, [sp, #15]
    nrf_gpio_reconfigure(pin_number, NULL, NULL, NULL, NULL, &sense_config);
    9dd0:	9300      	str	r3, [sp, #0]
    9dd2:	461a      	mov	r2, r3
    9dd4:	4619      	mov	r1, r3
    9dd6:	f7ff ffa9 	bl	9d2c <nrf_gpio_reconfigure>
}
    9dda:	b005      	add	sp, #20
    9ddc:	f85d fb04 	ldr.w	pc, [sp], #4

00009de0 <start_playback.isra.0>:
static uint32_t start_playback(nrfx_pwm_t const * p_instance,
    9de0:	b510      	push	{r4, lr}
    p_cb->state = NRFX_DRV_STATE_POWERED_ON;
    9de2:	2402      	movs	r4, #2
    9de4:	720c      	strb	r4, [r1, #8]
    p_cb->flags = flags;
    9de6:	724a      	strb	r2, [r1, #9]
    if (p_cb->handler)
    9de8:	6809      	ldr	r1, [r1, #0]
    9dea:	b171      	cbz	r1, 9e0a <start_playback.isra.0+0x2a>
            int_mask |= NRF_PWM_INT_SEQEND0_MASK;
    9dec:	f012 0f04 	tst.w	r2, #4
    9df0:	bf0c      	ite	eq
    9df2:	2182      	moveq	r1, #130	; 0x82
    9df4:	2192      	movne	r1, #146	; 0x92
        if (flags & NRFX_PWM_FLAG_SIGNAL_END_SEQ1)
    9df6:	0714      	lsls	r4, r2, #28
            int_mask |= NRF_PWM_INT_SEQEND1_MASK;
    9df8:	bf48      	it	mi
    9dfa:	f041 0120 	orrmi.w	r1, r1, #32
        if (flags & NRFX_PWM_FLAG_NO_EVT_FINISHED)
    9dfe:	06d4      	lsls	r4, r2, #27
            int_mask &= ~NRF_PWM_INT_LOOPSDONE_MASK;
    9e00:	bf48      	it	mi
    9e02:	f021 0180 	bicmi.w	r1, r1, #128	; 0x80
    p_reg->INTEN = mask;
    9e06:	f8c0 1300 	str.w	r1, [r0, #768]	; 0x300
    if (flags & NRFX_PWM_FLAG_START_VIA_TASK)
    9e0a:	0612      	lsls	r2, r2, #24
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)event)) = 0x0UL;
    9e0c:	f04f 0100 	mov.w	r1, #0
    9e10:	f8c0 1104 	str.w	r1, [r0, #260]	; 0x104
    *((volatile uint32_t *)((uint8_t *)p_reg + (uint32_t)task)) = 0x1UL;
    9e14:	bf58      	it	pl
    9e16:	2201      	movpl	r2, #1
    9e18:	f8d0 4104 	ldr.w	r4, [r0, #260]	; 0x104
    9e1c:	bf56      	itet	pl
    9e1e:	50c2      	strpl	r2, [r0, r3]
    return ((uint32_t)p_reg + (uint32_t)task);
    9e20:	18c0      	addmi	r0, r0, r3
    return 0;
    9e22:	4608      	movpl	r0, r1
}
    9e24:	bd10      	pop	{r4, pc}

00009e26 <SEGGER_RTT_Init>:
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
  _DoInit();
    9e26:	f7fb be19 	b.w	5a5c <_DoInit>

00009e2a <rtt_init>:
 */

K_MUTEX_DEFINE(rtt_term_mutex);

static int rtt_init(const struct device *unused)
{
    9e2a:	b508      	push	{r3, lr}
	ARG_UNUSED(unused);

	SEGGER_RTT_Init();
    9e2c:	f7ff fffb 	bl	9e26 <SEGGER_RTT_Init>

	return 0;
}
    9e30:	2000      	movs	r0, #0
    9e32:	bd08      	pop	{r3, pc}

00009e34 <z_device_state_init>:
}
    9e34:	4770      	bx	lr

00009e36 <z_device_ready>:
{
	/*
	 * if an invalid device pointer is passed as argument, this call
	 * reports the `device` as not ready for usage.
	 */
	if (dev == NULL) {
    9e36:	b138      	cbz	r0, 9e48 <z_device_ready+0x12>
		return false;
	}

	return dev->state->initialized && (dev->state->init_res == 0U);
    9e38:	68c3      	ldr	r3, [r0, #12]
    9e3a:	8818      	ldrh	r0, [r3, #0]
    9e3c:	f3c0 0008 	ubfx	r0, r0, #0, #9
    9e40:	f5a0 7380 	sub.w	r3, r0, #256	; 0x100
    9e44:	4258      	negs	r0, r3
    9e46:	4158      	adcs	r0, r3
}
    9e48:	4770      	bx	lr

00009e4a <z_pm_save_idle_exit>:
{
    9e4a:	b508      	push	{r3, lr}
	pm_system_resume();
    9e4c:	f7f8 fc10 	bl	2670 <pm_system_resume>
}
    9e50:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	sys_clock_idle_exit();
    9e54:	f7ff bf42 	b.w	9cdc <sys_clock_idle_exit>

00009e58 <k_mem_slab_init>:
{
    9e58:	b530      	push	{r4, r5, lr}
	slab->num_used = 0U;
    9e5a:	2400      	movs	r4, #0
    9e5c:	61c4      	str	r4, [r0, #28]
	slab->lock = (struct k_spinlock) {};
    9e5e:	6084      	str	r4, [r0, #8]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    9e60:	ea41 0402 	orr.w	r4, r1, r2
    9e64:	f014 0403 	ands.w	r4, r4, #3
	slab->block_size = block_size;
    9e68:	e9c0 3203 	strd	r3, r2, [r0, #12]
	slab->buffer = buffer;
    9e6c:	6141      	str	r1, [r0, #20]
	CHECKIF(((slab->block_size | (uintptr_t)slab->buffer) &
    9e6e:	d10c      	bne.n	9e8a <k_mem_slab_init+0x32>
	slab->free_list = NULL;
    9e70:	6184      	str	r4, [r0, #24]
	for (j = 0U; j < slab->num_blocks; j++) {
    9e72:	42a3      	cmp	r3, r4
    9e74:	d103      	bne.n	9e7e <k_mem_slab_init+0x26>
    9e76:	e9c0 0000 	strd	r0, r0, [r0]
}
    9e7a:	2000      	movs	r0, #0
}
    9e7c:	bd30      	pop	{r4, r5, pc}
		*(char **)p = slab->free_list;
    9e7e:	6985      	ldr	r5, [r0, #24]
    9e80:	600d      	str	r5, [r1, #0]
	for (j = 0U; j < slab->num_blocks; j++) {
    9e82:	3401      	adds	r4, #1
		slab->free_list = p;
    9e84:	6181      	str	r1, [r0, #24]
		p += slab->block_size;
    9e86:	4411      	add	r1, r2
	for (j = 0U; j < slab->num_blocks; j++) {
    9e88:	e7f3      	b.n	9e72 <k_mem_slab_init+0x1a>
		return -EINVAL;
    9e8a:	f06f 0015 	mvn.w	r0, #21
	return rc;
    9e8e:	e7f5      	b.n	9e7c <k_mem_slab_init+0x24>

00009e90 <z_impl_k_mutex_init>:
{
    9e90:	4603      	mov	r3, r0
	mutex->owner = NULL;
    9e92:	2000      	movs	r0, #0
	mutex->lock_count = 0U;
    9e94:	e9c3 0002 	strd	r0, r0, [r3, #8]
    9e98:	e9c3 3300 	strd	r3, r3, [r3]
}
    9e9c:	4770      	bx	lr

00009e9e <z_handle_obj_poll_events>:
{
    9e9e:	4603      	mov	r3, r0
	return list->head == list;
    9ea0:	6800      	ldr	r0, [r0, #0]
	if (!sys_dlist_is_empty(list)) {
    9ea2:	4283      	cmp	r3, r0
    9ea4:	d008      	beq.n	9eb8 <z_handle_obj_poll_events+0x1a>
	sys_dnode_t *const next = node->next;
    9ea6:	e9d0 3200 	ldrd	r3, r2, [r0]
	prev->next = next;
    9eaa:	6013      	str	r3, [r2, #0]
	next->prev = prev;
    9eac:	605a      	str	r2, [r3, #4]
	node->next = NULL;
    9eae:	2300      	movs	r3, #0
	node->prev = NULL;
    9eb0:	e9c0 3300 	strd	r3, r3, [r0]
		(void) signal_poll_event(poll_event, state);
    9eb4:	f7fc ba48 	b.w	6348 <signal_poll_event>
}
    9eb8:	4770      	bx	lr

00009eba <z_queue_node_peek>:
{
    9eba:	b510      	push	{r4, lr}
	if ((node != NULL) && (sys_sfnode_flags_get(node) != (uint8_t)0)) {
    9ebc:	4604      	mov	r4, r0
    9ebe:	b130      	cbz	r0, 9ece <z_queue_node_peek+0x14>
	return node->next_and_flags & SYS_SFLIST_FLAGS_MASK;
    9ec0:	6802      	ldr	r2, [r0, #0]
    9ec2:	0793      	lsls	r3, r2, #30
    9ec4:	d003      	beq.n	9ece <z_queue_node_peek+0x14>
		ret = anode->data;
    9ec6:	6844      	ldr	r4, [r0, #4]
		if (needs_free) {
    9ec8:	b109      	cbz	r1, 9ece <z_queue_node_peek+0x14>
			k_free(anode);
    9eca:	f000 f8ac 	bl	a026 <k_free>
}
    9ece:	4620      	mov	r0, r4
    9ed0:	bd10      	pop	{r4, pc}

00009ed2 <z_impl_k_queue_init>:
	list->head = NULL;
    9ed2:	2300      	movs	r3, #0
	list->tail = NULL;
    9ed4:	e9c0 3300 	strd	r3, r3, [r0]
	queue->lock = (struct k_spinlock) {};
    9ed8:	6083      	str	r3, [r0, #8]
	sys_dlist_init(&w->waitq);
    9eda:	f100 030c 	add.w	r3, r0, #12
	list->tail = (sys_dnode_t *)list;
    9ede:	e9c0 3303 	strd	r3, r3, [r0, #12]
	sys_dlist_init(&queue->poll_events);
    9ee2:	f100 0314 	add.w	r3, r0, #20
    9ee6:	e9c0 3305 	strd	r3, r3, [r0, #20]
}
    9eea:	4770      	bx	lr

00009eec <k_queue_append>:
{
    9eec:	b507      	push	{r0, r1, r2, lr}
	(void)queue_insert(queue, NULL, data, false, true);
    9eee:	2301      	movs	r3, #1
    9ef0:	9300      	str	r3, [sp, #0]
    9ef2:	2300      	movs	r3, #0
{
    9ef4:	460a      	mov	r2, r1
	(void)queue_insert(queue, NULL, data, false, true);
    9ef6:	4619      	mov	r1, r3
    9ef8:	f7fc faf8 	bl	64ec <queue_insert>
}
    9efc:	b003      	add	sp, #12
    9efe:	f85d fb04 	ldr.w	pc, [sp], #4

00009f02 <z_reschedule_irqlock>:
	return arch_irq_unlocked(key) && !arch_is_in_isr();
    9f02:	4603      	mov	r3, r0
    9f04:	b920      	cbnz	r0, 9f10 <z_reschedule_irqlock+0xe>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
    9f06:	f3ef 8205 	mrs	r2, IPSR
	if (resched(key)) {
    9f0a:	b90a      	cbnz	r2, 9f10 <z_reschedule_irqlock+0xe>
    9f0c:	f7f8 bd8e 	b.w	2a2c <arch_swap>
    9f10:	f383 8811 	msr	BASEPRI, r3
    9f14:	f3bf 8f6f 	isb	sy
}
    9f18:	4770      	bx	lr

00009f1a <z_reschedule_unlocked>:
	__asm__ volatile(
    9f1a:	f04f 0320 	mov.w	r3, #32
    9f1e:	f3ef 8011 	mrs	r0, BASEPRI
    9f22:	f383 8812 	msr	BASEPRI_MAX, r3
    9f26:	f3bf 8f6f 	isb	sy
	(void) z_reschedule_irqlock(arch_irq_lock());
    9f2a:	f7ff bfea 	b.w	9f02 <z_reschedule_irqlock>

00009f2e <z_priq_dumb_best>:
{
    9f2e:	4603      	mov	r3, r0
	return list->head == list;
    9f30:	6800      	ldr	r0, [r0, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    9f32:	4283      	cmp	r3, r0
    9f34:	d003      	beq.n	9f3e <z_priq_dumb_best+0x10>
	if (n != NULL) {
    9f36:	2800      	cmp	r0, #0
    9f38:	bf38      	it	cc
    9f3a:	2000      	movcc	r0, #0
    9f3c:	4770      	bx	lr
	struct k_thread *thread = NULL;
    9f3e:	2000      	movs	r0, #0
}
    9f40:	4770      	bx	lr

00009f42 <z_unpend_all>:
{
    9f42:	b538      	push	{r3, r4, r5, lr}
    9f44:	4605      	mov	r5, r0
	int need_sched = 0;
    9f46:	2000      	movs	r0, #0
	return list->head == list;
    9f48:	682c      	ldr	r4, [r5, #0]
	return sys_dlist_is_empty(list) ? NULL : list->head;
    9f4a:	42a5      	cmp	r5, r4
    9f4c:	d000      	beq.n	9f50 <z_unpend_all+0xe>
	while ((thread = z_waitq_head(wait_q)) != NULL) {
    9f4e:	b904      	cbnz	r4, 9f52 <z_unpend_all+0x10>
}
    9f50:	bd38      	pop	{r3, r4, r5, pc}
		z_unpend_thread(thread);
    9f52:	4620      	mov	r0, r4
    9f54:	f7fc fd90 	bl	6a78 <z_unpend_thread>
		z_ready_thread(thread);
    9f58:	4620      	mov	r0, r4
    9f5a:	f7fc ff31 	bl	6dc0 <z_ready_thread>
		need_sched = 1;
    9f5e:	2001      	movs	r0, #1
    9f60:	e7f2      	b.n	9f48 <z_unpend_all+0x6>

00009f62 <k_is_in_isr>:
    9f62:	f3ef 8005 	mrs	r0, IPSR
}
    9f66:	3800      	subs	r0, #0
    9f68:	bf18      	it	ne
    9f6a:	2001      	movne	r0, #1
    9f6c:	4770      	bx	lr

00009f6e <z_impl_k_thread_name_set>:
}
    9f6e:	f06f 0057 	mvn.w	r0, #87	; 0x57
    9f72:	4770      	bx	lr

00009f74 <z_impl_k_thread_start>:
	z_sched_start(thread);
    9f74:	f7fc bf6c 	b.w	6e50 <z_sched_start>

00009f78 <sys_clock_tick_get_32>:

uint32_t sys_clock_tick_get_32(void)
{
    9f78:	b508      	push	{r3, lr}
#ifdef CONFIG_TICKLESS_KERNEL
	return (uint32_t)sys_clock_tick_get();
    9f7a:	f7fe fb11 	bl	85a0 <sys_clock_tick_get>
#else
	return (uint32_t)curr_tick;
#endif
}
    9f7e:	bd08      	pop	{r3, pc}

00009f80 <z_impl_k_uptime_ticks>:

int64_t z_impl_k_uptime_ticks(void)
{
	return sys_clock_tick_get();
    9f80:	f7fe bb0e 	b.w	85a0 <sys_clock_tick_get>

00009f84 <z_impl_k_busy_wait>:
#endif

void z_impl_k_busy_wait(uint32_t usec_to_wait)
{
	SYS_PORT_TRACING_FUNC_ENTER(k_thread, busy_wait, usec_to_wait);
	if (usec_to_wait == 0U) {
    9f84:	b108      	cbz	r0, 9f8a <z_impl_k_busy_wait+0x6>
		if ((current_cycles - start_cycles) >= cycles_to_wait) {
			break;
		}
	}
#else
	arch_busy_wait(usec_to_wait);
    9f86:	f7f9 b915 	b.w	31b4 <arch_busy_wait>
#endif /* CONFIG_ARCH_HAS_CUSTOM_BUSY_WAIT */
	SYS_PORT_TRACING_FUNC_EXIT(k_thread, busy_wait, usec_to_wait);
}
    9f8a:	4770      	bx	lr

00009f8c <sys_clock_timeout_end_calc>:
 * timeout object.  When used correctly, this should be called once,
 * synchronously with the user passing a new timeout value.  It should
 * not be used iteratively to adjust a timeout.
 */
uint64_t sys_clock_timeout_end_calc(k_timeout_t timeout)
{
    9f8c:	b538      	push	{r3, r4, r5, lr}
	k_ticks_t dt;

	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    9f8e:	1c4b      	adds	r3, r1, #1
    9f90:	bf08      	it	eq
    9f92:	f1b0 3fff 	cmpeq.w	r0, #4294967295
{
    9f96:	4604      	mov	r4, r0
    9f98:	460d      	mov	r5, r1
	if (K_TIMEOUT_EQ(timeout, K_FOREVER)) {
    9f9a:	d013      	beq.n	9fc4 <sys_clock_timeout_end_calc+0x38>
		return UINT64_MAX;
	} else if (K_TIMEOUT_EQ(timeout, K_NO_WAIT)) {
    9f9c:	ea54 0105 	orrs.w	r1, r4, r5
    9fa0:	d103      	bne.n	9faa <sys_clock_timeout_end_calc+0x1e>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
			return Z_TICK_ABS(dt);
		}
		return sys_clock_tick_get() + MAX(1, dt);
	}
}
    9fa2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		return sys_clock_tick_get();
    9fa6:	f7fe bafb 	b.w	85a0 <sys_clock_tick_get>
		if (IS_ENABLED(CONFIG_TIMEOUT_64BIT) && Z_TICK_ABS(dt) >= 0) {
    9faa:	f06f 0101 	mvn.w	r1, #1
    9fae:	1a0a      	subs	r2, r1, r0
    9fb0:	f04f 31ff 	mov.w	r1, #4294967295
    9fb4:	eb61 0305 	sbc.w	r3, r1, r5
    9fb8:	2a00      	cmp	r2, #0
    9fba:	f173 0100 	sbcs.w	r1, r3, #0
    9fbe:	db02      	blt.n	9fc6 <sys_clock_timeout_end_calc+0x3a>
			return Z_TICK_ABS(dt);
    9fc0:	4610      	mov	r0, r2
    9fc2:	4619      	mov	r1, r3
}
    9fc4:	bd38      	pop	{r3, r4, r5, pc}
		return sys_clock_tick_get() + MAX(1, dt);
    9fc6:	f7fe faeb 	bl	85a0 <sys_clock_tick_get>
    9fca:	2c01      	cmp	r4, #1
    9fcc:	f175 0300 	sbcs.w	r3, r5, #0
    9fd0:	bfbc      	itt	lt
    9fd2:	2401      	movlt	r4, #1
    9fd4:	2500      	movlt	r5, #0
    9fd6:	1820      	adds	r0, r4, r0
    9fd8:	eb45 0101 	adc.w	r1, r5, r1
    9fdc:	e7f2      	b.n	9fc4 <sys_clock_timeout_end_calc+0x38>

00009fde <z_impl_k_timer_stop>:
}
#include <syscalls/k_timer_start_mrsh.c>
#endif

void z_impl_k_timer_stop(struct k_timer *timer)
{
    9fde:	b510      	push	{r4, lr}
    9fe0:	4604      	mov	r4, r0
	SYS_PORT_TRACING_OBJ_FUNC(k_timer, stop, timer);

	int inactive = z_abort_timeout(&timer->timeout) != 0;
    9fe2:	f7fe f92b 	bl	823c <z_abort_timeout>

	if (inactive) {
    9fe6:	b9b0      	cbnz	r0, a016 <z_impl_k_timer_stop+0x38>
		return;
	}

	if (timer->stop_fn != NULL) {
    9fe8:	6a63      	ldr	r3, [r4, #36]	; 0x24
    9fea:	b10b      	cbz	r3, 9ff0 <z_impl_k_timer_stop+0x12>
		timer->stop_fn(timer);
    9fec:	4620      	mov	r0, r4
    9fee:	4798      	blx	r3
	}

	if (IS_ENABLED(CONFIG_MULTITHREADING)) {
		struct k_thread *pending_thread = z_unpend1_no_timeout(&timer->wait_q);
    9ff0:	f104 0018 	add.w	r0, r4, #24
    9ff4:	f7fd fa48 	bl	7488 <z_unpend1_no_timeout>

		if (pending_thread != NULL) {
    9ff8:	b168      	cbz	r0, a016 <z_impl_k_timer_stop+0x38>
			z_ready_thread(pending_thread);
    9ffa:	f7fc fee1 	bl	6dc0 <z_ready_thread>
    9ffe:	f04f 0320 	mov.w	r3, #32
    a002:	f3ef 8011 	mrs	r0, BASEPRI
    a006:	f383 8812 	msr	BASEPRI_MAX, r3
    a00a:	f3bf 8f6f 	isb	sy
			z_reschedule_unlocked();
		}
	}
}
    a00e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    a012:	f7ff bf76 	b.w	9f02 <z_reschedule_irqlock>
    a016:	bd10      	pop	{r4, pc}

0000a018 <notify_queue_locked>:
	if (queue != NULL) {
    a018:	b120      	cbz	r0, a024 <notify_queue_locked+0xc>
		rv = z_sched_wake(&queue->notifyq, 0, NULL);
    a01a:	2200      	movs	r2, #0
    a01c:	4611      	mov	r1, r2
    a01e:	3088      	adds	r0, #136	; 0x88
    a020:	f7fd bd2e 	b.w	7a80 <z_sched_wake>
}
    a024:	4770      	bx	lr

0000a026 <k_free>:
	if (ptr != NULL) {
    a026:	b120      	cbz	r0, a032 <k_free+0xc>
		k_heap_free(*heap_ref, ptr);
    a028:	1f01      	subs	r1, r0, #4
    a02a:	f850 0c04 	ldr.w	r0, [r0, #-4]
    a02e:	f7fe bfb7 	b.w	8fa0 <k_heap_free>
}
    a032:	4770      	bx	lr

0000a034 <k_heap_init>:
{
    a034:	b410      	push	{r4}
    a036:	f100 040c 	add.w	r4, r0, #12
	list->tail = (sys_dnode_t *)list;
    a03a:	e9c0 4403 	strd	r4, r4, [r0, #12]
}
    a03e:	bc10      	pop	{r4}
	sys_heap_init(&h->heap, mem, bytes);
    a040:	f7f7 be42 	b.w	1cc8 <sys_heap_init>

0000a044 <_OffsetAbsSyms>:

#include <gen_offset.h>

#include "offsets_aarch32.c"

GEN_ABS_SYM_END
    a044:	4770      	bx	lr
	...

0000a048 <z_arm_platform_init>:
	 */
#if defined(CONFIG_ARMV6_M_ARMV8_M_BASELINE)
	ldr r0, =SystemInit
	bx r0
#elif defined(CONFIG_ARMV7_M_ARMV8_M_MAINLINE)
	b SystemInit
    a048:	f7fb bc20 	b.w	588c <SystemInit>
