{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 16:11:58 2018 " "Info: Processing started: Fri Jan 05 16:11:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_regs.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_regs-ALU_architecture " "Info: Found design unit 1: CPU_regs-ALU_architecture" {  } { { "CPU_regs.vhd" "" { Text "E:/CPU/CPU/CPU_regs.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_regs " "Info: Found entity 1: CPU_regs" {  } { { "CPU_regs.vhd" "" { Text "E:/CPU/CPU/CPU_regs.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Info: Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "E:/CPU/CPU/CPU.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Info: Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_ALU_yw.vhd 2 1 " "Warning: Using design file CPU_ALU_yw.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_ALU_yw-ALU_architecture " "Info: Found design unit 1: CPU_ALU_yw-ALU_architecture" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_ALU_yw " "Info: Found entity 1: CPU_ALU_yw" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_ALU_yw CPU_ALU_yw:inst9 " "Info: Elaborating entity \"CPU_ALU_yw\" for hierarchy \"CPU_ALU_yw:inst9\"" {  } { { "CPU.bdf" "inst9" { Schematic "E:/CPU/CPU/CPU.bdf" { { 408 1736 1920 536 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en CPU_ALU_yw.vhd(14) " "Warning (10492): VHDL Process Statement warning at CPU_ALU_yw.vhd(14): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 14 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_in CPU_ALU_yw.vhd(16) " "Warning (10492): VHDL Process Statement warning at CPU_ALU_yw.vhd(16): signal \"ALU_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_in CPU_ALU_yw.vhd(19) " "Warning (10492): VHDL Process Statement warning at CPU_ALU_yw.vhd(19): signal \"ALU_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ALU_in CPU_ALU_yw.vhd(21) " "Warning (10492): VHDL Process Statement warning at CPU_ALU_yw.vhd(21): signal \"ALU_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_out CPU_ALU_yw.vhd(12) " "Warning (10631): VHDL Process Statement warning at CPU_ALU_yw.vhd(12): inferring latch(es) for signal or variable \"ALU_out\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[0\] CPU_ALU_yw.vhd(12) " "Info (10041): Inferred latch for \"ALU_out\[0\]\" at CPU_ALU_yw.vhd(12)" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[1\] CPU_ALU_yw.vhd(12) " "Info (10041): Inferred latch for \"ALU_out\[1\]\" at CPU_ALU_yw.vhd(12)" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[2\] CPU_ALU_yw.vhd(12) " "Info (10041): Inferred latch for \"ALU_out\[2\]\" at CPU_ALU_yw.vhd(12)" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[3\] CPU_ALU_yw.vhd(12) " "Info (10041): Inferred latch for \"ALU_out\[3\]\" at CPU_ALU_yw.vhd(12)" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[4\] CPU_ALU_yw.vhd(12) " "Info (10041): Inferred latch for \"ALU_out\[4\]\" at CPU_ALU_yw.vhd(12)" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[5\] CPU_ALU_yw.vhd(12) " "Info (10041): Inferred latch for \"ALU_out\[5\]\" at CPU_ALU_yw.vhd(12)" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[6\] CPU_ALU_yw.vhd(12) " "Info (10041): Inferred latch for \"ALU_out\[6\]\" at CPU_ALU_yw.vhd(12)" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[7\] CPU_ALU_yw.vhd(12) " "Info (10041): Inferred latch for \"ALU_out\[7\]\" at CPU_ALU_yw.vhd(12)" {  } { { "CPU_ALU_yw.vhd" "" { Text "E:/CPU/CPU/CPU_ALU_yw.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_IRyima.vhd 2 1 " "Warning: Using design file CPU_IRyima.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_IRyima-ALU_architecture " "Info: Found design unit 1: CPU_IRyima-ALU_architecture" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_IRyima " "Info: Found entity 1: CPU_IRyima" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_IRyima CPU_IRyima:inst12 " "Info: Elaborating entity \"CPU_IRyima\" for hierarchy \"CPU_IRyima:inst12\"" {  } { { "CPU.bdf" "inst12" { Schematic "E:/CPU/CPU/CPU.bdf" { { 104 2056 2200 584 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jmp CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"jmp\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_sa CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"load_sa\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_sb CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"load_sb\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_mar CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"load_mar\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lod_IR CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"lod_IR\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_A CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"load_A\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_B CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"load_B\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cs CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"cs\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dl CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"dl\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "xl CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"xl\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RAM_en CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"RAM_en\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ra0 CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"ra0\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ra1 CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"ra1\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "re CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"re\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wa0 CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"wa0\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wa1 CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"wa1\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "we CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"we\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shl CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"shl\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shr CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"shr\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shpass CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"shpass\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_en CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"ALU_en\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "lod_pc CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"lod_pc\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LD_pc CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"LD_pc\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pc_bus CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"pc_bus\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"M\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s CPU_IRyima.vhd(27) " "Warning (10631): VHDL Process Statement warning at CPU_IRyima.vhd(27): inferring latch(es) for signal or variable \"s\", which holds its previous value in one or more paths through the process" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"s\[0\]\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"s\[1\]\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"s\[2\]\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"s\[3\]\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"M\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_bus CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"pc_bus\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LD_pc CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"LD_pc\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lod_pc CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"lod_pc\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_en CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"ALU_en\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shpass CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"shpass\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shr CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"shr\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shl CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"shl\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "we CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"we\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wa1 CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"wa1\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wa0 CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"wa0\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "re CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"re\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra1 CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"ra1\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra0 CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"ra0\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_en CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"RAM_en\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "xl CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"xl\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dl CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"dl\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cs CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"cs\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_B CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"load_B\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_A CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"load_A\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lod_IR CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"lod_IR\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_mar CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"load_mar\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_sb CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"load_sb\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_sa CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"load_sa\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jmp CPU_IRyima.vhd(27) " "Info (10041): Inferred latch for \"jmp\" at CPU_IRyima.vhd(27)" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_IR.vhd 2 1 " "Warning: Using design file CPU_IR.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_IR-ALU_architecture " "Info: Found design unit 1: CPU_IR-ALU_architecture" {  } { { "CPU_IR.vhd" "" { Text "E:/CPU/CPU/CPU_IR.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_IR " "Info: Found entity 1: CPU_IR" {  } { { "CPU_IR.vhd" "" { Text "E:/CPU/CPU/CPU_IR.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_IR CPU_IR:inst10 " "Info: Elaborating entity \"CPU_IR\" for hierarchy \"CPU_IR:inst10\"" {  } { { "CPU.bdf" "inst10" { Schematic "E:/CPU/CPU/CPU.bdf" { { 104 1776 1944 200 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_RAM.vhd 2 1 " "Warning: Using design file CPU_RAM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_RAM-ALU_architecture " "Info: Found design unit 1: CPU_RAM-ALU_architecture" {  } { { "CPU_RAM.vhd" "" { Text "E:/CPU/CPU/CPU_RAM.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_RAM " "Info: Found entity 1: CPU_RAM" {  } { { "CPU_RAM.vhd" "" { Text "E:/CPU/CPU/CPU_RAM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_RAM CPU_RAM:inst7 " "Info: Elaborating entity \"CPU_RAM\" for hierarchy \"CPU_RAM:inst7\"" {  } { { "CPU.bdf" "inst7" { Schematic "E:/CPU/CPU/CPU.bdf" { { 104 1504 1688 296 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_jicunqi.vhd 2 1 " "Warning: Using design file CPU_jicunqi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_jicunqi-ALU_architecture " "Info: Found design unit 1: CPU_jicunqi-ALU_architecture" {  } { { "CPU_jicunqi.vhd" "" { Text "E:/CPU/CPU/CPU_jicunqi.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_jicunqi " "Info: Found entity 1: CPU_jicunqi" {  } { { "CPU_jicunqi.vhd" "" { Text "E:/CPU/CPU/CPU_jicunqi.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_jicunqi CPU_jicunqi:inst4 " "Info: Elaborating entity \"CPU_jicunqi\" for hierarchy \"CPU_jicunqi:inst4\"" {  } { { "CPU.bdf" "inst4" { Schematic "E:/CPU/CPU/CPU.bdf" { { 184 1208 1392 280 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_xuanzeqi.vhd 2 1 " "Warning: Using design file CPU_xuanzeqi.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_xuanzeqi-ALU_architecture " "Info: Found design unit 1: CPU_xuanzeqi-ALU_architecture" {  } { { "CPU_xuanzeqi.vhd" "" { Text "E:/CPU/CPU/CPU_xuanzeqi.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_xuanzeqi " "Info: Found entity 1: CPU_xuanzeqi" {  } { { "CPU_xuanzeqi.vhd" "" { Text "E:/CPU/CPU/CPU_xuanzeqi.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_xuanzeqi CPU_xuanzeqi:inst2 " "Info: Elaborating entity \"CPU_xuanzeqi\" for hierarchy \"CPU_xuanzeqi:inst2\"" {  } { { "CPU.bdf" "inst2" { Schematic "E:/CPU/CPU/CPU.bdf" { { 152 928 1080 248 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A CPU_xuanzeqi.vhd(15) " "Warning (10492): VHDL Process Statement warning at CPU_xuanzeqi.vhd(15): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_xuanzeqi.vhd" "" { Text "E:/CPU/CPU/CPU_xuanzeqi.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B CPU_xuanzeqi.vhd(17) " "Warning (10492): VHDL Process Statement warning at CPU_xuanzeqi.vhd(17): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_xuanzeqi.vhd" "" { Text "E:/CPU/CPU/CPU_xuanzeqi.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_PC.vhd 2 1 " "Warning: Using design file CPU_PC.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_PC-ONE " "Info: Found design unit 1: CPU_PC-ONE" {  } { { "CPU_PC.vhd" "" { Text "E:/CPU/CPU/CPU_PC.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_PC " "Info: Found entity 1: CPU_PC" {  } { { "CPU_PC.vhd" "" { Text "E:/CPU/CPU/CPU_PC.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_PC CPU_PC:inst " "Info: Elaborating entity \"CPU_PC\" for hierarchy \"CPU_PC:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "E:/CPU/CPU/CPU.bdf" { { 168 600 816 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_regs CPU_regs:inst1 " "Info: Elaborating entity \"CPU_regs\" for hierarchy \"CPU_regs:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "E:/CPU/CPU/CPU.bdf" { { 368 600 816 560 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_time.vhd 2 1 " "Warning: Using design file CPU_time.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_time-ALU_architecture " "Info: Found design unit 1: CPU_time-ALU_architecture" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_time " "Info: Found entity 1: CPU_time" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_time CPU_time:inst11 " "Info: Elaborating entity \"CPU_time\" for hierarchy \"CPU_time:inst11\"" {  } { { "CPU.bdf" "inst11" { Schematic "E:/CPU/CPU/CPU.bdf" { { 256 1800 1912 352 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "CPU_ALU.vhd 2 1 " "Warning: Using design file CPU_ALU.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_ALU-ALU_architecture " "Info: Found design unit 1: CPU_ALU-ALU_architecture" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_ALU " "Info: Found entity 1: CPU_ALU" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU_ALU CPU_ALU:inst8 " "Info: Elaborating entity \"CPU_ALU\" for hierarchy \"CPU_ALU:inst8\"" {  } { { "CPU.bdf" "inst8" { Schematic "E:/CPU/CPU/CPU.bdf" { { 408 1496 1648 536 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M CPU_ALU.vhd(15) " "Warning (10492): VHDL Process Statement warning at CPU_ALU.vhd(15): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_out CPU_ALU.vhd(13) " "Warning (10631): VHDL Process Statement warning at CPU_ALU.vhd(13): inferring latch(es) for signal or variable \"ALU_out\", which holds its previous value in one or more paths through the process" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[0\] CPU_ALU.vhd(13) " "Info (10041): Inferred latch for \"ALU_out\[0\]\" at CPU_ALU.vhd(13)" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[1\] CPU_ALU.vhd(13) " "Info (10041): Inferred latch for \"ALU_out\[1\]\" at CPU_ALU.vhd(13)" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[2\] CPU_ALU.vhd(13) " "Info (10041): Inferred latch for \"ALU_out\[2\]\" at CPU_ALU.vhd(13)" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[3\] CPU_ALU.vhd(13) " "Info (10041): Inferred latch for \"ALU_out\[3\]\" at CPU_ALU.vhd(13)" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[4\] CPU_ALU.vhd(13) " "Info (10041): Inferred latch for \"ALU_out\[4\]\" at CPU_ALU.vhd(13)" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[5\] CPU_ALU.vhd(13) " "Info (10041): Inferred latch for \"ALU_out\[5\]\" at CPU_ALU.vhd(13)" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[6\] CPU_ALU.vhd(13) " "Info (10041): Inferred latch for \"ALU_out\[6\]\" at CPU_ALU.vhd(13)" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_out\[7\] CPU_ALU.vhd(13) " "Info (10041): Inferred latch for \"ALU_out\[7\]\" at CPU_ALU.vhd(13)" {  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_PC:inst\|sysbus_out\[7\] CPU_xuanzeqi:inst2\|data_out\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_PC:inst\|sysbus_out\[7\]\" to the node \"CPU_xuanzeqi:inst2\|data_out\[7\]\" into an OR gate" {  } { { "CPU_PC.vhd" "" { Text "E:/CPU/CPU/CPU_PC.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_PC:inst\|sysbus_out\[6\] CPU_xuanzeqi:inst2\|data_out\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_PC:inst\|sysbus_out\[6\]\" to the node \"CPU_xuanzeqi:inst2\|data_out\[6\]\" into an OR gate" {  } { { "CPU_PC.vhd" "" { Text "E:/CPU/CPU/CPU_PC.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_PC:inst\|sysbus_out\[5\] CPU_xuanzeqi:inst2\|data_out\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_PC:inst\|sysbus_out\[5\]\" to the node \"CPU_xuanzeqi:inst2\|data_out\[5\]\" into an OR gate" {  } { { "CPU_PC.vhd" "" { Text "E:/CPU/CPU/CPU_PC.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_PC:inst\|sysbus_out\[4\] CPU_xuanzeqi:inst2\|data_out\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_PC:inst\|sysbus_out\[4\]\" to the node \"CPU_xuanzeqi:inst2\|data_out\[4\]\" into an OR gate" {  } { { "CPU_PC.vhd" "" { Text "E:/CPU/CPU/CPU_PC.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_PC:inst\|sysbus_out\[3\] CPU_xuanzeqi:inst2\|data_out\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_PC:inst\|sysbus_out\[3\]\" to the node \"CPU_xuanzeqi:inst2\|data_out\[3\]\" into an OR gate" {  } { { "CPU_PC.vhd" "" { Text "E:/CPU/CPU/CPU_PC.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_PC:inst\|sysbus_out\[2\] CPU_xuanzeqi:inst2\|data_out\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_PC:inst\|sysbus_out\[2\]\" to the node \"CPU_xuanzeqi:inst2\|data_out\[2\]\" into an OR gate" {  } { { "CPU_PC.vhd" "" { Text "E:/CPU/CPU/CPU_PC.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_PC:inst\|sysbus_out\[1\] CPU_xuanzeqi:inst2\|data_out\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_PC:inst\|sysbus_out\[1\]\" to the node \"CPU_xuanzeqi:inst2\|data_out\[1\]\" into an OR gate" {  } { { "CPU_PC.vhd" "" { Text "E:/CPU/CPU/CPU_PC.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPU_PC:inst\|sysbus_out\[0\] CPU_xuanzeqi:inst2\|data_out\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"CPU_PC:inst\|sysbus_out\[0\]\" to the node \"CPU_xuanzeqi:inst2\|data_out\[0\]\" into an OR gate" {  } { { "CPU_PC.vhd" "" { Text "E:/CPU/CPU/CPU_PC.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "CPU_IRyima:inst12\|load_sb CPU_IRyima:inst12\|load_B " "Info: Duplicate LATCH primitive \"CPU_IRyima:inst12\|load_sb\" merged with LATCH primitive \"CPU_IRyima:inst12\|load_B\"" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 11 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "CPU_IRyima:inst12\|M CPU_IRyima:inst12\|shpass " "Info: Duplicate LATCH primitive \"CPU_IRyima:inst12\|M\" merged with LATCH primitive \"CPU_IRyima:inst12\|shpass\"" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 18 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "CPU_IRyima:inst12\|ALU_en CPU_IRyima:inst12\|shpass " "Info: Duplicate LATCH primitive \"CPU_IRyima:inst12\|ALU_en\" merged with LATCH primitive \"CPU_IRyima:inst12\|shpass\"" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 16 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "CPU_IRyima:inst12\|LD_pc CPU_IRyima:inst12\|RAM_en " "Info: Duplicate LATCH primitive \"CPU_IRyima:inst12\|LD_pc\" merged with LATCH primitive \"CPU_IRyima:inst12\|RAM_en\"" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 17 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "CPU_IRyima:inst12\|dl CPU_IRyima:inst12\|RAM_en " "Info: Duplicate LATCH primitive \"CPU_IRyima:inst12\|dl\" merged with LATCH primitive \"CPU_IRyima:inst12\|RAM_en\"" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 14 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|load_B " "Warning: Latch CPU_IRyima:inst12\|load_B has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IR:inst10\|out_zl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IR:inst10\|out_zl\[0\]" {  } { { "CPU_IR.vhd" "" { Text "E:/CPU/CPU/CPU_IR.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|load_A " "Warning: Latch CPU_IRyima:inst12\|load_A has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IR:inst10\|out_zl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IR:inst10\|out_zl\[0\]" {  } { { "CPU_IR.vhd" "" { Text "E:/CPU/CPU/CPU_IR.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst8\|ALU_out\[6\] " "Warning: Latch CPU_ALU:inst8\|ALU_out\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IRyima:inst12\|s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IRyima:inst12\|s\[0\]" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst8\|ALU_out\[7\] " "Warning: Latch CPU_ALU:inst8\|ALU_out\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IRyima:inst12\|s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IRyima:inst12\|s\[0\]" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|shpass " "Warning: Latch CPU_IRyima:inst12\|shpass has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst8\|ALU_out\[5\] " "Warning: Latch CPU_ALU:inst8\|ALU_out\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IRyima:inst12\|s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IRyima:inst12\|s\[0\]" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst8\|ALU_out\[4\] " "Warning: Latch CPU_ALU:inst8\|ALU_out\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IRyima:inst12\|s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IRyima:inst12\|s\[0\]" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst8\|ALU_out\[3\] " "Warning: Latch CPU_ALU:inst8\|ALU_out\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IRyima:inst12\|s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IRyima:inst12\|s\[0\]" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst8\|ALU_out\[2\] " "Warning: Latch CPU_ALU:inst8\|ALU_out\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IRyima:inst12\|s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IRyima:inst12\|s\[0\]" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst8\|ALU_out\[1\] " "Warning: Latch CPU_ALU:inst8\|ALU_out\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IRyima:inst12\|s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IRyima:inst12\|s\[0\]" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_ALU:inst8\|ALU_out\[0\] " "Warning: Latch CPU_ALU:inst8\|ALU_out\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IRyima:inst12\|s\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IRyima:inst12\|s\[0\]" {  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_ALU.vhd" "" { Text "E:/CPU/CPU/CPU_ALU.vhd" 13 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|RAM_en " "Warning: Latch CPU_IRyima:inst12\|RAM_en has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|cs " "Warning: Latch CPU_IRyima:inst12\|cs has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|xl " "Warning: Latch CPU_IRyima:inst12\|xl has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|jmp " "Warning: Latch CPU_IRyima:inst12\|jmp has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 10 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|lod_IR " "Warning: Latch CPU_IRyima:inst12\|lod_IR has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 12 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|load_sa " "Warning: Latch CPU_IRyima:inst12\|load_sa has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|load_mar " "Warning: Latch CPU_IRyima:inst12\|load_mar has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IR:inst10\|out_zl\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IR:inst10\|out_zl\[0\]" {  } { { "CPU_IR.vhd" "" { Text "E:/CPU/CPU/CPU_IR.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 11 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|pc_bus " "Warning: Latch CPU_IRyima:inst12\|pc_bus has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|we " "Warning: Latch CPU_IRyima:inst12\|we has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|ra1 " "Warning: Latch CPU_IRyima:inst12\|ra1 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|ra0 " "Warning: Latch CPU_IRyima:inst12\|ra0 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|re " "Warning: Latch CPU_IRyima:inst12\|re has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[2\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[2\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|s\[0\] " "Warning: Latch CPU_IRyima:inst12\|s\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|s\[1\] " "Warning: Latch CPU_IRyima:inst12\|s\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IR:inst10\|out_zl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IR:inst10\|out_zl\[1\]" {  } { { "CPU_IR.vhd" "" { Text "E:/CPU/CPU/CPU_IR.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|s\[3\] " "Warning: Latch CPU_IRyima:inst12\|s\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_IR:inst10\|out_zl\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_IR:inst10\|out_zl\[1\]" {  } { { "CPU_IR.vhd" "" { Text "E:/CPU/CPU/CPU_IR.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 27 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CPU_IRyima:inst12\|lod_pc " "Warning: Latch CPU_IRyima:inst12\|lod_pc has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CPU_time:inst11\|tout\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR CPU_time:inst11\|tout\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal CPU_time:inst11\|tout\[0\]" {  } { { "CPU_time.vhd" "" { Text "E:/CPU/CPU/CPU_time.vhd" 15 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "CPU_IRyima.vhd" "" { Text "E:/CPU/CPU/CPU_IRyima.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "340 " "Info: Implemented 340 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Info: Implemented 82 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "257 " "Info: Implemented 257 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 124 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 124 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 16:12:07 2018 " "Info: Processing ended: Fri Jan 05 16:12:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
