<stg><name>calcOrientationHist</name>


<trans_list>

<trans id="771" from="1" to="2">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="2" to="3">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="3" to="4">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="4" to="5">
<condition id="273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="5" to="6">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="6" to="7">
<condition id="275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="7" to="8">
<condition id="276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="8" to="9">
<condition id="277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="9" to="10">
<condition id="278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="10" to="11">
<condition id="279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="11" to="12">
<condition id="280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="12" to="13">
<condition id="281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="13" to="14">
<condition id="282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="14" to="15">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="15" to="16">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="16" to="16">
<condition id="287">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="16" to="17">
<condition id="289">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="17" to="83">
<condition id="290">
<or_exp><and_exp><literal name="tmp_510" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="17" to="82">
<condition id="291">
<or_exp><and_exp><literal name="tmp_510" val="0"/>
<literal name="or_cond_213" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="17" to="18">
<condition id="293">
<or_exp><and_exp><literal name="tmp_510" val="0"/>
<literal name="or_cond_213" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="18" to="82">
<condition id="377">
<or_exp><and_exp><literal name="tmp_529" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="18" to="19">
<condition id="441">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="19" to="20">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="20" to="21">
<condition id="379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="21" to="22">
<condition id="380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="22" to="23">
<condition id="381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="23" to="24">
<condition id="382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="24" to="25">
<condition id="383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="25" to="26">
<condition id="384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="26" to="27">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="27" to="28">
<condition id="386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="28" to="29">
<condition id="387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="29" to="30">
<condition id="388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="30" to="31">
<condition id="389">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="31" to="32">
<condition id="390">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="32" to="33">
<condition id="391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="33" to="34">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="34" to="35">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="35" to="36">
<condition id="394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="36" to="37">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="37" to="38">
<condition id="396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="38" to="39">
<condition id="397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="39" to="40">
<condition id="398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="40" to="41">
<condition id="399">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="41" to="42">
<condition id="400">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="42" to="43">
<condition id="401">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="43" to="44">
<condition id="402">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="44" to="45">
<condition id="403">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="45" to="46">
<condition id="404">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="46" to="47">
<condition id="405">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="47" to="48">
<condition id="406">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="48" to="49">
<condition id="407">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="49" to="50">
<condition id="408">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="50" to="51">
<condition id="409">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="51" to="52">
<condition id="410">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="52" to="53">
<condition id="411">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="53" to="54">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="54" to="55">
<condition id="413">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="55" to="56">
<condition id="414">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="56" to="57">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="57" to="58">
<condition id="416">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="58" to="59">
<condition id="417">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="59" to="60">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="60" to="61">
<condition id="419">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="61" to="62">
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="62" to="63">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="63" to="64">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="64" to="65">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="65" to="66">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="66" to="67">
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="67" to="68">
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="68" to="69">
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="69" to="70">
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="70" to="71">
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="71" to="72">
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="72" to="73">
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="73" to="74">
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="74" to="75">
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="75" to="76">
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="76" to="77">
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="77" to="78">
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="78" to="79">
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="79" to="80">
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="80" to="81">
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="81" to="18">
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="82" to="17">
<condition id="363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="83" to="84">
<condition id="365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="84" to="85">
<condition id="366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="85" to="86">
<condition id="368">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="86" to="90">
<condition id="442">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="86" to="87">
<condition id="446">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="87" to="88">
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="88" to="89">
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="89" to="86">
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:0  %sigma_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %sigma_V)

]]></Node>
<StgValue><ssdm name="sigma_V_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:7  %temphist_V = alloca [40 x i32], align 4

]]></Node>
<StgValue><ssdm name="temphist_V"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
.preheader.preheader_ifconv:8  %r_V = call i33 @_ssdm_op_BitConcatenate.i33.i32.i1(i32 %sigma_V_read, i1 false)

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="65" op_0_bw="33">
<![CDATA[
.preheader.preheader_ifconv:9  %OP1_V_cast = sext i33 %r_V to i65

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="65" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:10  %OP2_V_23_cast = sext i32 %sigma_V_read to i65

]]></Node>
<StgValue><ssdm name="OP2_V_23_cast"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
.preheader.preheader_ifconv:11  %p_Val2_s = mul i65 %OP2_V_23_cast, %OP1_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="65">
<![CDATA[
.preheader.preheader_ifconv:12  %tmp = trunc i65 %p_Val2_s to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="65" op_1_bw="65">
<![CDATA[
.preheader.preheader_ifconv:13  %tmp_s = icmp eq i65 %p_Val2_s, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:14  %is_neg = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %p_Val2_s, i32 64)

]]></Node>
<StgValue><ssdm name="is_neg"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="100" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp><literal name="is_neg" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader_ifconv:15  %tmp_649_cast = sub i64 0, %tmp

]]></Node>
<StgValue><ssdm name="tmp_649_cast"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader_ifconv:16  %p_Val2_158 = select i1 %is_neg, i64 %tmp_649_cast, i64 %tmp

]]></Node>
<StgValue><ssdm name="p_Val2_158"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:18  %tmp_386 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_158, i32 32, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:19  %p_Result_42 = zext i32 %tmp_386 to i64

]]></Node>
<StgValue><ssdm name="p_Result_42"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>CTLZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.preheader.preheader_ifconv:20  %tmp_490 = call i64 @llvm.ctlz.i64(i64 %p_Result_42, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_490"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:21  %tmp_1237 = trunc i64 %tmp_490 to i32

]]></Node>
<StgValue><ssdm name="tmp_1237"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:22  %tmp_491 = icmp eq i32 %tmp_386, 0

]]></Node>
<StgValue><ssdm name="tmp_491"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:23  %p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_158, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader_ifconv:24  %p_Result_187 = call i64 @llvm.part.set.i64.i32(i64 -1, i32 %p_Result_s, i32 63, i32 32)

]]></Node>
<StgValue><ssdm name="p_Result_187"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>CTLZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.preheader.preheader_ifconv:25  %tmp_492 = call i64 @llvm.ctlz.i64(i64 %p_Result_187, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_492"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:26  %tmp_1238 = trunc i64 %tmp_492 to i32

]]></Node>
<StgValue><ssdm name="tmp_1238"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:27  %NZeros = add nsw i32 %tmp_1237, %tmp_1238

]]></Node>
<StgValue><ssdm name="NZeros"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:28  %num_zeros = select i1 %tmp_491, i32 %NZeros, i32 %tmp_1237

]]></Node>
<StgValue><ssdm name="num_zeros"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:29  %msb_idx = sub nsw i32 95, %num_zeros

]]></Node>
<StgValue><ssdm name="msb_idx"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:30  %tmp_1239 = trunc i32 %msb_idx to i31

]]></Node>
<StgValue><ssdm name="tmp_1239"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:31  %tmp_1240 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %msb_idx, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1240"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="96" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:17  %p_Val2_165_cast = zext i64 %p_Val2_158 to i96

]]></Node>
<StgValue><ssdm name="p_Val2_165_cast"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader.preheader_ifconv:32  %msb_idx_6 = select i1 %tmp_1240, i31 0, i31 %tmp_1239

]]></Node>
<StgValue><ssdm name="msb_idx_6"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="26" op_0_bw="26" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:33  %tmp_1241 = call i26 @_ssdm_op_PartSelect.i26.i31.i32.i32(i31 %msb_idx_6, i32 5, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_1241"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader.preheader_ifconv:34  %icmp = icmp eq i26 %tmp_1241, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:35  %tmp32_V = trunc i64 %p_Val2_158 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader.preheader_ifconv:36  %tmp_493 = sub i31 31, %msb_idx_6

]]></Node>
<StgValue><ssdm name="tmp_493"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="31">
<![CDATA[
.preheader.preheader_ifconv:37  %tmp_654_cast = zext i31 %tmp_493 to i32

]]></Node>
<StgValue><ssdm name="tmp_654_cast"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:38  %tmp32_V_48 = shl i32 %tmp32_V, %tmp_654_cast

]]></Node>
<StgValue><ssdm name="tmp32_V_48"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="31">
<![CDATA[
.preheader.preheader_ifconv:39  %tmp_1243 = trunc i31 %msb_idx_6 to i7

]]></Node>
<StgValue><ssdm name="tmp_1243"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader.preheader_ifconv:40  %tmp_1244 = icmp ult i31 %msb_idx_6, 31

]]></Node>
<StgValue><ssdm name="tmp_1244"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader_ifconv:41  %tmp_1245 = add i7 -31, %tmp_1243

]]></Node>
<StgValue><ssdm name="tmp_1245"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="96" op_0_bw="96" op_1_bw="96" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:42  %tmp_1246 = call i96 @llvm.part.select.i96(i96 %p_Val2_165_cast, i32 95, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_1246"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader_ifconv:43  %tmp_1247 = sub i7 -2, %tmp_1243

]]></Node>
<StgValue><ssdm name="tmp_1247"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="96" op_0_bw="1" op_1_bw="96" op_2_bw="96">
<![CDATA[
.preheader.preheader_ifconv:44  %tmp_1248 = select i1 %tmp_1244, i96 %tmp_1246, i96 %p_Val2_165_cast

]]></Node>
<StgValue><ssdm name="tmp_1248"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader.preheader_ifconv:45  %tmp_1249 = select i1 %tmp_1244, i7 %tmp_1247, i7 %tmp_1245

]]></Node>
<StgValue><ssdm name="tmp_1249"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="96" op_0_bw="7">
<![CDATA[
.preheader.preheader_ifconv:46  %tmp_1250 = zext i7 %tmp_1249 to i96

]]></Node>
<StgValue><ssdm name="tmp_1250"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="96" op_0_bw="96" op_1_bw="96">
<![CDATA[
.preheader.preheader_ifconv:47  %tmp_1251 = lshr i96 %tmp_1248, %tmp_1250

]]></Node>
<StgValue><ssdm name="tmp_1251"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="96">
<![CDATA[
.preheader.preheader_ifconv:48  %tmp32_V_49 = trunc i96 %tmp_1251 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_49"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:49  %tmp32_V_50 = select i1 %icmp, i32 %tmp32_V_48, i32 %tmp32_V_49

]]></Node>
<StgValue><ssdm name="tmp32_V_50"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="135" st_id="4" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:50  %f_16 = uitofp i32 %tmp32_V_50 to float

]]></Node>
<StgValue><ssdm name="f_16"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="136" st_id="5" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:50  %f_16 = uitofp i32 %tmp32_V_50 to float

]]></Node>
<StgValue><ssdm name="f_16"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:51  %tmp32_V_71 = bitcast float %f_16 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_71"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:52  %p_Result_44 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_71, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_44"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="139" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader_ifconv:53  %tmp_494 = icmp ne i8 %p_Result_44, -98

]]></Node>
<StgValue><ssdm name="tmp_494"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:54  %tmp_1253 = trunc i32 %msb_idx to i8

]]></Node>
<StgValue><ssdm name="tmp_1253"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.preheader_ifconv:55  %tmp83_cast_cast = select i1 %tmp_494, i8 96, i8 95

]]></Node>
<StgValue><ssdm name="tmp83_cast_cast"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.preheader_ifconv:56  %p_Repl2_64_trunc = add i8 %tmp_1253, %tmp83_cast_cast

]]></Node>
<StgValue><ssdm name="p_Repl2_64_trunc"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
.preheader.preheader_ifconv:57  %tmp_495 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_64_trunc)

]]></Node>
<StgValue><ssdm name="tmp_495"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
.preheader.preheader_ifconv:58  %p_Result_188 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_71, i9 %tmp_495, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_188"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:59  %f = bitcast i32 %p_Result_188 to float

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="235">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:60  %p_03_i8 = select i1 %tmp_s, float 0.000000e+00, float %f

]]></Node>
<StgValue><ssdm name="p_03_i8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="147" st_id="7" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="236">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:61  %v_assign = fdiv float -1.000000e+00, %p_03_i8

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="148" st_id="8" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:61  %v_assign = fdiv float -1.000000e+00, %p_03_i8

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="149" st_id="9" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="238">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:61  %v_assign = fdiv float -1.000000e+00, %p_03_i8

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="150" st_id="10" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="239">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:61  %v_assign = fdiv float -1.000000e+00, %p_03_i8

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="151" st_id="11" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:61  %v_assign = fdiv float -1.000000e+00, %p_03_i8

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="152" st_id="12" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="241">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:61  %v_assign = fdiv float -1.000000e+00, %p_03_i8

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="153" st_id="13" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="242">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:61  %v_assign = fdiv float -1.000000e+00, %p_03_i8

]]></Node>
<StgValue><ssdm name="v_assign"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="154" st_id="14" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:62  %d_assign_s = fpext float %v_assign to double

]]></Node>
<StgValue><ssdm name="d_assign_s"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:63  %ireg_V = bitcast double %d_assign_s to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="63" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:64  %tmp_1254 = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="tmp_1254"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:65  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:66  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="52" op_0_bw="64">
<![CDATA[
.preheader.preheader_ifconv:68  %tmp_1256 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="tmp_1256"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
.preheader.preheader_ifconv:73  %tmp_498 = icmp eq i63 %tmp_1254, 0

]]></Node>
<StgValue><ssdm name="tmp_498"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="161" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:1  %radius_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %radius)

]]></Node>
<StgValue><ssdm name="radius_read"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:2  %c0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %c0)

]]></Node>
<StgValue><ssdm name="c0_read"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:3  %r0_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %r0)

]]></Node>
<StgValue><ssdm name="r0_read"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:4  %img_cols_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %img_cols_read)

]]></Node>
<StgValue><ssdm name="img_cols_read_2"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:5  %img_rows_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %img_rows_read)

]]></Node>
<StgValue><ssdm name="img_rows_read_2"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:6  %img_val_V_offset_rea = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %img_val_V_offset)

]]></Node>
<StgValue><ssdm name="img_val_V_offset_rea"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader_ifconv:67  %tmp_496 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_496"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
.preheader.preheader_ifconv:69  %tmp_497 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1256)

]]></Node>
<StgValue><ssdm name="tmp_497"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="54" op_0_bw="53">
<![CDATA[
.preheader.preheader_ifconv:70  %p_Result_189 = zext i53 %tmp_497 to i54

]]></Node>
<StgValue><ssdm name="p_Result_189"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp><literal name="isneg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader.preheader_ifconv:71  %man_V_21 = sub i54 0, %p_Result_189

]]></Node>
<StgValue><ssdm name="man_V_21"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
.preheader.preheader_ifconv:72  %man_V_22 = select i1 %isneg, i54 %man_V_21, i54 %p_Result_189

]]></Node>
<StgValue><ssdm name="man_V_22"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:74  %F2 = sub i12 1075, %tmp_496

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:75  %tmp_499 = icmp sgt i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_499"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:76  %tmp_500 = add i12 -16, %F2

]]></Node>
<StgValue><ssdm name="tmp_500"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:77  %tmp_501 = sub i12 16, %F2

]]></Node>
<StgValue><ssdm name="tmp_501"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
.preheader.preheader_ifconv:78  %sh_amt = select i1 %tmp_499, i12 %tmp_500, i12 %tmp_501

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="12">
<![CDATA[
.preheader.preheader_ifconv:79  %sh_amt_cast = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_cast"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:80  %tmp_502 = icmp eq i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_502"/></StgValue>
</operation>

<operation id="179" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="54">
<![CDATA[
.preheader.preheader_ifconv:81  %tmp_1257 = trunc i54 %man_V_22 to i32

]]></Node>
<StgValue><ssdm name="tmp_1257"/></StgValue>
</operation>

<operation id="180" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader_ifconv:82  %tmp_503 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_503"/></StgValue>
</operation>

<operation id="181" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader_ifconv:83  %tmp_1258 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1258"/></StgValue>
</operation>

<operation id="182" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader.preheader_ifconv:84  %icmp11 = icmp eq i7 %tmp_1258, 0

]]></Node>
<StgValue><ssdm name="icmp11"/></StgValue>
</operation>

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="54" op_0_bw="32">
<![CDATA[
.preheader.preheader_ifconv:85  %tmp_504 = zext i32 %sh_amt_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_504"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.preheader.preheader_ifconv:86  %tmp_505 = ashr i54 %man_V_22, %tmp_504

]]></Node>
<StgValue><ssdm name="tmp_505"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="54">
<![CDATA[
.preheader.preheader_ifconv:87  %tmp_1259 = trunc i54 %tmp_505 to i32

]]></Node>
<StgValue><ssdm name="tmp_1259"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:88  %p_078_s = select i1 %isneg, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="p_078_s"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader_ifconv:89  %tmp_506 = shl i32 %tmp_1257, %sh_amt_cast

]]></Node>
<StgValue><ssdm name="tmp_506"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:90  %sel_tmp60 = xor i1 %tmp_498, true

]]></Node>
<StgValue><ssdm name="sel_tmp60"/></StgValue>
</operation>

<operation id="189" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:91  %sel_tmp61 = and i1 %tmp_502, %sel_tmp60

]]></Node>
<StgValue><ssdm name="sel_tmp61"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:92  %sel_tmp65_demorgan = or i1 %tmp_498, %tmp_502

]]></Node>
<StgValue><ssdm name="sel_tmp65_demorgan"/></StgValue>
</operation>

<operation id="191" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:93  %sel_tmp65 = xor i1 %sel_tmp65_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp65"/></StgValue>
</operation>

<operation id="192" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:94  %sel_tmp66 = and i1 %tmp_499, %sel_tmp65

]]></Node>
<StgValue><ssdm name="sel_tmp66"/></StgValue>
</operation>

<operation id="193" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:95  %sel_tmp67 = xor i1 %tmp_503, true

]]></Node>
<StgValue><ssdm name="sel_tmp67"/></StgValue>
</operation>

<operation id="194" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:96  %sel_tmp68 = and i1 %sel_tmp66, %sel_tmp67

]]></Node>
<StgValue><ssdm name="sel_tmp68"/></StgValue>
</operation>

<operation id="195" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:97  %sel_tmp74 = and i1 %sel_tmp66, %tmp_503

]]></Node>
<StgValue><ssdm name="sel_tmp74"/></StgValue>
</operation>

<operation id="196" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:98  %sel_tmp80_demorgan = or i1 %sel_tmp65_demorgan, %tmp_499

]]></Node>
<StgValue><ssdm name="sel_tmp80_demorgan"/></StgValue>
</operation>

<operation id="197" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:99  %sel_tmp80 = xor i1 %sel_tmp80_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp80"/></StgValue>
</operation>

<operation id="198" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:100  %sel_tmp81 = and i1 %icmp11, %sel_tmp80

]]></Node>
<StgValue><ssdm name="sel_tmp81"/></StgValue>
</operation>

<operation id="199" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:101  %newSel = select i1 %sel_tmp81, i32 %tmp_506, i32 %tmp_1259

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="200" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:102  %or_cond = or i1 %sel_tmp81, %sel_tmp74

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="201" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:103  %newSel20 = select i1 %sel_tmp68, i32 %p_078_s, i32 %tmp_1257

]]></Node>
<StgValue><ssdm name="newSel20"/></StgValue>
</operation>

<operation id="202" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:104  %or_cond7 = or i1 %sel_tmp68, %sel_tmp61

]]></Node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="203" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:105  %newSel21 = select i1 %or_cond, i32 %newSel, i32 %newSel20

]]></Node>
<StgValue><ssdm name="newSel21"/></StgValue>
</operation>

<operation id="204" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader_ifconv:106  %or_cond8 = or i1 %or_cond, %or_cond7

]]></Node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.preheader_ifconv:107  %expf_scale_V = select i1 %or_cond8, i32 %newSel21, i32 0

]]></Node>
<StgValue><ssdm name="expf_scale_V"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader_ifconv:108  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="207" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:0  %i = phi i6 [ %i_12, %0 ], [ 0, %.preheader.preheader_ifconv ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="208" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:1  %exitcond2 = icmp eq i6 %i, -24

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="209" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:3  %i_12 = add i6 %i, 1

]]></Node>
<StgValue><ssdm name="i_12"/></StgValue>
</operation>

<operation id="211" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond2, label %1, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="6">
<![CDATA[
:0  %tmp_509 = zext i6 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_509"/></StgValue>
</operation>

<operation id="213" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %temphist_V_addr = getelementptr [40 x i32]* %temphist_V, i64 0, i64 %tmp_509

]]></Node>
<StgValue><ssdm name="temphist_V_addr"/></StgValue>
</operation>

<operation id="214" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:2  store i32 0, i32* %temphist_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %i_15 = sub nsw i32 0, %radius_read

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="217" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_507 = add nsw i32 -1, %img_rows_read_2

]]></Node>
<StgValue><ssdm name="tmp_507"/></StgValue>
</operation>

<operation id="218" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_508 = add nsw i32 -1, %img_cols_read_2

]]></Node>
<StgValue><ssdm name="tmp_508"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="32">
<![CDATA[
:3  %OP2_V = sext i32 %expf_scale_V to i64

]]></Node>
<StgValue><ssdm name="OP2_V"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="32">
<![CDATA[
:4  %tmp_1260 = trunc i32 %img_val_V_offset_rea to i3

]]></Node>
<StgValue><ssdm name="tmp_1260"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="249">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %i1 = phi i32 [ %i_15, %1 ], [ %i_14, %.loopexit ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_510 = icmp sgt i32 %i1, %radius_read

]]></Node>
<StgValue><ssdm name="tmp_510"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_510, label %7, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_510" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %r = add nsw i32 %i1, %r0_read

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_510" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_511 = icmp sgt i32 %r, 0

]]></Node>
<StgValue><ssdm name="tmp_511"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_510" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_512 = icmp slt i32 %r, %tmp_507

]]></Node>
<StgValue><ssdm name="tmp_512"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_510" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond_213 = and i1 %tmp_511, %tmp_512

]]></Node>
<StgValue><ssdm name="or_cond_213"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="tmp_510" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond_213, label %4, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_510" val="0"/>
<literal name="or_cond_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="32">
<![CDATA[
:0  %tmp_1261 = trunc i32 %r to i10

]]></Node>
<StgValue><ssdm name="tmp_1261"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_510" val="0"/>
<literal name="or_cond_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:1  %tmp_264_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1261, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_264_cast"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_510" val="0"/>
<literal name="or_cond_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="32">
<![CDATA[
:2  %tmp_1262 = trunc i32 %r to i10

]]></Node>
<StgValue><ssdm name="tmp_1262"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_510" val="0"/>
<literal name="or_cond_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %tmp_1263 = add i10 1, %tmp_1262

]]></Node>
<StgValue><ssdm name="tmp_1263"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_510" val="0"/>
<literal name="or_cond_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:4  %tmp_266_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1263, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_266_cast"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_510" val="0"/>
<literal name="or_cond_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="32">
<![CDATA[
:5  %tmp_1264 = trunc i32 %r to i10

]]></Node>
<StgValue><ssdm name="tmp_1264"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_510" val="0"/>
<literal name="or_cond_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %tmp_1265 = add i10 -1, %tmp_1264

]]></Node>
<StgValue><ssdm name="tmp_1265"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_510" val="0"/>
<literal name="or_cond_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
:7  %tmp_268_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1265, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_268_cast"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_510" val="0"/>
<literal name="or_cond_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_513 = mul nsw i32 %i1, %i1

]]></Node>
<StgValue><ssdm name="tmp_513"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="tmp_510" val="0"/>
<literal name="or_cond_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_510" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %temphist_V_addr_1 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 36

]]></Node>
<StgValue><ssdm name="temphist_V_addr_1"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_510" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="6">
<![CDATA[
:1  %temphist_V_load = load i32* %temphist_V_addr_1, align 16

]]></Node>
<StgValue><ssdm name="temphist_V_load"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_510" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %temphist_V_addr_3 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 37

]]></Node>
<StgValue><ssdm name="temphist_V_addr_3"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="tmp_510" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="6">
<![CDATA[
:5  %temphist_V_load_1 = load i32* %temphist_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="temphist_V_load_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %j6 = phi i32 [ %i_15, %4 ], [ %j_6, %._crit_edge ]

]]></Node>
<StgValue><ssdm name="j6"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_529 = icmp sgt i32 %j6, %radius_read

]]></Node>
<StgValue><ssdm name="tmp_529"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_529, label %.loopexit.loopexit, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_530 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str57)

]]></Node>
<StgValue><ssdm name="tmp_530"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %c = add nsw i32 %j6, %c0_read

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_531 = icmp sgt i32 %c, 0

]]></Node>
<StgValue><ssdm name="tmp_531"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_532 = icmp slt i32 %c, %tmp_508

]]></Node>
<StgValue><ssdm name="tmp_532"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %or_cond4 = and i1 %tmp_531, %tmp_532

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %or_cond4, label %_ifconv, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="32">
<![CDATA[
_ifconv:0  %tmp_1266 = trunc i32 %c to i18

]]></Node>
<StgValue><ssdm name="tmp_1266"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:1  %tmp_1267 = add i18 1, %tmp_1266

]]></Node>
<StgValue><ssdm name="tmp_1267"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:2  %tmp_269 = add i18 %tmp_264_cast, %tmp_1267

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:3  %tmp_269_cast = sext i18 %tmp_269 to i64

]]></Node>
<StgValue><ssdm name="tmp_269_cast"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %img_0_val_V_addr = getelementptr [65536 x i32]* %img_0_val_V, i64 0, i64 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="img_0_val_V_addr"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %img_1_val_V_addr = getelementptr [65536 x i26]* %img_1_val_V, i64 0, i64 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="img_1_val_V_addr"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6  %img_2_val_V_addr = getelementptr [65536 x i26]* %img_2_val_V, i64 0, i64 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="img_2_val_V_addr"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %img_3_val_V_addr = getelementptr [65536 x i26]* %img_3_val_V, i64 0, i64 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="img_3_val_V_addr"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8  %img_4_val_V_addr = getelementptr [65536 x i26]* %img_4_val_V, i64 0, i64 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="img_4_val_V_addr"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9  %img_5_val_V_addr301 = getelementptr [65536 x i26]* %img_5_val_V, i64 0, i64 %tmp_269_cast

]]></Node>
<StgValue><ssdm name="img_5_val_V_addr301"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="18" op_0_bw="32">
<![CDATA[
_ifconv:10  %tmp_1268 = trunc i32 %c to i18

]]></Node>
<StgValue><ssdm name="tmp_1268"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:11  %tmp_1269 = add i18 -1, %tmp_1268

]]></Node>
<StgValue><ssdm name="tmp_1269"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:12  %tmp_270 = add i18 %tmp_264_cast, %tmp_1269

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:13  %tmp_270_cast = zext i18 %tmp_270 to i64

]]></Node>
<StgValue><ssdm name="tmp_270_cast"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14  %img_0_val_V_addr_4 = getelementptr [65536 x i32]* %img_0_val_V, i64 0, i64 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="img_0_val_V_addr_4"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:15  %img_1_val_V_addr_4 = getelementptr [65536 x i26]* %img_1_val_V, i64 0, i64 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="img_1_val_V_addr_4"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16  %img_2_val_V_addr_4 = getelementptr [65536 x i26]* %img_2_val_V, i64 0, i64 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="img_2_val_V_addr_4"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:17  %img_3_val_V_addr_4 = getelementptr [65536 x i26]* %img_3_val_V, i64 0, i64 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="img_3_val_V_addr_4"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:18  %img_4_val_V_addr_4 = getelementptr [65536 x i26]* %img_4_val_V, i64 0, i64 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="img_4_val_V_addr_4"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:19  %img_5_val_V_addr = getelementptr [65536 x i26]* %img_5_val_V, i64 0, i64 %tmp_270_cast

]]></Node>
<StgValue><ssdm name="img_5_val_V_addr"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:20  %img_0_val_V_load = load i32* %img_0_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_0_val_V_load"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:21  %img_1_val_V_load = load i26* %img_1_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_1_val_V_load"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:23  %img_2_val_V_load = load i26* %img_2_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_2_val_V_load"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:25  %img_3_val_V_load = load i26* %img_3_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_3_val_V_load"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:27  %img_4_val_V_load = load i26* %img_4_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_4_val_V_load"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:29  %img_5_val_V_load302 = load i26* %img_5_val_V_addr301, align 4

]]></Node>
<StgValue><ssdm name="img_5_val_V_load302"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:32  %img_0_val_V_load_4 = load i32* %img_0_val_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="img_0_val_V_load_4"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:33  %img_1_val_V_load_4 = load i26* %img_1_val_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="img_1_val_V_load_4"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:35  %img_2_val_V_load_4 = load i26* %img_2_val_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="img_2_val_V_load_4"/></StgValue>
</operation>

<operation id="283" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:37  %img_3_val_V_load_4 = load i26* %img_3_val_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="img_3_val_V_load_4"/></StgValue>
</operation>

<operation id="284" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:39  %img_4_val_V_load_4 = load i26* %img_4_val_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="img_4_val_V_load_4"/></StgValue>
</operation>

<operation id="285" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:41  %img_5_val_V_load = load i26* %img_5_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_5_val_V_load"/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="18" op_0_bw="32">
<![CDATA[
_ifconv:45  %tmp_1270 = trunc i32 %c to i18

]]></Node>
<StgValue><ssdm name="tmp_1270"/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:182  %tmp_557 = mul nsw i32 %j6, %j6

]]></Node>
<StgValue><ssdm name="tmp_557"/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:183  %i_op_assign = add nsw i32 %tmp_557, %tmp_513

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:0  %j_6 = add nsw i32 %j6, 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="291" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:20  %img_0_val_V_load = load i32* %img_0_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_0_val_V_load"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:21  %img_1_val_V_load = load i26* %img_1_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_1_val_V_load"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:22  %extLd = sext i26 %img_1_val_V_load to i32

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:23  %img_2_val_V_load = load i26* %img_2_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_2_val_V_load"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:24  %extLd20 = sext i26 %img_2_val_V_load to i32

]]></Node>
<StgValue><ssdm name="extLd20"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:25  %img_3_val_V_load = load i26* %img_3_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_3_val_V_load"/></StgValue>
</operation>

<operation id="297" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:26  %extLd21 = sext i26 %img_3_val_V_load to i32

]]></Node>
<StgValue><ssdm name="extLd21"/></StgValue>
</operation>

<operation id="298" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:27  %img_4_val_V_load = load i26* %img_4_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_4_val_V_load"/></StgValue>
</operation>

<operation id="299" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:28  %extLd22 = sext i26 %img_4_val_V_load to i32

]]></Node>
<StgValue><ssdm name="extLd22"/></StgValue>
</operation>

<operation id="300" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:29  %img_5_val_V_load302 = load i26* %img_5_val_V_addr301, align 4

]]></Node>
<StgValue><ssdm name="img_5_val_V_load302"/></StgValue>
</operation>

<operation id="301" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:30  %extLd23 = sext i26 %img_5_val_V_load302 to i32

]]></Node>
<StgValue><ssdm name="extLd23"/></StgValue>
</operation>

<operation id="302" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
_ifconv:31  %p_Val2_111 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %img_0_val_V_load, i32 %extLd, i32 %extLd20, i32 %extLd21, i32 %extLd22, i32 %extLd23, i3 %tmp_1260)

]]></Node>
<StgValue><ssdm name="p_Val2_111"/></StgValue>
</operation>

<operation id="303" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:32  %img_0_val_V_load_4 = load i32* %img_0_val_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="img_0_val_V_load_4"/></StgValue>
</operation>

<operation id="304" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:33  %img_1_val_V_load_4 = load i26* %img_1_val_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="img_1_val_V_load_4"/></StgValue>
</operation>

<operation id="305" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:34  %extLd24 = sext i26 %img_1_val_V_load_4 to i32

]]></Node>
<StgValue><ssdm name="extLd24"/></StgValue>
</operation>

<operation id="306" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:35  %img_2_val_V_load_4 = load i26* %img_2_val_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="img_2_val_V_load_4"/></StgValue>
</operation>

<operation id="307" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:36  %extLd25 = sext i26 %img_2_val_V_load_4 to i32

]]></Node>
<StgValue><ssdm name="extLd25"/></StgValue>
</operation>

<operation id="308" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:37  %img_3_val_V_load_4 = load i26* %img_3_val_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="img_3_val_V_load_4"/></StgValue>
</operation>

<operation id="309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:38  %extLd26 = sext i26 %img_3_val_V_load_4 to i32

]]></Node>
<StgValue><ssdm name="extLd26"/></StgValue>
</operation>

<operation id="310" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:39  %img_4_val_V_load_4 = load i26* %img_4_val_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="img_4_val_V_load_4"/></StgValue>
</operation>

<operation id="311" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:40  %extLd27 = sext i26 %img_4_val_V_load_4 to i32

]]></Node>
<StgValue><ssdm name="extLd27"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:41  %img_5_val_V_load = load i26* %img_5_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="img_5_val_V_load"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:42  %extLd28 = sext i26 %img_5_val_V_load to i32

]]></Node>
<StgValue><ssdm name="extLd28"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
_ifconv:43  %p_Val2_112 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %img_0_val_V_load_4, i32 %extLd24, i32 %extLd25, i32 %extLd26, i32 %extLd27, i32 %extLd28, i3 %tmp_1260)

]]></Node>
<StgValue><ssdm name="p_Val2_112"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:44  %p_Val2_113 = sub i32 %p_Val2_111, %p_Val2_112

]]></Node>
<StgValue><ssdm name="p_Val2_113"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:46  %tmp_271 = add i18 %tmp_266_cast, %tmp_1270

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:47  %tmp_271_cast = sext i18 %tmp_271 to i64

]]></Node>
<StgValue><ssdm name="tmp_271_cast"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:48  %img_0_val_V_addr_5 = getelementptr [65536 x i32]* %img_0_val_V, i64 0, i64 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="img_0_val_V_addr_5"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:49  %tmp_272 = add i18 %tmp_268_cast, %tmp_1270

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="18">
<![CDATA[
_ifconv:50  %tmp_272_cast = zext i18 %tmp_272 to i64

]]></Node>
<StgValue><ssdm name="tmp_272_cast"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:51  %img_0_val_V_addr_6 = getelementptr [65536 x i32]* %img_0_val_V, i64 0, i64 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="img_0_val_V_addr_6"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:52  %img_1_val_V_addr_5 = getelementptr [65536 x i26]* %img_1_val_V, i64 0, i64 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="img_1_val_V_addr_5"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:53  %img_1_val_V_addr_6 = getelementptr [65536 x i26]* %img_1_val_V, i64 0, i64 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="img_1_val_V_addr_6"/></StgValue>
</operation>

<operation id="324" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:54  %img_2_val_V_addr_5 = getelementptr [65536 x i26]* %img_2_val_V, i64 0, i64 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="img_2_val_V_addr_5"/></StgValue>
</operation>

<operation id="325" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:55  %img_2_val_V_addr_6 = getelementptr [65536 x i26]* %img_2_val_V, i64 0, i64 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="img_2_val_V_addr_6"/></StgValue>
</operation>

<operation id="326" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:56  %img_3_val_V_addr_5 = getelementptr [65536 x i26]* %img_3_val_V, i64 0, i64 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="img_3_val_V_addr_5"/></StgValue>
</operation>

<operation id="327" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:57  %img_3_val_V_addr_6 = getelementptr [65536 x i26]* %img_3_val_V, i64 0, i64 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="img_3_val_V_addr_6"/></StgValue>
</operation>

<operation id="328" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:58  %img_4_val_V_addr_5 = getelementptr [65536 x i26]* %img_4_val_V, i64 0, i64 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="img_4_val_V_addr_5"/></StgValue>
</operation>

<operation id="329" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:59  %img_4_val_V_addr_6 = getelementptr [65536 x i26]* %img_4_val_V, i64 0, i64 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="img_4_val_V_addr_6"/></StgValue>
</operation>

<operation id="330" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:60  %img_5_val_V_addr_4 = getelementptr [65536 x i26]* %img_5_val_V, i64 0, i64 %tmp_271_cast

]]></Node>
<StgValue><ssdm name="img_5_val_V_addr_4"/></StgValue>
</operation>

<operation id="331" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:61  %img_5_val_V_addr_5 = getelementptr [65536 x i26]* %img_5_val_V, i64 0, i64 %tmp_272_cast

]]></Node>
<StgValue><ssdm name="img_5_val_V_addr_5"/></StgValue>
</operation>

<operation id="332" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:62  %img_0_val_V_load_5 = load i32* %img_0_val_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="img_0_val_V_load_5"/></StgValue>
</operation>

<operation id="333" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:63  %img_1_val_V_load_5 = load i26* %img_1_val_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="img_1_val_V_load_5"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:65  %img_2_val_V_load_5 = load i26* %img_2_val_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="img_2_val_V_load_5"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:67  %img_3_val_V_load_5 = load i26* %img_3_val_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="img_3_val_V_load_5"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:69  %img_4_val_V_load_5 = load i26* %img_4_val_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="img_4_val_V_load_5"/></StgValue>
</operation>

<operation id="337" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:71  %img_5_val_V_load_4 = load i26* %img_5_val_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="img_5_val_V_load_4"/></StgValue>
</operation>

<operation id="338" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:74  %img_0_val_V_load_6 = load i32* %img_0_val_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="img_0_val_V_load_6"/></StgValue>
</operation>

<operation id="339" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:75  %img_1_val_V_load_6 = load i26* %img_1_val_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="img_1_val_V_load_6"/></StgValue>
</operation>

<operation id="340" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:77  %img_2_val_V_load_6 = load i26* %img_2_val_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="img_2_val_V_load_6"/></StgValue>
</operation>

<operation id="341" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:79  %img_3_val_V_load_6 = load i26* %img_3_val_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="img_3_val_V_load_6"/></StgValue>
</operation>

<operation id="342" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:81  %img_4_val_V_load_6 = load i26* %img_4_val_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="img_4_val_V_load_6"/></StgValue>
</operation>

<operation id="343" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:83  %img_5_val_V_load_5 = load i26* %img_5_val_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="img_5_val_V_load_5"/></StgValue>
</operation>

<operation id="344" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:113  %tmp_539 = icmp eq i32 %p_Val2_111, %p_Val2_112

]]></Node>
<StgValue><ssdm name="tmp_539"/></StgValue>
</operation>

<operation id="345" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:114  %is_neg_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_113, i32 31)

]]></Node>
<StgValue><ssdm name="is_neg_8"/></StgValue>
</operation>

<operation id="346" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:184  %OP1_V = sext i32 %i_op_assign to i64

]]></Node>
<StgValue><ssdm name="OP1_V"/></StgValue>
</operation>

<operation id="347" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:185  %p_Val2_104 = mul nsw i64 %OP1_V, %OP2_V

]]></Node>
<StgValue><ssdm name="p_Val2_104"/></StgValue>
</operation>

<operation id="348" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:186  %tmp_1283 = trunc i64 %p_Val2_104 to i63

]]></Node>
<StgValue><ssdm name="tmp_1283"/></StgValue>
</operation>

<operation id="349" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:187  %tmp_558 = icmp eq i64 %p_Val2_104, 0

]]></Node>
<StgValue><ssdm name="tmp_558"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="tmp_529" val="0"/>
<literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:188  %is_neg_9 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_104, i32 63)

]]></Node>
<StgValue><ssdm name="is_neg_9"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="351" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:62  %img_0_val_V_load_5 = load i32* %img_0_val_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="img_0_val_V_load_5"/></StgValue>
</operation>

<operation id="352" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:63  %img_1_val_V_load_5 = load i26* %img_1_val_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="img_1_val_V_load_5"/></StgValue>
</operation>

<operation id="353" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:64  %extLd29 = sext i26 %img_1_val_V_load_5 to i32

]]></Node>
<StgValue><ssdm name="extLd29"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:65  %img_2_val_V_load_5 = load i26* %img_2_val_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="img_2_val_V_load_5"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:66  %extLd30 = sext i26 %img_2_val_V_load_5 to i32

]]></Node>
<StgValue><ssdm name="extLd30"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:67  %img_3_val_V_load_5 = load i26* %img_3_val_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="img_3_val_V_load_5"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:68  %extLd31 = sext i26 %img_3_val_V_load_5 to i32

]]></Node>
<StgValue><ssdm name="extLd31"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:69  %img_4_val_V_load_5 = load i26* %img_4_val_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="img_4_val_V_load_5"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:70  %extLd32 = sext i26 %img_4_val_V_load_5 to i32

]]></Node>
<StgValue><ssdm name="extLd32"/></StgValue>
</operation>

<operation id="360" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:71  %img_5_val_V_load_4 = load i26* %img_5_val_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name="img_5_val_V_load_4"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:72  %extLd33 = sext i26 %img_5_val_V_load_4 to i32

]]></Node>
<StgValue><ssdm name="extLd33"/></StgValue>
</operation>

<operation id="362" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
_ifconv:73  %p_Val2_114 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %img_0_val_V_load_5, i32 %extLd29, i32 %extLd30, i32 %extLd31, i32 %extLd32, i32 %extLd33, i3 %tmp_1260)

]]></Node>
<StgValue><ssdm name="p_Val2_114"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="16">
<![CDATA[
_ifconv:74  %img_0_val_V_load_6 = load i32* %img_0_val_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="img_0_val_V_load_6"/></StgValue>
</operation>

<operation id="364" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:75  %img_1_val_V_load_6 = load i26* %img_1_val_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="img_1_val_V_load_6"/></StgValue>
</operation>

<operation id="365" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:76  %extLd34 = sext i26 %img_1_val_V_load_6 to i32

]]></Node>
<StgValue><ssdm name="extLd34"/></StgValue>
</operation>

<operation id="366" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:77  %img_2_val_V_load_6 = load i26* %img_2_val_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="img_2_val_V_load_6"/></StgValue>
</operation>

<operation id="367" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:78  %extLd35 = sext i26 %img_2_val_V_load_6 to i32

]]></Node>
<StgValue><ssdm name="extLd35"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:79  %img_3_val_V_load_6 = load i26* %img_3_val_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="img_3_val_V_load_6"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:80  %extLd36 = sext i26 %img_3_val_V_load_6 to i32

]]></Node>
<StgValue><ssdm name="extLd36"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:81  %img_4_val_V_load_6 = load i26* %img_4_val_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name="img_4_val_V_load_6"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:82  %extLd37 = sext i26 %img_4_val_V_load_6 to i32

]]></Node>
<StgValue><ssdm name="extLd37"/></StgValue>
</operation>

<operation id="372" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="26" op_0_bw="16">
<![CDATA[
_ifconv:83  %img_5_val_V_load_5 = load i26* %img_5_val_V_addr_5, align 4

]]></Node>
<StgValue><ssdm name="img_5_val_V_load_5"/></StgValue>
</operation>

<operation id="373" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="26">
<![CDATA[
_ifconv:84  %extLd38 = sext i26 %img_5_val_V_load_5 to i32

]]></Node>
<StgValue><ssdm name="extLd38"/></StgValue>
</operation>

<operation id="374" st_id="20" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="3">
<![CDATA[
_ifconv:85  %p_Val2_115 = call i32 @_ssdm_op_Mux.ap_auto.6i32.i3(i32 %img_0_val_V_load_6, i32 %extLd34, i32 %extLd35, i32 %extLd36, i32 %extLd37, i32 %extLd38, i3 %tmp_1260)

]]></Node>
<StgValue><ssdm name="p_Val2_115"/></StgValue>
</operation>

<operation id="375" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:86  %p_Val2_101 = sub i32 %p_Val2_114, %p_Val2_115

]]></Node>
<StgValue><ssdm name="p_Val2_101"/></StgValue>
</operation>

<operation id="376" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:87  %tmp_8 = sext i32 %p_Val2_113 to i48

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="377" st_id="20" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:89  %tmp_710_cast = mul i48 %tmp_8, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp_710_cast"/></StgValue>
</operation>

<operation id="378" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:94  %tmp_533 = icmp eq i32 %p_Val2_114, %p_Val2_115

]]></Node>
<StgValue><ssdm name="tmp_533"/></StgValue>
</operation>

<operation id="379" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:95  %is_neg_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_101, i32 31)

]]></Node>
<StgValue><ssdm name="is_neg_7"/></StgValue>
</operation>

<operation id="380" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="is_neg_8" val="1"/>
<literal name="tmp_539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:115  %tmp_540 = sub nsw i32 0, %p_Val2_113

]]></Node>
<StgValue><ssdm name="tmp_540"/></StgValue>
</operation>

<operation id="381" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:116  %p_Val2_186 = select i1 %is_neg_8, i32 %tmp_540, i32 %p_Val2_113

]]></Node>
<StgValue><ssdm name="p_Val2_186"/></StgValue>
</operation>

<operation id="382" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:117  %p_Result_192 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_186, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_192"/></StgValue>
</operation>

<operation id="383" st_id="20" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:118  %num_zeros_8 = call i32 @llvm.cttz.i32(i32 %p_Result_192, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros_8"/></StgValue>
</operation>

<operation id="384" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:119  %tmp32_V_58 = shl i32 %p_Val2_186, %num_zeros_8

]]></Node>
<StgValue><ssdm name="tmp32_V_58"/></StgValue>
</operation>

<operation id="385" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:124  %tmp_1274 = trunc i32 %num_zeros_8 to i8

]]></Node>
<StgValue><ssdm name="tmp_1274"/></StgValue>
</operation>

<operation id="386" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="is_neg_9" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:189  %tmp_740_cast = sub i63 0, %tmp_1283

]]></Node>
<StgValue><ssdm name="tmp_740_cast"/></StgValue>
</operation>

<operation id="387" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
_ifconv:190  %p_Val2_170 = select i1 %is_neg_9, i63 %tmp_740_cast, i63 %tmp_1283

]]></Node>
<StgValue><ssdm name="p_Val2_170"/></StgValue>
</operation>

<operation id="388" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="63">
<![CDATA[
_ifconv:191  %p_Val2_190_cast = zext i63 %p_Val2_170 to i64

]]></Node>
<StgValue><ssdm name="p_Val2_190_cast"/></StgValue>
</operation>

<operation id="389" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:192  %p_Result_195 = call i64 @_ssdm_op_PartSelect.i64.i64.i32.i32(i64 %p_Val2_190_cast, i32 63, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_195"/></StgValue>
</operation>

<operation id="390" st_id="20" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
_ifconv:193  %tmp_559 = call i64 @llvm.cttz.i64(i64 %p_Result_195, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="tmp_559"/></StgValue>
</operation>

<operation id="391" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:194  %num_zeros_9 = trunc i64 %tmp_559 to i32

]]></Node>
<StgValue><ssdm name="num_zeros_9"/></StgValue>
</operation>

<operation id="392" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:195  %tmp_1286 = trunc i64 %tmp_559 to i8

]]></Node>
<StgValue><ssdm name="tmp_1286"/></StgValue>
</operation>

<operation id="393" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:196  %msb_idx_7 = xor i32 %num_zeros_9, 63

]]></Node>
<StgValue><ssdm name="msb_idx_7"/></StgValue>
</operation>

<operation id="394" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:197  %tmp_1287 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %msb_idx_7, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1287"/></StgValue>
</operation>

<operation id="395" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ifconv:198  %icmp19 = icmp eq i27 %tmp_1287, 0

]]></Node>
<StgValue><ssdm name="icmp19"/></StgValue>
</operation>

<operation id="396" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="63">
<![CDATA[
_ifconv:199  %tmp32_V_61 = trunc i63 %p_Val2_170 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_61"/></StgValue>
</operation>

<operation id="397" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:200  %tmp_560 = sub nsw i32 31, %msb_idx_7

]]></Node>
<StgValue><ssdm name="tmp_560"/></StgValue>
</operation>

<operation id="398" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:201  %tmp32_V_62 = shl i32 %tmp32_V_61, %tmp_560

]]></Node>
<StgValue><ssdm name="tmp32_V_62"/></StgValue>
</operation>

<operation id="399" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="6" op_0_bw="32">
<![CDATA[
_ifconv:202  %tmp_1289 = trunc i32 %msb_idx_7 to i6

]]></Node>
<StgValue><ssdm name="tmp_1289"/></StgValue>
</operation>

<operation id="400" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:203  %tmp_1290 = add i6 -31, %tmp_1289

]]></Node>
<StgValue><ssdm name="tmp_1290"/></StgValue>
</operation>

<operation id="401" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:204  %tmp_1291 = zext i6 %tmp_1290 to i64

]]></Node>
<StgValue><ssdm name="tmp_1291"/></StgValue>
</operation>

<operation id="402" st_id="20" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:205  %tmp_1292 = lshr i64 %p_Val2_190_cast, %tmp_1291

]]></Node>
<StgValue><ssdm name="tmp_1292"/></StgValue>
</operation>

<operation id="403" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="64">
<![CDATA[
_ifconv:206  %tmp32_V_63 = trunc i64 %tmp_1292 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_63"/></StgValue>
</operation>

<operation id="404" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:207  %tmp32_V_64 = select i1 %icmp19, i32 %tmp32_V_62, i32 %tmp32_V_63

]]></Node>
<StgValue><ssdm name="tmp32_V_64"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="405" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:88  %tmp_9 = sext i32 %p_Val2_101 to i48

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="406" st_id="21" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:90  %tmp_711_cast = mul i48 %tmp_9, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_711_cast"/></StgValue>
</operation>

<operation id="407" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:91  %p_Val2_102 = add i48 %tmp_710_cast, %tmp_711_cast

]]></Node>
<StgValue><ssdm name="p_Val2_102"/></StgValue>
</operation>

<operation id="408" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:92  %this_assign = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_102, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="this_assign"/></StgValue>
</operation>

<operation id="409" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="is_neg_7" val="1"/>
<literal name="tmp_533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:96  %tmp_534 = sub nsw i32 0, %p_Val2_101

]]></Node>
<StgValue><ssdm name="tmp_534"/></StgValue>
</operation>

<operation id="410" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:97  %p_Val2_185 = select i1 %is_neg_7, i32 %tmp_534, i32 %p_Val2_101

]]></Node>
<StgValue><ssdm name="p_Val2_185"/></StgValue>
</operation>

<operation id="411" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:98  %p_Result_190 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_185, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_190"/></StgValue>
</operation>

<operation id="412" st_id="21" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:99  %num_zeros_7 = call i32 @llvm.cttz.i32(i32 %p_Result_190, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros_7"/></StgValue>
</operation>

<operation id="413" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:100  %tmp32_V_54 = shl i32 %p_Val2_185, %num_zeros_7

]]></Node>
<StgValue><ssdm name="tmp32_V_54"/></StgValue>
</operation>

<operation id="414" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:105  %tmp_1272 = trunc i32 %num_zeros_7 to i8

]]></Node>
<StgValue><ssdm name="tmp_1272"/></StgValue>
</operation>

<operation id="415" st_id="21" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:120  %f_19 = uitofp i32 %tmp32_V_58 to float

]]></Node>
<StgValue><ssdm name="f_19"/></StgValue>
</operation>

<operation id="416" st_id="21" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:208  %f_21 = uitofp i32 %tmp32_V_64 to float

]]></Node>
<StgValue><ssdm name="f_21"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="417" st_id="22" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:93  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:101  %f_17 = uitofp i32 %tmp32_V_54 to float

]]></Node>
<StgValue><ssdm name="f_17"/></StgValue>
</operation>

<operation id="419" st_id="22" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:120  %f_19 = uitofp i32 %tmp32_V_58 to float

]]></Node>
<StgValue><ssdm name="f_19"/></StgValue>
</operation>

<operation id="420" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:121  %tmp32_V_73 = bitcast float %f_19 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_73"/></StgValue>
</operation>

<operation id="421" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:122  %p_Result_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_73, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_51"/></StgValue>
</operation>

<operation id="422" st_id="22" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:208  %f_21 = uitofp i32 %tmp32_V_64 to float

]]></Node>
<StgValue><ssdm name="f_21"/></StgValue>
</operation>

<operation id="423" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:209  %tmp32_V_74 = bitcast float %f_21 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_74"/></StgValue>
</operation>

<operation id="424" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:210  %p_Result_55 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_74, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_55"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="425" st_id="23" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:93  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="426" st_id="23" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:101  %f_17 = uitofp i32 %tmp32_V_54 to float

]]></Node>
<StgValue><ssdm name="f_17"/></StgValue>
</operation>

<operation id="427" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:102  %tmp32_V_72 = bitcast float %f_17 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_72"/></StgValue>
</operation>

<operation id="428" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:103  %p_Result_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_72, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_48"/></StgValue>
</operation>

<operation id="429" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:123  %tmp_541 = icmp ne i8 %p_Result_51, -98

]]></Node>
<StgValue><ssdm name="tmp_541"/></StgValue>
</operation>

<operation id="430" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:125  %tmp_542 = sub i8 -114, %tmp_1274

]]></Node>
<StgValue><ssdm name="tmp_542"/></StgValue>
</operation>

<operation id="431" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:126  %tmp_543 = zext i1 %tmp_541 to i8

]]></Node>
<StgValue><ssdm name="tmp_543"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:127  %p_Repl2_70_trunc = add i8 %tmp_542, %tmp_543

]]></Node>
<StgValue><ssdm name="p_Repl2_70_trunc"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv:128  %tmp_544 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_8, i8 %p_Repl2_70_trunc)

]]></Node>
<StgValue><ssdm name="tmp_544"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:129  %p_Result_193 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_73, i9 %tmp_544, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_193"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_539" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:130  %f_20 = bitcast i32 %p_Result_193 to float

]]></Node>
<StgValue><ssdm name="f_20"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:131  %x_assign = select i1 %tmp_539, float 0.000000e+00, float %f_20

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:211  %tmp_561 = icmp ne i8 %p_Result_55, -98

]]></Node>
<StgValue><ssdm name="tmp_561"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:212  %tmp_562 = sub i8 -82, %tmp_1286

]]></Node>
<StgValue><ssdm name="tmp_562"/></StgValue>
</operation>

<operation id="439" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:213  %tmp_563 = zext i1 %tmp_561 to i8

]]></Node>
<StgValue><ssdm name="tmp_563"/></StgValue>
</operation>

<operation id="440" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:214  %p_Repl2_73_trunc = add i8 %tmp_562, %tmp_563

]]></Node>
<StgValue><ssdm name="p_Repl2_73_trunc"/></StgValue>
</operation>

<operation id="441" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv:215  %tmp_564 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_9, i8 %p_Repl2_73_trunc)

]]></Node>
<StgValue><ssdm name="tmp_564"/></StgValue>
</operation>

<operation id="442" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:216  %p_Result_196 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_74, i9 %tmp_564, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_196"/></StgValue>
</operation>

<operation id="443" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_558" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:217  %f_22 = bitcast i32 %p_Result_196 to float

]]></Node>
<StgValue><ssdm name="f_22"/></StgValue>
</operation>

<operation id="444" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:218  %x_assign_s = select i1 %tmp_558, float 0.000000e+00, float %f_22

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="445" st_id="24" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:93  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:104  %tmp_535 = icmp ne i8 %p_Result_48, -98

]]></Node>
<StgValue><ssdm name="tmp_535"/></StgValue>
</operation>

<operation id="447" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:106  %tmp_536 = sub i8 -114, %tmp_1272

]]></Node>
<StgValue><ssdm name="tmp_536"/></StgValue>
</operation>

<operation id="448" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:107  %tmp_537 = zext i1 %tmp_535 to i8

]]></Node>
<StgValue><ssdm name="tmp_537"/></StgValue>
</operation>

<operation id="449" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:108  %p_Repl2_67_trunc = add i8 %tmp_536, %tmp_537

]]></Node>
<StgValue><ssdm name="p_Repl2_67_trunc"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv:109  %tmp_538 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_7, i8 %p_Repl2_67_trunc)

]]></Node>
<StgValue><ssdm name="tmp_538"/></StgValue>
</operation>

<operation id="451" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:110  %p_Result_191 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_72, i9 %tmp_538, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_191"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_533" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:111  %f_18 = bitcast i32 %p_Result_191 to float

]]></Node>
<StgValue><ssdm name="f_18"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:112  %y_assign = select i1 %tmp_533, float 0.000000e+00, float %f_18

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="31" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="455" st_id="25" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:93  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="456" st_id="25" stage="30" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="457" st_id="25" stage="5" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:219  %v_assign_6 = call float @llvm.exp.f32(float %x_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="458" st_id="26" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:93  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="459" st_id="26" stage="29" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="460" st_id="26" stage="4" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:219  %v_assign_6 = call float @llvm.exp.f32(float %x_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="461" st_id="27" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:93  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="462" st_id="27" stage="28" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="463" st_id="27" stage="3" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:219  %v_assign_6 = call float @llvm.exp.f32(float %x_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="464" st_id="28" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:93  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="465" st_id="28" stage="27" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="466" st_id="28" stage="2" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:219  %v_assign_6 = call float @llvm.exp.f32(float %x_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="467" st_id="29" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:93  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="468" st_id="29" stage="26" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="469" st_id="29" stage="1" lat="5">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:219  %v_assign_6 = call float @llvm.exp.f32(float %x_assign_s) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_6"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="470" st_id="30" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:93  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="471" st_id="30" stage="25" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="472" st_id="30" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:220  %d_assign_4 = fpext float %v_assign_6 to double

]]></Node>
<StgValue><ssdm name="d_assign_4"/></StgValue>
</operation>

<operation id="473" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:221  %ireg_V_6 = bitcast double %d_assign_4 to i64

]]></Node>
<StgValue><ssdm name="ireg_V_6"/></StgValue>
</operation>

<operation id="474" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:222  %tmp_1294 = trunc i64 %ireg_V_6 to i63

]]></Node>
<StgValue><ssdm name="tmp_1294"/></StgValue>
</operation>

<operation id="475" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:223  %isneg_6 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_6, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_6"/></StgValue>
</operation>

<operation id="476" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:224  %exp_tmp_V_6 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_6, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_6"/></StgValue>
</operation>

<operation id="477" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:226  %tmp_1296 = trunc i64 %ireg_V_6 to i52

]]></Node>
<StgValue><ssdm name="tmp_1296"/></StgValue>
</operation>

<operation id="478" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:231  %tmp_567 = icmp eq i63 %tmp_1294, 0

]]></Node>
<StgValue><ssdm name="tmp_567"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="479" st_id="31" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:93  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>

<operation id="480" st_id="31" stage="24" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="481" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:225  %tmp_565 = zext i11 %exp_tmp_V_6 to i12

]]></Node>
<StgValue><ssdm name="tmp_565"/></StgValue>
</operation>

<operation id="482" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:227  %tmp_566 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1296)

]]></Node>
<StgValue><ssdm name="tmp_566"/></StgValue>
</operation>

<operation id="483" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:228  %p_Result_197 = zext i53 %tmp_566 to i54

]]></Node>
<StgValue><ssdm name="p_Result_197"/></StgValue>
</operation>

<operation id="484" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="isneg_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:229  %man_V_27 = sub i54 0, %p_Result_197

]]></Node>
<StgValue><ssdm name="man_V_27"/></StgValue>
</operation>

<operation id="485" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:230  %man_V_28 = select i1 %isneg_6, i54 %man_V_27, i54 %p_Result_197

]]></Node>
<StgValue><ssdm name="man_V_28"/></StgValue>
</operation>

<operation id="486" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:232  %F2_6 = sub i12 1075, %tmp_565

]]></Node>
<StgValue><ssdm name="F2_6"/></StgValue>
</operation>

<operation id="487" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:233  %tmp_568 = icmp sgt i12 %F2_6, 16

]]></Node>
<StgValue><ssdm name="tmp_568"/></StgValue>
</operation>

<operation id="488" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:234  %tmp_569 = add i12 -16, %F2_6

]]></Node>
<StgValue><ssdm name="tmp_569"/></StgValue>
</operation>

<operation id="489" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:235  %tmp_570 = sub i12 16, %F2_6

]]></Node>
<StgValue><ssdm name="tmp_570"/></StgValue>
</operation>

<operation id="490" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:236  %sh_amt_6 = select i1 %tmp_568, i12 %tmp_569, i12 %tmp_570

]]></Node>
<StgValue><ssdm name="sh_amt_6"/></StgValue>
</operation>

<operation id="491" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:237  %sh_amt_6_cast = sext i12 %sh_amt_6 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_6_cast"/></StgValue>
</operation>

<operation id="492" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:238  %tmp_571 = icmp eq i12 %F2_6, 16

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="493" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:239  %tmp_1297 = trunc i54 %man_V_28 to i32

]]></Node>
<StgValue><ssdm name="tmp_1297"/></StgValue>
</operation>

<operation id="494" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:240  %tmp_572 = icmp ult i12 %sh_amt_6, 54

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="495" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:241  %tmp_1298 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_6, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1298"/></StgValue>
</operation>

<operation id="496" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:242  %icmp22 = icmp eq i7 %tmp_1298, 0

]]></Node>
<StgValue><ssdm name="icmp22"/></StgValue>
</operation>

<operation id="497" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:243  %tmp_573 = zext i32 %sh_amt_6_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="498" st_id="31" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:244  %tmp_574 = ashr i54 %man_V_28, %tmp_573

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="499" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:245  %tmp_1299 = trunc i54 %tmp_574 to i32

]]></Node>
<StgValue><ssdm name="tmp_1299"/></StgValue>
</operation>

<operation id="500" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:246  %storemerge = select i1 %isneg_6, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="501" st_id="31" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:247  %tmp_575 = shl i32 %tmp_1297, %sh_amt_6_cast

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="502" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:248  %sel_tmp28 = xor i1 %tmp_567, true

]]></Node>
<StgValue><ssdm name="sel_tmp28"/></StgValue>
</operation>

<operation id="503" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:249  %sel_tmp29 = and i1 %tmp_571, %sel_tmp28

]]></Node>
<StgValue><ssdm name="sel_tmp29"/></StgValue>
</operation>

<operation id="504" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:250  %sel_tmp33_demorgan = or i1 %tmp_567, %tmp_571

]]></Node>
<StgValue><ssdm name="sel_tmp33_demorgan"/></StgValue>
</operation>

<operation id="505" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:251  %sel_tmp33 = xor i1 %sel_tmp33_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp33"/></StgValue>
</operation>

<operation id="506" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:252  %sel_tmp34 = and i1 %tmp_568, %sel_tmp33

]]></Node>
<StgValue><ssdm name="sel_tmp34"/></StgValue>
</operation>

<operation id="507" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:253  %sel_tmp35 = xor i1 %tmp_572, true

]]></Node>
<StgValue><ssdm name="sel_tmp35"/></StgValue>
</operation>

<operation id="508" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:254  %sel_tmp36 = and i1 %sel_tmp34, %sel_tmp35

]]></Node>
<StgValue><ssdm name="sel_tmp36"/></StgValue>
</operation>

<operation id="509" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:255  %sel_tmp42 = and i1 %sel_tmp34, %tmp_572

]]></Node>
<StgValue><ssdm name="sel_tmp42"/></StgValue>
</operation>

<operation id="510" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:256  %sel_tmp48_demorgan = or i1 %sel_tmp33_demorgan, %tmp_568

]]></Node>
<StgValue><ssdm name="sel_tmp48_demorgan"/></StgValue>
</operation>

<operation id="511" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:257  %sel_tmp48 = xor i1 %sel_tmp48_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp48"/></StgValue>
</operation>

<operation id="512" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:258  %sel_tmp49 = and i1 %icmp22, %sel_tmp48

]]></Node>
<StgValue><ssdm name="sel_tmp49"/></StgValue>
</operation>

<operation id="513" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:259  %newSel22 = select i1 %sel_tmp49, i32 %tmp_575, i32 %tmp_1299

]]></Node>
<StgValue><ssdm name="newSel22"/></StgValue>
</operation>

<operation id="514" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:260  %or_cond9 = or i1 %sel_tmp49, %sel_tmp42

]]></Node>
<StgValue><ssdm name="or_cond9"/></StgValue>
</operation>

<operation id="515" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:261  %newSel23 = select i1 %sel_tmp36, i32 %storemerge, i32 %tmp_1297

]]></Node>
<StgValue><ssdm name="newSel23"/></StgValue>
</operation>

<operation id="516" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:262  %or_cond1 = or i1 %sel_tmp36, %sel_tmp29

]]></Node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="517" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:263  %newSel24 = select i1 %or_cond9, i32 %newSel22, i32 %newSel23

]]></Node>
<StgValue><ssdm name="newSel24"/></StgValue>
</operation>

<operation id="518" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:264  %or_cond2 = or i1 %or_cond9, %or_cond1

]]></Node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="519" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:265  %W_V = select i1 %or_cond2, i32 %newSel24, i32 0

]]></Node>
<StgValue><ssdm name="W_V"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="520" st_id="32" stage="23" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="521" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:340  %OP1_V_s = sext i32 %W_V to i48

]]></Node>
<StgValue><ssdm name="OP1_V_s"/></StgValue>
</operation>

<operation id="522" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="48" op_0_bw="24">
<![CDATA[
_ifconv:341  %OP2_V_s = zext i24 %agg_result_V_i to i48

]]></Node>
<StgValue><ssdm name="OP2_V_s"/></StgValue>
</operation>

<operation id="523" st_id="32" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:342  %p_Val2_s_215 = mul i48 %OP1_V_s, %OP2_V_s

]]></Node>
<StgValue><ssdm name="p_Val2_s_215"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="524" st_id="33" stage="22" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="525" st_id="34" stage="21" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="526" st_id="35" stage="20" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="527" st_id="36" stage="19" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="528" st_id="37" stage="18" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="529" st_id="38" stage="17" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="530" st_id="39" stage="16" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="531" st_id="40" stage="15" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="532" st_id="41" stage="14" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="533" st_id="42" stage="13" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="534" st_id="43" stage="12" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="535" st_id="44" stage="11" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="536" st_id="45" stage="10" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="537" st_id="46" stage="9" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="538" st_id="47" stage="8" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="539" st_id="48" stage="7" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="540" st_id="49" stage="6" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="541" st_id="50" stage="5" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="542" st_id="51" stage="4" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="543" st_id="52" stage="3" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="544" st_id="53" stage="2" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="545" st_id="54" stage="1" lat="31">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:132  %tmp_i_i = call fastcc float @"atan2_cordic<float>"(float %y_assign, float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="546" st_id="54" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:133  %tmp_545 = fmul float %tmp_i_i, 1.800000e+02

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="547" st_id="55" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:133  %tmp_545 = fmul float %tmp_i_i, 1.800000e+02

]]></Node>
<StgValue><ssdm name="tmp_545"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="548" st_id="56" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:134  %v_assign_5 = fdiv float %tmp_545, 0x400921FB40000000

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="549" st_id="57" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:134  %v_assign_5 = fdiv float %tmp_545, 0x400921FB40000000

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="550" st_id="58" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:134  %v_assign_5 = fdiv float %tmp_545, 0x400921FB40000000

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="551" st_id="59" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:134  %v_assign_5 = fdiv float %tmp_545, 0x400921FB40000000

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="552" st_id="60" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:134  %v_assign_5 = fdiv float %tmp_545, 0x400921FB40000000

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="553" st_id="61" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:134  %v_assign_5 = fdiv float %tmp_545, 0x400921FB40000000

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="554" st_id="62" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:134  %v_assign_5 = fdiv float %tmp_545, 0x400921FB40000000

]]></Node>
<StgValue><ssdm name="v_assign_5"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="555" st_id="63" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:135  %d_assign = fpext float %v_assign_5 to double

]]></Node>
<StgValue><ssdm name="d_assign"/></StgValue>
</operation>

<operation id="556" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:136  %ireg_V_5 = bitcast double %d_assign to i64

]]></Node>
<StgValue><ssdm name="ireg_V_5"/></StgValue>
</operation>

<operation id="557" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:137  %tmp_1275 = trunc i64 %ireg_V_5 to i63

]]></Node>
<StgValue><ssdm name="tmp_1275"/></StgValue>
</operation>

<operation id="558" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:138  %isneg_5 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V_5, i32 63)

]]></Node>
<StgValue><ssdm name="isneg_5"/></StgValue>
</operation>

<operation id="559" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:139  %exp_tmp_V_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V_5, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V_5"/></StgValue>
</operation>

<operation id="560" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:141  %tmp_1277 = trunc i64 %ireg_V_5 to i52

]]></Node>
<StgValue><ssdm name="tmp_1277"/></StgValue>
</operation>

<operation id="561" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:146  %tmp_548 = icmp eq i63 %tmp_1275, 0

]]></Node>
<StgValue><ssdm name="tmp_548"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="562" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:140  %tmp_546 = zext i11 %exp_tmp_V_5 to i12

]]></Node>
<StgValue><ssdm name="tmp_546"/></StgValue>
</operation>

<operation id="563" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:142  %tmp_547 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1277)

]]></Node>
<StgValue><ssdm name="tmp_547"/></StgValue>
</operation>

<operation id="564" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:143  %p_Result_194 = zext i53 %tmp_547 to i54

]]></Node>
<StgValue><ssdm name="p_Result_194"/></StgValue>
</operation>

<operation id="565" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="isneg_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:144  %man_V_24 = sub i54 0, %p_Result_194

]]></Node>
<StgValue><ssdm name="man_V_24"/></StgValue>
</operation>

<operation id="566" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:145  %man_V_25 = select i1 %isneg_5, i54 %man_V_24, i54 %p_Result_194

]]></Node>
<StgValue><ssdm name="man_V_25"/></StgValue>
</operation>

<operation id="567" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:147  %F2_5 = sub i12 1075, %tmp_546

]]></Node>
<StgValue><ssdm name="F2_5"/></StgValue>
</operation>

<operation id="568" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:148  %tmp_549 = icmp sgt i12 %F2_5, 16

]]></Node>
<StgValue><ssdm name="tmp_549"/></StgValue>
</operation>

<operation id="569" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:149  %tmp_550 = add i12 -16, %F2_5

]]></Node>
<StgValue><ssdm name="tmp_550"/></StgValue>
</operation>

<operation id="570" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:150  %tmp_551 = sub i12 16, %F2_5

]]></Node>
<StgValue><ssdm name="tmp_551"/></StgValue>
</operation>

<operation id="571" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:151  %sh_amt_5 = select i1 %tmp_549, i12 %tmp_550, i12 %tmp_551

]]></Node>
<StgValue><ssdm name="sh_amt_5"/></StgValue>
</operation>

<operation id="572" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:152  %sh_amt_5_cast = sext i12 %sh_amt_5 to i32

]]></Node>
<StgValue><ssdm name="sh_amt_5_cast"/></StgValue>
</operation>

<operation id="573" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:153  %tmp_552 = icmp eq i12 %F2_5, 16

]]></Node>
<StgValue><ssdm name="tmp_552"/></StgValue>
</operation>

<operation id="574" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:154  %tmp_1278 = trunc i54 %man_V_25 to i32

]]></Node>
<StgValue><ssdm name="tmp_1278"/></StgValue>
</operation>

<operation id="575" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:155  %tmp_553 = icmp ult i12 %sh_amt_5, 54

]]></Node>
<StgValue><ssdm name="tmp_553"/></StgValue>
</operation>

<operation id="576" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:156  %tmp_1279 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt_5, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1279"/></StgValue>
</operation>

<operation id="577" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:157  %icmp14 = icmp eq i7 %tmp_1279, 0

]]></Node>
<StgValue><ssdm name="icmp14"/></StgValue>
</operation>

<operation id="578" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:158  %tmp_554 = zext i32 %sh_amt_5_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_554"/></StgValue>
</operation>

<operation id="579" st_id="64" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:159  %tmp_555 = ashr i54 %man_V_25, %tmp_554

]]></Node>
<StgValue><ssdm name="tmp_555"/></StgValue>
</operation>

<operation id="580" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:160  %tmp_1280 = trunc i54 %tmp_555 to i32

]]></Node>
<StgValue><ssdm name="tmp_1280"/></StgValue>
</operation>

<operation id="581" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:161  %storemerge9 = select i1 %isneg_5, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge9"/></StgValue>
</operation>

<operation id="582" st_id="64" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:162  %tmp_556 = shl i32 %tmp_1278, %sh_amt_5_cast

]]></Node>
<StgValue><ssdm name="tmp_556"/></StgValue>
</operation>

<operation id="583" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:163  %sel_tmp2 = xor i1 %tmp_548, true

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="584" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:164  %sel_tmp3 = and i1 %tmp_552, %sel_tmp2

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="585" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:165  %sel_tmp4 = select i1 %sel_tmp3, i32 %tmp_1278, i32 0

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="586" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:166  %sel_tmp7_demorgan = or i1 %tmp_548, %tmp_552

]]></Node>
<StgValue><ssdm name="sel_tmp7_demorgan"/></StgValue>
</operation>

<operation id="587" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:167  %sel_tmp7 = xor i1 %sel_tmp7_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="588" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:168  %sel_tmp8 = and i1 %tmp_549, %sel_tmp7

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="589" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:169  %sel_tmp9 = xor i1 %tmp_553, true

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="590" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:170  %sel_tmp10 = and i1 %sel_tmp8, %sel_tmp9

]]></Node>
<StgValue><ssdm name="sel_tmp10"/></StgValue>
</operation>

<operation id="591" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:171  %sel_tmp11 = select i1 %sel_tmp10, i32 %storemerge9, i32 %sel_tmp4

]]></Node>
<StgValue><ssdm name="sel_tmp11"/></StgValue>
</operation>

<operation id="592" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:172  %sel_tmp16 = and i1 %sel_tmp8, %tmp_553

]]></Node>
<StgValue><ssdm name="sel_tmp16"/></StgValue>
</operation>

<operation id="593" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:173  %sel_tmp17 = select i1 %sel_tmp16, i32 %tmp_1280, i32 %sel_tmp11

]]></Node>
<StgValue><ssdm name="sel_tmp17"/></StgValue>
</operation>

<operation id="594" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:174  %sel_tmp22_demorgan = or i1 %sel_tmp7_demorgan, %tmp_549

]]></Node>
<StgValue><ssdm name="sel_tmp22_demorgan"/></StgValue>
</operation>

<operation id="595" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:175  %sel_tmp22 = xor i1 %sel_tmp22_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="596" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:176  %sel_tmp23 = and i1 %icmp14, %sel_tmp22

]]></Node>
<StgValue><ssdm name="sel_tmp23"/></StgValue>
</operation>

<operation id="597" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:177  %p_Val2_187 = select i1 %sel_tmp23, i32 %tmp_556, i32 %sel_tmp17

]]></Node>
<StgValue><ssdm name="p_Val2_187"/></StgValue>
</operation>

<operation id="598" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:178  %tmp_1281 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_187, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1281"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="599" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_1281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:179  %Ang_V_2 = add i32 23592960, %p_Val2_187

]]></Node>
<StgValue><ssdm name="Ang_V_2"/></StgValue>
</operation>

<operation id="600" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:180  %p_Val2_118 = select i1 %tmp_1281, i32 %Ang_V_2, i32 %p_Val2_187

]]></Node>
<StgValue><ssdm name="p_Val2_118"/></StgValue>
</operation>

<operation id="601" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="31" op_0_bw="32">
<![CDATA[
_ifconv:181  %tmp_1282 = trunc i32 %p_Val2_118 to i31

]]></Node>
<StgValue><ssdm name="tmp_1282"/></StgValue>
</operation>

<operation id="602" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:266  %tmp_576 = icmp eq i32 %p_Val2_118, 0

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="603" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:267  %is_neg_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_118, i32 31)

]]></Node>
<StgValue><ssdm name="is_neg_10"/></StgValue>
</operation>

<operation id="604" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ifconv:268  %tmp_738_cast = sub i31 0, %tmp_1282

]]></Node>
<StgValue><ssdm name="tmp_738_cast"/></StgValue>
</operation>

<operation id="605" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
_ifconv:269  %p_Val2_188 = select i1 %is_neg_10, i31 %tmp_738_cast, i31 %tmp_1282

]]></Node>
<StgValue><ssdm name="p_Val2_188"/></StgValue>
</operation>

<operation id="606" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="32" op_0_bw="31">
<![CDATA[
_ifconv:270  %p_Val2_302_cast = zext i31 %p_Val2_188 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_302_cast"/></StgValue>
</operation>

<operation id="607" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:271  %p_Result_198 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_302_cast, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_198"/></StgValue>
</operation>

<operation id="608" st_id="65" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv:272  %num_zeros_10 = call i32 @llvm.cttz.i32(i32 %p_Result_198, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros_10"/></StgValue>
</operation>

<operation id="609" st_id="65" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:273  %tmp32_V_68 = shl i32 %p_Val2_302_cast, %num_zeros_10

]]></Node>
<StgValue><ssdm name="tmp32_V_68"/></StgValue>
</operation>

<operation id="610" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="8" op_0_bw="32">
<![CDATA[
_ifconv:278  %tmp_1301 = trunc i32 %num_zeros_10 to i8

]]></Node>
<StgValue><ssdm name="tmp_1301"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="611" st_id="66" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:274  %f_23 = uitofp i32 %tmp32_V_68 to float

]]></Node>
<StgValue><ssdm name="f_23"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="612" st_id="67" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:274  %f_23 = uitofp i32 %tmp32_V_68 to float

]]></Node>
<StgValue><ssdm name="f_23"/></StgValue>
</operation>

<operation id="613" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:275  %tmp32_V_75 = bitcast float %f_23 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V_75"/></StgValue>
</operation>

<operation id="614" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:276  %p_Result_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V_75, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_59"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="615" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:277  %tmp_577 = icmp ne i8 %p_Result_59, -98

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="616" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:279  %tmp_578 = sub i8 -114, %tmp_1301

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="617" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="8" op_0_bw="1">
<![CDATA[
_ifconv:280  %tmp_579 = zext i1 %tmp_577 to i8

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="618" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:281  %p_Repl2_76_trunc = add i8 %tmp_578, %tmp_579

]]></Node>
<StgValue><ssdm name="p_Repl2_76_trunc"/></StgValue>
</operation>

<operation id="619" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv:282  %tmp_580 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg_10, i8 %p_Repl2_76_trunc)

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="620" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:283  %p_Result_199 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V_75, i9 %tmp_580, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_199"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="621" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:284  %f_24 = bitcast i32 %p_Result_199 to float

]]></Node>
<StgValue><ssdm name="f_24"/></StgValue>
</operation>

<operation id="622" st_id="69" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:285  %phitmp = fmul float %f_24, 3.600000e+01

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="623" st_id="70" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_576" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:285  %phitmp = fmul float %f_24, 3.600000e+01

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="624" st_id="70" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:286  %p_03_i = select i1 %tmp_576, float 0.000000e+00, float %phitmp

]]></Node>
<StgValue><ssdm name="p_03_i"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="625" st_id="71" stage="7" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:287  %x_assign_70 = fdiv float %p_03_i, 3.600000e+02

]]></Node>
<StgValue><ssdm name="x_assign_70"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="626" st_id="72" stage="6" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:287  %x_assign_70 = fdiv float %p_03_i, 3.600000e+02

]]></Node>
<StgValue><ssdm name="x_assign_70"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="627" st_id="73" stage="5" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:287  %x_assign_70 = fdiv float %p_03_i, 3.600000e+02

]]></Node>
<StgValue><ssdm name="x_assign_70"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="628" st_id="74" stage="4" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:287  %x_assign_70 = fdiv float %p_03_i, 3.600000e+02

]]></Node>
<StgValue><ssdm name="x_assign_70"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="629" st_id="75" stage="3" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:287  %x_assign_70 = fdiv float %p_03_i, 3.600000e+02

]]></Node>
<StgValue><ssdm name="x_assign_70"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="630" st_id="76" stage="2" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:287  %x_assign_70 = fdiv float %p_03_i, 3.600000e+02

]]></Node>
<StgValue><ssdm name="x_assign_70"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="631" st_id="77" stage="1" lat="7">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:287  %x_assign_70 = fdiv float %p_03_i, 3.600000e+02

]]></Node>
<StgValue><ssdm name="x_assign_70"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="632" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:288  %t_V_29 = bitcast float %x_assign_70 to i32

]]></Node>
<StgValue><ssdm name="t_V_29"/></StgValue>
</operation>

<operation id="633" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:290  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %t_V_29, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="634" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:291  %tmp_i_i9 = icmp ult i8 %loc_V, 126

]]></Node>
<StgValue><ssdm name="tmp_i_i9"/></StgValue>
</operation>

<operation id="635" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:293  %tmp_1685_i_i = icmp ugt i8 %loc_V, -106

]]></Node>
<StgValue><ssdm name="tmp_1685_i_i"/></StgValue>
</operation>

<operation id="636" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:294  %index_V = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %t_V_29, i32 23, i32 27)

]]></Node>
<StgValue><ssdm name="index_V"/></StgValue>
</operation>

<operation id="637" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="5">
<![CDATA[
_ifconv:295  %tmp_1686_i_i = zext i5 %index_V to i64

]]></Node>
<StgValue><ssdm name="tmp_1686_i_i"/></StgValue>
</operation>

<operation id="638" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="5" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:296  %mask_table1_addr = getelementptr [32 x i23]* @mask_table1, i64 0, i64 %tmp_1686_i_i

]]></Node>
<StgValue><ssdm name="mask_table1_addr"/></StgValue>
</operation>

<operation id="639" st_id="78" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="23" op_0_bw="5">
<![CDATA[
_ifconv:297  %mask = load i23* %mask_table1_addr, align 4

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="640" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:298  %one_half_table2_addr = getelementptr [32 x i24]* @one_half_table2, i64 0, i64 %tmp_1686_i_i

]]></Node>
<StgValue><ssdm name="one_half_table2_addr"/></StgValue>
</operation>

<operation id="641" st_id="78" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="24" op_0_bw="5">
<![CDATA[
_ifconv:299  %one_half = load i24* %one_half_table2_addr, align 4

]]></Node>
<StgValue><ssdm name="one_half"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="642" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_i_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:289  %p_Result_s_214 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t_V_29, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s_214"/></StgValue>
</operation>

<operation id="643" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_i_i9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
_ifconv:292  %p_Result_200 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i31(i1 %p_Result_s_214, i31 0)

]]></Node>
<StgValue><ssdm name="p_Result_200"/></StgValue>
</operation>

<operation id="644" st_id="79" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="23" op_0_bw="5">
<![CDATA[
_ifconv:297  %mask = load i23* %mask_table1_addr, align 4

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="645" st_id="79" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="24" op_0_bw="5">
<![CDATA[
_ifconv:299  %one_half = load i24* %one_half_table2_addr, align 4

]]></Node>
<StgValue><ssdm name="one_half"/></StgValue>
</operation>

<operation id="646" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_i_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="24">
<![CDATA[
_ifconv:300  %one_half_i_i_cast = zext i24 %one_half to i32

]]></Node>
<StgValue><ssdm name="one_half_i_i_cast"/></StgValue>
</operation>

<operation id="647" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_i_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:301  %p_Val2_121 = add i32 %t_V_29, %one_half_i_i_cast

]]></Node>
<StgValue><ssdm name="p_Val2_121"/></StgValue>
</operation>

<operation id="648" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_i_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:302  %loc_V_21 = trunc i32 %p_Val2_121 to i23

]]></Node>
<StgValue><ssdm name="loc_V_21"/></StgValue>
</operation>

<operation id="649" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_i_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:303  %tmp_1688_i_i = xor i23 %mask, -1

]]></Node>
<StgValue><ssdm name="tmp_1688_i_i"/></StgValue>
</operation>

<operation id="650" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_i_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:304  %xs_sig_V = and i23 %loc_V_21, %tmp_1688_i_i

]]></Node>
<StgValue><ssdm name="xs_sig_V"/></StgValue>
</operation>

<operation id="651" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_i_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:305  %tmp_392 = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %p_Val2_121, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="652" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="tmp_i_i9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
_ifconv:306  %p_Result_201 = call i32 @_ssdm_op_BitConcatenate.i32.i9.i23(i9 %tmp_392, i23 %xs_sig_V)

]]></Node>
<StgValue><ssdm name="p_Result_201"/></StgValue>
</operation>

<operation id="653" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:307  %sel_tmp52_v = select i1 %tmp_i_i9, i32 %p_Result_200, i32 %p_Result_201

]]></Node>
<StgValue><ssdm name="sel_tmp52_v"/></StgValue>
</operation>

<operation id="654" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:308  %sel_tmp52 = bitcast i32 %sel_tmp52_v to float

]]></Node>
<StgValue><ssdm name="sel_tmp52"/></StgValue>
</operation>

<operation id="655" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:309  %sel_tmp53 = xor i1 %tmp_i_i9, true

]]></Node>
<StgValue><ssdm name="sel_tmp53"/></StgValue>
</operation>

<operation id="656" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:310  %sel_tmp54 = and i1 %tmp_1685_i_i, %sel_tmp53

]]></Node>
<StgValue><ssdm name="sel_tmp54"/></StgValue>
</operation>

<operation id="657" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:311  %x_assign_71 = select i1 %sel_tmp54, float %x_assign_70, float %sel_tmp52

]]></Node>
<StgValue><ssdm name="x_assign_71"/></StgValue>
</operation>

<operation id="658" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:312  %p_Val2_181 = bitcast float %x_assign_71 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_181"/></StgValue>
</operation>

<operation id="659" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:313  %p_Result_202 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_181, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_202"/></StgValue>
</operation>

<operation id="660" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:314  %loc_V_22 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_181, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="loc_V_22"/></StgValue>
</operation>

<operation id="661" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:315  %loc_V_23 = trunc i32 %p_Val2_181 to i23

]]></Node>
<StgValue><ssdm name="loc_V_23"/></StgValue>
</operation>

<operation id="662" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv:316  %tmp_1701_i_i_i = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %loc_V_23, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1701_i_i_i"/></StgValue>
</operation>

<operation id="663" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="79" op_0_bw="25">
<![CDATA[
_ifconv:317  %tmp_1701_i_i_i_cast3 = zext i25 %tmp_1701_i_i_i to i79

]]></Node>
<StgValue><ssdm name="tmp_1701_i_i_i_cast3"/></StgValue>
</operation>

<operation id="664" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:318  %tmp_i_i_i_i_cast = zext i8 %loc_V_22 to i9

]]></Node>
<StgValue><ssdm name="tmp_i_i_i_i_cast"/></StgValue>
</operation>

<operation id="665" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:319  %sh_assign = add i9 -127, %tmp_i_i_i_i_cast

]]></Node>
<StgValue><ssdm name="sh_assign"/></StgValue>
</operation>

<operation id="666" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:320  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="667" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:321  %tmp_1702_i_i_i = sub i8 127, %loc_V_22

]]></Node>
<StgValue><ssdm name="tmp_1702_i_i_i"/></StgValue>
</operation>

<operation id="668" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:322  %tmp_1702_i_i_i_cast = sext i8 %tmp_1702_i_i_i to i9

]]></Node>
<StgValue><ssdm name="tmp_1702_i_i_i_cast"/></StgValue>
</operation>

<operation id="669" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:323  %sh_assign_7 = select i1 %isNeg, i9 %tmp_1702_i_i_i_cast, i9 %sh_assign

]]></Node>
<StgValue><ssdm name="sh_assign_7"/></StgValue>
</operation>

<operation id="670" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:324  %sh_assign_6_i_i_i_ca = sext i9 %sh_assign_7 to i32

]]></Node>
<StgValue><ssdm name="sh_assign_6_i_i_i_ca"/></StgValue>
</operation>

<operation id="671" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="25" op_0_bw="9">
<![CDATA[
_ifconv:325  %sh_assign_6_i_i_i_ca_6 = sext i9 %sh_assign_7 to i25

]]></Node>
<StgValue><ssdm name="sh_assign_6_i_i_i_ca_6"/></StgValue>
</operation>

<operation id="672" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="79" op_0_bw="32">
<![CDATA[
_ifconv:326  %tmp_1703_i_i_i = zext i32 %sh_assign_6_i_i_i_ca to i79

]]></Node>
<StgValue><ssdm name="tmp_1703_i_i_i"/></StgValue>
</operation>

<operation id="673" st_id="79" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv:327  %tmp_1704_i_i_i = lshr i25 %tmp_1701_i_i_i, %sh_assign_6_i_i_i_ca_6

]]></Node>
<StgValue><ssdm name="tmp_1704_i_i_i"/></StgValue>
</operation>

<operation id="674" st_id="79" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv:328  %tmp_1705_i_i_i = shl i79 %tmp_1701_i_i_i_cast3, %tmp_1703_i_i_i

]]></Node>
<StgValue><ssdm name="tmp_1705_i_i_i"/></StgValue>
</operation>

<operation id="675" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv:329  %tmp_1307 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %tmp_1704_i_i_i, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_1307"/></StgValue>
</operation>

<operation id="676" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:330  %tmp_274 = zext i1 %tmp_1307 to i32

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="677" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:331  %tmp_275 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %tmp_1705_i_i_i, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="678" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:332  %p_Val2_125 = select i1 %isNeg, i32 %tmp_274, i32 %tmp_275

]]></Node>
<StgValue><ssdm name="p_Val2_125"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="679" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
<literal name="p_Result_202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:333  %p_Val2_i_i_i = sub i32 0, %p_Val2_125

]]></Node>
<StgValue><ssdm name="p_Val2_i_i_i"/></StgValue>
</operation>

<operation id="680" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:334  %p_Val2_189 = select i1 %p_Result_202, i32 %p_Val2_i_i_i, i32 %p_Val2_125

]]></Node>
<StgValue><ssdm name="p_Val2_189"/></StgValue>
</operation>

<operation id="681" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:335  %tmp_581 = icmp sgt i32 %p_Val2_189, 35

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="682" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:336  %tmp_582 = add nsw i32 -36, %p_Val2_189

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="683" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:337  %bin_1 = select i1 %tmp_581, i32 %tmp_582, i32 %p_Val2_189

]]></Node>
<StgValue><ssdm name="bin_1"/></StgValue>
</operation>

<operation id="684" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:338  %tmp_583 = add nsw i32 2, %bin_1

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="685" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:339  %tmp_584 = sext i32 %tmp_583 to i64

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="686" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:343  %temphist_V_addr_14 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 %tmp_584

]]></Node>
<StgValue><ssdm name="temphist_V_addr_14"/></StgValue>
</operation>

<operation id="687" st_id="80" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:344  %p_Val2_184 = load i32* %temphist_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_184"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="688" st_id="81" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:344  %p_Val2_184 = load i32* %temphist_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_184"/></StgValue>
</operation>

<operation id="689" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="48" op_0_bw="48" op_1_bw="32" op_2_bw="16">
<![CDATA[
_ifconv:345  %tmp_585 = call i48 @_ssdm_op_BitConcatenate.i48.i32.i16(i32 %p_Val2_184, i16 0)

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="690" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:346  %p_Val2_106 = add i48 %tmp_585, %p_Val2_s_215

]]></Node>
<StgValue><ssdm name="p_Val2_106"/></StgValue>
</operation>

<operation id="691" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:347  %tmp_586 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_106, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="692" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
_ifconv:348  store i32 %tmp_586, i32* %temphist_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:349  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str57, i32 %tmp_530)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="694" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="or_cond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:350  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="695" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="or_cond_213" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="696" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:0  %i_14 = add nsw i32 %i1, 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="697" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="698" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="6">
<![CDATA[
:1  %temphist_V_load = load i32* %temphist_V_addr_1, align 16

]]></Node>
<StgValue><ssdm name="temphist_V_load"/></StgValue>
</operation>

<operation id="699" st_id="83" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="6">
<![CDATA[
:5  %temphist_V_load_1 = load i32* %temphist_V_addr_3, align 4

]]></Node>
<StgValue><ssdm name="temphist_V_load_1"/></StgValue>
</operation>

<operation id="700" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %temphist_V_addr_5 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="temphist_V_addr_5"/></StgValue>
</operation>

<operation id="701" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="6">
<![CDATA[
:9  %temphist_V_load_2 = load i32* %temphist_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="temphist_V_load_2"/></StgValue>
</operation>

<operation id="702" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %temphist_V_addr_7 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="temphist_V_addr_7"/></StgValue>
</operation>

<operation id="703" st_id="83" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="6">
<![CDATA[
:13  %temphist_V_load_3 = load i32* %temphist_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="temphist_V_load_3"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="704" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %temphist_V_addr_2 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="temphist_V_addr_2"/></StgValue>
</operation>

<operation id="705" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:3  store i32 %temphist_V_load, i32* %temphist_V_addr_2, align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="706" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %temphist_V_addr_4 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="temphist_V_addr_4"/></StgValue>
</operation>

<operation id="707" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:7  store i32 %temphist_V_load_1, i32* %temphist_V_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="6">
<![CDATA[
:9  %temphist_V_load_2 = load i32* %temphist_V_addr_5, align 8

]]></Node>
<StgValue><ssdm name="temphist_V_load_2"/></StgValue>
</operation>

<operation id="709" st_id="84" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="6">
<![CDATA[
:13  %temphist_V_load_3 = load i32* %temphist_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name="temphist_V_load_3"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="710" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %temphist_V_addr_6 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 38

]]></Node>
<StgValue><ssdm name="temphist_V_addr_6"/></StgValue>
</operation>

<operation id="711" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:11  store i32 %temphist_V_load_2, i32* %temphist_V_addr_6, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="712" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %temphist_V_addr_8 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 39

]]></Node>
<StgValue><ssdm name="temphist_V_addr_8"/></StgValue>
</operation>

<operation id="713" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:15  store i32 %temphist_V_load_3, i32* %temphist_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="715" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %omax_V_write_assign = phi i32 [ 0, %7 ], [ %tmp_1049_omax_V_load, %._crit_edge427 ]

]]></Node>
<StgValue><ssdm name="omax_V_write_assign"/></StgValue>
</operation>

<operation id="716" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:1  %i2 = phi i6 [ 2, %7 ], [ %i_13, %._crit_edge427 ]

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="717" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %exitcond = icmp eq i6 %i2, -26

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="718" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %9, label %._crit_edge427

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge427:2  %tmp_515 = add i6 %i2, -2

]]></Node>
<StgValue><ssdm name="tmp_515"/></StgValue>
</operation>

<operation id="721" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge427:3  %tmp_516 = zext i6 %tmp_515 to i64

]]></Node>
<StgValue><ssdm name="tmp_516"/></StgValue>
</operation>

<operation id="722" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge427:4  %tmp_517 = add i6 %i2, 2

]]></Node>
<StgValue><ssdm name="tmp_517"/></StgValue>
</operation>

<operation id="723" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge427:5  %tmp_518 = zext i6 %tmp_517 to i64

]]></Node>
<StgValue><ssdm name="tmp_518"/></StgValue>
</operation>

<operation id="724" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge427:6  %temphist_V_addr_9 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 %tmp_516

]]></Node>
<StgValue><ssdm name="temphist_V_addr_9"/></StgValue>
</operation>

<operation id="725" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge427:7  %p_Val2_161 = load i32* %temphist_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_161"/></StgValue>
</operation>

<operation id="726" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge427:9  %temphist_V_addr_10 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 %tmp_518

]]></Node>
<StgValue><ssdm name="temphist_V_addr_10"/></StgValue>
</operation>

<operation id="727" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge427:10  %p_Val2_162 = load i32* %temphist_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_162"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="728" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge427:7  %p_Val2_161 = load i32* %temphist_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_161"/></StgValue>
</operation>

<operation id="729" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge427:8  %tmp_519 = sext i32 %p_Val2_161 to i33

]]></Node>
<StgValue><ssdm name="tmp_519"/></StgValue>
</operation>

<operation id="730" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge427:10  %p_Val2_162 = load i32* %temphist_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_162"/></StgValue>
</operation>

<operation id="731" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge427:11  %tmp_520 = sext i32 %p_Val2_162 to i33

]]></Node>
<StgValue><ssdm name="tmp_520"/></StgValue>
</operation>

<operation id="732" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge427:12  %r_V_10 = add nsw i33 %tmp_519, %tmp_520

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="733" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge427:15  %tmp_521 = add i6 %i2, -1

]]></Node>
<StgValue><ssdm name="tmp_521"/></StgValue>
</operation>

<operation id="734" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge427:16  %tmp_522 = zext i6 %tmp_521 to i64

]]></Node>
<StgValue><ssdm name="tmp_522"/></StgValue>
</operation>

<operation id="735" st_id="87" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge427:17  %i_13 = add i6 %i2, 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="736" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge427:18  %tmp_523 = zext i6 %i_13 to i64

]]></Node>
<StgValue><ssdm name="tmp_523"/></StgValue>
</operation>

<operation id="737" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge427:19  %temphist_V_addr_11 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 %tmp_522

]]></Node>
<StgValue><ssdm name="temphist_V_addr_11"/></StgValue>
</operation>

<operation id="738" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge427:20  %p_Val2_163 = load i32* %temphist_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_163"/></StgValue>
</operation>

<operation id="739" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge427:22  %temphist_V_addr_12 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 %tmp_523

]]></Node>
<StgValue><ssdm name="temphist_V_addr_12"/></StgValue>
</operation>

<operation id="740" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge427:23  %p_Val2_164 = load i32* %temphist_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_164"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="741" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge427:20  %p_Val2_163 = load i32* %temphist_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_163"/></StgValue>
</operation>

<operation id="742" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge427:21  %tmp_524 = sext i32 %p_Val2_163 to i33

]]></Node>
<StgValue><ssdm name="tmp_524"/></StgValue>
</operation>

<operation id="743" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge427:23  %p_Val2_164 = load i32* %temphist_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_164"/></StgValue>
</operation>

<operation id="744" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="33" op_0_bw="32">
<![CDATA[
._crit_edge427:24  %tmp_525 = sext i32 %p_Val2_164 to i33

]]></Node>
<StgValue><ssdm name="tmp_525"/></StgValue>
</operation>

<operation id="745" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
._crit_edge427:25  %r_V_11 = add nsw i33 %tmp_524, %tmp_525

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="746" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="6">
<![CDATA[
._crit_edge427:28  %tmp_526 = zext i6 %i2 to i64

]]></Node>
<StgValue><ssdm name="tmp_526"/></StgValue>
</operation>

<operation id="747" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge427:29  %temphist_V_addr_13 = getelementptr [40 x i32]* %temphist_V, i64 0, i64 %tmp_526

]]></Node>
<StgValue><ssdm name="temphist_V_addr_13"/></StgValue>
</operation>

<operation id="748" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge427:30  %temphist_V_load_8 = load i32* %temphist_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="temphist_V_load_8"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="749" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge427:0  %tmp_514 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str58)

]]></Node>
<StgValue><ssdm name="tmp_514"/></StgValue>
</operation>

<operation id="750" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge427:1  call void (...)* @_ssdm_op_SpecPipeline(i32 3, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="751" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="45" op_0_bw="45" op_1_bw="33" op_2_bw="12">
<![CDATA[
._crit_edge427:13  %p_Val2_108 = call i45 @_ssdm_op_BitConcatenate.i45.i33.i12(i33 %r_V_10, i12 0)

]]></Node>
<StgValue><ssdm name="p_Val2_108"/></StgValue>
</operation>

<operation id="752" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="48" op_0_bw="45">
<![CDATA[
._crit_edge427:14  %p_Val2_172_cast = sext i45 %p_Val2_108 to i48

]]></Node>
<StgValue><ssdm name="p_Val2_172_cast"/></StgValue>
</operation>

<operation id="753" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="47" op_0_bw="47" op_1_bw="33" op_2_bw="14">
<![CDATA[
._crit_edge427:26  %p_Val2_98 = call i47 @_ssdm_op_BitConcatenate.i47.i33.i14(i33 %r_V_11, i14 0)

]]></Node>
<StgValue><ssdm name="p_Val2_98"/></StgValue>
</operation>

<operation id="754" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="48" op_0_bw="47">
<![CDATA[
._crit_edge427:27  %p_Val2_106_cast = sext i47 %p_Val2_98 to i48

]]></Node>
<StgValue><ssdm name="p_Val2_106_cast"/></StgValue>
</operation>

<operation id="755" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge427:30  %temphist_V_load_8 = load i32* %temphist_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name="temphist_V_load_8"/></StgValue>
</operation>

<operation id="756" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="47" op_0_bw="47" op_1_bw="32" op_2_bw="15">
<![CDATA[
._crit_edge427:31  %p_shl = call i47 @_ssdm_op_BitConcatenate.i47.i32.i15(i32 %temphist_V_load_8, i15 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="757" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="48" op_0_bw="47">
<![CDATA[
._crit_edge427:32  %p_shl_cast = sext i47 %p_shl to i48

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="758" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="45" op_0_bw="45" op_1_bw="32" op_2_bw="13">
<![CDATA[
._crit_edge427:33  %p_shl1 = call i45 @_ssdm_op_BitConcatenate.i45.i32.i13(i32 %temphist_V_load_8, i13 0)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="759" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="48" op_0_bw="45">
<![CDATA[
._crit_edge427:34  %p_shl1_cast = sext i45 %p_shl1 to i48

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="760" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge427:35  %p_Val2_109 = sub i48 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_109"/></StgValue>
</operation>

<operation id="761" st_id="89" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge427:36  %tmp84 = add i48 %p_Val2_172_cast, %p_Val2_106_cast

]]></Node>
<StgValue><ssdm name="tmp84"/></StgValue>
</operation>

<operation id="762" st_id="89" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
._crit_edge427:37  %p_Val2_110 = add i48 %p_Val2_109, %tmp84

]]></Node>
<StgValue><ssdm name="p_Val2_110"/></StgValue>
</operation>

<operation id="763" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge427:38  %tmp_527 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_110, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_527"/></StgValue>
</operation>

<operation id="764" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge427:39  %hist_V_addr = getelementptr [36 x i32]* %hist_V, i64 0, i64 %tmp_516

]]></Node>
<StgValue><ssdm name="hist_V_addr"/></StgValue>
</operation>

<operation id="765" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
._crit_edge427:40  store i32 %tmp_527, i32* %hist_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge427:41  %tmp_528 = icmp sgt i32 %tmp_527, %omax_V_write_assign

]]></Node>
<StgValue><ssdm name="tmp_528"/></StgValue>
</operation>

<operation id="767" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge427:42  %tmp_1049_omax_V_load = select i1 %tmp_528, i32 %tmp_527, i32 %omax_V_write_assign

]]></Node>
<StgValue><ssdm name="tmp_1049_omax_V_load"/></StgValue>
</operation>

<operation id="768" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge427:43  %empty_216 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str58, i32 %tmp_514)

]]></Node>
<StgValue><ssdm name="empty_216"/></StgValue>
</operation>

<operation id="769" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge427:44  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="770" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 %omax_V_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
