Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 18 21:23:08 2019
| Host         : ECEB-4022-01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file JTEG_Test_File_control_sets_placed.rpt
| Design       : JTEG_Test_File
| Device       : xc7a75t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   261 |
| Unused register locations in slices containing registers |   721 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           15 |
|      2 |           12 |
|      3 |           12 |
|      4 |           55 |
|      6 |            9 |
|      7 |            6 |
|      8 |           20 |
|      9 |            1 |
|     10 |            7 |
|     12 |            5 |
|     13 |            1 |
|     15 |            1 |
|    16+ |          117 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1697 |          547 |
| No           | No                    | Yes                    |             167 |           67 |
| No           | Yes                   | No                     |             565 |          212 |
| Yes          | No                    | No                     |            1513 |          517 |
| Yes          | No                    | Yes                    |             240 |           59 |
| Yes          | Yes                   | No                     |             417 |          112 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                   | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                       |                1 |              1 |
|  I2C_Test1/ClockGenerator1/FSM_Clk_reg_0    | I2C_Test1/ACK_bit__0                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  I2C_Test1/ClockGenerator1/FSM_Clk_reg_0    | I2C_Test1/SCL_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |
|  I2C_Test1/ClockGenerator1/FSM_Clk_reg_0    | I2C_Test1/error_bit                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  I2C_Test1/clk                              |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              1 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                 | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                       |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                 | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                       |                1 |              1 |
|  hostIF/okHE[40]                            |                                                                                                                                                                                                                                                          | hostIF/core0/core0/a0/l62a5479e7989ce7f4d5507c695cc69cf                                                                                                                                                                                 |                1 |              2 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              2 |
|  hostIF/okHE[40]                            |                                                                                                                                                                                                                                                          | hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                            |                1 |              2 |
|  hostIF/okHE[40]                            |                                                                                                                                                                                                                                                          | hostIF/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0                                                                                                                                                     |                1 |              2 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/a0/pc0/flag_enable                                                                                                                                                                                                                    | hostIF/core0/core0/a0/pc0/I1                                                                                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  hostIF/okHE[40]                            |                                                                                                                                                                                                                                                          | hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                                                                                                                                                 |                2 |              3 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  hostIF/okHE[40]                            |                                                                                                                                                                                                                                                          | hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                                                                                              |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                     |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                     |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                     |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                     |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                     |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                     |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                     |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                     |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                     |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                       |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                     |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                     |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                       |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                       |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                       |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                     |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                      |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                      |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                      |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                |                1 |              4 |
|  hostIF/okHE[40]                            |                                                                                                                                                                                                                                                          | hostIF/core0/core0/ld307737e57d50d07f937891de086bf8e_i_1_n_0                                                                                                                                                                            |                2 |              4 |
|  hostIF/okHE[40]                            |                                                                                                                                                                                                                                                          | hostIF/core0/core0/l40d74558a9789e6c998b44ab9d6b8ab8[5]_i_1_n_0                                                                                                                                                                         |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                       |                1 |              4 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/lb6baf4ff3bf7fd83f0e79fbcb46cd849                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[19]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                     |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/a0/p_0_in0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              4 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/a0/l90ce46b343647bab4d280b5afc506219                                                                                                                                                                                                  | hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                                                                                                                                                 |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                |                1 |              4 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/FSM_sequential_l8ff940a6bfc33211f22a7ff95e39fe60[3]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                   |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                       |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                     |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                     |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                     |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                       |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                       |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                         |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                     |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                     |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                     |                1 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                     |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/leeb76b405f165a9b4ab0606f3ea0b3c4[7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              4 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                   |                3 |              6 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[14]_i_1_n_0                                                                                                                                                                 |                2 |              6 |
|  hostIF/okHE[40]                            |                                                                                                                                                                                                                                                          | hostIF/core0/core0/a0/pc0/I1                                                                                                                                                                                                            |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/a0/d0/lfd4ae1d2a2f83cc540ba2af5c1891381                                                                                                                                                                                               | hostIF/okHC[38]                                                                                                                                                                                                                         |                2 |              6 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                 |                2 |              6 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                              |                3 |              6 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/l6d7b501652de6ba8ba55082874707b2a[5]_i_1_n_0                                                                                                                                                                                          | hostIF/okHC[38]                                                                                                                                                                                                                         |                5 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              7 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                 | ila_sample12/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                      |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/l92ae5a5037b0cc87c9562f3e505d14cf[6]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              7 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                              |                3 |              7 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                 | ila_sample12/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                      |                2 |              7 |
|  I2C_Test1/ClockGenerator1/FSM_Clk_reg_0    | I2C_Test1/State                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |              8 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_1                                                                                                                            |                2 |              8 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                         |                1 |              8 |
|  hostIF/okHE[40]                            |                                                                                                                                                                                                                                                          | hostIF/core0/core0/a0/l770e51175fa898662b06f9e3b71c7bff[7]                                                                                                                                                                              |                3 |              8 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/a0/l37dbd1aafb403530c46407234a8f7286                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/l350d3a095faafcfcc80a82d9f84ae4e0[7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              8 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/l885bbeb94996347da66a8546671e4990[7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/l9f43dc9d3787a4c1395542a254aee157[7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |              8 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/l99ec1ebd2d898e73a64819e166db6b96[7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              8 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/la3c64aadb28b65d3d578c9e403522ecb                                                                                                                                                                                                     | hostIF/okHC[38]                                                                                                                                                                                                                         |                2 |              8 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/lbe59f904be1e8440c2d6333521aaa29a[7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/lbe9e64305a7a66df6a9cf6dc987a1803[7]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                         |                2 |              8 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/p_2_out[0]                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                        |                2 |              8 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                           | ila_sample12/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                      |                2 |              9 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                             | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                         |                3 |             10 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                             | ila_sample12/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |                2 |             10 |
|  hostIF/okHE[40]                            | hostIF/mmcm0_locked                                                                                                                                                                                                                                      | hostIF/core0/core0/l6f2981c23c5f98e0d9d0e1d5acd3307d[31]_i_1_n_0                                                                                                                                                                        |                4 |             10 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                3 |             10 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_8_out                                                                                                                                                                                   | hostIF/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0                                                                                                                                                     |                3 |             12 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/a0/pc0/t_state_0                                                                                                                                                                                                                      | hostIF/core0/core0/a0/pc0/I1                                                                                                                                                                                                            |                3 |             12 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/a0/cb0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out                                                                                                                                                                                  | hostIF/core0/core0/a0/cb0/U0/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3_n_0                                                                                                                                                     |                2 |             12 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                 |                6 |             13 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                 |                6 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__15_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/a0/pc0/register_enable                                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |             16 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/la3961964bfb74e16d8f10c3007437f68[44]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/a0/pc0/spm_enable                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/l436c8acfce09b790a2efb624a7c06514[15]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/a0/pc0/t_state_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                5 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/lfa89f4c19946cfeedd23723568de9e12                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             16 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             17 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  I2C_Test1/ClockGenerator1/FSM_Clk_reg_0    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             18 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_den_r_reg                                                                                                                                       |                4 |             20 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/l4f8cd1ab062f5571ff66db47e3d281bf[19]_i_1_n_0                                                                                                                                                                                         | hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                                                                                                                                                 |                5 |             21 |
|  hostIF/okHE[40]                            | hostIF/mmcm0_locked                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             22 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | I2C_Test1/ClockGenerator1/clear                                                                                                                                                                                                         |                6 |             24 |
|  I2C_Test1/clk                              |                                                                                                                                                                                                                                                          | I2C_Test1/ClockGenerator1/ClkDivILA[23]_i_1_n_0                                                                                                                                                                                         |                6 |             24 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/l84a7b0e1b51dfdd46f041d49e77ce017[23]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             25 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             25 |
|  hostIF/okHE[40]                            |                                                                                                                                                                                                                                                          | hostIF/okHC[38]                                                                                                                                                                                                                         |               15 |             26 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |               11 |             30 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA0_2                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/le78b033d3a3b15350c4085b407bdacef[31]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               18 |             32 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                   |               14 |             32 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/l0c94b19b36beba84283b1c1a65aa73f3[0]_i_1_n_0                                                                                                                                                                                          | hostIF/core0/core0/a0/lc12c7095b9bc056c60880aeb6055afb1                                                                                                                                                                                 |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             32 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/la531863f270e103597e1d9609a1ccaa8[31]_i_2_n_0                                                                                                                                                                                         | hostIF/core0/core0/la531863f270e103597e1d9609a1ccaa8[31]_i_1_n_0                                                                                                                                                                        |                9 |             32 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/l0881048b06017db25aafb0dba883beb2[31]_i_2_n_0                                                                                                                                                                                         | hostIF/core0/core0/l0881048b06017db25aafb0dba883beb2[31]_i_1_n_0                                                                                                                                                                        |                9 |             32 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             34 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             34 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             34 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             34 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                      |               35 |             40 |
|  hostIF/okHE[40]                            | hostIF/core0/core0/a0/d0/le5e2e6110dd7478b8ed0143f21b04d30                                                                                                                                                                                               | hostIF/okHC[38]                                                                                                                                                                                                                         |               12 |             57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             63 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                               |                                                                                                                                                                                                                                         |               16 |             64 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |               16 |             64 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          | ila_sample12/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                   |               33 |             66 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG | ila_sample12/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               27 |            103 |
|  hostIF/okHE[40]                            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               61 |            140 |
|  I2C_Test1/ClockGenerator1/ILA_Clk_reg_BUFG |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              451 |           1515 |
+---------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


