[05/01 23:46:53      0s] 
[05/01 23:46:53      0s] Cadence Innovus(TM) Implementation System.
[05/01 23:46:53      0s] Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
[05/01 23:46:53      0s] 
[05/01 23:46:53      0s] Version:	v18.10-p002_1, built Tue May 29 19:19:55 PDT 2018
[05/01 23:46:53      0s] Options:	-nowin -common_ui -files /scratch/cs199-ccz/ee241bS20/build/par-rundir/par.tcl 
[05/01 23:46:53      0s] Date:		Fri May  1 23:46:53 2020
[05/01 23:46:53      0s] Host:		eda-1.EECS.Berkeley.EDU (x86_64 w/Linux 3.10.0-1062.12.1.el7.x86_64) (4cores*16cpus*Intel(R) Xeon(R) CPU X5550 @ 2.67GHz 8192KB)
[05/01 23:46:53      0s] OS:		CentOS Linux release 7.7.1908 (Core)
[05/01 23:46:53      0s] 
[05/01 23:46:53      0s] License:
[05/01 23:46:53      0s] 		invs	Innovus Implementation System	18.1	checkout succeeded
[05/01 23:46:53      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[05/01 23:47:00      6s] 
[05/01 23:47:00      6s] ***************************************************************************************
[05/01 23:47:00      6s] ***************************************************************************************
[05/01 23:47:00      6s] 
[05/01 23:47:12     17s] @(#)CDS: Innovus v18.10-p002_1 (64bit) 05/29/2018 19:19 (Linux 2.6.18-194.el5)
[05/01 23:47:12     17s] @(#)CDS: NanoRoute 18.10-p002_1 NR180522-1057/18_10-UB (database version 2.30, 418.7.1) {superthreading v1.46}
[05/01 23:47:12     17s] @(#)CDS: AAE 18.10-p004 (64bit) 05/29/2018 (Linux 2.6.18-194.el5)
[05/01 23:47:12     17s] @(#)CDS: CTE 18.10-p003_1 () May 15 2018 10:23:07 ( )
[05/01 23:47:12     17s] @(#)CDS: SYNTECH 18.10-a012_1 () Apr 19 2018 01:27:21 ( )
[05/01 23:47:12     17s] @(#)CDS: CPE v18.10-p005
[05/01 23:47:12     17s] @(#)CDS: IQRC/TQRC 18.1.1-s118 (64bit) Fri Mar 23 17:23:45 PDT 2018 (Linux 2.6.18-194.el5)
[05/01 23:47:12     17s] @(#)CDS: OA 22.50-p083 Tue Jan  2 17:02:41 2018
[05/01 23:47:12     17s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[05/01 23:47:12     17s] @(#)CDS: RCDB 11.13
[05/01 23:47:12     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_25670_eda-1.EECS.Berkeley.EDU_cs199-ccz_QTurXa.

[05/01 23:47:12     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_25670_eda-1.EECS.Berkeley.EDU_cs199-ccz_QTurXa.
[05/01 23:47:12     17s] 
[05/01 23:47:12     17s] Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.
[05/01 23:47:13     18s] 
[05/01 23:47:13     18s] **INFO:  MMMC transition support version v31-84 
[05/01 23:47:13     18s] 
[05/01 23:47:13     18s] #@ Processing -files option
[05/01 23:47:13     18s] @innovus 1> source /scratch/cs199-ccz/ee241bS20/build/par-rundir/par.tcl
[05/01 23:47:13     18s] #@ Begin verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/par.tcl
[05/01 23:47:13     18s] @file(par.tcl) 1: puts "set_db design_process_node 7" 
[05/01 23:47:13     18s] set_db design_process_node 7
[05/01 23:47:13     18s] @file(par.tcl) 2: set_db design_process_node 7
[05/01 23:47:13     18s] Applying the recommended capacitance filtering threshold values for 7nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[05/01 23:47:13     18s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[05/01 23:47:13     18s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[05/01 23:47:13     18s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[05/01 23:47:13     18s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[05/01 23:47:13     18s] Updating process node dependent CCOpt properties for the 7nm process node.
[05/01 23:47:13     18s] @file(par.tcl) 3: puts "set_multi_cpu_usage -local_cpu 12" 
[05/01 23:47:13     18s] set_multi_cpu_usage -local_cpu 12
[05/01 23:47:13     18s] @file(par.tcl) 4: set_multi_cpu_usage -local_cpu 12
[05/01 23:47:13     18s] @file(par.tcl) 5: puts "set_db timing_analysis_cppr both" 
[05/01 23:47:13     18s] set_db timing_analysis_cppr both
[05/01 23:47:13     18s] @file(par.tcl) 6: set_db timing_analysis_cppr both
[05/01 23:47:13     18s] @file(par.tcl) 7: puts "set_db timing_analysis_type ocv" 
[05/01 23:47:13     18s] set_db timing_analysis_type ocv
[05/01 23:47:13     18s] @file(par.tcl) 8: set_db timing_analysis_type ocv
[05/01 23:47:13     18s] @file(par.tcl) 9: puts "set_library_unit -time 1ps" 
[05/01 23:47:13     18s] set_library_unit -time 1ps
[05/01 23:47:13     18s] @file(par.tcl) 10: set_library_unit -time 1ps
[05/01 23:47:13     18s] @file(par.tcl) 11: puts "read_physical -lef { /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/techlef_misc/asap7_tech_4x_170803.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_R_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_L_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SL_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SRAM_4x_170912.lef /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef }" 
[05/01 23:47:13     18s] read_physical -lef { /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/techlef_misc/asap7_tech_4x_170803.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_R_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_L_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SL_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SRAM_4x_170912.lef /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef }
[05/01 23:47:13     18s] @file(par.tcl) 12: read_physical -lef { /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/techlef_misc/asap7_tech_4x_170803.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_R_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_L_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SL_4x_170912.lef /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SRAM_4x_170912.lef /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef }
[05/01 23:47:13     18s] 
[05/01 23:47:13     18s] Loading LEF file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/techlef_misc/asap7_tech_4x_170803.lef ...
[05/01 23:47:13     18s] 
[05/01 23:47:13     18s] Loading LEF file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_R_4x_170912.lef ...
[05/01 23:47:13     18s] Set DBUPerIGU to M1 pitch 576.
[05/01 23:47:13     18s] **WARN: (IMPLF-45):	Macro 'A2O1A1Ixp33_ASAP7_75t_R' has no SITE statement and it is a class
[05/01 23:47:13     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/01 23:47:13     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/01 23:47:13     18s] SIZE height.
[05/01 23:47:13     18s] **WARN: (IMPLF-45):	Macro 'A2O1A1O1Ixp25_ASAP7_75t_R' has no SITE statement and it is a class
[05/01 23:47:13     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/01 23:47:13     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/01 23:47:13     18s] SIZE height.
[05/01 23:47:13     18s] **WARN: (IMPLF-45):	Macro 'AND2x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/01 23:47:13     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/01 23:47:13     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/01 23:47:13     18s] SIZE height.
[05/01 23:47:13     18s] **WARN: (IMPLF-45):	Macro 'AND2x4_ASAP7_75t_R' has no SITE statement and it is a class
[05/01 23:47:13     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/01 23:47:13     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/01 23:47:13     18s] SIZE height.
[05/01 23:47:13     18s] **WARN: (IMPLF-45):	Macro 'AND2x6_ASAP7_75t_R' has no SITE statement and it is a class
[05/01 23:47:13     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/01 23:47:13     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/01 23:47:13     18s] SIZE height.
[05/01 23:47:13     18s] **WARN: (IMPLF-45):	Macro 'AND3x1_ASAP7_75t_R' has no SITE statement and it is a class
[05/01 23:47:13     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/01 23:47:13     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/01 23:47:13     18s] SIZE height.
[05/01 23:47:13     18s] **WARN: (IMPLF-45):	Macro 'AND3x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/01 23:47:13     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/01 23:47:13     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/01 23:47:13     18s] SIZE height.
[05/01 23:47:13     18s] **WARN: (IMPLF-45):	Macro 'AND3x4_ASAP7_75t_R' has no SITE statement and it is a class
[05/01 23:47:13     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/01 23:47:13     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/01 23:47:13     18s] SIZE height.
[05/01 23:47:13     18s] **WARN: (IMPLF-45):	Macro 'AND4x1_ASAP7_75t_R' has no SITE statement and it is a class
[05/01 23:47:13     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/01 23:47:13     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/01 23:47:13     18s] SIZE height.
[05/01 23:47:13     18s] **WARN: (IMPLF-45):	Macro 'AND4x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/01 23:47:13     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/01 23:47:13     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/01 23:47:13     18s] SIZE height.
[05/01 23:47:13     18s] **WARN: (IMPLF-45):	Macro 'AND5x1_ASAP7_75t_R' has no SITE statement and it is a class
[05/01 23:47:13     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/01 23:47:13     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/01 23:47:13     18s] SIZE height.
[05/01 23:47:13     18s] **WARN: (IMPLF-45):	Macro 'AND5x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/01 23:47:13     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/01 23:47:13     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/01 23:47:13     18s] SIZE height.
[05/01 23:47:13     18s] **WARN: (IMPLF-45):	Macro 'AO211x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/01 23:47:13     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/01 23:47:13     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/01 23:47:13     18s] SIZE height.
[05/01 23:47:13     18s] **WARN: (IMPLF-45):	Macro 'AO21x1_ASAP7_75t_R' has no SITE statement and it is a class
[05/01 23:47:13     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/01 23:47:13     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/01 23:47:13     18s] SIZE height.
[05/01 23:47:13     18s] **WARN: (IMPLF-45):	Macro 'AO21x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/01 23:47:13     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/01 23:47:13     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/01 23:47:13     18s] SIZE height.
[05/01 23:47:13     18s] **WARN: (IMPLF-45):	Macro 'AO221x1_ASAP7_75t_R' has no SITE statement and it is a class
[05/01 23:47:13     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/01 23:47:13     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/01 23:47:13     18s] SIZE height.
[05/01 23:47:13     18s] **WARN: (IMPLF-45):	Macro 'AO221x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/01 23:47:13     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/01 23:47:13     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/01 23:47:13     18s] SIZE height.
[05/01 23:47:13     18s] **WARN: (IMPLF-45):	Macro 'AO222x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/01 23:47:13     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/01 23:47:13     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/01 23:47:13     18s] SIZE height.
[05/01 23:47:13     18s] **WARN: (IMPLF-45):	Macro 'AO22x1_ASAP7_75t_R' has no SITE statement and it is a class
[05/01 23:47:13     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/01 23:47:13     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/01 23:47:13     18s] SIZE height.
[05/01 23:47:13     18s] **WARN: (IMPLF-45):	Macro 'AO22x2_ASAP7_75t_R' has no SITE statement and it is a class
[05/01 23:47:13     18s] CORE macro that requires a SITE statement. The SITE coreSite is
[05/01 23:47:13     18s] chosen because it is a core site with height 1.0800 that matches the macro
[05/01 23:47:13     18s] SIZE height.
[05/01 23:47:13     18s] **WARN: (EMS-27):	Message (IMPLF-45) has exceeded the current message display limit of 20.
[05/01 23:47:13     18s] To increase the message display limit, refer to the product command reference manual.
[05/01 23:47:13     18s] 
[05/01 23:47:13     18s] Loading LEF file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_L_4x_170912.lef ...
[05/01 23:47:13     18s] 
[05/01 23:47:13     18s] Loading LEF file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SL_4x_170912.lef ...
[05/01 23:47:13     18s] 
[05/01 23:47:13     18s] Loading LEF file /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lef/scaled/asap7sc7p5t_24_SRAM_4x_170912.lef ...
[05/01 23:47:13     18s] 
[05/01 23:47:13     18s] Loading LEF file /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lef/SRAM2RW16x32_x4.lef ...
[05/01 23:47:13     18s] 
[05/01 23:47:13     18s] viaInitial starts at Fri May  1 23:47:13 2020
[05/01 23:47:13     18s] viaInitial ends at Fri May  1 23:47:13 2020
[05/01 23:47:13     18s] @file(par.tcl) 13: puts "read_mmmc /scratch/cs199-ccz/ee241bS20/build/par-rundir/mmmc.tcl" 
[05/01 23:47:13     18s] read_mmmc /scratch/cs199-ccz/ee241bS20/build/par-rundir/mmmc.tcl
[05/01 23:47:13     18s] @file(par.tcl) 14: read_mmmc /scratch/cs199-ccz/ee241bS20/build/par-rundir/mmmc.tcl
[05/01 23:47:13     18s] #@ Begin verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/mmmc.tcl
[05/01 23:47:13     18s] @file(mmmc.tcl) 1: puts "create_constraint_mode -name my_constraint_mode -sdc_files [list /scratch/cs199-ccz/ee241bS20/build/par-rundir/clock_constraints_fragment.sdc /scratch/cs199-ccz/ee241bS20/build/par-rundir/pin_constraints_fragment.sdc /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc]" 
[05/01 23:47:13     18s] create_constraint_mode -name my_constraint_mode -sdc_files /scratch/cs199-ccz/ee241bS20/build/par-rundir/clock_constraints_fragment.sdc /scratch/cs199-ccz/ee241bS20/build/par-rundir/pin_constraints_fragment.sdc /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc
[05/01 23:47:13     18s] @file(mmmc.tcl) 2: create_constraint_mode -name my_constraint_mode -sdc_files [list /scratch/cs199-ccz/ee241bS20/build/par-rundir/clock_constraints_fragment.sdc /scratch/cs199-ccz/ee241bS20/build/par-rundir/pin_constraints_fragment.sdc /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc]
[05/01 23:47:13     18s] @file(mmmc.tcl) 3: puts "create_library_set -name PVT_0P63V_100C.setup_set -timing [list /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/SRAM2RW16x32_PVT_0P63V_100C.lib]" 
[05/01 23:47:13     18s] create_library_set -name PVT_0P63V_100C.setup_set -timing /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/SRAM2RW16x32_PVT_0P63V_100C.lib
[05/01 23:47:13     18s] @file(mmmc.tcl) 4: create_library_set -name PVT_0P63V_100C.setup_set -timing [list /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_SS.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/SRAM2RW16x32_PVT_0P63V_100C.lib]
[05/01 23:47:13     18s] @file(mmmc.tcl) 5: puts "create_library_set -name PVT_0P77V_0C.hold_set -timing [list /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/SRAM2RW16x32_PVT_0P77V_0C.lib]" 
[05/01 23:47:13     18s] create_library_set -name PVT_0P77V_0C.hold_set -timing /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/SRAM2RW16x32_PVT_0P77V_0C.lib
[05/01 23:47:13     18s] @file(mmmc.tcl) 6: create_library_set -name PVT_0P77V_0C.hold_set -timing [list /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_FF.lib /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/SRAM2RW16x32_PVT_0P77V_0C.lib]
[05/01 23:47:13     18s] @file(mmmc.tcl) 7: puts "create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets [list PVT_0P63V_100C.setup_set]" 
[05/01 23:47:13     18s] create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets PVT_0P63V_100C.setup_set
[05/01 23:47:13     18s] @file(mmmc.tcl) 8: create_timing_condition -name PVT_0P63V_100C.setup_cond -library_sets [list PVT_0P63V_100C.setup_set]
[05/01 23:47:13     18s] @file(mmmc.tcl) 9: puts "create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets [list PVT_0P77V_0C.hold_set]" 
[05/01 23:47:13     18s] create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets PVT_0P77V_0C.hold_set
[05/01 23:47:13     18s] @file(mmmc.tcl) 10: create_timing_condition -name PVT_0P77V_0C.hold_cond -library_sets [list PVT_0P77V_0C.hold_set]
[05/01 23:47:13     18s] @file(mmmc.tcl) 11: puts "create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06" 
[05/01 23:47:13     18s] create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
[05/01 23:47:13     18s] @file(mmmc.tcl) 12: create_rc_corner -name PVT_0P63V_100C.setup_rc -temperature 100.0 -qrc_tech /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
[05/01 23:47:13     18s] @file(mmmc.tcl) 13: puts "create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06" 
[05/01 23:47:13     18s] create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
[05/01 23:47:13     18s] @file(mmmc.tcl) 14: create_rc_corner -name PVT_0P77V_0C.hold_rc -temperature 0.0 -qrc_tech /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
[05/01 23:47:13     18s] @file(mmmc.tcl) 15: puts "create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc" 
[05/01 23:47:13     18s] create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc
[05/01 23:47:13     18s] @file(mmmc.tcl) 16: create_delay_corner -name PVT_0P63V_100C.setup_delay -timing_condition PVT_0P63V_100C.setup_cond -rc_corner PVT_0P63V_100C.setup_rc
[05/01 23:47:13     18s] @file(mmmc.tcl) 17: puts "create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc" 
[05/01 23:47:13     18s] create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc
[05/01 23:47:13     18s] @file(mmmc.tcl) 18: create_delay_corner -name PVT_0P77V_0C.hold_delay -timing_condition PVT_0P77V_0C.hold_cond -rc_corner PVT_0P77V_0C.hold_rc
[05/01 23:47:13     18s] @file(mmmc.tcl) 19: puts "create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode" 
[05/01 23:47:13     18s] create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode
[05/01 23:47:13     18s] @file(mmmc.tcl) 20: create_analysis_view -name PVT_0P63V_100C.setup_view -delay_corner PVT_0P63V_100C.setup_delay -constraint_mode my_constraint_mode
[05/01 23:47:13     18s] @file(mmmc.tcl) 21: puts "create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode" 
[05/01 23:47:13     18s] create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode
[05/01 23:47:13     18s] @file(mmmc.tcl) 22: create_analysis_view -name PVT_0P77V_0C.hold_view -delay_corner PVT_0P77V_0C.hold_delay -constraint_mode my_constraint_mode
[05/01 23:47:13     18s] @file(mmmc.tcl) 23: puts "set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view }" 
[05/01 23:47:13     18s] set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view }
[05/01 23:47:13     18s] @file(mmmc.tcl) 24: set_analysis_view -setup { PVT_0P63V_100C.setup_view } -hold { PVT_0P77V_0C.hold_view }
[05/01 23:47:13     18s] #@ End verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/mmmc.tcl
[05/01 23:47:13     18s] Starting library reading in 'Multi-threaded flow' (with '12' threads)
[05/01 23:47:13     18s] 
[05/01 23:47:13     18s] Threads Configured:12
[05/01 23:47:15     38s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib.
[05/01 23:47:15     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x2_ASAP7_75t_R' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
[05/01 23:47:15     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x4_ASAP7_75t_R' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
[05/01 23:47:15     38s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x6_ASAP7_75t_R' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib)
[05/01 23:47:15     38s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib, Line 11230)
[05/01 23:47:15     38s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_SS.lib, Line 14483)
[05/01 23:47:15     38s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_RVT_SS_170906.
[05/01 23:47:15     39s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib.
[05/01 23:47:15     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x2_ASAP7_75t_L' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib)
[05/01 23:47:15     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x4_ASAP7_75t_L' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib)
[05/01 23:47:15     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x6_ASAP7_75t_L' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib)
[05/01 23:47:15     39s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib, Line 11230)
[05/01 23:47:15     39s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_SS.lib, Line 14483)
[05/01 23:47:15     39s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_LVT_SS_170906.
[05/01 23:47:15     39s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib.
[05/01 23:47:15     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x2_ASAP7_75t_SL' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib)
[05/01 23:47:15     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x4_ASAP7_75t_SL' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib)
[05/01 23:47:15     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x6_ASAP7_75t_SL' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib)
[05/01 23:47:15     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3x1_ASAP7_75t_SL' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib)
[05/01 23:47:15     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3x2_ASAP7_75t_SL' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib)
[05/01 23:47:15     39s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib, Line 14483)
[05/01 23:47:15     39s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_SS.lib, Line 11230)
[05/01 23:47:15     39s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[05/01 23:47:15     39s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_SLVT_SS_170906.
[05/01 23:47:15     39s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib.
[05/01 23:47:15     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x2_ASAP7_75t_SRAM' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib)
[05/01 23:47:15     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x4_ASAP7_75t_SRAM' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib)
[05/01 23:47:15     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2x6_ASAP7_75t_SRAM' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib)
[05/01 23:47:15     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3x1_ASAP7_75t_SRAM' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib)
[05/01 23:47:15     39s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND3x2_ASAP7_75t_SRAM' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib)
[05/01 23:47:15     39s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib, Line 11230)
[05/01 23:47:15     39s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_SS.lib, Line 14483)
[05/01 23:47:15     39s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_SRAM_SS_170906.
[05/01 23:47:15     43s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_SS.lib.
[05/01 23:47:15     43s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'A2O1A1Ixp33_ASAP7_75t_R' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_SS.lib)
[05/01 23:47:15     43s] Read 42 cells in library asap7sc7p5t_22b_AO_RVT_SS_170906.
[05/01 23:47:15     44s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_SS.lib.
[05/01 23:47:15     44s] Read 42 cells in library asap7sc7p5t_22b_AO_LVT_SS_170906.
[05/01 23:47:15     44s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_SS.lib.
[05/01 23:47:15     44s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'A2O1A1Ixp33_ASAP7_75t_SL' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_SS.lib)
[05/01 23:47:15     44s] Read 42 cells in library asap7sc7p5t_22b_AO_SLVT_SS_170906.
[05/01 23:47:15     44s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_SS.lib.
[05/01 23:47:15     44s] Read 42 cells in library asap7sc7p5t_22b_AO_SRAM_SS_170906.
[05/01 23:47:15     44s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_SS.lib.
[05/01 23:47:15     44s] Read 34 cells in library asap7sc7p5t_22b_OA_RVT_SS_170906.
[05/01 23:47:15     44s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_SS.lib.
[05/01 23:47:15     44s] Read 34 cells in library asap7sc7p5t_22b_OA_LVT_SS_170906.
[05/01 23:47:15     44s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_SS.lib.
[05/01 23:47:15     44s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'O2A1O1Ixp33_ASAP7_75t_SL' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_SS.lib)
[05/01 23:47:15     44s] Read 34 cells in library asap7sc7p5t_22b_OA_SLVT_SS_170906.
[05/01 23:47:15     44s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_SS.lib.
[05/01 23:47:15     44s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'O2A1O1Ixp33_ASAP7_75t_SRAM' is not defined in the library. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_SS.lib)
[05/01 23:47:15     44s] Read 34 cells in library asap7sc7p5t_22b_OA_SRAM_SS_170906.
[05/01 23:47:15     44s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_SS.lib.
[05/01 23:47:15     44s] Read 26 cells in library asap7sc7p5t_22b_SEQ_RVT_SS_170906.
[05/01 23:47:15     44s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_SS.lib.
[05/01 23:47:15     44s] Read 26 cells in library asap7sc7p5t_22b_SEQ_LVT_SS_170906.
[05/01 23:47:15     44s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_SS.lib.
[05/01 23:47:15     44s] Read 26 cells in library asap7sc7p5t_22b_SEQ_SLVT_SS_170906.
[05/01 23:47:15     44s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_SS.lib.
[05/01 23:47:15     44s] Read 26 cells in library asap7sc7p5t_22b_SEQ_SRAM_SS_170906.
[05/01 23:47:15     44s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_SS.lib.
[05/01 23:47:15     44s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_RVT_SS_170906.
[05/01 23:47:15     44s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_SS.lib.
[05/01 23:47:15     44s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_LVT_SS_170906.
[05/01 23:47:15     44s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_SS.lib.
[05/01 23:47:15     44s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_SLVT_SS_170906.
[05/01 23:47:15     44s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_SS.lib.
[05/01 23:47:15     44s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_SRAM_SS_170906.
[05/01 23:47:15     44s] Reading PVT_0P63V_100C.setup_set timing library /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib.
[05/01 23:47:15     44s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib, Line 1)
[05/01 23:47:15     44s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib, Line 1)
[05/01 23:47:15     44s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib, Line 1)
[05/01 23:47:15     44s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib, Line 1)
[05/01 23:47:15     44s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib, Line 1)
[05/01 23:47:15     44s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib, Line 1)
[05/01 23:47:15     44s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib, Line 1)
[05/01 23:47:15     44s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P63V_100C.lib, Line 1)
[05/01 23:47:15     44s] Read 1 cells in library SRAM2RW16x32_PVT_0P63V_100C.
[05/01 23:47:16     45s] Library reading multithread flow ended. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_SS.lib)
[05/01 23:47:16     45s] Starting library reading in 'Multi-threaded flow' (with '12' threads)
[05/01 23:47:16     45s] 
[05/01 23:47:16     45s] Threads Configured:12
[05/01 23:47:17     65s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib.
[05/01 23:47:17     65s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib, Line 11230)
[05/01 23:47:17     65s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_RVT_FF.lib, Line 14483)
[05/01 23:47:17     65s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_RVT_FF_170906.
[05/01 23:47:17     65s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib.
[05/01 23:47:17     65s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib, Line 11230)
[05/01 23:47:17     65s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_LVT_FF.lib, Line 14483)
[05/01 23:47:17     65s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_LVT_FF_170906.
[05/01 23:47:17     67s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib.
[05/01 23:47:17     67s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib, Line 14483)
[05/01 23:47:17     67s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SLVT_FF.lib, Line 11230)
[05/01 23:47:17     67s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_SLVT_FF_170906.
[05/01 23:47:17     67s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib.
[05/01 23:47:17     67s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib, Line 11230)
[05/01 23:47:17     67s] **WARN: (TECHLIB-1277):	The attribute 'input_signal_level' has been defined for output pin 'CON'. 'input_signal_level' cannot be defined at this level and is being ignored. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SIMPLE_SRAM_FF.lib, Line 14483)
[05/01 23:47:17     67s] Read 56 cells in library asap7sc7p5t_22b_SIMPLE_SRAM_FF_170906.
[05/01 23:47:18     72s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_RVT_FF.lib.
[05/01 23:47:18     72s] Read 42 cells in library asap7sc7p5t_22b_AO_RVT_FF_170906.
[05/01 23:47:18     72s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_LVT_FF.lib.
[05/01 23:47:18     72s] Read 42 cells in library asap7sc7p5t_22b_AO_LVT_FF_170906.
[05/01 23:47:18     72s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SLVT_FF.lib.
[05/01 23:47:18     72s] Read 42 cells in library asap7sc7p5t_22b_AO_SLVT_FF_170906.
[05/01 23:47:18     77s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_FF.lib.
[05/01 23:47:18     77s] Read 42 cells in library asap7sc7p5t_22b_AO_SRAM_FF_170906.
[05/01 23:47:18     77s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_RVT_FF.lib.
[05/01 23:47:18     77s] Read 34 cells in library asap7sc7p5t_22b_OA_RVT_FF_170906.
[05/01 23:47:18     77s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_LVT_FF.lib.
[05/01 23:47:18     77s] Read 34 cells in library asap7sc7p5t_22b_OA_LVT_FF_170906.
[05/01 23:47:18     77s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SLVT_FF.lib.
[05/01 23:47:18     77s] Read 34 cells in library asap7sc7p5t_22b_OA_SLVT_FF_170906.
[05/01 23:47:18     77s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_OA_SRAM_FF.lib.
[05/01 23:47:18     77s] Read 34 cells in library asap7sc7p5t_22b_OA_SRAM_FF_170906.
[05/01 23:47:18     77s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_RVT_FF.lib.
[05/01 23:47:18     77s] Read 26 cells in library asap7sc7p5t_22b_SEQ_RVT_FF_170906.
[05/01 23:47:18     77s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_LVT_FF.lib.
[05/01 23:47:18     77s] Read 26 cells in library asap7sc7p5t_22b_SEQ_LVT_FF_170906.
[05/01 23:47:18     77s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SLVT_FF.lib.
[05/01 23:47:18     77s] Read 26 cells in library asap7sc7p5t_22b_SEQ_SLVT_FF_170906.
[05/01 23:47:18     77s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_SEQ_SRAM_FF.lib.
[05/01 23:47:18     77s] Read 26 cells in library asap7sc7p5t_22b_SEQ_SRAM_FF_170906.
[05/01 23:47:18     77s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_RVT_FF.lib.
[05/01 23:47:18     77s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_RVT_FF_170906.
[05/01 23:47:18     77s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_LVT_FF.lib.
[05/01 23:47:18     77s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_LVT_FF_170906.
[05/01 23:47:18     77s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SLVT_FF.lib.
[05/01 23:47:18     77s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_SLVT_FF_170906.
[05/01 23:47:18     77s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_INVBUF_SRAM_FF.lib.
[05/01 23:47:18     77s] Read 27 cells in library asap7sc7p5t_22b_INVBUF_SRAM_FF_170906.
[05/01 23:47:18     77s] Reading PVT_0P77V_0C.hold_set timing library /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib.
[05/01 23:47:18     77s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib, Line 1)
[05/01 23:47:18     77s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib, Line 1)
[05/01 23:47:18     77s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib, Line 1)
[05/01 23:47:18     77s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib, Line 1)
[05/01 23:47:18     77s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib, Line 1)
[05/01 23:47:18     77s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib, Line 1)
[05/01 23:47:18     77s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib, Line 1)
[05/01 23:47:18     77s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /scratch/cs199-ccz/ee241bS20/hammer/src/hammer-vlsi/technology/asap7/sram_compiler/memories/lib/SRAM2RW16x32_lib/SRAM2RW16x32_PVT_0P77V_0C.lib, Line 1)
[05/01 23:47:18     77s] Read 1 cells in library SRAM2RW16x32_PVT_0P77V_0C.
[05/01 23:47:19     78s] Library reading multithread flow ended. (File /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/lib/asap7sc7p5t_24_AO_SRAM_FF.lib)
[05/01 23:47:19     79s] @file(par.tcl) 15: puts "read_netlist { /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.v } -top clb_tile" 
[05/01 23:47:19     79s] read_netlist { /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.v } -top clb_tile
[05/01 23:47:19     79s] @file(par.tcl) 16: read_netlist { /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.v } -top clb_tile
[05/01 23:47:19     79s] #% Begin Load netlist data ... (date=05/01 23:47:19, mem=448.3M)
[05/01 23:47:19     79s] *** Begin netlist parsing (mem=727.6M) ***
[05/01 23:47:19     79s] Created 741 new cells from 42 timing libraries.
[05/01 23:47:19     79s] Reading netlist ...
[05/01 23:47:19     79s] Backslashed names will retain backslash and a trailing blank character.
[05/01 23:47:19     79s] Reading verilog netlist '/scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.v'
[05/01 23:47:19     79s] 
[05/01 23:47:19     79s] *** Memory Usage v#1 (Current mem = 727.629M, initial mem = 259.492M) ***
[05/01 23:47:19     79s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=727.6M) ***
[05/01 23:47:19     79s] #% End Load netlist data ... (date=05/01 23:47:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=471.7M, current mem=471.7M)
[05/01 23:47:19     79s] Set top cell to clb_tile.
[05/01 23:47:21     81s] Hooked 1482 DB cells to tlib cells.
[05/01 23:47:21     81s] Starting recursive module instantiation check.
[05/01 23:47:21     81s] No recursion found.
[05/01 23:47:21     81s] Building hierarchical netlist for Cell clb_tile ...
[05/01 23:47:22     81s] *** Netlist is unique.
[05/01 23:47:22     81s] Set DBUPerIGU to techSite coreSite width 864.
[05/01 23:47:22     81s] Setting Std. cell height to 4320 DBU (smallest netlist inst).
[05/01 23:47:22     81s] ** info: there are 1694 modules.
[05/01 23:47:22     81s] ** info: there are 6778 stdCell insts.
[05/01 23:47:22     81s] 
[05/01 23:47:22     81s] *** Memory Usage v#1 (Current mem = 794.543M, initial mem = 259.492M) ***
[05/01 23:47:22     81s] @file(par.tcl) 17: puts "init_design" 
[05/01 23:47:22     81s] init_design
[05/01 23:47:22     81s] @file(par.tcl) 18: init_design
[05/01 23:47:22     81s] Set Default Net Delay as 1000 ps.
[05/01 23:47:22     81s] Set Default Net Load as 0.5 pF. 
[05/01 23:47:22     81s] Set Default Input Pin Transition as 0.1 ps.
[05/01 23:47:22     81s] **ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
[05/01 23:47:22     81s] Type 'man IMPTS-17' for more detail.
[05/01 23:47:22     81s] **WARN: (EMS-27):	Message (IMPTS-17) has exceeded the current message display limit of 1.
[05/01 23:47:22     81s] To increase the message display limit, refer to the product command reference manual.
[05/01 23:47:22     81s] Extraction setup Started 
[05/01 23:47:22     81s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[05/01 23:47:22     81s] Process node set using 'set_design_mode' is less than or equal to 32nm, for which captable file(s) would be ignored as preRoute extraction would instead use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[05/01 23:47:23     83s] Generating auto layer map file.
[05/01 23:47:24     83s] Importing multi-corner technology file(s) for preRoute extraction...
[05/01 23:47:24     83s] /scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06
[05/01 23:47:25     84s] Generating auto layer map file.
[05/01 23:47:28     88s] Completed (cpu: 0:00:06.1 real: 0:00:06.0)
[05/01 23:47:28     88s] Set Shrink Factor to 1.00000
[05/01 23:47:28     88s] Summary of Active RC-Corners : 
[05/01 23:47:28     88s]  
[05/01 23:47:28     88s]  Analysis View: PVT_0P63V_100C.setup_view
[05/01 23:47:28     88s]     RC-Corner Name        : PVT_0P63V_100C.setup_rc
[05/01 23:47:28     88s]     RC-Corner Index       : 0
[05/01 23:47:28     88s]     RC-Corner Temperature : 100 Celsius
[05/01 23:47:28     88s]     RC-Corner Cap Table   : ''
[05/01 23:47:28     88s]     RC-Corner PreRoute Res Factor         : 1
[05/01 23:47:28     88s]     RC-Corner PreRoute Cap Factor         : 1
[05/01 23:47:28     88s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/01 23:47:28     88s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/01 23:47:28     88s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/01 23:47:28     88s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/01 23:47:28     88s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/01 23:47:28     88s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/01 23:47:28     88s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/01 23:47:28     88s]     RC-Corner Technology file: '/scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06'
[05/01 23:47:28     88s]  
[05/01 23:47:28     88s]  Analysis View: PVT_0P77V_0C.hold_view
[05/01 23:47:28     88s]     RC-Corner Name        : PVT_0P77V_0C.hold_rc
[05/01 23:47:28     88s]     RC-Corner Index       : 1
[05/01 23:47:28     88s]     RC-Corner Temperature : 0 Celsius
[05/01 23:47:28     88s]     RC-Corner Cap Table   : ''
[05/01 23:47:28     88s]     RC-Corner PreRoute Res Factor         : 1
[05/01 23:47:28     88s]     RC-Corner PreRoute Cap Factor         : 1
[05/01 23:47:28     88s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[05/01 23:47:28     88s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[05/01 23:47:28     88s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[05/01 23:47:28     88s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[05/01 23:47:28     88s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[05/01 23:47:28     88s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[05/01 23:47:28     88s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[05/01 23:47:28     88s] Technology file '/scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06' associated with first view 'PVT_0P63V_100C.setup_view' will be used as the primary corner for the multi-corner extraction.
[05/01 23:47:28     88s]     RC-Corner Technology file: '/scratch/cs199-ccz/ee241bS20/build/tech-asap7-cache/extracted/ASAP7_PDKandLIB.tar/ASAP7_PDKandLIB_v1p5/asap7libs_24.tar.bz2/asap7libs_24/qrc/qrcTechFile_typ03_scaled4xV06'
[05/01 23:47:28     88s] Updating RC grid for preRoute extraction ...
[05/01 23:47:28     88s] Initializing multi-corner resistance tables ...
[05/01 23:47:28     88s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[05/01 23:47:28     88s] *Info: initialize multi-corner CTS.
[05/01 23:47:31     88s] Reading timing constraints file '/scratch/cs199-ccz/ee241bS20/build/par-rundir/clock_constraints_fragment.sdc' ...
[05/01 23:47:31     88s] Current (total cpu=0:01:29, real=0:00:38.0, peak res=1683.6M, current mem=827.6M)
[05/01 23:47:31     88s] INFO (CTE): Constraints read successfully.
[05/01 23:47:31     88s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=842.6M, current mem=842.6M)
[05/01 23:47:31     88s] Current (total cpu=0:01:29, real=0:00:38.0, peak res=1683.6M, current mem=842.6M)
[05/01 23:47:31     88s] Reading timing constraints file '/scratch/cs199-ccz/ee241bS20/build/par-rundir/pin_constraints_fragment.sdc' ...
[05/01 23:47:31     88s] Current (total cpu=0:01:29, real=0:00:38.0, peak res=1683.6M, current mem=842.6M)
[05/01 23:47:31     88s] INFO (CTE): Constraints read successfully.
[05/01 23:47:31     89s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=843.0M, current mem=843.0M)
[05/01 23:47:31     89s] Current (total cpu=0:01:29, real=0:00:38.0, peak res=1683.6M, current mem=843.0M)
[05/01 23:47:31     89s] Reading timing constraints file '/scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc' ...
[05/01 23:47:31     89s] Current (total cpu=0:01:29, real=0:00:38.0, peak res=1683.6M, current mem=843.0M)
[05/01 23:47:31     89s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc, Line 9).
[05/01 23:47:31     89s] 
[05/01 23:47:31     89s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc, Line 10).
[05/01 23:47:31     89s] 
[05/01 23:47:31     89s] clb_tile
[05/01 23:47:31     89s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc, Line 15).
[05/01 23:47:31     89s] 
[05/01 23:47:31     89s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc, Line 15).
[05/01 23:47:31     89s] 
[05/01 23:47:31     89s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'cfg_clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc, Line 16).
[05/01 23:47:31     89s] 
[05/01 23:47:31     89s] **WARN: (TCLCMD-958):	Previously defined source objects for clock 'cfg_clk' have been overwritten. To avoid overwrite, ensure that all source objects are passed to the 'create_clock' command at once. (File /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc, Line 16).
[05/01 23:47:31     89s] 
[05/01 23:47:31     89s] INFO (CTE): Reading of timing constraints file /scratch/cs199-ccz/ee241bS20/build/syn-rundir/clb_tile.mapped.sdc completed, with 6 WARNING
[05/01 23:47:31     89s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=844.2M, current mem=844.2M)
[05/01 23:47:31     89s] Current (total cpu=0:01:29, real=0:00:38.0, peak res=1683.6M, current mem=844.2M)
[05/01 23:47:31     89s] **WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
[05/01 23:47:31     89s] Creating Cell Server ...(0, 1, 1, 1)
[05/01 23:47:32     89s] Summary for sequential cells identification: 
[05/01 23:47:32     89s]   Identified SBFF number: 68
[05/01 23:47:32     89s]   Identified MBFF number: 0
[05/01 23:47:32     89s]   Identified SB Latch number: 0
[05/01 23:47:32     89s]   Identified MB Latch number: 0
[05/01 23:47:32     89s]   Not identified SBFF number: 0
[05/01 23:47:32     89s]   Not identified MBFF number: 0
[05/01 23:47:32     89s]   Not identified SB Latch number: 0
[05/01 23:47:32     89s]   Not identified MB Latch number: 0
[05/01 23:47:32     89s]   Number of sequential cells which are not FFs: 36
[05/01 23:47:32     89s] Total number of combinational cells: 636
[05/01 23:47:32     89s] Total number of sequential cells: 104
[05/01 23:47:32     89s] Total number of tristate cells: 0
[05/01 23:47:32     89s] Total number of level shifter cells: 0
[05/01 23:47:32     89s] Total number of power gating cells: 0
[05/01 23:47:32     89s] Total number of isolation cells: 0
[05/01 23:47:32     89s] Total number of power switch cells: 0
[05/01 23:47:32     89s] Total number of pulse generator cells: 0
[05/01 23:47:32     89s] Total number of always on buffers: 0
[05/01 23:47:32     89s] Total number of retention cells: 0
[05/01 23:47:32     89s] List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
[05/01 23:47:32     89s] Total number of usable buffers: 53
[05/01 23:47:32     89s] List of unusable buffers:
[05/01 23:47:32     89s] Total number of unusable buffers: 0
[05/01 23:47:32     89s] List of usable inverters: INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[05/01 23:47:32     89s] Total number of usable inverters: 44
[05/01 23:47:32     89s] List of unusable inverters:
[05/01 23:47:32     89s] Total number of unusable inverters: 0
[05/01 23:47:32     89s] List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L[05/01 23:47:32     89s] Creating Cell Server, finished. 
[05/01 23:47:32     89s] 
 HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[05/01 23:47:32     89s] Total number of identified usable delay cells: 11
[05/01 23:47:32     89s] List of identified unusable delay cells:
[05/01 23:47:32     89s] Total number of identified unusable delay cells: 0
[05/01 23:47:32     89s] Deleting Cell Server ...
[05/01 23:47:32     89s] @file(par.tcl) 19: puts "read_power_intent -cpf /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_spec.cpf" 
[05/01 23:47:32     89s] read_power_intent -cpf /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_spec.cpf
[05/01 23:47:32     89s] @file(par.tcl) 20: read_power_intent -cpf /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_spec.cpf
[05/01 23:47:32     89s] Loading CPF file /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_spec.cpf ...
[05/01 23:47:32     89s] INFO: processed 12 CPF commands in 12 lines from file /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_spec.cpf, with 0 errors
[05/01 23:47:32     89s] Checking CPF file ...
[05/01 23:47:32     89s] INFO: The CPF has only one domain defined.
[05/01 23:47:32     89s] Domain-based global connection will be applied to top cell. Other domain-related CPF commands will be ignored.
[05/01 23:47:32     89s] @file(par.tcl) 21: puts "commit_power_intent" 
[05/01 23:47:32     89s] commit_power_intent
[05/01 23:47:32     89s] @file(par.tcl) 22: commit_power_intent
[05/01 23:47:32     89s] CPF_RUNTIME: clean_up_msv: cpu=0:00:00.00 real=0:00:00.00
[05/01 23:47:32     89s] CPF_RUNTIME: commit_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[05/01 23:47:32     89s] CPF_RUNTIME: switchable_pg_nets: cpu=0:00:00.00 real=0:00:00.00
[05/01 23:47:32     89s] CPF_RUNTIME: virtual_ports: cpu=0:00:00.00 real=0:00:00.00
[05/01 23:47:32     89s] **WARN: (IMPCPF-980):	Power domain AO is not bound to any library. Power domain library binding is through 'update_delay_corner -power_domain' in the MMMC file viewDefinition.tcl. Please make sure that 'update_delay_corner -power_domain AO' is specified for each delay corner in the MMMC file.
[05/01 23:47:32     89s] CPF_RUNTIME: commit_power_domain: cpu=0:00:00.08 real=0:00:00.00
[05/01 23:47:32     89s] CPF_RUNTIME: assignSNetVoltages: cpu=0:00:00.06 real=0:00:00.00
[05/01 23:47:32     89s] CPF_RUNTIME: define_low_power_cells: cpu=0:00:00.01 real=0:00:00.00
[05/01 23:47:32     89s] CPF_RUNTIME: freeTimingGraph: cpu=0:00:00.12 real=0:00:00.00
[05/01 23:47:32     89s] **ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
[05/01 23:47:32     89s] Type 'man IMPTS-17' for more detail.
[05/01 23:47:32     89s] **WARN: (EMS-27):	Message (IMPTS-17) has exceeded the current message display limit of 1.
[05/01 23:47:32     89s] To increase the message display limit, refer to the product command reference manual.
[05/01 23:47:32     89s] Current (total cpu=0:01:30, real=0:00:39.0, peak res=1683.6M, current mem=880.5M)
[05/01 23:47:32     89s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=888.3M, current mem=888.3M)
[05/01 23:47:32     89s] Current (total cpu=0:01:30, real=0:00:39.0, peak res=1683.6M, current mem=888.3M)
[05/01 23:47:32     89s] Current (total cpu=0:01:30, real=0:00:39.0, peak res=1683.6M, current mem=888.3M)
[05/01 23:47:32     89s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=888.6M, current mem=888.6M)
[05/01 23:47:32     89s] Current (total cpu=0:01:30, real=0:00:39.0, peak res=1683.6M, current mem=888.6M)
[05/01 23:47:32     89s] Current (total cpu=0:01:30, real=0:00:39.0, peak res=1683.6M, current mem=888.6M)
[05/01 23:47:32     89s] clb_tile
[05/01 23:47:32     90s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=889.0M, current mem=889.0M)
[05/01 23:47:32     90s] Current (total cpu=0:01:30, real=0:00:39.0, peak res=1683.6M, current mem=889.0M)
[05/01 23:47:32     90s] CPF_RUNTIME: buildTimingGraph: cpu=0:00:00.43 real=0:00:00.00
[05/01 23:47:32     90s] CPF_RUNTIME: commit_retention: cpu=0:00:00.00 real=0:00:00.00
[05/01 23:47:32     90s] CPF_RUNTIME: applyDefaultGncRules: cpu=0:00:00.00 real=0:00:00.00
[05/01 23:47:32     90s] CPF_RUNTIME: commit_global_connect: cpu=0:00:00.03 real=0:00:00.00
[05/01 23:47:32     90s] CPF_RUNTIME: replaceWithAlwaysOnBuffer: cpu=0:00:00.01 real=0:00:00.00
[05/01 23:47:32     90s] CPF_RUNTIME: commit_iso: cpu=0:00:00.00 real=0:00:00.00
[05/01 23:47:32     90s] CPF_RUNTIME: commitEnbConn: cpu=0:00:00.00 real=0:00:00.00
[05/01 23:47:32     90s] CPF_RUNTIME: commit_shifter: cpu=0:00:00.00 real=0:00:00.00
[05/01 23:47:32     90s] CPF_RUNTIME: commit_pso: cpu=0:00:00.00 real=0:00:00.00
[05/01 23:47:32     90s] Creating Cell Server ...(0, 1, 1, 1)
[05/01 23:47:33     90s] Summary for sequential cells identification: 
[05/01 23:47:33     90s]   Identified SBFF number: 68
[05/01 23:47:33     90s]   Identified MBFF number: 0
[05/01 23:47:33     90s]   Identified SB Latch number: 0
[05/01 23:47:33     90s]   Identified MB Latch number: 0
[05/01 23:47:33     90s]   Not identified SBFF number: 0
[05/01 23:47:33     90s]   Not identified MBFF number: 0
[05/01 23:47:33     90s]   Not identified SB Latch number: 0
[05/01 23:47:33     90s]   Not identified MB Latch number: 0
[05/01 23:47:33     90s]   Number of sequential cells which are not FFs: 36
[05/01 23:47:33     90s] Total number of combinational cells: 636
[05/01 23:47:33     90s] Total number of sequential cells: 104
[05/01 23:47:33     90s] Total number of tristate cells: 0
[05/01 23:47:33     90s] Total number of level shifter cells: 0
[05/01 23:47:33     90s] Total number of power gating cells: 0
[05/01 23:47:33     90s] Total number of isolation cells: 0
[05/01 23:47:33     90s] Total number of power switch cells: 0
[05/01 23:47:33     90s] Total number of pulse generator cells: 0
[05/01 23:47:33     90s] Total number of always on buffers: 0
[05/01 23:47:33     90s] Total number of retention cells: 0
[05/01 23:47:33     90s] List of usable buffers: BUFx10_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SRAM BUFx2_ASAP7_75t_SRAM BUFx3_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL BUFx2_ASAP7_75t_SL BUFx3_ASAP7_75t_SL BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx6f_ASAP7_75t_SL BUFx8_ASAP7_75t_SL HB1xp67_ASAP7_75t_SL HB2xp67_ASAP7_75t_SL HB3xp67_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx12_ASAP7_75t_L BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_L BUFx24_ASAP7_75t_L BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_L BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_L HB1xp67_ASAP7_75t_L HB2xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_R HB1xp67_ASAP7_75t_R HB2xp67_ASAP7_75t_R
[05/01 23:47:33     90s] Total number of usable buffers: 53
[05/01 23:47:33     90s] List of unusable buffers:
[05/01 23:47:33     90s] Total number of unusable buffers: 0
[05/01 23:47:33     90s] List of usable inverters: INVx11_ASAP7_75t_SRAM INVx13_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVx2_ASAP7_75t_SRAM INVx3_ASAP7_75t_SRAM INVx4_ASAP7_75t_SRAM INVx5_ASAP7_75t_SRAM INVx6_ASAP7_75t_SRAM INVx8_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx13_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVx2_ASAP7_75t_SL INVx3_ASAP7_75t_SL INVx4_ASAP7_75t_SL INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx8_ASAP7_75t_SL INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_L INVx3_ASAP7_75t_L INVx4_ASAP7_75t_L INVx5_ASAP7_75t_L INVx6_ASAP7_75t_L INVx8_ASAP7_75t_L INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_R INVx3_ASAP7_75t_R INVx4_ASAP7_75t_R INVx5_ASAP7_75t_R INVx6_ASAP7_75t_R INVx8_ASAP7_75t_R INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R
[05/01 23:47:33     90s] Total number of usable inverters: 44
[05/01 23:47:33     90s] List of unusable inverters:
[05/01 23:47:33     90s] Total number of unusable inverters: 0
[05/01 23:47:33     90s] List of identified usable delay cells: BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM BUFx8_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL[05/01 23:47:33     90s] Creating Cell Server, finished. 
[05/01 23:47:33     90s] 
 HB4xp67_ASAP7_75t_L HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_R
[05/01 23:47:33     90s] Total number of identified usable delay cells: 11
[05/01 23:47:33     90s] List of identified unusable delay cells:
[05/01 23:47:33     90s] Total number of identified unusable delay cells: 0
[05/01 23:47:33     90s] Deleting Cell Server ...
[05/01 23:47:33     90s] -noImplicitRules false                     # bool, default=false, private
[05/01 23:47:33     90s] No isolation cell in libraries.
[05/01 23:47:33     90s] No level shifter cell in libraries.
[05/01 23:47:33     90s] @file(par.tcl) 23: puts "set_db design_flow_effort standard" 
[05/01 23:47:33     90s] set_db design_flow_effort standard
[05/01 23:47:33     90s] @file(par.tcl) 24: set_db design_flow_effort standard
[05/01 23:47:33     90s] 
[05/01 23:47:33     90s] @file(par.tcl) 26: puts "set_dont_use \[get_db lib_cells */AO*\]"
[05/01 23:47:33     90s] set_dont_use [get_db lib_cells */AO*]
[05/01 23:47:33     90s] @file(par.tcl) 27: if { [get_db lib_cells */AO*] ne "" } {
[05/01 23:47:33     90s]     set_dont_use [get_db lib_cells */AO*]
[05/01 23:47:33     90s] } else {
[05/01 23:47:33     90s]     puts "WARNING: cell */AO* was not found for set_dont_use"
[05/01 23:47:33     90s] }
[05/01 23:47:33     90s] @file(par.tcl) 34: puts "set_dont_use \[get_db lib_cells */OA*\]"
[05/01 23:47:33     90s] set_dont_use [get_db lib_cells */OA*]
[05/01 23:47:33     90s] @file(par.tcl) 35: if { [get_db lib_cells */OA*] ne "" } {
[05/01 23:47:33     90s]     set_dont_use [get_db lib_cells */OA*]
[05/01 23:47:33     90s] } else {
[05/01 23:47:33     90s]     puts "WARNING: cell */OA* was not found for set_dont_use"
[05/01 23:47:33     90s] }
[05/01 23:47:33     90s] @file(par.tcl) 42: puts "set_dont_use \[get_db lib_cells */A2O1*\]"
[05/01 23:47:33     90s] set_dont_use [get_db lib_cells */A2O1*]
[05/01 23:47:33     90s] @file(par.tcl) 43: if { [get_db lib_cells */A2O1*] ne "" } {
[05/01 23:47:33     90s]     set_dont_use [get_db lib_cells */A2O1*]
[05/01 23:47:33     90s] } else {
[05/01 23:47:33     90s]     puts "WARNING: cell */A2O1* was not found for set_dont_use"
[05/01 23:47:33     90s] }
[05/01 23:47:33     90s] @file(par.tcl) 50: set_db route_design_bottom_routing_layer 2
[05/01 23:47:33     90s] @file(par.tcl) 51: set_db route_design_top_routing_layer 7
[05/01 23:47:33     90s] @file(par.tcl) 53: puts "write_db pre_floorplan_design" 
[05/01 23:47:33     90s] write_db pre_floorplan_design
[05/01 23:47:33     90s] @file(par.tcl) 54: write_db pre_floorplan_design
[05/01 23:47:33     90s] #% Begin write_db save design ... (date=05/01 23:47:33, mem=890.0M)
[05/01 23:47:33     90s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/01 23:47:33     90s] % Begin Save ccopt configuration ... (date=05/01 23:47:33, mem=890.3M)
[05/01 23:47:33     90s] % End Save ccopt configuration ... (date=05/01 23:47:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=891.2M, current mem=891.2M)
[05/01 23:47:33     90s] % Begin Save netlist data ... (date=05/01 23:47:33, mem=891.2M)
[05/01 23:47:33     90s] Writing Binary DB to pre_floorplan_design.tmp/clb_tile.v.bin in multi-threaded mode...
[05/01 23:47:33     90s] % End Save netlist data ... (date=05/01 23:47:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=892.4M, current mem=892.4M)
[05/01 23:47:33     90s] Saving symbol-table file in separate thread ...
[05/01 23:47:33     90s] Saving congestion map file in separate thread ...
[05/01 23:47:33     90s] Saving congestion map file pre_floorplan_design.tmp/clb_tile.route.congmap.gz ...
[05/01 23:47:33     90s] % Begin Save AAE data ... (date=05/01 23:47:33, mem=893.4M)
[05/01 23:47:33     90s] Saving AAE Data ...
[05/01 23:47:33     90s] % End Save AAE data ... (date=05/01 23:47:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=893.4M, current mem=893.4M)
[05/01 23:47:33     90s] % Begin Save clock tree data ... (date=05/01 23:47:33, mem=893.5M)
[05/01 23:47:33     90s] 2020/05/01 23:47:33 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:33     90s] 2020/05/01 23:47:33 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:33     90s] 2020/05/01 23:47:33 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:33     90s] 2020/05/01 23:47:33 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:33     90s] % End Save clock tree data ... (date=05/01 23:47:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=893.5M, current mem=893.5M)
[05/01 23:47:33     90s] Saving preference file pre_floorplan_design.tmp/gui.pref.tcl ...
[05/01 23:47:33     90s] Saving mode setting ...
[05/01 23:47:33     90s] Saving root attributes to be loaded post write_db ...
[05/01 23:47:33     91s] Saving global file ...
[05/01 23:47:33     91s] Saving root attributes to be loaded previous write_db ...
[05/01 23:47:34     91s] 2020/05/01 23:47:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:34     91s] 2020/05/01 23:47:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:34     91s] Saving Drc markers ...
[05/01 23:47:34     91s] ... No Drc file written since there is no markers found.
[05/01 23:47:34     91s] % Begin Save routing data ... (date=05/01 23:47:34, mem=894.7M)
[05/01 23:47:34     91s] Saving route file ...
[05/01 23:47:34     91s] 2020/05/01 23:47:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:34     91s] 2020/05/01 23:47:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:34     91s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1051.2M) ***
[05/01 23:47:34     91s] % End Save routing data ... (date=05/01 23:47:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=895.8M, current mem=895.8M)
[05/01 23:47:34     91s] Saving floorplan file in separate thread ...
[05/01 23:47:34     91s] Saving PG Conn file in separate thread ...
[05/01 23:47:34     91s] Saving placement file in separate thread ...
[05/01 23:47:34     91s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/01 23:47:34     91s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1059.2M) ***
[05/01 23:47:34     91s] 2020/05/01 23:47:34 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:34     91s] 2020/05/01 23:47:34 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:34     91s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:47:34     91s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:47:34     91s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:47:34     91s] Saving property file pre_floorplan_design.tmp/clb_tile.prop
[05/01 23:47:34     91s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1059.2M) ***
[05/01 23:47:34     91s] % Begin Save power constraints data ... (date=05/01 23:47:34, mem=898.2M)
[05/01 23:47:34     91s] % End Save power constraints data ... (date=05/01 23:47:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=898.3M, current mem=898.3M)
[05/01 23:47:34     91s] Saving preRoute extracted patterns in file 'pre_floorplan_design.tmp/clb_tile.techData.gz' ...
[05/01 23:47:34     91s] Saving preRoute extraction data in directory 'extraction' ...
[05/01 23:47:34     91s] Saving CPF database ...
[05/01 23:47:34     91s] *** End saving CPF database: cpu=0:00:00.02 real=0:00:00.00 ***
[05/01 23:47:36     91s] Generated self-contained design pre_floorplan_design.tmp
[05/01 23:47:36     91s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/01 23:47:36     91s] #% End write_db save design ... (date=05/01 23:47:36, total cpu=0:00:01.5, real=0:00:03.0, peak res=899.9M, current mem=899.9M)
[05/01 23:47:36     91s] *** Message Summary: 0 warning(s), 0 error(s)
[05/01 23:47:36     91s] 
[05/01 23:47:36     91s] @file(par.tcl) 55: puts "ln -sfn pre_floorplan_design latest" 
[05/01 23:47:36     91s] ln -sfn pre_floorplan_design latest
[05/01 23:47:36     91s] @file(par.tcl) 56: ln -sfn pre_floorplan_design latest
[05/01 23:47:36     91s] @file(par.tcl) 57: puts "source -echo -verbose /scratch/cs199-ccz/ee241bS20/build/par-rundir/floorplan.tcl" 
[05/01 23:47:36     91s] source -echo -verbose /scratch/cs199-ccz/ee241bS20/build/par-rundir/floorplan.tcl
[05/01 23:47:36     91s] @file(par.tcl) 58: source -echo -verbose /scratch/cs199-ccz/ee241bS20/build/par-rundir/floorplan.tcl
[05/01 23:47:36     91s] #@ Begin verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/floorplan.tcl
[05/01 23:47:36     91s] @file(floorplan.tcl) 1: create_floorplan -core_margins_by die -flip f -die_size_by_io_height max -site coreSite -die_size { 500 500 0 0 0 0 }
[05/01 23:47:36     91s] Adjusting die size togrid(PlacementGrid): width :499.968 height : 499.968
[05/01 23:47:36     91s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[05/01 23:47:36     91s] #@ End verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/floorplan.tcl
[05/01 23:47:36     91s] @file(par.tcl) 59: puts "write_db pre_place_bumps" 
[05/01 23:47:36     91s] write_db pre_place_bumps
[05/01 23:47:36     91s] @file(par.tcl) 60: write_db pre_place_bumps
[05/01 23:47:36     92s] #% Begin write_db save design ... (date=05/01 23:47:36, mem=900.2M)
[05/01 23:47:36     92s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/01 23:47:36     92s] % Begin Save ccopt configuration ... (date=05/01 23:47:36, mem=900.2M)
[05/01 23:47:36     92s] % End Save ccopt configuration ... (date=05/01 23:47:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=900.2M, current mem=900.2M)
[05/01 23:47:36     92s] % Begin Save netlist data ... (date=05/01 23:47:36, mem=900.2M)
[05/01 23:47:36     92s] Writing Binary DB to pre_place_bumps.tmp/clb_tile.v.bin in multi-threaded mode...
[05/01 23:47:36     92s] % End Save netlist data ... (date=05/01 23:47:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=901.2M, current mem=901.2M)
[05/01 23:47:36     92s] Saving symbol-table file in separate thread ...
[05/01 23:47:36     92s] Saving congestion map file in separate thread ...
[05/01 23:47:36     92s] Saving congestion map file pre_place_bumps.tmp/clb_tile.route.congmap.gz ...
[05/01 23:47:36     92s] % Begin Save AAE data ... (date=05/01 23:47:36, mem=901.3M)
[05/01 23:47:36     92s] Saving AAE Data ...
[05/01 23:47:36     92s] % End Save AAE data ... (date=05/01 23:47:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=901.3M, current mem=901.3M)
[05/01 23:47:36     92s] 2020/05/01 23:47:36 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:36     92s] 2020/05/01 23:47:36 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:36     92s] 2020/05/01 23:47:36 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:36     92s] 2020/05/01 23:47:36 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:36     92s] % Begin Save clock tree data ... (date=05/01 23:47:36, mem=901.3M)
[05/01 23:47:36     92s] % End Save clock tree data ... (date=05/01 23:47:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=901.3M, current mem=901.3M)
[05/01 23:47:36     92s] Saving preference file pre_place_bumps.tmp/gui.pref.tcl ...
[05/01 23:47:36     92s] Saving mode setting ...
[05/01 23:47:36     92s] Saving root attributes to be loaded post write_db ...
[05/01 23:47:36     92s] Saving global file ...
[05/01 23:47:36     92s] Saving root attributes to be loaded previous write_db ...
[05/01 23:47:36     92s] 2020/05/01 23:47:36 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:36     92s] 2020/05/01 23:47:36 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:37     92s] Saving Drc markers ...
[05/01 23:47:37     92s] ... No Drc file written since there is no markers found.
[05/01 23:47:37     92s] % Begin Save routing data ... (date=05/01 23:47:37, mem=901.5M)
[05/01 23:47:37     92s] Saving route file ...
[05/01 23:47:37     92s] 2020/05/01 23:47:37 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:37     92s] 2020/05/01 23:47:37 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:37     92s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1089.5M) ***
[05/01 23:47:37     92s] % End Save routing data ... (date=05/01 23:47:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=902.5M, current mem=902.5M)
[05/01 23:47:37     92s] Saving floorplan file in separate thread ...
[05/01 23:47:37     92s] Saving PG Conn file in separate thread ...
[05/01 23:47:37     92s] Saving placement file in separate thread ...
[05/01 23:47:37     92s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/01 23:47:37     92s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1097.5M) ***
[05/01 23:47:37     92s] 2020/05/01 23:47:37 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:37     92s] 2020/05/01 23:47:37 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:37     92s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:47:37     92s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:47:37     92s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:47:37     92s] Saving property file pre_place_bumps.tmp/clb_tile.prop
[05/01 23:47:37     92s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1097.5M) ***
[05/01 23:47:37     92s] % Begin Save power constraints data ... (date=05/01 23:47:37, mem=903.7M)
[05/01 23:47:37     92s] % End Save power constraints data ... (date=05/01 23:47:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=903.7M, current mem=903.7M)
[05/01 23:47:37     92s] Saving preRoute extracted patterns in file 'pre_place_bumps.tmp/clb_tile.techData.gz' ...
[05/01 23:47:37     92s] Saving preRoute extraction data in directory 'extraction' ...
[05/01 23:47:37     92s] Saving CPF database ...
[05/01 23:47:37     92s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/01 23:47:39     93s] Generated self-contained design pre_place_bumps.tmp
[05/01 23:47:39     93s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/01 23:47:39     93s] #% End write_db save design ... (date=05/01 23:47:39, total cpu=0:00:01.4, real=0:00:03.0, peak res=903.8M, current mem=903.8M)
[05/01 23:47:39     93s] *** Message Summary: 0 warning(s), 0 error(s)
[05/01 23:47:39     93s] 
[05/01 23:47:39     93s] @file(par.tcl) 61: puts "ln -sfn pre_place_bumps latest" 
[05/01 23:47:39     93s] ln -sfn pre_place_bumps latest
[05/01 23:47:39     93s] @file(par.tcl) 62: ln -sfn pre_place_bumps latest
[05/01 23:47:39     93s] @file(par.tcl) 63: puts "write_db pre_place_tap_cells" 
[05/01 23:47:39     93s] write_db pre_place_tap_cells
[05/01 23:47:39     93s] @file(par.tcl) 64: write_db pre_place_tap_cells
[05/01 23:47:39     93s] #% Begin write_db save design ... (date=05/01 23:47:39, mem=903.8M)
[05/01 23:47:39     93s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/01 23:47:39     93s] % Begin Save ccopt configuration ... (date=05/01 23:47:39, mem=903.8M)
[05/01 23:47:39     93s] % End Save ccopt configuration ... (date=05/01 23:47:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=903.8M, current mem=903.8M)
[05/01 23:47:39     93s] % Begin Save netlist data ... (date=05/01 23:47:39, mem=903.8M)
[05/01 23:47:39     93s] Writing Binary DB to pre_place_tap_cells.tmp/clb_tile.v.bin in multi-threaded mode...
[05/01 23:47:39     93s] % End Save netlist data ... (date=05/01 23:47:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=905.1M, current mem=905.1M)
[05/01 23:47:39     93s] Saving symbol-table file in separate thread ...
[05/01 23:47:39     93s] Saving congestion map file in separate thread ...
[05/01 23:47:39     93s] Saving congestion map file pre_place_tap_cells.tmp/clb_tile.route.congmap.gz ...
[05/01 23:47:39     93s] % Begin Save AAE data ... (date=05/01 23:47:39, mem=905.1M)
[05/01 23:47:39     93s] Saving AAE Data ...
[05/01 23:47:39     93s] % End Save AAE data ... (date=05/01 23:47:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=905.1M, current mem=905.1M)
[05/01 23:47:39     93s] 2020/05/01 23:47:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:39     93s] 2020/05/01 23:47:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:39     93s] 2020/05/01 23:47:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:39     93s] 2020/05/01 23:47:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:39     93s] % Begin Save clock tree data ... (date=05/01 23:47:39, mem=905.1M)
[05/01 23:47:39     93s] % End Save clock tree data ... (date=05/01 23:47:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=905.1M, current mem=905.1M)
[05/01 23:47:39     93s] Saving preference file pre_place_tap_cells.tmp/gui.pref.tcl ...
[05/01 23:47:39     93s] Saving mode setting ...
[05/01 23:47:39     93s] Saving root attributes to be loaded post write_db ...
[05/01 23:47:39     93s] Saving global file ...
[05/01 23:47:39     93s] Saving root attributes to be loaded previous write_db ...
[05/01 23:47:39     94s] 2020/05/01 23:47:39 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:39     94s] 2020/05/01 23:47:39 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:39     94s] Saving Drc markers ...
[05/01 23:47:39     94s] ... No Drc file written since there is no markers found.
[05/01 23:47:39     94s] % Begin Save routing data ... (date=05/01 23:47:39, mem=905.3M)
[05/01 23:47:39     94s] Saving route file ...
[05/01 23:47:40     94s] 2020/05/01 23:47:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:40     94s] 2020/05/01 23:47:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:40     94s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1127.6M) ***
[05/01 23:47:40     94s] % End Save routing data ... (date=05/01 23:47:40, total cpu=0:00:00.0, real=0:00:01.0, peak res=906.2M, current mem=906.2M)
[05/01 23:47:40     94s] Saving floorplan file in separate thread ...
[05/01 23:47:40     94s] Saving PG Conn file in separate thread ...
[05/01 23:47:40     94s] Saving placement file in separate thread ...
[05/01 23:47:40     94s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/01 23:47:40     94s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1135.6M) ***
[05/01 23:47:40     94s] 2020/05/01 23:47:40 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:40     94s] 2020/05/01 23:47:40 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:40     94s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:47:40     94s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:47:40     94s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:47:40     94s] Saving property file pre_place_tap_cells.tmp/clb_tile.prop
[05/01 23:47:40     94s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1135.6M) ***
[05/01 23:47:40     94s] % Begin Save power constraints data ... (date=05/01 23:47:40, mem=906.9M)
[05/01 23:47:40     94s] % End Save power constraints data ... (date=05/01 23:47:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=906.9M, current mem=906.9M)
[05/01 23:47:40     94s] Saving preRoute extracted patterns in file 'pre_place_tap_cells.tmp/clb_tile.techData.gz' ...
[05/01 23:47:40     94s] Saving preRoute extraction data in directory 'extraction' ...
[05/01 23:47:40     94s] Saving CPF database ...
[05/01 23:47:40     94s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/01 23:47:41     94s] Generated self-contained design pre_place_tap_cells.tmp
[05/01 23:47:41     94s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/01 23:47:41     94s] #% End write_db save design ... (date=05/01 23:47:41, total cpu=0:00:01.4, real=0:00:02.0, peak res=906.9M, current mem=906.6M)
[05/01 23:47:41     94s] *** Message Summary: 0 warning(s), 0 error(s)
[05/01 23:47:41     94s] 
[05/01 23:47:41     94s] @file(par.tcl) 65: puts "ln -sfn pre_place_tap_cells latest" 
[05/01 23:47:41     94s] ln -sfn pre_place_tap_cells latest
[05/01 23:47:41     94s] @file(par.tcl) 66: ln -sfn pre_place_tap_cells latest
[05/01 23:47:41     94s] @file(par.tcl) 67: set_db add_well_taps_cell TAPCELL_ASAP7_75t_L
[05/01 23:47:41     94s] @file(par.tcl) 68: add_well_taps -cell_interval 50 -in_row_offset 10.564
[05/01 23:47:41     94s] OPERPROF: Starting DPlace-Init at level 1, MEM:1088.5M
[05/01 23:47:41     94s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/01 23:47:41     94s] OPERPROF:   Starting FgcInit at level 2, MEM:1088.5M
[05/01 23:47:41     94s] **ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
[05/01 23:47:41     94s] Type 'man IMPTS-17' for more detail.
[05/01 23:47:41     94s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/01 23:47:41     94s] #WARNING (NRFL-369) Ignoring MINIMUMCUT rules with number of cuts less than 2.
[05/01 23:47:42     95s] #WARNING (NRDB-407) pitch for LAYER Pad is defined too small, reset to 1280
[05/01 23:47:42     95s] #WARNING (NRDB-733) PIN A in CELL_VIEW BUFx16f_ASAP7_75t_SRAM does not have physical port.
[05/01 23:47:42     95s] #WARNING (NRDB-733) PIN A in CELL_VIEW BUFx16f_ASAP7_75t_SL does not have physical port.
[05/01 23:47:42     95s] #WARNING (NRDB-733) PIN A in CELL_VIEW BUFx16f_ASAP7_75t_L does not have physical port.
[05/01 23:47:42     95s] #WARNING (NRDB-733) PIN A in CELL_VIEW BUFx16f_ASAP7_75t_R does not have physical port.
[05/01 23:47:42     95s] OPERPROF:   Finished FgcInit at level 2, CPU:0.360, REAL:0.296, MEM:1090.5M
[05/01 23:47:42     95s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1092.5M
[05/01 23:47:42     95s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1092.5M
[05/01 23:47:42     95s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1092.5M
[05/01 23:47:42     95s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1092.5M
[05/01 23:47:42     95s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1092.5M
[05/01 23:47:42     95s] Core basic site is coreSite
[05/01 23:47:42     95s] **WARN: (IMPSP-362):	Site 'coreSite' has one std.Cell height, so ignoring its X-symmetry.
[05/01 23:47:42     95s] Type 'man IMPSP-362' for more detail.
[05/01 23:47:42     95s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1093.5M
[05/01 23:47:42     95s] SiteArray: one-level site array dimensions = 462 x 2314
[05/01 23:47:42     95s] SiteArray: use 4,276,272 bytes
[05/01 23:47:42     95s] SiteArray: current memory after site array memory allocatiion 1097.5M
[05/01 23:47:42     95s] SiteArray: FP blocked sites are writable
[05/01 23:47:42     95s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1097.5M
[05/01 23:47:42     95s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1097.5M
[05/01 23:47:42     95s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1097.5M
[05/01 23:47:42     95s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.020, REAL:0.017, MEM:1097.5M
[05/01 23:47:42     95s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1097.5M
[05/01 23:47:42     95s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1097.5M
[05/01 23:47:42     95s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1097.5M
[05/01 23:47:42     95s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1097.5M
[05/01 23:47:42     95s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.020, REAL:0.024, MEM:1097.5M
[05/01 23:47:42     95s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1097.5M
[05/01 23:47:42     95s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1097.5M
[05/01 23:47:42     95s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1097.5M
[05/01 23:47:42     95s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1097.5M
[05/01 23:47:42     95s] Estimated cell power/ground rail width = 0.135 um
[05/01 23:47:42     95s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/01 23:47:42     95s] Mark StBox On SiteArr starts
[05/01 23:47:42     95s] Mark StBox On SiteArr ends
[05/01 23:47:42     95s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.000, REAL:0.038, MEM:1097.5M
[05/01 23:47:42     95s] spiAuditVddOnBottomForRows for llg="default" starts
[05/01 23:47:42     95s] spiAuditVddOnBottomForRows ends
[05/01 23:47:42     95s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.010, REAL:0.045, MEM:1106.5M
[05/01 23:47:42     95s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1115.5M
[05/01 23:47:42     95s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.002, MEM:1115.5M
[05/01 23:47:42     95s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.100, REAL:0.127, MEM:1115.5M
[05/01 23:47:42     95s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1115.5M
[05/01 23:47:42     95s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1115.5M
[05/01 23:47:42     95s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1115.5M
[05/01 23:47:42     95s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.003, MEM:1115.5M
[05/01 23:47:42     95s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1115.5M
[05/01 23:47:42     95s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.000, REAL:0.000, MEM:1115.5M
[05/01 23:47:42     95s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.130, REAL:0.160, MEM:1115.5M
[05/01 23:47:42     95s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.130, REAL:0.161, MEM:1115.5M
[05/01 23:47:42     95s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1115.5M
[05/01 23:47:42     95s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1115.5M
[05/01 23:47:42     95s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:01.0, mem=1115.5MB).
[05/01 23:47:42     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.510, REAL:0.485, MEM:1115.5M
[05/01 23:47:42     95s] **WARN: (IMPSP-5134):	Setting cellInterval to 49.896 (microns) as a multiple of cell TAPCELL_ASAP7_75t_L's techSite 'coreSite' width of 0.216 microns
[05/01 23:47:42     95s] Type 'man IMPSP-5134' for more detail.
[05/01 23:47:42     95s] **WARN: (IMPSP-5134):	Setting inRowOffset to 10.368 (microns) as a multiple of cell TAPCELL_ASAP7_75t_L's techSite 'coreSite' width of 0.216 microns
[05/01 23:47:42     95s] Type 'man IMPSP-5134' for more detail.
[05/01 23:47:42     95s] For 5082 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/01 23:47:42     95s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1119.5M
[05/01 23:47:42     95s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.003, MEM:1119.5M
[05/01 23:47:42     95s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1119.5M
[05/01 23:47:42     95s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1119.5M
[05/01 23:47:42     95s] Inserted 5082 well-taps <TAPCELL_ASAP7_75t_L> cells (prefix WELLTAP_AO).
[05/01 23:47:42     95s] @file(par.tcl) 69: puts "write_db pre_power_straps" 
[05/01 23:47:42     95s] write_db pre_power_straps
[05/01 23:47:42     95s] @file(par.tcl) 70: write_db pre_power_straps
[05/01 23:47:42     95s] #% Begin write_db save design ... (date=05/01 23:47:42, mem=955.3M)
[05/01 23:47:42     95s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/01 23:47:42     95s] % Begin Save ccopt configuration ... (date=05/01 23:47:42, mem=955.3M)
[05/01 23:47:42     95s] % End Save ccopt configuration ... (date=05/01 23:47:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=955.3M, current mem=955.3M)
[05/01 23:47:42     95s] % Begin Save netlist data ... (date=05/01 23:47:42, mem=955.3M)
[05/01 23:47:42     95s] Writing Binary DB to pre_power_straps.tmp/clb_tile.v.bin in multi-threaded mode...
[05/01 23:47:42     95s] % End Save netlist data ... (date=05/01 23:47:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=955.3M, current mem=952.3M)
[05/01 23:47:42     95s] Saving symbol-table file in separate thread ...
[05/01 23:47:42     95s] Saving congestion map file in separate thread ...
[05/01 23:47:42     95s] Saving congestion map file pre_power_straps.tmp/clb_tile.route.congmap.gz ...
[05/01 23:47:42     95s] % Begin Save AAE data ... (date=05/01 23:47:42, mem=952.8M)
[05/01 23:47:42     95s] Saving AAE Data ...
[05/01 23:47:42     95s] % End Save AAE data ... (date=05/01 23:47:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=952.8M, current mem=952.8M)
[05/01 23:47:42     95s] % Begin Save clock tree data ... (date=05/01 23:47:42, mem=952.8M)
[05/01 23:47:42     95s] 2020/05/01 23:47:42 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:42     95s] 2020/05/01 23:47:42 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:42     95s] % End Save clock tree data ... (date=05/01 23:47:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=952.9M, current mem=952.9M)
[05/01 23:47:42     95s] Saving preference file pre_power_straps.tmp/gui.pref.tcl ...
[05/01 23:47:42     95s] Saving mode setting ...
[05/01 23:47:42     95s] Saving root attributes to be loaded post write_db ...
[05/01 23:47:42     95s] 2020/05/01 23:47:42 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:42     95s] 2020/05/01 23:47:42 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:43     96s] Saving global file ...
[05/01 23:47:43     96s] Saving root attributes to be loaded previous write_db ...
[05/01 23:47:43     96s] 2020/05/01 23:47:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:43     96s] 2020/05/01 23:47:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:43     96s] Saving Drc markers ...
[05/01 23:47:43     96s] ... No Drc file written since there is no markers found.
[05/01 23:47:43     96s] % Begin Save routing data ... (date=05/01 23:47:43, mem=952.9M)
[05/01 23:47:43     96s] Saving route file ...
[05/01 23:47:43     96s] 2020/05/01 23:47:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:43     96s] 2020/05/01 23:47:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:43     96s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1151.6M) ***
[05/01 23:47:43     96s] % End Save routing data ... (date=05/01 23:47:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=953.9M, current mem=953.9M)
[05/01 23:47:43     96s] Saving floorplan file in separate thread ...
[05/01 23:47:43     96s] Saving PG Conn file in separate thread ...
[05/01 23:47:43     96s] Saving placement file in separate thread ...
[05/01 23:47:43     96s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/01 23:47:43     96s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1159.6M) ***
[05/01 23:47:43     96s] 2020/05/01 23:47:43 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:43     96s] 2020/05/01 23:47:43 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:43     96s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:47:43     96s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:47:43     96s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:47:43     96s] Saving property file pre_power_straps.tmp/clb_tile.prop
[05/01 23:47:43     96s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1159.6M) ***
[05/01 23:47:43     96s] % Begin Save power constraints data ... (date=05/01 23:47:43, mem=954.6M)
[05/01 23:47:43     96s] % End Save power constraints data ... (date=05/01 23:47:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=954.6M, current mem=954.6M)
[05/01 23:47:43     96s] Saving preRoute extracted patterns in file 'pre_power_straps.tmp/clb_tile.techData.gz' ...
[05/01 23:47:43     96s] Saving preRoute extraction data in directory 'extraction' ...
[05/01 23:47:43     96s] Saving CPF database ...
[05/01 23:47:43     96s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[05/01 23:47:45     96s] Generated self-contained design pre_power_straps.tmp
[05/01 23:47:45     96s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/01 23:47:45     96s] #% End write_db save design ... (date=05/01 23:47:45, total cpu=0:00:01.4, real=0:00:03.0, peak res=955.3M, current mem=951.5M)
[05/01 23:47:45     96s] *** Message Summary: 0 warning(s), 0 error(s)
[05/01 23:47:45     96s] 
[05/01 23:47:45     96s] @file(par.tcl) 71: puts "ln -sfn pre_power_straps latest" 
[05/01 23:47:45     96s] ln -sfn pre_power_straps latest
[05/01 23:47:45     96s] @file(par.tcl) 72: ln -sfn pre_power_straps latest
[05/01 23:47:45     96s] @file(par.tcl) 73: puts "source -echo -verbose /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_straps.tcl" 
[05/01 23:47:45     96s] source -echo -verbose /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_straps.tcl
[05/01 23:47:45     96s] @file(par.tcl) 74: source -echo -verbose /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_straps.tcl
[05/01 23:47:45     96s] #@ Begin verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_straps.tcl
[05/01 23:47:45     96s] @file(power_straps.tcl) 3: reset_db -category add_stripes
[05/01 23:47:45     96s] @file(power_straps.tcl) 4: set_db add_stripes_stacked_via_bottom_layer M1
[05/01 23:47:45     96s] @file(power_straps.tcl) 5: set_db add_stripes_stacked_via_top_layer M1
[05/01 23:47:45     96s] @file(power_straps.tcl) 6: set_db add_stripes_spacing_from_block 2.000
[05/01 23:47:45     96s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/01 23:47:45     96s] @file(power_straps.tcl) 7: add_stripes -pin_layer M1 -layer M1 -over_pins 1 -master "{TAPCELL*}" -block_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M1 -pad_core_ring_bottom_layer_limit M1 -pad_core_ring_top_layer_limit M1 -direction horizontal -width pin_width -nets { VSS VDD }
[05/01 23:47:45     96s] #% Begin add_stripes (date=05/01 23:47:45, mem=951.6M)
[05/01 23:47:45     96s] set_db generate_special_vai_use_fgc 1 is set by default for this design under 20nm node. 
[05/01 23:47:45     96s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/01 23:47:45     96s] Setting -use_cce to 1. ViaGen will call CCE to colorize via and may re-colorize surrounding vias to resolve color conflict within the local range.
[05/01 23:47:45     96s] set_db generate_special_via_use_cce 1 is set by default for this design of 12nm node or under. 
[05/01 23:47:45     96s] Setting generate_special_via_opt_cross_via to 1. ViaGen will try to generate vias with the minimum enclosure.
[05/01 23:47:45     96s] set_db generate_special_via_optimize_cross_via true is set by default for this design of 12nm node or under. 
[05/01 23:47:45     96s] Setting generate_special_via_disable_via_merge to 1. ViaGen disables via merging with the via created earlier.
[05/01 23:47:45     96s] set_db generate_special_via_disable_via_merging true is set by default for this design of 12nm node or under. 
[05/01 23:47:45     96s] Setting generate_special_via_keep_existing_via to 1. ViaGen will keep the existing vias.
[05/01 23:47:45     96s] set_db generate_special_via_keep_existing_via 1 is set by default for this design of 12nm node or under. 
[05/01 23:47:45     96s] set_db add_stripes_preventive_color_opt false is set by default for this design of 12nm node or under. 
[05/01 23:47:45     96s] set_db add_stripes_area_based_stripe true is set by default for this design of 12nm node or under. 
[05/01 23:47:45     96s] 
[05/01 23:47:45     96s] initialize fgc environment ... done
[05/01 23:47:45     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_1' was increased to (10.368 -0.036) (10.800 1.116) because pins or obstructions were outside the original block boundary.
[05/01 23:47:45     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_2' was increased to (60.264 -0.036) (60.696 1.116) because pins or obstructions were outside the original block boundary.
[05/01 23:47:45     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_3' was increased to (110.160 -0.036) (110.592 1.116) because pins or obstructions were outside the original block boundary.
[05/01 23:47:45     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4' was increased to (160.056 -0.036) (160.488 1.116) because pins or obstructions were outside the original block boundary.
[05/01 23:47:45     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_5' was increased to (209.952 -0.036) (210.384 1.116) because pins or obstructions were outside the original block boundary.
[05/01 23:47:45     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_6' was increased to (259.848 -0.036) (260.280 1.116) because pins or obstructions were outside the original block boundary.
[05/01 23:47:45     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_7' was increased to (309.744 -0.036) (310.176 1.116) because pins or obstructions were outside the original block boundary.
[05/01 23:47:45     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_8' was increased to (359.640 -0.036) (360.072 1.116) because pins or obstructions were outside the original block boundary.
[05/01 23:47:45     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_9' was increased to (409.536 -0.036) (409.968 1.116) because pins or obstructions were outside the original block boundary.
[05/01 23:47:45     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_10' was increased to (459.432 -0.036) (459.864 1.116) because pins or obstructions were outside the original block boundary.
[05/01 23:47:45     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_11' was increased to (499.392 -0.036) (499.824 1.116) because pins or obstructions were outside the original block boundary.
[05/01 23:47:45     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_12' was increased to (10.368 1.044) (10.800 2.196) because pins or obstructions were outside the original block boundary.
[05/01 23:47:45     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_13' was increased to (60.264 1.044) (60.696 2.196) because pins or obstructions were outside the original block boundary.
[05/01 23:47:45     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_14' was increased to (110.160 1.044) (110.592 2.196) because pins or obstructions were outside the original block boundary.
[05/01 23:47:45     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_15' was increased to (160.056 1.044) (160.488 2.196) because pins or obstructions were outside the original block boundary.
[05/01 23:47:45     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_16' was increased to (209.952 1.044) (210.384 2.196) because pins or obstructions were outside the original block boundary.
[05/01 23:47:45     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_17' was increased to (259.848 1.044) (260.280 2.196) because pins or obstructions were outside the original block boundary.
[05/01 23:47:45     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_18' was increased to (309.744 1.044) (310.176 2.196) because pins or obstructions were outside the original block boundary.
[05/01 23:47:45     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_19' was increased to (359.640 1.044) (360.072 2.196) because pins or obstructions were outside the original block boundary.
[05/01 23:47:45     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_20' was increased to (409.536 1.044) (409.968 2.196) because pins or obstructions were outside the original block boundary.
[05/01 23:47:45     97s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[05/01 23:47:45     97s] To increase the message display limit, refer to the product command reference manual.
[05/01 23:47:45     97s] Starting stripe generation ...
[05/01 23:47:45     97s] Non-Default Mode Option Settings :
[05/01 23:47:45     97s]   -spacing_from_block  2.00 
[05/01 23:47:45     97s]   -use_exact_spacing  1
[05/01 23:47:45     97s]   -preventive_color_opt false
[05/01 23:47:45     97s]   -use_fgc true
[05/01 23:47:45     97s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/01 23:47:45     97s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[05/01 23:47:46     97s] Stripe generation is complete.
[05/01 23:47:46     97s] add_stripes created 463 wires.
[05/01 23:47:46     97s] ViaGen created 0 via, deleted 0 via to avoid violation.
[05/01 23:47:46     97s] +--------+----------------+----------------+
[05/01 23:47:46     97s] |  Layer |     Created    |     Deleted    |
[05/01 23:47:46     97s] +--------+----------------+----------------+
[05/01 23:47:46     97s] |   M1   |       463      |       NA       |
[05/01 23:47:46     97s] +--------+----------------+----------------+
[05/01 23:47:46     97s] #% End add_stripes (date=05/01 23:47:46, total cpu=0:00:00.6, real=0:00:01.0, peak res=971.1M, current mem=971.1M)
[05/01 23:47:46     97s] @file(power_straps.tcl) 11: reset_db -category add_stripes
[05/01 23:47:46     97s] @file(power_straps.tcl) 12: set_db add_stripes_stacked_via_top_layer M3
[05/01 23:47:46     97s] @file(power_straps.tcl) 13: set_db add_stripes_stacked_via_bottom_layer M1
[05/01 23:47:46     97s] @file(power_straps.tcl) 14: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/01 23:47:46     97s] The power planner will set stripe antenna targets to stripe.
[05/01 23:47:46     97s] @file(power_straps.tcl) 15: set_db add_stripes_spacing_from_block 2.000
[05/01 23:47:46     97s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/01 23:47:46     97s] @file(power_straps.tcl) 16: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M3 -block_ring_top_layer_limit M1 -direction vertical -layer M3 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M1 -set_to_set_distance 43.200 -spacing 0.216 -switch_layer_over_obs 0 -width 0.936 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 1.548]
[05/01 23:47:46     97s] #% Begin add_stripes (date=05/01 23:47:46, mem=971.1M)
[05/01 23:47:46     97s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/01 23:47:46     97s] 
[05/01 23:47:46     97s] **WARN: (IMPPP-2030):	Layer M3 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/01 23:47:46     97s] initialize fgc environment ... done
[05/01 23:47:46     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4950' was increased to (499.392 484.884) (499.824 486.036) because pins or obstructions were outside the original block boundary.
[05/01 23:47:46     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4939' was increased to (499.392 483.804) (499.824 484.956) because pins or obstructions were outside the original block boundary.
[05/01 23:47:46     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4928' was increased to (499.392 482.724) (499.824 483.876) because pins or obstructions were outside the original block boundary.
[05/01 23:47:46     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4917' was increased to (499.392 481.644) (499.824 482.796) because pins or obstructions were outside the original block boundary.
[05/01 23:47:46     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4906' was increased to (499.392 480.564) (499.824 481.716) because pins or obstructions were outside the original block boundary.
[05/01 23:47:46     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4895' was increased to (499.392 479.484) (499.824 480.636) because pins or obstructions were outside the original block boundary.
[05/01 23:47:46     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4884' was increased to (499.392 478.404) (499.824 479.556) because pins or obstructions were outside the original block boundary.
[05/01 23:47:46     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4873' was increased to (499.392 477.324) (499.824 478.476) because pins or obstructions were outside the original block boundary.
[05/01 23:47:46     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4862' was increased to (499.392 476.244) (499.824 477.396) because pins or obstructions were outside the original block boundary.
[05/01 23:47:46     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4851' was increased to (499.392 475.164) (499.824 476.316) because pins or obstructions were outside the original block boundary.
[05/01 23:47:46     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4840' was increased to (499.392 474.084) (499.824 475.236) because pins or obstructions were outside the original block boundary.
[05/01 23:47:46     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4829' was increased to (499.392 473.004) (499.824 474.156) because pins or obstructions were outside the original block boundary.
[05/01 23:47:46     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4818' was increased to (499.392 471.924) (499.824 473.076) because pins or obstructions were outside the original block boundary.
[05/01 23:47:46     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4807' was increased to (499.392 470.844) (499.824 471.996) because pins or obstructions were outside the original block boundary.
[05/01 23:47:46     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4796' was increased to (499.392 469.764) (499.824 470.916) because pins or obstructions were outside the original block boundary.
[05/01 23:47:46     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4961' was increased to (499.392 485.964) (499.824 487.116) because pins or obstructions were outside the original block boundary.
[05/01 23:47:46     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4972' was increased to (499.392 487.044) (499.824 488.196) because pins or obstructions were outside the original block boundary.
[05/01 23:47:46     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4983' was increased to (499.392 488.124) (499.824 489.276) because pins or obstructions were outside the original block boundary.
[05/01 23:47:46     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_4994' was increased to (499.392 489.204) (499.824 490.356) because pins or obstructions were outside the original block boundary.
[05/01 23:47:46     97s] **WARN: (IMPPP-133):	The block boundary of instance 'WELLTAP_AO_5005' was increased to (499.392 490.284) (499.824 491.436) because pins or obstructions were outside the original block boundary.
[05/01 23:47:46     97s] **WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
[05/01 23:47:46     97s] To increase the message display limit, refer to the product command reference manual.
[05/01 23:47:46     97s] Starting stripe generation ...
[05/01 23:47:46     97s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:46     97s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:46     97s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:46     97s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:46     97s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:46     97s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:46     97s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:46     97s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:46     97s] Non-Default Mode Option Settings :
[05/01 23:47:46     97s]   -spacing_from_block  2.00 
[05/01 23:47:46     97s]   -trim_antenna_back_to_shape   stripe
[05/01 23:47:46     97s]   -trim_antenna_max_distance  0.00
[05/01 23:47:46     97s]   -use_exact_spacing  1
[05/01 23:47:46     97s]   -preventive_color_opt false
[05/01 23:47:46     97s]   -use_fgc true
[05/01 23:47:46     97s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/01 23:47:46     97s] Multi-CPU acceleration using 4 CPU(s).
[05/01 23:47:46     97s] *** Stripes and vias are being generated (current mem: 1143.562)***
[05/01 23:47:46     97s]   Generate VSS stripes and vias
[05/01 23:47:46     97s]     Completing 10% (cpu time: 0:00:00.1, peak mem: 1143.562M)
[05/01 23:47:46     97s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     97s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     97s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     97s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     97s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     97s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     97s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     97s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     97s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     97s]   VSS stripes and vias are completed(total cpu time: 0:00:00.1, peak mem: 1143.562M)
[05/01 23:47:46     97s]   Generate VDD stripes and vias
[05/01 23:47:46     97s]     Completing 10% (cpu time: 0:00:00.1, peak mem: 1143.562M)
[05/01 23:47:46     97s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     97s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     97s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     97s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     97s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     97s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     97s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     97s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     97s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     97s]   VDD stripes and vias are completed(total cpu time: 0:00:00.1, peak mem: 1143.562M)
[05/01 23:47:46     97s] Stripe generation is complete.
[05/01 23:47:46     97s] add_stripes created 24 wires.
[05/01 23:47:46     97s] ViaGen created 11112 vias, deleted 0 via to avoid violation.
[05/01 23:47:46     97s] +--------+----------------+----------------+
[05/01 23:47:46     97s] |  Layer |     Created    |     Deleted    |
[05/01 23:47:46     97s] +--------+----------------+----------------+
[05/01 23:47:46     97s] |   V1   |      5556      |        0       |
[05/01 23:47:46     97s] |   V2   |      5556      |        0       |
[05/01 23:47:46     97s] |   M3   |       24       |       NA       |
[05/01 23:47:46     97s] +--------+----------------+----------------+
[05/01 23:47:46     98s] #% End add_stripes (date=05/01 23:47:46, total cpu=0:00:00.4, real=0:00:00.0, peak res=971.1M, current mem=963.3M)
[05/01 23:47:46     98s] @file(power_straps.tcl) 20: reset_db -category add_stripes
[05/01 23:47:46     98s] @file(power_straps.tcl) 21: set_db add_stripes_stacked_via_top_layer M4
[05/01 23:47:46     98s] @file(power_straps.tcl) 22: set_db add_stripes_stacked_via_bottom_layer M3
[05/01 23:47:46     98s] @file(power_straps.tcl) 23: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/01 23:47:46     98s] The power planner will set stripe antenna targets to stripe.
[05/01 23:47:46     98s] @file(power_straps.tcl) 24: set_db add_stripes_spacing_from_block 2.000
[05/01 23:47:46     98s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/01 23:47:46     98s] @file(power_straps.tcl) 25: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M4 -block_ring_top_layer_limit M3 -direction horizontal -layer M4 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M3 -set_to_set_distance 53.760 -spacing 0.288 -switch_layer_over_obs 0 -width 0.864 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 2.268]
[05/01 23:47:46     98s] #% Begin add_stripes (date=05/01 23:47:46, mem=963.3M)
[05/01 23:47:46     98s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/01 23:47:46     98s] 
[05/01 23:47:46     98s] **WARN: (IMPPP-2030):	Layer M4 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/01 23:47:46     98s] initialize fgc environment ... done
[05/01 23:47:46     98s] Starting stripe generation ...
[05/01 23:47:46     98s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:46     98s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:46     98s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:46     98s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:46     98s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:46     98s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:46     98s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:46     98s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:46     98s] Non-Default Mode Option Settings :
[05/01 23:47:46     98s]   -spacing_from_block  2.00 
[05/01 23:47:46     98s]   -trim_antenna_back_to_shape   stripe
[05/01 23:47:46     98s]   -trim_antenna_max_distance  0.00
[05/01 23:47:46     98s]   -use_exact_spacing  1
[05/01 23:47:46     98s]   -preventive_color_opt false
[05/01 23:47:46     98s]   -use_fgc true
[05/01 23:47:46     98s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/01 23:47:46     98s] Multi-CPU acceleration using 4 CPU(s).
[05/01 23:47:46     98s] *** Stripes and vias are being generated (current mem: 1143.562)***
[05/01 23:47:46     98s]   Generate VSS stripes and vias
[05/01 23:47:46     98s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]   Generate VDD stripes and vias
[05/01 23:47:46     98s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:46     98s] Stripe generation is complete.
[05/01 23:47:46     98s] add_stripes created 20 wires.
[05/01 23:47:46     98s] ViaGen created 240 vias, deleted 0 via to avoid violation.
[05/01 23:47:46     98s] +--------+----------------+----------------+
[05/01 23:47:46     98s] |  Layer |     Created    |     Deleted    |
[05/01 23:47:46     98s] +--------+----------------+----------------+
[05/01 23:47:46     98s] |   V3   |       240      |        0       |
[05/01 23:47:46     98s] |   M4   |       20       |       NA       |
[05/01 23:47:46     98s] +--------+----------------+----------------+
[05/01 23:47:46     98s] #% End add_stripes (date=05/01 23:47:46, total cpu=0:00:00.2, real=0:00:00.0, peak res=963.3M, current mem=963.3M)
[05/01 23:47:46     98s] @file(power_straps.tcl) 29: reset_db -category add_stripes
[05/01 23:47:46     98s] @file(power_straps.tcl) 30: set_db add_stripes_stacked_via_top_layer M5
[05/01 23:47:46     98s] @file(power_straps.tcl) 31: set_db add_stripes_stacked_via_bottom_layer M4
[05/01 23:47:46     98s] @file(power_straps.tcl) 32: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/01 23:47:46     98s] The power planner will set stripe antenna targets to stripe.
[05/01 23:47:46     98s] @file(power_straps.tcl) 33: set_db add_stripes_spacing_from_block 2.000
[05/01 23:47:46     98s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/01 23:47:46     98s] @file(power_straps.tcl) 34: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M5 -block_ring_top_layer_limit M4 -direction vertical -layer M5 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M4 -set_to_set_distance 53.760 -spacing 0.288 -switch_layer_over_obs 0 -width 0.864 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 2.256]
[05/01 23:47:46     98s] #% Begin add_stripes (date=05/01 23:47:46, mem=963.3M)
[05/01 23:47:46     98s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/01 23:47:46     98s] 
[05/01 23:47:46     98s] **WARN: (IMPPP-2030):	Layer M5 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/01 23:47:46     98s] initialize fgc environment ... done
[05/01 23:47:46     98s] Starting stripe generation ...
[05/01 23:47:46     98s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:46     98s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:46     98s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:46     98s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:46     98s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:46     98s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:46     98s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:46     98s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:46     98s] Non-Default Mode Option Settings :
[05/01 23:47:46     98s]   -spacing_from_block  2.00 
[05/01 23:47:46     98s]   -trim_antenna_back_to_shape   stripe
[05/01 23:47:46     98s]   -trim_antenna_max_distance  0.00
[05/01 23:47:46     98s]   -use_exact_spacing  1
[05/01 23:47:46     98s]   -preventive_color_opt false
[05/01 23:47:46     98s]   -use_fgc true
[05/01 23:47:47     98s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/01 23:47:47     98s] Multi-CPU acceleration using 4 CPU(s).
[05/01 23:47:47     98s] *** Stripes and vias are being generated (current mem: 1143.562)***
[05/01 23:47:47     98s]   Generate VSS stripes and vias
[05/01 23:47:47     98s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]   Generate VDD stripes and vias
[05/01 23:47:47     98s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s] Stripe generation is complete.
[05/01 23:47:47     98s] add_stripes created 20 wires.
[05/01 23:47:47     98s] ViaGen created 200 vias, deleted 0 via to avoid violation.
[05/01 23:47:47     98s] +--------+----------------+----------------+
[05/01 23:47:47     98s] |  Layer |     Created    |     Deleted    |
[05/01 23:47:47     98s] +--------+----------------+----------------+
[05/01 23:47:47     98s] |   V4   |       200      |        0       |
[05/01 23:47:47     98s] |   M5   |       20       |       NA       |
[05/01 23:47:47     98s] +--------+----------------+----------------+
[05/01 23:47:47     98s] #% End add_stripes (date=05/01 23:47:47, total cpu=0:00:00.2, real=0:00:01.0, peak res=963.5M, current mem=963.5M)
[05/01 23:47:47     98s] @file(power_straps.tcl) 38: reset_db -category add_stripes
[05/01 23:47:47     98s] @file(power_straps.tcl) 39: set_db add_stripes_stacked_via_top_layer M6
[05/01 23:47:47     98s] @file(power_straps.tcl) 40: set_db add_stripes_stacked_via_bottom_layer M5
[05/01 23:47:47     98s] @file(power_straps.tcl) 41: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/01 23:47:47     98s] The power planner will set stripe antenna targets to stripe.
[05/01 23:47:47     98s] @file(power_straps.tcl) 42: set_db add_stripes_spacing_from_block 2.000
[05/01 23:47:47     98s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/01 23:47:47     98s] @file(power_straps.tcl) 43: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M6 -block_ring_top_layer_limit M5 -direction horizontal -layer M6 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M5 -set_to_set_distance 71.680 -spacing 0.288 -switch_layer_over_obs 0 -width 1.152 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 2.912]
[05/01 23:47:47     98s] #% Begin add_stripes (date=05/01 23:47:47, mem=963.5M)
[05/01 23:47:47     98s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/01 23:47:47     98s] 
[05/01 23:47:47     98s] **WARN: (IMPPP-2030):	Layer M6 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/01 23:47:47     98s] initialize fgc environment ... done
[05/01 23:47:47     98s] Starting stripe generation ...
[05/01 23:47:47     98s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:47     98s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:47     98s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:47     98s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:47     98s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:47     98s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:47     98s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:47     98s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:47     98s] Non-Default Mode Option Settings :
[05/01 23:47:47     98s]   -spacing_from_block  2.00 
[05/01 23:47:47     98s]   -trim_antenna_back_to_shape   stripe
[05/01 23:47:47     98s]   -trim_antenna_max_distance  0.00
[05/01 23:47:47     98s]   -use_exact_spacing  1
[05/01 23:47:47     98s]   -preventive_color_opt false
[05/01 23:47:47     98s]   -use_fgc true
[05/01 23:47:47     98s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/01 23:47:47     98s] Multi-CPU acceleration using 4 CPU(s).
[05/01 23:47:47     98s] *** Stripes and vias are being generated (current mem: 1143.562)***
[05/01 23:47:47     98s]   Generate VSS stripes and vias
[05/01 23:47:47     98s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]   Generate VDD stripes and vias
[05/01 23:47:47     98s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s] Stripe generation is complete.
[05/01 23:47:47     98s] add_stripes created 14 wires.
[05/01 23:47:47     98s] ViaGen created 140 vias, deleted 0 via to avoid violation.
[05/01 23:47:47     98s] +--------+----------------+----------------+
[05/01 23:47:47     98s] |  Layer |     Created    |     Deleted    |
[05/01 23:47:47     98s] +--------+----------------+----------------+
[05/01 23:47:47     98s] |   V5   |       140      |        0       |
[05/01 23:47:47     98s] |   M6   |       14       |       NA       |
[05/01 23:47:47     98s] +--------+----------------+----------------+
[05/01 23:47:47     98s] #% End add_stripes (date=05/01 23:47:47, total cpu=0:00:00.2, real=0:00:00.0, peak res=963.5M, current mem=963.5M)
[05/01 23:47:47     98s] @file(power_straps.tcl) 47: reset_db -category add_stripes
[05/01 23:47:47     98s] @file(power_straps.tcl) 48: set_db add_stripes_stacked_via_top_layer M7
[05/01 23:47:47     98s] @file(power_straps.tcl) 49: set_db add_stripes_stacked_via_bottom_layer M6
[05/01 23:47:47     98s] @file(power_straps.tcl) 50: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/01 23:47:47     98s] The power planner will set stripe antenna targets to stripe.
[05/01 23:47:47     98s] @file(power_straps.tcl) 51: set_db add_stripes_spacing_from_block 2.000
[05/01 23:47:47     98s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/01 23:47:47     98s] @file(power_straps.tcl) 52: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M7 -block_ring_top_layer_limit M6 -direction vertical -layer M7 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M6 -set_to_set_distance 71.680 -spacing 0.288 -switch_layer_over_obs 0 -width 1.152 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 2.912]
[05/01 23:47:47     98s] #% Begin add_stripes (date=05/01 23:47:47, mem=963.5M)
[05/01 23:47:47     98s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/01 23:47:47     98s] 
[05/01 23:47:47     98s] **WARN: (IMPPP-2030):	Layer M7 allows on grid right way wires only. Snap wire center to routing grid automatically.
[05/01 23:47:47     98s] initialize fgc environment ... done
[05/01 23:47:47     98s] Starting stripe generation ...
[05/01 23:47:47     98s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:47     98s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:47     98s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:47     98s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:47     98s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:47     98s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:47     98s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:47     98s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:47     98s] Non-Default Mode Option Settings :
[05/01 23:47:47     98s]   -spacing_from_block  2.00 
[05/01 23:47:47     98s]   -trim_antenna_back_to_shape   stripe
[05/01 23:47:47     98s]   -trim_antenna_max_distance  0.00
[05/01 23:47:47     98s]   -use_exact_spacing  1
[05/01 23:47:47     98s]   -preventive_color_opt false
[05/01 23:47:47     98s]   -use_fgc true
[05/01 23:47:47     98s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/01 23:47:47     98s] Multi-CPU acceleration using 4 CPU(s).
[05/01 23:47:47     98s] *** Stripes and vias are being generated (current mem: 1143.562)***
[05/01 23:47:47     98s]   Generate VSS stripes and vias
[05/01 23:47:47     98s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]   Generate VDD stripes and vias
[05/01 23:47:47     98s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     98s] Stripe generation is complete.
[05/01 23:47:47     98s] add_stripes created 14 wires.
[05/01 23:47:47     98s] ViaGen created 98 vias, deleted 0 via to avoid violation.
[05/01 23:47:47     98s] +--------+----------------+----------------+
[05/01 23:47:47     98s] |  Layer |     Created    |     Deleted    |
[05/01 23:47:47     98s] +--------+----------------+----------------+
[05/01 23:47:47     98s] |   V6   |       98       |        0       |
[05/01 23:47:47     98s] |   M7   |       14       |       NA       |
[05/01 23:47:47     98s] +--------+----------------+----------------+
[05/01 23:47:47     98s] #% End add_stripes (date=05/01 23:47:47, total cpu=0:00:00.2, real=0:00:00.0, peak res=963.6M, current mem=963.6M)
[05/01 23:47:47     98s] @file(power_straps.tcl) 56: reset_db -category add_stripes
[05/01 23:47:47     98s] @file(power_straps.tcl) 57: set_db add_stripes_stacked_via_top_layer M8
[05/01 23:47:47     98s] @file(power_straps.tcl) 58: set_db add_stripes_stacked_via_bottom_layer M7
[05/01 23:47:47     98s] @file(power_straps.tcl) 59: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/01 23:47:47     98s] The power planner will set stripe antenna targets to stripe.
[05/01 23:47:47     98s] @file(power_straps.tcl) 60: set_db add_stripes_spacing_from_block 2.000
[05/01 23:47:47     98s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/01 23:47:47     98s] @file(power_straps.tcl) 61: add_stripes -create_pins 0 -block_ring_bottom_layer_limit M8 -block_ring_top_layer_limit M7 -direction horizontal -layer M8 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M7 -set_to_set_distance 4.480 -spacing 0.480 -switch_layer_over_obs 0 -width 1.760 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 1] + 3.760]
[05/01 23:47:47     98s] #% Begin add_stripes (date=05/01 23:47:47, mem=963.6M)
[05/01 23:47:47     98s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/01 23:47:47     98s] 
[05/01 23:47:47     98s] initialize fgc environment ... done
[05/01 23:47:47     98s] Starting stripe generation ...
[05/01 23:47:47     98s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:47     98s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:47     98s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:47     98s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:47     98s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:47     98s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:47     98s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:47     98s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:47     98s] Non-Default Mode Option Settings :
[05/01 23:47:47     98s]   -spacing_from_block  2.00 
[05/01 23:47:47     98s]   -trim_antenna_back_to_shape   stripe
[05/01 23:47:47     98s]   -trim_antenna_max_distance  0.00
[05/01 23:47:47     98s]   -use_exact_spacing  1
[05/01 23:47:47     98s]   -preventive_color_opt false
[05/01 23:47:47     98s]   -use_fgc true
[05/01 23:47:47     98s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/01 23:47:47     98s] Multi-CPU acceleration using 4 CPU(s).
[05/01 23:47:47     99s] Multi-CPU acceleration using 4 CPU(s).
[05/01 23:47:47     99s] *** Stripes and vias are being generated (current mem: 1143.562)***
[05/01 23:47:47     99s]   Generate VSS stripes and vias
[05/01 23:47:47     99s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]   VSS stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]   Generate VDD stripes and vias
[05/01 23:47:47     99s]     Completing 10% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s]   VDD stripes and vias are completed(total cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:47     99s] Stripe generation is complete.
[05/01 23:47:47     99s] add_stripes created 221 wires.
[05/01 23:47:47     99s] ViaGen created 1547 vias, deleted 0 via to avoid violation.
[05/01 23:47:47     99s] +--------+----------------+----------------+
[05/01 23:47:47     99s] |  Layer |     Created    |     Deleted    |
[05/01 23:47:47     99s] +--------+----------------+----------------+
[05/01 23:47:47     99s] |   V7   |      1547      |        0       |
[05/01 23:47:47     99s] |   M8   |       221      |       NA       |
[05/01 23:47:47     99s] +--------+----------------+----------------+
[05/01 23:47:48     99s] #% End add_stripes (date=05/01 23:47:47, total cpu=0:00:00.3, real=0:00:01.0, peak res=963.6M, current mem=963.6M)
[05/01 23:47:48     99s] @file(power_straps.tcl) 65: reset_db -category add_stripes
[05/01 23:47:48     99s] @file(power_straps.tcl) 66: set_db add_stripes_stacked_via_top_layer M9
[05/01 23:47:48     99s] @file(power_straps.tcl) 67: set_db add_stripes_stacked_via_bottom_layer M8
[05/01 23:47:48     99s] @file(power_straps.tcl) 68: set_db add_stripes_trim_antenna_back_to_shape {stripe}
[05/01 23:47:48     99s] The power planner will set stripe antenna targets to stripe.
[05/01 23:47:48     99s] @file(power_straps.tcl) 69: set_db add_stripes_spacing_from_block 2.000
[05/01 23:47:48     99s] Global stripes will break 2.000000 user units from obstructed blocks.
[05/01 23:47:48     99s] @file(power_straps.tcl) 70: add_stripes -create_pins 1 -block_ring_bottom_layer_limit M9 -block_ring_top_layer_limit M8 -direction vertical -layer M9 -nets {VSS VDD} -pad_core_ring_bottom_layer_limit M8 -set_to_set_distance 4.480 -spacing 0.480 -switch_layer_over_obs 0 -width 1.760 -area [get_db designs .core_bbox] -start [expr [lindex [lindex [get_db designs .core_bbox] 0] 0] + 3.760]
[05/01 23:47:48     99s] #% Begin add_stripes (date=05/01 23:47:48, mem=963.6M)
[05/01 23:47:48     99s] set_db add_stripes_use_fgc 1 is set by default for this design under 20nm node. 
[05/01 23:47:48     99s] 
[05/01 23:47:48     99s] initialize fgc environment ... done
[05/01 23:47:48     99s] Starting stripe generation ...
[05/01 23:47:48     99s] **WARN: (IMPPP-358):	The left edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:48     99s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:48     99s] **WARN: (IMPPP-358):	The right edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:48     99s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:48     99s] **WARN: (IMPPP-358):	The bottom edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:48     99s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:48     99s] **WARN: (IMPPP-358):	The top edge of the area you specified is out of design boundary and only stripes in design boundary will be generated. 
[05/01 23:47:48     99s]   Use option add_stripes_extend_to_closest_target {area_boundary} if stripes must be generated in specified area.
[05/01 23:47:48     99s] Non-Default Mode Option Settings :
[05/01 23:47:48     99s]   -spacing_from_block  2.00 
[05/01 23:47:48     99s]   -trim_antenna_back_to_shape   stripe
[05/01 23:47:48     99s]   -trim_antenna_max_distance  0.00
[05/01 23:47:48     99s]   -use_exact_spacing  1
[05/01 23:47:48     99s]   -preventive_color_opt false
[05/01 23:47:48     99s]   -use_fgc true
[05/01 23:47:48     99s] **WARN: (IMPPP-4063):	Multi-CPU is set to 4 in add_stripes automatically according to the free memory on the current machine.  When the number of CPU in set_multi_cpu_usage is more than 4, add_stripes gets worse runtime caused by data exchange and other time consuming operations
[05/01 23:47:48     99s] Multi-CPU acceleration using 4 CPU(s).
[05/01 23:47:48     99s] Multi-CPU acceleration using 4 CPU(s).
[05/01 23:47:48     99s] *** Stripes and vias are being generated (current mem: 1143.562)***
[05/01 23:47:48     99s]   Generate VSS stripes and vias
[05/01 23:47:48     99s]     Completing 10% (cpu time: 0:00:00.1, peak mem: 1143.562M)
[05/01 23:47:48     99s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:48     99s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:48     99s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:48     99s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:48     99s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:48     99s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:48     99s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:48     99s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:48     99s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:48     99s]   VSS stripes and vias are completed(total cpu time: 0:00:00.1, peak mem: 1143.562M)
[05/01 23:47:48     99s]   Generate VDD stripes and vias
[05/01 23:47:48     99s]     Completing 10% (cpu time: 0:00:00.2, peak mem: 1143.562M)
[05/01 23:47:48     99s]     Completing 20% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:48     99s]     Completing 30% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:48     99s]     Completing 40% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:48     99s]     Completing 50% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:48     99s]     Completing 60% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:48     99s]     Completing 70% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:48     99s]     Completing 80% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:48     99s]     Completing 90% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:48     99s]     Completing 100% (cpu time: 0:00:00.0, peak mem: 1143.562M)
[05/01 23:47:48     99s]   VDD stripes and vias are completed(total cpu time: 0:00:00.2, peak mem: 1143.562M)
[05/01 23:47:48     99s] Stripe generation is complete.
[05/01 23:47:48     99s] add_stripes created 221 wires.
[05/01 23:47:48     99s] ViaGen created 24421 vias, deleted 0 via to avoid violation.
[05/01 23:47:48     99s] +--------+----------------+----------------+
[05/01 23:47:48     99s] |  Layer |     Created    |     Deleted    |
[05/01 23:47:48     99s] +--------+----------------+----------------+
[05/01 23:47:48     99s] |   V8   |      24421     |        0       |
[05/01 23:47:48     99s] |   M9   |       221      |       NA       |
[05/01 23:47:48     99s] +--------+----------------+----------------+
[05/01 23:47:48     99s] #% End add_stripes (date=05/01 23:47:48, total cpu=0:00:00.6, real=0:00:00.0, peak res=964.1M, current mem=964.1M)
[05/01 23:47:48     99s] #@ End verbose source /scratch/cs199-ccz/ee241bS20/build/par-rundir/power_straps.tcl
[05/01 23:47:48     99s] @file(par.tcl) 75: puts "write_db pre_place_pins" 
[05/01 23:47:48     99s] write_db pre_place_pins
[05/01 23:47:48     99s] @file(par.tcl) 76: write_db pre_place_pins
[05/01 23:47:48     99s] #% Begin write_db save design ... (date=05/01 23:47:48, mem=964.1M)
[05/01 23:47:48     99s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/01 23:47:48     99s] % Begin Save ccopt configuration ... (date=05/01 23:47:48, mem=964.1M)
[05/01 23:47:48     99s] % End Save ccopt configuration ... (date=05/01 23:47:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=964.2M, current mem=964.2M)
[05/01 23:47:48     99s] % Begin Save netlist data ... (date=05/01 23:47:48, mem=964.2M)
[05/01 23:47:48     99s] Writing Binary DB to pre_place_pins.tmp/clb_tile.v.bin in multi-threaded mode...
[05/01 23:47:48    100s] % End Save netlist data ... (date=05/01 23:47:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=965.2M, current mem=965.2M)
[05/01 23:47:48    100s] Saving symbol-table file in separate thread ...
[05/01 23:47:48    100s] Saving congestion map file in separate thread ...
[05/01 23:47:48    100s] Saving congestion map file pre_place_pins.tmp/clb_tile.route.congmap.gz ...
[05/01 23:47:49    100s] % Begin Save AAE data ... (date=05/01 23:47:48, mem=965.3M)
[05/01 23:47:49    100s] Saving AAE Data ...
[05/01 23:47:49    100s] % End Save AAE data ... (date=05/01 23:47:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=965.3M, current mem=965.3M)
[05/01 23:47:49    100s] % Begin Save clock tree data ... (date=05/01 23:47:49, mem=965.3M)
[05/01 23:47:49    100s] 2020/05/01 23:47:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:49    100s] 2020/05/01 23:47:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:49    100s] 2020/05/01 23:47:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:49    100s] 2020/05/01 23:47:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:49    100s] % End Save clock tree data ... (date=05/01 23:47:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=965.3M, current mem=965.3M)
[05/01 23:47:49    100s] Saving preference file pre_place_pins.tmp/gui.pref.tcl ...
[05/01 23:47:49    100s] Saving mode setting ...
[05/01 23:47:49    100s] Saving root attributes to be loaded post write_db ...
[05/01 23:47:49    100s] Saving global file ...
[05/01 23:47:49    100s] Saving root attributes to be loaded previous write_db ...
[05/01 23:47:49    100s] 2020/05/01 23:47:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:49    100s] 2020/05/01 23:47:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:49    100s] Saving Drc markers ...
[05/01 23:47:49    100s] ... No Drc file written since there is no markers found.
[05/01 23:47:49    100s] % Begin Save routing data ... (date=05/01 23:47:49, mem=965.4M)
[05/01 23:47:49    100s] Saving route file ...
[05/01 23:47:49    100s] 2020/05/01 23:47:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:49    100s] 2020/05/01 23:47:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:49    100s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1198.7M) ***
[05/01 23:47:49    100s] % End Save routing data ... (date=05/01 23:47:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=966.4M, current mem=966.4M)
[05/01 23:47:49    100s] Saving floorplan file in separate thread ...
[05/01 23:47:49    100s] Saving PG Conn file in separate thread ...
[05/01 23:47:49    100s] Saving placement file in separate thread ...
[05/01 23:47:49    100s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/01 23:47:49    100s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1206.7M) ***
[05/01 23:47:49    100s] 2020/05/01 23:47:49 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:49    100s] 2020/05/01 23:47:49 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:49    100s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:47:49    100s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:47:49    100s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:47:49    100s] Saving property file pre_place_pins.tmp/clb_tile.prop
[05/01 23:47:49    100s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1214.7M) ***
[05/01 23:47:49    100s] % Begin Save power constraints data ... (date=05/01 23:47:49, mem=968.0M)
[05/01 23:47:49    100s] % End Save power constraints data ... (date=05/01 23:47:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=968.0M, current mem=968.0M)
[05/01 23:47:49    100s] Saving preRoute extracted patterns in file 'pre_place_pins.tmp/clb_tile.techData.gz' ...
[05/01 23:47:49    100s] Saving preRoute extraction data in directory 'extraction' ...
[05/01 23:47:49    100s] Saving CPF database ...
[05/01 23:47:49    100s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[05/01 23:47:51    101s] Generated self-contained design pre_place_pins.tmp
[05/01 23:47:51    101s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/01 23:47:51    101s] #% End write_db save design ... (date=05/01 23:47:51, total cpu=0:00:01.4, real=0:00:03.0, peak res=968.0M, current mem=966.5M)
[05/01 23:47:51    101s] *** Message Summary: 0 warning(s), 0 error(s)
[05/01 23:47:51    101s] 
[05/01 23:47:51    101s] @file(par.tcl) 77: puts "ln -sfn pre_place_pins latest" 
[05/01 23:47:51    101s] ln -sfn pre_place_pins latest
[05/01 23:47:51    101s] @file(par.tcl) 78: ln -sfn pre_place_pins latest
[05/01 23:47:51    101s] @file(par.tcl) 79: puts "set_db assign_pins_edit_in_batch true" 
[05/01 23:47:51    101s] set_db assign_pins_edit_in_batch true
[05/01 23:47:51    101s] @file(par.tcl) 80: set_db assign_pins_edit_in_batch true
[05/01 23:47:51    101s] @file(par.tcl) 81: puts "edit_pin -fixed_pin -pin * -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 500 0 } -end { 0 0 }   " 
[05/01 23:47:51    101s] edit_pin -fixed_pin -pin * -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 500 0 } -end { 0 0 }   
[05/01 23:47:51    101s] @file(par.tcl) 82: edit_pin -fixed_pin -pin * -hinst clb_tile -pattern fill_optimised -layer { M5 M7 } -side bottom -start { 500 0 } -end { 0 0 }   
[05/01 23:47:51    101s] Temporarily expand pitch on layer M10 from 1280 to 11520 (9x).
[05/01 23:47:51    101s] **WARN: (IMPTR-2104):	Layer M10: Pitch=1280 is less than min width=640 + min spacing=32000.
[05/01 23:47:51    101s] **ERROR: (IMPTR-2101):	Layer M10: Pitch=11520x9 is still less than min width=32000 + min spacing=640.
[05/01 23:47:51    101s] **WARN: (IMPTR-2108):	For layer M10, the gaps of 1300 out of 1300 tracks are narrower than 8.160um (space 8.000 + width 0.160).
[05/01 23:47:51    101s] Type 'man IMPTR-2108' for more detail.
[05/01 23:47:51    101s]  As a result, your trialRoute congestion could be incorrect.
[05/01 23:47:51    101s] Successfully spread [206] pins.
[05/01 23:47:51    101s] editPin : finished (cpu = 0:00:00.2 real = 0:00:00.0, mem = 1180.6M).
[05/01 23:47:51    101s] @file(par.tcl) 83: puts "set_db assign_pins_edit_in_batch false" 
[05/01 23:47:51    101s] set_db assign_pins_edit_in_batch false
[05/01 23:47:51    101s] @file(par.tcl) 84: set_db assign_pins_edit_in_batch false
[05/01 23:47:51    101s] @file(par.tcl) 85: puts "write_db pre_place_opt_design" 
[05/01 23:47:51    101s] write_db pre_place_opt_design
[05/01 23:47:51    101s] @file(par.tcl) 86: write_db pre_place_opt_design
[05/01 23:47:51    101s] #% Begin write_db save design ... (date=05/01 23:47:51, mem=989.1M)
[05/01 23:47:51    101s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/01 23:47:51    101s] % Begin Save ccopt configuration ... (date=05/01 23:47:51, mem=989.1M)
[05/01 23:47:51    101s] % End Save ccopt configuration ... (date=05/01 23:47:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=989.1M, current mem=989.1M)
[05/01 23:47:51    101s] % Begin Save netlist data ... (date=05/01 23:47:51, mem=989.1M)
[05/01 23:47:51    101s] Writing Binary DB to pre_place_opt_design.tmp/clb_tile.v.bin in multi-threaded mode...
[05/01 23:47:51    101s] % End Save netlist data ... (date=05/01 23:47:51, total cpu=0:00:00.1, real=0:00:00.0, peak res=989.8M, current mem=989.8M)
[05/01 23:47:51    101s] Saving symbol-table file in separate thread ...
[05/01 23:47:51    101s] Saving congestion map file in separate thread ...
[05/01 23:47:51    101s] Saving congestion map file pre_place_opt_design.tmp/clb_tile.route.congmap.gz ...
[05/01 23:47:51    101s] % Begin Save AAE data ... (date=05/01 23:47:51, mem=989.8M)
[05/01 23:47:51    101s] Saving AAE Data ...
[05/01 23:47:51    101s] % End Save AAE data ... (date=05/01 23:47:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=989.8M, current mem=989.8M)
[05/01 23:47:51    101s] 2020/05/01 23:47:51 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:51    101s] 2020/05/01 23:47:51 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:51    101s] 2020/05/01 23:47:51 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:51    101s] 2020/05/01 23:47:51 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:51    101s] % Begin Save clock tree data ... (date=05/01 23:47:51, mem=989.8M)
[05/01 23:47:51    101s] % End Save clock tree data ... (date=05/01 23:47:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=989.8M, current mem=989.8M)
[05/01 23:47:51    101s] Saving preference file pre_place_opt_design.tmp/gui.pref.tcl ...
[05/01 23:47:52    101s] Saving mode setting ...
[05/01 23:47:52    101s] Saving root attributes to be loaded post write_db ...
[05/01 23:47:52    102s] Saving global file ...
[05/01 23:47:52    102s] Saving root attributes to be loaded previous write_db ...
[05/01 23:47:52    102s] 2020/05/01 23:47:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:52    102s] 2020/05/01 23:47:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:52    102s] Saving Drc markers ...
[05/01 23:47:52    102s] ... No Drc file written since there is no markers found.
[05/01 23:47:52    102s] % Begin Save routing data ... (date=05/01 23:47:52, mem=989.8M)
[05/01 23:47:52    102s] Saving route file ...
[05/01 23:47:52    102s] 2020/05/01 23:47:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:52    102s] 2020/05/01 23:47:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:52    102s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1231.7M) ***
[05/01 23:47:52    102s] % End Save routing data ... (date=05/01 23:47:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=990.8M, current mem=990.8M)
[05/01 23:47:52    102s] Saving floorplan file in separate thread ...
[05/01 23:47:52    102s] Saving PG Conn file in separate thread ...
[05/01 23:47:52    102s] Saving placement file in separate thread ...
[05/01 23:47:52    102s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/01 23:47:52    102s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1239.7M) ***
[05/01 23:47:52    102s] 2020/05/01 23:47:52 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:47:52    102s] 2020/05/01 23:47:52 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:47:52    102s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:47:52    102s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:47:52    102s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:47:52    102s] Saving property file pre_place_opt_design.tmp/clb_tile.prop
[05/01 23:47:52    102s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1247.7M) ***
[05/01 23:47:52    102s] % Begin Save power constraints data ... (date=05/01 23:47:52, mem=991.9M)
[05/01 23:47:52    102s] % End Save power constraints data ... (date=05/01 23:47:52, total cpu=0:00:00.0, real=0:00:00.0, peak res=991.9M, current mem=991.9M)
[05/01 23:47:52    102s] Saving preRoute extracted patterns in file 'pre_place_opt_design.tmp/clb_tile.techData.gz' ...
[05/01 23:47:52    102s] Saving preRoute extraction data in directory 'extraction' ...
[05/01 23:47:52    102s] Saving CPF database ...
[05/01 23:47:53    102s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:01.00 ***
[05/01 23:47:54    103s] Generated self-contained design pre_place_opt_design.tmp
[05/01 23:47:54    103s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/01 23:47:54    103s] #% End write_db save design ... (date=05/01 23:47:54, total cpu=0:00:01.6, real=0:00:03.0, peak res=991.9M, current mem=975.9M)
[05/01 23:47:54    103s] *** Message Summary: 0 warning(s), 0 error(s)
[05/01 23:47:54    103s] 
[05/01 23:47:54    103s] @file(par.tcl) 87: puts "ln -sfn pre_place_opt_design latest" 
[05/01 23:47:54    103s] ln -sfn pre_place_opt_design latest
[05/01 23:47:54    103s] @file(par.tcl) 88: ln -sfn pre_place_opt_design latest
[05/01 23:47:54    103s] @file(par.tcl) 89: puts "place_opt_design" 
[05/01 23:47:54    103s] place_opt_design
[05/01 23:47:54    103s] @file(par.tcl) 90: place_opt_design
[05/01 23:47:54    103s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[05/01 23:47:54    103s] 'set_default_switching_activity' finished successfully.
[05/01 23:47:54    103s] *** Starting GigaPlace ***
[05/01 23:47:54    103s] **INFO: user set placement options
[05/01 23:47:54    103s] root: {}
[05/01 23:47:54    103s] **INFO: user set opt options
[05/01 23:47:55    103s] root: {}
[05/01 23:47:55    103s] #optDebug: fT-E <X 2 3 1 0>
[05/01 23:47:55    103s] #optDebug: fT-E <X 2 3 1 0>
[05/01 23:47:55    103s] #optDebug: fT-S <1 2 3 1 0>
[05/01 23:47:55    103s] OPERPROF: Starting DPlace-Init at level 1, MEM:1194.6M
[05/01 23:47:55    103s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/01 23:47:55    103s] OPERPROF:   Starting FgcInit at level 2, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:   Finished FgcInit at level 2, CPU:0.020, REAL:0.006, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:1194.6M
[05/01 23:47:55    103s] Core basic site is coreSite
[05/01 23:47:55    103s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:1194.6M
[05/01 23:47:55    103s] SiteArray: one-level site array dimensions = 462 x 2314
[05/01 23:47:55    103s] SiteArray: use 4,276,272 bytes
[05/01 23:47:55    103s] SiteArray: current memory after site array memory allocatiion 1194.6M
[05/01 23:47:55    103s] SiteArray: FP blocked sites are writable
[05/01 23:47:55    103s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.020, REAL:0.018, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.030, REAL:0.025, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:1194.6M
[05/01 23:47:55    103s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/01 23:47:55    103s] Mark StBox On SiteArr starts
[05/01 23:47:55    103s] Mark StBox On SiteArr ends
[05/01 23:47:55    103s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.230, REAL:0.034, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.230, REAL:0.035, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.003, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.330, REAL:0.127, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.010, REAL:0.001, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.004, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.013, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:       Starting CMU at level 4, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.370, REAL:0.161, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.370, REAL:0.161, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.015, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.010, REAL:0.018, MEM:1194.6M
[05/01 23:47:55    103s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=1194.6MB).
[05/01 23:47:55    103s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.420, REAL:0.218, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1194.6M
[05/01 23:47:55    103s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1194.6M
[05/01 23:47:55    104s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1194.6M
[05/01 23:47:55    104s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1194.6M
[05/01 23:47:55    104s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/01 23:47:55    104s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 1852, percentage of missing scan cell = 0.00% (0 / 1852)
[05/01 23:47:55    104s] no activity file in design. spp won't run.
[05/01 23:47:55    104s] **ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
[05/01 23:47:55    104s] Type 'man IMPTS-17' for more detail.
[05/01 23:47:55    104s] *** Start delete_buffer_trees ***
[05/01 23:47:55    104s] Total CPU(s) requested: 12
[05/01 23:47:55    104s] Total CPU(s) enabled with current License(s): 8
[05/01 23:47:55    104s] Current free CPU(s): 8
[05/01 23:47:55    104s] Additional license(s) checked out: 1 Innovus_CPU_Opt license(s) for 8 CPU(s)
[05/01 23:47:55    104s] Total CPU(s) now enabled: 16
[05/01 23:47:56    104s] Multithreaded Timing Analysis is initialized with 12 threads
[05/01 23:47:56    104s] 
[05/01 23:47:56    104s] Info: Detect buffers to remove automatically.
[05/01 23:47:56    104s] Analyzing netlist ...
[05/01 23:47:56    104s] Updating netlist
[05/01 23:47:56    105s] AAE DB initialization (MEM=1366.34 CPU=0:00:00.2 REAL=0:00:00.0) 
[05/01 23:47:56    105s] Start AAE Lib Loading. (MEM=1366.34)
[05/01 23:47:56    105s] End AAE Lib Loading. (MEM=1396.96 CPU=0:00:00.2 Real=0:00:00.0)
[05/01 23:47:56    105s] 
[05/01 23:47:56    105s] **WARN: (EMS-27):	Message (IMPTS-17) has exceeded the current message display limit of 1.
[05/01 23:47:56    105s] To increase the message display limit, refer to the product command reference manual.
[05/01 23:47:56    105s] *summary: 180 instances (buffers/inverters) removed
[05/01 23:47:56    105s] *** Finish delete_buffer_trees (0:00:01.3) ***
[05/01 23:47:57    105s] Deleted 0 physical inst  (cell - / prefix -).
[05/01 23:47:57    105s] Did not delete 5082 physical insts as they were marked preplaced.
[05/01 23:47:57    105s] Extracting standard cell pins and blockage ...... 
[05/01 23:47:57    105s] Pin and blockage extraction finished
[05/01 23:47:57    105s] Extracting macro/IO cell pins and blockage ...... 
[05/01 23:47:57    105s] Pin and blockage extraction finished
[05/01 23:47:57    105s] no activity file in design. spp won't run.
[05/01 23:47:57    105s] No user-set net weight.
[05/01 23:47:57    105s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[05/01 23:47:57    105s] Scan chains were not defined.
[05/01 23:47:57    105s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/01 23:47:57    105s] #std cell=11711 (5082 fixed + 6629 movable) #block=0 (0 floating + 0 preplaced)
[05/01 23:47:57    105s] #ioInst=0 #net=6611 #term=20820 #term/net=3.15, #fixedIo=0, #floatIo=0, #fixedPin=156, #floatPin=0
[05/01 23:47:57    105s] stdCell: 11711 single + 0 double + 0 multi
[05/01 23:47:57    105s] Total standard cell length = 15.9656 (mm), area = 0.0172 (mm^2)
[05/01 23:47:57    105s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1400.0M
[05/01 23:47:57    105s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1400.0M
[05/01 23:47:57    105s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1400.0M
[05/01 23:47:57    105s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1400.0M
[05/01 23:47:57    105s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1400.0M
[05/01 23:47:57    105s] Core basic site is coreSite
[05/01 23:47:57    105s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1400.0M
[05/01 23:47:57    105s] SiteArray: one-level site array dimensions = 462 x 2314
[05/01 23:47:57    105s] SiteArray: use 4,276,272 bytes
[05/01 23:47:57    105s] SiteArray: current memory after site array memory allocatiion 1400.0M
[05/01 23:47:57    105s] SiteArray: FP blocked sites are writable
[05/01 23:47:57    105s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1400.0M
[05/01 23:47:57    105s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1400.0M
[05/01 23:47:57    105s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1400.0M
[05/01 23:47:57    105s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.020, REAL:0.017, MEM:1400.0M
[05/01 23:47:57    105s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1400.0M
[05/01 23:47:57    105s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1400.0M
[05/01 23:47:57    105s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1400.0M
[05/01 23:47:57    105s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1400.0M
[05/01 23:47:57    105s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.030, REAL:0.024, MEM:1400.0M
[05/01 23:47:57    105s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1400.0M
[05/01 23:47:57    105s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1400.0M
[05/01 23:47:57    105s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1400.0M
[05/01 23:47:57    105s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1400.0M
[05/01 23:47:57    105s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/01 23:47:57    105s] Mark StBox On SiteArr starts
[05/01 23:47:57    105s] Mark StBox On SiteArr ends
[05/01 23:47:57    105s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.160, REAL:0.030, MEM:1432.0M
[05/01 23:47:57    105s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.160, REAL:0.031, MEM:1432.0M
[05/01 23:47:57    105s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1432.0M
[05/01 23:47:57    105s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.010, REAL:0.003, MEM:1432.0M
[05/01 23:47:57    105s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.210, REAL:0.076, MEM:1432.0M
[05/01 23:47:57    105s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1432.0M
[05/01 23:47:57    105s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1432.0M
[05/01 23:47:57    105s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1432.0M
[05/01 23:47:57    105s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.010, REAL:0.005, MEM:1432.0M
[05/01 23:47:57    105s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1432.0M
[05/01 23:47:57    105s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.015, MEM:1432.0M
[05/01 23:47:57    105s] OPERPROF:     Starting SiteCapAdjustOnNarrowBlockage at level 3, MEM:1432.0M
[05/01 23:47:57    105s] OPERPROF:       Starting PlacementInitFenceForDensity at level 4, MEM:1432.0M
[05/01 23:47:57    105s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:1432.0M
[05/01 23:47:57    105s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:1432.0M
[05/01 23:47:57    105s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:1432.0M
[05/01 23:47:57    105s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.020, REAL:0.017, MEM:1432.0M
[05/01 23:47:57    105s] OPERPROF:       Finished PlacementInitFenceForDensity at level 4, CPU:0.020, REAL:0.020, MEM:1432.0M
[05/01 23:47:57    106s] OPERPROF:       Starting PlacementCleanupFence at level 4, MEM:1432.1M
[05/01 23:47:57    106s] OPERPROF:       Finished PlacementCleanupFence at level 4, CPU:0.000, REAL:0.003, MEM:1432.1M
[05/01 23:47:57    106s] OPERPROF:     Finished SiteCapAdjustOnNarrowBlockage at level 3, CPU:0.170, REAL:0.176, MEM:1432.0M
[05/01 23:47:57    106s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.420, REAL:0.286, MEM:1432.0M
[05/01 23:47:57    106s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.420, REAL:0.286, MEM:1432.0M
[05/01 23:47:57    106s] OPERPROF: Starting pre-place ADS at level 1, MEM:1432.0M
[05/01 23:47:57    106s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1432.0M
[05/01 23:47:57    106s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1432.0M
[05/01 23:47:57    106s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1432.0M
[05/01 23:47:57    106s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1432.0M
[05/01 23:47:57    106s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.013, MEM:1432.0M
[05/01 23:47:57    106s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.020, REAL:0.016, MEM:1432.0M
[05/01 23:47:57    106s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1432.0M
[05/01 23:47:57    106s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.010, REAL:0.003, MEM:1432.0M
[05/01 23:47:57    106s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1432.0M
[05/01 23:47:57    106s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1432.0M
[05/01 23:47:57    106s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1432.0M
[05/01 23:47:57    106s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1432.0M
[05/01 23:47:57    106s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1432.0M
[05/01 23:47:57    106s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.030, REAL:0.033, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.020, REAL:0.017, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.050, REAL:0.051, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.050, REAL:0.053, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:   Starting PlacementInitFenceForDensity at level 2, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.020, REAL:0.013, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:   Finished PlacementInitFenceForDensity at level 2, CPU:0.020, REAL:0.016, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.003, MEM:1434.0M
[05/01 23:47:57    106s] ADSU 0.060 -> 0.060
[05/01 23:47:57    106s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.140, REAL:0.145, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.013, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.016, MEM:1434.0M
[05/01 23:47:57    106s] Average module density = 0.060.
[05/01 23:47:57    106s] Density for the design = 0.060.
[05/01 23:47:57    106s]        = stdcell_area 63751 sites (14872 um^2) / alloc_area 1058904 sites (247021 um^2).
[05/01 23:47:57    106s] Pin Density = 0.01947.
[05/01 23:47:57    106s]             = total # of pins 20820 / total area 1069068.
[05/01 23:47:57    106s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.003, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.013, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.010, REAL:0.016, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.003, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.020, REAL:0.013, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.020, REAL:0.016, MEM:1434.0M
[05/01 23:47:57    106s] MP  (6629): mp=1.125. U=0.060.
[05/01 23:47:57    106s] InitP A=127502.000, MA=7968.875.
[05/01 23:47:57    106s] Initial padding reaches pin density 0.466 for top
[05/01 23:47:57    106s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 107054.125
[05/01 23:47:57    106s] InitPadU 0.060 -> 0.080 for top
[05/01 23:47:57    106s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1434.0M
[05/01 23:47:57    106s] Identified 93 spare or floating instances, with no clusters.
[05/01 23:47:57    106s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.020, REAL:0.013, MEM:1434.0M
[05/01 23:47:57    106s] 
[05/01 23:47:57    106s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.020, REAL:0.017, MEM:1434.0M
[05/01 23:47:57    106s] Enabling multi-CPU acceleration with 12 CPU(s) for placement
[05/01 23:47:57    106s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1434.0M
[05/01 23:47:57    106s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.017, MEM:1434.0M
[05/01 23:47:57    106s] === lastAutoLevel = 10 
[05/01 23:47:57    106s] 0 delay mode for cte enabled initNetWt.
[05/01 23:47:57    106s] no activity file in design. spp won't run.
[05/01 23:47:57    106s] [spp] 0
[05/01 23:47:57    106s] [adp] 0:1:0:1
[05/01 23:47:58    108s] 0 delay mode for cte disabled initNetWt.
[05/01 23:47:58    108s] no activity file in design. spp won't run.
[05/01 23:47:58    108s] no activity file in design. spp won't run.
[05/01 23:47:58    108s] Clock gating cells determined by native netlist tracing.
[05/01 23:47:59    108s] Iteration  1: Total net bbox = 1.031e+05 (3.40e+04 6.92e+04)
[05/01 23:47:59    108s]               Est.  stn bbox = 1.178e+05 (3.91e+04 7.87e+04)
[05/01 23:47:59    108s]               cpu = 0:00:00.3 real = 0:00:00.0 mem = 1728.9M
[05/01 23:47:59    108s] Iteration  2: Total net bbox = 1.031e+05 (3.40e+04 6.92e+04)
[05/01 23:47:59    108s]               Est.  stn bbox = 1.178e+05 (3.91e+04 7.87e+04)
[05/01 23:47:59    108s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1728.9M
[05/01 23:48:11    157s] exp_mt_sequential is set from setPlaceMode option to 1
[05/01 23:48:11    157s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=12)
[05/01 23:48:11    157s] place_exp_mt_interval set to default 32
[05/01 23:48:11    157s] place_exp_mt_interval_bias (first half) set to default 0.750000
[05/01 23:48:11    158s] Iteration  3: Total net bbox = 2.642e+04 (2.40e+04 2.40e+03)
[05/01 23:48:11    158s]               Est.  stn bbox = 3.293e+04 (2.99e+04 3.00e+03)
[05/01 23:48:11    158s]               cpu = 0:00:50.2 real = 0:00:12.0 mem = 2536.5M
[05/01 23:48:12    159s] Iteration  4: Total net bbox = 3.383e+04 (2.13e+04 1.25e+04)
[05/01 23:48:12    159s]               Est.  stn bbox = 4.207e+04 (2.65e+04 1.56e+04)
[05/01 23:48:12    159s]               cpu = 0:00:01.2 real = 0:00:01.0 mem = 2537.5M
[05/01 23:48:12    159s] Iteration  5: Total net bbox = 3.383e+04 (2.13e+04 1.25e+04)
[05/01 23:48:12    159s]               Est.  stn bbox = 4.207e+04 (2.65e+04 1.56e+04)
[05/01 23:48:12    159s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2537.5M
[05/01 23:48:13    164s] Iteration  6: Total net bbox = 5.354e+04 (3.47e+04 1.89e+04)
[05/01 23:48:13    164s]               Est.  stn bbox = 6.936e+04 (4.41e+04 2.52e+04)
[05/01 23:48:13    164s]               cpu = 0:00:04.7 real = 0:00:01.0 mem = 2569.5M
[05/01 23:48:13    164s] 
[05/01 23:48:13    164s] Iteration  7: Total net bbox = 5.760e+04 (3.85e+04 1.91e+04)
[05/01 23:48:13    164s]               Est.  stn bbox = 7.376e+04 (4.82e+04 2.55e+04)
[05/01 23:48:13    164s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2377.5M
[05/01 23:48:13    164s] Iteration  8: Total net bbox = 5.760e+04 (3.85e+04 1.91e+04)
[05/01 23:48:13    164s]               Est.  stn bbox = 7.376e+04 (4.82e+04 2.55e+04)
[05/01 23:48:13    164s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2377.5M
[05/01 23:48:15    169s] Starting Early Global Route rough congestion estimation: mem = 2377.5M
[05/01 23:48:15    169s] (I)       Reading DB...
[05/01 23:48:15    169s] (I)       Read data from FE... (mem=2377.5M)
[05/01 23:48:15    169s] (I)       Read nodes and places... (mem=2377.5M)
[05/01 23:48:15    169s] (I)       Done Read nodes and places (cpu=0.010s, mem=2377.5M)
[05/01 23:48:15    169s] (I)       Read nets... (mem=2377.5M)
[05/01 23:48:15    169s] (I)       Done Read nets (cpu=0.030s, mem=2377.5M)
[05/01 23:48:15    169s] (I)       Done Read data from FE (cpu=0.040s, mem=2377.5M)
[05/01 23:48:15    169s] (I)       before initializing RouteDB syMemory usage = 2377.5 MB
[05/01 23:48:15    169s] (I)       congestionReportName   : 
[05/01 23:48:15    169s] (I)       layerRangeFor2DCongestion : 
[05/01 23:48:15    169s] (I)       buildTerm2TermWires    : 1
[05/01 23:48:15    169s] (I)       doTrackAssignment      : 1
[05/01 23:48:15    169s] (I)       dumpBookshelfFiles     : 0
[05/01 23:48:15    169s] (I)       numThreads             : 12
[05/01 23:48:15    169s] (I)       bufferingAwareRouting  : false
[05/01 23:48:15    169s] [NR-eGR] honorMsvRouteConstraint: false
[05/01 23:48:15    169s] (I)       honorPin               : false
[05/01 23:48:15    169s] (I)       honorPinGuide          : true
[05/01 23:48:15    169s] (I)       honorPartition         : false
[05/01 23:48:15    169s] (I)       honorPartitionAllowFeedthru: false
[05/01 23:48:15    169s] (I)       allowPartitionCrossover: false
[05/01 23:48:15    169s] (I)       honorSingleEntry       : true
[05/01 23:48:15    169s] (I)       honorSingleEntryStrong : true
[05/01 23:48:15    169s] (I)       handleViaSpacingRule   : false
[05/01 23:48:15    169s] (I)       handleEolSpacingRule   : false
[05/01 23:48:15    169s] (I)       PDConstraint           : none
[05/01 23:48:15    169s] (I)       expBetterNDRHandling   : false
[05/01 23:48:15    169s] [NR-eGR] honorClockSpecNDR      : 0
[05/01 23:48:15    169s] (I)       routingEffortLevel     : 3
[05/01 23:48:15    169s] (I)       effortLevel            : standard
[05/01 23:48:15    169s] [NR-eGR] minRouteLayer          : 2
[05/01 23:48:15    169s] [NR-eGR] maxRouteLayer          : 7
[05/01 23:48:15    169s] (I)       relaxedTopLayerCeiling : 127
[05/01 23:48:15    169s] (I)       relaxedBottomLayerFloor: 2
[05/01 23:48:15    169s] (I)       numRowsPerGCell        : 15
[05/01 23:48:15    169s] (I)       speedUpLargeDesign     : 0
[05/01 23:48:15    169s] (I)       multiThreadingTA       : 1
[05/01 23:48:15    169s] (I)       optimizationMode       : false
[05/01 23:48:15    169s] (I)       routeSecondPG          : false
[05/01 23:48:15    169s] (I)       scenicRatioForLayerRelax: 0.00
[05/01 23:48:15    169s] (I)       detourLimitForLayerRelax: 0.00
[05/01 23:48:15    169s] (I)       punchThroughDistance   : 500.00
[05/01 23:48:15    169s] (I)       scenicBound            : 1.15
[05/01 23:48:15    169s] (I)       maxScenicToAvoidBlk    : 100.00
[05/01 23:48:15    169s] (I)       source-to-sink ratio   : 0.00
[05/01 23:48:15    169s] (I)       targetCongestionRatioH : 1.00
[05/01 23:48:15    169s] (I)       targetCongestionRatioV : 1.00
[05/01 23:48:15    169s] (I)       layerCongestionRatio   : 0.70
[05/01 23:48:15    169s] (I)       m1CongestionRatio      : 0.10
[05/01 23:48:15    169s] (I)       m2m3CongestionRatio    : 0.70
[05/01 23:48:15    169s] (I)       localRouteEffort       : 1.00
[05/01 23:48:15    169s] (I)       numSitesBlockedByOneVia: 8.00
[05/01 23:48:15    169s] (I)       supplyScaleFactorH     : 1.00
[05/01 23:48:15    169s] (I)       supplyScaleFactorV     : 1.00
[05/01 23:48:15    169s] (I)       highlight3DOverflowFactor: 0.00
[05/01 23:48:15    169s] (I)       routeVias              : 
[05/01 23:48:15    169s] (I)       readTROption           : true
[05/01 23:48:15    169s] (I)       extraSpacingFactor     : 1.00
[05/01 23:48:15    169s] [NR-eGR] numTracksPerClockWire  : 0
[05/01 23:48:15    169s] (I)       routeSelectedNetsOnly  : false
[05/01 23:48:15    169s] (I)       clkNetUseMaxDemand     : false
[05/01 23:48:15    169s] (I)       extraDemandForClocks   : 0
[05/01 23:48:15    169s] (I)       steinerRemoveLayers    : false
[05/01 23:48:15    169s] (I)       demoteLayerScenicScale : 1.00
[05/01 23:48:15    169s] (I)       nonpreferLayerCostScale : 100.00
[05/01 23:48:15    169s] (I)       similarTopologyRoutingFast : false
[05/01 23:48:15    169s] (I)       spanningTreeRefinement : false
[05/01 23:48:15    169s] (I)       spanningTreeRefinementAlpha : -1.00
[05/01 23:48:15    169s] (I)       starting read tracks
[05/01 23:48:15    169s] (I)       build grid graph
[05/01 23:48:15    169s] (I)       build grid graph start
[05/01 23:48:15    169s] [NR-eGR] M1 has no routable track
[05/01 23:48:15    169s] [NR-eGR] M2 has non-uniform track structures
[05/01 23:48:15    169s] [NR-eGR] M3 has single uniform track structure
[05/01 23:48:15    169s] [NR-eGR] M4 has single uniform track structure
[05/01 23:48:15    169s] [NR-eGR] M5 has single uniform track structure
[05/01 23:48:15    169s] [NR-eGR] M6 has single uniform track structure
[05/01 23:48:15    169s] [NR-eGR] M7 has single uniform track structure
[05/01 23:48:15    169s] (I)       build grid graph end
[05/01 23:48:15    169s] (I)       merge level 0
[05/01 23:48:15    169s] (I)       numViaLayers=10
[05/01 23:48:15    169s] (I)       Reading via VIA12 for layer: 0 
[05/01 23:48:15    169s] (I)       Reading via VIA23 for layer: 1 
[05/01 23:48:15    169s] (I)       Reading via VIA34 for layer: 2 
[05/01 23:48:15    169s] (I)       Reading via VIA45 for layer: 3 
[05/01 23:48:15    169s] (I)       Reading via VIA56 for layer: 4 
[05/01 23:48:15    169s] (I)       Reading via VIA67 for layer: 5 
[05/01 23:48:15    169s] (I)       Reading via VIA78 for layer: 6 
[05/01 23:48:15    169s] (I)       Reading via VIA89 for layer: 7 
[05/01 23:48:15    169s] (I)       Reading via VIA9Pad for layer: 8 
[05/01 23:48:15    169s] (I)       end build via table
[05/01 23:48:15    169s] [NR-eGR] Read 19663 PG shapes in 0.010 seconds
[05/01 23:48:15    169s] 
[05/01 23:48:15    169s] [NR-eGR] numRoutingBlks=0 numInstBlks=1953 numPGBlocks=19663 numBumpBlks=0 numBoundaryFakeBlks=0
[05/01 23:48:15    169s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/01 23:48:15    169s] (I)       readDataFromPlaceDB
[05/01 23:48:15    169s] (I)       Read net information..
[05/01 23:48:15    169s] [NR-eGR] Read numTotalNets=6611  numIgnoredNets=0
[05/01 23:48:15    169s] (I)       Read testcase time = 0.000 seconds
[05/01 23:48:15    169s] 
[05/01 23:48:15    169s] (I)       read default dcut vias
[05/01 23:48:15    169s] (I)       Reading via VIA12 for layer: 0 
[05/01 23:48:15    169s] (I)       Reading via VIA23 for layer: 1 
[05/01 23:48:15    169s] (I)       Reading via VIA34 for layer: 2 
[05/01 23:48:15    169s] (I)       Reading via VIA45 for layer: 3 
[05/01 23:48:15    169s] (I)       Reading via VIA56 for layer: 4 
[05/01 23:48:15    169s] (I)       Reading via VIA67 for layer: 5 
[05/01 23:48:15    169s] (I)       Reading via VIA78 for layer: 6 
[05/01 23:48:15    169s] (I)       Reading via VIA89 for layer: 7 
[05/01 23:48:15    169s] (I)       Reading via VIA9Pad for layer: 8 
[05/01 23:48:15    169s] (I)       early_global_route_priority property id does not exist.
[05/01 23:48:15    169s] (I)       build grid graph start
[05/01 23:48:15    169s] (I)       build grid graph end
[05/01 23:48:15    169s] (I)       Model blockage into capacity
[05/01 23:48:15    169s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/01 23:48:15    169s] (I)       Modeling time = 0.010 seconds
[05/01 23:48:15    169s] 
[05/01 23:48:15    169s] (I)       Number of ignored nets = 0
[05/01 23:48:15    169s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/01 23:48:15    169s] (I)       Number of clock nets = 53.  Ignored: No
[05/01 23:48:15    169s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/01 23:48:15    169s] (I)       Number of special nets = 0.  Ignored: Yes
[05/01 23:48:15    169s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/01 23:48:15    169s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/01 23:48:15    169s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/01 23:48:15    169s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/01 23:48:15    169s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/01 23:48:15    169s] [NR-eGR] There are 53 clock nets ( 0 with NDR ).
[05/01 23:48:15    169s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2377.5 MB
[05/01 23:48:15    169s] (I)       Ndr track 0 does not exist
[05/01 23:48:15    169s] (I)       Layer1  viaCost=100.00
[05/01 23:48:15    169s] (I)       Layer2  viaCost=100.00
[05/01 23:48:15    169s] (I)       Layer3  viaCost=100.00
[05/01 23:48:15    169s] (I)       Layer4  viaCost=100.00
[05/01 23:48:15    169s] (I)       Layer5  viaCost=100.00
[05/01 23:48:15    169s] (I)       Layer6  viaCost=100.00
[05/01 23:48:15    169s] (I)       ---------------------Grid Graph Info--------------------
[05/01 23:48:15    169s] (I)       Routing area        : (0, 0) - (1999872, 1999872)
[05/01 23:48:15    169s] (I)       Core area           : (0, 0) - (1999872, 1999872)
[05/01 23:48:15    169s] (I)       Site width          :   864  (dbu)
[05/01 23:48:15    169s] (I)       Row height          :  4320  (dbu)
[05/01 23:48:15    169s] (I)       GCell width         : 64800  (dbu)
[05/01 23:48:15    169s] (I)       GCell height        : 64800  (dbu)
[05/01 23:48:15    169s] (I)       Grid                :    31    31     7
[05/01 23:48:15    169s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/01 23:48:15    169s] (I)       Vertical capacity   :     0     0 64800     0 64800     0 64800
[05/01 23:48:15    169s] (I)       Horizontal capacity :     0 64800     0 64800     0 64800     0
[05/01 23:48:15    169s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/01 23:48:15    169s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/01 23:48:15    169s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/01 23:48:15    169s] (I)       Default pitch size  :   576   576   576   768   864  1152  1152
[05/01 23:48:15    169s] (I)       First track coord   :     0  4320   576   816   864   576   576
[05/01 23:48:15    169s] (I)       Num tracks per GCell: 112.50 112.50 112.50 84.38 75.00 56.25 56.25
[05/01 23:48:15    169s] (I)       Total num of tracks :     0  3234  3471  2603  2314  1736  1736
[05/01 23:48:15    169s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/01 23:48:15    169s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/01 23:48:15    169s] (I)       --------------------------------------------------------
[05/01 23:48:15    169s] 
[05/01 23:48:15    169s] [NR-eGR] ============ Routing rule table ============
[05/01 23:48:15    169s] [NR-eGR] Rule id: 0  Nets: 6611 
[05/01 23:48:15    169s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/01 23:48:15    169s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=864  L6=1152  L7=1152
[05/01 23:48:15    169s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/01 23:48:15    169s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/01 23:48:15    169s] [NR-eGR] ========================================
[05/01 23:48:15    169s] [NR-eGR] 
[05/01 23:48:15    169s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/01 23:48:15    169s] (I)       blocked tracks on layer2 : = 8051 / 100254 (8.03%)
[05/01 23:48:15    169s] (I)       blocked tracks on layer3 : = 5208 / 107601 (4.84%)
[05/01 23:48:15    169s] (I)       blocked tracks on layer4 : = 4030 / 80693 (4.99%)
[05/01 23:48:15    169s] (I)       blocked tracks on layer5 : = 4030 / 71734 (5.62%)
[05/01 23:48:15    169s] (I)       blocked tracks on layer6 : = 2604 / 53816 (4.84%)
[05/01 23:48:15    169s] (I)       blocked tracks on layer7 : = 2604 / 53816 (4.84%)
[05/01 23:48:15    169s] (I)       After initializing earlyGlobalRoute syMemory usage = 2377.5 MB
[05/01 23:48:15    169s] (I)       Loading and dumping file time : 0.07 seconds
[05/01 23:48:15    169s] (I)       ============= Initialization =============
[05/01 23:48:15    169s] (I)       numLocalWires=22327  numGlobalNetBranches=4379  numLocalNetBranches=6788
[05/01 23:48:15    169s] (I)       totalPins=20820  totalGlobalPin=4682 (22.49%)
[05/01 23:48:15    169s] (I)       total 2D Cap : 447453 = (226144 H, 221309 V)
[05/01 23:48:15    169s] (I)       ============  Phase 1a Route ============
[05/01 23:48:15    169s] (I)       Phase 1a runs 0.00 seconds
[05/01 23:48:15    169s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/01 23:48:15    169s] (I)       Usage: 4333 = (2909 H, 1424 V) = (1.29% H, 0.64% V) = (4.713e+04um H, 2.307e+04um V)
[05/01 23:48:15    169s] (I)       
[05/01 23:48:15    169s] (I)       ============  Phase 1b Route ============
[05/01 23:48:15    169s] (I)       Usage: 4333 = (2909 H, 1424 V) = (1.29% H, 0.64% V) = (4.713e+04um H, 2.307e+04um V)
[05/01 23:48:15    169s] (I)       
[05/01 23:48:15    169s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/01 23:48:15    169s] 
[05/01 23:48:15    169s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/01 23:48:15    169s] Finished Early Global Route rough congestion estimation: mem = 2377.5M
[05/01 23:48:15    169s] earlyGlobalRoute rough estimation gcell size 15 row height
[05/01 23:48:15    169s] OPERPROF: Starting CDPad at level 1, MEM:2377.5M
[05/01 23:48:15    169s] CDPadU 0.080 -> 0.079
[05/01 23:48:15    169s] OPERPROF: Finished CDPad at level 1, CPU:0.140, REAL:0.145, MEM:2377.5M
[05/01 23:48:16    170s] Global placement CDP skipped at cutLevel 9.
[05/01 23:48:16    170s] Iteration  9: Total net bbox = 6.033e+04 (4.00e+04 2.03e+04)
[05/01 23:48:16    170s]               Est.  stn bbox = 7.709e+04 (4.98e+04 2.73e+04)
[05/01 23:48:16    170s]               cpu = 0:00:05.3 real = 0:00:03.0 mem = 2381.5M
[05/01 23:48:16    170s] Iteration 10: Total net bbox = 6.033e+04 (4.00e+04 2.03e+04)
[05/01 23:48:16    170s]               Est.  stn bbox = 7.709e+04 (4.98e+04 2.73e+04)
[05/01 23:48:16    170s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2381.5M
[05/01 23:48:17    173s] Starting Early Global Route rough congestion estimation: mem = 2381.5M
[05/01 23:48:17    173s] (I)       Reading DB...
[05/01 23:48:17    173s] (I)       Read data from FE... (mem=2381.5M)
[05/01 23:48:17    173s] (I)       Read nodes and places... (mem=2381.5M)
[05/01 23:48:17    173s] (I)       Done Read nodes and places (cpu=0.010s, mem=2381.5M)
[05/01 23:48:17    173s] (I)       Read nets... (mem=2381.5M)
[05/01 23:48:17    173s] (I)       Done Read nets (cpu=0.020s, mem=2381.5M)
[05/01 23:48:17    173s] (I)       Done Read data from FE (cpu=0.030s, mem=2381.5M)
[05/01 23:48:17    173s] (I)       before initializing RouteDB syMemory usage = 2381.5 MB
[05/01 23:48:17    173s] (I)       congestionReportName   : 
[05/01 23:48:17    173s] (I)       layerRangeFor2DCongestion : 
[05/01 23:48:17    173s] (I)       buildTerm2TermWires    : 1
[05/01 23:48:17    173s] (I)       doTrackAssignment      : 1
[05/01 23:48:17    173s] (I)       dumpBookshelfFiles     : 0
[05/01 23:48:17    173s] (I)       numThreads             : 12
[05/01 23:48:17    173s] (I)       bufferingAwareRouting  : false
[05/01 23:48:17    173s] [NR-eGR] honorMsvRouteConstraint: false
[05/01 23:48:17    173s] (I)       honorPin               : false
[05/01 23:48:17    173s] (I)       honorPinGuide          : true
[05/01 23:48:17    173s] (I)       honorPartition         : false
[05/01 23:48:17    173s] (I)       honorPartitionAllowFeedthru: false
[05/01 23:48:17    173s] (I)       allowPartitionCrossover: false
[05/01 23:48:17    173s] (I)       honorSingleEntry       : true
[05/01 23:48:17    173s] (I)       honorSingleEntryStrong : true
[05/01 23:48:17    173s] (I)       handleViaSpacingRule   : false
[05/01 23:48:17    173s] (I)       handleEolSpacingRule   : false
[05/01 23:48:17    173s] (I)       PDConstraint           : none
[05/01 23:48:17    173s] (I)       expBetterNDRHandling   : false
[05/01 23:48:17    173s] [NR-eGR] honorClockSpecNDR      : 0
[05/01 23:48:17    173s] (I)       routingEffortLevel     : 3
[05/01 23:48:17    173s] (I)       effortLevel            : standard
[05/01 23:48:17    173s] [NR-eGR] minRouteLayer          : 2
[05/01 23:48:17    173s] [NR-eGR] maxRouteLayer          : 7
[05/01 23:48:17    173s] (I)       relaxedTopLayerCeiling : 127
[05/01 23:48:17    173s] (I)       relaxedBottomLayerFloor: 2
[05/01 23:48:17    173s] (I)       numRowsPerGCell        : 8
[05/01 23:48:17    173s] (I)       speedUpLargeDesign     : 0
[05/01 23:48:17    173s] (I)       multiThreadingTA       : 1
[05/01 23:48:17    173s] (I)       optimizationMode       : false
[05/01 23:48:17    173s] (I)       routeSecondPG          : false
[05/01 23:48:17    173s] (I)       scenicRatioForLayerRelax: 0.00
[05/01 23:48:17    173s] (I)       detourLimitForLayerRelax: 0.00
[05/01 23:48:17    173s] (I)       punchThroughDistance   : 500.00
[05/01 23:48:17    173s] (I)       scenicBound            : 1.15
[05/01 23:48:17    173s] (I)       maxScenicToAvoidBlk    : 100.00
[05/01 23:48:17    173s] (I)       source-to-sink ratio   : 0.00
[05/01 23:48:17    173s] (I)       targetCongestionRatioH : 1.00
[05/01 23:48:17    173s] (I)       targetCongestionRatioV : 1.00
[05/01 23:48:17    173s] (I)       layerCongestionRatio   : 0.70
[05/01 23:48:17    173s] (I)       m1CongestionRatio      : 0.10
[05/01 23:48:17    173s] (I)       m2m3CongestionRatio    : 0.70
[05/01 23:48:17    173s] (I)       localRouteEffort       : 1.00
[05/01 23:48:17    173s] (I)       numSitesBlockedByOneVia: 8.00
[05/01 23:48:17    173s] (I)       supplyScaleFactorH     : 1.00
[05/01 23:48:17    173s] (I)       supplyScaleFactorV     : 1.00
[05/01 23:48:17    173s] (I)       highlight3DOverflowFactor: 0.00
[05/01 23:48:17    173s] (I)       routeVias              : 
[05/01 23:48:17    173s] (I)       readTROption           : true
[05/01 23:48:17    173s] (I)       extraSpacingFactor     : 1.00
[05/01 23:48:17    173s] [NR-eGR] numTracksPerClockWire  : 0
[05/01 23:48:17    173s] (I)       routeSelectedNetsOnly  : false
[05/01 23:48:17    173s] (I)       clkNetUseMaxDemand     : false
[05/01 23:48:17    173s] (I)       extraDemandForClocks   : 0
[05/01 23:48:17    173s] (I)       steinerRemoveLayers    : false
[05/01 23:48:17    173s] (I)       demoteLayerScenicScale : 1.00
[05/01 23:48:17    173s] (I)       nonpreferLayerCostScale : 100.00
[05/01 23:48:17    173s] (I)       similarTopologyRoutingFast : false
[05/01 23:48:17    173s] (I)       spanningTreeRefinement : false
[05/01 23:48:17    173s] (I)       spanningTreeRefinementAlpha : -1.00
[05/01 23:48:17    173s] (I)       starting read tracks
[05/01 23:48:17    173s] (I)       build grid graph
[05/01 23:48:17    173s] (I)       build grid graph start
[05/01 23:48:17    173s] [NR-eGR] M1 has no routable track
[05/01 23:48:17    173s] [NR-eGR] M2 has non-uniform track structures
[05/01 23:48:17    173s] [NR-eGR] M3 has single uniform track structure
[05/01 23:48:17    173s] [NR-eGR] M4 has single uniform track structure
[05/01 23:48:17    173s] [NR-eGR] M5 has single uniform track structure
[05/01 23:48:17    173s] [NR-eGR] M6 has single uniform track structure
[05/01 23:48:17    173s] [NR-eGR] M7 has single uniform track structure
[05/01 23:48:17    173s] (I)       build grid graph end
[05/01 23:48:17    173s] (I)       merge level 0
[05/01 23:48:17    173s] (I)       numViaLayers=10
[05/01 23:48:17    173s] (I)       Reading via VIA12 for layer: 0 
[05/01 23:48:17    173s] (I)       Reading via VIA23 for layer: 1 
[05/01 23:48:17    173s] (I)       Reading via VIA34 for layer: 2 
[05/01 23:48:17    173s] (I)       Reading via VIA45 for layer: 3 
[05/01 23:48:17    173s] (I)       Reading via VIA56 for layer: 4 
[05/01 23:48:17    173s] (I)       Reading via VIA67 for layer: 5 
[05/01 23:48:17    173s] (I)       Reading via VIA78 for layer: 6 
[05/01 23:48:17    173s] (I)       Reading via VIA89 for layer: 7 
[05/01 23:48:17    173s] (I)       Reading via VIA9Pad for layer: 8 
[05/01 23:48:17    173s] (I)       end build via table
[05/01 23:48:17    173s] [NR-eGR] Read 19663 PG shapes in 0.010 seconds
[05/01 23:48:17    173s] 
[05/01 23:48:17    173s] [NR-eGR] numRoutingBlks=0 numInstBlks=1953 numPGBlocks=19663 numBumpBlks=0 numBoundaryFakeBlks=0
[05/01 23:48:17    173s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/01 23:48:17    173s] (I)       readDataFromPlaceDB
[05/01 23:48:17    173s] (I)       Read net information..
[05/01 23:48:17    173s] [NR-eGR] Read numTotalNets=6611  numIgnoredNets=0
[05/01 23:48:17    173s] (I)       Read testcase time = 0.000 seconds
[05/01 23:48:17    173s] 
[05/01 23:48:17    173s] (I)       read default dcut vias
[05/01 23:48:17    173s] (I)       Reading via VIA12 for layer: 0 
[05/01 23:48:17    173s] (I)       Reading via VIA23 for layer: 1 
[05/01 23:48:17    173s] (I)       Reading via VIA34 for layer: 2 
[05/01 23:48:17    173s] (I)       Reading via VIA45 for layer: 3 
[05/01 23:48:17    173s] (I)       Reading via VIA56 for layer: 4 
[05/01 23:48:17    173s] (I)       Reading via VIA67 for layer: 5 
[05/01 23:48:17    173s] (I)       Reading via VIA78 for layer: 6 
[05/01 23:48:17    173s] (I)       Reading via VIA89 for layer: 7 
[05/01 23:48:17    173s] (I)       Reading via VIA9Pad for layer: 8 
[05/01 23:48:17    173s] (I)       early_global_route_priority property id does not exist.
[05/01 23:48:17    173s] (I)       build grid graph start
[05/01 23:48:17    173s] (I)       build grid graph end
[05/01 23:48:17    173s] (I)       Model blockage into capacity
[05/01 23:48:17    173s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/01 23:48:17    173s] (I)       Modeling time = 0.010 seconds
[05/01 23:48:17    173s] 
[05/01 23:48:17    173s] (I)       Number of ignored nets = 0
[05/01 23:48:17    173s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/01 23:48:17    173s] (I)       Number of clock nets = 53.  Ignored: No
[05/01 23:48:17    173s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/01 23:48:17    173s] (I)       Number of special nets = 0.  Ignored: Yes
[05/01 23:48:17    173s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/01 23:48:17    173s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/01 23:48:17    173s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/01 23:48:17    173s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/01 23:48:17    173s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/01 23:48:17    173s] [NR-eGR] There are 53 clock nets ( 0 with NDR ).
[05/01 23:48:17    173s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2381.5 MB
[05/01 23:48:17    173s] (I)       Ndr track 0 does not exist
[05/01 23:48:17    173s] (I)       Layer1  viaCost=100.00
[05/01 23:48:17    173s] (I)       Layer2  viaCost=100.00
[05/01 23:48:17    173s] (I)       Layer3  viaCost=100.00
[05/01 23:48:17    173s] (I)       Layer4  viaCost=100.00
[05/01 23:48:17    173s] (I)       Layer5  viaCost=100.00
[05/01 23:48:17    173s] (I)       Layer6  viaCost=100.00
[05/01 23:48:17    173s] (I)       ---------------------Grid Graph Info--------------------
[05/01 23:48:17    173s] (I)       Routing area        : (0, 0) - (1999872, 1999872)
[05/01 23:48:17    173s] (I)       Core area           : (0, 0) - (1999872, 1999872)
[05/01 23:48:17    173s] (I)       Site width          :   864  (dbu)
[05/01 23:48:17    173s] (I)       Row height          :  4320  (dbu)
[05/01 23:48:17    173s] (I)       GCell width         : 34560  (dbu)
[05/01 23:48:17    173s] (I)       GCell height        : 34560  (dbu)
[05/01 23:48:17    173s] (I)       Grid                :    58    58     7
[05/01 23:48:17    173s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/01 23:48:17    173s] (I)       Vertical capacity   :     0     0 34560     0 34560     0 34560
[05/01 23:48:17    173s] (I)       Horizontal capacity :     0 34560     0 34560     0 34560     0
[05/01 23:48:17    173s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/01 23:48:17    173s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/01 23:48:17    173s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/01 23:48:17    173s] (I)       Default pitch size  :   576   576   576   768   864  1152  1152
[05/01 23:48:17    173s] (I)       First track coord   :     0  4320   576   816   864   576   576
[05/01 23:48:17    173s] (I)       Num tracks per GCell: 60.00 60.00 60.00 45.00 40.00 30.00 30.00
[05/01 23:48:17    173s] (I)       Total num of tracks :     0  3234  3471  2603  2314  1736  1736
[05/01 23:48:17    173s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/01 23:48:17    173s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/01 23:48:17    173s] (I)       --------------------------------------------------------
[05/01 23:48:17    173s] 
[05/01 23:48:17    173s] [NR-eGR] ============ Routing rule table ============
[05/01 23:48:17    173s] [NR-eGR] Rule id: 0  Nets: 6611 
[05/01 23:48:17    173s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/01 23:48:17    173s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=864  L6=1152  L7=1152
[05/01 23:48:17    173s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/01 23:48:17    173s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/01 23:48:17    173s] [NR-eGR] ========================================
[05/01 23:48:17    173s] [NR-eGR] 
[05/01 23:48:17    173s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/01 23:48:17    173s] (I)       blocked tracks on layer2 : = 9712 / 187572 (5.18%)
[05/01 23:48:17    173s] (I)       blocked tracks on layer3 : = 9744 / 201318 (4.84%)
[05/01 23:48:17    173s] (I)       blocked tracks on layer4 : = 7540 / 150974 (4.99%)
[05/01 23:48:17    173s] (I)       blocked tracks on layer5 : = 7540 / 134212 (5.62%)
[05/01 23:48:17    173s] (I)       blocked tracks on layer6 : = 4872 / 100688 (4.84%)
[05/01 23:48:17    173s] (I)       blocked tracks on layer7 : = 4872 / 100688 (4.84%)
[05/01 23:48:17    173s] (I)       After initializing earlyGlobalRoute syMemory usage = 2381.5 MB
[05/01 23:48:17    173s] (I)       Loading and dumping file time : 0.06 seconds
[05/01 23:48:17    173s] (I)       ============= Initialization =============
[05/01 23:48:17    173s] (I)       numLocalWires=18852  numGlobalNetBranches=4112  numLocalNetBranches=5316
[05/01 23:48:17    173s] (I)       totalPins=20820  totalGlobalPin=7171 (34.44%)
[05/01 23:48:17    173s] (I)       total 2D Cap : 837001 = (422927 H, 414074 V)
[05/01 23:48:17    173s] (I)       ============  Phase 1a Route ============
[05/01 23:48:17    173s] (I)       Phase 1a runs 0.00 seconds
[05/01 23:48:17    173s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/01 23:48:17    173s] (I)       Usage: 8515 = (5232 H, 3283 V) = (1.24% H, 0.79% V) = (4.520e+04um H, 2.837e+04um V)
[05/01 23:48:17    173s] (I)       
[05/01 23:48:17    173s] (I)       ============  Phase 1b Route ============
[05/01 23:48:17    173s] (I)       Usage: 8515 = (5232 H, 3283 V) = (1.24% H, 0.79% V) = (4.520e+04um H, 2.837e+04um V)
[05/01 23:48:17    173s] (I)       
[05/01 23:48:17    173s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/01 23:48:17    173s] 
[05/01 23:48:17    173s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/01 23:48:17    173s] Finished Early Global Route rough congestion estimation: mem = 2381.5M
[05/01 23:48:17    173s] earlyGlobalRoute rough estimation gcell size 8 row height
[05/01 23:48:17    173s] OPERPROF: Starting CDPad at level 1, MEM:2381.5M
[05/01 23:48:17    173s] CDPadU 0.079 -> 0.079
[05/01 23:48:17    173s] OPERPROF: Finished CDPad at level 1, CPU:0.140, REAL:0.136, MEM:2381.5M
[05/01 23:48:17    174s] Global placement CDP skipped at cutLevel 11.
[05/01 23:48:17    174s] Iteration 11: Total net bbox = 6.281e+04 (4.11e+04 2.17e+04)
[05/01 23:48:17    174s]               Est.  stn bbox = 8.022e+04 (5.13e+04 2.89e+04)
[05/01 23:48:17    174s]               cpu = 0:00:04.0 real = 0:00:01.0 mem = 2381.5M
[05/01 23:48:17    174s] Iteration 12: Total net bbox = 6.281e+04 (4.11e+04 2.17e+04)
[05/01 23:48:17    174s]               Est.  stn bbox = 8.022e+04 (5.13e+04 2.89e+04)
[05/01 23:48:17    174s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2381.5M
[05/01 23:48:19    179s] Starting Early Global Route rough congestion estimation: mem = 2381.5M
[05/01 23:48:19    179s] (I)       Reading DB...
[05/01 23:48:19    179s] (I)       Read data from FE... (mem=2381.5M)
[05/01 23:48:19    179s] (I)       Read nodes and places... (mem=2381.5M)
[05/01 23:48:19    179s] (I)       Done Read nodes and places (cpu=0.010s, mem=2381.5M)
[05/01 23:48:19    179s] (I)       Read nets... (mem=2381.5M)
[05/01 23:48:19    179s] (I)       Done Read nets (cpu=0.020s, mem=2381.5M)
[05/01 23:48:19    179s] (I)       Done Read data from FE (cpu=0.040s, mem=2381.5M)
[05/01 23:48:19    179s] (I)       before initializing RouteDB syMemory usage = 2381.5 MB
[05/01 23:48:19    179s] (I)       congestionReportName   : 
[05/01 23:48:19    179s] (I)       layerRangeFor2DCongestion : 
[05/01 23:48:19    179s] (I)       buildTerm2TermWires    : 1
[05/01 23:48:19    179s] (I)       doTrackAssignment      : 1
[05/01 23:48:19    179s] (I)       dumpBookshelfFiles     : 0
[05/01 23:48:19    179s] (I)       numThreads             : 12
[05/01 23:48:19    179s] (I)       bufferingAwareRouting  : false
[05/01 23:48:19    179s] [NR-eGR] honorMsvRouteConstraint: false
[05/01 23:48:19    179s] (I)       honorPin               : false
[05/01 23:48:19    179s] (I)       honorPinGuide          : true
[05/01 23:48:19    179s] (I)       honorPartition         : false
[05/01 23:48:19    179s] (I)       honorPartitionAllowFeedthru: false
[05/01 23:48:19    179s] (I)       allowPartitionCrossover: false
[05/01 23:48:19    179s] (I)       honorSingleEntry       : true
[05/01 23:48:19    179s] (I)       honorSingleEntryStrong : true
[05/01 23:48:19    179s] (I)       handleViaSpacingRule   : false
[05/01 23:48:19    179s] (I)       handleEolSpacingRule   : false
[05/01 23:48:19    179s] (I)       PDConstraint           : none
[05/01 23:48:19    179s] (I)       expBetterNDRHandling   : false
[05/01 23:48:19    179s] [NR-eGR] honorClockSpecNDR      : 0
[05/01 23:48:19    179s] (I)       routingEffortLevel     : 3
[05/01 23:48:19    179s] (I)       effortLevel            : standard
[05/01 23:48:19    179s] [NR-eGR] minRouteLayer          : 2
[05/01 23:48:19    179s] [NR-eGR] maxRouteLayer          : 7
[05/01 23:48:19    179s] (I)       relaxedTopLayerCeiling : 127
[05/01 23:48:19    179s] (I)       relaxedBottomLayerFloor: 2
[05/01 23:48:19    179s] (I)       numRowsPerGCell        : 4
[05/01 23:48:19    179s] (I)       speedUpLargeDesign     : 0
[05/01 23:48:19    179s] (I)       multiThreadingTA       : 1
[05/01 23:48:19    179s] (I)       optimizationMode       : false
[05/01 23:48:19    179s] (I)       routeSecondPG          : false
[05/01 23:48:19    179s] (I)       scenicRatioForLayerRelax: 0.00
[05/01 23:48:19    179s] (I)       detourLimitForLayerRelax: 0.00
[05/01 23:48:19    179s] (I)       punchThroughDistance   : 500.00
[05/01 23:48:19    179s] (I)       scenicBound            : 1.15
[05/01 23:48:19    179s] (I)       maxScenicToAvoidBlk    : 100.00
[05/01 23:48:19    179s] (I)       source-to-sink ratio   : 0.00
[05/01 23:48:19    179s] (I)       targetCongestionRatioH : 1.00
[05/01 23:48:19    179s] (I)       targetCongestionRatioV : 1.00
[05/01 23:48:19    179s] (I)       layerCongestionRatio   : 0.70
[05/01 23:48:19    179s] (I)       m1CongestionRatio      : 0.10
[05/01 23:48:19    179s] (I)       m2m3CongestionRatio    : 0.70
[05/01 23:48:19    179s] (I)       localRouteEffort       : 1.00
[05/01 23:48:19    179s] (I)       numSitesBlockedByOneVia: 8.00
[05/01 23:48:19    179s] (I)       supplyScaleFactorH     : 1.00
[05/01 23:48:19    179s] (I)       supplyScaleFactorV     : 1.00
[05/01 23:48:19    179s] (I)       highlight3DOverflowFactor: 0.00
[05/01 23:48:19    179s] (I)       routeVias              : 
[05/01 23:48:19    179s] (I)       readTROption           : true
[05/01 23:48:19    179s] (I)       extraSpacingFactor     : 1.00
[05/01 23:48:19    179s] [NR-eGR] numTracksPerClockWire  : 0
[05/01 23:48:19    179s] (I)       routeSelectedNetsOnly  : false
[05/01 23:48:19    179s] (I)       clkNetUseMaxDemand     : false
[05/01 23:48:19    179s] (I)       extraDemandForClocks   : 0
[05/01 23:48:19    179s] (I)       steinerRemoveLayers    : false
[05/01 23:48:19    179s] (I)       demoteLayerScenicScale : 1.00
[05/01 23:48:19    179s] (I)       nonpreferLayerCostScale : 100.00
[05/01 23:48:19    179s] (I)       similarTopologyRoutingFast : false
[05/01 23:48:19    179s] (I)       spanningTreeRefinement : false
[05/01 23:48:19    179s] (I)       spanningTreeRefinementAlpha : -1.00
[05/01 23:48:19    179s] (I)       starting read tracks
[05/01 23:48:19    179s] (I)       build grid graph
[05/01 23:48:19    179s] (I)       build grid graph start
[05/01 23:48:19    179s] [NR-eGR] M1 has no routable track
[05/01 23:48:19    179s] [NR-eGR] M2 has non-uniform track structures
[05/01 23:48:19    179s] [NR-eGR] M3 has single uniform track structure
[05/01 23:48:19    179s] [NR-eGR] M4 has single uniform track structure
[05/01 23:48:19    179s] [NR-eGR] M5 has single uniform track structure
[05/01 23:48:19    179s] [NR-eGR] M6 has single uniform track structure
[05/01 23:48:19    179s] [NR-eGR] M7 has single uniform track structure
[05/01 23:48:19    179s] (I)       build grid graph end
[05/01 23:48:19    179s] (I)       merge level 0
[05/01 23:48:19    179s] (I)       numViaLayers=10
[05/01 23:48:19    179s] (I)       Reading via VIA12 for layer: 0 
[05/01 23:48:19    179s] (I)       Reading via VIA23 for layer: 1 
[05/01 23:48:19    179s] (I)       Reading via VIA34 for layer: 2 
[05/01 23:48:19    179s] (I)       Reading via VIA45 for layer: 3 
[05/01 23:48:19    179s] (I)       Reading via VIA56 for layer: 4 
[05/01 23:48:19    179s] (I)       Reading via VIA67 for layer: 5 
[05/01 23:48:19    179s] (I)       Reading via VIA78 for layer: 6 
[05/01 23:48:19    179s] (I)       Reading via VIA89 for layer: 7 
[05/01 23:48:19    179s] (I)       Reading via VIA9Pad for layer: 8 
[05/01 23:48:19    179s] (I)       end build via table
[05/01 23:48:19    179s] [NR-eGR] Read 19663 PG shapes in 0.010 seconds
[05/01 23:48:19    179s] 
[05/01 23:48:19    179s] [NR-eGR] numRoutingBlks=0 numInstBlks=1953 numPGBlocks=19663 numBumpBlks=0 numBoundaryFakeBlks=0
[05/01 23:48:19    179s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/01 23:48:19    179s] (I)       readDataFromPlaceDB
[05/01 23:48:19    179s] (I)       Read net information..
[05/01 23:48:19    179s] [NR-eGR] Read numTotalNets=6611  numIgnoredNets=0
[05/01 23:48:19    179s] (I)       Read testcase time = 0.000 seconds
[05/01 23:48:19    179s] 
[05/01 23:48:19    179s] (I)       read default dcut vias
[05/01 23:48:19    179s] (I)       Reading via VIA12 for layer: 0 
[05/01 23:48:19    179s] (I)       Reading via VIA23 for layer: 1 
[05/01 23:48:19    179s] (I)       Reading via VIA34 for layer: 2 
[05/01 23:48:19    179s] (I)       Reading via VIA45 for layer: 3 
[05/01 23:48:19    179s] (I)       Reading via VIA56 for layer: 4 
[05/01 23:48:19    179s] (I)       Reading via VIA67 for layer: 5 
[05/01 23:48:19    179s] (I)       Reading via VIA78 for layer: 6 
[05/01 23:48:19    179s] (I)       Reading via VIA89 for layer: 7 
[05/01 23:48:19    179s] (I)       Reading via VIA9Pad for layer: 8 
[05/01 23:48:19    179s] (I)       early_global_route_priority property id does not exist.
[05/01 23:48:19    179s] (I)       build grid graph start
[05/01 23:48:19    179s] (I)       build grid graph end
[05/01 23:48:19    179s] (I)       Model blockage into capacity
[05/01 23:48:19    179s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/01 23:48:19    179s] (I)       Modeling time = 0.020 seconds
[05/01 23:48:19    179s] 
[05/01 23:48:19    179s] (I)       Number of ignored nets = 0
[05/01 23:48:19    179s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/01 23:48:19    179s] (I)       Number of clock nets = 53.  Ignored: No
[05/01 23:48:19    179s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/01 23:48:19    179s] (I)       Number of special nets = 0.  Ignored: Yes
[05/01 23:48:19    179s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/01 23:48:19    179s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/01 23:48:19    179s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/01 23:48:19    179s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/01 23:48:19    179s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/01 23:48:19    179s] [NR-eGR] There are 53 clock nets ( 0 with NDR ).
[05/01 23:48:19    179s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2381.5 MB
[05/01 23:48:19    179s] (I)       Ndr track 0 does not exist
[05/01 23:48:19    179s] (I)       Layer1  viaCost=100.00
[05/01 23:48:19    179s] (I)       Layer2  viaCost=100.00
[05/01 23:48:19    179s] (I)       Layer3  viaCost=100.00
[05/01 23:48:19    179s] (I)       Layer4  viaCost=100.00
[05/01 23:48:19    179s] (I)       Layer5  viaCost=100.00
[05/01 23:48:19    179s] (I)       Layer6  viaCost=100.00
[05/01 23:48:19    179s] (I)       ---------------------Grid Graph Info--------------------
[05/01 23:48:19    179s] (I)       Routing area        : (0, 0) - (1999872, 1999872)
[05/01 23:48:19    179s] (I)       Core area           : (0, 0) - (1999872, 1999872)
[05/01 23:48:19    179s] (I)       Site width          :   864  (dbu)
[05/01 23:48:19    179s] (I)       Row height          :  4320  (dbu)
[05/01 23:48:19    179s] (I)       GCell width         : 17280  (dbu)
[05/01 23:48:19    179s] (I)       GCell height        : 17280  (dbu)
[05/01 23:48:19    179s] (I)       Grid                :   116   116     7
[05/01 23:48:19    179s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/01 23:48:19    179s] (I)       Vertical capacity   :     0     0 17280     0 17280     0 17280
[05/01 23:48:19    179s] (I)       Horizontal capacity :     0 17280     0 17280     0 17280     0
[05/01 23:48:19    179s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/01 23:48:19    179s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/01 23:48:19    179s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/01 23:48:19    179s] (I)       Default pitch size  :   576   576   576   768   864  1152  1152
[05/01 23:48:19    179s] (I)       First track coord   :     0  4320   576   816   864   576   576
[05/01 23:48:19    179s] (I)       Num tracks per GCell: 30.00 30.00 30.00 22.50 20.00 15.00 15.00
[05/01 23:48:19    179s] (I)       Total num of tracks :     0  3234  3471  2603  2314  1736  1736
[05/01 23:48:19    179s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/01 23:48:19    179s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/01 23:48:19    179s] (I)       --------------------------------------------------------
[05/01 23:48:19    179s] 
[05/01 23:48:19    179s] [NR-eGR] ============ Routing rule table ============
[05/01 23:48:19    179s] [NR-eGR] Rule id: 0  Nets: 6611 
[05/01 23:48:19    179s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/01 23:48:19    179s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=864  L6=1152  L7=1152
[05/01 23:48:19    179s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/01 23:48:19    179s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/01 23:48:19    179s] [NR-eGR] ========================================
[05/01 23:48:19    179s] [NR-eGR] 
[05/01 23:48:19    179s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/01 23:48:19    179s] (I)       blocked tracks on layer2 : = 13690 / 375144 (3.65%)
[05/01 23:48:19    179s] (I)       blocked tracks on layer3 : = 19488 / 402636 (4.84%)
[05/01 23:48:19    179s] (I)       blocked tracks on layer4 : = 15080 / 301948 (4.99%)
[05/01 23:48:19    179s] (I)       blocked tracks on layer5 : = 15080 / 268424 (5.62%)
[05/01 23:48:19    179s] (I)       blocked tracks on layer6 : = 9744 / 201376 (4.84%)
[05/01 23:48:19    179s] (I)       blocked tracks on layer7 : = 9744 / 201376 (4.84%)
[05/01 23:48:19    179s] (I)       After initializing earlyGlobalRoute syMemory usage = 2381.5 MB
[05/01 23:48:19    179s] (I)       Loading and dumping file time : 0.09 seconds
[05/01 23:48:19    179s] (I)       ============= Initialization =============
[05/01 23:48:19    179s] (I)       numLocalWires=11688  numGlobalNetBranches=2943  numLocalNetBranches=2901
[05/01 23:48:19    179s] (I)       totalPins=20820  totalGlobalPin=12276 (58.96%)
[05/01 23:48:19    179s] (I)       total 2D Cap : 1673260 = (845077 H, 828183 V)
[05/01 23:48:19    179s] (I)       ============  Phase 1a Route ============
[05/01 23:48:19    179s] (I)       Phase 1a runs 0.00 seconds
[05/01 23:48:19    179s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/01 23:48:19    179s] (I)       Usage: 18717 = (11188 H, 7529 V) = (1.32% H, 0.91% V) = (4.833e+04um H, 3.253e+04um V)
[05/01 23:48:19    179s] (I)       
[05/01 23:48:19    179s] (I)       ============  Phase 1b Route ============
[05/01 23:48:19    179s] (I)       Usage: 18717 = (11188 H, 7529 V) = (1.32% H, 0.91% V) = (4.833e+04um H, 3.253e+04um V)
[05/01 23:48:19    179s] (I)       
[05/01 23:48:19    179s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/01 23:48:19    179s] 
[05/01 23:48:19    179s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/01 23:48:19    179s] Finished Early Global Route rough congestion estimation: mem = 2381.5M
[05/01 23:48:19    179s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/01 23:48:19    179s] OPERPROF: Starting CDPad at level 1, MEM:2381.5M
[05/01 23:48:19    179s] CDPadU 0.079 -> 0.080
[05/01 23:48:19    179s] OPERPROF: Finished CDPad at level 1, CPU:0.190, REAL:0.198, MEM:2381.5M
[05/01 23:48:20    180s] Global placement CDP skipped at cutLevel 13.
[05/01 23:48:20    180s] Iteration 13: Total net bbox = 6.714e+04 (4.30e+04 2.41e+04)
[05/01 23:48:20    180s]               Est.  stn bbox = 8.494e+04 (5.35e+04 3.15e+04)
[05/01 23:48:20    180s]               cpu = 0:00:05.9 real = 0:00:03.0 mem = 2381.5M
[05/01 23:48:20    180s] Iteration 14: Total net bbox = 6.714e+04 (4.30e+04 2.41e+04)
[05/01 23:48:20    180s]               Est.  stn bbox = 8.494e+04 (5.35e+04 3.15e+04)
[05/01 23:48:20    180s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2381.5M
[05/01 23:48:24    191s] Iteration 15: Total net bbox = 7.268e+04 (4.53e+04 2.74e+04)
[05/01 23:48:24    191s]               Est.  stn bbox = 9.044e+04 (5.57e+04 3.47e+04)
[05/01 23:48:24    191s]               cpu = 0:00:11.3 real = 0:00:04.0 mem = 2373.5M
[05/01 23:48:24    191s] Iteration 16: Total net bbox = 7.268e+04 (4.53e+04 2.74e+04)
[05/01 23:48:24    191s]               Est.  stn bbox = 9.044e+04 (5.57e+04 3.47e+04)
[05/01 23:48:24    191s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2373.5M
[05/01 23:48:24    191s] Placement multithread real runtime: 0:00:26.0 with 12 threads.
[05/01 23:48:24    191s] Finished Global Placement (cpu=0:01:24, real=0:00:26.0, mem=2373.5M)
[05/01 23:48:24    191s] 0 delay mode for cte disabled.
[05/01 23:48:24    191s] *** Free Virtual Timing Model ...(mem=2261.4M)
[05/01 23:48:24    192s] SKP cleared!
[05/01 23:48:24    192s] Info: 51 clock gating cells identified, 51 (on average) moved 408/8
[05/01 23:48:24    192s] net ignore based on current view = 0
[05/01 23:48:24    192s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.005, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1918.3M
[05/01 23:48:24    192s] Solver runtime cpu: 0:00:27.5 real: 0:00:06.8
[05/01 23:48:24    192s] Core Placement runtime cpu: 0:01:23 real: 0:00:26.0
[05/01 23:48:24    192s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/01 23:48:24    192s] Type 'man IMPSP-9025' for more detail.
[05/01 23:48:24    192s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1918.3M
[05/01 23:48:24    192s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/01 23:48:24    192s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:         Starting SiteArrayFPInit_V17 at level 5, MEM:1918.3M
[05/01 23:48:24    192s] Core basic site is coreSite
[05/01 23:48:24    192s] OPERPROF:           Starting Placement-Init-Site-Array-V17 at level 6, MEM:1918.3M
[05/01 23:48:24    192s] SiteArray: one-level site array dimensions = 462 x 2314
[05/01 23:48:24    192s] SiteArray: use 4,276,272 bytes
[05/01 23:48:24    192s] SiteArray: current memory after site array memory allocatiion 1918.3M
[05/01 23:48:24    192s] SiteArray: FP blocked sites are writable
[05/01 23:48:24    192s] OPERPROF:             Starting SiteArray/Init-VDDOnBottom at level 7, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:             Finished SiteArray/Init-VDDOnBottom at level 7, CPU:0.000, REAL:0.000, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:             Starting InitTechSitePattern at level 7, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:             Finished InitTechSitePattern at level 7, CPU:0.020, REAL:0.018, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:             Starting SiteArr/FP-Init-2 at level 7, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:             Finished SiteArr/FP-Init-2 at level 7, CPU:0.000, REAL:0.000, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:             Starting SiteArr/FP-Blockage at level 7, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:             Finished SiteArr/FP-Blockage at level 7, CPU:0.000, REAL:0.000, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:           Finished Placement-Init-Site-Array-V17 at level 6, CPU:0.030, REAL:0.023, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:           Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:           Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 6, CPU:0.000, REAL:0.000, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:           Starting Placement-Build-Follow-Pin at level 6, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:             Starting RoutingBlockageAnalysis at level 7, MEM:1918.3M
[05/01 23:48:24    192s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/01 23:48:24    192s] Mark StBox On SiteArr starts
[05/01 23:48:24    192s] Mark StBox On SiteArr ends
[05/01 23:48:24    192s] OPERPROF:             Finished RoutingBlockageAnalysis at level 7, CPU:0.190, REAL:0.035, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:           Finished Placement-Build-Follow-Pin at level 6, CPU:0.190, REAL:0.036, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:           Starting SiteArary/SetupFPBlocked at level 6, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:           Finished SiteArary/SetupFPBlocked at level 6, CPU:0.000, REAL:0.003, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:         Finished SiteArrayFPInit_V17 at level 5, CPU:0.230, REAL:0.082, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.002, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.010, REAL:0.006, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.020, REAL:0.020, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:         Starting CMU at level 5, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.006, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.290, REAL:0.131, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.290, REAL:0.132, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.010, REAL:0.013, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.020, REAL:0.016, MEM:1918.3M
[05/01 23:48:24    192s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1918.3MB).
[05/01 23:48:24    192s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.320, REAL:0.174, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.320, REAL:0.174, MEM:1918.3M
[05/01 23:48:24    192s] OPERPROF: Starting RefinePlace at level 1, MEM:1918.3M
[05/01 23:48:24    192s] *** Starting place_detail (0:03:13 mem=1918.3M) ***
[05/01 23:48:24    192s] Total net bbox length = 7.268e+04 (4.533e+04 2.735e+04) (ext = 1.303e+04)
[05/01 23:48:24    192s] # spcSbClkGt: 51
[05/01 23:48:24    193s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[05/01 23:48:24    193s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/01 23:48:24    193s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1918.3M
[05/01 23:48:24    193s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1918.3M
[05/01 23:48:24    193s] OPERPROF:   Starting CellHaloInit at level 2, MEM:1918.3M
[05/01 23:48:24    193s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:1918.3M
[05/01 23:48:24    193s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1918.3M
[05/01 23:48:24    193s] Starting refinePlace ...
[05/01 23:48:25    193s]   Spread Effort: high, standalone mode, useDDP on.
[05/01 23:48:25    193s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:01.0, mem=1918.3MB) @(0:03:13 - 0:03:13).
[05/01 23:48:25    193s] Move report: preRPlace moves 6629 insts, mean move: 0.38 um, max move: 4.28 um
[05/01 23:48:25    193s] 	Max move on inst (sram_input_cfg_reg[11]): (207.97, 73.22) --> (205.63, 71.28)
[05/01 23:48:25    193s] 	Length: 20 sites, height: 1 rows, site name: coreSite, cell type: DFFHQNx1_ASAP7_75t_SL
[05/01 23:48:25    193s] 	Violation at original loc: Placement Blockage Violation
[05/01 23:48:25    193s] wireLenOptFixPriorityInst 0 inst fixed
[05/01 23:48:25    193s] tweakage running in 12 threads.
[05/01 23:48:25    193s] Placement tweakage begins.
[05/01 23:48:25    193s] wire length = 9.066e+04
[05/01 23:48:25    194s] wire length = 8.648e+04
[05/01 23:48:25    194s] Placement tweakage ends.
[05/01 23:48:25    194s] Move report: tweak moves 1055 insts, mean move: 2.61 um, max move: 19.01 um
[05/01 23:48:25    194s] 	Max move on inst (output_flop_array_reg[10]): (210.38, 86.40) --> (220.75, 77.76)
[05/01 23:48:25    194s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.1, real=0:00:00.0, mem=1918.3MB) @(0:03:13 - 0:03:14).
[05/01 23:48:25    194s] 
[05/01 23:48:25    194s] Running Spiral MT with 12 threads  fetchWidth=529 
[05/01 23:48:25    194s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/01 23:48:25    194s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1918.3MB) @(0:03:14 - 0:03:15).
[05/01 23:48:25    194s] Move report: Detail placement moves 6629 insts, mean move: 0.74 um, max move: 19.19 um
[05/01 23:48:25    194s] 	Max move on inst (output_flop_array_reg[10]): (210.42, 86.61) --> (220.75, 77.76)
[05/01 23:48:25    194s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1918.3MB
[05/01 23:48:25    194s] Statistics of distance of Instance movement in refine placement:
[05/01 23:48:25    194s]   maximum (X+Y) =        19.19 um
[05/01 23:48:25    194s]   inst (output_flop_array_reg[10]) with max move: (210.419, 86.6142) -> (220.752, 77.76)
[05/01 23:48:25    194s]   mean    (X+Y) =         0.74 um
[05/01 23:48:25    194s] Summary Report:
[05/01 23:48:25    194s] Instances move: 6629 (out of 6629 movable)
[05/01 23:48:25    194s] Instances flipped: 0
[05/01 23:48:25    194s] Mean displacement: 0.74 um
[05/01 23:48:25    194s] Max displacement: 19.19 um (Instance: output_flop_array_reg[10]) (210.419, 86.6142) -> (220.752, 77.76)
[05/01 23:48:25    194s] Total instances moved : 6629
[05/01 23:48:25    194s] 	Length: 20 sites, height: 1 rows, site name: coreSite, cell type: DFFHQNx1_ASAP7_75t_R
[05/01 23:48:25    194s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.590, REAL:0.986, MEM:1918.3M
[05/01 23:48:25    194s] Total net bbox length = 6.818e+04 (4.085e+04 2.733e+04) (ext = 1.304e+04)
[05/01 23:48:25    194s] Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1918.3MB
[05/01 23:48:25    194s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:01.0, mem=1918.3MB) @(0:03:13 - 0:03:15).
[05/01 23:48:25    194s] *** Finished place_detail (0:03:15 mem=1918.3M) ***
[05/01 23:48:25    194s] OPERPROF: Finished RefinePlace at level 1, CPU:1.640, REAL:1.033, MEM:1918.3M
[05/01 23:48:25    194s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1918.3M
[05/01 23:48:25    194s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1918.3M
[05/01 23:48:25    194s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1918.3M
[05/01 23:48:25    194s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1918.3M
[05/01 23:48:25    194s] *** Finished Initial Placement (cpu=0:01:29, real=0:00:28.0, mem=1918.3M) ***
[05/01 23:48:25    194s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/01 23:48:25    194s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1918.3M
[05/01 23:48:25    194s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1918.3M
[05/01 23:48:25    194s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1918.3M
[05/01 23:48:25    194s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1918.3M
[05/01 23:48:25    194s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1918.3M
[05/01 23:48:25    194s] Core basic site is coreSite
[05/01 23:48:25    194s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1918.3M
[05/01 23:48:25    194s] SiteArray: one-level site array dimensions = 462 x 2314
[05/01 23:48:25    194s] SiteArray: use 4,276,272 bytes
[05/01 23:48:25    194s] SiteArray: current memory after site array memory allocatiion 1918.3M
[05/01 23:48:25    194s] SiteArray: FP blocked sites are writable
[05/01 23:48:25    194s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1918.3M
[05/01 23:48:25    194s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1918.3M
[05/01 23:48:25    194s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1918.3M
[05/01 23:48:25    194s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.020, REAL:0.017, MEM:1918.3M
[05/01 23:48:25    194s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1918.3M
[05/01 23:48:25    194s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1918.3M
[05/01 23:48:25    194s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1918.3M
[05/01 23:48:25    194s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1918.3M
[05/01 23:48:25    194s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.020, REAL:0.023, MEM:1918.3M
[05/01 23:48:25    194s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1918.3M
[05/01 23:48:25    194s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1918.3M
[05/01 23:48:25    194s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1918.3M
[05/01 23:48:25    194s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1918.3M
[05/01 23:48:25    194s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/01 23:48:25    194s] Mark StBox On SiteArr starts
[05/01 23:48:26    194s] Mark StBox On SiteArr ends
[05/01 23:48:26    194s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.180, REAL:0.028, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.180, REAL:0.029, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.002, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.220, REAL:0.071, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.004, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.012, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.250, REAL:0.101, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.250, REAL:0.102, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.014, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.020, REAL:0.018, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.017, MEM:1918.3M
[05/01 23:48:26    194s] Density distribution unevenness ratio = 76.395%
[05/01 23:48:26    194s] powerDomain AO: bins with density > 0.750 =  0.05 % ( 1 / 2209 )
[05/01 23:48:26    194s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1918.3M
[05/01 23:48:26    194s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1918.3M
[05/01 23:48:26    195s] UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/01 23:48:26    195s] UM:                                                                   final
[05/01 23:48:26    195s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/01 23:48:26    195s] UM:                                                                   global_place
[05/01 23:48:26    195s] User Input Parameters:
[05/01 23:48:26    195s] - Congestion Driven    : On
[05/01 23:48:26    195s] - Timing Driven        : Off
[05/01 23:48:26    195s] - Area-Violation Based : On
[05/01 23:48:26    195s] - Start Rollback Level : -5
[05/01 23:48:26    195s] 
[05/01 23:48:26    195s] Starting congestion repair ...
[05/01 23:48:26    195s] - Legalized            : On
[05/01 23:48:26    195s] - Window Based         : Off
[05/01 23:48:26    195s] 
[05/01 23:48:26    195s] Starting Early Global Route congestion estimation: mem = 1918.3M
[05/01 23:48:26    195s] (I)       Reading DB...
[05/01 23:48:26    195s] (I)       Read data from FE... (mem=1918.3M)
[05/01 23:48:26    195s] (I)       Read nodes and places... (mem=1918.3M)
[05/01 23:48:26    195s] (I)       Done Read nodes and places (cpu=0.020s, mem=1918.3M)
[05/01 23:48:26    195s] (I)       Read nets... (mem=1918.3M)
[05/01 23:48:26    195s] (I)       Done Read nets (cpu=0.020s, mem=1918.3M)
[05/01 23:48:26    195s] (I)       Done Read data from FE (cpu=0.040s, mem=1918.3M)
[05/01 23:48:26    195s] (I)       before initializing RouteDB syMemory usage = 1918.3 MB
[05/01 23:48:26    195s] (I)       congestionReportName   : 
[05/01 23:48:26    195s] (I)       layerRangeFor2DCongestion : 
[05/01 23:48:26    195s] (I)       buildTerm2TermWires    : 1
[05/01 23:48:26    195s] (I)       doTrackAssignment      : 1
[05/01 23:48:26    195s] (I)       dumpBookshelfFiles     : 0
[05/01 23:48:26    195s] (I)       numThreads             : 12
[05/01 23:48:26    195s] (I)       bufferingAwareRouting  : false
[05/01 23:48:26    195s] (I)       honorPin               : false
[05/01 23:48:26    195s] (I)       honorPinGuide          : true
[05/01 23:48:26    195s] (I)       honorPartition         : false
[05/01 23:48:26    195s] (I)       honorPartitionAllowFeedthru: false
[05/01 23:48:26    195s] (I)       [05/01 23:48:26    195s] [NR-eGR] honorMsvRouteConstraint: false
allowPartitionCrossover: false
[05/01 23:48:26    195s] (I)       honorSingleEntry       : true
[05/01 23:48:26    195s] (I)       honorSingleEntryStrong : true
[05/01 23:48:26    195s] (I)       handleViaSpacingRule   : false
[05/01 23:48:26    195s] (I)       handleEolSpacingRule   : false
[05/01 23:48:26    195s] (I)       PDConstraint           : none
[05/01 23:48:26    195s] (I)       expBetterNDRHandling   : false
[05/01 23:48:26    195s] (I)       routingEffortLevel     : 3
[05/01 23:48:26    195s] (I)       [05/01 23:48:26    195s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[05/01 23:48:26    195s] (I)       relaxedTopLayerCeiling : 127
[05/01 23:48:26    195s] [NR-eGR] minRouteLayer          : 2
[05/01 23:48:26    195s] [NR-eGR] maxRouteLayer          : 7
[05/01 23:48:26    195s] (I)       relaxedBottomLayerFloor: 2
[05/01 23:48:26    195s] (I)       numRowsPerGCell        : 1
[05/01 23:48:26    195s] (I)       speedUpLargeDesign     : 0
[05/01 23:48:26    195s] (I)       multiThreadingTA       : 1
[05/01 23:48:26    195s] (I)       optimizationMode       : false
[05/01 23:48:26    195s] (I)       routeSecondPG          : false
[05/01 23:48:26    195s] (I)       scenicRatioForLayerRelax: 0.00
[05/01 23:48:26    195s] (I)       detourLimitForLayerRelax: 0.00
[05/01 23:48:26    195s] (I)       punchThroughDistance   : 500.00
[05/01 23:48:26    195s] (I)       scenicBound            : 1.15
[05/01 23:48:26    195s] (I)       maxScenicToAvoidBlk    : 100.00
[05/01 23:48:26    195s] (I)       source-to-sink ratio   : 0.00
[05/01 23:48:26    195s] (I)       targetCongestionRatioH : 1.00
[05/01 23:48:26    195s] (I)       targetCongestionRatioV : 1.00
[05/01 23:48:26    195s] (I)       layerCongestionRatio   : 0.70
[05/01 23:48:26    195s] (I)       m1CongestionRatio      : 0.10
[05/01 23:48:26    195s] (I)       m2m3CongestionRatio    : 0.70
[05/01 23:48:26    195s] (I)       localRouteEffort       : 1.00
[05/01 23:48:26    195s] (I)       numSitesBlockedByOneVia: 8.00
[05/01 23:48:26    195s] (I)       supplyScaleFactorH     : 1.00
[05/01 23:48:26    195s] (I)       supplyScaleFactorV     : 1.00
[05/01 23:48:26    195s] (I)       highlight3DOverflowFactor: 0.00
[05/01 23:48:26    195s] (I)       routeVias              : 
[05/01 23:48:26    195s] (I)       readTROption           : true
[05/01 23:48:26    195s] (I)       extraSpacingFactor     : 1.00
[05/01 23:48:26    195s] (I)       routeSelectedNetsOnly  : false
[05/01 23:48:26    195s] (I)       clkNetUseMaxDemand     : false
[05/01 23:48:26    195s] (I)       extraDemandForClocks   : 0
[05/01 23:48:26    195s] [NR-eGR] numTracksPerClockWire  : 0
[05/01 23:48:26    195s] (I)       steinerRemoveLayers    : false
[05/01 23:48:26    195s] (I)       demoteLayerScenicScale : 1.00
[05/01 23:48:26    195s] (I)       nonpreferLayerCostScale : 100.00
[05/01 23:48:26    195s] (I)       similarTopologyRoutingFast : false
[05/01 23:48:26    195s] (I)       spanningTreeRefinement : false
[05/01 23:48:26    195s] (I)       spanningTreeRefinementAlpha : -1.00
[05/01 23:48:26    195s] (I)       starting read tracks
[05/01 23:48:26    195s] (I)       build grid graph
[05/01 23:48:26    195s] (I)       build grid graph start
[05/01 23:48:26    195s] (I)       build grid graph end
[05/01 23:48:26    195s] (I)       merge level 0
[05/01 23:48:26    195s] [NR-eGR] M1 has no routable track
[05/01 23:48:26    195s] [NR-eGR] M2 has non-uniform track structures
[05/01 23:48:26    195s] [NR-eGR] M3 has single uniform track structure
[05/01 23:48:26    195s] [NR-eGR] M4 has single uniform track structure
[05/01 23:48:26    195s] [NR-eGR] M5 has single uniform track structure
[05/01 23:48:26    195s] [NR-eGR] M6 has single uniform track structure
[05/01 23:48:26    195s] [NR-eGR] M7 has single uniform track structure
[05/01 23:48:26    195s] (I)       numViaLayers=10
[05/01 23:48:26    195s] (I)       Reading via VIA12 for layer: 0 
[05/01 23:48:26    195s] (I)       Reading via VIA23 for layer: 1 
[05/01 23:48:26    195s] (I)       Reading via VIA34 for layer: 2 
[05/01 23:48:26    195s] (I)       Reading via VIA45 for layer: 3 
[05/01 23:48:26    195s] (I)       Reading via VIA56 for layer: 4 
[05/01 23:48:26    195s] (I)       Reading via VIA67 for layer: 5 
[05/01 23:48:26    195s] (I)       Reading via VIA78 for layer: 6 
[05/01 23:48:26    195s] (I)       Reading via VIA89 for layer: 7 
[05/01 23:48:26    195s] (I)       Reading via VIA9Pad for layer: 8 
[05/01 23:48:26    195s] (I)       end build via table
[05/01 23:48:26    195s] [NR-eGR] Read 19663 PG shapes in 0.010 seconds
[05/01 23:48:26    195s] 
[05/01 23:48:26    195s] [NR-eGR] numRoutingBlks=0 numInstBlks=1953 numPGBlocks=19663 numBumpBlks=0 numBoundaryFakeBlks=0
[05/01 23:48:26    195s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/01 23:48:26    195s] (I)       readDataFromPlaceDB
[05/01 23:48:26    195s] (I)       Read net information..
[05/01 23:48:26    195s] (I)       Read testcase time = 0.000 seconds
[05/01 23:48:26    195s] 
[05/01 23:48:26    195s] [NR-eGR] Read numTotalNets=6611  numIgnoredNets=0
[05/01 23:48:26    195s] (I)       read default dcut vias
[05/01 23:48:26    195s] (I)       Reading via VIA12 for layer: 0 
[05/01 23:48:26    195s] (I)       Reading via VIA23 for layer: 1 
[05/01 23:48:26    195s] (I)       Reading via VIA34 for layer: 2 
[05/01 23:48:26    195s] (I)       Reading via VIA45 for layer: 3 
[05/01 23:48:26    195s] (I)       Reading via VIA56 for layer: 4 
[05/01 23:48:26    195s] (I)       Reading via VIA67 for layer: 5 
[05/01 23:48:26    195s] (I)       Reading via VIA78 for layer: 6 
[05/01 23:48:26    195s] (I)       Reading via VIA89 for layer: 7 
[05/01 23:48:26    195s] (I)       Reading via VIA9Pad for layer: 8 
[05/01 23:48:26    195s] (I)       early_global_route_priority property id does not exist.
[05/01 23:48:26    195s] (I)       build grid graph start
[05/01 23:48:26    195s] (I)       build grid graph end
[05/01 23:48:26    195s] (I)       Model blockage into capacity
[05/01 23:48:26    195s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/01 23:48:26    195s] (I)       Modeling time = 0.090 seconds
[05/01 23:48:26    195s] 
[05/01 23:48:26    195s] (I)       Number of ignored nets = 0
[05/01 23:48:26    195s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/01 23:48:26    195s] (I)       Number of clock nets = 53.  Ignored: No
[05/01 23:48:26    195s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/01 23:48:26    195s] (I)       Number of special nets = 0.  Ignored: Yes
[05/01 23:48:26    195s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/01 23:48:26    195s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/01 23:48:26    195s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/01 23:48:26    195s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/01 23:48:26    195s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/01 23:48:26    195s] [NR-eGR] There are 53 clock nets ( 0 with NDR ).
[05/01 23:48:26    195s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1918.3 MB
[05/01 23:48:26    195s] (I)       Ndr track 0 does not exist
[05/01 23:48:26    195s] (I)       Layer1  viaCost=100.00
[05/01 23:48:26    195s] (I)       Layer2  viaCost=100.00
[05/01 23:48:26    195s] (I)       Layer3  viaCost=100.00
[05/01 23:48:26    195s] (I)       Layer4  viaCost=100.00
[05/01 23:48:26    195s] (I)       Layer5  viaCost=100.00
[05/01 23:48:26    195s] (I)       Layer6  viaCost=100.00
[05/01 23:48:26    195s] (I)       ---------------------Grid Graph Info--------------------
[05/01 23:48:26    195s] (I)       Routing area        : (0, 0) - (1999872, 1999872)
[05/01 23:48:26    195s] (I)       Core area           : (0, 0) - (1999872, 1999872)
[05/01 23:48:26    195s] (I)       Site width          :   864  (dbu)
[05/01 23:48:26    195s] (I)       Row height          :  4320  (dbu)
[05/01 23:48:26    195s] (I)       GCell width         :  4320  (dbu)
[05/01 23:48:26    195s] (I)       GCell height        :  4320  (dbu)
[05/01 23:48:26    195s] (I)       Grid                :   463   463     7
[05/01 23:48:26    195s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/01 23:48:26    195s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/01 23:48:26    195s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/01 23:48:26    195s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/01 23:48:26    195s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/01 23:48:26    195s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/01 23:48:26    195s] (I)       Default pitch size  :   576   576   576   768   864  1152  1152
[05/01 23:48:26    195s] (I)       First track coord   :     0  4320   576   816   864   576   576
[05/01 23:48:26    195s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  3.75  3.75
[05/01 23:48:26    195s] (I)       Total num of tracks :     0  3234  3471  2603  2314  1736  1736
[05/01 23:48:26    195s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/01 23:48:26    195s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/01 23:48:26    195s] (I)       --------------------------------------------------------
[05/01 23:48:26    195s] 
[05/01 23:48:26    195s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/01 23:48:26    195s] (I)       Pitch:  L1=576  L2=576[05/01 23:48:26    195s] [NR-eGR] ============ Routing rule table ============
[05/01 23:48:26    195s] [NR-eGR] Rule id: 0  Nets: 6611 
  L3=576  L4=768  L5=864  L6=1152  L7=1152
[05/01 23:48:26    195s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/01 23:48:26    195s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/01 23:48:26    195s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/01 23:48:26    195s] [NR-eGR] ========================================
[05/01 23:48:26    195s] [NR-eGR] 
[05/01 23:48:26    195s] (I)       blocked tracks on layer2 : = 27723 / 1497342 (1.85%)
[05/01 23:48:26    195s] (I)       blocked tracks on layer3 : = 77784 / 1607073 (4.84%)
[05/01 23:48:26    195s] (I)       blocked tracks on layer4 : = 60190 / 1205189 (4.99%)
[05/01 23:48:26    195s] (I)       blocked tracks on layer5 : = 60190 / 1071382 (5.62%)
[05/01 23:48:26    195s] (I)       blocked tracks on layer6 : = 38892 / 803768 (4.84%)
[05/01 23:48:26    195s] (I)       blocked tracks on layer7 : = 38892 / 803768 (4.84%)
[05/01 23:48:26    195s] (I)       After initializing earlyGlobalRoute syMemory usage = 1926.9 MB
[05/01 23:48:26    195s] (I)       Loading and dumping file time : 0.18 seconds
[05/01 23:48:26    195s] (I)       ============= Initialization =============
[05/01 23:48:26    195s] (I)       totalPins=20820  totalGlobalPin=20665 (99.26%)
[05/01 23:48:26    195s] (I)       total 2D Cap : 6684924 = (3379567 H, 3305357 V)
[05/01 23:48:26    195s] (I)       ============  Phase 1a Route ============
[05/01 23:48:26    195s] [NR-eGR] Layer group 1: route 6611 net(s) in layer range [2, 7]
[05/01 23:48:26    195s] (I)       Phase 1a runs 0.02 seconds
[05/01 23:48:26    195s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/01 23:48:26    195s] (I)       Usage: 77667 = (43705 H, 33962 V) = (1.29% H, 1.03% V) = (4.720e+04um H, 3.668e+04um V)
[05/01 23:48:26    195s] (I)       
[05/01 23:48:26    195s] (I)       ============  Phase 1b Route ============
[05/01 23:48:26    195s] (I)       Phase 1b runs 0.00 seconds
[05/01 23:48:26    195s] (I)       Usage: 77681 = (43710 H, 33971 V) = (1.29% H, 1.03% V) = (4.721e+04um H, 3.669e+04um V)
[05/01 23:48:26    195s] (I)       
[05/01 23:48:26    195s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.01% V. EstWL: 8.389548e+04um
[05/01 23:48:26    195s] (I)       ============  Phase 1c Route ============
[05/01 23:48:26    195s] (I)       Level2 Grid: 93 x 93
[05/01 23:48:26    195s] (I)       Phase 1c runs 0.00 seconds
[05/01 23:48:26    195s] (I)       Usage: 77681 = (43710 H, 33971 V) = (1.29% H, 1.03% V) = (4.721e+04um H, 3.669e+04um V)
[05/01 23:48:26    195s] (I)       
[05/01 23:48:26    195s] (I)       ============  Phase 1d Route ============
[05/01 23:48:26    195s] (I)       Phase 1d runs 0.01 seconds
[05/01 23:48:26    195s] (I)       Usage: 77703 = (43711 H, 33992 V) = (1.29% H, 1.03% V) = (4.721e+04um H, 3.671e+04um V)
[05/01 23:48:26    195s] (I)       
[05/01 23:48:26    195s] (I)       ============  Phase 1e Route ============
[05/01 23:48:26    195s] (I)       Phase 1e runs 0.00 seconds
[05/01 23:48:26    195s] (I)       Usage: 77703 = (43711 H, 33992 V) = (1.29% H, 1.03% V) = (4.721e+04um H, 3.671e+04um V)
[05/01 23:48:26    195s] (I)       
[05/01 23:48:26    195s] (I)       ============  Phase 1l Route ============
[05/01 23:48:26    195s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.01% V. EstWL: 8.391924e+04um
[05/01 23:48:26    195s] [NR-eGR] 
[05/01 23:48:26    195s] (I)       Phase 1l runs 0.04 seconds
[05/01 23:48:26    195s] (I)       
[05/01 23:48:26    195s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/01 23:48:26    195s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/01 23:48:26    195s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/01 23:48:27    195s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[05/01 23:48:27    195s] [NR-eGR] --------------------------------------------------------------------------------
[05/01 23:48:27    195s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:48:27    195s] [NR-eGR]      M2  (2)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:48:27    195s] [NR-eGR]      M3  (3)        80( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/01 23:48:27    195s] [NR-eGR]      M4  (4)        11( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[05/01 23:48:27    195s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:48:27    195s] [NR-eGR]      M6  (6)         7( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:48:28    195s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:48:28    195s] [NR-eGR] --------------------------------------------------------------------------------
[05/01 23:48:28    195s] [NR-eGR] Total              104( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[05/01 23:48:28    195s] [NR-eGR] 
[05/01 23:48:28    195s] (I)       Total Global Routing Runtime: 0.25 seconds
[05/01 23:48:28    195s] (I)       total 2D Cap : 6687815 = (3382453 H, 3305362 V)
[05/01 23:48:28    195s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[05/01 23:48:28    195s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[05/01 23:48:28    195s] Early Global Route congestion estimation runtime: 0.50 seconds, mem = 1930.2M
[05/01 23:48:28    195s] [hotspot] +------------+---------------+---------------+
[05/01 23:48:28    195s] [hotspot] |            |   max hotspot | total hotspot |
[05/01 23:48:28    195s] [hotspot] +------------+---------------+---------------+
[05/01 23:48:28    195s] [hotspot] | normalized |          0.00 |          0.00 |
[05/01 23:48:28    195s] [hotspot] +------------+---------------+---------------+
[05/01 23:48:28    195s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/01 23:48:28    195s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/01 23:48:28    195s] 
[05/01 23:48:28    195s] === incrementalPlace Internal Loop 1 ===
[05/01 23:48:28    195s] Skipped repairing congestion.
[05/01 23:48:28    195s] Starting Early Global Route wiring: mem = 1930.2M
[05/01 23:48:28    195s] (I)       ============= track Assignment ============
[05/01 23:48:28    195s] (I)       extract Global 3D Wires
[05/01 23:48:28    195s] (I)       Extract Global WL : time=0.01
[05/01 23:48:28    195s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/01 23:48:28    195s] (I)       Initialization real time=0.00 seconds
[05/01 23:48:28    195s] (I)       Run Multi-thread track assignment
[05/01 23:48:28    196s] (I)       Kernel real time=0.05 seconds
[05/01 23:48:28    196s] (I)       End Greedy Track Assignment
[05/01 23:48:28    196s] [NR-eGR] --------------------------------------------------------------------------
[05/01 23:48:28    196s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 20565
[05/01 23:48:28    196s] [NR-eGR]     M2  (2H) length: 2.728301e+04um, number of vias: 29338
[05/01 23:48:28    196s] [NR-eGR]     M3  (3V) length: 3.240622e+04um, number of vias: 2198
[05/01 23:48:28    196s] [NR-eGR]     M4  (4H) length: 1.682532e+04um, number of vias: 826
[05/01 23:48:28    196s] [NR-eGR]     M5  (5V) length: 4.673722e+03um, number of vias: 184
[05/01 23:48:28    196s] [NR-eGR]     M6  (6H) length: 5.287392e+03um, number of vias: 108
[05/01 23:48:28    196s] [NR-eGR]     M7  (7V) length: 5.083560e+02um, number of vias: 0
[05/01 23:48:28    196s] [NR-eGR] Total length: 8.698402e+04um, number of vias: 53219
[05/01 23:48:28    196s] [NR-eGR] --------------------------------------------------------------------------
[05/01 23:48:28    196s] [NR-eGR] Total eGR-routed clock nets wire length: 9.964776e+03um 
[05/01 23:48:28    196s] [NR-eGR] --------------------------------------------------------------------------
[05/01 23:48:28    196s] Early Global Route wiring runtime: 0.44 seconds, mem = 1919.1M
[05/01 23:48:28    196s] End of congRepair (cpu=0:00:01.0, real=0:00:02.0)
[05/01 23:48:28    196s] ***** Total cpu  0:1:32
[05/01 23:48:28    196s] ***** Total real time  0:0:33
[05/01 23:48:28    196s] **place_design ... cpu = 0: 1:32, real = 0: 0:33, mem = 1919.1M **
[05/01 23:48:28    196s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/01 23:48:28    196s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/01 23:48:28    196s] UM:                                                                   final
[05/01 23:48:29    196s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:1919.1M
[05/01 23:48:29    196s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.010, REAL:0.001, MEM:1919.1M
[05/01 23:48:29    196s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1919.1M
[05/01 23:48:29    196s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1919.1M
[05/01 23:48:29    196s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:29    196s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1919.1M
[05/01 23:48:29    196s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1919.1M
[05/01 23:48:29    196s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1919.1M
[05/01 23:48:29    196s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1919.1M
[05/01 23:48:29    196s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:29    196s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1919.1M
[05/01 23:48:29    196s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.010, REAL:0.019, MEM:1919.1M
[05/01 23:48:29    196s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1919.1M
[05/01 23:48:29    196s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:29    196s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1919.1M
[05/01 23:48:29    196s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:29    196s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.020, REAL:0.026, MEM:1919.1M
[05/01 23:48:29    196s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1919.1M
[05/01 23:48:29    196s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:29    196s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1919.1M
[05/01 23:48:29    196s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.200, REAL:0.029, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.200, REAL:0.030, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.002, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.230, REAL:0.076, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.003, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.230, REAL:0.083, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.230, REAL:0.083, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF: Starting PlacementInitFence at level 1, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.013, MEM:1919.1M
[05/01 23:48:29    197s] 
[05/01 23:48:29    197s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.010, REAL:0.017, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.003, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.010, REAL:0.012, MEM:1919.1M
[05/01 23:48:29    197s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/01 23:48:29    197s] UM:        197.26             96                                      place_design
[05/01 23:48:29    197s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[05/01 23:48:29    197s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/01 23:48:29    197s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1919.1M
[05/01 23:48:29    197s] Core basic site is coreSite
[05/01 23:48:29    197s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1919.1M
[05/01 23:48:29    197s] SiteArray: one-level site array dimensions = 462 x 2314
[05/01 23:48:29    197s] SiteArray: use 4,276,272 bytes
[05/01 23:48:29    197s] SiteArray: current memory after site array memory allocatiion 1919.1M
[05/01 23:48:29    197s] SiteArray: FP blocked sites are writable
[05/01 23:48:29    197s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.020, REAL:0.017, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.030, REAL:0.023, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1919.1M
[05/01 23:48:29    197s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/01 23:48:29    197s] Mark StBox On SiteArr starts
[05/01 23:48:29    197s] Mark StBox On SiteArr ends
[05/01 23:48:29    197s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.170, REAL:0.026, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.170, REAL:0.026, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.002, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.210, REAL:0.068, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.010, REAL:0.004, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.011, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.240, REAL:0.096, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.240, REAL:0.097, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.020, REAL:0.013, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.020, REAL:0.016, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:29    197s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/01 23:48:29    197s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.003, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.011, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.050, REAL:0.051, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.052, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.020, REAL:0.013, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.020, REAL:0.017, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.010, REAL:0.000, MEM:1919.1M
[05/01 23:48:29    197s] Enable N7 maxLocalDensity: 0.92
[05/01 23:48:29    197s] [GPS-MSV] CPF Flow. Number of Power Domains: 1
[05/01 23:48:29    197s] [GPS-MSV]   Power Domain 'AO' (tag=1) Default
[05/01 23:48:29    197s] Info: 12 threads available for lower-level modules during optimization.
[05/01 23:48:29    197s] GigaOpt running with 12 threads.
[05/01 23:48:29    197s] OPERPROF: Starting DPlace-Init at level 1, MEM:1919.1M
[05/01 23:48:29    197s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/01 23:48:29    197s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:29    197s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.010, REAL:0.003, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.011, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF:       Starting CMU at level 4, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.050, REAL:0.052, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.052, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.013, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.010, REAL:0.016, MEM:1919.1M
[05/01 23:48:30    197s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1919.1MB).
[05/01 23:48:30    197s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.090, MEM:1919.1M
[05/01 23:48:30    197s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the create_floorplan, msv setting, the library setting or set manualy those cells as dont_use.
[05/01 23:48:30    197s] 	Cell DECAPx10_ASAP7_75t_L, site coreSite.
[05/01 23:48:30    197s] 	Cell DECAPx10_ASAP7_75t_R, site coreSite.
[05/01 23:48:30    197s] 	Cell DECAPx10_ASAP7_75t_SL, site coreSite.
[05/01 23:48:30    197s] 	Cell DECAPx10_ASAP7_75t_SRAM, site coreSite.
[05/01 23:48:30    197s] 	Cell DECAPx1_ASAP7_75t_L, site coreSite.
[05/01 23:48:30    197s] 	Cell DECAPx1_ASAP7_75t_R, site coreSite.
[05/01 23:48:30    197s] 	Cell DECAPx1_ASAP7_75t_SL, site coreSite.
[05/01 23:48:30    197s] 	Cell DECAPx1_ASAP7_75t_SRAM, site coreSite.
[05/01 23:48:30    197s] 	Cell DECAPx2_ASAP7_75t_L, site coreSite.
[05/01 23:48:30    197s] 	Cell DECAPx2_ASAP7_75t_R, site coreSite.
[05/01 23:48:30    197s] 	Cell DECAPx2_ASAP7_75t_SL, site coreSite.
[05/01 23:48:30    197s] 	Cell DECAPx2_ASAP7_75t_SRAM, site coreSite.
[05/01 23:48:30    197s] 	Cell DECAPx4_ASAP7_75t_L, site coreSite.
[05/01 23:48:30    197s] 	Cell DECAPx4_ASAP7_75t_R, site coreSite.
[05/01 23:48:30    197s] 	Cell DECAPx4_ASAP7_75t_SL, site coreSite.
[05/01 23:48:30    197s] 	Cell DECAPx4_ASAP7_75t_SRAM, site coreSite.
[05/01 23:48:30    197s] 	Cell DECAPx6_ASAP7_75t_L, site coreSite.
[05/01 23:48:30    197s] 	Cell DECAPx6_ASAP7_75t_R, site coreSite.
[05/01 23:48:30    197s] 	Cell DECAPx6_ASAP7_75t_SL, site coreSite.
[05/01 23:48:30    197s] 	Cell DECAPx6_ASAP7_75t_SRAM, site coreSite.
[05/01 23:48:30    197s] 	...
[05/01 23:48:30    197s] 	Reporting only the 20 first cells found...
[05/01 23:48:30    197s] .
[05/01 23:48:30    197s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1919.1M
[05/01 23:48:30    197s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:30    197s] Updating RC grid for preRoute extraction ...
[05/01 23:48:30    197s] Initializing multi-corner resistance tables ...
[05/01 23:48:30    198s] 
[05/01 23:48:30    198s] Creating Lib Analyzer ...
[05/01 23:48:30    198s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[05/01 23:48:30    198s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/01 23:48:30    198s] Total number of usable buffers from Lib Analyzer: 53 ( HB1xp67_ASAP7_75t_SRAM HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L HB1xp67_ASAP7_75t_R BUFx2_ASAP7_75t_SRAM HB2xp67_ASAP7_75t_SL BUFx2_ASAP7_75t_SL HB2xp67_ASAP7_75t_L BUFx2_ASAP7_75t_L HB2xp67_ASAP7_75t_R BUFx2_ASAP7_75t_R BUFx3_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SL BUFx3_ASAP7_75t_SL HB3xp67_ASAP7_75t_L BUFx3_ASAP7_75t_L BUFx3_ASAP7_75t_R BUFx4_ASAP7_75t_SL BUFx4_ASAP7_75t_L BUFx4_ASAP7_75t_R BUFx5_ASAP7_75t_SRAM BUFx4f_ASAP7_75t_SRAM BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx5_ASAP7_75t_R BUFx4f_ASAP7_75t_R BUFx6f_ASAP7_75t_SRAM BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx6f_ASAP7_75t_R BUFx8_ASAP7_75t_SL BUFx8_ASAP7_75t_L BUFx8_ASAP7_75t_R BUFx10_ASAP7_75t_SRAM BUFx10_ASAP7_75t_SL BUFx10_ASAP7_75t_L BUFx10_ASAP7_75t_R BUFx12_ASAP7_75t_SL BUFx12_ASAP7_75t_L BUFx12_ASAP7_75t_R BUFx12f_ASAP7_75t_SRAM BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx12f_ASAP7_75t_R BUFx16f_ASAP7_75t_SRAM BUFx16f_ASAP7_75t_SL BUFx16f_ASAP7_75t_L BUFx16f_ASAP7_75t_R BUFx24_ASAP7_75t_SL BUFx24_ASAP7_75t_L BUFx24_ASAP7_75t_R)
[05/01 23:48:30    198s] Total number of usable inverters from Lib Analyzer: 44 ( INVxp67_ASAP7_75t_SRAM INVxp33_ASAP7_75t_SRAM INVx1_ASAP7_75t_SRAM INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVxp33_ASAP7_75t_L INVx1_ASAP7_75t_L INVxp67_ASAP7_75t_R INVxp33_ASAP7_75t_R INVx1_ASAP7_75t_R INVx2_ASAP7_75t_SRAM INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx2_ASAP7_75t_R INVx3_ASAP7_75t_SRAM INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx3_ASAP7_75t_R INVx4_ASAP7_75t_SRAM INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx4_ASAP7_75t_R INVx5_ASAP7_75t_SRAM INVx5_ASAP7_75t_SL INVx5_ASAP7_75t_L INVx5_ASAP7_75t_R INVx6_ASAP7_75t_SRAM INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx6_ASAP7_75t_R INVx8_ASAP7_75t_SRAM INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx8_ASAP7_75t_R INVx11_ASAP7_75t_SRAM INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx11_ASAP7_75t_R INVx13_ASAP7_75t_SRAM INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L INVx13_ASAP7_75t_R)
[05/01 23:48:30    198s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/01 23:48:30    198s] 
[05/01 23:48:33    201s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:22 mem=1919.1M
[05/01 23:48:33    201s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:22 mem=1919.1M
[05/01 23:48:33    201s] Creating Lib Analyzer, finished. 
[05/01 23:48:33    201s] Setting timing_disable_library_data_to_data_checks to 'true'.
[05/01 23:48:33    201s] Setting timing_disable_user_data_to_data_checks to 'true'.
[05/01 23:48:33    201s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1236.0M, totSessionCpu=0:03:22 **
[05/01 23:48:33    201s] *** opt_design -pre_cts ***
[05/01 23:48:33    201s] DRC Margin: user margin 0.0; extra margin 0.2
[05/01 23:48:33    201s] Setup Target Slack: user slack 0; extra slack 0.0
[05/01 23:48:33    201s] Hold Target Slack: user slack 0
[05/01 23:48:34    202s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/01 23:48:34    202s] Type 'man IMPOPT-3195' for more detail.
[05/01 23:48:34    202s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.003, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.011, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.050, REAL:0.055, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.056, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.013, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.020, REAL:0.016, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1919.1M
[05/01 23:48:34    202s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.010, REAL:0.000, MEM:1919.1M
[05/01 23:48:34    202s] Deleting Cell Server ...
[05/01 23:48:34    202s] Deleting Lib Analyzer.
[05/01 23:48:34    202s] Creating Cell Server ...(0, 0, 0, 0)
[05/01 23:48:34    202s] Summary for sequential cells identification: 
[05/01 23:48:34    202s]   Identified SBFF number: 68
[05/01 23:48:34    202s]   Identified MBFF number: 0
[05/01 23:48:34    202s]   Identified SB Latch number: 0
[05/01 23:48:34    202s]   Identified MB Latch number: 0
[05/01 23:48:34    202s]   Not identified SBFF number: 0
[05/01 23:48:34    202s]   Not identified MBFF number: 0
[05/01 23:48:34    202s]   Not identified SB Latch number: 0
[05/01 23:48:34    202s]   Not identified MB Latch number: 0
[05/01 23:48:34    202s]   Number of sequential cells which are not FFs: 36
[05/01 23:48:34    202s]  Visiting view : PVT_0P63V_100C.setup_view
[05/01 23:48:34    202s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/01 23:48:34    202s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/01 23:48:34    202s]  Visiting view : PVT_0P77V_0C.hold_view
[05/01 23:48:34    202s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 1
[05/01 23:48:34    202s]    : PowerDomain = none : Weighted F : unweighted  = 0.90 (1.000) with rcCorner = -1
[05/01 23:48:34    202s]  Setting StdDelay to 1.00
[05/01 23:48:34    202s] Creating Cell Server, finished. 
[05/01 23:48:34    202s] 
[05/01 23:48:34    202s] Deleting Cell Server ...
[05/01 23:48:34    202s] 
[05/01 23:48:34    202s] Creating Lib Analyzer ...
[05/01 23:48:34    202s] Creating Cell Server ...(0, 0, 0, 0)
[05/01 23:48:34    202s] Summary for sequential cells identification: 
[05/01 23:48:34    202s]   Identified SBFF number: 68
[05/01 23:48:34    202s]   Identified MBFF number: 0
[05/01 23:48:34    202s]   Identified SB Latch number: 0
[05/01 23:48:34    202s]   Identified MB Latch number: 0
[05/01 23:48:34    202s]   Not identified SBFF number: 0
[05/01 23:48:34    202s]   Not identified MBFF number: 0
[05/01 23:48:34    202s]   Not identified SB Latch number: 0
[05/01 23:48:34    202s]   Not identified MB Latch number: 0
[05/01 23:48:34    202s]   Number of sequential cells which are not FFs: 36
[05/01 23:48:34    202s]  Visiting view : PVT_0P63V_100C.setup_view
[05/01 23:48:34    202s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/01 23:48:34    202s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/01 23:48:34    202s]  Visiting view : PVT_0P77V_0C.hold_view
[05/01 23:48:34    202s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = 1
[05/01 23:48:34    202s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = -1
[05/01 23:48:34    202s]  Setting StdDelay to 1.00
[05/01 23:48:34    202s] Creating Cell Server, finished. 
[05/01 23:48:34    202s] 
[05/01 23:48:34    202s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[05/01 23:48:34    202s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/01 23:48:34    202s] Total number of usable buffers from Lib Analyzer: 20 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/01 23:48:34    202s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L)
[05/01 23:48:34    202s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/01 23:48:34    202s] 
[05/01 23:48:36    204s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:24 mem=1919.1M
[05/01 23:48:36    204s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:24 mem=1919.1M
[05/01 23:48:36    204s] Creating Lib Analyzer, finished. 
[05/01 23:48:36    204s] ### Creating LA Mngr. totSessionCpu=0:03:24 mem=1919.1M
[05/01 23:48:36    204s] ### Creating LA Mngr, finished. totSessionCpu=0:03:24 mem=1919.1M
[05/01 23:48:36    204s] [NR-eGR] Started earlyGlobalRoute kernel
[05/01 23:48:36    204s] [NR-eGR] Initial Peak syMemory usage = 1919.1 MB
[05/01 23:48:36    204s] (I)       Reading DB...
[05/01 23:48:36    204s] (I)       Read data from FE... (mem=1919.1M)
[05/01 23:48:36    204s] (I)       Read nodes and places... (mem=1919.1M)
[05/01 23:48:36    204s] (I)       Number of ignored instance 0
[05/01 23:48:36    204s] (I)       numMoveCells=6629, numMacros=0  numPads=206  numMultiRowHeightInsts=0
[05/01 23:48:36    204s] (I)       Done Read nodes and places (cpu=0.010s, mem=1919.1M)
[05/01 23:48:36    204s] (I)       Read nets... (mem=1919.1M)
[05/01 23:48:36    204s] (I)       numNets=6611  ignoredNets=93
[05/01 23:48:36    204s] (I)       Done Read nets (cpu=0.020s, mem=1919.1M)
[05/01 23:48:36    204s] (I)       Read rows... (mem=1919.1M)
[05/01 23:48:36    204s] (I)       Read 462 std rows and 0 non-std rows
[05/01 23:48:36    204s] (I)       Done Read rows (cpu=0.000s, mem=1919.1M)
[05/01 23:48:36    204s] (I)       Identified Clock instances: Flop 1811, Clock buffer/inverter 0, Gate 41
[05/01 23:48:36    204s] (I)       Read module constraints... (mem=1919.1M)
[05/01 23:48:36    204s] (I)       Done Read module constraints (cpu=0.000s, mem=1919.1M)
[05/01 23:48:36    204s] (I)       Done Read data from FE (cpu=0.030s, mem=1919.1M)
[05/01 23:48:36    204s] (I)       before initializing RouteDB syMemory usage = 1919.1 MB
[05/01 23:48:36    204s] (I)       congestionReportName   : 
[05/01 23:48:36    204s] (I)       layerRangeFor2DCongestion : 
[05/01 23:48:36    204s] (I)       buildTerm2TermWires    : 1
[05/01 23:48:36    204s] (I)       doTrackAssignment      : 1
[05/01 23:48:36    204s] (I)       dumpBookshelfFiles     : 0
[05/01 23:48:36    204s] (I)       numThreads             : 12
[05/01 23:48:36    204s] (I)       bufferingAwareRouting  : true
[05/01 23:48:36    204s] (I)       honorPin               : false
[05/01 23:48:36    204s] (I)       honorPinGuide          : true
[05/01 23:48:36    204s] (I)       honorPartition         : false
[05/01 23:48:36    204s] (I)       honorPartitionAllowFeedthru: false
[05/01 23:48:36    204s] [NR-eGR] honorMsvRouteConstraint: false
[05/01 23:48:36    204s] (I)       allowPartitionCrossover: false
[05/01 23:48:36    204s] (I)       honorSingleEntry       : true
[05/01 23:48:36    204s] (I)       honorSingleEntryStrong : true
[05/01 23:48:36    204s] (I)       handleViaSpacingRule   : false
[05/01 23:48:36    204s] (I)       handleEolSpacingRule   : false
[05/01 23:48:36    204s] (I)       PDConstraint           : none
[05/01 23:48:36    204s] (I)       expBetterNDRHandling   : false
[05/01 23:48:36    204s] (I)       routingEffortLevel     : 3
[05/01 23:48:36    204s] (I)       effortLevel            : standard
[05/01 23:48:36    204s] [NR-eGR] honorClockSpecNDR      : 0
[05/01 23:48:36    204s] (I)       relaxedTopLayerCeiling : 127
[05/01 23:48:36    204s] (I)       relaxedBottomLayerFloor: 2
[05/01 23:48:36    204s] [NR-eGR] minRouteLayer          : 2
[05/01 23:48:36    204s] [NR-eGR] maxRouteLayer          : 7
[05/01 23:48:36    204s] (I)       numRowsPerGCell        : 1
[05/01 23:48:36    204s] (I)       speedUpLargeDesign     : 0
[05/01 23:48:36    204s] (I)       multiThreadingTA       : 1
[05/01 23:48:36    204s] (I)       optimizationMode       : false
[05/01 23:48:36    204s] (I)       routeSecondPG          : false
[05/01 23:48:36    204s] (I)       scenicRatioForLayerRelax: 0.00
[05/01 23:48:36    204s] (I)       detourLimitForLayerRelax: 0.00
[05/01 23:48:36    204s] (I)       punchThroughDistance   : 1649.55
[05/01 23:48:36    204s] (I)       scenicBound            : 1.15
[05/01 23:48:36    204s] (I)       maxScenicToAvoidBlk    : 100.00
[05/01 23:48:36    204s] (I)       source-to-sink ratio   : 0.30
[05/01 23:48:36    204s] (I)       targetCongestionRatioH : 1.00
[05/01 23:48:36    204s] (I)       targetCongestionRatioV : 1.00
[05/01 23:48:36    204s] (I)       layerCongestionRatio   : 0.70
[05/01 23:48:36    204s] (I)       m1CongestionRatio      : 0.10
[05/01 23:48:36    204s] (I)       m2m3CongestionRatio    : 0.70
[05/01 23:48:36    204s] (I)       localRouteEffort       : 1.00
[05/01 23:48:36    204s] (I)       numSitesBlockedByOneVia: 8.00
[05/01 23:48:36    204s] (I)       supplyScaleFactorH     : 1.00
[05/01 23:48:36    204s] (I)       supplyScaleFactorV     : 1.00
[05/01 23:48:36    204s] (I)       highlight3DOverflowFactor: 0.00
[05/01 23:48:36    204s] (I)       routeVias              : 
[05/01 23:48:36    204s] (I)       readTROption           : true
[05/01 23:48:36    204s] (I)       extraSpacingFactor     : 1.00
[05/01 23:48:36    204s] (I)       routeSelectedNetsOnly  : false
[05/01 23:48:36    204s] (I)       clkNetUseMaxDemand     : false
[05/01 23:48:36    204s] (I)       extraDemandForClocks   : 0
[05/01 23:48:36    204s] (I)       [05/01 23:48:36    204s] [NR-eGR] numTracksPerClockWire  : 0
steinerRemoveLayers    : false
[05/01 23:48:36    204s] (I)       demoteLayerScenicScale : 1.00
[05/01 23:48:36    204s] (I)       nonpreferLayerCostScale : 100.00
[05/01 23:48:36    204s] (I)       similarTopologyRoutingFast : false
[05/01 23:48:36    204s] (I)       spanningTreeRefinement : false
[05/01 23:48:36    204s] (I)       spanningTreeRefinementAlpha : -1.00
[05/01 23:48:36    204s] (I)       starting read tracks
[05/01 23:48:36    204s] (I)       build grid graph
[05/01 23:48:36    204s] (I)       build grid graph start
[05/01 23:48:36    204s] (I)       build grid graph end
[05/01 23:48:36    204s] (I)       [05/01 23:48:36    204s] [NR-eGR] M1 has no routable track
[05/01 23:48:36    204s] [NR-eGR] M2 has non-uniform track structures
[05/01 23:48:36    204s] [NR-eGR] M3 has single uniform track structure
[05/01 23:48:36    204s] [NR-eGR] M4 has single uniform track structure
[05/01 23:48:36    204s] [NR-eGR] M5 has single uniform track structure
[05/01 23:48:36    204s] [NR-eGR] M6 has single uniform track structure
[05/01 23:48:36    204s] [NR-eGR] M7 has single uniform track structure
merge level 0
[05/01 23:48:36    204s] (I)       numViaLayers=10
[05/01 23:48:36    204s] (I)       Reading via VIA12 for layer: 0 
[05/01 23:48:36    204s] (I)       Reading via VIA23 for layer: 1 
[05/01 23:48:36    204s] (I)       Reading via VIA34 for layer: 2 
[05/01 23:48:36    204s] (I)       Reading via VIA45 for layer: 3 
[05/01 23:48:36    204s] (I)       Reading via VIA56 for layer: 4 
[05/01 23:48:36    204s] (I)       Reading via VIA67 for layer: 5 
[05/01 23:48:36    204s] (I)       Reading via VIA78 for layer: 6 
[05/01 23:48:36    204s] (I)       Reading via VIA89 for layer: 7 
[05/01 23:48:36    204s] (I)       Reading via VIA9Pad for layer: 8 
[05/01 23:48:36    204s] (I)       end build via table
[05/01 23:48:36    204s] [NR-eGR] Read 19663 PG shapes in 0.000 seconds
[05/01 23:48:36    204s] 
[05/01 23:48:36    204s] [NR-eGR] numRoutingBlks=0 numInstBlks=1953 numPGBlocks=19663 numBumpBlks=0 numBoundaryFakeBlks=0
[05/01 23:48:36    204s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/01 23:48:36    204s] (I)       readDataFromPlaceDB
[05/01 23:48:36    204s] (I)       Read net information..
[05/01 23:48:36    204s] (I)       Read testcase time = 0.000 seconds
[05/01 23:48:36    204s] 
[05/01 23:48:36    204s] (I)       read default dcut vias
[05/01 23:48:36    204s] (I)       Reading via VIA12 for layer: 0 
[05/01 23:48:36    204s] [NR-eGR] Read numTotalNets=6611  numIgnoredNets=0
[05/01 23:48:36    204s] (I)       Reading via VIA23 for layer: 1 
[05/01 23:48:36    204s] (I)       Reading via VIA34 for layer: 2 
[05/01 23:48:36    204s] (I)       Reading via VIA45 for layer: 3 
[05/01 23:48:36    204s] (I)       Reading via VIA56 for layer: 4 
[05/01 23:48:36    204s] (I)       Reading via VIA67 for layer: 5 
[05/01 23:48:36    204s] (I)       Reading via VIA78 for layer: 6 
[05/01 23:48:36    204s] (I)       Reading via VIA89 for layer: 7 
[05/01 23:48:36    204s] (I)       Reading via VIA9Pad for layer: 8 
[05/01 23:48:36    204s] (I)       early_global_route_priority property id does not exist.
[05/01 23:48:36    204s] (I)       build grid graph start
[05/01 23:48:36    204s] (I)       build grid graph end
[05/01 23:48:36    204s] (I)       Model blockage into capacity
[05/01 23:48:36    204s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/01 23:48:36    204s] (I)       Modeling time = 0.110 seconds
[05/01 23:48:36    204s] 
[05/01 23:48:36    204s] (I)       Number of ignored nets = 0
[05/01 23:48:36    204s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/01 23:48:36    204s] (I)       Number of clock nets = 53.  Ignored: No
[05/01 23:48:36    204s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/01 23:48:36    204s] (I)       Number of special nets = 0.  Ignored: Yes
[05/01 23:48:36    204s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/01 23:48:36    204s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/01 23:48:36    204s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/01 23:48:36    204s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/01 23:48:36    204s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/01 23:48:36    204s] (I)       Constructing bin map
[05/01 23:48:36    204s] (I)       Initialize bin information with width=8640 height=8640
[05/01 23:48:36    204s] (I)       Done constructing bin map
[05/01 23:48:36    204s] [NR-eGR] There are 53 clock nets ( 0 with NDR ).
[05/01 23:48:36    204s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1922.3 MB
[05/01 23:48:36    204s] (I)       Ndr track 0 does not exist
[05/01 23:48:36    204s] (I)       Layer1  viaCost=100.00
[05/01 23:48:36    204s] (I)       Layer2  viaCost=100.00
[05/01 23:48:36    204s] (I)       Layer3  viaCost=100.00
[05/01 23:48:36    204s] (I)       Layer4  viaCost=100.00
[05/01 23:48:36    204s] (I)       Layer5  viaCost=100.00
[05/01 23:48:36    204s] (I)       Layer6  viaCost=100.00
[05/01 23:48:36    204s] (I)       ---------------------Grid Graph Info--------------------
[05/01 23:48:36    204s] (I)       Routing area        : (0, 0) - (1999872, 1999872)
[05/01 23:48:36    204s] (I)       Core area           : (0, 0) - (1999296, 1995840)
[05/01 23:48:36    204s] (I)       Site width          :   864  (dbu)
[05/01 23:48:36    204s] (I)       Row height          :  4320  (dbu)
[05/01 23:48:36    204s] (I)       GCell width         :  4320  (dbu)
[05/01 23:48:36    204s] (I)       GCell height        :  4320  (dbu)
[05/01 23:48:36    204s] (I)       Grid                :   463   463     7
[05/01 23:48:36    204s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/01 23:48:36    204s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/01 23:48:36    204s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/01 23:48:36    204s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/01 23:48:36    204s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/01 23:48:36    204s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/01 23:48:36    204s] (I)       Default pitch size  :   576   576   576   768   864  1152  1152
[05/01 23:48:36    204s] (I)       First track coord   :     0  4320   576   816   864   576   576
[05/01 23:48:36    204s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  3.75  3.75
[05/01 23:48:36    204s] (I)       Total num of tracks :     0  3234  3471  2603  2314  1736  1736
[05/01 23:48:36    204s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/01 23:48:36    204s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/01 23:48:36    204s] (I)       --------------------------------------------------------
[05/01 23:48:36    204s] 
[05/01 23:48:36    204s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/01 23:48:36    204s] (I)       Pitch:  L1=576[05/01 23:48:36    204s] [NR-eGR] ============ Routing rule table ============
[05/01 23:48:36    204s] [NR-eGR] Rule id: 0  Nets: 6611 
  L2=576  L3=576  L4=768  L5=864  L6=1152  L7=1152
[05/01 23:48:36    204s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/01 23:48:36    204s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/01 23:48:36    204s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/01 23:48:36    204s] [NR-eGR] ========================================
[05/01 23:48:36    204s] [NR-eGR] 
[05/01 23:48:36    204s] (I)       blocked tracks on layer2 : = 27723 / 1497342 (1.85%)
[05/01 23:48:36    204s] (I)       blocked tracks on layer3 : = 77784 / 1607073 (4.84%)
[05/01 23:48:36    204s] (I)       blocked tracks on layer4 : = 60190 / 1205189 (4.99%)
[05/01 23:48:36    204s] (I)       blocked tracks on layer5 : = 60190 / 1071382 (5.62%)
[05/01 23:48:36    204s] (I)       blocked tracks on layer6 : = 38892 / 803768 (4.84%)
[05/01 23:48:36    204s] (I)       blocked tracks on layer7 : = 38892 / 803768 (4.84%)
[05/01 23:48:36    204s] (I)       After initializing earlyGlobalRoute syMemory usage = 1930.9 MB
[05/01 23:48:36    204s] (I)       Loading and dumping file time : 0.20 seconds
[05/01 23:48:36    204s] (I)       ============= Initialization =============
[05/01 23:48:36    204s] (I)       totalPins=20820  totalGlobalPin=20665 (99.26%)
[05/01 23:48:36    204s] (I)       total 2D Cap : 6684924 = (3379567 H, 3305357 V)
[05/01 23:48:36    204s] (I)       #blocked areas for congestion spreading : 0
[05/01 23:48:36    204s] (I)       [05/01 23:48:36    204s] [NR-eGR] Layer group 1: route 6611 net(s) in layer range [2, 7]
============  Phase 1a Route ============
[05/01 23:48:36    204s] (I)       Phase 1a runs 0.02 seconds
[05/01 23:48:36    204s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/01 23:48:36    204s] (I)       Usage: 78741 = (44692 H, 34049 V) = (1.32% H, 1.03% V) = (4.827e+04um H, 3.677e+04um V)
[05/01 23:48:36    204s] (I)       
[05/01 23:48:36    204s] (I)       ============  Phase 1b Route ============
[05/01 23:48:36    204s] (I)       Phase 1b runs 0.00 seconds
[05/01 23:48:36    204s] (I)       Usage: 78777 = (44698 H, 34079 V) = (1.32% H, 1.03% V) = (4.827e+04um H, 3.681e+04um V)
[05/01 23:48:36    204s] (I)       
[05/01 23:48:36    204s] (I)       earlyGlobalRoute overflow of layer group 1: 0.03% H + 0.01% V. EstWL: 8.507916e+04um
[05/01 23:48:36    204s] (I)       ============  Phase 1c Route ============
[05/01 23:48:36    204s] (I)       Level2 Grid: 93 x 93
[05/01 23:48:36    204s] (I)       Phase 1c runs 0.00 seconds
[05/01 23:48:36    204s] (I)       Usage: 78777 = (44698 H, 34079 V) = (1.32% H, 1.03% V) = (4.827e+04um H, 3.681e+04um V)
[05/01 23:48:36    204s] (I)       
[05/01 23:48:36    204s] (I)       ============  Phase 1d Route ============
[05/01 23:48:36    204s] (I)       Phase 1d runs 0.01 seconds
[05/01 23:48:36    204s] (I)       Usage: 78809 = (44697 H, 34112 V) = (1.32% H, 1.03% V) = (4.827e+04um H, 3.684e+04um V)
[05/01 23:48:36    204s] (I)       
[05/01 23:48:36    204s] (I)       ============  Phase 1e Route ============
[05/01 23:48:36    204s] (I)       Phase 1e runs 0.00 seconds
[05/01 23:48:36    204s] (I)       Usage: 78809 = (44697 H, 34112 V) = (1.32% H, 1.03% V) = (4.827e+04um H, 3.684e+04um V)
[05/01 23:48:36    204s] (I)       
[05/01 23:48:36    204s] (I)       [05/01 23:48:36    204s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 8.511372e+04um
[05/01 23:48:36    204s] [NR-eGR] 
============  Phase 1l Route ============
[05/01 23:48:36    204s] (I)       Phase 1l runs 0.03 seconds
[05/01 23:48:36    204s] (I)       
[05/01 23:48:36    204s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/01 23:48:36    204s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/01 23:48:36    204s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/01 23:48:37    204s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[05/01 23:48:37    204s] [NR-eGR] --------------------------------------------------------------------------------
[05/01 23:48:37    204s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:48:37    204s] [NR-eGR]      M2  (2)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:48:37    204s] [NR-eGR]      M3  (3)        76( 0.04%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/01 23:48:38    204s] [NR-eGR]      M4  (4)         6( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:48:38    204s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:48:38    204s] [NR-eGR]      M6  (6)         8( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:48:38    204s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:48:38    204s] [NR-eGR] --------------------------------------------------------------------------------
[05/01 23:48:38    204s] [NR-eGR] Total               92( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[05/01 23:48:39    204s] [NR-eGR] 
[05/01 23:48:39    204s] (I)       Total Global Routing Runtime: 0.24 seconds
[05/01 23:48:39    204s] (I)       total 2D Cap : 6687815 = (3382453 H, 3305362 V)
[05/01 23:48:39    204s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[05/01 23:48:39    204s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[05/01 23:48:39    204s] (I)       ============= track Assignment ============
[05/01 23:48:39    204s] (I)       extract Global 3D Wires
[05/01 23:48:39    204s] (I)       Extract Global WL : time=0.00
[05/01 23:48:39    204s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/01 23:48:39    204s] (I)       Initialization real time=0.00 seconds
[05/01 23:48:39    204s] (I)       Run Multi-thread track assignment
[05/01 23:48:39    205s] (I)       Kernel real time=0.05 seconds
[05/01 23:48:39    205s] (I)       End Greedy Track Assignment
[05/01 23:48:39    205s] [NR-eGR] --------------------------------------------------------------------------
[05/01 23:48:39    205s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 20565
[05/01 23:48:39    205s] [NR-eGR]     M2  (2H) length: 2.728665e+04um, number of vias: 29277
[05/01 23:48:39    205s] [NR-eGR]     M3  (3V) length: 3.240162e+04um, number of vias: 2335
[05/01 23:48:39    205s] [NR-eGR]     M4  (4H) length: 1.750119e+04um, number of vias: 859
[05/01 23:48:39    205s] [NR-eGR]     M5  (5V) length: 4.909726e+03um, number of vias: 178
[05/01 23:48:39    205s] [NR-eGR]     M6  (6H) length: 5.589864e+03um, number of vias: 104
[05/01 23:48:39    205s] [NR-eGR]     M7  (7V) length: 4.315920e+02um, number of vias: 0
[05/01 23:48:39    205s] [NR-eGR] Total length: 8.812064e+04um, number of vias: 53318
[05/01 23:48:39    205s] [NR-eGR] --------------------------------------------------------------------------
[05/01 23:48:39    205s] [NR-eGR] Total eGR-routed clock nets wire length: 1.036784e+04um 
[05/01 23:48:39    205s] [NR-eGR] --------------------------------------------------------------------------
[05/01 23:48:39    205s] [NR-eGR] End Peak syMemory usage = 1922.4 MB
[05/01 23:48:39    205s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.92 seconds
[05/01 23:48:39    205s] ### Creating LA Mngr. totSessionCpu=0:03:25 mem=1919.1M
[05/01 23:48:39    205s] Updating RC grid for preRoute extraction ...
[05/01 23:48:39    205s] Initializing multi-corner resistance tables ...
[05/01 23:48:39    205s] ### Creating LA Mngr, finished. totSessionCpu=0:03:26 mem=1919.1M
[05/01 23:48:39    205s] Extraction called for design 'clb_tile' of instances=11711 and nets=6839 using extraction engine 'pre_route' .
[05/01 23:48:39    205s] pre_route RC Extraction called for design clb_tile.
[05/01 23:48:39    205s] RC Extraction called in multi-corner(2) mode.
[05/01 23:48:39    205s] RCMode: PreRoute
[05/01 23:48:39    205s]       RC Corner Indexes            0       1   
[05/01 23:48:39    205s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/01 23:48:39    205s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/01 23:48:39    205s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/01 23:48:39    205s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/01 23:48:39    205s] Shrink Factor                : 1.00000
[05/01 23:48:39    205s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/01 23:48:39    205s] Using Quantus QRC technology file ...
[05/01 23:48:39    205s] Updating RC grid for preRoute extraction ...
[05/01 23:48:39    205s] Initializing multi-corner resistance tables ...
[05/01 23:48:39    205s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1919.078M)
[05/01 23:48:39    205s] **ERROR: (IMPTS-17):	Inconsistency detected in the capacitance units specified among the timing libraries being used. Default system capacitance unit of 1pF will be used. Use the 'setLibraryUnit' command to set a specific capacitance unit.
[05/01 23:48:39    205s] Type 'man IMPTS-17' for more detail.
[05/01 23:48:39    205s] OPERPROF: Starting SiteArrayInit at level 1, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:     Starting SiteArrayFPInit_V17 at level 3, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:       Starting Placement-Init-Site-Array-V17 at level 4, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:         Starting SiteArray/Init-VDDOnBottom at level 5, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:         Finished SiteArray/Init-VDDOnBottom at level 5, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:         Starting InitTechSitePattern at level 5, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:         Finished InitTechSitePattern at level 5, CPU:0.020, REAL:0.018, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:         Starting SiteArr/FP-Init-2 at level 5, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:         Finished SiteArr/FP-Init-2 at level 5, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:       Finished Placement-Init-Site-Array-V17 at level 4, CPU:0.040, REAL:0.025, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:       Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:       Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 4, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:       Starting Placement-Build-Follow-Pin at level 4, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:         Starting RoutingBlockageAnalysis at level 5, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:         Finished RoutingBlockageAnalysis at level 5, CPU:0.170, REAL:0.027, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:       Finished Placement-Build-Follow-Pin at level 4, CPU:0.170, REAL:0.028, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:       Starting SiteArary/SetupFPBlocked at level 4, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:       Finished SiteArary/SetupFPBlocked at level 4, CPU:0.000, REAL:0.003, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:     Finished SiteArrayFPInit_V17 at level 3, CPU:0.220, REAL:0.077, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.010, REAL:0.002, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.000, REAL:0.005, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:1919.1M
[05/01 23:48:39    205s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.020, REAL:0.017, MEM:1919.1M
[05/01 23:48:39    206s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.270, REAL:0.120, MEM:1919.1M
[05/01 23:48:39    206s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.270, REAL:0.120, MEM:1919.1M
[05/01 23:48:39    206s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:1919.1M
[05/01 23:48:39    206s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:1919.1M
[05/01 23:48:39    206s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:39    206s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:1919.1M
[05/01 23:48:39    206s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.020, REAL:0.018, MEM:1919.1M
[05/01 23:48:39    206s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.030, REAL:0.022, MEM:1919.1M
[05/01 23:48:39    206s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:1919.1M
[05/01 23:48:39    206s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.004, MEM:1919.1M
[05/01 23:48:39    206s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:1919.1M
[05/01 23:48:39    206s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:1919.1M
[05/01 23:48:39    206s] **WARN: (EMS-27):	Message (IMPTS-17) has exceeded the current message display limit of 1.
[05/01 23:48:39    206s] To increase the message display limit, refer to the product command reference manual.
[05/01 23:48:39    206s] #################################################################################
[05/01 23:48:39    206s] # Design Stage: PreRoute
[05/01 23:48:39    206s] # Design Name: clb_tile
[05/01 23:48:39    206s] # Design Mode: 7nm
[05/01 23:48:39    206s] # Analysis Mode: MMMC OCV 
[05/01 23:48:39    206s] # Parasitics Mode: No SPEF/RCDB
[05/01 23:48:39    206s] # Signoff Settings: SI Off 
[05/01 23:48:39    206s] #################################################################################
[05/01 23:48:39    206s] Topological Sorting (REAL = 0:00:00.0, MEM = 2075.7M, InitMEM = 2075.7M)
[05/01 23:48:39    206s] Calculate early delays in OCV mode...
[05/01 23:48:39    206s] Calculate late delays in OCV mode...
[05/01 23:48:39    206s] Start delay calculation (fullDC) (12 T). (MEM=2075.69)
[05/01 23:48:40    207s] End AAE Lib Interpolated Model. (MEM=2099.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/01 23:48:40    207s] First Iteration Infinite Tw... 
[05/01 23:48:40    209s] Total number of fetched objects 6745
[05/01 23:48:40    209s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/01 23:48:40    210s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/01 23:48:40    210s] End delay calculation. (MEM=2637.52 CPU=0:00:02.0 REAL=0:00:00.0)
[05/01 23:48:45    210s] End delay calculation (fullDC). (MEM=2584.91 CPU=0:00:03.7 REAL=0:00:06.0)
[05/01 23:48:45    210s] *** CDM Built up (cpu=0:00:04.5  real=0:00:06.0  mem= 2584.9M) ***
[05/01 23:48:45    211s] *** Done Building Timing Graph (cpu=0:00:05.3 real=0:00:06.0 totSessionCpu=0:03:31 mem=2076.4M)
[05/01 23:48:45    211s] 
[05/01 23:48:45    211s] ------------------------------------------------------------
[05/01 23:48:45    211s]              Initial Summary                             
[05/01 23:48:45    211s] ------------------------------------------------------------
[05/01 23:48:45    211s] 
[05/01 23:48:45    211s] Setup views included:
[05/01 23:48:45    211s]  PVT_0P63V_100C.setup_view 
[05/01 23:48:45    211s] 
[05/01 23:48:45    211s] +--------------------+---------+
[05/01 23:48:45    211s] |     Setup mode     |   all   |
[05/01 23:48:45    211s] +--------------------+---------+
[05/01 23:48:45    211s] |           WNS (ns):| -8.020  |
[05/01 23:48:45    211s] |           TNS (ns):| -16.310 |
[05/01 23:48:45    211s] |    Violating Paths:|   10    |
[05/01 23:48:45    211s] |          All Paths:|  1892   |
[05/01 23:48:45    211s] +--------------------+---------+
[05/01 23:48:45    211s] 
[05/01 23:48:45    211s] +----------------+-------------------------------+------------------+
[05/01 23:48:45    211s] |                |              Real             |       Total      |
[05/01 23:48:45    211s] |    DRVs        +------------------+------------+------------------|
[05/01 23:48:45    211s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/01 23:48:45    211s] +----------------+------------------+------------+------------------+
[05/01 23:48:45    211s] |   max_cap      |     41 (41)      |   -3.918   |     41 (41)      |
[05/01 23:48:45    211s] |   max_tran     |     48 (71)      |  -47.065   |     52 (82)      |
[05/01 23:48:45    211s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/01 23:48:45    211s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/01 23:48:45    211s] +----------------+------------------+------------+------------------+
[05/01 23:48:45    211s] 
[05/01 23:48:45    211s] Density: 6.020%
[05/01 23:48:45    211s] ------------------------------------------------------------
[05/01 23:48:45    211s] **opt_design ... cpu = 0:00:10, real = 0:00:12, mem = 1381.3M, totSessionCpu=0:03:32 **
[05/01 23:48:45    211s] ** INFO : this run is activating medium effort placeOptDesign flow
[05/01 23:48:45    211s] PhyDesignGrid: maxLocalDensity 0.92
[05/01 23:48:45    211s] ### Creating PhyDesignMc. totSessionCpu=0:03:32 mem=2084.4M
[05/01 23:48:45    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:2084.4M
[05/01 23:48:45    211s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/01 23:48:45    211s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.003, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.011, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:       Starting CMU at level 4, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.060, REAL:0.057, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.057, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2084.4M
[05/01 23:48:45    211s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2084.4M
[05/01 23:48:46    211s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.013, MEM:2084.4M
[05/01 23:48:46    211s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.010, REAL:0.016, MEM:2084.4M
[05/01 23:48:46    211s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2084.4MB).
[05/01 23:48:46    211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.097, MEM:2084.4M
[05/01 23:48:46    211s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:32 mem=2084.4M
[05/01 23:48:46    211s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2108.4M
[05/01 23:48:46    211s] PhyDesignGrid: maxLocalDensity 0.92
[05/01 23:48:46    211s] ### Creating PhyDesignMc. totSessionCpu=0:03:32 mem=2108.4M
[05/01 23:48:46    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:2108.4M
[05/01 23:48:46    211s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/01 23:48:46    211s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.003, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.012, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:       Starting CMU at level 4, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.050, REAL:0.054, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.054, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.013, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.010, REAL:0.016, MEM:2108.4M
[05/01 23:48:46    211s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2108.4MB).
[05/01 23:48:46    211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.091, MEM:2108.4M
[05/01 23:48:46    211s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:32 mem=2108.4M
[05/01 23:48:46    211s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2108.4M
[05/01 23:48:46    211s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2108.4M
[05/01 23:48:46    211s] *** Starting optimizing excluded clock nets MEM= 2108.4M) ***
[05/01 23:48:46    211s] *info: No excluded clock nets to be optimized.
[05/01 23:48:46    211s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2108.4M) ***
[05/01 23:48:46    211s] The useful skew maximum allowed delay is: 0.2
[05/01 23:48:46    212s] Deleting Cell Server ...
[05/01 23:48:46    212s] Deleting Lib Analyzer.
[05/01 23:48:46    212s] Creating Cell Server ...(0, 0, 0, 0)
[05/01 23:48:46    212s] Summary for sequential cells identification: 
[05/01 23:48:46    212s]   Identified SBFF number: 68
[05/01 23:48:46    212s]   Identified MBFF number: 0
[05/01 23:48:46    212s]   Identified SB Latch number: 0
[05/01 23:48:46    212s]   Identified MB Latch number: 0
[05/01 23:48:46    212s]   Not identified SBFF number: 0
[05/01 23:48:46    212s]   Not identified MBFF number: 0
[05/01 23:48:46    212s]   Not identified SB Latch number: 0
[05/01 23:48:46    212s]   Not identified MB Latch number: 0
[05/01 23:48:46    212s]   Number of sequential cells which are not FFs: 36
[05/01 23:48:46    212s]  Visiting view : PVT_0P63V_100C.setup_view
[05/01 23:48:46    212s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/01 23:48:46    212s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/01 23:48:46    212s]  Visiting view : PVT_0P77V_0C.hold_view
[05/01 23:48:46    212s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 1
[05/01 23:48:46    212s]    : PowerDomain = none : Weighted F : unweighted  = 0.90 (1.000) with rcCorner = -1
[05/01 23:48:46    212s]  Setting StdDelay to 1.00
[05/01 23:48:46    212s] Creating Cell Server, finished. 
[05/01 23:48:46    212s] 
[05/01 23:48:46    212s] Deleting Cell Server ...
[05/01 23:48:46    212s] Info: 53 clock nets excluded from IPO operation.
[05/01 23:48:46    212s] ### Creating LA Mngr. totSessionCpu=0:03:33 mem=2108.4M
[05/01 23:48:46    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:33 mem=2108.4M
[05/01 23:48:46    212s] Creating Cell Server ...(0, 0, 0, 0)
[05/01 23:48:46    212s] Summary for sequential cells identification: 
[05/01 23:48:46    212s]   Identified SBFF number: 68
[05/01 23:48:46    212s]   Identified MBFF number: 0
[05/01 23:48:46    212s]   Identified SB Latch number: 0
[05/01 23:48:46    212s]   Identified MB Latch number: 0
[05/01 23:48:46    212s]   Not identified SBFF number: 0
[05/01 23:48:46    212s]   Not identified MBFF number: 0
[05/01 23:48:46    212s]   Not identified SB Latch number: 0
[05/01 23:48:46    212s]   Not identified MB Latch number: 0
[05/01 23:48:46    212s]   Number of sequential cells which are not FFs: 36
[05/01 23:48:46    212s]  Visiting view : PVT_0P63V_100C.setup_view
[05/01 23:48:46    212s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/01 23:48:46    212s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/01 23:48:46    212s]  Visiting view : PVT_0P77V_0C.hold_view
[05/01 23:48:46    212s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = 1
[05/01 23:48:46    212s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = -1
[05/01 23:48:46    212s]  Setting StdDelay to 1.00
[05/01 23:48:46    212s] Creating Cell Server, finished. 
[05/01 23:48:46    212s] 
[05/01 23:48:46    212s] PhyDesignGrid: maxLocalDensity 0.92
[05/01 23:48:46    212s] ### Creating PhyDesignMc. totSessionCpu=0:03:33 mem=2116.4M
[05/01 23:48:46    212s] OPERPROF: Starting DPlace-Init at level 1, MEM:2116.4M
[05/01 23:48:46    212s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/01 23:48:46    212s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.003, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.020, REAL:0.011, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:       Starting CMU at level 4, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.050, REAL:0.050, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.051, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.013, MEM:2116.4M
[05/01 23:48:46    212s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.020, REAL:0.016, MEM:2116.4M
[05/01 23:48:46    212s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2116.4MB).
[05/01 23:48:46    212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.088, MEM:2116.4M
[05/01 23:48:46    212s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:33 mem=2116.4M
[05/01 23:48:46    212s] 
[05/01 23:48:46    212s] Footprint cell information for calculating maxBufDist
[05/01 23:48:46    212s] *info: There are 20 candidate Buffer cells
[05/01 23:48:46    212s] *info: There are 20 candidate Inverter cells
[05/01 23:48:46    212s] 
[05/01 23:48:47    213s] 
[05/01 23:48:47    213s] Creating Lib Analyzer ...
[05/01 23:48:48    214s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[05/01 23:48:48    214s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/01 23:48:48    214s] Total number of usable buffers from Lib Analyzer: 20 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/01 23:48:48    214s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L)
[05/01 23:48:48    214s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/01 23:48:48    214s] 
[05/01 23:48:49    215s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:36 mem=2216.4M
[05/01 23:48:49    215s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:36 mem=2216.4M
[05/01 23:48:49    215s] Creating Lib Analyzer, finished. 
[05/01 23:48:49    215s] 
[05/01 23:48:49    215s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[05/01 23:48:50    216s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2523.6M
[05/01 23:48:50    216s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2523.6M
[05/01 23:48:50    216s] 
[05/01 23:48:50    216s] Netlist preparation processing... 
[05/01 23:48:50    216s] Removed 93 instances
[05/01 23:48:50    216s] *info: Marking 0 isolation instances dont touch
[05/01 23:48:50    216s] *info: Marking 0 level shifter instances dont touch
[05/01 23:48:50    216s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2216.4M
[05/01 23:48:50    216s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:2216.4M
[05/01 23:48:50    216s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2216.4M
[05/01 23:48:50    216s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2216.4M
[05/01 23:48:50    217s] Deleting Cell Server ...
[05/01 23:48:50    217s] Deleting Lib Analyzer.
[05/01 23:48:50    217s] Creating Cell Server ...(0, 0, 0, 0)
[05/01 23:48:50    217s] Summary for sequential cells identification: 
[05/01 23:48:50    217s]   Identified SBFF number: 68
[05/01 23:48:50    217s]   Identified MBFF number: 0
[05/01 23:48:50    217s]   Identified SB Latch number: 0
[05/01 23:48:50    217s]   Identified MB Latch number: 0
[05/01 23:48:50    217s]   Not identified SBFF number: 0
[05/01 23:48:50    217s]   Not identified MBFF number: 0
[05/01 23:48:50    217s]   Not identified SB Latch number: 0
[05/01 23:48:50    217s]   Not identified MB Latch number: 0
[05/01 23:48:50    217s]   Number of sequential cells which are not FFs: 36
[05/01 23:48:50    217s]  Visiting view : PVT_0P63V_100C.setup_view
[05/01 23:48:50    217s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/01 23:48:50    217s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/01 23:48:50    217s]  Visiting view : PVT_0P77V_0C.hold_view
[05/01 23:48:50    217s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 1
[05/01 23:48:50    217s]    : PowerDomain = none : Weighted F : unweighted  = 0.90 (1.000) with rcCorner = -1
[05/01 23:48:50    217s]  Setting StdDelay to 1.00
[05/01 23:48:50    217s] Creating Cell Server, finished. 
[05/01 23:48:50    217s] 
[05/01 23:48:50    217s] Deleting Cell Server ...
[05/01 23:48:50    217s] Begin: GigaOpt high fanout net optimization
[05/01 23:48:50    217s] Info: 53 clock nets excluded from IPO operation.
[05/01 23:48:50    217s] PhyDesignGrid: maxLocalDensity 0.92
[05/01 23:48:50    217s] ### Creating PhyDesignMc. totSessionCpu=0:03:37 mem=2159.9M
[05/01 23:48:50    217s] OPERPROF: Starting DPlace-Init at level 1, MEM:2159.9M
[05/01 23:48:50    217s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/01 23:48:50    217s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.003, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.020, REAL:0.011, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:       Starting CMU at level 4, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.001, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.060, REAL:0.054, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.055, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.013, MEM:2159.9M
[05/01 23:48:50    217s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.010, REAL:0.016, MEM:2159.9M
[05/01 23:48:50    217s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2159.9MB).
[05/01 23:48:50    217s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.094, MEM:2159.9M
[05/01 23:48:50    217s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:38 mem=2159.9M
[05/01 23:48:50    217s] 
[05/01 23:48:50    217s] Creating Lib Analyzer ...
[05/01 23:48:50    217s] Creating Cell Server ...(0, 0, 0, 0)
[05/01 23:48:50    217s] Summary for sequential cells identification: 
[05/01 23:48:50    217s]   Identified SBFF number: 68
[05/01 23:48:50    217s]   Identified MBFF number: 0
[05/01 23:48:50    217s]   Identified SB Latch number: 0
[05/01 23:48:50    217s]   Identified MB Latch number: 0
[05/01 23:48:50    217s]   Not identified SBFF number: 0
[05/01 23:48:50    217s]   Not identified MBFF number: 0
[05/01 23:48:50    217s]   Not identified SB Latch number: 0
[05/01 23:48:50    217s]   Not identified MB Latch number: 0
[05/01 23:48:50    217s]   Number of sequential cells which are not FFs: 36
[05/01 23:48:50    217s]  Visiting view : PVT_0P63V_100C.setup_view
[05/01 23:48:50    217s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/01 23:48:50    217s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/01 23:48:50    217s]  Visiting view : PVT_0P77V_0C.hold_view
[05/01 23:48:50    217s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = 1
[05/01 23:48:50    217s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = -1
[05/01 23:48:50    217s]  Setting StdDelay to 1.00
[05/01 23:48:50    217s] Creating Cell Server, finished. 
[05/01 23:48:50    217s] 
[05/01 23:48:51    218s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[05/01 23:48:51    218s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/01 23:48:51    218s] Total number of usable buffers from Lib Analyzer: 20 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/01 23:48:51    218s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L)
[05/01 23:48:51    218s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/01 23:48:51    218s] 
[05/01 23:48:52    219s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:39 mem=2159.9M
[05/01 23:48:52    219s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:40 mem=2159.9M
[05/01 23:48:52    219s] Creating Lib Analyzer, finished. 
[05/01 23:48:52    219s] 
[05/01 23:48:52    219s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[05/01 23:48:54    222s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2467.1M
[05/01 23:48:54    222s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2467.1M
[05/01 23:48:54    222s] +----------+---------+--------+--------+------------+--------+
[05/01 23:48:54    222s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/01 23:48:54    222s] +----------+---------+--------+--------+------------+--------+
[05/01 23:48:54    222s] |     5.99%|        -|  -8.020| -16.310|   0:00:00.0| 2467.1M|
[05/01 23:48:54    222s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 12 threads.
[05/01 23:48:54    222s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/01 23:48:54    222s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/01 23:48:54    222s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 12 threads.
[05/01 23:48:54    222s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/01 23:48:54    222s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/01 23:48:54    222s] |     5.99%|        -|  -8.020| -16.310|   0:00:00.0| 2467.1M|
[05/01 23:48:54    222s] +----------+---------+--------+--------+------------+--------+
[05/01 23:48:54    222s] 
[05/01 23:48:54    222s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2467.1M) ***
[05/01 23:48:54    222s] **** Begin NDR-Layer Usage Statistics ****
[05/01 23:48:54    222s] 0 Ndr or Layer constraints added by optimization 
[05/01 23:48:54    222s] **** End NDR-Layer Usage Statistics ****
[05/01 23:48:54    222s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2159.9M
[05/01 23:48:54    222s] End: GigaOpt high fanout net optimization
[05/01 23:48:54    222s] Begin: GigaOpt DRV Optimization
[05/01 23:48:54    222s] Info: 53 clock nets excluded from IPO operation.
[05/01 23:48:54    222s] PhyDesignGrid: maxLocalDensity 3.00
[05/01 23:48:54    222s] ### Creating PhyDesignMc. totSessionCpu=0:03:42 mem=2159.9M
[05/01 23:48:54    222s] OPERPROF: Starting DPlace-Init at level 1, MEM:2159.9M
[05/01 23:48:54    222s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/01 23:48:54    222s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.003, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.011, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:       Starting CMU at level 4, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.050, REAL:0.059, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.059, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.013, MEM:2159.9M
[05/01 23:48:54    222s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.020, REAL:0.016, MEM:2159.9M
[05/01 23:48:54    222s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2159.9MB).
[05/01 23:48:54    222s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.099, MEM:2159.9M
[05/01 23:48:55    222s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:42 mem=2159.9M
[05/01 23:48:55    222s] 
[05/01 23:48:55    222s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.5403} {7, 0.122, 0.4235} 
[05/01 23:48:57    224s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2467.1M
[05/01 23:48:57    224s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2467.1M
[05/01 23:48:57    225s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/01 23:48:57    225s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[05/01 23:48:57    225s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/01 23:48:57    225s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[05/01 23:48:57    225s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/01 23:48:57    225s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 12 threads.
[05/01 23:48:57    225s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/01 23:48:57    225s] Info: violation cost 2978.015625 (cap = 646.737244, tran = 2331.279053, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/01 23:48:57    225s] |    52|    82|   -47.13|    41|    41|    -3.94|     0|     0|     0|     0|    -8.02|   -16.31|       0|       0|       0|   5.99|          |         |
[05/01 23:48:57    225s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 12 threads.
[05/01 23:48:57    225s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/01 23:48:57    225s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/01 23:48:57    225s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.13|    -0.53|      45|       0|       1|   6.12| 0:00:00.0|  2966.7M|
[05/01 23:48:57    225s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 12 threads.
[05/01 23:48:57    225s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[05/01 23:48:57    225s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[05/01 23:48:57    225s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.13|    -0.53|       0|       0|       0|   6.12| 0:00:00.0|  2966.7M|
[05/01 23:48:57    225s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[05/01 23:48:57    225s] **** Begin NDR-Layer Usage Statistics ****
[05/01 23:48:57    225s] 0 Ndr or Layer constraints added by optimization 
[05/01 23:48:57    225s] **** End NDR-Layer Usage Statistics ****
[05/01 23:48:57    225s] 
[05/01 23:48:57    225s] *** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:00.0 mem=2966.7M) ***
[05/01 23:48:57    225s] 
[05/01 23:48:57    226s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2168.1M
[05/01 23:48:57    226s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.003, MEM:2168.1M
[05/01 23:48:57    226s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2168.1M
[05/01 23:48:57    226s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2168.1M
[05/01 23:48:57    226s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=$0.92
[05/01 23:48:57    226s] GigaOpt DRV: restore maxLocalDensity to dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=$0.92
[05/01 23:48:57    226s] End: GigaOpt DRV Optimization
[05/01 23:48:57    226s] **opt_design ... cpu = 0:00:24, real = 0:00:24, mem = 1531.3M, totSessionCpu=0:03:46 **
[05/01 23:48:57    226s] 
[05/01 23:48:57    226s] Active setup views:
[05/01 23:48:57    226s]  PVT_0P63V_100C.setup_view
[05/01 23:48:57    226s]   Dominating endpoints: 0
[05/01 23:48:57    226s]   Dominating TNS: -0.000
[05/01 23:48:57    226s] 
[05/01 23:48:57    226s] Deleting Cell Server ...
[05/01 23:48:57    226s] Deleting Lib Analyzer.
[05/01 23:48:57    226s] Creating Cell Server ...(0, 0, 0, 0)
[05/01 23:48:57    226s] Summary for sequential cells identification: 
[05/01 23:48:57    226s]   Identified SBFF number: 68
[05/01 23:48:57    226s]   Identified MBFF number: 0
[05/01 23:48:57    226s]   Identified SB Latch number: 0
[05/01 23:48:57    226s]   Identified MB Latch number: 0
[05/01 23:48:57    226s]   Not identified SBFF number: 0
[05/01 23:48:57    226s]   Not identified MBFF number: 0
[05/01 23:48:57    226s]   Not identified SB Latch number: 0
[05/01 23:48:57    226s]   Not identified MB Latch number: 0
[05/01 23:48:57    226s]   Number of sequential cells which are not FFs: 36
[05/01 23:48:57    226s]  Visiting view : PVT_0P63V_100C.setup_view
[05/01 23:48:57    226s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/01 23:48:57    226s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/01 23:48:57    226s]  Visiting view : PVT_0P77V_0C.hold_view
[05/01 23:48:57    226s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 1
[05/01 23:48:57    226s]    : PowerDomain = none : Weighted F : unweighted  = 0.90 (1.000) with rcCorner = -1
[05/01 23:48:57    226s]  Setting StdDelay to 1.00
[05/01 23:48:57    226s] Creating Cell Server, finished. 
[05/01 23:48:57    226s] 
[05/01 23:48:57    226s] Deleting Cell Server ...
[05/01 23:48:57    226s] Begin: GigaOpt Global Optimization
[05/01 23:48:57    226s] *info: use new DP (enabled)
[05/01 23:48:57    226s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=0.92)
[05/01 23:48:57    226s] Global Opt: maxLocalDensity 1.2 (from dbgIPOMaxLocalDensity=0.92, optModeMaxLocDen=0.92)
[05/01 23:48:57    226s] Info: 53 clock nets excluded from IPO operation.
[05/01 23:48:57    226s] PhyDesignGrid: maxLocalDensity 1.20
[05/01 23:48:57    226s] ### Creating PhyDesignMc. totSessionCpu=0:03:46 mem=2161.9M
[05/01 23:48:57    226s] OPERPROF: Starting DPlace-Init at level 1, MEM:2161.9M
[05/01 23:48:57    226s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/01 23:48:57    226s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.003, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.012, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:       Starting CMU at level 4, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.060, REAL:0.057, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.057, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.013, MEM:2161.9M
[05/01 23:48:57    226s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.010, REAL:0.017, MEM:2161.9M
[05/01 23:48:57    226s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2161.9MB).
[05/01 23:48:57    226s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.097, MEM:2161.9M
[05/01 23:48:57    226s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:46 mem=2161.9M
[05/01 23:48:57    226s] 
[05/01 23:48:57    226s] Creating Lib Analyzer ...
[05/01 23:48:57    226s] Creating Cell Server ...(0, 0, 0, 0)
[05/01 23:48:57    226s] Summary for sequential cells identification: 
[05/01 23:48:57    226s]   Identified SBFF number: 68
[05/01 23:48:57    226s]   Identified MBFF number: 0
[05/01 23:48:57    226s]   Identified SB Latch number: 0
[05/01 23:48:57    226s]   Identified MB Latch number: 0
[05/01 23:48:57    226s]   Not identified SBFF number: 0
[05/01 23:48:57    226s]   Not identified MBFF number: 0
[05/01 23:48:57    226s]   Not identified SB Latch number: 0
[05/01 23:48:57    226s]   Not identified MB Latch number: 0
[05/01 23:48:57    226s]   Number of sequential cells which are not FFs: 36
[05/01 23:48:57    226s]  Visiting view : PVT_0P63V_100C.setup_view
[05/01 23:48:57    226s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/01 23:48:57    226s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/01 23:48:57    226s]  Visiting view : PVT_0P77V_0C.hold_view
[05/01 23:48:57    226s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = 1
[05/01 23:48:57    226s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = -1
[05/01 23:48:57    226s]  Setting StdDelay to 1.00
[05/01 23:48:57    226s] Creating Cell Server, finished. 
[05/01 23:48:57    226s] 
[05/01 23:48:58    226s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[05/01 23:48:58    227s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/01 23:48:58    227s] Total number of usable buffers from Lib Analyzer: 20 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/01 23:48:58    227s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L)
[05/01 23:48:58    227s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/01 23:48:58    227s] 
[05/01 23:48:59    228s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:48 mem=2161.9M
[05/01 23:48:59    228s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:48 mem=2161.9M
[05/01 23:48:59    228s] Creating Lib Analyzer, finished. 
[05/01 23:48:59    228s] 
[05/01 23:48:59    228s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[05/01 23:49:06    235s] *info: 53 clock nets excluded
[05/01 23:49:06    235s] *info: 2 special nets excluded.
[05/01 23:49:06    235s] *info: 175 no-driver nets excluded.
[05/01 23:49:09    237s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2438.6M
[05/01 23:49:09    237s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2438.6M
[05/01 23:49:09    237s] Info: Begin MT loop @oiCellDelayCachingJob with 12 threads.
[05/01 23:49:09    238s] Info: End MT loop @oiCellDelayCachingJob.
[05/01 23:49:09    238s] ** GigaOpt Global Opt WNS Slack -0.127  TNS Slack -0.526 
[05/01 23:49:09    238s] +--------+--------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
[05/01 23:49:09    238s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |       Worst View        |Pathgroup|                     End Point                      |
[05/01 23:49:09    238s] +--------+--------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
[05/01 23:49:09    238s] |  -0.127|  -0.526|     6.12%|   0:00:00.0| 2470.6M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:49:10    242s] |  -0.088|  -0.368|     6.16%|   0:00:01.0| 2974.9M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:49:10    244s] |  -0.072|  -0.254|     6.18%|   0:00:00.0| 2978.9M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:49:10    246s] |  -0.065|  -0.212|     6.19%|   0:00:00.0| 2986.2M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:49:10    248s] |  -0.072|  -0.255|     6.19%|   0:00:00.0| 2990.7M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:49:11    249s] |  -0.070|  -0.241|     6.19%|   0:00:01.0| 2995.2M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:49:11    250s] |  -0.069|  -0.234|     6.20%|   0:00:00.0| 2996.2M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:49:11    251s] |  -0.067|  -0.222|     6.20%|   0:00:00.0| 2996.2M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:49:11    252s] |  -0.059|  -0.169|     6.20%|   0:00:00.0| 2996.2M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:49:11    253s] |  -0.059|  -0.168|     6.20%|   0:00:00.0| 3000.7M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:49:12    253s] |  -0.059|  -0.168|     6.20%|   0:00:01.0| 3000.7M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:49:12    254s] |  -0.056|  -0.164|     6.21%|   0:00:00.0| 3000.7M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:49:12    254s] |  -0.055|  -0.161|     6.21%|   0:00:00.0| 3000.7M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:49:12    255s] |  -0.054|  -0.159|     6.21%|   0:00:00.0| 3002.2M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:49:12    255s] |  -0.054|  -0.159|     6.21%|   0:00:00.0| 3002.2M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:49:12    255s] |  -0.054|  -0.159|     6.21%|   0:00:00.0| 3002.2M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:49:12    256s] |  -0.054|  -0.159|     6.21%|   0:00:00.0| 3002.2M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:49:12    257s] |  -0.054|  -0.159|     6.21%|   0:00:00.0| 3009.7M|PVT_0P63V_100C.setup_view|  default| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:49:12    257s] +--------+--------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
[05/01 23:49:12    257s] 
[05/01 23:49:12    257s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:18.5 real=0:00:03.0 mem=3009.7M) ***
[05/01 23:49:12    257s] 
[05/01 23:49:12    257s] *** Finish pre-CTS Setup Fixing (cpu=0:00:18.5 real=0:00:03.0 mem=3009.7M) ***
[05/01 23:49:12    257s] **** Begin NDR-Layer Usage Statistics ****
[05/01 23:49:12    257s] Layer 4 has 108 constrained nets 
[05/01 23:49:12    257s] Layer 6 has 9 constrained nets 
[05/01 23:49:12    257s] **** End NDR-Layer Usage Statistics ****
[05/01 23:49:12    257s] ** GigaOpt Global Opt End WNS Slack -0.054  TNS Slack -0.159 
[05/01 23:49:13    257s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2215.6M
[05/01 23:49:13    257s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.004, MEM:2215.6M
[05/01 23:49:13    257s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2215.6M
[05/01 23:49:13    257s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2215.6M
[05/01 23:49:13    257s] Global Opt: restore maxLocalDensity to 0.92
[05/01 23:49:13    257s] Global Opt: restore maxLocalDensity to 0.92
[05/01 23:49:13    257s] End: GigaOpt Global Optimization
[05/01 23:49:13    257s] *** Timing NOT met, worst failing slack is -0.054
[05/01 23:49:13    257s] *** Check timing (0:00:00.0)
[05/01 23:49:13    257s] Deleting Cell Server ...
[05/01 23:49:13    257s] Deleting Lib Analyzer.
[05/01 23:49:13    257s] Creating Cell Server ...(0, 0, 0, 0)
[05/01 23:49:13    257s] Summary for sequential cells identification: 
[05/01 23:49:13    257s]   Identified SBFF number: 68
[05/01 23:49:13    257s]   Identified MBFF number: 0
[05/01 23:49:13    257s]   Identified SB Latch number: 0
[05/01 23:49:13    257s]   Identified MB Latch number: 0
[05/01 23:49:13    257s]   Not identified SBFF number: 0
[05/01 23:49:13    257s]   Not identified MBFF number: 0
[05/01 23:49:13    257s]   Not identified SB Latch number: 0
[05/01 23:49:13    257s]   Not identified MB Latch number: 0
[05/01 23:49:13    257s]   Number of sequential cells which are not FFs: 36
[05/01 23:49:13    257s]  Visiting view : PVT_0P63V_100C.setup_view
[05/01 23:49:13    257s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/01 23:49:13    257s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/01 23:49:13    257s]  Visiting view : PVT_0P77V_0C.hold_view
[05/01 23:49:13    257s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 1
[05/01 23:49:13    257s]    : PowerDomain = none : Weighted F : unweighted  = 0.90 (1.000) with rcCorner = -1
[05/01 23:49:13    257s]  Setting StdDelay to 1.00
[05/01 23:49:13    257s] Creating Cell Server, finished. 
[05/01 23:49:13    257s] 
[05/01 23:49:13    257s] Deleting Cell Server ...
[05/01 23:49:13    257s] Info: 53 clock nets excluded from IPO operation.
[05/01 23:49:13    257s] ### Creating LA Mngr. totSessionCpu=0:04:18 mem=2204.5M
[05/01 23:49:13    257s] ### Creating LA Mngr, finished. totSessionCpu=0:04:18 mem=2204.5M
[05/01 23:49:13    257s] Creating Cell Server ...(0, 0, 0, 0)
[05/01 23:49:13    257s] Summary for sequential cells identification: 
[05/01 23:49:13    257s]   Identified SBFF number: 68
[05/01 23:49:13    257s]   Identified MBFF number: 0
[05/01 23:49:13    257s]   Identified SB Latch number: 0
[05/01 23:49:13    257s]   Identified MB Latch number: 0
[05/01 23:49:13    257s]   Not identified SBFF number: 0
[05/01 23:49:13    257s]   Not identified MBFF number: 0
[05/01 23:49:13    257s]   Not identified SB Latch number: 0
[05/01 23:49:13    257s]   Not identified MB Latch number: 0
[05/01 23:49:13    257s]   Number of sequential cells which are not FFs: 36
[05/01 23:49:13    257s]  Visiting view : PVT_0P63V_100C.setup_view
[05/01 23:49:13    257s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/01 23:49:13    257s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/01 23:49:13    257s]  Visiting view : PVT_0P77V_0C.hold_view
[05/01 23:49:13    257s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = 1
[05/01 23:49:13    257s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = -1
[05/01 23:49:13    257s]  Setting StdDelay to 1.00
[05/01 23:49:13    257s] Creating Cell Server, finished. 
[05/01 23:49:13    257s] 
[05/01 23:49:13    257s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.010, REAL:0.001, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.010, REAL:0.003, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.011, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.054, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.055, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.020, REAL:0.013, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.020, REAL:0.016, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2202.5M
[05/01 23:49:13    257s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2202.5M
[05/01 23:49:13    258s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.010, REAL:0.003, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.012, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.060, REAL:0.051, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.060, REAL:0.052, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.020, REAL:0.016, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.020, REAL:0.020, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2198.5M
[05/01 23:49:13    258s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2198.5M
[05/01 23:49:13    258s] **INFO: Flow update: Design is easy to close.
[05/01 23:49:13    258s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[05/01 23:49:13    258s] Type 'man IMPSP-9025' for more detail.
[05/01 23:49:13    258s] User Input Parameters:
[05/01 23:49:13    258s] - Congestion Driven    : On
[05/01 23:49:13    258s] 
[05/01 23:49:13    258s] *** Start incrementalPlace ***
[05/01 23:49:13    258s] - Timing Driven        : On
[05/01 23:49:13    258s] - Area-Violation Based : On
[05/01 23:49:13    258s] - Start Rollback Level : -5
[05/01 23:49:13    258s] - Legalized            : On
[05/01 23:49:13    258s] - Window Based         : Off
[05/01 23:49:13    258s] 
[05/01 23:49:13    258s] no activity file in design. spp won't run.
[05/01 23:49:14    258s] Starting Early Global Route congestion estimation: mem = 2198.5M
[05/01 23:49:14    258s] (I)       Reading DB...
[05/01 23:49:14    258s] (I)       Read data from FE... (mem=2198.5M)
[05/01 23:49:14    258s] (I)       Read nodes and places... (mem=2198.5M)
[05/01 23:49:14    258s] (I)       Done Read nodes and places (cpu=0.010s, mem=2198.5M)
[05/01 23:49:14    258s] (I)       Read nets... (mem=2198.5M)
[05/01 23:49:14    258s] (I)       Done Read nets (cpu=0.030s, mem=2198.5M)
[05/01 23:49:14    258s] (I)       Done Read data from FE (cpu=0.040s, mem=2198.5M)
[05/01 23:49:14    258s] (I)       before initializing RouteDB syMemory usage = 2198.5 MB
[05/01 23:49:14    258s] (I)       congestionReportName   : 
[05/01 23:49:14    258s] (I)       layerRangeFor2DCongestion : 
[05/01 23:49:14    258s] (I)       buildTerm2TermWires    : 1
[05/01 23:49:14    258s] (I)       doTrackAssignment      : 1
[05/01 23:49:14    258s] (I)       dumpBookshelfFiles     : 0
[05/01 23:49:14    258s] (I)       numThreads             : 12
[05/01 23:49:14    258s] (I)       bufferingAwareRouting  : false
[05/01 23:49:14    258s] (I)       honorPin               : false
[05/01 23:49:14    258s] (I)       honorPinGuide          : true
[05/01 23:49:14    258s] (I)       [05/01 23:49:14    258s] [NR-eGR] honorMsvRouteConstraint: false
honorPartition         : false
[05/01 23:49:14    258s] (I)       honorPartitionAllowFeedthru: false
[05/01 23:49:14    258s] (I)       allowPartitionCrossover: false
[05/01 23:49:14    258s] (I)       honorSingleEntry       : true
[05/01 23:49:14    258s] (I)       honorSingleEntryStrong : true
[05/01 23:49:14    258s] (I)       handleViaSpacingRule   : false
[05/01 23:49:14    258s] (I)       handleEolSpacingRule   : false
[05/01 23:49:14    258s] (I)       PDConstraint           : none
[05/01 23:49:14    258s] (I)       expBetterNDRHandling   : false
[05/01 23:49:14    258s] (I)       routingEffortLevel     : 3
[05/01 23:49:14    258s] (I)       effortLevel            : standard
[05/01 23:49:14    258s] [NR-eGR] honorClockSpecNDR      : 0
[05/01 23:49:14    258s] (I)       relaxedTopLayerCeiling : 127
[05/01 23:49:14    258s] [NR-eGR] minRouteLayer          : 2
[05/01 23:49:14    258s] [NR-eGR] maxRouteLayer          : 7
[05/01 23:49:14    258s] (I)       relaxedBottomLayerFloor: 2
[05/01 23:49:14    258s] (I)       numRowsPerGCell        : 1
[05/01 23:49:14    258s] (I)       speedUpLargeDesign     : 0
[05/01 23:49:14    258s] (I)       multiThreadingTA       : 1
[05/01 23:49:14    258s] (I)       optimizationMode       : false
[05/01 23:49:14    258s] (I)       routeSecondPG          : false
[05/01 23:49:14    258s] (I)       scenicRatioForLayerRelax: 0.00
[05/01 23:49:14    258s] (I)       detourLimitForLayerRelax: 0.00
[05/01 23:49:14    258s] (I)       punchThroughDistance   : 500.00
[05/01 23:49:14    258s] (I)       scenicBound            : 1.15
[05/01 23:49:14    258s] (I)       maxScenicToAvoidBlk    : 100.00
[05/01 23:49:14    258s] (I)       source-to-sink ratio   : 0.00
[05/01 23:49:14    258s] (I)       targetCongestionRatioH : 1.00
[05/01 23:49:14    258s] (I)       targetCongestionRatioV : 1.00
[05/01 23:49:14    258s] (I)       layerCongestionRatio   : 0.70
[05/01 23:49:14    258s] (I)       m1CongestionRatio      : 0.10
[05/01 23:49:14    258s] (I)       m2m3CongestionRatio    : 0.70
[05/01 23:49:14    258s] (I)       localRouteEffort       : 1.00
[05/01 23:49:14    258s] (I)       numSitesBlockedByOneVia: 8.00
[05/01 23:49:14    258s] (I)       supplyScaleFactorH     : 1.00
[05/01 23:49:14    258s] (I)       supplyScaleFactorV     : 1.00
[05/01 23:49:14    258s] (I)       highlight3DOverflowFactor: 0.00
[05/01 23:49:14    258s] (I)       routeVias              : 
[05/01 23:49:14    258s] (I)       readTROption           : true
[05/01 23:49:14    258s] (I)       extraSpacingFactor     : 1.00
[05/01 23:49:14    258s] (I)       routeSelectedNetsOnly  : false
[05/01 23:49:14    258s] (I)       clkNetUseMaxDemand     : false
[05/01 23:49:14    258s] (I)       extraDemandForClocks   : 0
[05/01 23:49:14    258s] [NR-eGR] numTracksPerClockWire  : 0
[05/01 23:49:14    258s] (I)       steinerRemoveLayers    : false
[05/01 23:49:14    258s] (I)       demoteLayerScenicScale : 1.00
[05/01 23:49:14    258s] (I)       nonpreferLayerCostScale : 100.00
[05/01 23:49:14    258s] (I)       similarTopologyRoutingFast : false
[05/01 23:49:14    258s] (I)       spanningTreeRefinement : false
[05/01 23:49:14    258s] (I)       spanningTreeRefinementAlpha : -1.00
[05/01 23:49:14    258s] (I)       starting read tracks
[05/01 23:49:14    258s] (I)       build grid graph
[05/01 23:49:14    258s] (I)       build grid graph start
[05/01 23:49:14    258s] (I)       build grid graph end
[05/01 23:49:14    258s] (I)       [05/01 23:49:14    258s] [NR-eGR] M1 has no routable track
[05/01 23:49:14    258s] [NR-eGR] M2 has non-uniform track structures
[05/01 23:49:14    258s] [NR-eGR] M3 has single uniform track structure
[05/01 23:49:14    258s] [NR-eGR] M4 has single uniform track structure
[05/01 23:49:14    258s] [NR-eGR] M5 has single uniform track structure
[05/01 23:49:14    258s] [NR-eGR] M6 has single uniform track structure
[05/01 23:49:14    258s] [NR-eGR] M7 has single uniform track structure
merge level 0
[05/01 23:49:14    258s] (I)       numViaLayers=10
[05/01 23:49:14    258s] (I)       Reading via VIA12 for layer: 0 
[05/01 23:49:14    258s] (I)       Reading via VIA23 for layer: 1 
[05/01 23:49:14    258s] (I)       Reading via VIA34 for layer: 2 
[05/01 23:49:14    258s] (I)       Reading via VIA45 for layer: 3 
[05/01 23:49:14    258s] (I)       Reading via VIA56 for layer: 4 
[05/01 23:49:14    258s] (I)       Reading via VIA67 for layer: 5 
[05/01 23:49:14    258s] (I)       Reading via VIA78 for layer: 6 
[05/01 23:49:14    258s] (I)       Reading via VIA89 for layer: 7 
[05/01 23:49:14    258s] (I)       Reading via VIA9Pad for layer: 8 
[05/01 23:49:14    258s] (I)       end build via table
[05/01 23:49:14    258s] [NR-eGR] Read 19663 PG shapes in 0.010 seconds
[05/01 23:49:14    258s] 
[05/01 23:49:14    258s] [NR-eGR] numRoutingBlks=0 numInstBlks=1953 numPGBlocks=19663 numBumpBlks=0 numBoundaryFakeBlks=0
[05/01 23:49:14    258s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/01 23:49:14    258s] (I)       readDataFromPlaceDB
[05/01 23:49:14    258s] (I)       Read net information..
[05/01 23:49:14    258s] (I)       Read testcase time = 0.000 seconds
[05/01 23:49:14    258s] 
[05/01 23:49:14    258s] (I)       read default dcut vias
[05/01 23:49:14    258s] [NR-eGR] Read numTotalNets=6825  numIgnoredNets=0
[05/01 23:49:14    258s] (I)       Reading via VIA12 for layer: 0 
[05/01 23:49:14    258s] (I)       Reading via VIA23 for layer: 1 
[05/01 23:49:14    258s] (I)       Reading via VIA34 for layer: 2 
[05/01 23:49:14    258s] (I)       Reading via VIA45 for layer: 3 
[05/01 23:49:14    258s] (I)       Reading via VIA56 for layer: 4 
[05/01 23:49:14    258s] (I)       Reading via VIA67 for layer: 5 
[05/01 23:49:14    258s] (I)       Reading via VIA78 for layer: 6 
[05/01 23:49:14    258s] (I)       Reading via VIA89 for layer: 7 
[05/01 23:49:14    258s] (I)       Reading via VIA9Pad for layer: 8 
[05/01 23:49:14    258s] (I)       early_global_route_priority property id does not exist.
[05/01 23:49:14    258s] (I)       build grid graph start
[05/01 23:49:14    258s] (I)       build grid graph end
[05/01 23:49:14    258s] (I)       Model blockage into capacity
[05/01 23:49:14    258s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/01 23:49:14    258s] (I)       Modeling time = 0.100 seconds
[05/01 23:49:14    258s] 
[05/01 23:49:14    258s] (I)       Number of ignored nets = 0
[05/01 23:49:14    258s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/01 23:49:14    258s] (I)       Number of clock nets = 53.  Ignored: No
[05/01 23:49:14    258s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/01 23:49:14    258s] (I)       Number of special nets = 0.  Ignored: Yes
[05/01 23:49:14    258s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/01 23:49:14    258s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/01 23:49:14    258s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/01 23:49:14    258s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/01 23:49:14    258s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/01 23:49:14    258s] [NR-eGR] There are 53 clock nets ( 0 with NDR ).
[05/01 23:49:14    258s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2198.5 MB
[05/01 23:49:14    258s] (I)       Ndr track 0 does not exist
[05/01 23:49:14    258s] (I)       Layer1  viaCost=100.00
[05/01 23:49:14    258s] (I)       Layer2  viaCost=100.00
[05/01 23:49:14    258s] (I)       Layer3  viaCost=100.00
[05/01 23:49:14    258s] (I)       Layer4  viaCost=100.00
[05/01 23:49:14    258s] (I)       Layer5  viaCost=100.00
[05/01 23:49:14    258s] (I)       Layer6  viaCost=100.00
[05/01 23:49:14    258s] (I)       ---------------------Grid Graph Info--------------------
[05/01 23:49:14    258s] (I)       Routing area        : (0, 0) - (1999872, 1999872)
[05/01 23:49:14    258s] (I)       Core area           : (0, 0) - (1999872, 1999872)
[05/01 23:49:14    258s] (I)       Site width          :   864  (dbu)
[05/01 23:49:14    258s] (I)       Row height          :  4320  (dbu)
[05/01 23:49:14    258s] (I)       GCell width         :  4320  (dbu)
[05/01 23:49:14    258s] (I)       GCell height        :  4320  (dbu)
[05/01 23:49:14    258s] (I)       Grid                :   463   463     7
[05/01 23:49:14    258s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/01 23:49:14    258s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/01 23:49:14    258s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/01 23:49:14    258s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/01 23:49:14    258s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/01 23:49:14    258s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/01 23:49:14    258s] (I)       Default pitch size  :   576   576   576   768   864  1152  1152
[05/01 23:49:14    258s] (I)       First track coord   :     0  4320   576   816   864   576   576
[05/01 23:49:14    258s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  3.75  3.75
[05/01 23:49:14    258s] (I)       Total num of tracks :     0  3234  3471  2603  2314  1736  1736
[05/01 23:49:14    258s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/01 23:49:14    258s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/01 23:49:14    258s] (I)       --------------------------------------------------------
[05/01 23:49:14    258s] 
[05/01 23:49:14    258s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/01 23:49:14    258s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=864[05/01 23:49:14    258s] [NR-eGR] ============ Routing rule table ============
[05/01 23:49:14    258s] [NR-eGR] Rule id: 0  Nets: 6823 
  L6=1152  L7=1152
[05/01 23:49:14    258s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/01 23:49:14    258s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/01 23:49:14    258s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/01 23:49:14    258s] [NR-eGR] ========================================
[05/01 23:49:14    258s] [NR-eGR] 
[05/01 23:49:14    258s] (I)       blocked tracks on layer2 : = 27723 / 1497342 (1.85%)
[05/01 23:49:14    258s] (I)       blocked tracks on layer3 : = 77784 / 1607073 (4.84%)
[05/01 23:49:14    258s] (I)       blocked tracks on layer4 : = 60190 / 1205189 (4.99%)
[05/01 23:49:14    258s] (I)       blocked tracks on layer5 : = 60190 / 1071382 (5.62%)
[05/01 23:49:14    258s] (I)       blocked tracks on layer6 : = 38892 / 803768 (4.84%)
[05/01 23:49:14    258s] (I)       blocked tracks on layer7 : = 38892 / 803768 (4.84%)
[05/01 23:49:14    258s] (I)       After initializing earlyGlobalRoute syMemory usage = 2212.0 MB
[05/01 23:49:14    258s] (I)       Loading and dumping file time : 0.18 seconds
[05/01 23:49:14    258s] (I)       ============= Initialization =============
[05/01 23:49:14    258s] (I)       totalPins=21244  totalGlobalPin=20957 (98.65%)
[05/01 23:49:14    258s] (I)       total 2D Cap : 1529752 = (764876 H, 764876 V)
[05/01 23:49:14    258s] (I)       ============  Phase 1a Route ============
[05/01 23:49:14    258s] [NR-eGR] Layer group 1: route 9 net(s) in layer range [6, 7]
[05/01 23:49:14    258s] (I)       Phase 1a runs 0.00 seconds
[05/01 23:49:14    258s] (I)       Usage: 1236 = (884 H, 352 V) = (0.12% H, 0.05% V) = (9.547e+02um H, 3.802e+02um V)
[05/01 23:49:14    258s] (I)       
[05/01 23:49:14    258s] (I)       ============  Phase 1b Route ============
[05/01 23:49:14    258s] (I)       Usage: 1236 = (884 H, 352 V) = (0.12% H, 0.05% V) = (9.547e+02um H, 3.802e+02um V)
[05/01 23:49:14    258s] (I)       
[05/01 23:49:14    258s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.334880e+03um
[05/01 23:49:14    258s] (I)       ============  Phase 1c Route ============
[05/01 23:49:14    258s] (I)       Usage: 1236 = (884 H, 352 V) = (0.12% H, 0.05% V) = (9.547e+02um H, 3.802e+02um V)
[05/01 23:49:14    258s] (I)       
[05/01 23:49:14    258s] (I)       ============  Phase 1d Route ============
[05/01 23:49:14    258s] (I)       Usage: 1236 = (884 H, 352 V) = (0.12% H, 0.05% V) = (9.547e+02um H, 3.802e+02um V)
[05/01 23:49:14    258s] (I)       
[05/01 23:49:14    258s] (I)       ============  Phase 1e Route ============
[05/01 23:49:14    258s] (I)       Phase 1e runs 0.00 seconds
[05/01 23:49:14    258s] (I)       Usage: 1236 = (884 H, 352 V) = (0.12% H, 0.05% V) = (9.547e+02um H, 3.802e+02um V)
[05/01 23:49:14    258s] (I)       
[05/01 23:49:14    258s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.334880e+03um
[05/01 23:49:14    258s] [NR-eGR] 
[05/01 23:49:14    258s] (I)       Phase 1l runs 0.00 seconds
[05/01 23:49:14    258s] (I)       total 2D Cap : 3685943 = (1909875 H, 1776068 V)
[05/01 23:49:14    258s] (I)       ============  Phase 1a Route ============
[05/01 23:49:14    258s] [NR-eGR] Layer group 2: route 108 net(s) in layer range [4, 7]
[05/01 23:49:14    258s] (I)       Phase 1a runs 0.00 seconds
[05/01 23:49:14    258s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/01 23:49:14    258s] (I)       Usage: 9258 = (6080 H, 3178 V) = (0.32% H, 0.18% V) = (6.566e+03um H, 3.432e+03um V)
[05/01 23:49:14    258s] (I)       
[05/01 23:49:14    258s] (I)       ============  Phase 1b Route ============
[05/01 23:49:14    258s] (I)       Phase 1b runs 0.00 seconds
[05/01 23:49:14    258s] (I)       Usage: 9258 = (6080 H, 3178 V) = (0.32% H, 0.18% V) = (6.566e+03um H, 3.432e+03um V)
[05/01 23:49:14    258s] (I)       
[05/01 23:49:14    258s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.663760e+03um
[05/01 23:49:14    258s] (I)       ============  Phase 1c Route ============
[05/01 23:49:14    258s] (I)       Level2 Grid: 93 x 93
[05/01 23:49:14    258s] (I)       Phase 1c runs 0.01 seconds
[05/01 23:49:14    258s] (I)       Usage: 9258 = (6080 H, 3178 V) = (0.32% H, 0.18% V) = (6.566e+03um H, 3.432e+03um V)
[05/01 23:49:14    258s] (I)       
[05/01 23:49:14    258s] (I)       ============  Phase 1d Route ============
[05/01 23:49:14    258s] (I)       Phase 1d runs 0.00 seconds
[05/01 23:49:14    258s] (I)       Usage: 9259 = (6080 H, 3179 V) = (0.32% H, 0.18% V) = (6.566e+03um H, 3.433e+03um V)
[05/01 23:49:14    258s] (I)       
[05/01 23:49:14    258s] (I)       ============  Phase 1e Route ============
[05/01 23:49:14    258s] (I)       Phase 1e runs 0.00 seconds
[05/01 23:49:14    258s] (I)       Usage: 9259 = (6080 H, 3179 V) = (0.32% H, 0.18% V) = (6.566e+03um H, 3.433e+03um V)
[05/01 23:49:14    258s] (I)       
[05/01 23:49:14    258s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.664840e+03um
[05/01 23:49:14    258s] [NR-eGR] 
[05/01 23:49:14    258s] (I)       Phase 1l runs 0.00 seconds
[05/01 23:49:14    258s] (I)       total 2D Cap : 6684925 = (3379567 H, 3305358 V)
[05/01 23:49:14    258s] (I)       ============  Phase 1a Route ============
[05/01 23:49:14    258s] [NR-eGR] Layer group 3: route 6706 net(s) in layer range [2, 7]
[05/01 23:49:14    258s] (I)       Phase 1a runs 0.02 seconds
[05/01 23:49:14    258s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/01 23:49:14    258s] (I)       Usage: 78760 = (44712 H, 34048 V) = (1.32% H, 1.03% V) = (4.829e+04um H, 3.677e+04um V)
[05/01 23:49:14    258s] (I)       
[05/01 23:49:14    258s] (I)       ============  Phase 1b Route ============
[05/01 23:49:14    258s] (I)       Phase 1b runs 0.00 seconds
[05/01 23:49:14    258s] (I)       Usage: 78773 = (44719 H, 34054 V) = (1.32% H, 1.03% V) = (4.830e+04um H, 3.678e+04um V)
[05/01 23:49:14    258s] (I)       
[05/01 23:49:14    258s] (I)       earlyGlobalRoute overflow of layer group 3: 0.04% H + 0.02% V. EstWL: 7.507512e+04um
[05/01 23:49:14    258s] (I)       ============  Phase 1c Route ============
[05/01 23:49:14    258s] (I)       Level2 Grid: 93 x 93
[05/01 23:49:14    258s] (I)       Phase 1c runs 0.01 seconds
[05/01 23:49:14    258s] (I)       Usage: 78773 = (44719 H, 34054 V) = (1.32% H, 1.03% V) = (4.830e+04um H, 3.678e+04um V)
[05/01 23:49:14    258s] (I)       
[05/01 23:49:14    258s] (I)       ============  Phase 1d Route ============
[05/01 23:49:14    258s] (I)       Phase 1d runs 0.00 seconds
[05/01 23:49:14    258s] (I)       Usage: 78797 = (44719 H, 34078 V) = (1.32% H, 1.03% V) = (4.830e+04um H, 3.680e+04um V)
[05/01 23:49:14    258s] (I)       
[05/01 23:49:14    258s] (I)       ============  Phase 1e Route ============
[05/01 23:49:14    258s] (I)       Phase 1e runs 0.00 seconds
[05/01 23:49:14    258s] (I)       Usage: 78797 = (44719 H, 34078 V) = (1.32% H, 1.03% V) = (4.830e+04um H, 3.680e+04um V)
[05/01 23:49:14    258s] (I)       
[05/01 23:49:14    258s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.01% H + 0.02% V. EstWL: 7.510104e+04um
[05/01 23:49:14    258s] [NR-eGR] 
[05/01 23:49:15    258s] (I)       Phase 1l runs 0.03 seconds
[05/01 23:49:15    258s] (I)       ============  Phase 1l Route ============
[05/01 23:49:15    258s] (I)       
[05/01 23:49:15    258s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/01 23:49:15    258s] [NR-eGR]                        OverCon           OverCon           OverCon            
[05/01 23:49:15    258s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[05/01 23:49:15    258s] [NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[05/01 23:49:15    258s] [NR-eGR] --------------------------------------------------------------------------------
[05/01 23:49:15    258s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:49:15    258s] [NR-eGR]      M2  (2)        11( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[05/01 23:49:16    258s] [NR-eGR]      M3  (3)        80( 0.04%)         1( 0.00%)         0( 0.00%)   ( 0.04%) 
[05/01 23:49:16    258s] [NR-eGR]      M4  (4)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:49:16    258s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:49:16    258s] [NR-eGR]      M6  (6)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:49:16    258s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:49:16    258s] [NR-eGR] --------------------------------------------------------------------------------
[05/01 23:49:16    258s] [NR-eGR] Total              101( 0.01%)         1( 0.00%)         0( 0.00%)   ( 0.01%) 
[05/01 23:49:17    258s] [NR-eGR] 
[05/01 23:49:17    258s] (I)       Total Global Routing Runtime: 0.26 seconds
[05/01 23:49:17    258s] (I)       total 2D Cap : 6687816 = (3382453 H, 3305363 V)
[05/01 23:49:17    258s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[05/01 23:49:17    258s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[05/01 23:49:17    258s] Early Global Route congestion estimation runtime: 0.50 seconds, mem = 2215.2M
[05/01 23:49:17    258s] [hotspot] +------------+---------------+---------------+
[05/01 23:49:17    258s] [hotspot] |            |   max hotspot | total hotspot |
[05/01 23:49:17    258s] [hotspot] +------------+---------------+---------------+
[05/01 23:49:17    258s] [hotspot] | normalized |          0.00 |          0.00 |
[05/01 23:49:17    258s] [hotspot] +------------+---------------+---------------+
[05/01 23:49:17    258s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/01 23:49:17    258s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/01 23:49:17    258s] 
[05/01 23:49:17    258s] === incrementalPlace Internal Loop 1 ===
[05/01 23:49:17    259s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.125 maxM=-1 pMaxM=3
[05/01 23:49:17    259s] OPERPROF: Starting InitPlacementData at level 1, MEM:2215.2M
[05/01 23:49:17    259s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/01 23:49:17    259s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.010, REAL:0.001, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.003, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.020, REAL:0.026, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:       Starting SiteCapAdjustOnNarrowBlockage at level 4, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:         Starting PlacementInitFenceForDensity at level 5, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:           Starting SiteArrayInitFenceEdgeBit at level 6, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:           Finished SiteArrayInitFenceEdgeBit at level 6, CPU:0.000, REAL:0.000, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:           Starting SiteArrayInitObstEdgeBit at level 6, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:           Finished SiteArrayInitObstEdgeBit at level 6, CPU:0.010, REAL:0.019, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:         Finished PlacementInitFenceForDensity at level 5, CPU:0.020, REAL:0.024, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:         Starting PlacementCleanupFence at level 5, MEM:2215.4M
[05/01 23:49:17    259s] OPERPROF:         Finished PlacementCleanupFence at level 5, CPU:0.000, REAL:0.003, MEM:2215.4M
[05/01 23:49:17    259s] OPERPROF:       Finished SiteCapAdjustOnNarrowBlockage at level 4, CPU:0.170, REAL:0.169, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.230, REAL:0.235, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.230, REAL:0.236, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:   Starting post-place ADS at level 2, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:     Starting PlacementInitFenceForDensity at level 3, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.020, REAL:0.013, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:     Finished PlacementInitFenceForDensity at level 3, CPU:0.030, REAL:0.017, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.003, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:     Starting PlacementInitFenceForDensity at level 3, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.010, REAL:0.013, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:     Finished PlacementInitFenceForDensity at level 3, CPU:0.010, REAL:0.016, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:     Starting PlacementCleanupFence at level 3, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:     Finished PlacementCleanupFence at level 3, CPU:0.000, REAL:0.003, MEM:2215.2M
[05/01 23:49:17    259s] ADSU 0.062 -> 0.062
[05/01 23:49:17    259s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.130, REAL:0.125, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF: Finished InitPlacementData at level 1, CPU:0.380, REAL:0.388, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF: Starting PlacementInitFenceForDensity at level 1, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.013, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF: Finished PlacementInitFenceForDensity at level 1, CPU:0.020, REAL:0.016, MEM:2215.2M
[05/01 23:49:17    259s] MP  (6750): mp=1.125. U=0.062.
[05/01 23:49:17    259s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.003, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF: Starting PlacementInitFence at level 1, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.013, MEM:2215.2M
[05/01 23:49:17    259s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.010, REAL:0.017, MEM:2215.2M
[05/01 23:49:17    259s] 0 delay mode for cte enabled initNetWt.
[05/01 23:49:17    259s] no activity file in design. spp won't run.
[05/01 23:49:17    259s] [spp] 0
[05/01 23:49:17    259s] [adp] 0:1:0:1
[05/01 23:49:17    259s] 0 delay mode for cte disabled initNetWt.
[05/01 23:49:17    259s] SP #FI/SF FL/PI 0/0 6750/0
[05/01 23:49:17    259s] PP off. flexM 0
[05/01 23:49:17    259s] OPERPROF: Starting CDPad at level 1, MEM:2193.0M
[05/01 23:49:17    259s] 3DP is on.
[05/01 23:49:17    259s] 3DP OF M2 0.001, M4 0.000. Diff 0
[05/01 23:49:17    259s] design sh 0.018.
[05/01 23:49:19    261s] CDPadU 0.092 -> 0.074
[05/01 23:49:19    261s] OPERPROF: Finished CDPad at level 1, CPU:1.440, REAL:1.437, MEM:2193.0M
[05/01 23:49:19    261s] no activity file in design. spp won't run.
[05/01 23:49:34    327s] Clock Slew Asserted: Yes.
[05/01 23:49:34    327s] 0 delay mode for cte enabled.
[05/01 23:49:34    327s] #################################################################################
[05/01 23:49:34    327s] # Design Stage: PreRoute
[05/01 23:49:34    327s] # Design Name: clb_tile
[05/01 23:49:34    327s] # Design Mode: 7nm
[05/01 23:49:34    327s] # Analysis Mode: MMMC OCV 
[05/01 23:49:34    327s] # Parasitics Mode: No SPEF/RCDB
[05/01 23:49:34    327s] # Signoff Settings: SI Off 
[05/01 23:49:34    327s] #################################################################################
[05/01 23:49:34    328s] Topological Sorting (REAL = 0:00:00.0, MEM = 2409.9M, InitMEM = 2408.9M)
[05/01 23:49:34    328s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 2420.9M) ***
[05/01 23:49:34    328s] no activity file in design. spp won't run.
[05/01 23:49:36    333s] SKP inited!
[05/01 23:49:36    333s] NP #FI/FS/SF FL/PI: 5082/0/0 6750/0
[05/01 23:49:36    333s] no activity file in design. spp won't run.
[05/01 23:49:36    333s] 
[05/01 23:49:36    333s] AB Est...
[05/01 23:49:36    334s] Iteration  5: Skipped, with CDP Off
[05/01 23:49:36    334s] 
[05/01 23:49:36    334s] AB Est...
[05/01 23:49:36    334s] Iteration  6: Skipped, with CDP Off
[05/01 23:49:36    334s] 
[05/01 23:49:36    334s] AB Est...
[05/01 23:49:37    334s] Iteration  7: Skipped, with CDP Off
[05/01 23:49:37    334s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[05/01 23:49:37    334s] No instances found in the vector
[05/01 23:49:37    334s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2591.3M, DRC: 0)
[05/01 23:49:37    334s] 0 (out of 0) MH cells were successfully legalized.
[05/01 23:49:38    337s] Iteration  8: Total net bbox = 6.038e+04 (3.79e+04 2.25e+04)
[05/01 23:49:38    337s]               Est.  stn bbox = 7.376e+04 (4.54e+04 2.83e+04)
[05/01 23:49:38    337s]               cpu = 0:00:02.7 real = 0:00:01.0 mem = 2794.4M
[05/01 23:49:38    337s] no activity file in design. spp won't run.
[05/01 23:49:38    337s] NP #FI/FS/SF FL/PI: 5082/0/0 6750/0
[05/01 23:49:38    337s] no activity file in design. spp won't run.
[05/01 23:49:38    337s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/01 23:49:38    337s] No instances found in the vector
[05/01 23:49:38    337s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2606.3M, DRC: 0)
[05/01 23:49:38    337s] 0 (out of 0) MH cells were successfully legalized.
[05/01 23:49:39    341s] Iteration  9: Total net bbox = 6.301e+04 (3.95e+04 2.36e+04)
[05/01 23:49:39    341s]               Est.  stn bbox = 7.680e+04 (4.72e+04 2.96e+04)
[05/01 23:49:39    341s]               cpu = 0:00:04.1 real = 0:00:01.0 mem = 2798.4M
[05/01 23:49:39    341s] Starting Early Global Route rough congestion estimation: mem = 2606.3M
[05/01 23:49:39    342s] (I)       Reading DB...
[05/01 23:49:39    342s] (I)       Read data from FE... (mem=2606.3M)
[05/01 23:49:39    342s] (I)       Read nodes and places... (mem=2606.3M)
[05/01 23:49:39    342s] (I)       Done Read nodes and places (cpu=0.010s, mem=2606.3M)
[05/01 23:49:39    342s] (I)       Read nets... (mem=2606.3M)
[05/01 23:49:39    342s] (I)       Done Read nets (cpu=0.020s, mem=2606.3M)
[05/01 23:49:39    342s] (I)       Done Read data from FE (cpu=0.030s, mem=2606.3M)
[05/01 23:49:39    342s] (I)       before initializing RouteDB syMemory usage = 2606.3 MB
[05/01 23:49:39    342s] (I)       congestionReportName   : 
[05/01 23:49:39    342s] (I)       layerRangeFor2DCongestion : 
[05/01 23:49:39    342s] (I)       buildTerm2TermWires    : 1
[05/01 23:49:39    342s] (I)       doTrackAssignment      : 1
[05/01 23:49:39    342s] (I)       dumpBookshelfFiles     : 0
[05/01 23:49:39    342s] (I)       numThreads             : 12
[05/01 23:49:39    342s] (I)       bufferingAwareRouting  : false
[05/01 23:49:39    342s] [NR-eGR] honorMsvRouteConstraint: false
[05/01 23:49:39    342s] (I)       honorPin               : false
[05/01 23:49:39    342s] (I)       honorPinGuide          : true
[05/01 23:49:39    342s] (I)       honorPartition         : false
[05/01 23:49:39    342s] (I)       honorPartitionAllowFeedthru: false
[05/01 23:49:39    342s] (I)       allowPartitionCrossover: false
[05/01 23:49:39    342s] (I)       honorSingleEntry       : true
[05/01 23:49:39    342s] (I)       honorSingleEntryStrong : true
[05/01 23:49:39    342s] (I)       handleViaSpacingRule   : false
[05/01 23:49:39    342s] (I)       handleEolSpacingRule   : false
[05/01 23:49:39    342s] (I)       PDConstraint           : none
[05/01 23:49:39    342s] (I)       expBetterNDRHandling   : false
[05/01 23:49:39    342s] [NR-eGR] honorClockSpecNDR      : 0
[05/01 23:49:39    342s] (I)       routingEffortLevel     : 3
[05/01 23:49:39    342s] (I)       effortLevel            : standard
[05/01 23:49:39    342s] [NR-eGR] minRouteLayer          : 2
[05/01 23:49:39    342s] [NR-eGR] maxRouteLayer          : 7
[05/01 23:49:39    342s] (I)       relaxedTopLayerCeiling : 127
[05/01 23:49:39    342s] (I)       relaxedBottomLayerFloor: 2
[05/01 23:49:39    342s] (I)       numRowsPerGCell        : 4
[05/01 23:49:39    342s] (I)       speedUpLargeDesign     : 0
[05/01 23:49:39    342s] (I)       multiThreadingTA       : 1
[05/01 23:49:39    342s] (I)       optimizationMode       : false
[05/01 23:49:39    342s] (I)       routeSecondPG          : false
[05/01 23:49:39    342s] (I)       scenicRatioForLayerRelax: 0.00
[05/01 23:49:39    342s] (I)       detourLimitForLayerRelax: 0.00
[05/01 23:49:39    342s] (I)       punchThroughDistance   : 500.00
[05/01 23:49:39    342s] (I)       scenicBound            : 1.15
[05/01 23:49:39    342s] (I)       maxScenicToAvoidBlk    : 100.00
[05/01 23:49:39    342s] (I)       source-to-sink ratio   : 0.00
[05/01 23:49:39    342s] (I)       targetCongestionRatioH : 1.00
[05/01 23:49:39    342s] (I)       targetCongestionRatioV : 1.00
[05/01 23:49:39    342s] (I)       layerCongestionRatio   : 0.70
[05/01 23:49:39    342s] (I)       m1CongestionRatio      : 0.10
[05/01 23:49:39    342s] (I)       m2m3CongestionRatio    : 0.70
[05/01 23:49:39    342s] (I)       localRouteEffort       : 1.00
[05/01 23:49:39    342s] (I)       numSitesBlockedByOneVia: 8.00
[05/01 23:49:39    342s] (I)       supplyScaleFactorH     : 1.00
[05/01 23:49:39    342s] (I)       supplyScaleFactorV     : 1.00
[05/01 23:49:39    342s] (I)       highlight3DOverflowFactor: 0.00
[05/01 23:49:39    342s] (I)       routeVias              : 
[05/01 23:49:39    342s] (I)       readTROption           : true
[05/01 23:49:39    342s] (I)       extraSpacingFactor     : 1.00
[05/01 23:49:39    342s] [NR-eGR] numTracksPerClockWire  : 0
[05/01 23:49:39    342s] (I)       routeSelectedNetsOnly  : false
[05/01 23:49:39    342s] (I)       clkNetUseMaxDemand     : false
[05/01 23:49:39    342s] (I)       extraDemandForClocks   : 0
[05/01 23:49:39    342s] (I)       steinerRemoveLayers    : false
[05/01 23:49:39    342s] (I)       demoteLayerScenicScale : 1.00
[05/01 23:49:39    342s] (I)       nonpreferLayerCostScale : 100.00
[05/01 23:49:39    342s] (I)       similarTopologyRoutingFast : false
[05/01 23:49:39    342s] (I)       spanningTreeRefinement : false
[05/01 23:49:39    342s] (I)       spanningTreeRefinementAlpha : -1.00
[05/01 23:49:39    342s] (I)       starting read tracks
[05/01 23:49:39    342s] (I)       build grid graph
[05/01 23:49:39    342s] (I)       build grid graph start
[05/01 23:49:39    342s] [NR-eGR] M1 has no routable track
[05/01 23:49:39    342s] [NR-eGR] M2 has non-uniform track structures
[05/01 23:49:39    342s] [NR-eGR] M3 has single uniform track structure
[05/01 23:49:39    342s] [NR-eGR] M4 has single uniform track structure
[05/01 23:49:39    342s] [NR-eGR] M5 has single uniform track structure
[05/01 23:49:39    342s] [NR-eGR] M6 has single uniform track structure
[05/01 23:49:39    342s] [NR-eGR] M7 has single uniform track structure
[05/01 23:49:39    342s] (I)       build grid graph end
[05/01 23:49:39    342s] (I)       merge level 0
[05/01 23:49:39    342s] (I)       numViaLayers=10
[05/01 23:49:39    342s] (I)       Reading via VIA12 for layer: 0 
[05/01 23:49:39    342s] (I)       Reading via VIA23 for layer: 1 
[05/01 23:49:39    342s] (I)       Reading via VIA34 for layer: 2 
[05/01 23:49:39    342s] (I)       Reading via VIA45 for layer: 3 
[05/01 23:49:39    342s] (I)       Reading via VIA56 for layer: 4 
[05/01 23:49:39    342s] (I)       Reading via VIA67 for layer: 5 
[05/01 23:49:39    342s] (I)       Reading via VIA78 for layer: 6 
[05/01 23:49:39    342s] (I)       Reading via VIA89 for layer: 7 
[05/01 23:49:39    342s] (I)       Reading via VIA9Pad for layer: 8 
[05/01 23:49:39    342s] (I)       end build via table
[05/01 23:49:39    342s] [NR-eGR] Read 19663 PG shapes in 0.010 seconds
[05/01 23:49:39    342s] 
[05/01 23:49:39    342s] [NR-eGR] numRoutingBlks=0 numInstBlks=1953 numPGBlocks=19663 numBumpBlks=0 numBoundaryFakeBlks=0
[05/01 23:49:39    342s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/01 23:49:39    342s] (I)       readDataFromPlaceDB
[05/01 23:49:39    342s] (I)       Read net information..
[05/01 23:49:39    342s] [NR-eGR] Read numTotalNets=6825  numIgnoredNets=0
[05/01 23:49:39    342s] (I)       Read testcase time = 0.000 seconds
[05/01 23:49:39    342s] 
[05/01 23:49:39    342s] (I)       read default dcut vias
[05/01 23:49:39    342s] (I)       Reading via VIA12 for layer: 0 
[05/01 23:49:39    342s] (I)       Reading via VIA23 for layer: 1 
[05/01 23:49:39    342s] (I)       Reading via VIA34 for layer: 2 
[05/01 23:49:39    342s] (I)       Reading via VIA45 for layer: 3 
[05/01 23:49:39    342s] (I)       Reading via VIA56 for layer: 4 
[05/01 23:49:39    342s] (I)       Reading via VIA67 for layer: 5 
[05/01 23:49:39    342s] (I)       Reading via VIA78 for layer: 6 
[05/01 23:49:39    342s] (I)       Reading via VIA89 for layer: 7 
[05/01 23:49:39    342s] (I)       Reading via VIA9Pad for layer: 8 
[05/01 23:49:39    342s] (I)       early_global_route_priority property id does not exist.
[05/01 23:49:39    342s] (I)       build grid graph start
[05/01 23:49:39    342s] (I)       build grid graph end
[05/01 23:49:39    342s] (I)       Model blockage into capacity
[05/01 23:49:39    342s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/01 23:49:39    342s] (I)       Modeling time = 0.020 seconds
[05/01 23:49:39    342s] 
[05/01 23:49:39    342s] (I)       Number of ignored nets = 0
[05/01 23:49:39    342s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/01 23:49:39    342s] (I)       Number of clock nets = 53.  Ignored: No
[05/01 23:49:39    342s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/01 23:49:39    342s] (I)       Number of special nets = 0.  Ignored: Yes
[05/01 23:49:39    342s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/01 23:49:39    342s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/01 23:49:39    342s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/01 23:49:39    342s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/01 23:49:39    342s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/01 23:49:39    342s] [NR-eGR] There are 53 clock nets ( 0 with NDR ).
[05/01 23:49:39    342s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2606.3 MB
[05/01 23:49:39    342s] (I)       Ndr track 0 does not exist
[05/01 23:49:39    342s] (I)       Layer1  viaCost=100.00
[05/01 23:49:39    342s] (I)       Layer2  viaCost=100.00
[05/01 23:49:39    342s] (I)       Layer3  viaCost=100.00
[05/01 23:49:39    342s] (I)       Layer4  viaCost=100.00
[05/01 23:49:39    342s] (I)       Layer5  viaCost=100.00
[05/01 23:49:39    342s] (I)       Layer6  viaCost=100.00
[05/01 23:49:39    342s] (I)       ---------------------Grid Graph Info--------------------
[05/01 23:49:39    342s] (I)       Routing area        : (0, 0) - (1999872, 1999872)
[05/01 23:49:39    342s] (I)       Core area           : (0, 0) - (1999872, 1999872)
[05/01 23:49:39    342s] (I)       Site width          :   864  (dbu)
[05/01 23:49:39    342s] (I)       Row height          :  4320  (dbu)
[05/01 23:49:39    342s] (I)       GCell width         : 17280  (dbu)
[05/01 23:49:39    342s] (I)       GCell height        : 17280  (dbu)
[05/01 23:49:39    342s] (I)       Grid                :   116   116     7
[05/01 23:49:39    342s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/01 23:49:39    342s] (I)       Vertical capacity   :     0     0 17280     0 17280     0 17280
[05/01 23:49:39    342s] (I)       Horizontal capacity :     0 17280     0 17280     0 17280     0
[05/01 23:49:39    342s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/01 23:49:39    342s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/01 23:49:39    342s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/01 23:49:39    342s] (I)       Default pitch size  :   576   576   576   768   864  1152  1152
[05/01 23:49:39    342s] (I)       First track coord   :     0  4320   576   816   864   576   576
[05/01 23:49:39    342s] (I)       Num tracks per GCell: 30.00 30.00 30.00 22.50 20.00 15.00 15.00
[05/01 23:49:39    342s] (I)       Total num of tracks :     0  3234  3471  2603  2314  1736  1736
[05/01 23:49:39    342s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/01 23:49:39    342s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/01 23:49:39    342s] (I)       --------------------------------------------------------
[05/01 23:49:39    342s] 
[05/01 23:49:39    342s] [NR-eGR] ============ Routing rule table ============
[05/01 23:49:39    342s] [NR-eGR] Rule id: 0  Nets: 6825 
[05/01 23:49:39    342s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/01 23:49:39    342s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=864  L6=1152  L7=1152
[05/01 23:49:39    342s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/01 23:49:39    342s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/01 23:49:39    342s] [NR-eGR] ========================================
[05/01 23:49:39    342s] [NR-eGR] 
[05/01 23:49:39    342s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/01 23:49:39    342s] (I)       blocked tracks on layer2 : = 13605 / 375144 (3.63%)
[05/01 23:49:39    342s] (I)       blocked tracks on layer3 : = 19488 / 402636 (4.84%)
[05/01 23:49:39    342s] (I)       blocked tracks on layer4 : = 15080 / 301948 (4.99%)
[05/01 23:49:39    342s] (I)       blocked tracks on layer5 : = 15080 / 268424 (5.62%)
[05/01 23:49:39    342s] (I)       blocked tracks on layer6 : = 9744 / 201376 (4.84%)
[05/01 23:49:39    342s] (I)       blocked tracks on layer7 : = 9744 / 201376 (4.84%)
[05/01 23:49:39    342s] (I)       After initializing earlyGlobalRoute syMemory usage = 2606.3 MB
[05/01 23:49:39    342s] (I)       Loading and dumping file time : 0.08 seconds
[05/01 23:49:39    342s] (I)       ============= Initialization =============
[05/01 23:49:39    342s] (I)       numLocalWires=12085  numGlobalNetBranches=3026  numLocalNetBranches=3017
[05/01 23:49:39    342s] (I)       totalPins=21248  totalGlobalPin=12442 (58.56%)
[05/01 23:49:39    342s] (I)       total 2D Cap : 1673385 = (845202 H, 828183 V)
[05/01 23:49:39    342s] (I)       ============  Phase 1a Route ============
[05/01 23:49:39    342s] (I)       Phase 1a runs 0.00 seconds
[05/01 23:49:39    342s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[05/01 23:49:39    342s] (I)       Usage: 17784 = (10897 H, 6887 V) = (1.29% H, 0.83% V) = (4.708e+04um H, 2.975e+04um V)
[05/01 23:49:39    342s] (I)       
[05/01 23:49:39    342s] (I)       ============  Phase 1b Route ============
[05/01 23:49:39    342s] (I)       Usage: 17784 = (10897 H, 6887 V) = (1.29% H, 0.83% V) = (4.708e+04um H, 2.975e+04um V)
[05/01 23:49:39    342s] (I)       
[05/01 23:49:39    342s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[05/01 23:49:39    342s] 
[05/01 23:49:39    342s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/01 23:49:39    342s] Finished Early Global Route rough congestion estimation: mem = 2606.3M
[05/01 23:49:39    342s] earlyGlobalRoute rough estimation gcell size 4 row height
[05/01 23:49:39    342s] OPERPROF: Starting CDPad at level 1, MEM:2606.3M
[05/01 23:49:39    342s] CDPadU 0.078 -> 0.075
[05/01 23:49:39    342s] OPERPROF: Finished CDPad at level 1, CPU:0.170, REAL:0.174, MEM:2606.3M
[05/01 23:49:39    342s] no activity file in design. spp won't run.
[05/01 23:49:39    342s] NP #FI/FS/SF FL/PI: 5082/0/0 6750/0
[05/01 23:49:40    342s] no activity file in design. spp won't run.
[05/01 23:49:40    342s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[05/01 23:49:40    342s] No instances found in the vector
[05/01 23:49:40    342s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2606.3M, DRC: 0)
[05/01 23:49:40    342s] 0 (out of 0) MH cells were successfully legalized.
[05/01 23:49:40    343s] no activity file in design. spp won't run.
[05/01 23:49:40    343s] NP #FI/FS/SF FL/PI: 5082/0/0 6750/0
[05/01 23:49:40    343s] no activity file in design. spp won't run.
[05/01 23:49:40    343s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[05/01 23:49:40    343s] No instances found in the vector
[05/01 23:49:40    343s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2606.3M, DRC: 0)
[05/01 23:49:40    343s] 0 (out of 0) MH cells were successfully legalized.
[05/01 23:49:41    346s] Iteration 10: Total net bbox = 6.516e+04 (4.04e+04 2.47e+04)
[05/01 23:49:41    346s]               Est.  stn bbox = 7.910e+04 (4.82e+04 3.09e+04)
[05/01 23:49:41    346s]               cpu = 0:00:02.7 real = 0:00:01.0 mem = 2799.4M
[05/01 23:49:41    346s] no activity file in design. spp won't run.
[05/01 23:49:41    346s] NP #FI/FS/SF FL/PI: 5082/0/0 6750/0
[05/01 23:49:41    346s] no activity file in design. spp won't run.
[05/01 23:49:41    346s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[05/01 23:49:41    346s] No instances found in the vector
[05/01 23:49:41    346s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2611.3M, DRC: 0)
[05/01 23:49:41    346s] 0 (out of 0) MH cells were successfully legalized.
[05/01 23:49:43    350s] Iteration 11: Total net bbox = 6.823e+04 (4.20e+04 2.62e+04)
[05/01 23:49:43    350s]               Est.  stn bbox = 8.210e+04 (4.98e+04 3.23e+04)
[05/01 23:49:43    350s]               cpu = 0:00:03.6 real = 0:00:02.0 mem = 2803.4M
[05/01 23:49:43    350s] no activity file in design. spp won't run.
[05/01 23:49:43    350s] NP #FI/FS/SF FL/PI: 5082/0/0 6750/0
[05/01 23:49:43    350s] no activity file in design. spp won't run.
[05/01 23:49:43    350s] Legalizing MH Cells... 0 / 0 / 0 (level 10)
[05/01 23:49:43    350s] No instances found in the vector
[05/01 23:49:43    350s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2611.3M, DRC: 0)
[05/01 23:49:43    350s] 0 (out of 0) MH cells were successfully legalized.
[05/01 23:49:45    357s] Iteration 12: Total net bbox = 7.021e+04 (4.36e+04 2.66e+04)
[05/01 23:49:45    357s]               Est.  stn bbox = 8.423e+04 (5.14e+04 3.28e+04)
[05/01 23:49:45    357s]               cpu = 0:00:06.7 real = 0:00:02.0 mem = 2808.4M
[05/01 23:49:45    357s] no activity file in design. spp won't run.
[05/01 23:49:45    357s] 0 delay mode for cte disabled.
[05/01 23:49:46    357s] *** Free Virtual Timing Model ...(mem=2504.3M)
[05/01 23:49:46    358s] SKP cleared!
[05/01 23:49:46    358s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.020, REAL:0.018, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2186.4M
[05/01 23:49:46    358s] CongRepair sets shifter mode to gplace
[05/01 23:49:46    358s] 
[05/01 23:49:46    358s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2186.4M
[05/01 23:49:46    358s] #spOpts: N=7 alignH local_util minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/01 23:49:46    358s] OPERPROF:       Starting SiteArrayInit at level 4, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:         Starting spIGRtCostMap_init at level 5, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:         Finished spIGRtCostMap_init at level 5, CPU:0.000, REAL:0.000, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:         Starting SiteArrayMainInit_V17 at level 5, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:           Starting SiteArrayFPInit_V17 at level 6, MEM:2186.4M
[05/01 23:49:46    358s] Core basic site is coreSite
[05/01 23:49:46    358s] OPERPROF:             Starting Placement-Init-Site-Array-V17 at level 7, MEM:2186.4M
[05/01 23:49:46    358s] SiteArray: one-level site array dimensions = 462 x 2314
[05/01 23:49:46    358s] SiteArray: use 4,276,272 bytes
[05/01 23:49:46    358s] SiteArray: current memory after site array memory allocatiion 2186.4M
[05/01 23:49:46    358s] SiteArray: FP blocked sites are writable
[05/01 23:49:46    358s] OPERPROF:               Starting SiteArray/Init-VDDOnBottom at level 8, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:               Finished SiteArray/Init-VDDOnBottom at level 8, CPU:0.000, REAL:0.000, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:               Starting InitTechSitePattern at level 8, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:               Finished InitTechSitePattern at level 8, CPU:0.020, REAL:0.018, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:               Starting SiteArr/FP-Init-2 at level 8, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:               Finished SiteArr/FP-Init-2 at level 8, CPU:0.000, REAL:0.000, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:               Starting SiteArr/FP-Blockage at level 8, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:               Finished SiteArr/FP-Blockage at level 8, CPU:0.000, REAL:0.000, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:             Finished Placement-Init-Site-Array-V17 at level 7, CPU:0.020, REAL:0.023, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:             Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 7, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:             Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 7, CPU:0.000, REAL:0.000, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:             Starting Placement-Build-Follow-Pin at level 7, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:               Starting RoutingBlockageAnalysis at level 8, MEM:2186.4M
[05/01 23:49:46    358s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/01 23:49:46    358s] Mark StBox On SiteArr starts
[05/01 23:49:46    358s] Mark StBox On SiteArr ends
[05/01 23:49:46    358s] OPERPROF:               Finished RoutingBlockageAnalysis at level 8, CPU:0.180, REAL:0.030, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:             Finished Placement-Build-Follow-Pin at level 7, CPU:0.180, REAL:0.030, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:             Starting SiteArary/SetupFPBlocked at level 7, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:             Finished SiteArary/SetupFPBlocked at level 7, CPU:0.000, REAL:0.002, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:           Finished SiteArrayFPInit_V17 at level 6, CPU:0.220, REAL:0.074, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:           Starting SiteArrayInitPartitionBorders at level 6, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:           Finished SiteArrayInitPartitionBorders at level 6, CPU:0.000, REAL:0.001, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:           Starting InitBlockedSiteAsBlockedInst at level 6, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:           Finished InitBlockedSiteAsBlockedInst at level 6, CPU:0.000, REAL:0.004, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:           Starting SiteArrayMarkPreplaceInsts at level 6, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:           Finished SiteArrayMarkPreplaceInsts at level 6, CPU:0.020, REAL:0.018, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:           Starting CMU at level 6, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:           Finished CMU at level 6, CPU:0.000, REAL:0.005, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:         Finished SiteArrayMainInit_V17 at level 5, CPU:0.270, REAL:0.115, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:       Finished SiteArrayInit at level 4, CPU:0.270, REAL:0.116, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:       Starting PlacementInitFenceForDPlace at level 4, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:         Starting SiteArrayInitFenceEdgeBit at level 5, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:         Finished SiteArrayInitFenceEdgeBit at level 5, CPU:0.000, REAL:0.000, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:         Starting SiteArrayInitObstEdgeBit at level 5, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:         Finished SiteArrayInitObstEdgeBit at level 5, CPU:0.010, REAL:0.013, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:       Finished PlacementInitFenceForDPlace at level 4, CPU:0.010, REAL:0.017, MEM:2186.4M
[05/01 23:49:46    358s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2186.4MB).
[05/01 23:49:46    358s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.310, REAL:0.159, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.310, REAL:0.159, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:   Starting RefinePlace at level 2, MEM:2186.4M
[05/01 23:49:46    358s] *** Starting place_detail (0:05:59 mem=2186.4M) ***
[05/01 23:49:46    358s] Total net bbox length = 7.270e+04 (4.608e+04 2.661e+04) (ext = 7.409e+03)
[05/01 23:49:46    358s] Starting level-shifter placement with spgOption.shifterMode = (2)gplace
[05/01 23:49:46    358s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/01 23:49:46    358s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:     Starting CellHaloInit at level 3, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:     Finished CellHaloInit at level 3, CPU:0.000, REAL:0.001, MEM:2186.4M
[05/01 23:49:46    358s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2186.4M
[05/01 23:49:46    358s] Starting refinePlace ...
[05/01 23:49:46    359s]   Spread Effort: high, pre-route mode, useDDP on.
[05/01 23:49:46    359s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2186.4MB) @(0:05:59 - 0:05:59).
[05/01 23:49:46    359s] Move report: preRPlace moves 6750 insts, mean move: 0.35 um, max move: 3.44 um
[05/01 23:49:46    359s] 	Max move on inst (sram_input_cfg_reg[10]): (202.61, 50.34) --> (201.74, 52.92)
[05/01 23:49:46    359s] 	Length: 20 sites, height: 1 rows, site name: coreSite, cell type: DFFHQNx1_ASAP7_75t_SL
[05/01 23:49:46    359s] wireLenOptFixPriorityInst 0 inst fixed
[05/01 23:49:46    359s] tweakage running in 12 threads.
[05/01 23:49:46    359s] Placement tweakage begins.
[05/01 23:49:46    359s] wire length = 8.811e+04
[05/01 23:49:47    359s] wire length = 8.361e+04
[05/01 23:49:47    359s] Placement tweakage ends.
[05/01 23:49:47    359s] Move report: tweak moves 820 insts, mean move: 1.83 um, max move: 7.34 um
[05/01 23:49:47    359s] 	Max move on inst (blkinst/cluster9/g3031): (202.82, 5.40) --> (195.48, 5.40)
[05/01 23:49:47    359s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=2186.4MB) @(0:05:59 - 0:06:00).
[05/01 23:49:47    360s] 
[05/01 23:49:47    360s] Running Spiral MT with 12 threads  fetchWidth=529 
[05/01 23:49:47    360s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/01 23:49:47    360s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2186.4MB) @(0:06:00 - 0:06:00).
[05/01 23:49:47    360s] Move report: Detail placement moves 6750 insts, mean move: 0.56 um, max move: 7.61 um
[05/01 23:49:47    360s] 	Max move on inst (blkinst/cluster9/cfg_d_reg[75]): (220.25, 3.90) --> (227.45, 4.32)
[05/01 23:49:47    360s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2186.4MB
[05/01 23:49:47    360s] Statistics of distance of Instance movement in refine placement:
[05/01 23:49:47    360s]   maximum (X+Y) =         7.61 um
[05/01 23:49:47    360s]   inst (blkinst/cluster9/cfg_d_reg[75]) with max move: (220.252, 3.9035) -> (227.448, 4.32)
[05/01 23:49:47    360s]   mean    (X+Y) =         0.56 um
[05/01 23:49:47    360s] Summary Report:
[05/01 23:49:47    360s] Instances move: 6750 (out of 6750 movable)
[05/01 23:49:47    360s] Instances flipped: 0
[05/01 23:49:47    360s] Mean displacement: 0.56 um
[05/01 23:49:47    360s] Max displacement: 7.61 um (Instance: blkinst/cluster9/cfg_d_reg[75]) (220.252, 3.9035) -> (227.448, 4.3[05/01 23:49:47    360s] Total instances moved : 6750
2)
[05/01 23:49:47    360s] 	Length: 25 sites, height: 1 rows, site name: coreSite, cell type: DFFHQx4_ASAP7_75t_SL
[05/01 23:49:47    360s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.390, REAL:0.793, MEM:2186.4M
[05/01 23:49:47    360s] Total net bbox length = 6.810e+04 (4.134e+04 2.676e+04) (ext = 7.396e+03)
[05/01 23:49:47    360s] Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 2186.4MB
[05/01 23:49:47    360s] [CPU] RefinePlace/total (cpu=0:00:01.4, real=0:00:01.0, mem=2186.4MB) @(0:05:59 - 0:06:00).
[05/01 23:49:47    360s] *** Finished place_detail (0:06:00 mem=2186.4M) ***
[05/01 23:49:47    360s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.440, REAL:0.841, MEM:2186.4M
[05/01 23:49:47    360s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2186.4M
[05/01 23:49:47    360s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.000, REAL:0.003, MEM:2186.4M
[05/01 23:49:47    360s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2186.4M
[05/01 23:49:47    360s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2186.4M
[05/01 23:49:47    360s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.780, REAL:1.016, MEM:2186.4M
[05/01 23:49:47    360s] Starting Early Global Route congestion estimation: mem = 2186.4M
[05/01 23:49:47    360s] (I)       Reading DB...
[05/01 23:49:47    360s] (I)       Read data from FE... (mem=2186.4M)
[05/01 23:49:47    360s] (I)       Read nodes and places... (mem=2186.4M)
[05/01 23:49:47    360s] (I)       Done Read nodes and places (cpu=0.010s, mem=2186.4M)
[05/01 23:49:47    360s] (I)       Read nets... (mem=2186.4M)
[05/01 23:49:47    360s] (I)       Done Read nets (cpu=0.030s, mem=2186.4M)
[05/01 23:49:47    360s] (I)       Done Read data from FE (cpu=0.040s, mem=2186.4M)
[05/01 23:49:47    360s] (I)       before initializing RouteDB syMemory usage = 2186.4 MB
[05/01 23:49:47    360s] (I)       congestionReportName   : 
[05/01 23:49:47    360s] (I)       layerRangeFor2DCongestion : 
[05/01 23:49:47    360s] (I)       buildTerm2TermWires    : 1
[05/01 23:49:47    360s] (I)       doTrackAssignment      : 1
[05/01 23:49:47    360s] (I)       dumpBookshelfFiles     : 0
[05/01 23:49:47    360s] (I)       numThreads             : 12
[05/01 23:49:47    360s] (I)       bufferingAwareRouting  : false
[05/01 23:49:47    360s] (I)       honorPin               : false
[05/01 23:49:47    360s] (I)       honorPinGuide          : true
[05/01 23:49:47    360s] [NR-eGR] honorMsvRouteConstraint: false
[05/01 23:49:47    360s] (I)       honorPartition         : false
[05/01 23:49:47    360s] (I)       honorPartitionAllowFeedthru: false
[05/01 23:49:47    360s] (I)       allowPartitionCrossover: false
[05/01 23:49:47    360s] (I)       honorSingleEntry       : true
[05/01 23:49:47    360s] (I)       honorSingleEntryStrong : true
[05/01 23:49:47    360s] (I)       handleViaSpacingRule   : false
[05/01 23:49:47    360s] (I)       handleEolSpacingRule   : false
[05/01 23:49:47    360s] (I)       PDConstraint           : none
[05/01 23:49:47    360s] (I)       expBetterNDRHandling   : false
[05/01 23:49:47    360s] (I)       routingEffortLevel     : 3
[05/01 23:49:47    360s] (I)       effortLevel            : standard
[05/01 23:49:47    360s] (I)       relaxedTopLayerCeiling : 127
[05/01 23:49:47    360s] [NR-eGR] honorClockSpecNDR      : 0
[05/01 23:49:47    360s] [NR-eGR] minRouteLayer          : 2
[05/01 23:49:47    360s] [NR-eGR] maxRouteLayer          : 7
[05/01 23:49:47    360s] (I)       relaxedBottomLayerFloor: 2
[05/01 23:49:47    360s] (I)       numRowsPerGCell        : 1
[05/01 23:49:47    360s] (I)       speedUpLargeDesign     : 0
[05/01 23:49:47    360s] (I)       multiThreadingTA       : 1
[05/01 23:49:47    360s] (I)       optimizationMode       : false
[05/01 23:49:47    360s] (I)       routeSecondPG          : false
[05/01 23:49:47    360s] (I)       scenicRatioForLayerRelax: 0.00
[05/01 23:49:47    360s] (I)       detourLimitForLayerRelax: 0.00
[05/01 23:49:47    360s] (I)       punchThroughDistance   : 500.00
[05/01 23:49:47    360s] (I)       scenicBound            : 1.15
[05/01 23:49:47    360s] (I)       maxScenicToAvoidBlk    : 100.00
[05/01 23:49:47    360s] (I)       source-to-sink ratio   : 0.00
[05/01 23:49:47    360s] (I)       targetCongestionRatioH : 1.00
[05/01 23:49:47    360s] (I)       targetCongestionRatioV : 1.00
[05/01 23:49:47    360s] (I)       layerCongestionRatio   : 0.70
[05/01 23:49:47    360s] (I)       m1CongestionRatio      : 0.10
[05/01 23:49:47    360s] (I)       m2m3CongestionRatio    : 0.70
[05/01 23:49:47    360s] (I)       localRouteEffort       : 1.00
[05/01 23:49:47    360s] (I)       numSitesBlockedByOneVia: 8.00
[05/01 23:49:47    360s] (I)       supplyScaleFactorH     : 1.00
[05/01 23:49:47    360s] (I)       supplyScaleFactorV     : 1.00
[05/01 23:49:47    360s] (I)       highlight3DOverflowFactor: 0.00
[05/01 23:49:47    360s] (I)       routeVias              : 
[05/01 23:49:47    360s] (I)       readTROption           : true
[05/01 23:49:47    360s] (I)       extraSpacingFactor     : 1.00
[05/01 23:49:47    360s] (I)       routeSelectedNetsOnly  : false
[05/01 23:49:47    360s] (I)       clkNetUseMaxDemand     : false
[05/01 23:49:47    360s] (I)       extraDemandForClocks   : 0
[05/01 23:49:47    360s] [NR-eGR] numTracksPerClockWire  : 0
[05/01 23:49:47    360s] (I)       steinerRemoveLayers    : false
[05/01 23:49:47    360s] (I)       demoteLayerScenicScale : 1.00
[05/01 23:49:47    360s] (I)       nonpreferLayerCostScale : 100.00
[05/01 23:49:47    360s] (I)       similarTopologyRoutingFast : false
[05/01 23:49:47    360s] (I)       spanningTreeRefinement : false
[05/01 23:49:47    360s] (I)       spanningTreeRefinementAlpha : -1.00
[05/01 23:49:47    360s] (I)       starting read tracks
[05/01 23:49:47    360s] (I)       build grid graph
[05/01 23:49:47    360s] (I)       build grid graph start
[05/01 23:49:47    360s] (I)       build grid graph end
[05/01 23:49:47    360s] (I)       [05/01 23:49:47    360s] [NR-eGR] M1 has no routable track
[05/01 23:49:47    360s] [NR-eGR] M2 has non-uniform track structures
[05/01 23:49:47    360s] [NR-eGR] M3 has single uniform track structure
[05/01 23:49:47    360s] [NR-eGR] M4 has single uniform track structure
[05/01 23:49:47    360s] [NR-eGR] M5 has single uniform track structure
[05/01 23:49:47    360s] [NR-eGR] M6 has single uniform track structure
[05/01 23:49:47    360s] [NR-eGR] M7 has single uniform track structure
merge level 0
[05/01 23:49:47    360s] (I)       numViaLayers=10
[05/01 23:49:47    360s] (I)       Reading via VIA12 for layer: 0 
[05/01 23:49:47    360s] (I)       Reading via VIA23 for layer: 1 
[05/01 23:49:47    360s] (I)       Reading via VIA34 for layer: 2 
[05/01 23:49:47    360s] (I)       Reading via VIA45 for layer: 3 
[05/01 23:49:47    360s] (I)       Reading via VIA56 for layer: 4 
[05/01 23:49:47    360s] (I)       Reading via VIA67 for layer: 5 
[05/01 23:49:47    360s] (I)       Reading via VIA78 for layer: 6 
[05/01 23:49:47    360s] (I)       Reading via VIA89 for layer: 7 
[05/01 23:49:47    360s] (I)       Reading via VIA9Pad for layer: 8 
[05/01 23:49:47    360s] (I)       end build via table
[05/01 23:49:47    360s] [NR-eGR] Read 19663 PG shapes in 0.010 seconds
[05/01 23:49:47    360s] 
[05/01 23:49:47    360s] [NR-eGR] numRoutingBlks=0 numInstBlks=1953 numPGBlocks=19663 numBumpBlks=0 numBoundaryFakeBlks=0
[05/01 23:49:47    360s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/01 23:49:47    360s] (I)       readDataFromPlaceDB
[05/01 23:49:47    360s] (I)       Read net information..
[05/01 23:49:47    360s] (I)       [05/01 23:49:47    360s] [NR-eGR] Read numTotalNets=6825  numIgnoredNets=0
Read testcase time = 0.000 seconds
[05/01 23:49:47    360s] 
[05/01 23:49:47    360s] (I)       read default dcut vias
[05/01 23:49:47    360s] (I)       Reading via VIA12 for layer: 0 
[05/01 23:49:47    360s] (I)       Reading via VIA23 for layer: 1 
[05/01 23:49:47    360s] (I)       Reading via VIA34 for layer: 2 
[05/01 23:49:47    360s] (I)       Reading via VIA45 for layer: 3 
[05/01 23:49:47    360s] (I)       Reading via VIA56 for layer: 4 
[05/01 23:49:47    360s] (I)       Reading via VIA67 for layer: 5 
[05/01 23:49:47    360s] (I)       Reading via VIA78 for layer: 6 
[05/01 23:49:47    360s] (I)       Reading via VIA89 for layer: 7 
[05/01 23:49:47    360s] (I)       Reading via VIA9Pad for layer: 8 
[05/01 23:49:47    360s] (I)       early_global_route_priority property id does not exist.
[05/01 23:49:47    360s] (I)       build grid graph start
[05/01 23:49:47    360s] (I)       build grid graph end
[05/01 23:49:47    360s] (I)       Model blockage into capacity
[05/01 23:49:47    360s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/01 23:49:47    360s] (I)       Modeling time = 0.080 seconds
[05/01 23:49:47    360s] 
[05/01 23:49:47    360s] (I)       Number of ignored nets = 0
[05/01 23:49:47    360s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/01 23:49:47    360s] (I)       Number of clock nets = 53.  Ignored: No
[05/01 23:49:47    360s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/01 23:49:47    360s] (I)       Number of special nets = 0.  Ignored: Yes
[05/01 23:49:47    360s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/01 23:49:47    360s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/01 23:49:47    360s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/01 23:49:47    360s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/01 23:49:47    360s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/01 23:49:47    360s] [NR-eGR] There are 53 clock nets ( 0 with NDR ).
[05/01 23:49:47    360s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2186.4 MB
[05/01 23:49:47    360s] (I)       Ndr track 0 does not exist
[05/01 23:49:47    360s] (I)       Layer1  viaCost=100.00
[05/01 23:49:47    360s] (I)       Layer2  viaCost=100.00
[05/01 23:49:47    360s] (I)       Layer3  viaCost=100.00
[05/01 23:49:47    360s] (I)       Layer4  viaCost=100.00
[05/01 23:49:47    360s] (I)       Layer5  viaCost=100.00
[05/01 23:49:47    360s] (I)       Layer6  viaCost=100.00
[05/01 23:49:47    360s] (I)       ---------------------Grid Graph Info--------------------
[05/01 23:49:47    360s] (I)       Routing area        : (0, 0) - (1999872, 1999872)
[05/01 23:49:47    360s] (I)       Core area           : (0, 0) - (1999872, 1999872)
[05/01 23:49:47    360s] (I)       Site width          :   864  (dbu)
[05/01 23:49:47    360s] (I)       Row height          :  4320  (dbu)
[05/01 23:49:47    360s] (I)       GCell width         :  4320  (dbu)
[05/01 23:49:47    360s] (I)       GCell height        :  4320  (dbu)
[05/01 23:49:47    360s] (I)       Grid                :   463   463     7
[05/01 23:49:47    360s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/01 23:49:47    360s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/01 23:49:47    360s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/01 23:49:47    360s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/01 23:49:47    360s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/01 23:49:47    360s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/01 23:49:47    360s] (I)       Default pitch size  :   576   576   576   768   864  1152  1152
[05/01 23:49:47    360s] (I)       First track coord   :     0  4320   576   816   864   576   576
[05/01 23:49:47    360s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  3.75  3.75
[05/01 23:49:47    360s] (I)       Total num of tracks :     0  3234  3471  2603  2314  1736  1736
[05/01 23:49:47    360s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/01 23:49:47    360s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/01 23:49:47    360s] (I)       --------------------------------------------------------
[05/01 23:49:47    360s] 
[05/01 23:49:47    360s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/01 23:49:47    360s] [NR-eGR] ============ Routing rule table ============
[05/01 23:49:47    360s] [NR-eGR] Rule id: 0  Nets: 6825 
[05/01 23:49:47    360s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768  L5=864  L6=1152  L7=1152
[05/01 23:49:47    360s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/01 23:49:47    360s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/01 23:49:47    360s] (I)       [05/01 23:49:47    360s] [NR-eGR] ========================================
[05/01 23:49:47    360s] [NR-eGR] 
blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/01 23:49:47    360s] (I)       blocked tracks on layer2 : = 27812 / 1497342 (1.86%)
[05/01 23:49:47    360s] (I)       blocked tracks on layer3 : = 77784 / 1607073 (4.84%)
[05/01 23:49:47    360s] (I)       blocked tracks on layer4 : = 60190 / 1205189 (4.99%)
[05/01 23:49:47    360s] (I)       blocked tracks on layer5 : = 60190 / 1071382 (5.62%)
[05/01 23:49:47    360s] (I)       blocked tracks on layer6 : = 38892 / 803768 (4.84%)
[05/01 23:49:47    360s] (I)       blocked tracks on layer7 : = 38892 / 803768 (4.84%)
[05/01 23:49:47    360s] (I)       After initializing earlyGlobalRoute syMemory usage = 2195.0 MB
[05/01 23:49:47    360s] (I)       Loading and dumping file time : 0.17 seconds
[05/01 23:49:47    360s] (I)       ============= Initialization =============
[05/01 23:49:47    360s] (I)       totalPins=21248  totalGlobalPin=21018 (98.92%)
[05/01 23:49:47    360s] (I)       total 2D Cap : 1529752 = (764876 H, 764876 V)
[05/01 23:49:47    360s] (I)       ============  Phase 1a Route ============
[05/01 23:49:47    360s] [NR-eGR] Layer group 1: route 9 net(s) in layer range [6, 7]
[05/01 23:49:47    360s] (I)       Phase 1a runs 0.00 seconds
[05/01 23:49:47    360s] (I)       Usage: 1254 = (902 H, 352 V) = (0.12% H, 0.05% V) = (9.742e+02um H, 3.802e+02um V)
[05/01 23:49:47    360s] (I)       
[05/01 23:49:47    360s] (I)       ============  Phase 1b Route ============
[05/01 23:49:47    360s] (I)       Usage: 1254 = (902 H, 352 V) = (0.12% H, 0.05% V) = (9.742e+02um H, 3.802e+02um V)
[05/01 23:49:47    360s] (I)       
[05/01 23:49:47    360s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.354320e+03um
[05/01 23:49:47    360s] (I)       ============  Phase 1c Route ============
[05/01 23:49:47    360s] (I)       Usage: 1254 = (902 H, 352 V) = (0.12% H, 0.05% V) = (9.742e+02um H, 3.802e+02um V)
[05/01 23:49:47    360s] (I)       
[05/01 23:49:47    360s] (I)       ============  Phase 1d Route ============
[05/01 23:49:47    360s] (I)       Usage: 1254 = (902 H, 352 V) = (0.12% H, 0.05% V) = (9.742e+02um H, 3.802e+02um V)
[05/01 23:49:47    360s] (I)       
[05/01 23:49:47    360s] (I)       ============  Phase 1e Route ============
[05/01 23:49:47    360s] (I)       Phase 1e runs 0.00 seconds
[05/01 23:49:47    360s] (I)       Usage: 1254 = (902 H, 352 V) = (0.12% H, 0.05% V) = (9.742e+02um H, 3.802e+02um V)
[05/01 23:49:47    360s] (I)       
[05/01 23:49:47    360s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.354320e+03um
[05/01 23:49:47    360s] [NR-eGR] 
[05/01 23:49:47    360s] (I)       Phase 1l runs 0.00 seconds
[05/01 23:49:47    360s] (I)       total 2D Cap : 3685943 = (1909875 H, 1776068 V)
[05/01 23:49:47    360s] (I)       ============  Phase 1a Route ============
[05/01 23:49:47    360s] [NR-eGR] Layer group 2: route 108 net(s) in layer range [4, 7]
[05/01 23:49:47    360s] (I)       Phase 1a runs 0.00 seconds
[05/01 23:49:47    360s] (I)       Usage: 9516 = (6179 H, 3337 V) = (0.32% H, 0.19% V) = (6.673e+03um H, 3.604e+03um V)
[05/01 23:49:47    360s] (I)       
[05/01 23:49:47    360s] (I)       ============  Phase 1b Route ============
[05/01 23:49:47    360s] (I)       Usage: 9516 = (6179 H, 3337 V) = (0.32% H, 0.19% V) = (6.673e+03um H, 3.604e+03um V)
[05/01 23:49:47    360s] (I)       
[05/01 23:49:47    360s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.922960e+03um
[05/01 23:49:47    360s] (I)       ============  Phase 1c Route ============
[05/01 23:49:47    360s] (I)       Usage: 9516 = (6179 H, 3337 V) = (0.32% H, 0.19% V) = (6.673e+03um H, 3.604e+03um V)
[05/01 23:49:47    360s] (I)       
[05/01 23:49:47    360s] (I)       ============  Phase 1d Route ============
[05/01 23:49:47    360s] (I)       Usage: 9516 = (6179 H, 3337 V) = (0.32% H, 0.19% V) = (6.673e+03um H, 3.604e+03um V)
[05/01 23:49:47    360s] (I)       
[05/01 23:49:47    360s] (I)       ============  Phase 1e Route ============
[05/01 23:49:47    360s] (I)       Phase 1e runs 0.00 seconds
[05/01 23:49:47    360s] (I)       Usage: 9516 = (6179 H, 3337 V) = (0.32% H, 0.19% V) = (6.673e+03um H, 3.604e+03um V)
[05/01 23:49:47    360s] (I)       
[05/01 23:49:47    360s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 8.922960e+03um
[05/01 23:49:47    360s] [NR-eGR] 
[05/01 23:49:47    360s] (I)       Phase 1l runs 0.01 seconds
[05/01 23:49:47    360s] (I)       total 2D Cap : 6684823 = (3379466 H, 3305357 V)
[05/01 23:49:47    360s] (I)       ============  Phase 1a Route ============
[05/01 23:49:47    360s] [NR-eGR] Layer group 3: route 6708 net(s) in layer range [2, 7]
[05/01 23:49:47    360s] (I)       Phase 1a runs 0.02 seconds
[05/01 23:49:47    360s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/01 23:49:47    360s] (I)       Usage: 74937 = (43265 H, 31672 V) = (1.28% H, 0.96% V) = (4.673e+04um H, 3.421e+04um V)
[05/01 23:49:47    360s] (I)       
[05/01 23:49:47    360s] (I)       ============  Phase 1b Route ============
[05/01 23:49:47    360s] (I)       Phase 1b runs 0.01 seconds
[05/01 23:49:47    360s] (I)       Usage: 74959 = (43284 H, 31675 V) = (1.28% H, 0.96% V) = (4.675e+04um H, 3.421e+04um V)
[05/01 23:49:47    360s] (I)       
[05/01 23:49:47    360s] (I)       earlyGlobalRoute overflow of layer group 3: 0.01% H + 0.01% V. EstWL: 7.067844e+04um
[05/01 23:49:47    360s] (I)       ============  Phase 1c Route ============
[05/01 23:49:47    360s] (I)       Level2 Grid: 93 x 93
[05/01 23:49:47    360s] (I)       Phase 1c runs 0.01 seconds
[05/01 23:49:47    360s] (I)       Usage: 74959 = (43284 H, 31675 V) = (1.28% H, 0.96% V) = (4.675e+04um H, 3.421e+04um V)
[05/01 23:49:47    360s] (I)       
[05/01 23:49:47    360s] (I)       ============  Phase 1d Route ============
[05/01 23:49:47    360s] (I)       Phase 1d runs 0.00 seconds
[05/01 23:49:47    360s] (I)       Usage: 74974 = (43290 H, 31684 V) = (1.28% H, 0.96% V) = (4.675e+04um H, 3.422e+04um V)
[05/01 23:49:47    360s] (I)       
[05/01 23:49:47    360s] (I)       ============  Phase 1e Route ============
[05/01 23:49:47    360s] (I)       Phase 1e runs 0.00 seconds
[05/01 23:49:47    360s] (I)       Usage: 74974 = (43290 H, 31684 V) = (1.28% H, 0.96% V) = (4.675e+04um H, 3.422e+04um V)
[05/01 23:49:47    360s] (I)       
[05/01 23:49:47    360s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 7.069464e+04um
[05/01 23:49:47    360s] [NR-eGR] 
[05/01 23:49:47    360s] (I)       Phase 1l runs 0.04 seconds
[05/01 23:49:47    360s] (I)       ============  Phase 1l Route ============
[05/01 23:49:47    360s] (I)       
[05/01 23:49:47    360s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/01 23:49:47    360s] [NR-eGR]                        OverCon           OverCon            
[05/01 23:49:47    360s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/01 23:49:48    360s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[05/01 23:49:48    360s] [NR-eGR] ---------------------------------------------------------------
[05/01 23:49:48    360s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:49:48    360s] [NR-eGR]      M2  (2)         8( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:49:48    360s] [NR-eGR]      M3  (3)        62( 0.03%)         2( 0.00%)   ( 0.03%) 
[05/01 23:49:48    360s] [NR-eGR]      M4  (4)         4( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:49:48    360s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:49:48    360s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:49:48    360s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:49:49    360s] [NR-eGR] ---------------------------------------------------------------
[05/01 23:49:49    360s] [NR-eGR] Total               74( 0.01%)         2( 0.00%)   ( 0.01%) 
[05/01 23:49:49    360s] [NR-eGR] 
[05/01 23:49:49    360s] (I)       Total Global Routing Runtime: 0.26 seconds
[05/01 23:49:49    360s] (I)       total 2D Cap : 6687731 = (3382369 H, 3305362 V)
[05/01 23:49:49    360s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/01 23:49:49    360s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/01 23:49:49    360s] Early Global Route congestion estimation runtime: 0.51 seconds, mem = 2198.2M
[05/01 23:49:49    360s] [hotspot] +------------+---------------+---------------+
[05/01 23:49:49    360s] [hotspot] |            |   max hotspot | total hotspot |
[05/01 23:49:49    360s] [hotspot] +------------+---------------+---------------+
[05/01 23:49:49    360s] [hotspot] | normalized |          0.00 |          0.00 |
[05/01 23:49:49    360s] [hotspot] +------------+---------------+---------------+
[05/01 23:49:49    360s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/01 23:49:49    360s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/01 23:49:49    360s] 
[05/01 23:49:49    360s] === incrementalPlace Internal Loop 2 ===
[05/01 23:49:49    360s] Starting Early Global Route wiring: mem = 2198.2M
[05/01 23:49:49    360s] (I)       ============= track Assignment ============
[05/01 23:49:49    360s] (I)       extract Global 3D Wires
[05/01 23:49:49    360s] (I)       Extract Global WL : time=0.01
[05/01 23:49:49    360s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer11, numCutBoxes=0)
[05/01 23:49:49    360s] (I)       Initialization real time=0.00 seconds
[05/01 23:49:49    360s] (I)       Run Multi-thread track assignment
[05/01 23:49:49    361s] (I)       Kernel real time=0.05 seconds
[05/01 23:49:49    361s] (I)       End Greedy Track Assignment
[05/01 23:49:49    361s] [NR-eGR] --------------------------------------------------------------------------
[05/01 23:49:49    361s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 20993
[05/01 23:49:49    361s] [NR-eGR]     M2  (2H) length: 2.611556e+04um, number of vias: 29673
[05/01 23:49:49    361s] [NR-eGR]     M3  (3V) length: 2.873046e+04um, number of vias: 3041
[05/01 23:49:49    361s] [NR-eGR]     M4  (4H) length: 1.679083e+04um, number of vias: 1800
[05/01 23:49:49    361s] [NR-eGR]     M5  (5V) length: 5.100610e+03um, number of vias: 395
[05/01 23:49:49    361s] [NR-eGR]     M6  (6H) length: 6.008976e+03um, number of vias: 284
[05/01 23:49:49    361s] [NR-eGR]     M7  (7V) length: 1.460628e+03um, number of vias: 0
[05/01 23:49:49    361s] [NR-eGR] Total length: 8.420707e+04um, number of vias: 56186
[05/01 23:49:49    361s] [NR-eGR] --------------------------------------------------------------------------
[05/01 23:49:49    361s] [NR-eGR] Total eGR-routed clock nets wire length: 9.843024e+03um 
[05/01 23:49:49    361s] [NR-eGR] --------------------------------------------------------------------------
[05/01 23:49:49    361s] Early Global Route wiring runtime: 0.48 seconds, mem = 2184.0M
[05/01 23:49:49    361s] 
[05/01 23:49:49    361s] *** Finished incrementalPlace (cpu=0:01:43, real=0:00:36.0)***
[05/01 23:49:49    361s] Start to check current routing status for nets...
[05/01 23:49:50    361s] All nets are already routed correctly.
[05/01 23:49:50    361s] End to check current routing status for nets (mem=2184.0M)
[05/01 23:49:50    361s] Extraction called for design 'clb_tile' of instances=11832 and nets=7050 using extraction engine 'pre_route' .
[05/01 23:49:50    361s] pre_route RC Extraction called for design clb_tile.
[05/01 23:49:50    361s] RC Extraction called in multi-corner(2) mode.
[05/01 23:49:50    361s] RCMode: PreRoute
[05/01 23:49:50    361s]       RC Corner Indexes            0       1   
[05/01 23:49:50    361s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/01 23:49:50    361s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/01 23:49:50    361s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/01 23:49:50    361s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/01 23:49:50    361s] Shrink Factor                : 1.00000
[05/01 23:49:50    361s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/01 23:49:50    361s] Using Quantus QRC technology file ...
[05/01 23:49:50    361s] Updating RC grid for preRoute extraction ...
[05/01 23:49:50    361s] Initializing multi-corner resistance tables ...
[05/01 23:49:50    361s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2183.961M)
[05/01 23:49:50    361s] Compute RC Scale Done ...
[05/01 23:49:50    362s] **opt_design ... cpu = 0:02:40, real = 0:01:17, mem = 1344.8M, totSessionCpu=0:06:02 **
[05/01 23:49:50    362s] #################################################################################
[05/01 23:49:50    362s] # Design Stage: PreRoute
[05/01 23:49:50    362s] # Design Name: clb_tile
[05/01 23:49:50    362s] # Design Mode: 7nm
[05/01 23:49:50    362s] # Analysis Mode: MMMC OCV 
[05/01 23:49:50    362s] # Parasitics Mode: No SPEF/RCDB
[05/01 23:49:50    362s] # Signoff Settings: SI Off 
[05/01 23:49:50    362s] #################################################################################
[05/01 23:49:50    362s] Topological Sorting (REAL = 0:00:00.0, MEM = 2254.5M, InitMEM = 2254.5M)
[05/01 23:49:50    362s] Calculate early delays in OCV mode...
[05/01 23:49:50    362s] Calculate late delays in OCV mode...
[05/01 23:49:50    362s] Start delay calculation (fullDC) (12 T). (MEM=2254.48)
[05/01 23:49:50    363s] End AAE Lib Interpolated Model. (MEM=2278.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/01 23:49:51    365s] Total number of fetched objects 6866
[05/01 23:49:51    365s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/01 23:49:51    365s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/01 23:49:51    365s] End delay calculation. (MEM=2748.16 CPU=0:00:02.2 REAL=0:00:01.0)
[05/01 23:49:51    365s] End delay calculation (fullDC). (MEM=2748.16 CPU=0:00:03.1 REAL=0:00:01.0)
[05/01 23:49:51    365s] *** CDM Built up (cpu=0:00:03.8  real=0:00:01.0  mem= 2748.2M) ***
[05/01 23:49:51    367s] *** Timing NOT met, worst failing slack is -0.049
[05/01 23:49:51    367s] *** Check timing (0:00:00.0)
[05/01 23:49:51    367s] Deleting Cell Server ...
[05/01 23:49:51    367s] Creating Cell Server ...(0, 0, 0, 0)
[05/01 23:49:51    367s] Summary for sequential cells identification: 
[05/01 23:49:51    367s]   Identified SBFF number: 68
[05/01 23:49:51    367s]   Identified MBFF number: 0
[05/01 23:49:51    367s]   Identified SB Latch number: 0
[05/01 23:49:51    367s]   Identified MB Latch number: 0
[05/01 23:49:51    367s]   Not identified SBFF number: 0
[05/01 23:49:51    367s]   Not identified MBFF number: 0
[05/01 23:49:51    367s]   Not identified SB Latch number: 0
[05/01 23:49:51    367s]   Not identified MB Latch number: 0
[05/01 23:49:51    367s]   Number of sequential cells which are not FFs: 36
[05/01 23:49:51    367s]  Visiting view : PVT_0P63V_100C.setup_view
[05/01 23:49:51    367s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/01 23:49:51    367s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/01 23:49:51    367s]  Visiting view : PVT_0P77V_0C.hold_view
[05/01 23:49:51    367s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 1
[05/01 23:49:51    367s]    : PowerDomain = none : Weighted F : unweighted  = 0.90 (1.000) with rcCorner = -1
[05/01 23:49:51    367s]  Setting StdDelay to 1.00
[05/01 23:49:51    367s] Creating Cell Server, finished. 
[05/01 23:49:51    367s] 
[05/01 23:49:51    367s] Deleting Cell Server ...
[05/01 23:49:51    367s] Begin: GigaOpt Optimization in WNS mode
[05/01 23:49:51    367s] Info: 53 clock nets excluded from IPO operation.
[05/01 23:49:51    367s] PhyDesignGrid: maxLocalDensity 0.92
[05/01 23:49:51    367s] ### Creating PhyDesignMc. totSessionCpu=0:06:08 mem=2748.2M
[05/01 23:49:51    367s] OPERPROF: Starting DPlace-Init at level 1, MEM:2748.2M
[05/01 23:49:51    367s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/01 23:49:51    367s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2748.2M
[05/01 23:49:51    367s] Core basic site is coreSite
[05/01 23:49:51    367s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2748.2M
[05/01 23:49:51    367s] SiteArray: one-level site array dimensions = 462 x 2314
[05/01 23:49:51    367s] SiteArray: use 4,276,272 bytes
[05/01 23:49:51    367s] SiteArray: current memory after site array memory allocatiion 2748.2M
[05/01 23:49:51    367s] SiteArray: FP blocked sites are writable
[05/01 23:49:51    367s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.020, REAL:0.018, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.020, REAL:0.024, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:2748.2M
[05/01 23:49:51    367s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/01 23:49:51    367s] Mark StBox On SiteArr starts
[05/01 23:49:51    367s] Mark StBox On SiteArr ends
[05/01 23:49:51    367s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.270, REAL:0.045, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.270, REAL:0.046, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.002, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.310, REAL:0.090, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:2748.2M
[05/01 23:49:51    367s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2748.2M
[05/01 23:49:52    367s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.010, REAL:0.003, MEM:2748.2M
[05/01 23:49:52    367s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2748.2M
[05/01 23:49:52    367s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.012, MEM:2748.2M
[05/01 23:49:52    367s] OPERPROF:       Starting CMU at level 4, MEM:2748.2M
[05/01 23:49:52    367s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2748.2M
[05/01 23:49:52    367s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.340, REAL:0.120, MEM:2748.2M
[05/01 23:49:52    367s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.340, REAL:0.121, MEM:2748.2M
[05/01 23:49:52    367s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2748.2M
[05/01 23:49:52    367s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2748.2M
[05/01 23:49:52    367s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2748.2M
[05/01 23:49:52    367s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2748.2M
[05/01 23:49:52    367s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2748.2M
[05/01 23:49:52    367s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2748.2M
[05/01 23:49:52    367s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.020, REAL:0.013, MEM:2748.2M
[05/01 23:49:52    367s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.020, REAL:0.016, MEM:2748.2M
[05/01 23:49:52    367s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2748.2MB).
[05/01 23:49:52    367s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.380, REAL:0.165, MEM:2748.2M
[05/01 23:49:52    368s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:08 mem=2748.2M
[05/01 23:49:52    368s] 
[05/01 23:49:52    368s] Creating Lib Analyzer ...
[05/01 23:49:52    368s] Creating Cell Server ...(0, 0, 0, 0)
[05/01 23:49:52    368s] Summary for sequential cells identification: 
[05/01 23:49:52    368s]   Identified SBFF number: 68
[05/01 23:49:52    368s]   Identified MBFF number: 0
[05/01 23:49:52    368s]   Identified SB Latch number: 0
[05/01 23:49:52    368s]   Identified MB Latch number: 0
[05/01 23:49:52    368s]   Not identified SBFF number: 0
[05/01 23:49:52    368s]   Not identified MBFF number: 0
[05/01 23:49:52    368s]   Not identified SB Latch number: 0
[05/01 23:49:52    368s]   Not identified MB Latch number: 0
[05/01 23:49:52    368s]   Number of sequential cells which are not FFs: 36
[05/01 23:49:52    368s]  Visiting view : PVT_0P63V_100C.setup_view
[05/01 23:49:52    368s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = 0
[05/01 23:49:52    368s]    : PowerDomain = none : Weighted F : unweighted  = 1.00 (1.000) with rcCorner = -1
[05/01 23:49:52    368s]  Visiting view : PVT_0P77V_0C.hold_view
[05/01 23:49:52    368s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = 1
[05/01 23:49:52    368s]    : PowerDomain = none : Weighted F : unweighted  = 1.30 (1.000) with rcCorner = -1
[05/01 23:49:52    368s]  Setting StdDelay to 1.00
[05/01 23:49:52    368s] Creating Cell Server, finished. 
[05/01 23:49:52    368s] 
[05/01 23:49:52    368s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 12 threads.
[05/01 23:49:52    368s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[05/01 23:49:52    368s] Total number of usable buffers from Lib Analyzer: 20 ( HB1xp67_ASAP7_75t_SL HB1xp67_ASAP7_75t_L BUFx2_ASAP7_75t_SL BUFx2_ASAP7_75t_L BUFx3_ASAP7_75t_SL BUFx3_ASAP7_75t_L BUFx4_ASAP7_75t_SL BUFx5_ASAP7_75t_SL BUFx4f_ASAP7_75t_SL BUFx5_ASAP7_75t_L BUFx4f_ASAP7_75t_L BUFx6f_ASAP7_75t_SL BUFx6f_ASAP7_75t_L BUFx8_ASAP7_75t_SL BUFx10_ASAP7_75t_SL BUFx12_ASAP7_75t_SL BUFx12f_ASAP7_75t_SL BUFx12f_ASAP7_75t_L BUFx16f_ASAP7_75t_SL BUFx24_ASAP7_75t_SL)
[05/01 23:49:52    368s] Total number of usable inverters from Lib Analyzer: 20 ( INVxp67_ASAP7_75t_SL INVxp33_ASAP7_75t_SL INVx1_ASAP7_75t_SL INVxp67_ASAP7_75t_L INVx1_ASAP7_75t_L INVx2_ASAP7_75t_SL INVx2_ASAP7_75t_L INVx3_ASAP7_75t_SL INVx3_ASAP7_75t_L INVx4_ASAP7_75t_SL INVx4_ASAP7_75t_L INVx5_ASAP7_75t_SL INVx6_ASAP7_75t_SL INVx6_ASAP7_75t_L INVx8_ASAP7_75t_SL INVx8_ASAP7_75t_L INVx11_ASAP7_75t_SL INVx11_ASAP7_75t_L INVx13_ASAP7_75t_SL INVx13_ASAP7_75t_L)
[05/01 23:49:52    368s] Total number of usable delay cells from Lib Analyzer: 11 ( HB2xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_SRAM HB3xp67_ASAP7_75t_R HB4xp67_ASAP7_75t_SRAM BUFx4_ASAP7_75t_SRAM HB4xp67_ASAP7_75t_SL HB4xp67_ASAP7_75t_L HB4xp67_ASAP7_75t_R BUFx8_ASAP7_75t_SRAM BUFx12_ASAP7_75t_SRAM BUFx24_ASAP7_75t_SRAM)
[05/01 23:49:52    368s] 
[05/01 23:49:53    369s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:10 mem=2748.2M
[05/01 23:49:53    370s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:10 mem=2748.2M
[05/01 23:49:53    370s] Creating Lib Analyzer, finished. 
[05/01 23:49:53    370s] 
[05/01 23:49:53    370s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.8500} {7, 0.122, 0.8500} 
[05/01 23:49:53    370s] ### Creating LA Mngr. totSessionCpu=0:06:10 mem=2748.2M
[05/01 23:49:53    370s] ### Creating LA Mngr, finished. totSessionCpu=0:06:10 mem=2748.2M
[05/01 23:50:01    377s] *info: 53 clock nets excluded
[05/01 23:50:01    377s] *info: 2 special nets excluded.
[05/01 23:50:01    377s] *info: 175 no-driver nets excluded.
[05/01 23:50:03    380s] Effort level <high> specified for reg2reg path_group
[05/01 23:50:03    380s] Effort level <high> specified for reg2cgate path_group
[05/01 23:50:04    381s] PathGroup :  reg2cgate  TargetSlack : 0.001 
[05/01 23:50:04    381s] PathGroup :  reg2reg  TargetSlack : 0.001 
[05/01 23:50:04    381s] ** GigaOpt Optimizer WNS Slack -0.049 TNS Slack -0.132 Density 6.21
[05/01 23:50:04    381s] Optimizer WNS Pass 0
[05/01 23:50:04    381s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3023.3M
[05/01 23:50:04    381s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:3023.3M
[05/01 23:50:04    382s] Info: Begin MT loop @oiCellDelayCachingJob with 12 threads.
[05/01 23:50:04    382s] Info: End MT loop @oiCellDelayCachingJob.
[05/01 23:50:04    382s] Active Path Group: reg2cgate reg2reg  
[05/01 23:50:04    382s] +--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
[05/01 23:50:04    382s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |       Worst View        |Pathgroup|                     End Point                      |
[05/01 23:50:04    382s] +--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
[05/01 23:50:04    382s] |  -0.049|   -0.049|  -0.132|   -0.132|     6.21%|   0:00:00.0| 3055.4M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:50:05    387s] |  -0.018|   -0.018|  -0.041|   -0.041|     6.22%|   0:00:01.0| 3101.9M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:50:06    389s] |  -0.017|   -0.017|  -0.041|   -0.041|     6.22%|   0:00:01.0| 3101.9M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:50:06    390s] |  -0.011|   -0.011|  -0.022|   -0.022|     6.22%|   0:00:00.0| 3109.9M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:50:06    390s] |  -0.010|   -0.010|  -0.020|   -0.020|     6.22%|   0:00:00.0| 3109.9M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:50:06    391s] |  -0.006|   -0.006|  -0.011|   -0.011|     6.22%|   0:00:00.0| 3109.9M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:50:06    391s] |  -0.004|   -0.004|  -0.008|   -0.008|     6.22%|   0:00:00.0| 3109.9M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:50:06    392s] |  -0.003|   -0.003|  -0.006|   -0.006|     6.22%|   0:00:00.0| 3109.9M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:50:06    392s] |  -0.001|   -0.001|  -0.002|   -0.002|     6.22%|   0:00:00.0| 3111.9M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:50:06    393s] |  -0.000|   -0.000|  -0.000|   -0.000|     6.22%|   0:00:00.0| 3111.9M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:50:07    393s] |   0.001|    0.001|   0.000|    0.000|     6.22%|   0:00:01.0| 3111.9M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:50:07    393s] |   0.001|    0.001|   0.000|    0.000|     6.22%|   0:00:00.0| 3111.9M|PVT_0P63V_100C.setup_view|  reg2reg| blkinst/cluster9/q_reg[0]/SI                       |
[05/01 23:50:07    393s] +--------+---------+--------+---------+----------+------------+--------+-------------------------+---------+----------------------------------------------------+
[05/01 23:50:07    393s] 
[05/01 23:50:07    393s] *** Finish Core Optimize Step (cpu=0:00:11.1 real=0:00:03.0 mem=3111.9M) ***
[05/01 23:50:07    393s] 
[05/01 23:50:07    393s] *** Finished Optimize Step Cumulative (cpu=0:00:11.1 real=0:00:03.0 mem=3111.9M) ***
[05/01 23:50:07    393s] ** GigaOpt Optimizer WNS Slack 0.001 TNS Slack 0.000 Density 6.22
[05/01 23:50:07    394s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.004, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.000, REAL:0.001, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.010, REAL:0.003, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.010, REAL:0.016, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:         Starting CMU at level 5, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.070, REAL:0.064, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.070, REAL:0.065, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.010, REAL:0.013, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.010, REAL:0.016, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.103, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.103, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF: Starting RefinePlace at level 1, MEM:3111.9M
[05/01 23:50:07    394s] *** Starting place_detail (0:06:34 mem=3111.9M) ***
[05/01 23:50:07    394s] Total net bbox length = 6.836e+04 (4.147e+04 2.688e+04) (ext = 7.396e+03)
[05/01 23:50:07    394s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/01 23:50:07    394s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/01 23:50:07    394s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.009, MEM:3111.9M
[05/01 23:50:07    394s] powerDomain AO: bins with density > 0.750 =  0.54 % ( 12 / 2209 )
[05/01 23:50:07    394s] Density distribution unevenness ratio = 88.610%
[05/01 23:50:07    394s] RPlace IncrNP Skipped
[05/01 23:50:07    394s] [CPU] RefinePlace/IncrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3111.9MB) @(0:06:34 - 0:06:34).
[05/01 23:50:07    394s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:0.020, REAL:0.021, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.010, REAL:0.001, MEM:3111.9M
[05/01 23:50:07    394s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3111.9M
[05/01 23:50:07    394s] Starting refinePlace ...
[05/01 23:50:07    394s]   Spread Effort: high, pre-route mode, useDDP on.
[05/01 23:50:07    394s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=3111.9MB) @(0:06:34 - 0:06:34).
[05/01 23:50:07    394s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/01 23:50:07    394s] wireLenOptFixPriorityInst 0 inst fixed
[05/01 23:50:07    394s] 
[05/01 23:50:07    394s] Running Spiral MT with 12 threads  fetchWidth=529 
[05/01 23:50:07    394s] Move report: legalization moves 26 insts, mean move: 1.10 um, max move: 3.89 um
[05/01 23:50:07    394s] 	Max move on inst (blkinst/cluster6/FE_OCPC405_cluster6__cout_0): (300.67, 81.00) --> (298.94, 83.16)
[05/01 23:50:07    394s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=3142.5MB) @(0:06:34 - 0:06:35).
[05/01 23:50:07    394s] Move report: Detail placement moves 26 insts, mean move: 1.10 um, max move: 3.89 um
[05/01 23:50:07    394s] 	Max move on inst (blkinst/cluster6/FE_OCPC405_cluster6__cout_0): (300.67, 81.00) --> (298.94, 83.16)
[05/01 23:50:07    394s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3142.5MB
[05/01 23:50:07    394s] Statistics of distance of Instance movement in refine placement:
[05/01 23:50:07    394s]   maximum (X+Y) =         3.89 um
[05/01 23:50:07    394s]   inst (blkinst/cluster6/FE_OCPC405_cluster6__cout_0) with max move: (300.672, 81) -> (298.944, 83.16)
[05/01 23:50:07    394s]   mean    (X+Y) =         1.10 um
[05/01 23:50:07    394s] Summary Report:
[05/01 23:50:07    394s] Instances move: 26 (out of 6766 movable)
[05/01 23:50:07    394s] Instances flipped: 0
[05/01 23:50:07    394s] Mean displacement: 1.10 um
[05/01 23:50:07    394s] Max displacement: 3.89 um (Instance: blkinst/cluster6/FE_OCPC405_cluster6__cout_0) (300.672, 81) -> (298.944, 83.1[05/01 23:50:07    394s] Total instances moved : 26
6)
[05/01 23:50:07    394s] 	Length: 6 sites, height: 1 rows, site name: coreSite, cell type: BUFx3_ASAP7_75t_SL
[05/01 23:50:07    394s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.320, REAL:0.245, MEM:3142.5M
[05/01 23:50:07    394s] Total net bbox length = 6.838e+04 (4.148e+04 2.689e+04) (ext = 7.396e+03)
[05/01 23:50:07    394s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 3142.5MB
[05/01 23:50:07    394s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=3142.5MB) @(0:06:34 - 0:06:35).
[05/01 23:50:07    394s] *** Finished place_detail (0:06:35 mem=3142.5M) ***
[05/01 23:50:07    394s] OPERPROF: Finished RefinePlace at level 1, CPU:0.390, REAL:0.309, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3142.5M
[05/01 23:50:07    394s] *** maximum move = 3.89 um ***
[05/01 23:50:07    394s] *** Finished re-routing un-routed nets (3142.5M) ***
[05/01 23:50:07    394s] OPERPROF: Starting DPlace-Init at level 1, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.010, REAL:0.000, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.003, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.012, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:       Starting CMU at level 4, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.060, REAL:0.054, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.054, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.015, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.010, REAL:0.018, MEM:3142.5M
[05/01 23:50:07    394s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.097, MEM:3142.5M
[05/01 23:50:07    394s] 
[05/01 23:50:07    394s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=3142.5M) ***
[05/01 23:50:07    394s] ** GigaOpt Optimizer WNS Slack 0.001 TNS Slack 0.000 Density 6.22
[05/01 23:50:07    394s] **** Begin NDR-Layer Usage Statistics ****
[05/01 23:50:07    394s] Layer 4 has 109 constrained nets 
[05/01 23:50:07    394s] Layer 6 has 16 constrained nets 
[05/01 23:50:07    394s] **** End NDR-Layer Usage Statistics ****
[05/01 23:50:07    394s] 
[05/01 23:50:07    394s] *** Finish pre-CTS Setup Fixing (cpu=0:00:14.7 real=0:00:04.0 mem=3142.5M) ***
[05/01 23:50:07    394s] 
[05/01 23:50:07    395s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2350.0M
[05/01 23:50:07    395s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:2350.0M
[05/01 23:50:07    395s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2350.0M
[05/01 23:50:07    395s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2350.0M
[05/01 23:50:07    395s] End: GigaOpt Optimization in WNS mode
[05/01 23:50:07    395s] *** Timing Is met
[05/01 23:50:07    395s] *** Check timing (0:00:00.0)
[05/01 23:50:08    395s] Info: 53 clock nets excluded from IPO operation.
[05/01 23:50:08    395s] ### Creating LA Mngr. totSessionCpu=0:06:35 mem=2303.8M
[05/01 23:50:08    395s] ### Creating LA Mngr, finished. totSessionCpu=0:06:35 mem=2303.8M
[05/01 23:50:08    395s] PhyDesignGrid: maxLocalDensity 0.92
[05/01 23:50:08    395s] ### Creating PhyDesignMc. totSessionCpu=0:06:35 mem=2611.0M
[05/01 23:50:08    395s] OPERPROF: Starting DPlace-Init at level 1, MEM:2611.0M
[05/01 23:50:08    395s] #spOpts: N=7 alignH minPadR=1.125 mergeVia=T sncAbut cut2cut 
[05/01 23:50:08    395s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.003, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.012, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:       Starting CMU at level 4, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.050, REAL:0.051, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.050, REAL:0.052, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.013, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.010, REAL:0.016, MEM:2611.0M
[05/01 23:50:08    395s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2611.0MB).
[05/01 23:50:08    395s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.090, MEM:2611.0M
[05/01 23:50:08    395s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:35 mem=2611.0M
[05/01 23:50:08    395s] Begin: Area Reclaim Optimization
[05/01 23:50:08    395s] 
[05/01 23:50:08    395s] #optDebug: {2, 1.000, 0.8500} {3, 0.568, 0.8500} {4, 0.568, 0.8500} {4, 0.568, 0.8500} {6, 0.243, 0.6754} {7, 0.122, 0.5293} 
[05/01 23:50:08    395s] ### Creating LA Mngr. totSessionCpu=0:06:35 mem=2611.0M
[05/01 23:50:08    395s] ### Creating LA Mngr, finished. totSessionCpu=0:06:35 mem=2611.0M
[05/01 23:50:08    395s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2611.0M
[05/01 23:50:08    395s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2611.0M
[05/01 23:50:08    396s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 6.22
[05/01 23:50:08    396s] +----------+---------+--------+--------+------------+--------+
[05/01 23:50:08    396s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[05/01 23:50:08    396s] +----------+---------+--------+--------+------------+--------+
[05/01 23:50:08    396s] |     6.22%|        -|   0.000|   0.000|   0:00:00.0| 2611.0M|
[05/01 23:50:08    396s] #optDebug: <stH: 1.0800 MiSeL: 27.9135>
[05/01 23:50:09    396s] |     6.22%|       83|   0.000|   0.000|   0:00:01.0| 3068.8M|
[05/01 23:50:09    398s] |     6.18%|       77|   0.000|   0.000|   0:00:00.0| 3068.8M|
[05/01 23:50:09    399s] |     6.16%|       20|   0.000|   0.000|   0:00:00.0| 3068.8M|
[05/01 23:50:11    407s] |     6.09%|      395|   0.000|   0.000|   0:00:02.0| 3071.3M|
[05/01 23:50:12    408s] |     6.07%|       70|   0.000|   0.000|   0:00:01.0| 3071.3M|
[05/01 23:50:12    408s] |     6.07%|       14|   0.000|   0.000|   0:00:00.0| 3071.3M|
[05/01 23:50:12    408s] |     6.07%|        1|   0.000|   0.000|   0:00:00.0| 3071.3M|
[05/01 23:50:12    408s] |     6.07%|        0|   0.000|   0.000|   0:00:00.0| 3071.3M|
[05/01 23:50:12    408s] #optDebug: <stH: 1.0800 MiSeL: 27.9135>
[05/01 23:50:12    409s] |     6.07%|        0|   0.000|   0.000|   0:00:00.0| 3071.3M|
[05/01 23:50:12    409s] +----------+---------+--------+--------+------------+--------+
[05/01 23:50:12    409s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 6.07
[05/01 23:50:12    409s] 
[05/01 23:50:12    409s] ** Summary: Restruct = 0 Buffer Deletion = 71 Declone = 57 Resize = 473 **
[05/01 23:50:12    409s] --------------------------------------------------------------
[05/01 23:50:12    409s] |                                   | Total     | Sequential |
[05/01 23:50:12    409s] --------------------------------------------------------------
[05/01 23:50:12    409s] | Num insts resized                 |     409  |       9    |
[05/01 23:50:12    409s] | Num insts undone                  |       6  |       0    |
[05/01 23:50:12    409s] | Num insts Downsized               |     409  |       9    |
[05/01 23:50:12    409s] | Num insts Samesized               |       0  |       0    |
[05/01 23:50:12    409s] | Num insts Upsized                 |       0  |       0    |
[05/01 23:50:12    409s] | Num multiple commits+uncommits    |      66  |       -    |
[05/01 23:50:12    409s] --------------------------------------------------------------
[05/01 23:50:12    409s] **** Begin NDR-Layer Usage Statistics ****
[05/01 23:50:12    409s] Layer 4 has 17 constrained nets 
[05/01 23:50:12    409s] Layer 6 has 4 constrained nets 
[05/01 23:50:12    409s] **** End NDR-Layer Usage Statistics ****
[05/01 23:50:12    409s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:13.8) (real = 0:00:04.0) **
[05/01 23:50:12    409s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.005, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:     Starting SiteArrayInit at level 3, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:       Starting spIGRtCostMap_init at level 4, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:       Finished spIGRtCostMap_init at level 4, CPU:0.000, REAL:0.000, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:       Starting SiteArrayMainInit_V17 at level 4, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:         Starting SiteArr/FP-Blockage at level 5, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:         Finished SiteArr/FP-Blockage at level 5, CPU:0.000, REAL:0.000, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:         Starting SiteArrayInitPartitionBorders at level 5, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:         Finished SiteArrayInitPartitionBorders at level 5, CPU:0.010, REAL:0.001, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:         Starting InitBlockedSiteAsBlockedInst at level 5, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:         Finished InitBlockedSiteAsBlockedInst at level 5, CPU:0.000, REAL:0.003, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:         Starting SiteArrayMarkPreplaceInsts at level 5, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:         Finished SiteArrayMarkPreplaceInsts at level 5, CPU:0.010, REAL:0.016, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:         Starting CMU at level 5, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.001, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:       Finished SiteArrayMainInit_V17 at level 4, CPU:0.070, REAL:0.064, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:     Finished SiteArrayInit at level 3, CPU:0.070, REAL:0.065, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:     Starting PlacementInitFenceForDPlace at level 3, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:       Starting SiteArrayInitFenceEdgeBit at level 4, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:       Finished SiteArrayInitFenceEdgeBit at level 4, CPU:0.000, REAL:0.000, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:       Starting SiteArrayInitObstEdgeBit at level 4, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:       Finished SiteArrayInitObstEdgeBit at level 4, CPU:0.010, REAL:0.016, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:     Finished PlacementInitFenceForDPlace at level 3, CPU:0.020, REAL:0.019, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.107, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.107, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF: Starting RefinePlace at level 1, MEM:3071.3M
[05/01 23:50:12    409s] *** Starting place_detail (0:06:49 mem=3071.3M) ***
[05/01 23:50:12    409s] Total net bbox length = 6.886e+04 (4.186e+04 2.700e+04) (ext = 7.431e+03)
[05/01 23:50:12    409s] Starting level-shifter placement with spgOption.shifterMode = (-1)auto
[05/01 23:50:12    409s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/01 23:50:12    409s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:   Starting CellHaloInit at level 2, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:   Finished CellHaloInit at level 2, CPU:0.000, REAL:0.001, MEM:3071.3M
[05/01 23:50:12    409s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:3071.3M
[05/01 23:50:12    409s] Starting refinePlace ...
[05/01 23:50:12    409s] 
[05/01 23:50:12    409s] Running Spiral MT with 12 threads  fetchWidth=529 
[05/01 23:50:13    409s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/01 23:50:13    409s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=3071.3MB) @(0:06:49 - 0:06:50).
[05/01 23:50:13    409s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[05/01 23:50:13    409s] 	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3071.3MB
[05/01 23:50:13    409s] Statistics of distance of Instance movement in refine placement:
[05/01 23:50:13    409s]   maximum (X+Y) =         0.00 um
[05/01 23:50:13    409s]   mean    (X+Y) =         0.00 um
[05/01 23:50:13    409s] Total instances moved : 0
[05/01 23:50:13    409s] Summary Report:
[05/01 23:50:13    409s] Instances move: 0 (out of 6638 movable)
[05/01 23:50:13    409s] Instances flipped: 0
[05/01 23:50:13    409s] Mean displacement: 0.00 um
[05/01 23:50:13    409s] Max displacement: 0.00 um 
[05/01 23:50:13    409s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.210, REAL:0.132, MEM:3071.3M
[05/01 23:50:13    409s] Total net bbox length = 6.886e+04 (4.186e+04 2.700e+04) (ext = 7.431e+03)
[05/01 23:50:13    409s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3071.3MB
[05/01 23:50:13    409s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=3071.3MB) @(0:06:49 - 0:06:50).
[05/01 23:50:13    409s] *** Finished place_detail (0:06:50 mem=3071.3M) ***
[05/01 23:50:13    409s] OPERPROF: Finished RefinePlace at level 1, CPU:0.250, REAL:0.178, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.010, REAL:0.003, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:3071.3M
[05/01 23:50:13    409s] *** maximum move = 0.00 um ***
[05/01 23:50:13    409s] *** Finished re-routing un-routed nets (3071.3M) ***
[05/01 23:50:13    409s] OPERPROF: Starting DPlace-Init at level 1, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:       Starting SiteArr/FP-Blockage at level 4, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:       Finished SiteArr/FP-Blockage at level 4, CPU:0.000, REAL:0.000, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.010, REAL:0.004, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.012, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:       Starting CMU at level 4, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.001, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.060, REAL:0.056, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.060, REAL:0.056, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:   Starting PlacementInitFenceForDPlace at level 2, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:     Starting SiteArrayInitFenceEdgeBit at level 3, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:     Finished SiteArrayInitFenceEdgeBit at level 3, CPU:0.000, REAL:0.000, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:     Starting SiteArrayInitObstEdgeBit at level 3, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:     Finished SiteArrayInitObstEdgeBit at level 3, CPU:0.010, REAL:0.013, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:   Finished PlacementInitFenceForDPlace at level 2, CPU:0.020, REAL:0.016, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:3071.3M
[05/01 23:50:13    409s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.095, MEM:3071.3M
[05/01 23:50:13    409s] 
[05/01 23:50:13    409s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=3071.3M) ***
[05/01 23:50:13    409s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2764.2M
[05/01 23:50:13    409s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:2764.2M
[05/01 23:50:13    409s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2764.2M
[05/01 23:50:13    409s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2764.2M
[05/01 23:50:13    409s] *** Finished Area Reclaim Optimization (cpu=0:00:15, real=0:00:05, mem=2306.28M, totSessionCpu=0:06:50).
[05/01 23:50:13    410s] 
[05/01 23:50:13    410s] Active setup views:
[05/01 23:50:13    410s]  PVT_0P63V_100C.setup_view
[05/01 23:50:13    410s]   Dominating endpoints: 0
[05/01 23:50:13    410s]   Dominating TNS: -0.000
[05/01 23:50:13    410s] 
[05/01 23:50:13    410s] Extraction called for design 'clb_tile' of instances=11720 and nets=6938 using extraction engine 'pre_route' .
[05/01 23:50:13    410s] pre_route RC Extraction called for design clb_tile.
[05/01 23:50:13    410s] RC Extraction called in multi-corner(2) mode.
[05/01 23:50:13    410s] RCMode: PreRoute
[05/01 23:50:13    410s]       RC Corner Indexes            0       1   
[05/01 23:50:13    410s] Capacitance Scaling Factor   : 1.00000 1.00000 
[05/01 23:50:13    410s] Resistance Scaling Factor    : 1.00000 1.00000 
[05/01 23:50:13    410s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[05/01 23:50:13    410s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[05/01 23:50:13    410s] Shrink Factor                : 1.00000
[05/01 23:50:13    410s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[05/01 23:50:13    410s] Using Quantus QRC technology file ...
[05/01 23:50:13    410s] Initializing multi-corner resistance tables ...
[05/01 23:50:13    410s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2155.219M)
[05/01 23:50:13    410s] Skewing Data Summary (End_of_FINAL)
[05/01 23:50:14    411s] --------------------------------------------------
[05/01 23:50:14    411s]  Total skewed count:0
[05/01 23:50:14    411s] --------------------------------------------------
[05/01 23:50:14    411s] [PSP]    Started earlyGlobalRoute kernel
[05/01 23:50:14    411s] [PSP]    Initial Peak syMemory usage = 2251.8 MB
[05/01 23:50:14    411s] (I)       Reading DB...
[05/01 23:50:14    411s] (I)       Read data from FE... (mem=2251.8M)
[05/01 23:50:14    411s] (I)       Read nodes and places... (mem=2251.8M)
[05/01 23:50:14    411s] (I)       Done Read nodes and places (cpu=0.020s, mem=2251.8M)
[05/01 23:50:14    411s] (I)       Read nets... (mem=2251.8M)
[05/01 23:50:14    411s] (I)       Done Read nets (cpu=0.020s, mem=2251.8M)
[05/01 23:50:14    411s] (I)       Done Read data from FE (cpu=0.040s, mem=2251.8M)
[05/01 23:50:14    411s] (I)       before initializing RouteDB syMemory usage = 2251.8 MB
[05/01 23:50:14    411s] (I)       congestionReportName   : 
[05/01 23:50:14    411s] (I)       layerRangeFor2DCongestion : 
[05/01 23:50:14    411s] (I)       buildTerm2TermWires    : 0
[05/01 23:50:14    411s] (I)       doTrackAssignment      : 1
[05/01 23:50:14    411s] (I)       dumpBookshelfFiles     : 0
[05/01 23:50:14    411s] (I)       numThreads             : 12
[05/01 23:50:14    411s] (I)       bufferingAwareRouting  : false
[05/01 23:50:14    411s] (I)       honorPin               : false
[05/01 23:50:14    411s] (I)       honorPinGuide          : true
[05/01 23:50:14    411s] (I)       honorPartition         : false
[05/01 23:50:14    411s] (I)       honorPartitionAllowFeedthru: false
[05/01 23:50:14    411s] [NR-eGR] honorMsvRouteConstraint: false
[05/01 23:50:14    411s] (I)       allowPartitionCrossover: false
[05/01 23:50:14    411s] (I)       honorSingleEntry       : true
[05/01 23:50:14    411s] (I)       honorSingleEntryStrong : true
[05/01 23:50:14    411s] (I)       handleViaSpacingRule   : false
[05/01 23:50:14    411s] (I)       handleEolSpacingRule   : false
[05/01 23:50:14    411s] (I)       PDConstraint           : none
[05/01 23:50:14    411s] (I)       expBetterNDRHandling   : false
[05/01 23:50:14    411s] (I)       routingEffortLevel     : 3
[05/01 23:50:14    411s] (I)       [05/01 23:50:14    411s] [NR-eGR] honorClockSpecNDR      : 0
effortLevel            : standard
[05/01 23:50:14    411s] (I)       [05/01 23:50:14    411s] [NR-eGR] minRouteLayer          : 2
[05/01 23:50:14    411s] [NR-eGR] maxRouteLayer          : 7
relaxedTopLayerCeiling : 127
[05/01 23:50:14    411s] (I)       relaxedBottomLayerFloor: 2
[05/01 23:50:14    411s] (I)       numRowsPerGCell        : 1
[05/01 23:50:14    411s] (I)       speedUpLargeDesign     : 0
[05/01 23:50:14    411s] (I)       multiThreadingTA       : 1
[05/01 23:50:14    411s] (I)       optimizationMode       : false
[05/01 23:50:14    411s] (I)       routeSecondPG          : false
[05/01 23:50:14    411s] (I)       scenicRatioForLayerRelax: 0.00
[05/01 23:50:14    411s] (I)       detourLimitForLayerRelax: 0.00
[05/01 23:50:14    411s] (I)       punchThroughDistance   : 500.00
[05/01 23:50:14    411s] (I)       scenicBound            : 1.15
[05/01 23:50:14    411s] (I)       maxScenicToAvoidBlk    : 100.00
[05/01 23:50:14    411s] (I)       source-to-sink ratio   : 0.00
[05/01 23:50:14    411s] (I)       targetCongestionRatioH : 1.00
[05/01 23:50:14    411s] (I)       targetCongestionRatioV : 1.00
[05/01 23:50:14    411s] (I)       layerCongestionRatio   : 0.70
[05/01 23:50:14    411s] (I)       m1CongestionRatio      : 0.10
[05/01 23:50:14    411s] (I)       m2m3CongestionRatio    : 0.70
[05/01 23:50:14    411s] (I)       localRouteEffort       : 1.00
[05/01 23:50:14    411s] (I)       numSitesBlockedByOneVia: 8.00
[05/01 23:50:14    411s] (I)       supplyScaleFactorH     : 1.00
[05/01 23:50:14    411s] (I)       supplyScaleFactorV     : 1.00
[05/01 23:50:14    411s] (I)       highlight3DOverflowFactor: 0.00
[05/01 23:50:14    411s] (I)       routeVias              : 
[05/01 23:50:14    411s] (I)       readTROption           : true
[05/01 23:50:14    411s] (I)       extraSpacingFactor     : 1.00
[05/01 23:50:14    411s] (I)       routeSelectedNetsOnly  : false
[05/01 23:50:14    411s] (I)       clkNetUseMaxDemand     : false
[05/01 23:50:14    411s] (I)       [05/01 23:50:14    411s] [NR-eGR] numTracksPerClockWire  : 0
extraDemandForClocks   : 0
[05/01 23:50:14    411s] (I)       steinerRemoveLayers    : false
[05/01 23:50:14    411s] (I)       demoteLayerScenicScale : 1.00
[05/01 23:50:14    411s] (I)       nonpreferLayerCostScale : 100.00
[05/01 23:50:14    411s] (I)       similarTopologyRoutingFast : false
[05/01 23:50:14    411s] (I)       spanningTreeRefinement : false
[05/01 23:50:14    411s] (I)       spanningTreeRefinementAlpha : -1.00
[05/01 23:50:14    411s] (I)       starting read tracks
[05/01 23:50:14    411s] (I)       build grid graph
[05/01 23:50:14    411s] (I)       build grid graph start
[05/01 23:50:14    411s] (I)       build grid graph end
[05/01 23:50:14    411s] (I)       [05/01 23:50:14    411s] [NR-eGR] M1 has no routable track
[05/01 23:50:14    411s] [NR-eGR] M2 has non-uniform track structures
[05/01 23:50:14    411s] [NR-eGR] M3 has single uniform track structure
[05/01 23:50:14    411s] [NR-eGR] M4 has single uniform track structure
[05/01 23:50:14    411s] [NR-eGR] M5 has single uniform track structure
[05/01 23:50:14    411s] [NR-eGR] M6 has single uniform track structure
[05/01 23:50:14    411s] [NR-eGR] M7 has single uniform track structure
merge level 0
[05/01 23:50:14    411s] (I)       numViaLayers=10
[05/01 23:50:14    411s] (I)       Reading via VIA12 for layer: 0 
[05/01 23:50:14    411s] (I)       Reading via VIA23 for layer: 1 
[05/01 23:50:14    411s] (I)       Reading via VIA34 for layer: 2 
[05/01 23:50:14    411s] (I)       Reading via VIA45 for layer: 3 
[05/01 23:50:14    411s] (I)       Reading via VIA56 for layer: 4 
[05/01 23:50:14    411s] (I)       Reading via VIA67 for layer: 5 
[05/01 23:50:14    411s] (I)       Reading via VIA78 for layer: 6 
[05/01 23:50:14    411s] (I)       Reading via VIA89 for layer: 7 
[05/01 23:50:14    411s] (I)       Reading via VIA9Pad for layer: 8 
[05/01 23:50:14    411s] (I)       end build via table
[05/01 23:50:14    411s] [NR-eGR] Read 19663 PG shapes in 0.010 seconds
[05/01 23:50:14    411s] 
[05/01 23:50:14    411s] [NR-eGR] numRoutingBlks=0 numInstBlks=1949 numPGBlocks=19663 numBumpBlks=0 numBoundaryFakeBlks=0
[05/01 23:50:14    411s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[05/01 23:50:14    411s] (I)       readDataFromPlaceDB
[05/01 23:50:14    411s] (I)       Read net information..
[05/01 23:50:14    411s] (I)       Read testcase time = 0.010 seconds
[05/01 23:50:14    411s] 
[05/01 23:50:14    411s] (I)       read default dcut vias
[05/01 23:50:14    411s] (I)       Reading via VIA12 for layer: 0 
[05/01 23:50:14    411s] [NR-eGR] Read numTotalNets=6713  numIgnoredNets=0
[05/01 23:50:14    411s] (I)       Reading via VIA23 for layer: 1 
[05/01 23:50:14    411s] (I)       Reading via VIA34 for layer: 2 
[05/01 23:50:14    411s] (I)       Reading via VIA45 for layer: 3 
[05/01 23:50:14    411s] (I)       Reading via VIA56 for layer: 4 
[05/01 23:50:14    411s] (I)       Reading via VIA67 for layer: 5 
[05/01 23:50:14    411s] (I)       Reading via VIA78 for layer: 6 
[05/01 23:50:14    411s] (I)       Reading via VIA89 for layer: 7 
[05/01 23:50:14    411s] (I)       Reading via VIA9Pad for layer: 8 
[05/01 23:50:14    411s] (I)       early_global_route_priority property id does not exist.
[05/01 23:50:14    411s] (I)       build grid graph start
[05/01 23:50:14    411s] (I)       build grid graph end
[05/01 23:50:14    411s] (I)       Model blockage into capacity
[05/01 23:50:14    411s] (I)       Read numBlocks=%  numPreroutedWires=%  numCapScreens=%
[05/01 23:50:14    411s] (I)       Modeling time = 0.100 seconds
[05/01 23:50:14    411s] 
[05/01 23:50:14    411s] (I)       Number of ignored nets = 0
[05/01 23:50:14    411s] (I)       Number of fixed nets = 0.  Ignored: Yes
[05/01 23:50:14    411s] (I)       Number of clock nets = 53.  Ignored: No
[05/01 23:50:14    411s] (I)       Number of analog nets = 0.  Ignored: Yes
[05/01 23:50:14    411s] (I)       Number of special nets = 0.  Ignored: Yes
[05/01 23:50:14    411s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[05/01 23:50:14    411s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[05/01 23:50:14    411s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[05/01 23:50:14    411s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[05/01 23:50:14    411s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[05/01 23:50:14    411s] [NR-eGR] There are 53 clock nets ( 0 with NDR ).
[05/01 23:50:14    411s] (I)       Before initializing earlyGlobalRoute syMemory usage = 2251.8 MB
[05/01 23:50:14    411s] (I)       Ndr track 0 does not exist
[05/01 23:50:14    411s] (I)       Layer1  viaCost=100.00
[05/01 23:50:14    411s] (I)       Layer2  viaCost=100.00
[05/01 23:50:14    411s] (I)       Layer3  viaCost=100.00
[05/01 23:50:14    411s] (I)       Layer4  viaCost=100.00
[05/01 23:50:14    411s] (I)       Layer5  viaCost=100.00
[05/01 23:50:14    411s] (I)       Layer6  viaCost=100.00
[05/01 23:50:14    411s] (I)       ---------------------Grid Graph Info--------------------
[05/01 23:50:14    411s] (I)       Routing area        : (0, 0) - (1999872, 1999872)
[05/01 23:50:14    411s] (I)       Core area           : (0, 0) - (1999872, 1999872)
[05/01 23:50:14    411s] (I)       Site width          :   864  (dbu)
[05/01 23:50:14    411s] (I)       Row height          :  4320  (dbu)
[05/01 23:50:14    411s] (I)       GCell width         :  4320  (dbu)
[05/01 23:50:14    411s] (I)       GCell height        :  4320  (dbu)
[05/01 23:50:14    411s] (I)       Grid                :   463   463     7
[05/01 23:50:14    411s] (I)       Layer numbers       :     1     2     3     4     5     6     7
[05/01 23:50:14    411s] (I)       Vertical capacity   :     0     0  4320     0  4320     0  4320
[05/01 23:50:14    411s] (I)       Horizontal capacity :     0  4320     0  4320     0  4320     0
[05/01 23:50:14    411s] (I)       Default wire width  :   288   288   288   384   384   512   512
[05/01 23:50:14    411s] (I)       Default wire space  :   288   288   288   384   384   512   512
[05/01 23:50:14    411s] (I)       Default wire pitch  :   576   576   576   768   768  1024  1024
[05/01 23:50:14    411s] (I)       Default pitch size  :   576   576   576   768   864  1152  1152
[05/01 23:50:14    411s] (I)       First track coord   :     0  4320   576   816   864   576   576
[05/01 23:50:14    411s] (I)       Num tracks per GCell:  7.50  7.50  7.50  5.62  5.00  3.75  3.75
[05/01 23:50:14    411s] (I)       Total num of tracks :     0  3234  3471  2603  2314  1736  1736
[05/01 23:50:14    411s] (I)       Num of masks        :     1     1     1     1     1     1     1
[05/01 23:50:14    411s] (I)       Num of trim masks   :     0     0     0     0     0     0     0
[05/01 23:50:14    411s] (I)       --------------------------------------------------------
[05/01 23:50:14    411s] 
[05/01 23:50:14    411s] (I)       id=0  isDef=1  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[05/01 23:50:14    411s] (I)       Pitch:  L1=576  L2=576  L3=576  L4=768[05/01 23:50:14    411s] [NR-eGR] ============ Routing rule table ============
[05/01 23:50:14    411s] [NR-eGR] Rule id: 0  Nets: 6713 
  L5=864  L6=1152  L7=1152
[05/01 23:50:14    411s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/01 23:50:14    411s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1
[05/01 23:50:14    411s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[05/01 23:50:14    411s] [NR-eGR] ========================================
[05/01 23:50:14    411s] [NR-eGR] 
[05/01 23:50:14    411s] (I)       blocked tracks on layer2 : = 27795 / 1497342 (1.86%)
[05/01 23:50:14    411s] (I)       blocked tracks on layer3 : = 77784 / 1607073 (4.84%)
[05/01 23:50:14    411s] (I)       blocked tracks on layer4 : = 60190 / 1205189 (4.99%)
[05/01 23:50:14    411s] (I)       blocked tracks on layer5 : = 60190 / 1071382 (5.62%)
[05/01 23:50:14    411s] (I)       blocked tracks on layer6 : = 38892 / 803768 (4.84%)
[05/01 23:50:14    411s] (I)       blocked tracks on layer7 : = 38892 / 803768 (4.84%)
[05/01 23:50:14    411s] (I)       After initializing earlyGlobalRoute syMemory usage = 2265.3 MB
[05/01 23:50:14    411s] (I)       Loading and dumping file time : 0.18 seconds
[05/01 23:50:14    411s] (I)       ============= Initialization =============
[05/01 23:50:14    411s] (I)       totalPins=21026  totalGlobalPin=20817 (99.01%)
[05/01 23:50:14    411s] (I)       total 2D Cap : 1529752 = (764876 H, 764876 V)
[05/01 23:50:14    411s] (I)       ============  Phase 1a Route ============
[05/01 23:50:14    411s] [NR-eGR] Layer group 1: route 4 net(s) in layer range [6, 7]
[05/01 23:50:14    411s] (I)       Phase 1a runs 0.00 seconds
[05/01 23:50:14    411s] (I)       Usage: 608 = (474 H, 134 V) = (0.06% H, 0.02% V) = (5.119e+02um H, 1.447e+02um V)
[05/01 23:50:14    411s] (I)       
[05/01 23:50:14    411s] (I)       ============  Phase 1b Route ============
[05/01 23:50:14    411s] (I)       Usage: 608 = (474 H, 134 V) = (0.06% H, 0.02% V) = (5.119e+02um H, 1.447e+02um V)
[05/01 23:50:14    411s] (I)       
[05/01 23:50:14    411s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.566400e+02um
[05/01 23:50:14    411s] (I)       ============  Phase 1c Route ============
[05/01 23:50:14    411s] (I)       Usage: 608 = (474 H, 134 V) = (0.06% H, 0.02% V) = (5.119e+02um H, 1.447e+02um V)
[05/01 23:50:14    411s] (I)       
[05/01 23:50:14    411s] (I)       ============  Phase 1d Route ============
[05/01 23:50:14    411s] (I)       Usage: 608 = (474 H, 134 V) = (0.06% H, 0.02% V) = (5.119e+02um H, 1.447e+02um V)
[05/01 23:50:14    411s] (I)       
[05/01 23:50:14    411s] (I)       ============  Phase 1e Route ============
[05/01 23:50:14    411s] (I)       Phase 1e runs 0.00 seconds
[05/01 23:50:14    411s] (I)       Usage: 608 = (474 H, 134 V) = (0.06% H, 0.02% V) = (5.119e+02um H, 1.447e+02um V)
[05/01 23:50:14    411s] (I)       
[05/01 23:50:14    411s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.566400e+02um
[05/01 23:50:14    411s] [NR-eGR] 
[05/01 23:50:14    411s] (I)       Phase 1l runs 0.00 seconds
[05/01 23:50:14    411s] (I)       total 2D Cap : 3685943 = (1909875 H, 1776068 V)
[05/01 23:50:14    411s] (I)       ============  Phase 1a Route ============
[05/01 23:50:14    411s] [NR-eGR] Layer group 2: route 17 net(s) in layer range [4, 7]
[05/01 23:50:14    411s] (I)       Phase 1a runs 0.00 seconds
[05/01 23:50:14    411s] (I)       Usage: 3189 = (2014 H, 1175 V) = (0.11% H, 0.07% V) = (2.175e+03um H, 1.269e+03um V)
[05/01 23:50:14    411s] (I)       
[05/01 23:50:14    411s] (I)       ============  Phase 1b Route ============
[05/01 23:50:14    411s] (I)       Usage: 3189 = (2014 H, 1175 V) = (0.11% H, 0.07% V) = (2.175e+03um H, 1.269e+03um V)
[05/01 23:50:14    411s] (I)       
[05/01 23:50:14    411s] (I)       earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.787480e+03um
[05/01 23:50:14    411s] (I)       ============  Phase 1c Route ============
[05/01 23:50:14    411s] (I)       Usage: 3189 = (2014 H, 1175 V) = (0.11% H, 0.07% V) = (2.175e+03um H, 1.269e+03um V)
[05/01 23:50:14    411s] (I)       
[05/01 23:50:14    411s] (I)       ============  Phase 1d Route ============
[05/01 23:50:14    411s] (I)       Usage: 3189 = (2014 H, 1175 V) = (0.11% H, 0.07% V) = (2.175e+03um H, 1.269e+03um V)
[05/01 23:50:14    411s] (I)       
[05/01 23:50:14    411s] (I)       ============  Phase 1e Route ============
[05/01 23:50:14    411s] (I)       Phase 1e runs 0.00 seconds
[05/01 23:50:14    411s] (I)       Usage: 3189 = (2014 H, 1175 V) = (0.11% H, 0.07% V) = (2.175e+03um H, 1.269e+03um V)
[05/01 23:50:14    411s] (I)       
[05/01 23:50:14    411s] [NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.787480e+03um
[05/01 23:50:14    411s] [NR-eGR] 
[05/01 23:50:14    411s] (I)       Phase 1l runs 0.01 seconds
[05/01 23:50:14    411s] (I)       total 2D Cap : 6684840 = (3379483 H, 3305357 V)
[05/01 23:50:14    411s] (I)       ============  Phase 1a Route ============
[05/01 23:50:14    411s] [NR-eGR] Layer group 3: route 6692 net(s) in layer range [2, 7]
[05/01 23:50:14    411s] (I)       Phase 1a runs 0.02 seconds
[05/01 23:50:14    411s] (I)       blkAvoiding Routing :  time=0.01  numBlkSegs=0
[05/01 23:50:14    411s] (I)       Usage: 75931 = (43841 H, 32090 V) = (1.30% H, 0.97% V) = (4.735e+04um H, 3.466e+04um V)
[05/01 23:50:14    411s] (I)       
[05/01 23:50:14    411s] (I)       ============  Phase 1b Route ============
[05/01 23:50:14    411s] (I)       Phase 1b runs 0.00 seconds
[05/01 23:50:14    411s] (I)       Usage: 75950 = (43856 H, 32094 V) = (1.30% H, 0.97% V) = (4.736e+04um H, 3.466e+04um V)
[05/01 23:50:14    411s] (I)       
[05/01 23:50:14    411s] (I)       earlyGlobalRoute overflow of layer group 3: 0.01% H + 0.01% V. EstWL: 7.858188e+04um
[05/01 23:50:14    411s] (I)       ============  Phase 1c Route ============
[05/01 23:50:14    411s] (I)       Level2 Grid: 93 x 93
[05/01 23:50:14    411s] (I)       Phase 1c runs 0.01 seconds
[05/01 23:50:14    411s] (I)       Usage: 75950 = (43856 H, 32094 V) = (1.30% H, 0.97% V) = (4.736e+04um H, 3.466e+04um V)
[05/01 23:50:14    411s] (I)       
[05/01 23:50:14    411s] (I)       ============  Phase 1d Route ============
[05/01 23:50:14    411s] (I)       Phase 1d runs 0.02 seconds
[05/01 23:50:14    411s] (I)       Usage: 75963 = (43861 H, 32102 V) = (1.30% H, 0.97% V) = (4.737e+04um H, 3.467e+04um V)
[05/01 23:50:14    411s] (I)       
[05/01 23:50:14    411s] (I)       ============  Phase 1e Route ============
[05/01 23:50:14    411s] (I)       Phase 1e runs 0.00 seconds
[05/01 23:50:14    411s] (I)       Usage: 75963 = (43861 H, 32102 V) = (1.30% H, 0.97% V) = (4.737e+04um H, 3.467e+04um V)
[05/01 23:50:14    411s] (I)       
[05/01 23:50:14    411s] [NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.859592e+04um
[05/01 23:50:14    411s] [NR-eGR] 
[05/01 23:50:14    411s] (I)       Phase 1l runs 0.02 seconds
[05/01 23:50:14    411s] (I)       ============  Phase 1l Route ============
[05/01 23:50:14    411s] (I)       
[05/01 23:50:14    411s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[05/01 23:50:14    411s] [NR-eGR]                        OverCon           OverCon            
[05/01 23:50:14    411s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[05/01 23:50:14    411s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[05/01 23:50:14    411s] [NR-eGR] ---------------------------------------------------------------
[05/01 23:50:14    411s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:50:15    411s] [NR-eGR]      M2  (2)         6( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:50:15    411s] [NR-eGR]      M3  (3)        54( 0.03%)         1( 0.00%)   ( 0.03%) 
[05/01 23:50:15    411s] [NR-eGR]      M4  (4)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:50:15    411s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:50:15    411s] [NR-eGR]      M6  (6)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:50:15    411s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[05/01 23:50:15    411s] [NR-eGR] ---------------------------------------------------------------
[05/01 23:50:15    411s] [NR-eGR] Total               64( 0.01%)         1( 0.00%)   ( 0.01%) 
[05/01 23:50:15    411s] [NR-eGR] 
[05/01 23:50:15    411s] (I)       Total Global Routing Runtime: 0.25 seconds
[05/01 23:50:15    411s] (I)       total 2D Cap : 6687746 = (3382384 H, 3305362 V)
[05/01 23:50:15    411s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[05/01 23:50:15    411s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[05/01 23:50:15    411s] [NR-eGR] End Peak syMemory usage = 2268.6 MB
[05/01 23:50:15    411s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.50 seconds
[05/01 23:50:15    411s] [hotspot] +------------+---------------+---------------+
[05/01 23:50:15    411s] [hotspot] |            |   max hotspot | total hotspot |
[05/01 23:50:15    411s] [hotspot] +------------+---------------+---------------+
[05/01 23:50:15    411s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[05/01 23:50:15    411s] [hotspot] | normalized |          0.00 |          0.00 |
[05/01 23:50:15    411s] [hotspot] +------------+---------------+---------------+
[05/01 23:50:15    411s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[05/01 23:50:16    411s] #################################################################################
[05/01 23:50:16    411s] # Design Stage: PreRoute
[05/01 23:50:16    411s] # Design Name: clb_tile
[05/01 23:50:16    411s] # Design Mode: 7nm
[05/01 23:50:16    411s] # Analysis Mode: MMMC OCV 
[05/01 23:50:16    411s] # Parasitics Mode: No SPEF/RCDB
[05/01 23:50:16    411s] # Signoff Settings: SI Off 
[05/01 23:50:16    411s] #################################################################################
[05/01 23:50:16    412s] Topological Sorting (REAL = 0:00:00.0, MEM = 2256.6M, InitMEM = 2256.6M)
[05/01 23:50:16    412s] Calculate early delays in OCV mode...
[05/01 23:50:16    412s] Calculate late delays in OCV mode...
[05/01 23:50:16    412s] Start delay calculation (fullDC) (12 T). (MEM=2256.61)
[05/01 23:50:16    412s] End AAE Lib Interpolated Model. (MEM=2280.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[05/01 23:50:16    415s] Total number of fetched objects 6754
[05/01 23:50:16    415s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[05/01 23:50:16    415s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[05/01 23:50:16    415s] End delay calculation. (MEM=2767.37 CPU=0:00:02.1 REAL=0:00:00.0)
[05/01 23:50:16    415s] End delay calculation (fullDC). (MEM=2767.37 CPU=0:00:02.9 REAL=0:00:00.0)
[05/01 23:50:16    415s] *** CDM Built up (cpu=0:00:03.3  real=0:00:01.0  mem= 2767.4M) ***
[05/01 23:50:16    416s] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:01.0 totSessionCpu=0:06:56 mem=2230.1M)
[05/01 23:50:16    416s] Reported timing to dir ./timingReports
[05/01 23:50:16    416s] **opt_design ... cpu = 0:03:34, real = 0:01:43, mem = 1594.9M, totSessionCpu=0:06:56 **
[05/01 23:50:16    416s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2230.1M
[05/01 23:50:16    416s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2230.1M
[05/01 23:50:16    416s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2230.1M
[05/01 23:50:16    416s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2230.1M
[05/01 23:50:16    416s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2230.1M
[05/01 23:50:16    416s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2230.1M
[05/01 23:50:16    416s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2230.1M
[05/01 23:50:16    416s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:2230.1M
[05/01 23:50:16    416s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2230.1M
[05/01 23:50:16    416s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.010, REAL:0.003, MEM:2230.1M
[05/01 23:50:16    416s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2230.1M
[05/01 23:50:17    416s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.010, REAL:0.012, MEM:2230.1M
[05/01 23:50:17    416s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.050, REAL:0.058, MEM:2230.1M
[05/01 23:50:17    416s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.050, REAL:0.058, MEM:2230.1M
[05/01 23:50:17    416s] OPERPROF: Starting PlacementInitFenceForDPlace at level 1, MEM:2230.1M
[05/01 23:50:17    416s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2230.1M
[05/01 23:50:17    416s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2230.1M
[05/01 23:50:17    416s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2230.1M
[05/01 23:50:17    416s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.020, REAL:0.013, MEM:2230.1M
[05/01 23:50:17    416s] OPERPROF: Finished PlacementInitFenceForDPlace at level 1, CPU:0.020, REAL:0.016, MEM:2230.1M
[05/01 23:50:17    416s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2230.1M
[05/01 23:50:17    416s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.000, REAL:0.003, MEM:2230.1M
[05/01 23:50:17    416s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2230.1M
[05/01 23:50:17    416s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2230.1M
[05/01 23:50:17    416s] 2020/05/01 23:50:17 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:17    416s] 2020/05/01 23:50:17 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:17    416s] 2020/05/01 23:50:17 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:17    416s] 2020/05/01 23:50:17 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:17    416s] 2020/05/01 23:50:17 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:17    416s] 2020/05/01 23:50:17 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:17    416s] 2020/05/01 23:50:17 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:17    416s] 2020/05/01 23:50:17 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:17    416s] 2020/05/01 23:50:17 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:17    416s] 2020/05/01 23:50:17 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:17    416s] 2020/05/01 23:50:17 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:17    416s] 2020/05/01 23:50:17 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:18    416s] 2020/05/01 23:50:18 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:18    416s] 2020/05/01 23:50:18 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:18    416s] 2020/05/01 23:50:18 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:18    416s] 2020/05/01 23:50:18 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:18    417s] 
[05/01 23:50:18    417s] ------------------------------------------------------------
[05/01 23:50:18    417s]      opt_design Final Summary                             
[05/01 23:50:18    417s] ------------------------------------------------------------
[05/01 23:50:18    417s] 
[05/01 23:50:18    417s] Setup views included:
[05/01 23:50:18    417s]  PVT_0P63V_100C.setup_view 
[05/01 23:50:18    417s] 
[05/01 23:50:18    417s] +--------------------+---------+---------+---------+---------+
[05/01 23:50:18    417s] |     Setup mode     |   all   | reg2reg |reg2cgate| default |
[05/01 23:50:18    417s] +--------------------+---------+---------+---------+---------+
[05/01 23:50:18    417s] |           WNS (ns):|  0.000  |  0.000  |  0.729  |  0.001  |
[05/01 23:50:18    417s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
[05/01 23:50:18    417s] |    Violating Paths:|    0    |    0    |    0    |    0    |
[05/01 23:50:18    417s] |          All Paths:|  1892   |  1850   |   30    |   52    |
[05/01 23:50:18    417s] +--------------------+---------+---------+---------+---------+
[05/01 23:50:18    417s] 
[05/01 23:50:18    417s] +----------------+-------------------------------+------------------+
[05/01 23:50:18    417s] |                |              Real             |       Total      |
[05/01 23:50:18    417s] |    DRVs        +------------------+------------+------------------|
[05/01 23:50:18    417s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[05/01 23:50:18    417s] +----------------+------------------+------------+------------------+
[05/01 23:50:18    417s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[05/01 23:50:18    417s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[05/01 23:50:18    417s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[05/01 23:50:18    417s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[05/01 23:50:18    417s] +----------------+------------------+------------+------------------+
[05/01 23:50:18    417s] 
[05/01 23:50:18    417s] Density: 6.071%
[05/01 23:50:18    417s] Routing Overflow: 0.00% H and 0.00% V
[05/01 23:50:18    417s] ------------------------------------------------------------
[05/01 23:50:18    417s] **opt_design ... cpu = 0:03:35, real = 0:01:45, mem = 1603.4M, totSessionCpu=0:06:57 **
[05/01 23:50:18    417s] Deleting Cell Server ...
[05/01 23:50:18    417s] Deleting Lib Analyzer.
[05/01 23:50:18    417s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[05/01 23:50:18    417s] Type 'man IMPOPT-3195' for more detail.
[05/01 23:50:18    417s] *** Finished opt_design ***
[05/01 23:50:18    417s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/01 23:50:18    417s] UM:                                       0.000 ns          0.000 ns  final
[05/01 23:50:18    417s] OPERPROF: Starting PlacementCheckFixedInst at level 1, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF: Finished PlacementCheckFixedInst at level 1, CPU:0.000, REAL:0.001, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF: Starting SiteArrayInit at level 1, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF:   Starting spIGRtCostMap_init at level 2, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF:   Finished spIGRtCostMap_init at level 2, CPU:0.000, REAL:0.000, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF:   Starting SiteArrayMainInit_V17 at level 2, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF:     Starting SiteArr/FP-Blockage at level 3, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF:     Finished SiteArr/FP-Blockage at level 3, CPU:0.000, REAL:0.000, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF:     Starting SiteArrayInitPartitionBorders at level 3, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF:     Finished SiteArrayInitPartitionBorders at level 3, CPU:0.000, REAL:0.001, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF:     Starting InitBlockedSiteAsBlockedInst at level 3, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF:     Finished InitBlockedSiteAsBlockedInst at level 3, CPU:0.010, REAL:0.003, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF:     Starting SiteArrayMarkPreplaceInsts at level 3, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF:     Finished SiteArrayMarkPreplaceInsts at level 3, CPU:0.000, REAL:0.000, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF:   Finished SiteArrayMainInit_V17 at level 2, CPU:0.030, REAL:0.031, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF: Finished SiteArrayInit at level 1, CPU:0.030, REAL:0.031, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF: Starting PlacementInitFence at level 1, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF:   Starting SiteArrayInitFenceEdgeBit at level 2, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF:   Finished SiteArrayInitFenceEdgeBit at level 2, CPU:0.000, REAL:0.000, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF:   Starting SiteArrayInitObstEdgeBit at level 2, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF:   Finished SiteArrayInitObstEdgeBit at level 2, CPU:0.010, REAL:0.013, MEM:2238.1M
[05/01 23:50:18    417s] 
[05/01 23:50:18    417s] OPERPROF: Finished PlacementInitFence at level 1, CPU:0.010, REAL:0.017, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF: Starting CheckPlaceCleanup at level 1, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF:   Starting PlacementCleanupFence at level 2, MEM:2238.1M
[05/01 23:50:18    417s] OPERPROF:   Finished PlacementCleanupFence at level 2, CPU:0.010, REAL:0.003, MEM:2238.1M
[05/01 23:50:19    417s] OPERPROF:   Starting spFreeFakeNetlist at level 2, MEM:2238.1M
[05/01 23:50:19    417s] OPERPROF:   Finished spFreeFakeNetlist at level 2, CPU:0.000, REAL:0.000, MEM:2238.1M
[05/01 23:50:19    417s] OPERPROF: Finished CheckPlaceCleanup at level 1, CPU:0.020, REAL:0.010, MEM:2238.1M
[05/01 23:50:19    417s]      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[05/01 23:50:19    417s] UM:        220.71            110          0.000 ns          0.000 ns  opt_design_prects
[05/01 23:50:19    417s] Reset maxLocalDensity to default value from N7/N5 setting.
[05/01 23:50:19    417s] 
[05/01 23:50:19    417s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:51 real=  0:02:02)
[05/01 23:50:19    417s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:04.3 real=0:00:03.9)
[05/01 23:50:19    417s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:31.5 real=0:00:15.6)
[05/01 23:50:19    417s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:15.0 real=0:00:05.6)
[05/01 23:50:19    417s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=  0:01:44 real=0:00:36.6)
[05/01 23:50:19    417s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:27.5 real=0:00:16.0)
[05/01 23:50:19    417s] #optDebug: fT-R <0 2 3 1 0>
[05/01 23:50:19    418s] Info: pop threads available for lower-level modules during optimization.
[05/01 23:50:19    418s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[05/01 23:50:19    418s] #optDebug: fT-D <X 1 0 0 0>
[05/01 23:50:19    418s] #optDebug: fT-D <X 1 0 0 0>
[05/01 23:50:19    418s] **place_opt_design ... cpu = 0:05:15, real = 0:02:24, mem = 2190.3M **
[05/01 23:50:19    418s] *** Finished GigaPlace ***
[05/01 23:50:19    418s] 
[05/01 23:50:19    418s] *** Summary of all messages that are not suppressed in this session:
[05/01 23:50:19    418s] Severity  ID               Count  Summary                                  
[05/01 23:50:19    418s] ERROR     IMPTS-17            11  Inconsistency detected in the capacitanc...
[05/01 23:50:19    418s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[05/01 23:50:19    418s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[05/01 23:50:19    418s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[05/01 23:50:19    418s] *** Message Summary: 5 warning(s), 11 error(s)
[05/01 23:50:19    418s] 
[05/01 23:50:19    418s] @file(par.tcl) 91: puts "write_db pre_clock_tree" 
[05/01 23:50:19    418s] write_db pre_clock_tree
[05/01 23:50:19    418s] @file(par.tcl) 92: write_db pre_clock_tree
[05/01 23:50:19    418s] #% Begin write_db save design ... (date=05/01 23:50:19, mem=1532.2M)
[05/01 23:50:19    418s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/01 23:50:19    418s] % Begin Save ccopt configuration ... (date=05/01 23:50:19, mem=1532.2M)
[05/01 23:50:19    418s] % End Save ccopt configuration ... (date=05/01 23:50:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1532.3M, current mem=1532.3M)
[05/01 23:50:19    418s] % Begin Save netlist data ... (date=05/01 23:50:19, mem=1532.3M)
[05/01 23:50:19    418s] Writing Binary DB to pre_clock_tree.tmp/clb_tile.v.bin in multi-threaded mode...
[05/01 23:50:19    418s] % End Save netlist data ... (date=05/01 23:50:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1534.5M, current mem=1534.5M)
[05/01 23:50:19    418s] Saving symbol-table file in separate thread ...
[05/01 23:50:19    418s] Saving congestion map file in separate thread ...
[05/01 23:50:19    418s] Saving congestion map file pre_clock_tree.tmp/clb_tile.route.congmap.gz ...
[05/01 23:50:19    418s] % Begin Save AAE data ... (date=05/01 23:50:19, mem=1535.0M)
[05/01 23:50:19    418s] Saving AAE Data ...
[05/01 23:50:19    418s] % End Save AAE data ... (date=05/01 23:50:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1535.1M, current mem=1535.1M)
[05/01 23:50:19    418s] 2020/05/01 23:50:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:19    418s] 2020/05/01 23:50:19 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:19    418s] 2020/05/01 23:50:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:19    418s] 2020/05/01 23:50:19 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:19    418s] % Begin Save clock tree data ... (date=05/01 23:50:19, mem=1541.9M)
[05/01 23:50:19    418s] % End Save clock tree data ... (date=05/01 23:50:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1541.9M, current mem=1541.9M)
[05/01 23:50:19    418s] Saving preference file pre_clock_tree.tmp/gui.pref.tcl ...
[05/01 23:50:19    418s] Saving mode setting ...
[05/01 23:50:19    418s] Saving root attributes to be loaded post write_db ...
[05/01 23:50:20    418s] Saving global file ...
[05/01 23:50:20    418s] Saving root attributes to be loaded previous write_db ...
[05/01 23:50:20    419s] 2020/05/01 23:50:20 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:20    419s] 2020/05/01 23:50:20 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:20    419s] Saving Drc markers ...
[05/01 23:50:20    419s] ... No Drc file written since there is no markers found.
[05/01 23:50:20    419s] % Begin Save routing data ... (date=05/01 23:50:20, mem=1542.2M)
[05/01 23:50:20    419s] Saving route file ...
[05/01 23:50:20    419s] 2020/05/01 23:50:20 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:20    419s] 2020/05/01 23:50:20 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:20    419s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2253.3M) ***
[05/01 23:50:20    419s] % End Save routing data ... (date=05/01 23:50:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1543.2M, current mem=1543.2M)
[05/01 23:50:20    419s] Saving floorplan file in separate thread ...
[05/01 23:50:20    419s] Saving PG Conn file in separate thread ...
[05/01 23:50:20    419s] Saving placement file in separate thread ...
[05/01 23:50:20    419s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/01 23:50:20    419s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2255.3M) ***
[05/01 23:50:20    419s] 2020/05/01 23:50:20 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:20    419s] 2020/05/01 23:50:20 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:20    419s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:50:20    419s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:50:20    419s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:50:20    419s] Saving property file pre_clock_tree.tmp/clb_tile.prop
[05/01 23:50:20    419s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2263.3M) ***
[05/01 23:50:20    419s] % Begin Save power constraints data ... (date=05/01 23:50:20, mem=1544.5M)
[05/01 23:50:20    419s] % End Save power constraints data ... (date=05/01 23:50:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1544.5M, current mem=1544.5M)
[05/01 23:50:20    419s] Saving rc congestion map pre_clock_tree.tmp/clb_tile.congmap.gz ...
[05/01 23:50:20    419s] 2020/05/01 23:50:20 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:20    419s] 2020/05/01 23:50:20 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:20    419s] Saving preRoute extracted patterns in file 'pre_clock_tree.tmp/clb_tile.techData.gz' ...
[05/01 23:50:20    419s] Saving preRoute extraction data in directory 'extraction' ...
[05/01 23:50:20    419s] Saving CPF database ...
[05/01 23:50:20    419s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/01 23:50:22    420s] Generated self-contained design pre_clock_tree.tmp
[05/01 23:50:22    420s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/01 23:50:22    420s] #% End write_db save design ... (date=05/01 23:50:22, total cpu=0:00:01.9, real=0:00:03.0, peak res=1544.5M, current mem=1543.5M)
[05/01 23:50:22    420s] *** Message Summary: 0 warning(s), 0 error(s)
[05/01 23:50:22    420s] 
[05/01 23:50:22    420s] @file(par.tcl) 93: puts "ln -sfn pre_clock_tree latest" 
[05/01 23:50:22    420s] ln -sfn pre_clock_tree latest
[05/01 23:50:22    420s] @file(par.tcl) 94: ln -sfn pre_clock_tree latest
[05/01 23:50:22    420s] @file(par.tcl) 95: puts "write_db pre_add_fillers" 
[05/01 23:50:22    420s] write_db pre_add_fillers
[05/01 23:50:22    420s] @file(par.tcl) 96: write_db pre_add_fillers
[05/01 23:50:22    420s] #% Begin write_db save design ... (date=05/01 23:50:22, mem=1543.5M)
[05/01 23:50:22    420s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/01 23:50:22    420s] % Begin Save ccopt configuration ... (date=05/01 23:50:22, mem=1543.5M)
[05/01 23:50:22    420s] % End Save ccopt configuration ... (date=05/01 23:50:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=1543.5M, current mem=1543.5M)
[05/01 23:50:22    420s] % Begin Save netlist data ... (date=05/01 23:50:22, mem=1543.5M)
[05/01 23:50:22    420s] Writing Binary DB to pre_add_fillers.tmp/clb_tile.v.bin in multi-threaded mode...
[05/01 23:50:22    420s] % End Save netlist data ... (date=05/01 23:50:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=1544.1M, current mem=1544.1M)
[05/01 23:50:22    420s] Saving symbol-table file in separate thread ...
[05/01 23:50:22    420s] Saving congestion map file in separate thread ...
[05/01 23:50:22    420s] Saving congestion map file pre_add_fillers.tmp/clb_tile.route.congmap.gz ...
[05/01 23:50:22    420s] % Begin Save AAE data ... (date=05/01 23:50:22, mem=1544.1M)
[05/01 23:50:22    420s] Saving AAE Data ...
[05/01 23:50:22    420s] % End Save AAE data ... (date=05/01 23:50:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1544.1M, current mem=1544.1M)
[05/01 23:50:22    420s] 2020/05/01 23:50:22 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:22    420s] 2020/05/01 23:50:22 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:22    420s] 2020/05/01 23:50:22 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:22    420s] 2020/05/01 23:50:22 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:22    420s] % Begin Save clock tree data ... (date=05/01 23:50:22, mem=1544.1M)
[05/01 23:50:22    420s] % End Save clock tree data ... (date=05/01 23:50:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1544.1M, current mem=1544.1M)
[05/01 23:50:22    420s] Saving preference file pre_add_fillers.tmp/gui.pref.tcl ...
[05/01 23:50:22    420s] Saving mode setting ...
[05/01 23:50:22    420s] Saving root attributes to be loaded post write_db ...
[05/01 23:50:23    420s] Saving global file ...
[05/01 23:50:23    420s] Saving root attributes to be loaded previous write_db ...
[05/01 23:50:23    421s] 2020/05/01 23:50:23 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:23    421s] 2020/05/01 23:50:23 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:23    421s] Saving Drc markers ...
[05/01 23:50:23    421s] ... No Drc file written since there is no markers found.
[05/01 23:50:23    421s] % Begin Save routing data ... (date=05/01 23:50:23, mem=1544.2M)
[05/01 23:50:23    421s] Saving route file ...
[05/01 23:50:23    421s] 2020/05/01 23:50:23 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:23    421s] 2020/05/01 23:50:23 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:23    421s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2272.4M) ***
[05/01 23:50:23    421s] % End Save routing data ... (date=05/01 23:50:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1545.2M, current mem=1545.2M)
[05/01 23:50:23    421s] Saving floorplan file in separate thread ...
[05/01 23:50:23    421s] Saving PG Conn file in separate thread ...
[05/01 23:50:23    421s] Saving placement file in separate thread ...
[05/01 23:50:23    421s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/01 23:50:23    421s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2280.4M) ***
[05/01 23:50:23    421s] 2020/05/01 23:50:23 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:23    421s] 2020/05/01 23:50:23 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:23    421s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:50:23    421s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:50:23    421s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:50:23    421s] Saving property file pre_add_fillers.tmp/clb_tile.prop
[05/01 23:50:23    421s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2288.4M) ***
[05/01 23:50:23    421s] % Begin Save power constraints data ... (date=05/01 23:50:23, mem=1546.7M)
[05/01 23:50:23    421s] % End Save power constraints data ... (date=05/01 23:50:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=1546.7M, current mem=1546.7M)
[05/01 23:50:23    421s] Saving rc congestion map pre_add_fillers.tmp/clb_tile.congmap.gz ...
[05/01 23:50:23    421s] 2020/05/01 23:50:23 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:23    421s] 2020/05/01 23:50:23 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:23    421s] Saving preRoute extracted patterns in file 'pre_add_fillers.tmp/clb_tile.techData.gz' ...
[05/01 23:50:23    421s] Saving preRoute extraction data in directory 'extraction' ...
[05/01 23:50:23    421s] Saving CPF database ...
[05/01 23:50:23    421s] *** End saving CPF database: cpu=0:00:00.00 real=0:00:00.00 ***
[05/01 23:50:25    421s] Generated self-contained design pre_add_fillers.tmp
[05/01 23:50:25    421s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/01 23:50:25    421s] #% End write_db save design ... (date=05/01 23:50:25, total cpu=0:00:01.9, real=0:00:03.0, peak res=1546.7M, current mem=1544.8M)
[05/01 23:50:25    421s] *** Message Summary: 0 warning(s), 0 error(s)
[05/01 23:50:25    421s] 
[05/01 23:50:25    421s] @file(par.tcl) 97: puts "ln -sfn pre_add_fillers latest" 
[05/01 23:50:25    421s] ln -sfn pre_add_fillers latest
[05/01 23:50:25    421s] @file(par.tcl) 98: ln -sfn pre_add_fillers latest
[05/01 23:50:25    421s] @file(par.tcl) 99: set_db add_fillers_cells "FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM DECAPx1_ASAP7_75t_R DECAPx1_ASAP7_75t_L DECAPx1_ASAP7_75t_SL DECAPx1_ASAP7_75t_SRAM DECAPx2_ASAP7_75t_R DECAPx2_ASAP7_75t_L DECAPx2_ASAP7_75t_SL DECAPx2_ASAP7_75t_SRAM DECAPx4_ASAP7_75t_R DECAPx4_ASAP7_75t_L DECAPx4_ASAP7_75t_SL DECAPx4_ASAP7_75t_SRAM DECAPx6_ASAP7_75t_R DECAPx6_ASAP7_75t_L DECAPx6_ASAP7_75t_SL DECAPx6_ASAP7_75t_SRAM DECAPx10_ASAP7_75t_R DECAPx10_ASAP7_75t_L DECAPx10_ASAP7_75t_SL DECAPx10_ASAP7_75t_SRAM "
[05/01 23:50:25    421s] @file(par.tcl) 100: add_fillers
[05/01 23:50:25    421s] OPERPROF: Starting DPlace-Init at level 1, MEM:2239.3M
[05/01 23:50:25    421s] #spOpts: N=7 autoPA advPA fgc alignH mergeVia=T sncAbut pinDensity cut2cut 
[05/01 23:50:25    421s] OPERPROF:   Starting FgcInit at level 2, MEM:2239.3M
[05/01 23:50:25    421s] OPERPROF:   Finished FgcInit at level 2, CPU:0.000, REAL:0.008, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:   Starting SiteArrayInit at level 2, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:     Starting spIGRtCostMap_init at level 3, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:     Finished spIGRtCostMap_init at level 3, CPU:0.000, REAL:0.000, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:     Starting SiteArrayMainInit_V17 at level 3, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:       Starting SiteArrayFPInit_V17 at level 4, MEM:2239.3M
[05/01 23:50:25    422s] Core basic site is coreSite
[05/01 23:50:25    422s] OPERPROF:         Starting Placement-Init-Site-Array-V17 at level 5, MEM:2239.3M
[05/01 23:50:25    422s] SiteArray: one-level site array dimensions = 462 x 2314
[05/01 23:50:25    422s] SiteArray: use 4,276,272 bytes
[05/01 23:50:25    422s] SiteArray: current memory after site array memory allocatiion 2239.3M
[05/01 23:50:25    422s] SiteArray: FP blocked sites are writable
[05/01 23:50:25    422s] OPERPROF:           Starting SiteArray/Init-VDDOnBottom at level 6, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:           Finished SiteArray/Init-VDDOnBottom at level 6, CPU:0.000, REAL:0.000, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:           Starting InitTechSitePattern at level 6, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:           Finished InitTechSitePattern at level 6, CPU:0.020, REAL:0.017, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:           Starting SiteArr/FP-Init-2 at level 6, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:           Finished SiteArr/FP-Init-2 at level 6, CPU:0.000, REAL:0.000, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:           Starting SiteArr/FP-Blockage at level 6, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:           Finished SiteArr/FP-Blockage at level 6, CPU:0.000, REAL:0.000, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:         Finished Placement-Init-Site-Array-V17 at level 5, CPU:0.030, REAL:0.025, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:         Starting Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:         Finished Placement-Build-Cache-Physical-Only-Inst-Cache at level 5, CPU:0.000, REAL:0.000, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:         Starting Placement-Build-Follow-Pin at level 5, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:           Starting RoutingBlockageAnalysis at level 6, MEM:2239.3M
[05/01 23:50:25    422s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[05/01 23:50:25    422s] Mark StBox On SiteArr starts
[05/01 23:50:25    422s] Mark StBox On SiteArr ends
[05/01 23:50:25    422s] OPERPROF:           Finished RoutingBlockageAnalysis at level 6, CPU:0.360, REAL:0.111, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:         Finished Placement-Build-Follow-Pin at level 5, CPU:0.360, REAL:0.112, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:         Starting SiteArary/SetupFPBlocked at level 5, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:         Finished SiteArary/SetupFPBlocked at level 5, CPU:0.000, REAL:0.002, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:       Finished SiteArrayFPInit_V17 at level 4, CPU:0.450, REAL:0.209, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:       Starting SiteArrayInitPartitionBorders at level 4, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:       Finished SiteArrayInitPartitionBorders at level 4, CPU:0.000, REAL:0.001, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:       Starting InitBlockedSiteAsBlockedInst at level 4, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:       Finished InitBlockedSiteAsBlockedInst at level 4, CPU:0.000, REAL:0.003, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:       Starting SiteArrayMarkPreplaceInsts at level 4, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:       Finished SiteArrayMarkPreplaceInsts at level 4, CPU:0.010, REAL:0.015, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:     Finished SiteArrayMainInit_V17 at level 3, CPU:0.490, REAL:0.242, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:   Finished SiteArrayInit at level 2, CPU:0.490, REAL:0.242, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2239.3M
[05/01 23:50:25    422s] [CPU] DPlace-Init (cpu=0:00:00.5, real=0:00:00.0, mem=2239.3MB).
[05/01 23:50:25    422s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.530, REAL:0.281, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF: Starting PlacementInitRegWireSearchTree at level 1, MEM:2239.3M
[05/01 23:50:25    422s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[05/01 23:50:25    422s] OPERPROF: Finished PlacementInitRegWireSearchTree at level 1, CPU:0.000, REAL:0.003, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF: Starting AddFillerWithCallMap at level 1, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:   Starting AddFillerWithCallMap-Iter-1 at level 2, MEM:2239.3M
[05/01 23:50:25    422s] OPERPROF:     Starting AddFillerWithCallMap/AddFiller at level 3, MEM:2239.3M
[05/01 23:50:32    429s] *INFO: Adding fillers to module CLKGATE_RC_CG_HIER_INST0.
[05/01 23:50:32    429s] *INFO:   Added 41963 filler insts (cell DECAPx10_ASAP7_75t_L / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_R / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SL / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell DECAPx10_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 361 filler insts (cell DECAPx6_ASAP7_75t_L / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_R / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SL / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell DECAPx6_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 461 filler insts (cell DECAPx4_ASAP7_75t_L / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_R / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SL / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell DECAPx4_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 5408 filler insts (cell DECAPx2_ASAP7_75t_L / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_R / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SL / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell DECAPx2_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 2175 filler insts (cell DECAPx1_ASAP7_75t_L / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_R / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SL / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell DECAPx1_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 6531 filler insts (cell FILLER_ASAP7_75t_L / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_R / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SL / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell FILLER_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 7558 filler insts (cell FILLERxp5_ASAP7_75t_L / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_R / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SL / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO:   Added 0 filler inst  (cell FILLERxp5_ASAP7_75t_SRAM / prefix FILLER_AO).
[05/01 23:50:32    429s] *INFO: Total 64457 filler insts added - prefix FILLER_AO (CPU: 0:00:07.0).
[05/01 23:50:32    429s] OPERPROF:     Finished AddFillerWithCallMap/AddFiller at level 3, CPU:6.480, REAL:6.476, MEM:2239.3M
[05/01 23:50:32    429s] OPERPROF:     Starting AddFillerWithCellMap/BatchGNCProcess at level 3, MEM:2239.3M
[05/01 23:50:32    429s] For 64457 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
[05/01 23:50:32    429s] OPERPROF:     Finished AddFillerWithCellMap/BatchGNCProcess at level 3, CPU:0.020, REAL:0.030, MEM:2239.3M
[05/01 23:50:32    429s] OPERPROF:   Finished AddFillerWithCallMap-Iter-1 at level 2, CPU:6.500, REAL:6.507, MEM:2239.3M
[05/01 23:50:32    429s] OPERPROF: Finished AddFillerWithCallMap at level 1, CPU:6.500, REAL:6.507, MEM:2239.3M
[05/01 23:50:32    429s] OPERPROF: Starting PlacementCleanupFence at level 1, MEM:2239.3M
[05/01 23:50:32    429s] OPERPROF: Finished PlacementCleanupFence at level 1, CPU:0.020, REAL:0.005, MEM:2239.3M
[05/01 23:50:32    429s] OPERPROF: Starting spFreeFakeNetlist at level 1, MEM:2239.3M
[05/01 23:50:32    429s] OPERPROF: Finished spFreeFakeNetlist at level 1, CPU:0.000, REAL:0.000, MEM:2239.3M
[05/01 23:50:32    429s] @file(par.tcl) 101: puts "write_db pre_route_design" 
[05/01 23:50:32    429s] write_db pre_route_design
[05/01 23:50:32    429s] @file(par.tcl) 102: write_db pre_route_design
[05/01 23:50:32    429s] #% Begin write_db save design ... (date=05/01 23:50:32, mem=1588.2M)
[05/01 23:50:32    429s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[05/01 23:50:32    429s] % Begin Save ccopt configuration ... (date=05/01 23:50:32, mem=1588.2M)
[05/01 23:50:32    429s] % End Save ccopt configuration ... (date=05/01 23:50:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1588.4M, current mem=1588.4M)
[05/01 23:50:32    429s] % Begin Save netlist data ... (date=05/01 23:50:32, mem=1588.4M)
[05/01 23:50:32    429s] Writing Binary DB to pre_route_design.tmp/clb_tile.v.bin in multi-threaded mode...
[05/01 23:50:32    429s] % End Save netlist data ... (date=05/01 23:50:32, total cpu=0:00:00.2, real=0:00:00.0, peak res=1588.4M, current mem=1587.0M)
[05/01 23:50:32    429s] Saving symbol-table file in separate thread ...
[05/01 23:50:32    429s] Saving congestion map file in separate thread ...
[05/01 23:50:32    429s] Saving congestion map file pre_route_design.tmp/clb_tile.route.congmap.gz ...
[05/01 23:50:32    429s] % Begin Save AAE data ... (date=05/01 23:50:32, mem=1587.2M)
[05/01 23:50:32    429s] Saving AAE Data ...
[05/01 23:50:32    429s] % End Save AAE data ... (date=05/01 23:50:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1587.2M, current mem=1587.2M)
[05/01 23:50:32    429s] 2020/05/01 23:50:32 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:32    429s] 2020/05/01 23:50:32 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:32    429s] 2020/05/01 23:50:32 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:32    429s] 2020/05/01 23:50:32 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:32    429s] % Begin Save clock tree data ... (date=05/01 23:50:32, mem=1587.2M)
[05/01 23:50:32    429s] % End Save clock tree data ... (date=05/01 23:50:32, total cpu=0:00:00.0, real=0:00:00.0, peak res=1587.2M, current mem=1587.2M)
[05/01 23:50:32    429s] Saving preference file pre_route_design.tmp/gui.pref.tcl ...
[05/01 23:50:32    429s] Saving mode setting ...
[05/01 23:50:32    429s] Saving root attributes to be loaded post write_db ...
[05/01 23:50:33    430s] Saving global file ...
[05/01 23:50:33    430s] Saving root attributes to be loaded previous write_db ...
[05/01 23:50:33    430s] 2020/05/01 23:50:33 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:33    430s] 2020/05/01 23:50:33 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:33    430s] Saving Drc markers ...
[05/01 23:50:33    430s] ... No Drc file written since there is no markers found.
[05/01 23:50:33    430s] % Begin Save routing data ... (date=05/01 23:50:33, mem=1587.4M)
[05/01 23:50:33    430s] Saving route file ...
[05/01 23:50:33    430s] 2020/05/01 23:50:33 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:33    430s] 2020/05/01 23:50:33 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:33    430s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=2285.4M) ***
[05/01 23:50:33    430s] % End Save routing data ... (date=05/01 23:50:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=1588.4M, current mem=1588.4M)
[05/01 23:50:33    430s] Saving floorplan file in separate thread ...
[05/01 23:50:33    430s] Saving PG Conn file in separate thread ...
[05/01 23:50:33    430s] Saving placement file in separate thread ...
[05/01 23:50:33    430s] ** Saving stdCellPlacement_binary (version# 2) ...
[05/01 23:50:33    430s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2293.4M) ***
[05/01 23:50:33    430s] 2020/05/01 23:50:33 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:33    430s] 2020/05/01 23:50:33 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:33    430s] TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:50:33    430s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:50:33    430s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[05/01 23:50:33    430s] Saving property file pre_route_design.tmp/clb_tile.prop
[05/01 23:50:33    430s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2301.4M) ***
[05/01 23:50:33    430s] % Begin Save power constraints data ... (date=05/01 23:50:33, mem=1591.2M)
[05/01 23:50:33    430s] % End Save power constraints data ... (date=05/01 23:50:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1591.2M, current mem=1591.2M)
[05/01 23:50:33    430s] Saving rc congestion map pre_route_design.tmp/clb_tile.congmap.gz ...
[05/01 23:50:33    430s] 2020/05/01 23:50:33 WARNING This OS does not appear to be a Cadence supported Linux configuration.
[05/01 23:50:33    430s] 2020/05/01 23:50:33 For more info, please run CheckSysConf in <cdsRoot/tools.lnx86/bin/checkSysConf <productId>
[05/01 23:50:33    430s] Saving preRoute extracted patterns in file 'pre_route_design.tmp/clb_tile.techData.gz' ...
[05/01 23:50:33    430s] Saving preRoute extraction data in directory 'extraction' ...
[05/01 23:50:33    430s] Saving CPF database ...
[05/01 23:50:33    430s] *** End saving CPF database: cpu=0:00:00.01 real=0:00:00.00 ***
[05/01 23:50:34    431s] **INFO (INTERRUPT): The current script will stop before next command.
[05/01 23:50:34    431s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
