$date
	Sun Sep  1 17:38:37 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_po $end
$var wire 1 ! rdy $end
$var wire 32 " po_out [31:0] $end
$var wire 1 # or_hd $end
$var wire 1 $ or10_hd $end
$var wire 1 % op_out $end
$var wire 1 & hd0 $end
$var wire 1 ' ge $end
$var wire 1 ( esito $end
$var wire 1 ) eq $end
$var wire 1 * beta_rdyin $end
$var wire 1 + beta_mem $end
$var wire 1 , beta_ind $end
$var wire 1 - beta_i $end
$var wire 1 . beta_hd $end
$var wire 1 / beta_esito $end
$var wire 1 0 beta_dataout $end
$var wire 1 1 beta_datain $end
$var wire 1 2 beta_ackout $end
$var wire 1 3 alpha_k_mem2 $end
$var wire 1 4 alpha_k_mem1 $end
$var wire 1 5 alpha_k_ind $end
$var wire 1 6 alpha_k_i $end
$var wire 1 7 alpha_k_esito $end
$var wire 1 8 alpha_k_dataout $end
$var wire 1 9 alpha_k5 $end
$var wire 1 : alpha_k4 $end
$var wire 1 ; alpha_k3 $end
$var wire 1 < alpha_k2 $end
$var wire 1 = alpha_k1 $end
$var wire 3 > alpha_alu4 [2:0] $end
$var wire 3 ? alpha_alu3 [2:0] $end
$var wire 3 @ alpha_alu2 [2:0] $end
$var wire 1 A ack $end
$var reg 1 B clock $end
$var reg 32 C datain [31:0] $end
$var reg 10 D n [9:0] $end
$var reg 3 E op [2:0] $end
$var reg 1 F rdy_in $end
$scope module parte_controllo $end
$var wire 1 B clock $end
$var wire 3 G op [2:0] $end
$var wire 1 H y_out $end
$var wire 1 ! rdy $end
$var wire 1 # or_hd $end
$var wire 1 $ or10_hd $end
$var wire 1 & hd0 $end
$var wire 1 ' ge $end
$var wire 1 ) eq $end
$var wire 1 A ack $end
$var reg 3 I alpha_alu2 [2:0] $end
$var reg 3 J alpha_alu3 [2:0] $end
$var reg 3 K alpha_alu4 [2:0] $end
$var reg 1 = alpha_k1 $end
$var reg 1 < alpha_k2 $end
$var reg 1 ; alpha_k3 $end
$var reg 1 : alpha_k4 $end
$var reg 1 9 alpha_k5 $end
$var reg 1 8 alpha_k_dataout $end
$var reg 1 7 alpha_k_esito $end
$var reg 1 6 alpha_k_i $end
$var reg 1 5 alpha_k_ind $end
$var reg 1 4 alpha_k_mem1 $end
$var reg 1 3 alpha_k_mem2 $end
$var reg 1 2 beta_ackout $end
$var reg 1 1 beta_datain $end
$var reg 1 0 beta_dataout $end
$var reg 1 / beta_esito $end
$var reg 1 . beta_hd $end
$var reg 1 - beta_i $end
$var reg 1 , beta_ind $end
$var reg 1 + beta_mem $end
$var reg 1 * beta_rdyin $end
$var reg 1 L y_new $end
$scope module y $end
$var wire 1 M beta $end
$var wire 1 B clock $end
$var wire 1 L in $end
$var wire 1 H out $end
$var reg 1 N val $end
$upscope $end
$upscope $end
$scope module parte_operativa $end
$var wire 3 O alpha_alu2 [2:0] $end
$var wire 3 P alpha_alu3 [2:0] $end
$var wire 3 Q alpha_alu4 [2:0] $end
$var wire 1 = alpha_k1 $end
$var wire 1 < alpha_k2 $end
$var wire 1 ; alpha_k3 $end
$var wire 1 : alpha_k4 $end
$var wire 1 9 alpha_k5 $end
$var wire 1 8 alpha_k_dataout $end
$var wire 1 7 alpha_k_esito $end
$var wire 1 6 alpha_k_i $end
$var wire 1 5 alpha_k_ind $end
$var wire 1 4 alpha_k_mem1 $end
$var wire 1 3 alpha_k_mem2 $end
$var wire 1 2 beta_ackout $end
$var wire 1 1 beta_datain $end
$var wire 1 0 beta_dataout $end
$var wire 1 / beta_esito $end
$var wire 1 . beta_hd $end
$var wire 1 - beta_i $end
$var wire 1 , beta_ind $end
$var wire 1 + beta_mem $end
$var wire 1 * beta_rdyin $end
$var wire 1 B clock $end
$var wire 32 R datain_val [31:0] $end
$var wire 10 S n_val [9:0] $end
$var wire 3 T op_in [2:0] $end
$var wire 1 F rdy_in $end
$var wire 1 ! rdy $end
$var wire 1 # or_hd $end
$var wire 1 $ or10_hd $end
$var wire 3 U op_out [2:0] $end
$var wire 10 V n_out [9:0] $end
$var wire 32 W mem_out2 [31:0] $end
$var wire 32 X mem_out1 [31:0] $end
$var wire 11 Y k_mem2_out [10:0] $end
$var wire 11 Z k_mem1_out [10:0] $end
$var wire 10 [ k_ind_out [9:0] $end
$var wire 10 \ k_i_out [9:0] $end
$var wire 1 ] k_esito_out $end
$var wire 32 ^ k_dataout_out [31:0] $end
$var wire 11 _ k5_out [10:0] $end
$var wire 11 ` k4_out [10:0] $end
$var wire 11 a k3_out [10:0] $end
$var wire 32 b k2_out [31:0] $end
$var wire 32 c k1_out [31:0] $end
$var wire 10 d ind_out [9:0] $end
$var wire 10 e i_out [9:0] $end
$var wire 11 f hd_out [10:0] $end
$var wire 1 & hd0 $end
$var wire 1 ' ge $end
$var wire 1 ( esito_out $end
$var wire 1 ) eq_out $end
$var wire 32 g dataout_out [31:0] $end
$var wire 32 h datain_out [31:0] $end
$var wire 1 i alu4_segno $end
$var wire 32 j alu4_out [31:0] $end
$var wire 1 k alu3_segno $end
$var wire 32 l alu3_out [31:0] $end
$var wire 1 m alu2_segno $end
$var wire 32 n alu2_out [31:0] $end
$var wire 32 o alu1_out [31:0] $end
$var wire 1 A ack $end
$scope module ackout $end
$var wire 1 2 beta $end
$var wire 1 B clock $end
$var wire 1 p in $end
$var wire 1 q s_out $end
$var wire 1 A out $end
$var wire 1 r contatore_out $end
$var reg 1 s contatore_mod_2 $end
$scope module c $end
$var wire 1 A out $end
$var wire 1 r x2 $end
$var wire 1 q x1 $end
$upscope $end
$scope module contatore $end
$var wire 1 t beta $end
$var wire 1 B clock $end
$var wire 1 s in $end
$var wire 1 r out $end
$var reg 1 r val $end
$upscope $end
$scope module s $end
$var wire 1 u beta $end
$var wire 1 B clock $end
$var wire 1 p in $end
$var wire 1 q out $end
$var reg 1 q val $end
$upscope $end
$upscope $end
$scope module alu1 $end
$var wire 3 v alpha [2:0] $end
$var wire 32 w x [31:0] $end
$var wire 32 x y [31:0] $end
$var reg 1 ' segno $end
$var reg 32 y z [31:0] $end
$upscope $end
$scope module alu2 $end
$var wire 3 z alpha [2:0] $end
$var wire 32 { y [31:0] $end
$var wire 32 | x [31:0] $end
$var reg 1 m segno $end
$var reg 32 } z [31:0] $end
$upscope $end
$scope module alu3 $end
$var wire 3 ~ alpha [2:0] $end
$var wire 32 !" x [31:0] $end
$var wire 32 "" y [31:0] $end
$var reg 1 k segno $end
$var reg 32 #" z [31:0] $end
$upscope $end
$scope module alu4 $end
$var wire 3 $" alpha [2:0] $end
$var wire 32 %" x [31:0] $end
$var wire 32 &" y [31:0] $end
$var reg 1 i segno $end
$var reg 32 '" z [31:0] $end
$upscope $end
$scope module datain $end
$var wire 1 (" beta $end
$var wire 1 B clock $end
$var wire 32 )" in [31:0] $end
$var wire 32 *" out [31:0] $end
$var reg 32 +" val [31:0] $end
$upscope $end
$scope module dataout $end
$var wire 1 0 beta $end
$var wire 1 B clock $end
$var wire 32 ," out [31:0] $end
$var wire 32 -" in [31:0] $end
$var reg 32 ." val [31:0] $end
$upscope $end
$scope module eq $end
$var wire 10 /" x2 [9:0] $end
$var wire 10 0" x1 [9:0] $end
$var reg 1 ) out $end
$var integer 32 1" j [31:0] $end
$scope begin genblk1[0] $end
$scope module c_i $end
$var wire 1 2" out $end
$var wire 1 3" x1 $end
$var wire 1 4" x2 $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$scope module c_i $end
$var wire 1 5" out $end
$var wire 1 6" x1 $end
$var wire 1 7" x2 $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$scope module c_i $end
$var wire 1 8" out $end
$var wire 1 9" x1 $end
$var wire 1 :" x2 $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$scope module c_i $end
$var wire 1 ;" out $end
$var wire 1 <" x1 $end
$var wire 1 =" x2 $end
$upscope $end
$upscope $end
$scope begin genblk1[4] $end
$scope module c_i $end
$var wire 1 >" out $end
$var wire 1 ?" x1 $end
$var wire 1 @" x2 $end
$upscope $end
$upscope $end
$scope begin genblk1[5] $end
$scope module c_i $end
$var wire 1 A" out $end
$var wire 1 B" x1 $end
$var wire 1 C" x2 $end
$upscope $end
$upscope $end
$scope begin genblk1[6] $end
$scope module c_i $end
$var wire 1 D" out $end
$var wire 1 E" x1 $end
$var wire 1 F" x2 $end
$upscope $end
$upscope $end
$scope begin genblk1[7] $end
$scope module c_i $end
$var wire 1 G" out $end
$var wire 1 H" x1 $end
$var wire 1 I" x2 $end
$upscope $end
$upscope $end
$scope begin genblk1[8] $end
$scope module c_i $end
$var wire 1 J" out $end
$var wire 1 K" x1 $end
$var wire 1 L" x2 $end
$upscope $end
$upscope $end
$scope begin genblk1[9] $end
$scope module c_i $end
$var wire 1 M" out $end
$var wire 1 N" x1 $end
$var wire 1 O" x2 $end
$upscope $end
$upscope $end
$upscope $end
$scope module esito $end
$var wire 1 / beta $end
$var wire 1 B clock $end
$var wire 3 P" in [2:0] $end
$var wire 3 Q" out [2:0] $end
$var reg 3 R" val [2:0] $end
$upscope $end
$scope module hd $end
$var wire 1 . beta $end
$var wire 1 B clock $end
$var wire 11 S" in [10:0] $end
$var wire 11 T" out [10:0] $end
$var reg 11 U" val [10:0] $end
$upscope $end
$scope module i $end
$var wire 1 - beta $end
$var wire 1 B clock $end
$var wire 10 V" out [9:0] $end
$var wire 10 W" in [9:0] $end
$var reg 10 X" val [9:0] $end
$upscope $end
$scope module ind $end
$var wire 1 , beta $end
$var wire 1 B clock $end
$var wire 10 Y" out [9:0] $end
$var wire 10 Z" in [9:0] $end
$var reg 10 [" val [9:0] $end
$upscope $end
$scope module k1 $end
$var wire 1 = alpha $end
$var wire 32 \" x2 [31:0] $end
$var wire 32 ]" x1 [31:0] $end
$var wire 32 ^" out [31:0] $end
$upscope $end
$scope module k2 $end
$var wire 1 < alpha $end
$var wire 32 _" x2 [31:0] $end
$var wire 32 `" x1 [31:0] $end
$var wire 32 a" out [31:0] $end
$upscope $end
$scope module k3 $end
$var wire 1 ; alpha $end
$var wire 11 b" x1 [10:0] $end
$var wire 11 c" x2 [10:0] $end
$var wire 11 d" out [10:0] $end
$upscope $end
$scope module k4 $end
$var wire 1 : alpha $end
$var wire 11 e" x1 [10:0] $end
$var wire 11 f" x2 [10:0] $end
$var wire 11 g" out [10:0] $end
$upscope $end
$scope module k5 $end
$var wire 1 9 alpha $end
$var wire 11 h" x1 [10:0] $end
$var wire 11 i" x2 [10:0] $end
$var wire 11 j" out [10:0] $end
$upscope $end
$scope module k_dataout $end
$var wire 1 8 alpha $end
$var wire 32 k" x2 [31:0] $end
$var wire 32 l" x1 [31:0] $end
$var wire 32 m" out [31:0] $end
$upscope $end
$scope module k_esito $end
$var wire 1 7 alpha $end
$var wire 1 n" x1 $end
$var wire 1 o" x2 $end
$var wire 1 ] out $end
$upscope $end
$scope module k_i $end
$var wire 1 6 alpha $end
$var wire 10 p" x1 [9:0] $end
$var wire 10 q" x2 [9:0] $end
$var wire 10 r" out [9:0] $end
$upscope $end
$scope module k_ind $end
$var wire 1 5 alpha $end
$var wire 10 s" x1 [9:0] $end
$var wire 10 t" x2 [9:0] $end
$var wire 10 u" out [9:0] $end
$upscope $end
$scope module k_mem1 $end
$var wire 1 4 alpha $end
$var wire 11 v" x1 [10:0] $end
$var wire 11 w" x2 [10:0] $end
$var wire 11 x" out [10:0] $end
$upscope $end
$scope module k_mem2 $end
$var wire 1 3 alpha $end
$var wire 11 y" x1 [10:0] $end
$var wire 11 z" x2 [10:0] $end
$var wire 11 {" out [10:0] $end
$upscope $end
$scope module mem $end
$var wire 1 + beta $end
$var wire 1 B clock $end
$var wire 32 |" in [31:0] $end
$var wire 10 }" ind1 [9:0] $end
$var wire 10 ~" ind2 [9:0] $end
$var wire 32 !# out1 [31:0] $end
$var wire 32 "# out2 [31:0] $end
$var integer 32 ## i [31:0] $end
$upscope $end
$scope module n $end
$var wire 1 $# beta $end
$var wire 1 B clock $end
$var wire 10 %# in [9:0] $end
$var wire 10 &# out [9:0] $end
$var reg 10 '# val [9:0] $end
$upscope $end
$scope module op $end
$var wire 1 (# beta $end
$var wire 1 B clock $end
$var wire 3 )# in [2:0] $end
$var wire 3 *# out [2:0] $end
$var reg 3 +# val [2:0] $end
$upscope $end
$scope module rdyin $end
$var wire 1 * beta $end
$var wire 1 B clock $end
$var wire 1 F in $end
$var wire 1 ,# s_out $end
$var wire 1 ! out $end
$var wire 1 -# contatore_out $end
$var reg 1 .# contatore_mod_2 $end
$scope module c $end
$var wire 1 ! out $end
$var wire 1 -# x2 $end
$var wire 1 ,# x1 $end
$upscope $end
$scope module contatore $end
$var wire 1 /# beta $end
$var wire 1 B clock $end
$var wire 1 .# in $end
$var wire 1 -# out $end
$var reg 1 -# val $end
$upscope $end
$scope module s $end
$var wire 1 0# beta $end
$var wire 1 B clock $end
$var wire 1 F in $end
$var wire 1 ,# out $end
$var reg 1 ,# val $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
10#
1/#
0.#
0-#
0,#
b0 +#
b0 *#
b0 )#
1(#
b0 '#
b0 &#
b0 %#
1$#
b10000000000 ##
bx "#
bx !#
bx ~"
bx }"
b0 |"
bx {"
b0 z"
bx y"
bx x"
bx w"
b0 v"
bx u"
bx t"
bx s"
bx r"
bx q"
b1 p"
1o"
0n"
bx m"
bx l"
bx k"
bx j"
b10 i"
b1 h"
bx g"
b0 f"
b0 e"
bx d"
b0 c"
b0 b"
bx a"
bx `"
b0 _"
bx ^"
bx ]"
b0 \"
b0 ["
bx Z"
b0 Y"
b0 X"
bx W"
b0 V"
b0 U"
b0 T"
bx S"
b0 R"
b0 Q"
b0x P"
0O"
0N"
xM"
0L"
0K"
xJ"
0I"
0H"
xG"
0F"
0E"
xD"
0C"
0B"
xA"
0@"
0?"
x>"
0="
0<"
x;"
0:"
09"
x8"
07"
06"
x5"
04"
03"
x2"
bx 1"
b0 0"
b0 /"
b0 ."
bx -"
b0 ,"
b0 +"
b0 *"
b0 )"
1("
bx '"
b0xxxxxxxxxxx &"
b0xxxxxxxxxxx %"
b0 $"
bx #"
b1 ""
b0xxxxxxxxxxx !"
b0 ~
bx }
bx |
bx {
b0 z
bx y
b0 x
b0 w
b1 v
1u
1t
0s
0r
0q
0p
bx o
bx n
xm
bx l
xk
bx j
xi
b0 h
b0 g
b0 f
b0 e
b0 d
bx c
bx b
bx a
bx `
bx _
bx ^
x]
bx \
bx [
bx Z
bx Y
bx X
bx W
b0 V
b0 U
b0 T
b0 S
b0 R
b0 Q
b0 P
b0 O
0N
1M
xL
b0 K
b0 J
b0 I
0H
b0 G
0F
b0 E
b0 D
b0 C
xB
xA
b0 @
b0 ?
b0 >
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
x)
0(
x'
0&
0%
x$
x#
b0 "
x!
$end
#1
0B
#2
14
b1 >
b1 K
b1 Q
b1 $"
b1 ?
b1 J
b1 P
b1 ~
0L
1F
b1111111111 C
b1111111111 R
b1111111111 )"
b0 }"
b0 Z
b0 x"
0M"
0J"
0G"
0D"
0A"
0>"
0;"
08"
05"
02"
b1 \
b1 W"
b1 r"
0$
0!
0A
b0 %"
b0 `
b0 g"
b0 !"
b0 a
b0 d"
0#
b0 P"
0]
b1 &"
b1 _
b1 j"
#4
bx }"
bx Z
bx x"
b1010 1"
0)
#10
b11111111111 y"
b1111111111 q"
b1111111111 s"
b11111111111 w"
b1111111111 t"
b11111111111 S"
0i
b11111111111111111111111111111111 j
b11111111111111111111111111111111 '"
0k
b11111111111111111111111111111111 l
b11111111111111111111111111111111 #"
1'
b0 o
b0 y
#12
b1111111111 ~"
b1111111111 }"
b11111111111 Y
b11111111111 {"
b1111111111 [
b1111111111 Z"
b1111111111 u"
b11111111111 Z
b11111111111 x"
#20
b0 W
b0 `"
b0 "#
b0 X
b0 ]"
b0 l"
b0 !#
#22
b0 b
b0 {
b0 a"
b0 ^
b0 -"
b0 m"
b0 c
b0 |
b0 ^"
#32
1m
b0 n
b0 }
b0 k"
#51
b1111111111 h
b1111111111 *"
b1111111111 |"
b1111111111 +"
1,#
1B
#52
0B
#53
1!
#55
1+
10
12
1*
1/
1.
04
b0 ?
b0 J
b0 P
b0 ~
#57
b0 }"
b0 Z
b0 x"
1s
1.#
#65
b1 w"
b1 t"
b1 S"
1k
b1 l
b1 #"
#102
1-#
1r
b1 w
b1 f
b1 T"
b1 U"
b1 b"
b1 e"
b1 v"
b1 E
b1 G
b1 T
b1 )#
0F
1B
#103
0B
#104
0+
14
b1 ?
b1 J
b1 P
b1 ~
b1 }"
0!
1A
b1 !"
b1 a
b1 d"
b1 %"
b1 `
b1 g"
b1 Z
b1 x"
1#
#106
00
02
0*
0/
0.
#112
b1 o
b1 y
#114
b0 w"
b0 t"
b0 S"
b0 y"
b0 q"
b0 s"
b0 l
b0 #"
1i
b0 j
b0 '"
#116
b0 }"
b0 ~"
b0 Z
b0 x"
b0 Y
b0 {"
b0 [
b0 Z"
b0 u"
#124
b1111111111 X
b1111111111 ]"
b1111111111 l"
b1111111111 !#
b1111111111 W
b1111111111 `"
b1111111111 "#
#126
b1111111111 ^
b1111111111 -"
b1111111111 m"
b1111111111 c
b1111111111 |
b1111111111 ^"
b1111111111 b
b1111111111 {
b1111111111 a"
#136
b11111111110 n
b11111111110 }
b11111111110 k"
#153
1%
b1 U
b1 *#
b1 +#
0,#
1B
#154
0B
#155
1!
#157
10
12
1*
1/
1.
#159
0s
0.#
#202
b0 E
b0 G
b0 T
b0 )#
1F
b1101111 C
b1101111 R
b1101111 )"
#204
0%
0-#
1,#
0r
b0 U
b0 *#
b0 +#
b1111111111 "
b1111111111 g
b1111111111 ,"
b1111111111 ."
b1111111111 \"
b1101111 h
b1101111 *"
b1101111 |"
b1101111 +"
b0 w
b0 f
b0 T"
b0 U"
b0 b"
b0 e"
b0 v"
1+
04
b0 ?
b0 J
b0 P
b0 ~
1B
#205
0B
#206
0A
b0 !"
b0 a
b0 d"
b0 %"
b0 `
b0 g"
0#
#214
b1 w"
b1 t"
b1 S"
b0 o
b0 y
b1 l
b1 #"
#216
b11111111111 y"
b1111111111 q"
b1111111111 s"
0i
b11111111111111111111111111111111 j
b11111111111111111111111111111111 '"
#218
b1111111111 ~"
b11111111111 Y
b11111111111 {"
b1111111111 [
b1111111111 Z"
b1111111111 u"
#226
b0 W
b0 `"
b0 "#
#228
b0 b
b0 {
b0 a"
#238
b1111111111 n
b1111111111 }
b1111111111 k"
#255
b1 w
b1 f
b1 T"
b1 U"
b1 b"
b1 e"
b1 v"
1B
#256
0B
#257
b1 }"
b1 !"
b1 a
b1 d"
b1 %"
b1 `
b1 g"
b1 Z
b1 x"
1#
#265
b0 X
b0 ]"
b0 l"
b0 !#
b1 o
b1 y
#267
b10 w"
b10 t"
b10 S"
b0 y"
b0 q"
b0 s"
b0 ^
b0 -"
b0 m"
b0 c
b0 |
b0 ^"
b10 l
b10 #"
1i
b0 j
b0 '"
#269
b0 ~"
b0 Y
b0 {"
b0 [
b0 Z"
b0 u"
#277
b1101111 W
b1101111 `"
b1101111 "#
b0 n
b0 }
b0 k"
#279
b1101111 b
b1101111 {
b1101111 a"
#289
b1101111 n
b1101111 }
b1101111 k"
#302
b1 E
b1 G
b1 T
b1 )#
0F
#304
0+
14
b1 ?
b1 J
b1 P
b1 ~
#306
1%
0,#
b1 U
b1 *#
b1 +#
b0 "
b0 g
b0 ,"
b0 ."
b0 \"
b10 w
b10 f
b10 T"
b10 U"
b10 b"
b10 e"
b10 v"
b10 }"
b10 Z
b10 x"
1B
#307
0B
#308
0!
b10 !"
b10 a
b10 d"
b10 %"
b10 `
b10 g"
1$
#310
00
02
0*
0/
0.
#314
b1 w"
b1 t"
b1 S"
b1 l
b1 #"
#316
b1 }"
b1 Z
b1 x"
b10 o
b10 y
#318
b1 y"
b1 q"
b1 s"
b1 j
b1 '"
#320
b1 ~"
b1 Y
b1 {"
b1 [
b1 Z"
b1 u"
#328
b0 W
b0 `"
b0 "#
#330
b0 b
b0 {
b0 a"
#340
b0 n
b0 }
b0 k"
#357
1B
#358
0B
#402
1F
b0 E
b0 G
b0 T
b0 )#
b111110100 C
b111110100 R
b111110100 )"
#408
0%
1,#
b0 U
b0 *#
b0 +#
b111110100 h
b111110100 *"
b111110100 |"
b111110100 +"
1B
#409
0B
#410
1!
#412
1+
10
12
1*
1/
1.
04
b0 ?
b0 J
b0 P
b0 ~
#414
b10 }"
b10 Z
b10 x"
1s
1.#
#422
b11 w"
b11 t"
b11 S"
b11 l
b11 #"
#459
b11 w
b11 f
b11 T"
b11 U"
b11 b"
b11 e"
b11 v"
1r
1-#
1B
#460
0B
#461
b11 }"
b11 !"
b11 a
b11 d"
b11 %"
b11 `
b11 g"
b11 Z
b11 x"
1A
0!
#463
0+
00
02
0*
0/
0.
14
b1 ?
b1 J
b1 P
b1 ~
#469
b11 o
b11 y
#471
b10 w"
b10 t"
b10 S"
b10 y"
b10 q"
b10 s"
b10 l
b10 #"
b10 j
b10 '"
#473
b10 }"
b10 ~"
b10 Z
b10 x"
b10 Y
b10 {"
b10 [
b10 Z"
b10 u"
#481
b111110100 X
b111110100 ]"
b111110100 l"
b111110100 !#
b111110100 W
b111110100 `"
b111110100 "#
#483
b111110100 ^
b111110100 -"
b111110100 m"
b111110100 c
b111110100 |
b111110100 ^"
b111110100 b
b111110100 {
b111110100 a"
#493
b1111101000 n
b1111101000 }
b1111101000 k"
#502
0F
b1011101110 C
b1011101110 R
b1011101110 )"
#510
0,#
b1011101110 h
b1011101110 *"
b1011101110 |"
b1011101110 +"
1B
#511
0B
#512
1!
#514
1+
10
12
1*
1/
1.
04
b0 ?
b0 J
b0 P
b0 ~
#516
b11 }"
b11 Z
b11 x"
0s
0.#
#524
b100 w"
b100 t"
b100 S"
b0 X
b0 ]"
b0 l"
b0 !#
b100 l
b100 #"
#526
b0 ^
b0 -"
b0 m"
b0 c
b0 |
b0 ^"
#536
b111110100 n
b111110100 }
b111110100 k"
#561
b100 w
b100 f
b100 T"
b100 U"
b100 b"
b100 e"
b100 v"
0r
0-#
1B
#562
0B
#563
b100 }"
b100 !"
b100 a
b100 d"
b100 %"
b100 `
b100 g"
b100 Z
b100 x"
0A
0!
#565
0+
00
02
0*
0/
0.
14
b1 ?
b1 J
b1 P
b1 ~
#571
b100 o
b100 y
#573
b11 w"
b11 t"
b11 S"
b11 y"
b11 q"
b11 s"
b11 l
b11 #"
b11 j
b11 '"
#575
b11 }"
b11 ~"
b11 Z
b11 x"
b11 Y
b11 {"
b11 [
b11 Z"
b11 u"
#583
b1011101110 X
b1011101110 ]"
b1011101110 l"
b1011101110 !#
b1011101110 W
b1011101110 `"
b1011101110 "#
#585
b1011101110 ^
b1011101110 -"
b1011101110 m"
b1011101110 c
b1011101110 |
b1011101110 ^"
b1011101110 b
b1011101110 {
b1011101110 a"
#595
b10111011100 n
b10111011100 }
b10111011100 k"
#602
1F
b10 E
b10 G
b10 T
b10 )#
#612
1,#
b10 U
b10 *#
b10 +#
1B
#613
0B
#614
1!
#616
10
12
1*
1/
19
18
#618
b10 &"
b10 _
b10 j"
b10111011100 ^
b10111011100 -"
b10111011100 m"
1s
1.#
#628
b10 y"
b10 q"
b10 s"
b10 j
b10 '"
#630
b10 ~"
b10 Y
b10 {"
b10 [
b10 Z"
b10 u"
#638
b111110100 W
b111110100 `"
b111110100 "#
#640
b111110100 b
b111110100 {
b111110100 a"
#650
b10011100010 n
b10011100010 }
b10011100010 k"
#652
b10011100010 ^
b10011100010 -"
b10011100010 m"
#663
b10011100010 "
b10011100010 g
b10011100010 ,"
b10011100010 ."
b10011100010 \"
1r
1-#
1B
#664
0B
#665
1A
0!
#667
00
02
0*
0/
09
08
#669
b1 &"
b1 _
b1 j"
b1011101110 ^
b1011101110 -"
b1011101110 m"
#679
b11 y"
b11 q"
b11 s"
b11 j
b11 '"
#681
b11 ~"
b11 Y
b11 {"
b11 [
b11 Z"
b11 u"
#689
b1011101110 W
b1011101110 `"
b1011101110 "#
#691
b1011101110 b
b1011101110 {
b1011101110 a"
#701
b10111011100 n
b10111011100 }
b10111011100 k"
#702
0F
b11 E
b11 G
b11 T
b11 )#
#714
1%
0,#
b11 U
b11 *#
b11 +#
1B
#715
0B
#716
1!
#718
10
12
1*
1/
19
18
b1 @
b1 I
b1 O
b1 z
#720
b10 &"
b10 _
b10 j"
b10111011100 ^
b10111011100 -"
b10111011100 m"
0s
0.#
#728
b0 n
b0 }
b0 k"
#730
b10 y"
b10 q"
b10 s"
b0 ^
b0 -"
b0 m"
b10 j
b10 '"
#732
b10 ~"
b10 Y
b10 {"
b10 [
b10 Z"
b10 u"
#740
b111110100 W
b111110100 `"
b111110100 "#
#742
b111110100 b
b111110100 {
b111110100 a"
#752
b11111010 n
b11111010 }
b11111010 k"
#754
b11111010 ^
b11111010 -"
b11111010 m"
#765
b11111010 "
b11111010 g
b11111010 ,"
b11111010 ."
b11111010 \"
0r
0-#
1B
#766
0B
#767
0A
0!
#769
00
02
0*
0/
09
08
b0 @
b0 I
b0 O
b0 z
#771
b1 &"
b1 _
b1 j"
b1011101110 ^
b1011101110 -"
b1011101110 m"
#779
b10011100010 n
b10011100010 }
b10011100010 k"
#781
b11 y"
b11 q"
b11 s"
b11 j
b11 '"
#783
b11 ~"
b11 Y
b11 {"
b11 [
b11 Z"
b11 u"
#791
b1011101110 W
b1011101110 `"
b1011101110 "#
#793
b1011101110 b
b1011101110 {
b1011101110 a"
#802
1F
b0 E
b0 G
b0 T
b0 )#
b10010110000 C
b10010110000 R
b10010110000 )"
#803
b10111011100 n
b10111011100 }
b10111011100 k"
#816
0%
1,#
b0 U
b0 *#
b0 +#
b10010110000 h
b10010110000 *"
b10010110000 |"
b10010110000 +"
1B
#817
0B
#818
1!
#820
1+
10
12
1*
1/
1.
04
b0 ?
b0 J
b0 P
b0 ~
#822
b100 }"
b100 Z
b100 x"
1s
1.#
#830
b101 w"
b101 t"
b101 S"
b0 X
b0 ]"
b0 l"
b0 !#
b101 l
b101 #"
#832
b0 ^
b0 -"
b0 m"
b0 c
b0 |
b0 ^"
#842
b1011101110 n
b1011101110 }
b1011101110 k"
#867
b101 w
b101 f
b101 T"
b101 U"
b101 b"
b101 e"
b101 v"
b0 "
b0 g
b0 ,"
b0 ."
b0 \"
1r
1-#
1B
#868
0B
#869
b101 }"
b101 !"
b101 a
b101 d"
b101 %"
b101 `
b101 g"
b101 Z
b101 x"
1A
0!
#871
0+
00
02
0*
0/
0.
14
b1 ?
b1 J
b1 P
b1 ~
#877
b101 o
b101 y
#879
b100 w"
b100 t"
b100 S"
b100 y"
b100 q"
b100 s"
b100 l
b100 #"
b100 j
b100 '"
#881
b100 }"
b100 ~"
b100 Z
b100 x"
b100 Y
b100 {"
b100 [
b100 Z"
b100 u"
#889
b10010110000 X
b10010110000 ]"
b10010110000 l"
b10010110000 !#
b10010110000 W
b10010110000 `"
b10010110000 "#
#891
b10010110000 ^
b10010110000 -"
b10010110000 m"
b10010110000 c
b10010110000 |
b10010110000 ^"
b10010110000 b
b10010110000 {
b10010110000 a"
#901
b100101100000 n
b100101100000 }
b100101100000 k"
#902
0F
b100101100 C
b100101100 R
b100101100 )"
#918
0,#
b100101100 h
b100101100 *"
b100101100 |"
b100101100 +"
1B
#919
0B
#920
1!
#922
1+
10
12
1*
1/
1.
04
b0 ?
b0 J
b0 P
b0 ~
#924
b101 }"
b101 Z
b101 x"
0s
0.#
#932
b110 w"
b110 t"
b110 S"
b0 X
b0 ]"
b0 l"
b0 !#
b110 l
b110 #"
#934
b0 ^
b0 -"
b0 m"
b0 c
b0 |
b0 ^"
#944
b10010110000 n
b10010110000 }
b10010110000 k"
#969
b110 w
b110 f
b110 T"
b110 U"
b110 b"
b110 e"
b110 v"
0r
0-#
1B
#970
0B
#971
b110 }"
b110 !"
b110 a
b110 d"
b110 %"
b110 `
b110 g"
b110 Z
b110 x"
0A
0!
#973
0+
00
02
0*
0/
0.
14
b1 ?
b1 J
b1 P
b1 ~
#979
b110 o
b110 y
#981
b101 w"
b101 t"
b101 S"
b101 y"
b101 q"
b101 s"
b101 l
b101 #"
b101 j
b101 '"
#983
b101 }"
b101 ~"
b101 Z
b101 x"
b101 Y
b101 {"
b101 [
b101 Z"
b101 u"
#991
b100101100 X
b100101100 ]"
b100101100 l"
b100101100 !#
b100101100 W
b100101100 `"
b100101100 "#
#993
b100101100 ^
b100101100 -"
b100101100 m"
b100101100 c
b100101100 |
b100101100 ^"
b100101100 b
b100101100 {
b100101100 a"
#1002
1F
b100 D
b100 S
b100 %#
b100 E
b100 G
b100 T
b100 )#
#1003
b1001011000 n
b1001011000 }
b1001011000 k"
#1020
1:"
1,#
b100 U
b100 *#
b100 +#
b100 x
b100 _"
b100 V
b100 /"
b100 &#
b100 '#
1B
#1021
0B
#1022
18"
1!
#1024
10
1-
1,
19
1L
b1010 1"
1)
#1026
b10 &"
b10 _
b10 j"
#1030
b10 o
b10 y
#1036
b100 y"
b100 q"
b100 s"
b100 j
b100 '"
#1038
b100 ~"
b100 Y
b100 {"
b100 [
b100 Z"
b100 u"
#1046
b10010110000 W
b10010110000 `"
b10010110000 "#
#1048
b10010110000 b
b10010110000 {
b10010110000 a"
#1058
b10111011100 n
b10111011100 }
b10111011100 k"
#1071
13"
b100 z"
b100 c"
b100 d
b100 Y"
b100 ["
b1 f"
b1 e
b1 0"
b1 V"
b1 X"
b100101100 "
b100101100 g
b100101100 ,"
b100101100 ."
b100101100 \"
1H
1N
1B
#1072
0B
#1073
16
15
09
1:
1;
1=
13
18
b0 >
b0 K
b0 Q
b0 $"
12"
#1075
b100 \
b100 W"
b100 r"
b101 [
b101 Z"
b101 u"
b1 &"
b1 _
b1 j"
b1 %"
b1 `
b1 g"
b100 !"
b100 a
b100 d"
b10111011100 ^
b10111011100 -"
b10111011100 m"
1)
b1010 1"
#1083
b10 y"
b10 q"
b10 s"
b10 j
b10 '"
#1085
b11 w"
b11 t"
b11 S"
b10 \
b10 W"
b10 r"
b11 l
b11 #"
#1087
b11 }"
b11 Z
b11 x"
b11 [
b11 Z"
b11 u"
#1095
b1011101110 X
b1011101110 ]"
b1011101110 l"
b1011101110 !#
#1122
16"
03"
b10111011100 "
b10111011100 g
b10111011100 ,"
b10111011100 ."
b10111011100 \"
b10 f"
b10 e
b10 0"
b10 V"
b10 X"
b11 z"
b11 c"
b11 d
b11 Y"
b11 ["
1B
#1123
0B
#1124
b11 ~"
15"
02"
b10111011100 c
b10111011100 |
b10111011100 ^"
b10 %"
b10 `
b10 g"
b11 Y
b11 {"
b11 !"
b11 a
b11 d"
#1126
1)
b1010 1"
#1132
b1011101110 W
b1011101110 `"
b1011101110 "#
#1134
b11 y"
b11 q"
b11 s"
b10 w"
b10 t"
b10 S"
b1011101110 b
b1011101110 {
b1011101110 a"
b101010001100 n
b101010001100 }
b101010001100 k"
b11 j
b11 '"
b10 l
b10 #"
#1136
b10 }"
b11 \
b11 W"
b11 r"
b10 Z
b10 x"
b10 [
b10 Z"
b10 u"
b101010001100 ^
b101010001100 -"
b101010001100 m"
#1144
b111110100 X
b111110100 ]"
b111110100 l"
b111110100 !#
b100011001010 n
b100011001010 }
b100011001010 k"
#1146
b100011001010 ^
b100011001010 -"
b100011001010 m"
#1173
13"
b10 z"
b10 c"
b10 d
b10 Y"
b10 ["
b11 f"
b11 e
b11 0"
b11 V"
b11 X"
b100011001010 "
b100011001010 g
b100011001010 ,"
b100011001010 ."
b100011001010 \"
1B
#1174
0B
#1175
b10 ~"
12"
b10 Y
b10 {"
b10 !"
b10 a
b10 d"
b11 %"
b11 `
b11 g"
b100011001010 c
b100011001010 |
b100011001010 ^"
#1177
1)
b1010 1"
#1183
b111110100 W
b111110100 `"
b111110100 "#
#1185
b1 w"
b1 t"
b1 S"
b100 y"
b100 q"
b100 s"
b111110100 b
b111110100 {
b111110100 a"
b1 l
b1 #"
b100 j
b100 '"
b101110111000 n
b101110111000 }
b101110111000 k"
#1187
b1 }"
b1 Z
b1 x"
b1 [
b1 Z"
b1 u"
b100 \
b100 W"
b100 r"
b101110111000 ^
b101110111000 -"
b101110111000 m"
#1195
b0 X
b0 ]"
b0 l"
b0 !#
b101010111110 n
b101010111110 }
b101010111110 k"
#1197
b101010111110 ^
b101010111110 -"
b101010111110 m"
#1224
19"
06"
03"
b101010111110 "
b101010111110 g
b101010111110 ,"
b101010111110 ."
b101010111110 \"
b100 f"
b100 e
b100 0"
b100 V"
b100 X"
b1 z"
b1 c"
b1 d
b1 Y"
b1 ["
1B
#1225
0B
#1226
b1 ~"
08"
05"
02"
b101010111110 c
b101010111110 |
b101010111110 ^"
b100 %"
b100 `
b100 g"
b1 Y
b1 {"
b1 !"
b1 a
b1 d"
#1228
0)
b1010 1"
#1230
12
1*
1/
0-
0,
06
05
0:
0;
1<
03
b1 >
b1 K
b1 Q
b1 $"
b110 @
b110 I
b110 O
b110 z
0L
#1232
b100 ~"
b1 \
b1 W"
b1 r"
b100 [
b100 Z"
b100 u"
b110 %"
b110 `
b110 g"
b110 !"
b110 a
b110 d"
b100 b
b100 {
b100 a"
b100 Y
b100 {"
1s
1.#
#1236
b101 y"
b101 q"
b101 s"
b101 w"
b101 t"
b101 S"
b1010101111 n
b1010101111 }
b1010101111 k"
b101 j
b101 '"
b101 l
b101 #"
#1238
b101 ~"
b101 }"
b101 Y
b101 {"
b101 [
b101 Z"
b101 u"
b101 Z
b101 x"
b1010101111 ^
b1010101111 -"
b1010101111 m"
#1246
b100101100 W
b100101100 `"
b100101100 "#
b100101100 X
b100101100 ]"
b100101100 l"
b100101100 !#
#1275
b1010101111 "
b1010101111 g
b1010101111 ,"
b1010101111 ."
b1010101111 \"
1r
1-#
0H
0N
1B
#1276
0B
#1277
02
0*
0/
1-
1,
19
0<
0=
08
b0 @
b0 I
b0 O
b0 z
1L
b1010101111 c
b1010101111 |
b1010101111 ^"
1A
0!
#1279
00
0-
0,
09
0L
b10 &"
b10 _
b10 j"
b100101100 b
b100101100 {
b100101100 a"
b100101100 c
b100101100 |
b100101100 ^"
b100101100 ^
b100101100 -"
b100101100 m"
#1281
b1 &"
b1 _
b1 j"
#1287
b1001011000 n
b1001011000 }
b1001011000 k"
#1326
1B
#1327
0B
#1377
1B
#1378
0B
#1428
1B
#1429
0B
#1479
1B
#1480
0B
#1530
1B
#1531
0B
#1581
1B
#1582
0B
#1632
1B
#1633
0B
#1683
1B
#1684
0B
#1734
1B
#1735
0B
#1785
1B
#1786
0B
#1836
1B
#1837
0B
#1887
1B
#1888
0B
#1938
1B
#1939
0B
#1989
1B
#1990
0B
#2002
