# Lab 5
Write the Verilog Module that describes the 1 â†’ 4 Demultiplexer schematic using the always construct. <br/>
Control bits s[1:0] and f are inputs. a,b,c,d are the 4 outputs. 

The simulation run in Vivado is provided below. <br/>
![alt text](https://i.imgur.com/I5eFWUR.png)
