
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035487                       # Number of seconds simulated
sim_ticks                                 35487235011                       # Number of ticks simulated
final_tick                               565051614948                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 295110                       # Simulator instruction rate (inst/s)
host_op_rate                                   372364                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3162017                       # Simulator tick rate (ticks/s)
host_mem_usage                               16904224                       # Number of bytes of host memory used
host_seconds                                 11222.97                       # Real time elapsed on the host
sim_insts                                  3312015862                       # Number of instructions simulated
sim_ops                                    4179030889                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1715968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       629632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1987072                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4337792                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1458048                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1458048                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13406                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4919                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15524                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33889                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11391                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11391                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     48354514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        61318                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17742492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        46890                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     55993993                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               122235277                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36069                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        61318                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        46890                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             144277                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          41086548                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               41086548                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          41086548                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     48354514                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        61318                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17742492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        46890                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     55993993                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              163321825                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                85101284                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30984020                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25413567                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015096                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13186422                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12103123                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3164514                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87426                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32030367                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170128126                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30984020                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15267637                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36581410                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10805991                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6543039                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15673609                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808701                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83913028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.491981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334171                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47331618     56.41%     56.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3647417      4.35%     60.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3200090      3.81%     64.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3439819      4.10%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3023799      3.60%     72.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1585801      1.89%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1027901      1.22%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2701632      3.22%     78.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17954951     21.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83913028                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.364084                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.999125                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33693046                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6125943                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34800782                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       541497                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8751751                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077074                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6489                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201817507                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51130                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8751751                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35356305                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        2625085                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       820389                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33648213                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2711277                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     194999358                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12832                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1688220                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750052                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           59                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270765283                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909335406                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909335406                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102506019                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34042                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18019                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7227588                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19254351                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10029363                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       241704                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3107522                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183903466                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34027                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147817441                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       281474                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     60976249                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186258547                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1983                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83913028                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.761555                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.910267                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29714487     35.41%     35.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17855147     21.28%     56.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11928521     14.22%     70.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7625654      9.09%     79.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7566705      9.02%     89.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4432924      5.28%     94.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3385541      4.03%     98.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       748788      0.89%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       655261      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83913028                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083928     69.94%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            42      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.94% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203836     13.15%     83.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       262034     16.91%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121590186     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014428      1.36%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15751142     10.66%     94.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8445663      5.71%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147817441                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.736959                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1549840                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010485                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381379220                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244914810                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143661450                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149367281                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       263433                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7042222                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          532                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1092                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2287690                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          578                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8751751                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1870488                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       162800                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183937493                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       314820                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19254351                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10029363                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18005                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        118370                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         7671                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1092                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1234533                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1125562                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2360095                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145229251                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14805177                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2588186                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            23007482                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20584939                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8202305                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.706546                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143808548                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143661450                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93722823                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261728188                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.688123                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358092                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61518929                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040562                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     75161277                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628790                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.172837                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     29853417     39.72%     39.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20450865     27.21%     66.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8376964     11.15%     78.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4294427      5.71%     83.79% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3682070      4.90%     88.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1810286      2.41%     91.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1991735      2.65%     93.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008378      1.34%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3693135      4.91%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     75161277                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3693135                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           255408991                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376641706                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41466                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1188256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.851013                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.851013                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.175070                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.175070                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655751334                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197034807                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189267819                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                85101284                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32062088                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26158788                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2141283                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13596521                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12634263                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3316903                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94119                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33228551                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             174185483                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32062088                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15951166                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37762813                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11165261                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4792234                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16180104                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       828694                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84789909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.540271                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.339256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47027096     55.46%     55.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3102178      3.66%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4630970      5.46%     64.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3220635      3.80%     68.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2249701      2.65%     71.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2197334      2.59%     73.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1335863      1.58%     75.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2846377      3.36%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18179755     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84789909                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376752                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.046802                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34170845                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5026315                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36060646                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       526079                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9006018                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5400485                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     208630313                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9006018                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36083331                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         510492                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1752178                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34635232                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2802653                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     202436471                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1170067                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       952166                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    283981927                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    942328299                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    942328299                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    174826164                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       109155626                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36422                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17430                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8316731                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18560432                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9498487                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       112977                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3082389                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         188650828                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34795                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150722586                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       299961                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62871898                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    192383000                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           59                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84789909                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777601                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915815                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30203424     35.62%     35.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16914649     19.95%     55.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12421511     14.65%     70.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8160589      9.62%     79.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8180362      9.65%     89.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3947591      4.66%     94.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3507591      4.14%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       655337      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       798855      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84789909                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         821639     71.24%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162844     14.12%     85.36% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       168835     14.64%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    126081825     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1903015      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17367      0.01%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14816530      9.83%     94.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7903849      5.24%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150722586                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.771096                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1153318                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007652                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    387688359                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    251557906                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146551454                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     151875904                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       471846                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7200453                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6443                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          386                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2274593                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9006018                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         268919                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49923                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    188685625                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       654631                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18560432                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9498487                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17427                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42048                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          386                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1304925                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1164430                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2469355                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147950796                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13844676                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2771789                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21558925                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21027107                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7714249                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.738526                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146614343                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146551454                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94952837                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        269772882                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.722083                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351973                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    101648600                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    125296185                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63389613                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34736                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2158429                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75783891                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.653335                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.175381                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28885289     38.12%     38.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21749279     28.70%     66.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8215975     10.84%     77.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4601754      6.07%     83.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3904833      5.15%     88.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1746394      2.30%     91.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1672878      2.21%     93.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1138788      1.50%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3868701      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75783891                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    101648600                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     125296185                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18583855                       # Number of memory references committed
system.switch_cpus1.commit.loads             11359970                       # Number of loads committed
system.switch_cpus1.commit.membars              17368                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18179083                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        112798862                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2591476                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3868701                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260600988                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          386383458                       # The number of ROB writes
system.switch_cpus1.timesIdled                  18206                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 311375                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          101648600                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            125296185                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    101648600                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.837211                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.837211                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.194443                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.194443                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       664478567                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203886204                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      191746606                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34736                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                85101284                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30757987                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24997724                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2100450                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12979598                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11998782                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3246133                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89070                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     30878808                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             170647490                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30757987                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15244915                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             37526490                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11273372                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       6195985                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15122394                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       901650                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     83727642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.517782                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.306941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        46201152     55.18%     55.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3302145      3.94%     59.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2656746      3.17%     62.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6480797      7.74%     70.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1744032      2.08%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2259252      2.70%     74.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1637221      1.96%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          916195      1.09%     77.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18530102     22.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     83727642                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361428                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.005228                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32303940                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6008983                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         36087024                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       243262                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9084424                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5254412                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42252                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     203999146                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        83938                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9084424                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34667907                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1341752                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1179861                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33910271                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3543419                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     196807614                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        30341                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1469085                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1101278                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          852                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    275585018                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    918805047                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    918805047                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    168905905                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       106679016                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40012                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22422                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9713315                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18339402                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9344514                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       145269                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2878244                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         186104696                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        38486                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        147855263                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       288607                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64284218                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    196336253                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         5762                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     83727642                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.765907                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.888312                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28963611     34.59%     34.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18097733     21.62%     56.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11748169     14.03%     70.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8759372     10.46%     80.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7563568      9.03%     89.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3899600      4.66%     94.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3353573      4.01%     98.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       626762      0.75%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       715254      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     83727642                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         866684     71.09%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            12      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        176308     14.46%     85.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       176150     14.45%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    123188033     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2103611      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16361      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14677981      9.93%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7869277      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     147855263                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.737403                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1219154                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008246                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    380945925                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    250428043                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    144082492                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149074417                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       552091                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7223226                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2817                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          646                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2392413                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9084424                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         545127                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        80716                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    186143184                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       409007                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18339402                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9344514                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22124                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72273                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          646                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1257936                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1178836                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2436772                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    145497487                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13769947                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2357772                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21428455                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20525138                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7658508                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.709698                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             144178171                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            144082492                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93879109                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        265067211                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.693071                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354171                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     98951208                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121521541                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     64622355                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32724                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2104724                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74643218                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.628032                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.141273                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28899045     38.72%     38.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20741702     27.79%     66.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8445766     11.31%     77.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4739136      6.35%     84.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3873498      5.19%     89.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1569308      2.10%     91.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1864767      2.50%     93.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       938203      1.26%     95.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3571793      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74643218                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     98951208                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121521541                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18068271                       # Number of memory references committed
system.switch_cpus2.commit.loads             11116170                       # Number of loads committed
system.switch_cpus2.commit.membars              16362                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17460311                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109495309                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2473975                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3571793                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           257215321                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          381378122                       # The number of ROB writes
system.switch_cpus2.timesIdled                  42994                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1373642                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           98951208                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121521541                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     98951208                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.860033                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.860033                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.162746                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.162746                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       654545015                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      199147649                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      188258107                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32724                       # number of misc regfile writes
system.l2.replacements                          33890                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1826870                       # Total number of references to valid blocks.
system.l2.sampled_refs                          66658                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.406613                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           610.528993                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.199297                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5822.063614                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.653348                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2101.947363                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.687171                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5211.189334                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           8960.804702                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3816.661713                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           6216.264466                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018632                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000250                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.177675                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000325                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.064146                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000296                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.159033                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.273462                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.116475                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.189705                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        82089                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        28623                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        56370                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  167082                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            51712                       # number of Writeback hits
system.l2.Writeback_hits::total                 51712                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        82089                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        28623                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        56370                       # number of demand (read+write) hits
system.l2.demand_hits::total                   167082                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        82089                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        28623                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        56370                       # number of overall hits
system.l2.overall_hits::total                  167082                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13406                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4919                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        15524                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 33889                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13406                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4919                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15524                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33889                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13406                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4919                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15524                       # number of overall misses
system.l2.overall_misses::total                 33889                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       417352                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    734747241                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       867293                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    272682169                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       531802                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    813053877                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1822299734                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       417352                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    734747241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       867293                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    272682169                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       531802                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    813053877                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1822299734                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       417352                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    734747241                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       867293                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    272682169                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       531802                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    813053877                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1822299734                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95495                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33542                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        71894                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              200971                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        51712                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             51712                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95495                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33542                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        71894                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               200971                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95495                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33542                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        71894                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              200971                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.140384                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.146652                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.215929                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.168626                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.140384                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.146652                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.215929                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.168626                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.140384                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.146652                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.215929                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.168626                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 41735.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54807.343055                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 51017.235294                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55434.472250                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 40907.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52373.993623                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53772.602732                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 41735.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54807.343055                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 51017.235294                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55434.472250                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 40907.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52373.993623                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53772.602732                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 41735.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54807.343055                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 51017.235294                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55434.472250                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 40907.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52373.993623                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53772.602732                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11391                       # number of writebacks
system.l2.writebacks::total                     11391                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13406                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4919                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        15524                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            33889                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13406                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4919                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        15524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33889                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13406                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4919                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        15524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33889                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       359974                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    657581076                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       770758                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    244253308                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       457595                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    723153825                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1626576536                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       359974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    657581076                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       770758                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    244253308                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       457595                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    723153825                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1626576536                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       359974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    657581076                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       770758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    244253308                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       457595                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    723153825                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1626576536                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.140384                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.146652                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.215929                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.168626                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.140384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.146652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.215929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.168626                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.140384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.146652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.215929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.168626                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 35997.400000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 49051.251380                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 45338.705882                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49655.073795                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 35199.615385                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 46582.957034                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47997.183039                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 35997.400000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 49051.251380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 45338.705882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49655.073795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 35199.615385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 46582.957034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47997.183039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 35997.400000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 49051.251380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 45338.705882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49655.073795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 35199.615385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 46582.957034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47997.183039                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997541                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015681259                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846693.198182                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997541                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881406                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15673598                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15673598                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15673598                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15673598                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15673598                       # number of overall hits
system.cpu0.icache.overall_hits::total       15673598                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       508702                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       508702                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       508702                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       508702                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       508702                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       508702                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15673609                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15673609                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15673609                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15673609                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15673609                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15673609                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46245.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46245.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46245.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46245.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46245.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46245.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       427352                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       427352                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       427352                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       427352                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       427352                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       427352                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 42735.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42735.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 42735.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42735.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 42735.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42735.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95495                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191906548                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95751                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2004.225000                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.482824                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.517176                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915949                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084051                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11642035                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11642035                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709472                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709472                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17197                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17197                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19351507                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19351507                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19351507                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19351507                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       355256                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       355256                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           53                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           53                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       355309                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        355309                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       355309                       # number of overall misses
system.cpu0.dcache.overall_misses::total       355309                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  10014023102                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  10014023102                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1949014                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1949014                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  10015972116                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  10015972116                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  10015972116                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  10015972116                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11997291                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11997291                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19706816                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19706816                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19706816                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19706816                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029611                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029611                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000007                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018030                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018030                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018030                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018030                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28188.188523                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28188.188523                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 36773.849057                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36773.849057                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28189.469211                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28189.469211                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28189.469211                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28189.469211                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        21511                       # number of writebacks
system.cpu0.dcache.writebacks::total            21511                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       259761                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       259761                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           53                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           53                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       259814                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       259814                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       259814                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       259814                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95495                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95495                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95495                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95495                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95495                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95495                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1524095081                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1524095081                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1524095081                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1524095081                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1524095081                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1524095081                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007960                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007960                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004846                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004846                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004846                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004846                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 15959.946395                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15959.946395                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 15959.946395                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15959.946395                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 15959.946395                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15959.946395                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.011452                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1022530650                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2208489.524838                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.011452                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025659                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740403                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16180085                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16180085                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16180085                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16180085                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16180085                       # number of overall hits
system.cpu1.icache.overall_hits::total       16180085                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1066127                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1066127                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1066127                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1066127                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1066127                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1066127                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16180104                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16180104                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16180104                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16180104                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16180104                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16180104                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 56111.947368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56111.947368                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 56111.947368                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56111.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 56111.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56111.947368                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       941304                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       941304                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       941304                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       941304                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       941304                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       941304                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55370.823529                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55370.823529                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 55370.823529                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55370.823529                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 55370.823529                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55370.823529                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33542                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164903182                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33798                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4879.081070                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.009976                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.990024                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902383                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097617                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10538561                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10538561                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7189150                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7189150                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17401                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17401                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17368                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17368                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17727711                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17727711                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17727711                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17727711                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68670                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68670                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68670                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68670                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68670                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68670                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1863284394                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1863284394                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1863284394                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1863284394                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1863284394                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1863284394                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10607231                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10607231                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7189150                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7189150                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17368                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17368                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17796381                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17796381                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17796381                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17796381                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006474                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006474                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003859                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003859                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003859                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003859                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27133.892442                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27133.892442                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 27133.892442                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 27133.892442                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 27133.892442                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27133.892442                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9573                       # number of writebacks
system.cpu1.dcache.writebacks::total             9573                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        35128                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        35128                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        35128                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        35128                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        35128                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        35128                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33542                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33542                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33542                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33542                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33542                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33542                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    534889580                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    534889580                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    534889580                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    534889580                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    534889580                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    534889580                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003162                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001885                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001885                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001885                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001885                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15946.860056                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15946.860056                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15946.860056                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15946.860056                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15946.860056                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15946.860056                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.997109                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020203133                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056861.155242                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997109                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15122378                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15122378                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15122378                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15122378                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15122378                       # number of overall hits
system.cpu2.icache.overall_hits::total       15122378                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       723466                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       723466                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       723466                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       723466                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       723466                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       723466                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15122394                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15122394                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15122394                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15122394                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15122394                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15122394                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 45216.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 45216.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 45216.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 45216.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 45216.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 45216.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       547367                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       547367                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       547367                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       547367                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       547367                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       547367                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 42105.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 42105.153846                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 42105.153846                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 42105.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 42105.153846                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 42105.153846                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 71894                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181154270                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72150                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2510.800693                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.713483                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.286517                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901225                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098775                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10463229                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10463229                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6919378                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6919378                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        21741                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        21741                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16362                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16362                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17382607                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17382607                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17382607                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17382607                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       153058                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       153058                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       153058                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        153058                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       153058                       # number of overall misses
system.cpu2.dcache.overall_misses::total       153058                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4802879755                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4802879755                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4802879755                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4802879755                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4802879755                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4802879755                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10616287                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10616287                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6919378                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6919378                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        21741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        21741                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16362                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17535665                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17535665                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17535665                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17535665                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.014417                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.014417                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008728                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008728                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008728                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008728                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31379.475460                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31379.475460                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31379.475460                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31379.475460                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31379.475460                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31379.475460                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20628                       # number of writebacks
system.cpu2.dcache.writebacks::total            20628                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        81164                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        81164                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        81164                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        81164                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        81164                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        81164                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        71894                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        71894                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        71894                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        71894                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        71894                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        71894                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1330717714                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1330717714                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1330717714                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1330717714                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1330717714                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1330717714                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006772                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006772                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004100                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004100                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004100                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004100                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 18509.440482                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 18509.440482                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 18509.440482                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 18509.440482                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 18509.440482                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 18509.440482                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
