<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPI - Register accessor macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">SPI - Register accessor macros<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___s_p_i___peripheral___access___layer.html">SPI Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga02f3e3aa90fc1cdfb071320ce19987ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac">SPI_MCR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>)</td></tr>
<tr class="separator:ga02f3e3aa90fc1cdfb071320ce19987ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59171d40915f579f0444e2036c67d9f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5">SPI_TCR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR)</td></tr>
<tr class="separator:ga59171d40915f579f0444e2036c67d9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd9cd0fec440c317a022bcf3648af57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index2)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CTAR[index2])</td></tr>
<tr class="separator:gacbd9cd0fec440c317a022bcf3648af57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc645b8d22dd9721ab6fa01357b2d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index2)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CTAR_SLAVE[index2])</td></tr>
<tr class="separator:ga8cc645b8d22dd9721ab6fa01357b2d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e3d3fae279a7f98aec5aebeb1c6b0bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">SPI_SR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>)</td></tr>
<tr class="separator:ga0e3d3fae279a7f98aec5aebeb1c6b0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f533d7434b45c8f009c8167748de39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d">SPI_RSER_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RSER)</td></tr>
<tr class="separator:ga8f533d7434b45c8f009c8167748de39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa72e13724179a2f797827085b3ff1277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277">SPI_PUSHR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PUSHR)</td></tr>
<tr class="separator:gaa72e13724179a2f797827085b3ff1277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga471bc13ac366b823f456b69188afeedf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PUSHR_SLAVE)</td></tr>
<tr class="separator:ga471bc13ac366b823f456b69188afeedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf79eb9413589dba11d328fbee52c1716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716">SPI_POPR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;POPR)</td></tr>
<tr class="separator:gaf79eb9413589dba11d328fbee52c1716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga055ab0396fbd2b7e079ffa0df55110a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5">SPI_TXFR0_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR0)</td></tr>
<tr class="separator:ga055ab0396fbd2b7e079ffa0df55110a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c7d3fda087668b4cb29054741f99d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f">SPI_TXFR1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR1)</td></tr>
<tr class="separator:ga9c7d3fda087668b4cb29054741f99d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c17a1852eb3b3e60d3204900a35f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f">SPI_TXFR2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR2)</td></tr>
<tr class="separator:ga52c17a1852eb3b3e60d3204900a35f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a2eb75190dd107d3cc223f886bcf370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370">SPI_TXFR3_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR3)</td></tr>
<tr class="separator:ga6a2eb75190dd107d3cc223f886bcf370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d4672afa128ec2ea1dd170a6c88f205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205">SPI_RXFR0_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR0)</td></tr>
<tr class="separator:ga2d4672afa128ec2ea1dd170a6c88f205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc098f814d673c7cf27768c8648690d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d">SPI_RXFR1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR1)</td></tr>
<tr class="separator:ga0fc098f814d673c7cf27768c8648690d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf83df318cdd9952c9ceaa1a779a54fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab">SPI_RXFR2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR2)</td></tr>
<tr class="separator:gaf83df318cdd9952c9ceaa1a779a54fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e059b28cc5a9024386a97fb1fb1016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016">SPI_RXFR3_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR3)</td></tr>
<tr class="separator:ga87e059b28cc5a9024386a97fb1fb1016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4d9e80de527e18ba0e9d5d2bb296f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaad4d9e80de527e18ba0e9d5d2bb296f1">SPI0_MCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac">SPI_MCR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:gaad4d9e80de527e18ba0e9d5d2bb296f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga210fb00eb7662406b9ecf9d26d6b59b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga210fb00eb7662406b9ecf9d26d6b59b7">SPI0_TCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5">SPI_TCR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga210fb00eb7662406b9ecf9d26d6b59b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361272e0b4388562e3b354b195055cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga361272e0b4388562e3b354b195055cf3">SPI0_CTAR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,0)</td></tr>
<tr class="separator:ga361272e0b4388562e3b354b195055cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9d49703b2736f1ed039cd51c0a3286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga4c9d49703b2736f1ed039cd51c0a3286">SPI0_CTAR0_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,0)</td></tr>
<tr class="separator:ga4c9d49703b2736f1ed039cd51c0a3286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234cd9dd4ba491ddcca9697084262e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga234cd9dd4ba491ddcca9697084262e55">SPI0_CTAR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,1)</td></tr>
<tr class="separator:ga234cd9dd4ba491ddcca9697084262e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2461be1ade1e6f4c9332082078af0447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2461be1ade1e6f4c9332082078af0447">SPI0_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">SPI_SR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga2461be1ade1e6f4c9332082078af0447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614a52874363ff4724a035362b2ffe1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga614a52874363ff4724a035362b2ffe1c">SPI0_RSER</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d">SPI_RSER_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga614a52874363ff4724a035362b2ffe1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311e180862c59deeee5e84c30db131db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga311e180862c59deeee5e84c30db131db">SPI0_PUSHR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277">SPI_PUSHR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga311e180862c59deeee5e84c30db131db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6514b6c606e605cdf798079bed11b25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gae6514b6c606e605cdf798079bed11b25">SPI0_PUSHR_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:gae6514b6c606e605cdf798079bed11b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71790353458ed0d939a04f5c0342a46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga71790353458ed0d939a04f5c0342a46c">SPI0_POPR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716">SPI_POPR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga71790353458ed0d939a04f5c0342a46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22053450990694ec6600de625ce8c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga22053450990694ec6600de625ce8c51b">SPI0_TXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5">SPI_TXFR0_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga22053450990694ec6600de625ce8c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc756f4ba33522fd5052c2e99cf18883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gabc756f4ba33522fd5052c2e99cf18883">SPI0_TXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f">SPI_TXFR1_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:gabc756f4ba33522fd5052c2e99cf18883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e3df74d9d7a7467c3d5daa8e61c1a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaf9e3df74d9d7a7467c3d5daa8e61c1a9">SPI0_TXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f">SPI_TXFR2_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:gaf9e3df74d9d7a7467c3d5daa8e61c1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b718d889702b5e573fa1d835d043fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga3b718d889702b5e573fa1d835d043fd3">SPI0_TXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370">SPI_TXFR3_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga3b718d889702b5e573fa1d835d043fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3467bffc0d52c511131f5cac2ab8f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa3467bffc0d52c511131f5cac2ab8f05">SPI0_RXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205">SPI_RXFR0_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:gaa3467bffc0d52c511131f5cac2ab8f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd1177c8bda0cadeea041874dfb59e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga9bd1177c8bda0cadeea041874dfb59e1">SPI0_RXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d">SPI_RXFR1_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga9bd1177c8bda0cadeea041874dfb59e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea1f9cff00a61343648d8d6d989a614f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaea1f9cff00a61343648d8d6d989a614f">SPI0_RXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab">SPI_RXFR2_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:gaea1f9cff00a61343648d8d6d989a614f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga853091d7021809023d1553f1afbb98f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga853091d7021809023d1553f1afbb98f2">SPI0_RXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016">SPI_RXFR3_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga853091d7021809023d1553f1afbb98f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93e33ad75971c31b92babebf679fc5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa93e33ad75971c31b92babebf679fc5a">SPI1_MCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac">SPI_MCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gaa93e33ad75971c31b92babebf679fc5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ade51be82bf9bed7a9ed2b7a603df4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ade51be82bf9bed7a9ed2b7a603df4a">SPI1_TCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5">SPI_TCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga5ade51be82bf9bed7a9ed2b7a603df4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408d7fe306a431e876b78b5e7bb764e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga408d7fe306a431e876b78b5e7bb764e5">SPI1_CTAR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,0)</td></tr>
<tr class="separator:ga408d7fe306a431e876b78b5e7bb764e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga251fb8689b81993c65343a87974470b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga251fb8689b81993c65343a87974470b2">SPI1_CTAR0_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,0)</td></tr>
<tr class="separator:ga251fb8689b81993c65343a87974470b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd2d301feeca18f4cc3fd3d5b0d1371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaacd2d301feeca18f4cc3fd3d5b0d1371">SPI1_CTAR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,1)</td></tr>
<tr class="separator:gaacd2d301feeca18f4cc3fd3d5b0d1371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b19fcaa36c268e02998a7719d021bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2b19fcaa36c268e02998a7719d021bac">SPI1_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">SPI_SR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga2b19fcaa36c268e02998a7719d021bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12df97e0d55761a6643307e86ee4f61c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga12df97e0d55761a6643307e86ee4f61c">SPI1_RSER</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d">SPI_RSER_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga12df97e0d55761a6643307e86ee4f61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08a3e3e7fb1676acd598bad6f4c2bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gab08a3e3e7fb1676acd598bad6f4c2bf1">SPI1_PUSHR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277">SPI_PUSHR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gab08a3e3e7fb1676acd598bad6f4c2bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077478cca0677739d69de298b0e81c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga077478cca0677739d69de298b0e81c83">SPI1_PUSHR_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga077478cca0677739d69de298b0e81c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff7c8bb79325876a9887793aafe08e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaff7c8bb79325876a9887793aafe08e43">SPI1_POPR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716">SPI_POPR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gaff7c8bb79325876a9887793aafe08e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf280eeb80de83a810100279ab6ce0df7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaf280eeb80de83a810100279ab6ce0df7">SPI1_TXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5">SPI_TXFR0_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gaf280eeb80de83a810100279ab6ce0df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3755813813c378ef7e947689e451323b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga3755813813c378ef7e947689e451323b">SPI1_TXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f">SPI_TXFR1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga3755813813c378ef7e947689e451323b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089246b70f95f5ee52b0c947c7f3370c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga089246b70f95f5ee52b0c947c7f3370c">SPI1_TXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f">SPI_TXFR2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga089246b70f95f5ee52b0c947c7f3370c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1499bcbd0f0e1fb92ee560baedfd0291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga1499bcbd0f0e1fb92ee560baedfd0291">SPI1_TXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370">SPI_TXFR3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga1499bcbd0f0e1fb92ee560baedfd0291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de78807be613313be26fdf1004d6848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga7de78807be613313be26fdf1004d6848">SPI1_RXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205">SPI_RXFR0_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga7de78807be613313be26fdf1004d6848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaedcb8e9d4e2f971f57ae9245b82013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaeaedcb8e9d4e2f971f57ae9245b82013">SPI1_RXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d">SPI_RXFR1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gaeaedcb8e9d4e2f971f57ae9245b82013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7500219736325d1dd7402e0a0fcafbb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga7500219736325d1dd7402e0a0fcafbb2">SPI1_RXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab">SPI_RXFR2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga7500219736325d1dd7402e0a0fcafbb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7109ab9c0c71f5032aa3b387da1d0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa7109ab9c0c71f5032aa3b387da1d0dc">SPI1_RXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016">SPI_RXFR3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gaa7109ab9c0c71f5032aa3b387da1d0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71059039d0f22831b1b01b7c564a6b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga71059039d0f22831b1b01b7c564a6b3c">SPI2_MCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac">SPI_MCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga71059039d0f22831b1b01b7c564a6b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53a77d21da325c8ba82e78baa50bc967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga53a77d21da325c8ba82e78baa50bc967">SPI2_TCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5">SPI_TCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga53a77d21da325c8ba82e78baa50bc967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4efe07f0a7560ea69ef435e3f3b6cf06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga4efe07f0a7560ea69ef435e3f3b6cf06">SPI2_CTAR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>,0)</td></tr>
<tr class="separator:ga4efe07f0a7560ea69ef435e3f3b6cf06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d293ad974a088451144e55191f7566d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d293ad974a088451144e55191f7566d">SPI2_CTAR0_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>,0)</td></tr>
<tr class="separator:ga2d293ad974a088451144e55191f7566d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ffdd64fdb42231c0548f338a435a1a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ffdd64fdb42231c0548f338a435a1a9">SPI2_CTAR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>,1)</td></tr>
<tr class="separator:ga5ffdd64fdb42231c0548f338a435a1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d844381f1f96dd5d969cccdab12144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga42d844381f1f96dd5d969cccdab12144">SPI2_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">SPI_SR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga42d844381f1f96dd5d969cccdab12144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c631aa78e6775fda0fb338727dba088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2c631aa78e6775fda0fb338727dba088">SPI2_RSER</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d">SPI_RSER_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga2c631aa78e6775fda0fb338727dba088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da32f67baad1140a1629e03f7931b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga5da32f67baad1140a1629e03f7931b2b">SPI2_PUSHR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277">SPI_PUSHR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga5da32f67baad1140a1629e03f7931b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74ad821ae1081194eb0538edcc6f297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa74ad821ae1081194eb0538edcc6f297">SPI2_PUSHR_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:gaa74ad821ae1081194eb0538edcc6f297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b7b836e56ea46b47baeb6011b56f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga19b7b836e56ea46b47baeb6011b56f4b">SPI2_POPR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716">SPI_POPR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga19b7b836e56ea46b47baeb6011b56f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9074718850c4771dfbd37187ca5f4959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga9074718850c4771dfbd37187ca5f4959">SPI2_TXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5">SPI_TXFR0_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga9074718850c4771dfbd37187ca5f4959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ca2362e53a221efd6873c32d8a01c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga52ca2362e53a221efd6873c32d8a01c3">SPI2_TXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f">SPI_TXFR1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga52ca2362e53a221efd6873c32d8a01c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee9a1aaf5e2e18b0be9bf12f07d83584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaee9a1aaf5e2e18b0be9bf12f07d83584">SPI2_TXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f">SPI_TXFR2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:gaee9a1aaf5e2e18b0be9bf12f07d83584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b32a7ff518736ae497caa9ffdd7b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa0b32a7ff518736ae497caa9ffdd7b13">SPI2_TXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370">SPI_TXFR3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:gaa0b32a7ff518736ae497caa9ffdd7b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff2ab7a68f1f6302337dc26bfeb4e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gabff2ab7a68f1f6302337dc26bfeb4e0a">SPI2_RXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205">SPI_RXFR0_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:gabff2ab7a68f1f6302337dc26bfeb4e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae632f34218a5afec36f990694920500e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gae632f34218a5afec36f990694920500e">SPI2_RXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d">SPI_RXFR1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:gae632f34218a5afec36f990694920500e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7f343a7fca8f7b7d52bc4728e72259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaed7f343a7fca8f7b7d52bc4728e72259">SPI2_RXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab">SPI_RXFR2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:gaed7f343a7fca8f7b7d52bc4728e72259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7575a542a833dbf878ed170bbf8e51ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga7575a542a833dbf878ed170bbf8e51ed">SPI2_RXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016">SPI_RXFR3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga7575a542a833dbf878ed170bbf8e51ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03422d0720260cb2a58865ed19860532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga03422d0720260cb2a58865ed19860532">SPI0_CTAR</a>(index2)&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,index2)</td></tr>
<tr class="separator:ga03422d0720260cb2a58865ed19860532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbf1462983c1b220bf20a074517d23e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gadbf1462983c1b220bf20a074517d23e5">SPI1_CTAR</a>(index2)&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,index2)</td></tr>
<tr class="separator:gadbf1462983c1b220bf20a074517d23e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8faa2d5ea54bdbbec0de469863df0c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga8faa2d5ea54bdbbec0de469863df0c35">SPI2_CTAR</a>(index2)&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>,index2)</td></tr>
<tr class="separator:ga8faa2d5ea54bdbbec0de469863df0c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35f3bc77755e3d6e604d91d0ae4545f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gab35f3bc77755e3d6e604d91d0ae4545f">SPI0_CTAR_SLAVE</a>(index2)&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,index2)</td></tr>
<tr class="separator:gab35f3bc77755e3d6e604d91d0ae4545f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361579ce18b530b397c5de3ac7f0901d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga361579ce18b530b397c5de3ac7f0901d">SPI1_CTAR_SLAVE</a>(index2)&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,index2)</td></tr>
<tr class="separator:ga361579ce18b530b397c5de3ac7f0901d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f28ca15ffb5162a59cb82e4ff460fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga22f28ca15ffb5162a59cb82e4ff460fd">SPI2_CTAR_SLAVE</a>(index2)&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>,index2)</td></tr>
<tr class="separator:ga22f28ca15ffb5162a59cb82e4ff460fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f3e3aa90fc1cdfb071320ce19987ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac">SPI_MCR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>)</td></tr>
<tr class="separator:ga02f3e3aa90fc1cdfb071320ce19987ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59171d40915f579f0444e2036c67d9f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5">SPI_TCR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR)</td></tr>
<tr class="separator:ga59171d40915f579f0444e2036c67d9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd9cd0fec440c317a022bcf3648af57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index2)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CTAR[index2])</td></tr>
<tr class="separator:gacbd9cd0fec440c317a022bcf3648af57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc645b8d22dd9721ab6fa01357b2d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index2)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CTAR_SLAVE[index2])</td></tr>
<tr class="separator:ga8cc645b8d22dd9721ab6fa01357b2d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e3d3fae279a7f98aec5aebeb1c6b0bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">SPI_SR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>)</td></tr>
<tr class="separator:ga0e3d3fae279a7f98aec5aebeb1c6b0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f533d7434b45c8f009c8167748de39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d">SPI_RSER_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RSER)</td></tr>
<tr class="separator:ga8f533d7434b45c8f009c8167748de39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa72e13724179a2f797827085b3ff1277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277">SPI_PUSHR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PUSHR)</td></tr>
<tr class="separator:gaa72e13724179a2f797827085b3ff1277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga471bc13ac366b823f456b69188afeedf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PUSHR_SLAVE)</td></tr>
<tr class="separator:ga471bc13ac366b823f456b69188afeedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf79eb9413589dba11d328fbee52c1716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716">SPI_POPR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;POPR)</td></tr>
<tr class="separator:gaf79eb9413589dba11d328fbee52c1716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga055ab0396fbd2b7e079ffa0df55110a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5">SPI_TXFR0_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR0)</td></tr>
<tr class="separator:ga055ab0396fbd2b7e079ffa0df55110a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c7d3fda087668b4cb29054741f99d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f">SPI_TXFR1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR1)</td></tr>
<tr class="separator:ga9c7d3fda087668b4cb29054741f99d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c17a1852eb3b3e60d3204900a35f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f">SPI_TXFR2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR2)</td></tr>
<tr class="separator:ga52c17a1852eb3b3e60d3204900a35f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a2eb75190dd107d3cc223f886bcf370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370">SPI_TXFR3_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR3)</td></tr>
<tr class="separator:ga6a2eb75190dd107d3cc223f886bcf370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d4672afa128ec2ea1dd170a6c88f205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205">SPI_RXFR0_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR0)</td></tr>
<tr class="separator:ga2d4672afa128ec2ea1dd170a6c88f205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc098f814d673c7cf27768c8648690d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d">SPI_RXFR1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR1)</td></tr>
<tr class="separator:ga0fc098f814d673c7cf27768c8648690d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf83df318cdd9952c9ceaa1a779a54fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab">SPI_RXFR2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR2)</td></tr>
<tr class="separator:gaf83df318cdd9952c9ceaa1a779a54fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e059b28cc5a9024386a97fb1fb1016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016">SPI_RXFR3_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR3)</td></tr>
<tr class="separator:ga87e059b28cc5a9024386a97fb1fb1016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4d9e80de527e18ba0e9d5d2bb296f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaad4d9e80de527e18ba0e9d5d2bb296f1">SPI0_MCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac">SPI_MCR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:gaad4d9e80de527e18ba0e9d5d2bb296f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga210fb00eb7662406b9ecf9d26d6b59b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga210fb00eb7662406b9ecf9d26d6b59b7">SPI0_TCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5">SPI_TCR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga210fb00eb7662406b9ecf9d26d6b59b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361272e0b4388562e3b354b195055cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga361272e0b4388562e3b354b195055cf3">SPI0_CTAR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,0)</td></tr>
<tr class="separator:ga361272e0b4388562e3b354b195055cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9d49703b2736f1ed039cd51c0a3286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga4c9d49703b2736f1ed039cd51c0a3286">SPI0_CTAR0_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,0)</td></tr>
<tr class="separator:ga4c9d49703b2736f1ed039cd51c0a3286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234cd9dd4ba491ddcca9697084262e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga234cd9dd4ba491ddcca9697084262e55">SPI0_CTAR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,1)</td></tr>
<tr class="separator:ga234cd9dd4ba491ddcca9697084262e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2461be1ade1e6f4c9332082078af0447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2461be1ade1e6f4c9332082078af0447">SPI0_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">SPI_SR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga2461be1ade1e6f4c9332082078af0447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614a52874363ff4724a035362b2ffe1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga614a52874363ff4724a035362b2ffe1c">SPI0_RSER</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d">SPI_RSER_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga614a52874363ff4724a035362b2ffe1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311e180862c59deeee5e84c30db131db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga311e180862c59deeee5e84c30db131db">SPI0_PUSHR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277">SPI_PUSHR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga311e180862c59deeee5e84c30db131db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6514b6c606e605cdf798079bed11b25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gae6514b6c606e605cdf798079bed11b25">SPI0_PUSHR_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:gae6514b6c606e605cdf798079bed11b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71790353458ed0d939a04f5c0342a46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga71790353458ed0d939a04f5c0342a46c">SPI0_POPR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716">SPI_POPR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga71790353458ed0d939a04f5c0342a46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22053450990694ec6600de625ce8c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga22053450990694ec6600de625ce8c51b">SPI0_TXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5">SPI_TXFR0_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga22053450990694ec6600de625ce8c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc756f4ba33522fd5052c2e99cf18883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gabc756f4ba33522fd5052c2e99cf18883">SPI0_TXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f">SPI_TXFR1_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:gabc756f4ba33522fd5052c2e99cf18883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e3df74d9d7a7467c3d5daa8e61c1a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaf9e3df74d9d7a7467c3d5daa8e61c1a9">SPI0_TXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f">SPI_TXFR2_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:gaf9e3df74d9d7a7467c3d5daa8e61c1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b718d889702b5e573fa1d835d043fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga3b718d889702b5e573fa1d835d043fd3">SPI0_TXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370">SPI_TXFR3_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga3b718d889702b5e573fa1d835d043fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3467bffc0d52c511131f5cac2ab8f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa3467bffc0d52c511131f5cac2ab8f05">SPI0_RXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205">SPI_RXFR0_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:gaa3467bffc0d52c511131f5cac2ab8f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd1177c8bda0cadeea041874dfb59e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga9bd1177c8bda0cadeea041874dfb59e1">SPI0_RXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d">SPI_RXFR1_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga9bd1177c8bda0cadeea041874dfb59e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea1f9cff00a61343648d8d6d989a614f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaea1f9cff00a61343648d8d6d989a614f">SPI0_RXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab">SPI_RXFR2_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:gaea1f9cff00a61343648d8d6d989a614f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga853091d7021809023d1553f1afbb98f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga853091d7021809023d1553f1afbb98f2">SPI0_RXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016">SPI_RXFR3_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga853091d7021809023d1553f1afbb98f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93e33ad75971c31b92babebf679fc5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa93e33ad75971c31b92babebf679fc5a">SPI1_MCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac">SPI_MCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gaa93e33ad75971c31b92babebf679fc5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ade51be82bf9bed7a9ed2b7a603df4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ade51be82bf9bed7a9ed2b7a603df4a">SPI1_TCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5">SPI_TCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga5ade51be82bf9bed7a9ed2b7a603df4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408d7fe306a431e876b78b5e7bb764e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga408d7fe306a431e876b78b5e7bb764e5">SPI1_CTAR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,0)</td></tr>
<tr class="separator:ga408d7fe306a431e876b78b5e7bb764e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga251fb8689b81993c65343a87974470b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga251fb8689b81993c65343a87974470b2">SPI1_CTAR0_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,0)</td></tr>
<tr class="separator:ga251fb8689b81993c65343a87974470b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd2d301feeca18f4cc3fd3d5b0d1371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaacd2d301feeca18f4cc3fd3d5b0d1371">SPI1_CTAR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,1)</td></tr>
<tr class="separator:gaacd2d301feeca18f4cc3fd3d5b0d1371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b19fcaa36c268e02998a7719d021bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2b19fcaa36c268e02998a7719d021bac">SPI1_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">SPI_SR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga2b19fcaa36c268e02998a7719d021bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12df97e0d55761a6643307e86ee4f61c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga12df97e0d55761a6643307e86ee4f61c">SPI1_RSER</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d">SPI_RSER_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga12df97e0d55761a6643307e86ee4f61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08a3e3e7fb1676acd598bad6f4c2bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gab08a3e3e7fb1676acd598bad6f4c2bf1">SPI1_PUSHR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277">SPI_PUSHR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gab08a3e3e7fb1676acd598bad6f4c2bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077478cca0677739d69de298b0e81c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga077478cca0677739d69de298b0e81c83">SPI1_PUSHR_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga077478cca0677739d69de298b0e81c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff7c8bb79325876a9887793aafe08e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaff7c8bb79325876a9887793aafe08e43">SPI1_POPR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716">SPI_POPR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gaff7c8bb79325876a9887793aafe08e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf280eeb80de83a810100279ab6ce0df7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaf280eeb80de83a810100279ab6ce0df7">SPI1_TXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5">SPI_TXFR0_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gaf280eeb80de83a810100279ab6ce0df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3755813813c378ef7e947689e451323b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga3755813813c378ef7e947689e451323b">SPI1_TXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f">SPI_TXFR1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga3755813813c378ef7e947689e451323b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089246b70f95f5ee52b0c947c7f3370c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga089246b70f95f5ee52b0c947c7f3370c">SPI1_TXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f">SPI_TXFR2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga089246b70f95f5ee52b0c947c7f3370c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1499bcbd0f0e1fb92ee560baedfd0291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga1499bcbd0f0e1fb92ee560baedfd0291">SPI1_TXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370">SPI_TXFR3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga1499bcbd0f0e1fb92ee560baedfd0291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de78807be613313be26fdf1004d6848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga7de78807be613313be26fdf1004d6848">SPI1_RXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205">SPI_RXFR0_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga7de78807be613313be26fdf1004d6848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaedcb8e9d4e2f971f57ae9245b82013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaeaedcb8e9d4e2f971f57ae9245b82013">SPI1_RXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d">SPI_RXFR1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gaeaedcb8e9d4e2f971f57ae9245b82013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7500219736325d1dd7402e0a0fcafbb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga7500219736325d1dd7402e0a0fcafbb2">SPI1_RXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab">SPI_RXFR2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga7500219736325d1dd7402e0a0fcafbb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7109ab9c0c71f5032aa3b387da1d0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa7109ab9c0c71f5032aa3b387da1d0dc">SPI1_RXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016">SPI_RXFR3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gaa7109ab9c0c71f5032aa3b387da1d0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71059039d0f22831b1b01b7c564a6b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga71059039d0f22831b1b01b7c564a6b3c">SPI2_MCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac">SPI_MCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga71059039d0f22831b1b01b7c564a6b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53a77d21da325c8ba82e78baa50bc967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga53a77d21da325c8ba82e78baa50bc967">SPI2_TCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5">SPI_TCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga53a77d21da325c8ba82e78baa50bc967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4efe07f0a7560ea69ef435e3f3b6cf06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga4efe07f0a7560ea69ef435e3f3b6cf06">SPI2_CTAR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>,0)</td></tr>
<tr class="separator:ga4efe07f0a7560ea69ef435e3f3b6cf06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d293ad974a088451144e55191f7566d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d293ad974a088451144e55191f7566d">SPI2_CTAR0_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>,0)</td></tr>
<tr class="separator:ga2d293ad974a088451144e55191f7566d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ffdd64fdb42231c0548f338a435a1a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ffdd64fdb42231c0548f338a435a1a9">SPI2_CTAR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>,1)</td></tr>
<tr class="separator:ga5ffdd64fdb42231c0548f338a435a1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d844381f1f96dd5d969cccdab12144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga42d844381f1f96dd5d969cccdab12144">SPI2_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">SPI_SR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga42d844381f1f96dd5d969cccdab12144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c631aa78e6775fda0fb338727dba088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2c631aa78e6775fda0fb338727dba088">SPI2_RSER</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d">SPI_RSER_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga2c631aa78e6775fda0fb338727dba088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da32f67baad1140a1629e03f7931b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga5da32f67baad1140a1629e03f7931b2b">SPI2_PUSHR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277">SPI_PUSHR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga5da32f67baad1140a1629e03f7931b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74ad821ae1081194eb0538edcc6f297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa74ad821ae1081194eb0538edcc6f297">SPI2_PUSHR_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:gaa74ad821ae1081194eb0538edcc6f297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19b7b836e56ea46b47baeb6011b56f4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga19b7b836e56ea46b47baeb6011b56f4b">SPI2_POPR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716">SPI_POPR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga19b7b836e56ea46b47baeb6011b56f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9074718850c4771dfbd37187ca5f4959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga9074718850c4771dfbd37187ca5f4959">SPI2_TXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5">SPI_TXFR0_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga9074718850c4771dfbd37187ca5f4959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52ca2362e53a221efd6873c32d8a01c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga52ca2362e53a221efd6873c32d8a01c3">SPI2_TXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f">SPI_TXFR1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga52ca2362e53a221efd6873c32d8a01c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee9a1aaf5e2e18b0be9bf12f07d83584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaee9a1aaf5e2e18b0be9bf12f07d83584">SPI2_TXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f">SPI_TXFR2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:gaee9a1aaf5e2e18b0be9bf12f07d83584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b32a7ff518736ae497caa9ffdd7b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa0b32a7ff518736ae497caa9ffdd7b13">SPI2_TXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370">SPI_TXFR3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:gaa0b32a7ff518736ae497caa9ffdd7b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff2ab7a68f1f6302337dc26bfeb4e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gabff2ab7a68f1f6302337dc26bfeb4e0a">SPI2_RXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205">SPI_RXFR0_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:gabff2ab7a68f1f6302337dc26bfeb4e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae632f34218a5afec36f990694920500e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gae632f34218a5afec36f990694920500e">SPI2_RXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d">SPI_RXFR1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:gae632f34218a5afec36f990694920500e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7f343a7fca8f7b7d52bc4728e72259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaed7f343a7fca8f7b7d52bc4728e72259">SPI2_RXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab">SPI_RXFR2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:gaed7f343a7fca8f7b7d52bc4728e72259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7575a542a833dbf878ed170bbf8e51ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga7575a542a833dbf878ed170bbf8e51ed">SPI2_RXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016">SPI_RXFR3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td></tr>
<tr class="separator:ga7575a542a833dbf878ed170bbf8e51ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03422d0720260cb2a58865ed19860532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga03422d0720260cb2a58865ed19860532">SPI0_CTAR</a>(index2)&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,index2)</td></tr>
<tr class="separator:ga03422d0720260cb2a58865ed19860532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbf1462983c1b220bf20a074517d23e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gadbf1462983c1b220bf20a074517d23e5">SPI1_CTAR</a>(index2)&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,index2)</td></tr>
<tr class="separator:gadbf1462983c1b220bf20a074517d23e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8faa2d5ea54bdbbec0de469863df0c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga8faa2d5ea54bdbbec0de469863df0c35">SPI2_CTAR</a>(index2)&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>,index2)</td></tr>
<tr class="separator:ga8faa2d5ea54bdbbec0de469863df0c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35f3bc77755e3d6e604d91d0ae4545f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gab35f3bc77755e3d6e604d91d0ae4545f">SPI0_CTAR_SLAVE</a>(index2)&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,index2)</td></tr>
<tr class="separator:gab35f3bc77755e3d6e604d91d0ae4545f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361579ce18b530b397c5de3ac7f0901d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga361579ce18b530b397c5de3ac7f0901d">SPI1_CTAR_SLAVE</a>(index2)&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,index2)</td></tr>
<tr class="separator:ga361579ce18b530b397c5de3ac7f0901d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f28ca15ffb5162a59cb82e4ff460fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga22f28ca15ffb5162a59cb82e4ff460fd">SPI2_CTAR_SLAVE</a>(index2)&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>,index2)</td></tr>
<tr class="separator:ga22f28ca15ffb5162a59cb82e4ff460fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f3e3aa90fc1cdfb071320ce19987ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac">SPI_MCR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>)</td></tr>
<tr class="separator:ga02f3e3aa90fc1cdfb071320ce19987ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59171d40915f579f0444e2036c67d9f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5">SPI_TCR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR)</td></tr>
<tr class="separator:ga59171d40915f579f0444e2036c67d9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd9cd0fec440c317a022bcf3648af57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index2)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CTAR[index2])</td></tr>
<tr class="separator:gacbd9cd0fec440c317a022bcf3648af57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc645b8d22dd9721ab6fa01357b2d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>,  index2)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CTAR_SLAVE[index2])</td></tr>
<tr class="separator:ga8cc645b8d22dd9721ab6fa01357b2d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e3d3fae279a7f98aec5aebeb1c6b0bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">SPI_SR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>)</td></tr>
<tr class="separator:ga0e3d3fae279a7f98aec5aebeb1c6b0bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f533d7434b45c8f009c8167748de39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d">SPI_RSER_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RSER)</td></tr>
<tr class="separator:ga8f533d7434b45c8f009c8167748de39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa72e13724179a2f797827085b3ff1277"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277">SPI_PUSHR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PUSHR)</td></tr>
<tr class="separator:gaa72e13724179a2f797827085b3ff1277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga471bc13ac366b823f456b69188afeedf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PUSHR_SLAVE)</td></tr>
<tr class="separator:ga471bc13ac366b823f456b69188afeedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf79eb9413589dba11d328fbee52c1716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716">SPI_POPR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;POPR)</td></tr>
<tr class="separator:gaf79eb9413589dba11d328fbee52c1716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga055ab0396fbd2b7e079ffa0df55110a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5">SPI_TXFR0_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR0)</td></tr>
<tr class="separator:ga055ab0396fbd2b7e079ffa0df55110a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c7d3fda087668b4cb29054741f99d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f">SPI_TXFR1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR1)</td></tr>
<tr class="separator:ga9c7d3fda087668b4cb29054741f99d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c17a1852eb3b3e60d3204900a35f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f">SPI_TXFR2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR2)</td></tr>
<tr class="separator:ga52c17a1852eb3b3e60d3204900a35f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a2eb75190dd107d3cc223f886bcf370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370">SPI_TXFR3_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR3)</td></tr>
<tr class="separator:ga6a2eb75190dd107d3cc223f886bcf370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d4672afa128ec2ea1dd170a6c88f205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205">SPI_RXFR0_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR0)</td></tr>
<tr class="separator:ga2d4672afa128ec2ea1dd170a6c88f205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc098f814d673c7cf27768c8648690d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d">SPI_RXFR1_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR1)</td></tr>
<tr class="separator:ga0fc098f814d673c7cf27768c8648690d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf83df318cdd9952c9ceaa1a779a54fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab">SPI_RXFR2_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR2)</td></tr>
<tr class="separator:gaf83df318cdd9952c9ceaa1a779a54fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e059b28cc5a9024386a97fb1fb1016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016">SPI_RXFR3_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR3)</td></tr>
<tr class="separator:ga87e059b28cc5a9024386a97fb1fb1016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4d9e80de527e18ba0e9d5d2bb296f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaad4d9e80de527e18ba0e9d5d2bb296f1">SPI0_MCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac">SPI_MCR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:gaad4d9e80de527e18ba0e9d5d2bb296f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga210fb00eb7662406b9ecf9d26d6b59b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga210fb00eb7662406b9ecf9d26d6b59b7">SPI0_TCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5">SPI_TCR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga210fb00eb7662406b9ecf9d26d6b59b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361272e0b4388562e3b354b195055cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga361272e0b4388562e3b354b195055cf3">SPI0_CTAR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,0)</td></tr>
<tr class="separator:ga361272e0b4388562e3b354b195055cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9d49703b2736f1ed039cd51c0a3286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga4c9d49703b2736f1ed039cd51c0a3286">SPI0_CTAR0_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,0)</td></tr>
<tr class="separator:ga4c9d49703b2736f1ed039cd51c0a3286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234cd9dd4ba491ddcca9697084262e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga234cd9dd4ba491ddcca9697084262e55">SPI0_CTAR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,1)</td></tr>
<tr class="separator:ga234cd9dd4ba491ddcca9697084262e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2461be1ade1e6f4c9332082078af0447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2461be1ade1e6f4c9332082078af0447">SPI0_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">SPI_SR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga2461be1ade1e6f4c9332082078af0447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614a52874363ff4724a035362b2ffe1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga614a52874363ff4724a035362b2ffe1c">SPI0_RSER</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d">SPI_RSER_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga614a52874363ff4724a035362b2ffe1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311e180862c59deeee5e84c30db131db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga311e180862c59deeee5e84c30db131db">SPI0_PUSHR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277">SPI_PUSHR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga311e180862c59deeee5e84c30db131db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6514b6c606e605cdf798079bed11b25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gae6514b6c606e605cdf798079bed11b25">SPI0_PUSHR_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:gae6514b6c606e605cdf798079bed11b25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71790353458ed0d939a04f5c0342a46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga71790353458ed0d939a04f5c0342a46c">SPI0_POPR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716">SPI_POPR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga71790353458ed0d939a04f5c0342a46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22053450990694ec6600de625ce8c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga22053450990694ec6600de625ce8c51b">SPI0_TXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5">SPI_TXFR0_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga22053450990694ec6600de625ce8c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc756f4ba33522fd5052c2e99cf18883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gabc756f4ba33522fd5052c2e99cf18883">SPI0_TXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f">SPI_TXFR1_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:gabc756f4ba33522fd5052c2e99cf18883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e3df74d9d7a7467c3d5daa8e61c1a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaf9e3df74d9d7a7467c3d5daa8e61c1a9">SPI0_TXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f">SPI_TXFR2_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:gaf9e3df74d9d7a7467c3d5daa8e61c1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b718d889702b5e573fa1d835d043fd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga3b718d889702b5e573fa1d835d043fd3">SPI0_TXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370">SPI_TXFR3_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga3b718d889702b5e573fa1d835d043fd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3467bffc0d52c511131f5cac2ab8f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa3467bffc0d52c511131f5cac2ab8f05">SPI0_RXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205">SPI_RXFR0_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:gaa3467bffc0d52c511131f5cac2ab8f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd1177c8bda0cadeea041874dfb59e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga9bd1177c8bda0cadeea041874dfb59e1">SPI0_RXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d">SPI_RXFR1_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga9bd1177c8bda0cadeea041874dfb59e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea1f9cff00a61343648d8d6d989a614f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaea1f9cff00a61343648d8d6d989a614f">SPI0_RXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab">SPI_RXFR2_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:gaea1f9cff00a61343648d8d6d989a614f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga853091d7021809023d1553f1afbb98f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga853091d7021809023d1553f1afbb98f2">SPI0_RXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016">SPI_RXFR3_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td></tr>
<tr class="separator:ga853091d7021809023d1553f1afbb98f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93e33ad75971c31b92babebf679fc5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa93e33ad75971c31b92babebf679fc5a">SPI1_MCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac">SPI_MCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gaa93e33ad75971c31b92babebf679fc5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ade51be82bf9bed7a9ed2b7a603df4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga5ade51be82bf9bed7a9ed2b7a603df4a">SPI1_TCR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5">SPI_TCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga5ade51be82bf9bed7a9ed2b7a603df4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga408d7fe306a431e876b78b5e7bb764e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga408d7fe306a431e876b78b5e7bb764e5">SPI1_CTAR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,0)</td></tr>
<tr class="separator:ga408d7fe306a431e876b78b5e7bb764e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga251fb8689b81993c65343a87974470b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga251fb8689b81993c65343a87974470b2">SPI1_CTAR0_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,0)</td></tr>
<tr class="separator:ga251fb8689b81993c65343a87974470b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd2d301feeca18f4cc3fd3d5b0d1371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaacd2d301feeca18f4cc3fd3d5b0d1371">SPI1_CTAR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,1)</td></tr>
<tr class="separator:gaacd2d301feeca18f4cc3fd3d5b0d1371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b19fcaa36c268e02998a7719d021bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga2b19fcaa36c268e02998a7719d021bac">SPI1_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">SPI_SR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga2b19fcaa36c268e02998a7719d021bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12df97e0d55761a6643307e86ee4f61c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga12df97e0d55761a6643307e86ee4f61c">SPI1_RSER</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d">SPI_RSER_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga12df97e0d55761a6643307e86ee4f61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08a3e3e7fb1676acd598bad6f4c2bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gab08a3e3e7fb1676acd598bad6f4c2bf1">SPI1_PUSHR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277">SPI_PUSHR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gab08a3e3e7fb1676acd598bad6f4c2bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga077478cca0677739d69de298b0e81c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga077478cca0677739d69de298b0e81c83">SPI1_PUSHR_SLAVE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga077478cca0677739d69de298b0e81c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff7c8bb79325876a9887793aafe08e43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaff7c8bb79325876a9887793aafe08e43">SPI1_POPR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716">SPI_POPR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gaff7c8bb79325876a9887793aafe08e43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf280eeb80de83a810100279ab6ce0df7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaf280eeb80de83a810100279ab6ce0df7">SPI1_TXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5">SPI_TXFR0_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gaf280eeb80de83a810100279ab6ce0df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3755813813c378ef7e947689e451323b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga3755813813c378ef7e947689e451323b">SPI1_TXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f">SPI_TXFR1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga3755813813c378ef7e947689e451323b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089246b70f95f5ee52b0c947c7f3370c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga089246b70f95f5ee52b0c947c7f3370c">SPI1_TXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f">SPI_TXFR2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga089246b70f95f5ee52b0c947c7f3370c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1499bcbd0f0e1fb92ee560baedfd0291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga1499bcbd0f0e1fb92ee560baedfd0291">SPI1_TXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370">SPI_TXFR3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga1499bcbd0f0e1fb92ee560baedfd0291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de78807be613313be26fdf1004d6848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga7de78807be613313be26fdf1004d6848">SPI1_RXFR0</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205">SPI_RXFR0_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga7de78807be613313be26fdf1004d6848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaedcb8e9d4e2f971f57ae9245b82013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaeaedcb8e9d4e2f971f57ae9245b82013">SPI1_RXFR1</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d">SPI_RXFR1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gaeaedcb8e9d4e2f971f57ae9245b82013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7500219736325d1dd7402e0a0fcafbb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga7500219736325d1dd7402e0a0fcafbb2">SPI1_RXFR2</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab">SPI_RXFR2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:ga7500219736325d1dd7402e0a0fcafbb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7109ab9c0c71f5032aa3b387da1d0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gaa7109ab9c0c71f5032aa3b387da1d0dc">SPI1_RXFR3</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016">SPI_RXFR3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td></tr>
<tr class="separator:gaa7109ab9c0c71f5032aa3b387da1d0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03422d0720260cb2a58865ed19860532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga03422d0720260cb2a58865ed19860532">SPI0_CTAR</a>(index2)&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,index2)</td></tr>
<tr class="separator:ga03422d0720260cb2a58865ed19860532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbf1462983c1b220bf20a074517d23e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gadbf1462983c1b220bf20a074517d23e5">SPI1_CTAR</a>(index2)&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,index2)</td></tr>
<tr class="separator:gadbf1462983c1b220bf20a074517d23e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab35f3bc77755e3d6e604d91d0ae4545f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#gab35f3bc77755e3d6e604d91d0ae4545f">SPI0_CTAR_SLAVE</a>(index2)&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,index2)</td></tr>
<tr class="separator:gab35f3bc77755e3d6e604d91d0ae4545f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361579ce18b530b397c5de3ac7f0901d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___register___accessor___macros.html#ga361579ce18b530b397c5de3ac7f0901d">SPI1_CTAR_SLAVE</a>(index2)&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,index2)</td></tr>
<tr class="separator:ga361579ce18b530b397c5de3ac7f0901d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga03422d0720260cb2a58865ed19860532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03422d0720260cb2a58865ed19860532">&#9670;&nbsp;</a></span>SPI0_CTAR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07831">7831</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga03422d0720260cb2a58865ed19860532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03422d0720260cb2a58865ed19860532">&#9670;&nbsp;</a></span>SPI0_CTAR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12565">12565</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga03422d0720260cb2a58865ed19860532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03422d0720260cb2a58865ed19860532">&#9670;&nbsp;</a></span>SPI0_CTAR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12586">12586</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga361272e0b4388562e3b354b195055cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga361272e0b4388562e3b354b195055cf3">&#9670;&nbsp;</a></span>SPI0_CTAR0 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07794">7794</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga361272e0b4388562e3b354b195055cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga361272e0b4388562e3b354b195055cf3">&#9670;&nbsp;</a></span>SPI0_CTAR0 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12509">12509</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga361272e0b4388562e3b354b195055cf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga361272e0b4388562e3b354b195055cf3">&#9670;&nbsp;</a></span>SPI0_CTAR0 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12530">12530</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4c9d49703b2736f1ed039cd51c0a3286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c9d49703b2736f1ed039cd51c0a3286">&#9670;&nbsp;</a></span>SPI0_CTAR0_SLAVE <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR0_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07795">7795</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga4c9d49703b2736f1ed039cd51c0a3286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c9d49703b2736f1ed039cd51c0a3286">&#9670;&nbsp;</a></span>SPI0_CTAR0_SLAVE <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR0_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12510">12510</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4c9d49703b2736f1ed039cd51c0a3286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c9d49703b2736f1ed039cd51c0a3286">&#9670;&nbsp;</a></span>SPI0_CTAR0_SLAVE <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR0_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12531">12531</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga234cd9dd4ba491ddcca9697084262e55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga234cd9dd4ba491ddcca9697084262e55">&#9670;&nbsp;</a></span>SPI0_CTAR1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07796">7796</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga234cd9dd4ba491ddcca9697084262e55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga234cd9dd4ba491ddcca9697084262e55">&#9670;&nbsp;</a></span>SPI0_CTAR1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12511">12511</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga234cd9dd4ba491ddcca9697084262e55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga234cd9dd4ba491ddcca9697084262e55">&#9670;&nbsp;</a></span>SPI0_CTAR1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12532">12532</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab35f3bc77755e3d6e604d91d0ae4545f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab35f3bc77755e3d6e604d91d0ae4545f">&#9670;&nbsp;</a></span>SPI0_CTAR_SLAVE <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR_SLAVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07833">7833</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab35f3bc77755e3d6e604d91d0ae4545f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab35f3bc77755e3d6e604d91d0ae4545f">&#9670;&nbsp;</a></span>SPI0_CTAR_SLAVE <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR_SLAVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12568">12568</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab35f3bc77755e3d6e604d91d0ae4545f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab35f3bc77755e3d6e604d91d0ae4545f">&#9670;&nbsp;</a></span>SPI0_CTAR_SLAVE <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_CTAR_SLAVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12589">12589</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaad4d9e80de527e18ba0e9d5d2bb296f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad4d9e80de527e18ba0e9d5d2bb296f1">&#9670;&nbsp;</a></span>SPI0_MCR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_MCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac">SPI_MCR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07792">7792</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaad4d9e80de527e18ba0e9d5d2bb296f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad4d9e80de527e18ba0e9d5d2bb296f1">&#9670;&nbsp;</a></span>SPI0_MCR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_MCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac">SPI_MCR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12507">12507</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaad4d9e80de527e18ba0e9d5d2bb296f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad4d9e80de527e18ba0e9d5d2bb296f1">&#9670;&nbsp;</a></span>SPI0_MCR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_MCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac">SPI_MCR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12528">12528</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga71790353458ed0d939a04f5c0342a46c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71790353458ed0d939a04f5c0342a46c">&#9670;&nbsp;</a></span>SPI0_POPR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_POPR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716">SPI_POPR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07801">7801</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga71790353458ed0d939a04f5c0342a46c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71790353458ed0d939a04f5c0342a46c">&#9670;&nbsp;</a></span>SPI0_POPR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_POPR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716">SPI_POPR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12516">12516</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga71790353458ed0d939a04f5c0342a46c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71790353458ed0d939a04f5c0342a46c">&#9670;&nbsp;</a></span>SPI0_POPR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_POPR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716">SPI_POPR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12537">12537</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga311e180862c59deeee5e84c30db131db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga311e180862c59deeee5e84c30db131db">&#9670;&nbsp;</a></span>SPI0_PUSHR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_PUSHR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277">SPI_PUSHR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07799">7799</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga311e180862c59deeee5e84c30db131db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga311e180862c59deeee5e84c30db131db">&#9670;&nbsp;</a></span>SPI0_PUSHR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_PUSHR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277">SPI_PUSHR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12514">12514</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga311e180862c59deeee5e84c30db131db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga311e180862c59deeee5e84c30db131db">&#9670;&nbsp;</a></span>SPI0_PUSHR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_PUSHR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277">SPI_PUSHR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12535">12535</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae6514b6c606e605cdf798079bed11b25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6514b6c606e605cdf798079bed11b25">&#9670;&nbsp;</a></span>SPI0_PUSHR_SLAVE <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_PUSHR_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07800">7800</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae6514b6c606e605cdf798079bed11b25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6514b6c606e605cdf798079bed11b25">&#9670;&nbsp;</a></span>SPI0_PUSHR_SLAVE <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_PUSHR_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12515">12515</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae6514b6c606e605cdf798079bed11b25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6514b6c606e605cdf798079bed11b25">&#9670;&nbsp;</a></span>SPI0_PUSHR_SLAVE <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_PUSHR_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12536">12536</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga614a52874363ff4724a035362b2ffe1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga614a52874363ff4724a035362b2ffe1c">&#9670;&nbsp;</a></span>SPI0_RSER <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RSER&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d">SPI_RSER_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07798">7798</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga614a52874363ff4724a035362b2ffe1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga614a52874363ff4724a035362b2ffe1c">&#9670;&nbsp;</a></span>SPI0_RSER <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RSER&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d">SPI_RSER_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12513">12513</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga614a52874363ff4724a035362b2ffe1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga614a52874363ff4724a035362b2ffe1c">&#9670;&nbsp;</a></span>SPI0_RSER <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RSER&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d">SPI_RSER_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12534">12534</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa3467bffc0d52c511131f5cac2ab8f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3467bffc0d52c511131f5cac2ab8f05">&#9670;&nbsp;</a></span>SPI0_RXFR0 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205">SPI_RXFR0_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07806">7806</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa3467bffc0d52c511131f5cac2ab8f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3467bffc0d52c511131f5cac2ab8f05">&#9670;&nbsp;</a></span>SPI0_RXFR0 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205">SPI_RXFR0_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12521">12521</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa3467bffc0d52c511131f5cac2ab8f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3467bffc0d52c511131f5cac2ab8f05">&#9670;&nbsp;</a></span>SPI0_RXFR0 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205">SPI_RXFR0_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12542">12542</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9bd1177c8bda0cadeea041874dfb59e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bd1177c8bda0cadeea041874dfb59e1">&#9670;&nbsp;</a></span>SPI0_RXFR1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d">SPI_RXFR1_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07807">7807</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9bd1177c8bda0cadeea041874dfb59e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bd1177c8bda0cadeea041874dfb59e1">&#9670;&nbsp;</a></span>SPI0_RXFR1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d">SPI_RXFR1_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12522">12522</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9bd1177c8bda0cadeea041874dfb59e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9bd1177c8bda0cadeea041874dfb59e1">&#9670;&nbsp;</a></span>SPI0_RXFR1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d">SPI_RXFR1_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12543">12543</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaea1f9cff00a61343648d8d6d989a614f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea1f9cff00a61343648d8d6d989a614f">&#9670;&nbsp;</a></span>SPI0_RXFR2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab">SPI_RXFR2_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07808">7808</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaea1f9cff00a61343648d8d6d989a614f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea1f9cff00a61343648d8d6d989a614f">&#9670;&nbsp;</a></span>SPI0_RXFR2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab">SPI_RXFR2_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12523">12523</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaea1f9cff00a61343648d8d6d989a614f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaea1f9cff00a61343648d8d6d989a614f">&#9670;&nbsp;</a></span>SPI0_RXFR2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab">SPI_RXFR2_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12544">12544</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga853091d7021809023d1553f1afbb98f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga853091d7021809023d1553f1afbb98f2">&#9670;&nbsp;</a></span>SPI0_RXFR3 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016">SPI_RXFR3_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07809">7809</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga853091d7021809023d1553f1afbb98f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga853091d7021809023d1553f1afbb98f2">&#9670;&nbsp;</a></span>SPI0_RXFR3 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016">SPI_RXFR3_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12524">12524</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga853091d7021809023d1553f1afbb98f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga853091d7021809023d1553f1afbb98f2">&#9670;&nbsp;</a></span>SPI0_RXFR3 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_RXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016">SPI_RXFR3_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12545">12545</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2461be1ade1e6f4c9332082078af0447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2461be1ade1e6f4c9332082078af0447">&#9670;&nbsp;</a></span>SPI0_SR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_SR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">SPI_SR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07797">7797</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2461be1ade1e6f4c9332082078af0447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2461be1ade1e6f4c9332082078af0447">&#9670;&nbsp;</a></span>SPI0_SR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_SR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">SPI_SR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12512">12512</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2461be1ade1e6f4c9332082078af0447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2461be1ade1e6f4c9332082078af0447">&#9670;&nbsp;</a></span>SPI0_SR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_SR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">SPI_SR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12533">12533</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga210fb00eb7662406b9ecf9d26d6b59b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga210fb00eb7662406b9ecf9d26d6b59b7">&#9670;&nbsp;</a></span>SPI0_TCR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5">SPI_TCR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07793">7793</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga210fb00eb7662406b9ecf9d26d6b59b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga210fb00eb7662406b9ecf9d26d6b59b7">&#9670;&nbsp;</a></span>SPI0_TCR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5">SPI_TCR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12508">12508</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga210fb00eb7662406b9ecf9d26d6b59b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga210fb00eb7662406b9ecf9d26d6b59b7">&#9670;&nbsp;</a></span>SPI0_TCR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5">SPI_TCR_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12529">12529</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga22053450990694ec6600de625ce8c51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22053450990694ec6600de625ce8c51b">&#9670;&nbsp;</a></span>SPI0_TXFR0 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5">SPI_TXFR0_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07802">7802</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga22053450990694ec6600de625ce8c51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22053450990694ec6600de625ce8c51b">&#9670;&nbsp;</a></span>SPI0_TXFR0 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5">SPI_TXFR0_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12517">12517</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga22053450990694ec6600de625ce8c51b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22053450990694ec6600de625ce8c51b">&#9670;&nbsp;</a></span>SPI0_TXFR0 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5">SPI_TXFR0_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12538">12538</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gabc756f4ba33522fd5052c2e99cf18883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc756f4ba33522fd5052c2e99cf18883">&#9670;&nbsp;</a></span>SPI0_TXFR1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f">SPI_TXFR1_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07803">7803</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gabc756f4ba33522fd5052c2e99cf18883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc756f4ba33522fd5052c2e99cf18883">&#9670;&nbsp;</a></span>SPI0_TXFR1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f">SPI_TXFR1_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12518">12518</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gabc756f4ba33522fd5052c2e99cf18883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc756f4ba33522fd5052c2e99cf18883">&#9670;&nbsp;</a></span>SPI0_TXFR1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f">SPI_TXFR1_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12539">12539</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf9e3df74d9d7a7467c3d5daa8e61c1a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9e3df74d9d7a7467c3d5daa8e61c1a9">&#9670;&nbsp;</a></span>SPI0_TXFR2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f">SPI_TXFR2_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07804">7804</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf9e3df74d9d7a7467c3d5daa8e61c1a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9e3df74d9d7a7467c3d5daa8e61c1a9">&#9670;&nbsp;</a></span>SPI0_TXFR2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f">SPI_TXFR2_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12519">12519</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf9e3df74d9d7a7467c3d5daa8e61c1a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9e3df74d9d7a7467c3d5daa8e61c1a9">&#9670;&nbsp;</a></span>SPI0_TXFR2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f">SPI_TXFR2_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12540">12540</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3b718d889702b5e573fa1d835d043fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b718d889702b5e573fa1d835d043fd3">&#9670;&nbsp;</a></span>SPI0_TXFR3 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370">SPI_TXFR3_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07805">7805</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga3b718d889702b5e573fa1d835d043fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b718d889702b5e573fa1d835d043fd3">&#9670;&nbsp;</a></span>SPI0_TXFR3 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370">SPI_TXFR3_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12520">12520</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga3b718d889702b5e573fa1d835d043fd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b718d889702b5e573fa1d835d043fd3">&#9670;&nbsp;</a></span>SPI0_TXFR3 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_TXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370">SPI_TXFR3_REG</a>(<a class="el" href="group___s_a_m3_x8_e__base.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12541">12541</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gadbf1462983c1b220bf20a074517d23e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbf1462983c1b220bf20a074517d23e5">&#9670;&nbsp;</a></span>SPI1_CTAR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07832">7832</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gadbf1462983c1b220bf20a074517d23e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbf1462983c1b220bf20a074517d23e5">&#9670;&nbsp;</a></span>SPI1_CTAR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12566">12566</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gadbf1462983c1b220bf20a074517d23e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadbf1462983c1b220bf20a074517d23e5">&#9670;&nbsp;</a></span>SPI1_CTAR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12587">12587</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga408d7fe306a431e876b78b5e7bb764e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga408d7fe306a431e876b78b5e7bb764e5">&#9670;&nbsp;</a></span>SPI1_CTAR0 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07813">7813</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga408d7fe306a431e876b78b5e7bb764e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga408d7fe306a431e876b78b5e7bb764e5">&#9670;&nbsp;</a></span>SPI1_CTAR0 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12528">12528</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga408d7fe306a431e876b78b5e7bb764e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga408d7fe306a431e876b78b5e7bb764e5">&#9670;&nbsp;</a></span>SPI1_CTAR0 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12549">12549</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga251fb8689b81993c65343a87974470b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga251fb8689b81993c65343a87974470b2">&#9670;&nbsp;</a></span>SPI1_CTAR0_SLAVE <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR0_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07814">7814</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga251fb8689b81993c65343a87974470b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga251fb8689b81993c65343a87974470b2">&#9670;&nbsp;</a></span>SPI1_CTAR0_SLAVE <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR0_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12529">12529</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga251fb8689b81993c65343a87974470b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga251fb8689b81993c65343a87974470b2">&#9670;&nbsp;</a></span>SPI1_CTAR0_SLAVE <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR0_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12550">12550</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaacd2d301feeca18f4cc3fd3d5b0d1371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacd2d301feeca18f4cc3fd3d5b0d1371">&#9670;&nbsp;</a></span>SPI1_CTAR1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07815">7815</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaacd2d301feeca18f4cc3fd3d5b0d1371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacd2d301feeca18f4cc3fd3d5b0d1371">&#9670;&nbsp;</a></span>SPI1_CTAR1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12530">12530</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaacd2d301feeca18f4cc3fd3d5b0d1371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaacd2d301feeca18f4cc3fd3d5b0d1371">&#9670;&nbsp;</a></span>SPI1_CTAR1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12551">12551</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga361579ce18b530b397c5de3ac7f0901d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga361579ce18b530b397c5de3ac7f0901d">&#9670;&nbsp;</a></span>SPI1_CTAR_SLAVE <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR_SLAVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07834">7834</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga361579ce18b530b397c5de3ac7f0901d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga361579ce18b530b397c5de3ac7f0901d">&#9670;&nbsp;</a></span>SPI1_CTAR_SLAVE <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR_SLAVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12569">12569</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga361579ce18b530b397c5de3ac7f0901d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga361579ce18b530b397c5de3ac7f0901d">&#9670;&nbsp;</a></span>SPI1_CTAR_SLAVE <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_CTAR_SLAVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12590">12590</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa93e33ad75971c31b92babebf679fc5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa93e33ad75971c31b92babebf679fc5a">&#9670;&nbsp;</a></span>SPI1_MCR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_MCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac">SPI_MCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07811">7811</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa93e33ad75971c31b92babebf679fc5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa93e33ad75971c31b92babebf679fc5a">&#9670;&nbsp;</a></span>SPI1_MCR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_MCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac">SPI_MCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12526">12526</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa93e33ad75971c31b92babebf679fc5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa93e33ad75971c31b92babebf679fc5a">&#9670;&nbsp;</a></span>SPI1_MCR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_MCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac">SPI_MCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12547">12547</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaff7c8bb79325876a9887793aafe08e43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff7c8bb79325876a9887793aafe08e43">&#9670;&nbsp;</a></span>SPI1_POPR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_POPR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716">SPI_POPR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07820">7820</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaff7c8bb79325876a9887793aafe08e43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff7c8bb79325876a9887793aafe08e43">&#9670;&nbsp;</a></span>SPI1_POPR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_POPR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716">SPI_POPR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12535">12535</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaff7c8bb79325876a9887793aafe08e43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff7c8bb79325876a9887793aafe08e43">&#9670;&nbsp;</a></span>SPI1_POPR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_POPR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716">SPI_POPR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12556">12556</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab08a3e3e7fb1676acd598bad6f4c2bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab08a3e3e7fb1676acd598bad6f4c2bf1">&#9670;&nbsp;</a></span>SPI1_PUSHR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_PUSHR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277">SPI_PUSHR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07818">7818</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab08a3e3e7fb1676acd598bad6f4c2bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab08a3e3e7fb1676acd598bad6f4c2bf1">&#9670;&nbsp;</a></span>SPI1_PUSHR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_PUSHR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277">SPI_PUSHR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12533">12533</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab08a3e3e7fb1676acd598bad6f4c2bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab08a3e3e7fb1676acd598bad6f4c2bf1">&#9670;&nbsp;</a></span>SPI1_PUSHR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_PUSHR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277">SPI_PUSHR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12554">12554</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga077478cca0677739d69de298b0e81c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga077478cca0677739d69de298b0e81c83">&#9670;&nbsp;</a></span>SPI1_PUSHR_SLAVE <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_PUSHR_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07819">7819</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga077478cca0677739d69de298b0e81c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga077478cca0677739d69de298b0e81c83">&#9670;&nbsp;</a></span>SPI1_PUSHR_SLAVE <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_PUSHR_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12534">12534</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga077478cca0677739d69de298b0e81c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga077478cca0677739d69de298b0e81c83">&#9670;&nbsp;</a></span>SPI1_PUSHR_SLAVE <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_PUSHR_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12555">12555</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga12df97e0d55761a6643307e86ee4f61c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12df97e0d55761a6643307e86ee4f61c">&#9670;&nbsp;</a></span>SPI1_RSER <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RSER&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d">SPI_RSER_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07817">7817</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga12df97e0d55761a6643307e86ee4f61c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12df97e0d55761a6643307e86ee4f61c">&#9670;&nbsp;</a></span>SPI1_RSER <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RSER&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d">SPI_RSER_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12532">12532</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga12df97e0d55761a6643307e86ee4f61c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12df97e0d55761a6643307e86ee4f61c">&#9670;&nbsp;</a></span>SPI1_RSER <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RSER&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d">SPI_RSER_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12553">12553</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7de78807be613313be26fdf1004d6848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7de78807be613313be26fdf1004d6848">&#9670;&nbsp;</a></span>SPI1_RXFR0 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205">SPI_RXFR0_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07825">7825</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga7de78807be613313be26fdf1004d6848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7de78807be613313be26fdf1004d6848">&#9670;&nbsp;</a></span>SPI1_RXFR0 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205">SPI_RXFR0_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12540">12540</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7de78807be613313be26fdf1004d6848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7de78807be613313be26fdf1004d6848">&#9670;&nbsp;</a></span>SPI1_RXFR0 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205">SPI_RXFR0_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12561">12561</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaeaedcb8e9d4e2f971f57ae9245b82013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaedcb8e9d4e2f971f57ae9245b82013">&#9670;&nbsp;</a></span>SPI1_RXFR1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d">SPI_RXFR1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07826">7826</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaeaedcb8e9d4e2f971f57ae9245b82013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaedcb8e9d4e2f971f57ae9245b82013">&#9670;&nbsp;</a></span>SPI1_RXFR1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d">SPI_RXFR1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12541">12541</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaeaedcb8e9d4e2f971f57ae9245b82013"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeaedcb8e9d4e2f971f57ae9245b82013">&#9670;&nbsp;</a></span>SPI1_RXFR1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d">SPI_RXFR1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12562">12562</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7500219736325d1dd7402e0a0fcafbb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7500219736325d1dd7402e0a0fcafbb2">&#9670;&nbsp;</a></span>SPI1_RXFR2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab">SPI_RXFR2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07827">7827</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga7500219736325d1dd7402e0a0fcafbb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7500219736325d1dd7402e0a0fcafbb2">&#9670;&nbsp;</a></span>SPI1_RXFR2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab">SPI_RXFR2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12542">12542</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7500219736325d1dd7402e0a0fcafbb2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7500219736325d1dd7402e0a0fcafbb2">&#9670;&nbsp;</a></span>SPI1_RXFR2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab">SPI_RXFR2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12563">12563</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa7109ab9c0c71f5032aa3b387da1d0dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7109ab9c0c71f5032aa3b387da1d0dc">&#9670;&nbsp;</a></span>SPI1_RXFR3 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016">SPI_RXFR3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07828">7828</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa7109ab9c0c71f5032aa3b387da1d0dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7109ab9c0c71f5032aa3b387da1d0dc">&#9670;&nbsp;</a></span>SPI1_RXFR3 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016">SPI_RXFR3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12543">12543</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa7109ab9c0c71f5032aa3b387da1d0dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7109ab9c0c71f5032aa3b387da1d0dc">&#9670;&nbsp;</a></span>SPI1_RXFR3 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_RXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016">SPI_RXFR3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12564">12564</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2b19fcaa36c268e02998a7719d021bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b19fcaa36c268e02998a7719d021bac">&#9670;&nbsp;</a></span>SPI1_SR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_SR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">SPI_SR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07816">7816</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2b19fcaa36c268e02998a7719d021bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b19fcaa36c268e02998a7719d021bac">&#9670;&nbsp;</a></span>SPI1_SR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_SR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">SPI_SR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12531">12531</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2b19fcaa36c268e02998a7719d021bac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b19fcaa36c268e02998a7719d021bac">&#9670;&nbsp;</a></span>SPI1_SR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_SR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">SPI_SR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12552">12552</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5ade51be82bf9bed7a9ed2b7a603df4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ade51be82bf9bed7a9ed2b7a603df4a">&#9670;&nbsp;</a></span>SPI1_TCR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5">SPI_TCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07812">7812</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga5ade51be82bf9bed7a9ed2b7a603df4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ade51be82bf9bed7a9ed2b7a603df4a">&#9670;&nbsp;</a></span>SPI1_TCR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5">SPI_TCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12527">12527</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5ade51be82bf9bed7a9ed2b7a603df4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ade51be82bf9bed7a9ed2b7a603df4a">&#9670;&nbsp;</a></span>SPI1_TCR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5">SPI_TCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12548">12548</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf280eeb80de83a810100279ab6ce0df7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf280eeb80de83a810100279ab6ce0df7">&#9670;&nbsp;</a></span>SPI1_TXFR0 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5">SPI_TXFR0_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07821">7821</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf280eeb80de83a810100279ab6ce0df7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf280eeb80de83a810100279ab6ce0df7">&#9670;&nbsp;</a></span>SPI1_TXFR0 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5">SPI_TXFR0_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12536">12536</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf280eeb80de83a810100279ab6ce0df7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf280eeb80de83a810100279ab6ce0df7">&#9670;&nbsp;</a></span>SPI1_TXFR0 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5">SPI_TXFR0_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12557">12557</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3755813813c378ef7e947689e451323b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3755813813c378ef7e947689e451323b">&#9670;&nbsp;</a></span>SPI1_TXFR1 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f">SPI_TXFR1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07822">7822</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga3755813813c378ef7e947689e451323b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3755813813c378ef7e947689e451323b">&#9670;&nbsp;</a></span>SPI1_TXFR1 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f">SPI_TXFR1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12537">12537</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga3755813813c378ef7e947689e451323b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3755813813c378ef7e947689e451323b">&#9670;&nbsp;</a></span>SPI1_TXFR1 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f">SPI_TXFR1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12558">12558</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga089246b70f95f5ee52b0c947c7f3370c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga089246b70f95f5ee52b0c947c7f3370c">&#9670;&nbsp;</a></span>SPI1_TXFR2 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f">SPI_TXFR2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07823">7823</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga089246b70f95f5ee52b0c947c7f3370c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga089246b70f95f5ee52b0c947c7f3370c">&#9670;&nbsp;</a></span>SPI1_TXFR2 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f">SPI_TXFR2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12538">12538</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga089246b70f95f5ee52b0c947c7f3370c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga089246b70f95f5ee52b0c947c7f3370c">&#9670;&nbsp;</a></span>SPI1_TXFR2 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f">SPI_TXFR2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12559">12559</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga1499bcbd0f0e1fb92ee560baedfd0291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1499bcbd0f0e1fb92ee560baedfd0291">&#9670;&nbsp;</a></span>SPI1_TXFR3 <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370">SPI_TXFR3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07824">7824</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga1499bcbd0f0e1fb92ee560baedfd0291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1499bcbd0f0e1fb92ee560baedfd0291">&#9670;&nbsp;</a></span>SPI1_TXFR3 <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370">SPI_TXFR3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12539">12539</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga1499bcbd0f0e1fb92ee560baedfd0291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1499bcbd0f0e1fb92ee560baedfd0291">&#9670;&nbsp;</a></span>SPI1_TXFR3 <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI1_TXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370">SPI_TXFR3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12560">12560</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8faa2d5ea54bdbbec0de469863df0c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8faa2d5ea54bdbbec0de469863df0c35">&#9670;&nbsp;</a></span>SPI2_CTAR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CTAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12567">12567</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8faa2d5ea54bdbbec0de469863df0c35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8faa2d5ea54bdbbec0de469863df0c35">&#9670;&nbsp;</a></span>SPI2_CTAR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CTAR</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12588">12588</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4efe07f0a7560ea69ef435e3f3b6cf06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4efe07f0a7560ea69ef435e3f3b6cf06">&#9670;&nbsp;</a></span>SPI2_CTAR0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CTAR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12547">12547</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4efe07f0a7560ea69ef435e3f3b6cf06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4efe07f0a7560ea69ef435e3f3b6cf06">&#9670;&nbsp;</a></span>SPI2_CTAR0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CTAR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12568">12568</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2d293ad974a088451144e55191f7566d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d293ad974a088451144e55191f7566d">&#9670;&nbsp;</a></span>SPI2_CTAR0_SLAVE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CTAR0_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12548">12548</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2d293ad974a088451144e55191f7566d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d293ad974a088451144e55191f7566d">&#9670;&nbsp;</a></span>SPI2_CTAR0_SLAVE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CTAR0_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>,0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12569">12569</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5ffdd64fdb42231c0548f338a435a1a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ffdd64fdb42231c0548f338a435a1a9">&#9670;&nbsp;</a></span>SPI2_CTAR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CTAR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12549">12549</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5ffdd64fdb42231c0548f338a435a1a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ffdd64fdb42231c0548f338a435a1a9">&#9670;&nbsp;</a></span>SPI2_CTAR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CTAR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gacbd9cd0fec440c317a022bcf3648af57">SPI_CTAR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>,1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12570">12570</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga22f28ca15ffb5162a59cb82e4ff460fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22f28ca15ffb5162a59cb82e4ff460fd">&#9670;&nbsp;</a></span>SPI2_CTAR_SLAVE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CTAR_SLAVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12570">12570</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga22f28ca15ffb5162a59cb82e4ff460fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22f28ca15ffb5162a59cb82e4ff460fd">&#9670;&nbsp;</a></span>SPI2_CTAR_SLAVE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_CTAR_SLAVE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2</td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8cc645b8d22dd9721ab6fa01357b2d8f">SPI_CTAR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>,index2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12591">12591</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga71059039d0f22831b1b01b7c564a6b3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71059039d0f22831b1b01b7c564a6b3c">&#9670;&nbsp;</a></span>SPI2_MCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_MCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac">SPI_MCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12545">12545</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga71059039d0f22831b1b01b7c564a6b3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71059039d0f22831b1b01b7c564a6b3c">&#9670;&nbsp;</a></span>SPI2_MCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_MCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga02f3e3aa90fc1cdfb071320ce19987ac">SPI_MCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12566">12566</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga19b7b836e56ea46b47baeb6011b56f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19b7b836e56ea46b47baeb6011b56f4b">&#9670;&nbsp;</a></span>SPI2_POPR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_POPR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716">SPI_POPR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12554">12554</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga19b7b836e56ea46b47baeb6011b56f4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19b7b836e56ea46b47baeb6011b56f4b">&#9670;&nbsp;</a></span>SPI2_POPR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_POPR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf79eb9413589dba11d328fbee52c1716">SPI_POPR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12575">12575</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5da32f67baad1140a1629e03f7931b2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5da32f67baad1140a1629e03f7931b2b">&#9670;&nbsp;</a></span>SPI2_PUSHR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_PUSHR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277">SPI_PUSHR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12552">12552</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5da32f67baad1140a1629e03f7931b2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5da32f67baad1140a1629e03f7931b2b">&#9670;&nbsp;</a></span>SPI2_PUSHR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_PUSHR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaa72e13724179a2f797827085b3ff1277">SPI_PUSHR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12573">12573</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa74ad821ae1081194eb0538edcc6f297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa74ad821ae1081194eb0538edcc6f297">&#9670;&nbsp;</a></span>SPI2_PUSHR_SLAVE <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_PUSHR_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12553">12553</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa74ad821ae1081194eb0538edcc6f297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa74ad821ae1081194eb0538edcc6f297">&#9670;&nbsp;</a></span>SPI2_PUSHR_SLAVE <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_PUSHR_SLAVE&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga471bc13ac366b823f456b69188afeedf">SPI_PUSHR_SLAVE_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12574">12574</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2c631aa78e6775fda0fb338727dba088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c631aa78e6775fda0fb338727dba088">&#9670;&nbsp;</a></span>SPI2_RSER <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_RSER&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d">SPI_RSER_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12551">12551</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2c631aa78e6775fda0fb338727dba088"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c631aa78e6775fda0fb338727dba088">&#9670;&nbsp;</a></span>SPI2_RSER <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_RSER&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga8f533d7434b45c8f009c8167748de39d">SPI_RSER_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12572">12572</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gabff2ab7a68f1f6302337dc26bfeb4e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabff2ab7a68f1f6302337dc26bfeb4e0a">&#9670;&nbsp;</a></span>SPI2_RXFR0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_RXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205">SPI_RXFR0_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12559">12559</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gabff2ab7a68f1f6302337dc26bfeb4e0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabff2ab7a68f1f6302337dc26bfeb4e0a">&#9670;&nbsp;</a></span>SPI2_RXFR0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_RXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga2d4672afa128ec2ea1dd170a6c88f205">SPI_RXFR0_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12580">12580</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae632f34218a5afec36f990694920500e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae632f34218a5afec36f990694920500e">&#9670;&nbsp;</a></span>SPI2_RXFR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_RXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d">SPI_RXFR1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12560">12560</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae632f34218a5afec36f990694920500e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae632f34218a5afec36f990694920500e">&#9670;&nbsp;</a></span>SPI2_RXFR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_RXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0fc098f814d673c7cf27768c8648690d">SPI_RXFR1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12581">12581</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaed7f343a7fca8f7b7d52bc4728e72259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed7f343a7fca8f7b7d52bc4728e72259">&#9670;&nbsp;</a></span>SPI2_RXFR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_RXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab">SPI_RXFR2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12561">12561</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaed7f343a7fca8f7b7d52bc4728e72259"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed7f343a7fca8f7b7d52bc4728e72259">&#9670;&nbsp;</a></span>SPI2_RXFR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_RXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#gaf83df318cdd9952c9ceaa1a779a54fab">SPI_RXFR2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12582">12582</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga7575a542a833dbf878ed170bbf8e51ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7575a542a833dbf878ed170bbf8e51ed">&#9670;&nbsp;</a></span>SPI2_RXFR3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_RXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016">SPI_RXFR3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12562">12562</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga7575a542a833dbf878ed170bbf8e51ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7575a542a833dbf878ed170bbf8e51ed">&#9670;&nbsp;</a></span>SPI2_RXFR3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_RXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga87e059b28cc5a9024386a97fb1fb1016">SPI_RXFR3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12583">12583</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga42d844381f1f96dd5d969cccdab12144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42d844381f1f96dd5d969cccdab12144">&#9670;&nbsp;</a></span>SPI2_SR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_SR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">SPI_SR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12550">12550</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga42d844381f1f96dd5d969cccdab12144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42d844381f1f96dd5d969cccdab12144">&#9670;&nbsp;</a></span>SPI2_SR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_SR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">SPI_SR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12571">12571</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga53a77d21da325c8ba82e78baa50bc967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53a77d21da325c8ba82e78baa50bc967">&#9670;&nbsp;</a></span>SPI2_TCR <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_TCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5">SPI_TCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12546">12546</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga53a77d21da325c8ba82e78baa50bc967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga53a77d21da325c8ba82e78baa50bc967">&#9670;&nbsp;</a></span>SPI2_TCR <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_TCR&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga59171d40915f579f0444e2036c67d9f5">SPI_TCR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12567">12567</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9074718850c4771dfbd37187ca5f4959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9074718850c4771dfbd37187ca5f4959">&#9670;&nbsp;</a></span>SPI2_TXFR0 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_TXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5">SPI_TXFR0_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12555">12555</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9074718850c4771dfbd37187ca5f4959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9074718850c4771dfbd37187ca5f4959">&#9670;&nbsp;</a></span>SPI2_TXFR0 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_TXFR0&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga055ab0396fbd2b7e079ffa0df55110a5">SPI_TXFR0_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12576">12576</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga52ca2362e53a221efd6873c32d8a01c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52ca2362e53a221efd6873c32d8a01c3">&#9670;&nbsp;</a></span>SPI2_TXFR1 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_TXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f">SPI_TXFR1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12556">12556</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga52ca2362e53a221efd6873c32d8a01c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52ca2362e53a221efd6873c32d8a01c3">&#9670;&nbsp;</a></span>SPI2_TXFR1 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_TXFR1&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga9c7d3fda087668b4cb29054741f99d2f">SPI_TXFR1_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12577">12577</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaee9a1aaf5e2e18b0be9bf12f07d83584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee9a1aaf5e2e18b0be9bf12f07d83584">&#9670;&nbsp;</a></span>SPI2_TXFR2 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_TXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f">SPI_TXFR2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12557">12557</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaee9a1aaf5e2e18b0be9bf12f07d83584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee9a1aaf5e2e18b0be9bf12f07d83584">&#9670;&nbsp;</a></span>SPI2_TXFR2 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_TXFR2&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga52c17a1852eb3b3e60d3204900a35f4f">SPI_TXFR2_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12578">12578</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa0b32a7ff518736ae497caa9ffdd7b13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0b32a7ff518736ae497caa9ffdd7b13">&#9670;&nbsp;</a></span>SPI2_TXFR3 <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_TXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370">SPI_TXFR3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12558">12558</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa0b32a7ff518736ae497caa9ffdd7b13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0b32a7ff518736ae497caa9ffdd7b13">&#9670;&nbsp;</a></span>SPI2_TXFR3 <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI2_TXFR3&#160;&#160;&#160;<a class="el" href="group___s_p_i___register___accessor___macros.html#ga6a2eb75190dd107d3cc223f886bcf370">SPI_TXFR3_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">SPI2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12579">12579</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gacbd9cd0fec440c317a022bcf3648af57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbd9cd0fec440c317a022bcf3648af57">&#9670;&nbsp;</a></span>SPI_CTAR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CTAR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CTAR[index2])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07534">7534</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gacbd9cd0fec440c317a022bcf3648af57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbd9cd0fec440c317a022bcf3648af57">&#9670;&nbsp;</a></span>SPI_CTAR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CTAR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CTAR[index2])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12240">12240</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gacbd9cd0fec440c317a022bcf3648af57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacbd9cd0fec440c317a022bcf3648af57">&#9670;&nbsp;</a></span>SPI_CTAR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CTAR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CTAR[index2])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12261">12261</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8cc645b8d22dd9721ab6fa01357b2d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cc645b8d22dd9721ab6fa01357b2d8f">&#9670;&nbsp;</a></span>SPI_CTAR_SLAVE_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CTAR_SLAVE_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CTAR_SLAVE[index2])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07535">7535</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga8cc645b8d22dd9721ab6fa01357b2d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cc645b8d22dd9721ab6fa01357b2d8f">&#9670;&nbsp;</a></span>SPI_CTAR_SLAVE_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CTAR_SLAVE_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CTAR_SLAVE[index2])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12241">12241</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8cc645b8d22dd9721ab6fa01357b2d8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cc645b8d22dd9721ab6fa01357b2d8f">&#9670;&nbsp;</a></span>SPI_CTAR_SLAVE_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_CTAR_SLAVE_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">index2&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;CTAR_SLAVE[index2])</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12262">12262</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga02f3e3aa90fc1cdfb071320ce19987ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02f3e3aa90fc1cdfb071320ce19987ac">&#9670;&nbsp;</a></span>SPI_MCR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MCR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07532">7532</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga02f3e3aa90fc1cdfb071320ce19987ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02f3e3aa90fc1cdfb071320ce19987ac">&#9670;&nbsp;</a></span>SPI_MCR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MCR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12238">12238</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga02f3e3aa90fc1cdfb071320ce19987ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga02f3e3aa90fc1cdfb071320ce19987ac">&#9670;&nbsp;</a></span>SPI_MCR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_MCR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251ca7b979e6392d4ed86e0c9c278ffeebd98">MCR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12259">12259</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf79eb9413589dba11d328fbee52c1716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf79eb9413589dba11d328fbee52c1716">&#9670;&nbsp;</a></span>SPI_POPR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_POPR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;POPR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07540">7540</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf79eb9413589dba11d328fbee52c1716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf79eb9413589dba11d328fbee52c1716">&#9670;&nbsp;</a></span>SPI_POPR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_POPR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;POPR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12246">12246</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf79eb9413589dba11d328fbee52c1716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf79eb9413589dba11d328fbee52c1716">&#9670;&nbsp;</a></span>SPI_POPR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_POPR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;POPR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12267">12267</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa72e13724179a2f797827085b3ff1277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa72e13724179a2f797827085b3ff1277">&#9670;&nbsp;</a></span>SPI_PUSHR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PUSHR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PUSHR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07538">7538</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa72e13724179a2f797827085b3ff1277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa72e13724179a2f797827085b3ff1277">&#9670;&nbsp;</a></span>SPI_PUSHR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PUSHR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PUSHR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12244">12244</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa72e13724179a2f797827085b3ff1277"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa72e13724179a2f797827085b3ff1277">&#9670;&nbsp;</a></span>SPI_PUSHR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PUSHR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PUSHR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12265">12265</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga471bc13ac366b823f456b69188afeedf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga471bc13ac366b823f456b69188afeedf">&#9670;&nbsp;</a></span>SPI_PUSHR_SLAVE_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PUSHR_SLAVE_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PUSHR_SLAVE)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07539">7539</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga471bc13ac366b823f456b69188afeedf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga471bc13ac366b823f456b69188afeedf">&#9670;&nbsp;</a></span>SPI_PUSHR_SLAVE_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PUSHR_SLAVE_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PUSHR_SLAVE)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12245">12245</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga471bc13ac366b823f456b69188afeedf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga471bc13ac366b823f456b69188afeedf">&#9670;&nbsp;</a></span>SPI_PUSHR_SLAVE_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_PUSHR_SLAVE_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PUSHR_SLAVE)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12266">12266</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8f533d7434b45c8f009c8167748de39d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f533d7434b45c8f009c8167748de39d">&#9670;&nbsp;</a></span>SPI_RSER_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RSER_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RSER)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07537">7537</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga8f533d7434b45c8f009c8167748de39d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f533d7434b45c8f009c8167748de39d">&#9670;&nbsp;</a></span>SPI_RSER_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RSER_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RSER)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12243">12243</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8f533d7434b45c8f009c8167748de39d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f533d7434b45c8f009c8167748de39d">&#9670;&nbsp;</a></span>SPI_RSER_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RSER_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RSER)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12264">12264</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2d4672afa128ec2ea1dd170a6c88f205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d4672afa128ec2ea1dd170a6c88f205">&#9670;&nbsp;</a></span>SPI_RXFR0_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07545">7545</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2d4672afa128ec2ea1dd170a6c88f205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d4672afa128ec2ea1dd170a6c88f205">&#9670;&nbsp;</a></span>SPI_RXFR0_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12251">12251</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2d4672afa128ec2ea1dd170a6c88f205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2d4672afa128ec2ea1dd170a6c88f205">&#9670;&nbsp;</a></span>SPI_RXFR0_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12272">12272</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0fc098f814d673c7cf27768c8648690d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fc098f814d673c7cf27768c8648690d">&#9670;&nbsp;</a></span>SPI_RXFR1_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07546">7546</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0fc098f814d673c7cf27768c8648690d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fc098f814d673c7cf27768c8648690d">&#9670;&nbsp;</a></span>SPI_RXFR1_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12252">12252</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0fc098f814d673c7cf27768c8648690d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fc098f814d673c7cf27768c8648690d">&#9670;&nbsp;</a></span>SPI_RXFR1_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12273">12273</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf83df318cdd9952c9ceaa1a779a54fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf83df318cdd9952c9ceaa1a779a54fab">&#9670;&nbsp;</a></span>SPI_RXFR2_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07547">7547</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf83df318cdd9952c9ceaa1a779a54fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf83df318cdd9952c9ceaa1a779a54fab">&#9670;&nbsp;</a></span>SPI_RXFR2_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12253">12253</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf83df318cdd9952c9ceaa1a779a54fab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf83df318cdd9952c9ceaa1a779a54fab">&#9670;&nbsp;</a></span>SPI_RXFR2_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12274">12274</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga87e059b28cc5a9024386a97fb1fb1016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87e059b28cc5a9024386a97fb1fb1016">&#9670;&nbsp;</a></span>SPI_RXFR3_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07548">7548</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga87e059b28cc5a9024386a97fb1fb1016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87e059b28cc5a9024386a97fb1fb1016">&#9670;&nbsp;</a></span>SPI_RXFR3_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12254">12254</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga87e059b28cc5a9024386a97fb1fb1016"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87e059b28cc5a9024386a97fb1fb1016">&#9670;&nbsp;</a></span>SPI_RXFR3_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_RXFR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;RXFR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12275">12275</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0e3d3fae279a7f98aec5aebeb1c6b0bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">&#9670;&nbsp;</a></span>SPI_SR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07536">7536</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0e3d3fae279a7f98aec5aebeb1c6b0bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">&#9670;&nbsp;</a></span>SPI_SR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12242">12242</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0e3d3fae279a7f98aec5aebeb1c6b0bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e3d3fae279a7f98aec5aebeb1c6b0bb">&#9670;&nbsp;</a></span>SPI_SR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;<a class="el" href="x86__uart_8h.html#af21fe5aa2d6c5a994df71f908dc9251caf55bee7a30a0b05bb46ebb54e680a144">SR</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12263">12263</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga59171d40915f579f0444e2036c67d9f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59171d40915f579f0444e2036c67d9f5">&#9670;&nbsp;</a></span>SPI_TCR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TCR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07533">7533</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga59171d40915f579f0444e2036c67d9f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59171d40915f579f0444e2036c67d9f5">&#9670;&nbsp;</a></span>SPI_TCR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TCR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12239">12239</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga59171d40915f579f0444e2036c67d9f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59171d40915f579f0444e2036c67d9f5">&#9670;&nbsp;</a></span>SPI_TCR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TCR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TCR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12260">12260</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga055ab0396fbd2b7e079ffa0df55110a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga055ab0396fbd2b7e079ffa0df55110a5">&#9670;&nbsp;</a></span>SPI_TXFR0_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07541">7541</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga055ab0396fbd2b7e079ffa0df55110a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga055ab0396fbd2b7e079ffa0df55110a5">&#9670;&nbsp;</a></span>SPI_TXFR0_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12247">12247</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga055ab0396fbd2b7e079ffa0df55110a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga055ab0396fbd2b7e079ffa0df55110a5">&#9670;&nbsp;</a></span>SPI_TXFR0_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR0_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12268">12268</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9c7d3fda087668b4cb29054741f99d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c7d3fda087668b4cb29054741f99d2f">&#9670;&nbsp;</a></span>SPI_TXFR1_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07542">7542</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9c7d3fda087668b4cb29054741f99d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c7d3fda087668b4cb29054741f99d2f">&#9670;&nbsp;</a></span>SPI_TXFR1_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12248">12248</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9c7d3fda087668b4cb29054741f99d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c7d3fda087668b4cb29054741f99d2f">&#9670;&nbsp;</a></span>SPI_TXFR1_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR1_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12269">12269</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga52c17a1852eb3b3e60d3204900a35f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52c17a1852eb3b3e60d3204900a35f4f">&#9670;&nbsp;</a></span>SPI_TXFR2_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07543">7543</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga52c17a1852eb3b3e60d3204900a35f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52c17a1852eb3b3e60d3204900a35f4f">&#9670;&nbsp;</a></span>SPI_TXFR2_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12249">12249</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga52c17a1852eb3b3e60d3204900a35f4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga52c17a1852eb3b3e60d3204900a35f4f">&#9670;&nbsp;</a></span>SPI_TXFR2_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR2_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12270">12270</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga6a2eb75190dd107d3cc223f886bcf370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a2eb75190dd107d3cc223f886bcf370">&#9670;&nbsp;</a></span>SPI_TXFR3_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l07544">7544</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga6a2eb75190dd107d3cc223f886bcf370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a2eb75190dd107d3cc223f886bcf370">&#9670;&nbsp;</a></span>SPI_TXFR3_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l12250">12250</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga6a2eb75190dd107d3cc223f886bcf370"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a2eb75190dd107d3cc223f886bcf370">&#9670;&nbsp;</a></span>SPI_TXFR3_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_TXFR3_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;TXFR3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l12271">12271</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:54 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
