
skyArm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001d3f8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00008408  0801d588  0801d588  0002d588  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08025990  08025990  00040a00  2**0
                  CONTENTS
  4 .ARM          00000008  08025990  08025990  00035990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08025998  08025998  00040a00  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08025998  08025998  00035998  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080259a0  080259a0  000359a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000a00  20000000  080259a4  00040000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001274  20000a00  080263a4  00040a00  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20001c74  080263a4  00041c74  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00040a00  2**0
                  CONTENTS, READONLY
 12 .debug_info   00031316  00000000  00000000  00040a30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000622c  00000000  00000000  00071d46  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000023b8  00000000  00000000  00077f78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002118  00000000  00000000  0007a330  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028fec  00000000  00000000  0007c448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002948c  00000000  00000000  000a5434  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000edd33  00000000  00000000  000ce8c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001bc5f3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b108  00000000  00000000  001bc644  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         0000003c  00000000  00000000  001c774c  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000076  00000000  00000000  001c7788  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000a00 	.word	0x20000a00
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801d570 	.word	0x0801d570

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000a04 	.word	0x20000a04
 80001cc:	0801d570 	.word	0x0801d570

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b974 	b.w	8000f88 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9d08      	ldr	r5, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	468e      	mov	lr, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14d      	bne.n	8000d62 <__udivmoddi4+0xaa>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4694      	mov	ip, r2
 8000cca:	d969      	bls.n	8000da0 <__udivmoddi4+0xe8>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b152      	cbz	r2, 8000ce8 <__udivmoddi4+0x30>
 8000cd2:	fa01 f302 	lsl.w	r3, r1, r2
 8000cd6:	f1c2 0120 	rsb	r1, r2, #32
 8000cda:	fa20 f101 	lsr.w	r1, r0, r1
 8000cde:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ce2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ce6:	4094      	lsls	r4, r2
 8000ce8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cec:	0c21      	lsrs	r1, r4, #16
 8000cee:	fbbe f6f8 	udiv	r6, lr, r8
 8000cf2:	fa1f f78c 	uxth.w	r7, ip
 8000cf6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cfa:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cfe:	fb06 f107 	mul.w	r1, r6, r7
 8000d02:	4299      	cmp	r1, r3
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x64>
 8000d06:	eb1c 0303 	adds.w	r3, ip, r3
 8000d0a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d0e:	f080 811f 	bcs.w	8000f50 <__udivmoddi4+0x298>
 8000d12:	4299      	cmp	r1, r3
 8000d14:	f240 811c 	bls.w	8000f50 <__udivmoddi4+0x298>
 8000d18:	3e02      	subs	r6, #2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	1a5b      	subs	r3, r3, r1
 8000d1e:	b2a4      	uxth	r4, r4
 8000d20:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d24:	fb08 3310 	mls	r3, r8, r0, r3
 8000d28:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d2c:	fb00 f707 	mul.w	r7, r0, r7
 8000d30:	42a7      	cmp	r7, r4
 8000d32:	d90a      	bls.n	8000d4a <__udivmoddi4+0x92>
 8000d34:	eb1c 0404 	adds.w	r4, ip, r4
 8000d38:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3c:	f080 810a 	bcs.w	8000f54 <__udivmoddi4+0x29c>
 8000d40:	42a7      	cmp	r7, r4
 8000d42:	f240 8107 	bls.w	8000f54 <__udivmoddi4+0x29c>
 8000d46:	4464      	add	r4, ip
 8000d48:	3802      	subs	r0, #2
 8000d4a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d4e:	1be4      	subs	r4, r4, r7
 8000d50:	2600      	movs	r6, #0
 8000d52:	b11d      	cbz	r5, 8000d5c <__udivmoddi4+0xa4>
 8000d54:	40d4      	lsrs	r4, r2
 8000d56:	2300      	movs	r3, #0
 8000d58:	e9c5 4300 	strd	r4, r3, [r5]
 8000d5c:	4631      	mov	r1, r6
 8000d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d62:	428b      	cmp	r3, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0xc2>
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	f000 80ef 	beq.w	8000f4a <__udivmoddi4+0x292>
 8000d6c:	2600      	movs	r6, #0
 8000d6e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d72:	4630      	mov	r0, r6
 8000d74:	4631      	mov	r1, r6
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	fab3 f683 	clz	r6, r3
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	d14a      	bne.n	8000e18 <__udivmoddi4+0x160>
 8000d82:	428b      	cmp	r3, r1
 8000d84:	d302      	bcc.n	8000d8c <__udivmoddi4+0xd4>
 8000d86:	4282      	cmp	r2, r0
 8000d88:	f200 80f9 	bhi.w	8000f7e <__udivmoddi4+0x2c6>
 8000d8c:	1a84      	subs	r4, r0, r2
 8000d8e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d92:	2001      	movs	r0, #1
 8000d94:	469e      	mov	lr, r3
 8000d96:	2d00      	cmp	r5, #0
 8000d98:	d0e0      	beq.n	8000d5c <__udivmoddi4+0xa4>
 8000d9a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d9e:	e7dd      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000da0:	b902      	cbnz	r2, 8000da4 <__udivmoddi4+0xec>
 8000da2:	deff      	udf	#255	; 0xff
 8000da4:	fab2 f282 	clz	r2, r2
 8000da8:	2a00      	cmp	r2, #0
 8000daa:	f040 8092 	bne.w	8000ed2 <__udivmoddi4+0x21a>
 8000dae:	eba1 010c 	sub.w	r1, r1, ip
 8000db2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000db6:	fa1f fe8c 	uxth.w	lr, ip
 8000dba:	2601      	movs	r6, #1
 8000dbc:	0c20      	lsrs	r0, r4, #16
 8000dbe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000dc2:	fb07 1113 	mls	r1, r7, r3, r1
 8000dc6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dca:	fb0e f003 	mul.w	r0, lr, r3
 8000dce:	4288      	cmp	r0, r1
 8000dd0:	d908      	bls.n	8000de4 <__udivmoddi4+0x12c>
 8000dd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000dd6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x12a>
 8000ddc:	4288      	cmp	r0, r1
 8000dde:	f200 80cb 	bhi.w	8000f78 <__udivmoddi4+0x2c0>
 8000de2:	4643      	mov	r3, r8
 8000de4:	1a09      	subs	r1, r1, r0
 8000de6:	b2a4      	uxth	r4, r4
 8000de8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dec:	fb07 1110 	mls	r1, r7, r0, r1
 8000df0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000df4:	fb0e fe00 	mul.w	lr, lr, r0
 8000df8:	45a6      	cmp	lr, r4
 8000dfa:	d908      	bls.n	8000e0e <__udivmoddi4+0x156>
 8000dfc:	eb1c 0404 	adds.w	r4, ip, r4
 8000e00:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e04:	d202      	bcs.n	8000e0c <__udivmoddi4+0x154>
 8000e06:	45a6      	cmp	lr, r4
 8000e08:	f200 80bb 	bhi.w	8000f82 <__udivmoddi4+0x2ca>
 8000e0c:	4608      	mov	r0, r1
 8000e0e:	eba4 040e 	sub.w	r4, r4, lr
 8000e12:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e16:	e79c      	b.n	8000d52 <__udivmoddi4+0x9a>
 8000e18:	f1c6 0720 	rsb	r7, r6, #32
 8000e1c:	40b3      	lsls	r3, r6
 8000e1e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e22:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e26:	fa20 f407 	lsr.w	r4, r0, r7
 8000e2a:	fa01 f306 	lsl.w	r3, r1, r6
 8000e2e:	431c      	orrs	r4, r3
 8000e30:	40f9      	lsrs	r1, r7
 8000e32:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e36:	fa00 f306 	lsl.w	r3, r0, r6
 8000e3a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e3e:	0c20      	lsrs	r0, r4, #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fb09 1118 	mls	r1, r9, r8, r1
 8000e48:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e4c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e50:	4288      	cmp	r0, r1
 8000e52:	fa02 f206 	lsl.w	r2, r2, r6
 8000e56:	d90b      	bls.n	8000e70 <__udivmoddi4+0x1b8>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e60:	f080 8088 	bcs.w	8000f74 <__udivmoddi4+0x2bc>
 8000e64:	4288      	cmp	r0, r1
 8000e66:	f240 8085 	bls.w	8000f74 <__udivmoddi4+0x2bc>
 8000e6a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e78:	fb09 1110 	mls	r1, r9, r0, r1
 8000e7c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e80:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e84:	458e      	cmp	lr, r1
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x1e2>
 8000e88:	eb1c 0101 	adds.w	r1, ip, r1
 8000e8c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e90:	d26c      	bcs.n	8000f6c <__udivmoddi4+0x2b4>
 8000e92:	458e      	cmp	lr, r1
 8000e94:	d96a      	bls.n	8000f6c <__udivmoddi4+0x2b4>
 8000e96:	3802      	subs	r0, #2
 8000e98:	4461      	add	r1, ip
 8000e9a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e9e:	fba0 9402 	umull	r9, r4, r0, r2
 8000ea2:	eba1 010e 	sub.w	r1, r1, lr
 8000ea6:	42a1      	cmp	r1, r4
 8000ea8:	46c8      	mov	r8, r9
 8000eaa:	46a6      	mov	lr, r4
 8000eac:	d356      	bcc.n	8000f5c <__udivmoddi4+0x2a4>
 8000eae:	d053      	beq.n	8000f58 <__udivmoddi4+0x2a0>
 8000eb0:	b15d      	cbz	r5, 8000eca <__udivmoddi4+0x212>
 8000eb2:	ebb3 0208 	subs.w	r2, r3, r8
 8000eb6:	eb61 010e 	sbc.w	r1, r1, lr
 8000eba:	fa01 f707 	lsl.w	r7, r1, r7
 8000ebe:	fa22 f306 	lsr.w	r3, r2, r6
 8000ec2:	40f1      	lsrs	r1, r6
 8000ec4:	431f      	orrs	r7, r3
 8000ec6:	e9c5 7100 	strd	r7, r1, [r5]
 8000eca:	2600      	movs	r6, #0
 8000ecc:	4631      	mov	r1, r6
 8000ece:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ed2:	f1c2 0320 	rsb	r3, r2, #32
 8000ed6:	40d8      	lsrs	r0, r3
 8000ed8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000edc:	fa21 f303 	lsr.w	r3, r1, r3
 8000ee0:	4091      	lsls	r1, r2
 8000ee2:	4301      	orrs	r1, r0
 8000ee4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ee8:	fa1f fe8c 	uxth.w	lr, ip
 8000eec:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ef0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ef4:	0c0b      	lsrs	r3, r1, #16
 8000ef6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000efa:	fb00 f60e 	mul.w	r6, r0, lr
 8000efe:	429e      	cmp	r6, r3
 8000f00:	fa04 f402 	lsl.w	r4, r4, r2
 8000f04:	d908      	bls.n	8000f18 <__udivmoddi4+0x260>
 8000f06:	eb1c 0303 	adds.w	r3, ip, r3
 8000f0a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0e:	d22f      	bcs.n	8000f70 <__udivmoddi4+0x2b8>
 8000f10:	429e      	cmp	r6, r3
 8000f12:	d92d      	bls.n	8000f70 <__udivmoddi4+0x2b8>
 8000f14:	3802      	subs	r0, #2
 8000f16:	4463      	add	r3, ip
 8000f18:	1b9b      	subs	r3, r3, r6
 8000f1a:	b289      	uxth	r1, r1
 8000f1c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f20:	fb07 3316 	mls	r3, r7, r6, r3
 8000f24:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f28:	fb06 f30e 	mul.w	r3, r6, lr
 8000f2c:	428b      	cmp	r3, r1
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x28a>
 8000f30:	eb1c 0101 	adds.w	r1, ip, r1
 8000f34:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f38:	d216      	bcs.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3a:	428b      	cmp	r3, r1
 8000f3c:	d914      	bls.n	8000f68 <__udivmoddi4+0x2b0>
 8000f3e:	3e02      	subs	r6, #2
 8000f40:	4461      	add	r1, ip
 8000f42:	1ac9      	subs	r1, r1, r3
 8000f44:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f48:	e738      	b.n	8000dbc <__udivmoddi4+0x104>
 8000f4a:	462e      	mov	r6, r5
 8000f4c:	4628      	mov	r0, r5
 8000f4e:	e705      	b.n	8000d5c <__udivmoddi4+0xa4>
 8000f50:	4606      	mov	r6, r0
 8000f52:	e6e3      	b.n	8000d1c <__udivmoddi4+0x64>
 8000f54:	4618      	mov	r0, r3
 8000f56:	e6f8      	b.n	8000d4a <__udivmoddi4+0x92>
 8000f58:	454b      	cmp	r3, r9
 8000f5a:	d2a9      	bcs.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f5c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f60:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f64:	3801      	subs	r0, #1
 8000f66:	e7a3      	b.n	8000eb0 <__udivmoddi4+0x1f8>
 8000f68:	4646      	mov	r6, r8
 8000f6a:	e7ea      	b.n	8000f42 <__udivmoddi4+0x28a>
 8000f6c:	4620      	mov	r0, r4
 8000f6e:	e794      	b.n	8000e9a <__udivmoddi4+0x1e2>
 8000f70:	4640      	mov	r0, r8
 8000f72:	e7d1      	b.n	8000f18 <__udivmoddi4+0x260>
 8000f74:	46d0      	mov	r8, sl
 8000f76:	e77b      	b.n	8000e70 <__udivmoddi4+0x1b8>
 8000f78:	3b02      	subs	r3, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	e732      	b.n	8000de4 <__udivmoddi4+0x12c>
 8000f7e:	4630      	mov	r0, r6
 8000f80:	e709      	b.n	8000d96 <__udivmoddi4+0xde>
 8000f82:	4464      	add	r4, ip
 8000f84:	3802      	subs	r0, #2
 8000f86:	e742      	b.n	8000e0e <__udivmoddi4+0x156>

08000f88 <__aeabi_idiv0>:
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop

08000f8c <inv_device_poll>:
 *                      INV_ERROR_TRANSPORT in case of low level serial error
 *                      INV_ERROR_UNEXPECTED in case of bad formated or 
 *                                           un-handled data frame
 */
static inline int inv_device_poll(const inv_device_t * dev)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
	assert(dev && dev->vt);
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d003      	beq.n	8000fa2 <inv_device_poll+0x16>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d105      	bne.n	8000fae <inv_device_poll+0x22>
 8000fa2:	4b0d      	ldr	r3, [pc, #52]	; (8000fd8 <inv_device_poll+0x4c>)
 8000fa4:	4a0d      	ldr	r2, [pc, #52]	; (8000fdc <inv_device_poll+0x50>)
 8000fa6:	21c9      	movs	r1, #201	; 0xc9
 8000fa8:	480d      	ldr	r0, [pc, #52]	; (8000fe0 <inv_device_poll+0x54>)
 8000faa:	f014 fa73 	bl	8015494 <__assert_func>

	if(dev->vt->poll)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	685b      	ldr	r3, [r3, #4]
 8000fb2:	695b      	ldr	r3, [r3, #20]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d008      	beq.n	8000fca <inv_device_poll+0x3e>
		return dev->vt->poll(dev->instance);
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	695b      	ldr	r3, [r3, #20]
 8000fbe:	687a      	ldr	r2, [r7, #4]
 8000fc0:	6812      	ldr	r2, [r2, #0]
 8000fc2:	4610      	mov	r0, r2
 8000fc4:	4798      	blx	r3
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	e001      	b.n	8000fce <inv_device_poll+0x42>

	return INV_ERROR_NIMPL;
 8000fca:	f06f 0301 	mvn.w	r3, #1
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	0801d588 	.word	0x0801d588
 8000fdc:	08021318 	.word	0x08021318
 8000fe0:	0801d598 	.word	0x0801d598

08000fe4 <inv_device_start_sensor>:
 *  @return             0 on success
 *                      INV_ERROR_TRANSPORT in case of low level serial error
 *                      INV_ERROR_BAD_ARG if sensor is not supported by the implementation
 */
static inline int inv_device_start_sensor(const inv_device_t * dev, int sensor)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	6039      	str	r1, [r7, #0]
	assert(dev && dev->vt);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d003      	beq.n	8000ffc <inv_device_start_sensor+0x18>
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d106      	bne.n	800100a <inv_device_start_sensor+0x26>
 8000ffc:	4b0d      	ldr	r3, [pc, #52]	; (8001034 <inv_device_start_sensor+0x50>)
 8000ffe:	4a0e      	ldr	r2, [pc, #56]	; (8001038 <inv_device_start_sensor+0x54>)
 8001000:	f240 1151 	movw	r1, #337	; 0x151
 8001004:	480d      	ldr	r0, [pc, #52]	; (800103c <inv_device_start_sensor+0x58>)
 8001006:	f014 fa45 	bl	8015494 <__assert_func>

	if(dev->vt->enable_sensor)
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	685b      	ldr	r3, [r3, #4]
 800100e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001010:	2b00      	cmp	r3, #0
 8001012:	d009      	beq.n	8001028 <inv_device_start_sensor+0x44>
		return dev->vt->enable_sensor(dev->instance, sensor, 1);
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	685b      	ldr	r3, [r3, #4]
 8001018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800101a:	687a      	ldr	r2, [r7, #4]
 800101c:	6810      	ldr	r0, [r2, #0]
 800101e:	2201      	movs	r2, #1
 8001020:	6839      	ldr	r1, [r7, #0]
 8001022:	4798      	blx	r3
 8001024:	4603      	mov	r3, r0
 8001026:	e001      	b.n	800102c <inv_device_start_sensor+0x48>

	return INV_ERROR_NIMPL;
 8001028:	f06f 0301 	mvn.w	r3, #1
}
 800102c:	4618      	mov	r0, r3
 800102e:	3708      	adds	r7, #8
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	0801d588 	.word	0x0801d588
 8001038:	08021348 	.word	0x08021348
 800103c:	0801d598 	.word	0x0801d598

08001040 <inv_device_set_sensor_period_us>:
 *                      INV_ERROR_TRANSPORT in case of low level serial error
 *                      INV_ERROR_BAD_ARG if sensor is not supported by the implementation
 */
static inline int inv_device_set_sensor_period_us(const inv_device_t * dev,
		int sensor, uint32_t period)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	607a      	str	r2, [r7, #4]
	assert(dev && dev->vt);
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d003      	beq.n	800105a <inv_device_set_sensor_period_us+0x1a>
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	685b      	ldr	r3, [r3, #4]
 8001056:	2b00      	cmp	r3, #0
 8001058:	d106      	bne.n	8001068 <inv_device_set_sensor_period_us+0x28>
 800105a:	4b0e      	ldr	r3, [pc, #56]	; (8001094 <inv_device_set_sensor_period_us+0x54>)
 800105c:	4a0e      	ldr	r2, [pc, #56]	; (8001098 <inv_device_set_sensor_period_us+0x58>)
 800105e:	f240 117f 	movw	r1, #383	; 0x17f
 8001062:	480e      	ldr	r0, [pc, #56]	; (800109c <inv_device_set_sensor_period_us+0x5c>)
 8001064:	f014 fa16 	bl	8015494 <__assert_func>

	if(dev->vt->set_sensor_period_us)
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	685b      	ldr	r3, [r3, #4]
 800106c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800106e:	2b00      	cmp	r3, #0
 8001070:	d009      	beq.n	8001086 <inv_device_set_sensor_period_us+0x46>
		return dev->vt->set_sensor_period_us(dev->instance, sensor, period);
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001078:	68fa      	ldr	r2, [r7, #12]
 800107a:	6810      	ldr	r0, [r2, #0]
 800107c:	687a      	ldr	r2, [r7, #4]
 800107e:	68b9      	ldr	r1, [r7, #8]
 8001080:	4798      	blx	r3
 8001082:	4603      	mov	r3, r0
 8001084:	e001      	b.n	800108a <inv_device_set_sensor_period_us+0x4a>

	return INV_ERROR_NIMPL;
 8001086:	f06f 0301 	mvn.w	r3, #1
}
 800108a:	4618      	mov	r0, r3
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	0801d588 	.word	0x0801d588
 8001098:	08021328 	.word	0x08021328
 800109c:	0801d598 	.word	0x0801d598

080010a0 <inv_device_icm20948_get_base>:
		const uint8_t  * dmp3_image, uint32_t dmp3_image_size);

/** @brief Helper function to get handle to base object
 */
static inline inv_device_t * inv_device_icm20948_get_base(inv_device_icm20948_t * self)
{
 80010a0:	b480      	push	{r7}
 80010a2:	b083      	sub	sp, #12
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
	if(self)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <inv_device_icm20948_get_base+0x12>
		return &self->base;
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	e000      	b.n	80010b4 <inv_device_icm20948_get_base+0x14>

	return 0;
 80010b2:	2300      	movs	r3, #0
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	370c      	adds	r7, #12
 80010b8:	46bd      	mov	sp, r7
 80010ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010be:	4770      	bx	lr

080010c0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80010c0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80010c4:	b08c      	sub	sp, #48	; 0x30
 80010c6:	af06      	add	r7, sp, #24
    /* USER CODE BEGIN 1 */
    int rc = 0;
 80010c8:	2300      	movs	r3, #0
 80010ca:	613b      	str	r3, [r7, #16]
    int distStatus = 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	60fb      	str	r3, [r7, #12]
    uint8_t dataReady = 0;
 80010d0:	2300      	movs	r3, #0
 80010d2:	71fb      	strb	r3, [r7, #7]
    uint8_t screenIdx = 0;
 80010d4:	2300      	movs	r3, #0
 80010d6:	75fb      	strb	r3, [r7, #23]
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 80010d8:	f001 ff17 	bl	8002f0a <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 80010dc:	f000 f92a 	bl	8001334 <SystemClock_Config>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 80010e0:	f000 fbc4 	bl	800186c <MX_GPIO_Init>
    MX_USART2_UART_Init();
 80010e4:	f000 fb74 	bl	80017d0 <MX_USART2_UART_Init>
    MX_ADC1_Init();
 80010e8:	f000 f976 	bl	80013d8 <MX_ADC1_Init>
    MX_I2C1_Init();
 80010ec:	f000 fa36 	bl	800155c <MX_I2C1_Init>
    MX_I2C3_Init();
 80010f0:	f000 fa74 	bl	80015dc <MX_I2C3_Init>
    MX_DMA_Init();
 80010f4:	f000 fb9c 	bl	8001830 <MX_DMA_Init>
    MX_TIM6_Init();
 80010f8:	f000 fafe 	bl	80016f8 <MX_TIM6_Init>
    MX_DAC1_Init();
 80010fc:	f000 f9f2 	bl	80014e4 <MX_DAC1_Init>
    MX_TIM7_Init();
 8001100:	f000 fb30 	bl	8001764 <MX_TIM7_Init>
    MX_TIM2_Init();
 8001104:	f000 faaa 	bl	800165c <MX_TIM2_Init>
    /* USER CODE BEGIN 2 */
    RetargetInit(&huart2);
 8001108:	4873      	ldr	r0, [pc, #460]	; (80012d8 <main+0x218>)
 800110a:	f013 fa53 	bl	80145b4 <RetargetInit>

    sh1106_Init();
 800110e:	f012 ff95 	bl	801403c <sh1106_Init>

    printf("PICOBARN\nLoading...\n");
 8001112:	4872      	ldr	r0, [pc, #456]	; (80012dc <main+0x21c>)
 8001114:	f014 fe46 	bl	8015da4 <puts>

    sh1106_WriteString("PICOBARN", Font_16x26, White);
 8001118:	4a71      	ldr	r2, [pc, #452]	; (80012e0 <main+0x220>)
 800111a:	2301      	movs	r3, #1
 800111c:	ca06      	ldmia	r2, {r1, r2}
 800111e:	4871      	ldr	r0, [pc, #452]	; (80012e4 <main+0x224>)
 8001120:	f013 f930 	bl	8014384 <sh1106_WriteString>
    sh1106_SetCursor(5,30);
 8001124:	211e      	movs	r1, #30
 8001126:	2005      	movs	r0, #5
 8001128:	f013 f952 	bl	80143d0 <sh1106_SetCursor>
    sh1106_WriteString("Loading...", Font_7x10, White);
 800112c:	4a6e      	ldr	r2, [pc, #440]	; (80012e8 <main+0x228>)
 800112e:	2301      	movs	r3, #1
 8001130:	ca06      	ldmia	r2, {r1, r2}
 8001132:	486e      	ldr	r0, [pc, #440]	; (80012ec <main+0x22c>)
 8001134:	f013 f926 	bl	8014384 <sh1106_WriteString>
    sh1106_SetCursor(2,0);
 8001138:	2100      	movs	r1, #0
 800113a:	2002      	movs	r0, #2
 800113c:	f013 f948 	bl	80143d0 <sh1106_SetCursor>
    sh1106_UpdateScreen();
 8001140:	f013 f80e 	bl	8014160 <sh1106_UpdateScreen>

    INV_MSG_SETUP(INV_MSG_LEVEL_MAX,msgPrinter);
 8001144:	496a      	ldr	r1, [pc, #424]	; (80012f0 <main+0x230>)
 8001146:	2006      	movs	r0, #6
 8001148:	f012 feb2 	bl	8013eb0 <inv_msg_setup>

    distStatus = initVL53L1X();
 800114c:	f000 fd38 	bl	8001bc0 <initVL53L1X>
 8001150:	4603      	mov	r3, r0
 8001152:	60fb      	str	r3, [r7, #12]

    if(distStatus != -1)
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	f1b3 3fff 	cmp.w	r3, #4294967295
 800115a:	d004      	beq.n	8001166 <main+0xa6>
        VL53L1X_StartRanging(vl53l1xDev);
 800115c:	4b65      	ldr	r3, [pc, #404]	; (80012f4 <main+0x234>)
 800115e:	881b      	ldrh	r3, [r3, #0]
 8001160:	4618      	mov	r0, r3
 8001162:	f013 fc2f 	bl	80149c4 <VL53L1X_StartRanging>

    device = initICM20948();
 8001166:	f000 fd9d 	bl	8001ca4 <initICM20948>
 800116a:	60b8      	str	r0, [r7, #8]

    HAL_TIM_Base_Start(&htim6);
 800116c:	4862      	ldr	r0, [pc, #392]	; (80012f8 <main+0x238>)
 800116e:	f005 fe37 	bl	8006de0 <HAL_TIM_Base_Start>
    HAL_TIM_Base_Start_IT(&htim2);
 8001172:	4862      	ldr	r0, [pc, #392]	; (80012fc <main+0x23c>)
 8001174:	f005 fea8 	bl	8006ec8 <HAL_TIM_Base_Start_IT>

    HAL_DAC_Start(&hdac1, DAC1_CHANNEL_1);
 8001178:	2100      	movs	r1, #0
 800117a:	4861      	ldr	r0, [pc, #388]	; (8001300 <main+0x240>)
 800117c:	f002 ff45 	bl	800400a <HAL_DAC_Start>
    HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 8001180:	2110      	movs	r1, #16
 8001182:	485f      	ldr	r0, [pc, #380]	; (8001300 <main+0x240>)
 8001184:	f002 ff41 	bl	800400a <HAL_DAC_Start>

    sh1106_Fill(Black);
 8001188:	2000      	movs	r0, #0
 800118a:	f012 ffc5 	bl	8014118 <sh1106_Fill>
    sh1106_DrawBitmap(0, 0, homeScreen, 128, 64, White);
 800118e:	2301      	movs	r3, #1
 8001190:	9301      	str	r3, [sp, #4]
 8001192:	2340      	movs	r3, #64	; 0x40
 8001194:	9300      	str	r3, [sp, #0]
 8001196:	2380      	movs	r3, #128	; 0x80
 8001198:	4a5a      	ldr	r2, [pc, #360]	; (8001304 <main+0x244>)
 800119a:	2100      	movs	r1, #0
 800119c:	2000      	movs	r0, #0
 800119e:	f013 f92f 	bl	8014400 <sh1106_DrawBitmap>
    sh1106_UpdateScreen();
 80011a2:	f012 ffdd 	bl	8014160 <sh1106_UpdateScreen>

    printf("All started, ready to go\n");
 80011a6:	4858      	ldr	r0, [pc, #352]	; (8001308 <main+0x248>)
 80011a8:	f014 fdfc 	bl	8015da4 <puts>
    {
        /* USER CODE END WHILE */

        /* USER CODE BEGIN 3 */

        if(buttonPressed != BTN_NONE){
 80011ac:	4b57      	ldr	r3, [pc, #348]	; (800130c <main+0x24c>)
 80011ae:	781b      	ldrb	r3, [r3, #0]
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d030      	beq.n	8001218 <main+0x158>
            screenIdx = selectScreen(buttonPressed,screenIdx);
 80011b6:	4b55      	ldr	r3, [pc, #340]	; (800130c <main+0x24c>)
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	b2db      	uxtb	r3, r3
 80011bc:	7dfa      	ldrb	r2, [r7, #23]
 80011be:	4611      	mov	r1, r2
 80011c0:	4618      	mov	r0, r3
 80011c2:	f001 f827 	bl	8002214 <selectScreen>
 80011c6:	4603      	mov	r3, r0
 80011c8:	75fb      	strb	r3, [r7, #23]

            sh1106_Fill(Black);
 80011ca:	2000      	movs	r0, #0
 80011cc:	f012 ffa4 	bl	8014118 <sh1106_Fill>
            sh1106_DrawBitmap(0, 0, screens[screenIdx].bitmap, 128, 64, White);
 80011d0:	7dfa      	ldrb	r2, [r7, #23]
 80011d2:	494f      	ldr	r1, [pc, #316]	; (8001310 <main+0x250>)
 80011d4:	4613      	mov	r3, r2
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	4413      	add	r3, r2
 80011da:	009b      	lsls	r3, r3, #2
 80011dc:	440b      	add	r3, r1
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	2301      	movs	r3, #1
 80011e2:	9301      	str	r3, [sp, #4]
 80011e4:	2340      	movs	r3, #64	; 0x40
 80011e6:	9300      	str	r3, [sp, #0]
 80011e8:	2380      	movs	r3, #128	; 0x80
 80011ea:	2100      	movs	r1, #0
 80011ec:	2000      	movs	r0, #0
 80011ee:	f013 f907 	bl	8014400 <sh1106_DrawBitmap>

            cfgArg.btnPressed = buttonPressed;
 80011f2:	4b46      	ldr	r3, [pc, #280]	; (800130c <main+0x24c>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	b2da      	uxtb	r2, r3
 80011f8:	4b46      	ldr	r3, [pc, #280]	; (8001314 <main+0x254>)
 80011fa:	701a      	strb	r2, [r3, #0]
            screens[screenIdx].inputParsePtr((void*)&cfgArg);
 80011fc:	7dfa      	ldrb	r2, [r7, #23]
 80011fe:	4944      	ldr	r1, [pc, #272]	; (8001310 <main+0x250>)
 8001200:	4613      	mov	r3, r2
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	4413      	add	r3, r2
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	440b      	add	r3, r1
 800120a:	3308      	adds	r3, #8
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4841      	ldr	r0, [pc, #260]	; (8001314 <main+0x254>)
 8001210:	4798      	blx	r3

            buttonPressed = BTN_NONE;
 8001212:	4b3e      	ldr	r3, [pc, #248]	; (800130c <main+0x24c>)
 8001214:	2200      	movs	r2, #0
 8001216:	701a      	strb	r2, [r3, #0]
        }

        screens[screenIdx].auxFuncPtr((void*)&cfgArg);
 8001218:	7dfa      	ldrb	r2, [r7, #23]
 800121a:	493d      	ldr	r1, [pc, #244]	; (8001310 <main+0x250>)
 800121c:	4613      	mov	r3, r2
 800121e:	005b      	lsls	r3, r3, #1
 8001220:	4413      	add	r3, r2
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	440b      	add	r3, r1
 8001226:	3304      	adds	r3, #4
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	483a      	ldr	r0, [pc, #232]	; (8001314 <main+0x254>)
 800122c:	4798      	blx	r3

        if(distStatus != -1){ // aggiungere decimo di millimetro
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001234:	d027      	beq.n	8001286 <main+0x1c6>
            VL53L1X_CheckForDataReady(vl53l1xDev, &dataReady);
 8001236:	4b2f      	ldr	r3, [pc, #188]	; (80012f4 <main+0x234>)
 8001238:	881b      	ldrh	r3, [r3, #0]
 800123a:	1dfa      	adds	r2, r7, #7
 800123c:	4611      	mov	r1, r2
 800123e:	4618      	mov	r0, r3
 8001240:	f013 fbf0 	bl	8014a24 <VL53L1X_CheckForDataReady>
            if(dataReady == 1){
 8001244:	79fb      	ldrb	r3, [r7, #7]
 8001246:	2b01      	cmp	r3, #1
 8001248:	d11d      	bne.n	8001286 <main+0x1c6>
                dataReady = 0;
 800124a:	2300      	movs	r3, #0
 800124c:	71fb      	strb	r3, [r7, #7]
                VL53L1X_GetDistance(vl53l1xDev, &dist);
 800124e:	4b29      	ldr	r3, [pc, #164]	; (80012f4 <main+0x234>)
 8001250:	881b      	ldrh	r3, [r3, #0]
 8001252:	4931      	ldr	r1, [pc, #196]	; (8001318 <main+0x258>)
 8001254:	4618      	mov	r0, r3
 8001256:	f013 feda 	bl	801500e <VL53L1X_GetDistance>
                distToDAC = (dist >= VL53L1X_MAX_DISTANCE) ?
 800125a:	4b2f      	ldr	r3, [pc, #188]	; (8001318 <main+0x258>)
 800125c:	881b      	ldrh	r3, [r3, #0]
                        4095 : (dist*4095)/VL53L1X_MAX_DISTANCE;
 800125e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001262:	d20c      	bcs.n	800127e <main+0x1be>
 8001264:	4b2c      	ldr	r3, [pc, #176]	; (8001318 <main+0x258>)
 8001266:	881b      	ldrh	r3, [r3, #0]
 8001268:	461a      	mov	r2, r3
 800126a:	4613      	mov	r3, r2
 800126c:	031b      	lsls	r3, r3, #12
 800126e:	1a9b      	subs	r3, r3, r2
 8001270:	4a2a      	ldr	r2, [pc, #168]	; (800131c <main+0x25c>)
 8001272:	fb82 1203 	smull	r1, r2, r2, r3
 8001276:	11d2      	asrs	r2, r2, #7
 8001278:	17db      	asrs	r3, r3, #31
 800127a:	1ad3      	subs	r3, r2, r3
 800127c:	e001      	b.n	8001282 <main+0x1c2>
 800127e:	f640 73ff 	movw	r3, #4095	; 0xfff
                distToDAC = (dist >= VL53L1X_MAX_DISTANCE) ?
 8001282:	4a27      	ldr	r2, [pc, #156]	; (8001320 <main+0x260>)
 8001284:	6013      	str	r3, [r2, #0]
            }
        }

        rc = inv_device_poll(device);
 8001286:	68b8      	ldr	r0, [r7, #8]
 8001288:	f7ff fe80 	bl	8000f8c <inv_device_poll>
 800128c:	6138      	str	r0, [r7, #16]
        check_rc(rc);
 800128e:	6938      	ldr	r0, [r7, #16]
 8001290:	f000 fd94 	bl	8001dbc <check_rc>

        printf("\r$phi=%3.2f,theta=%3.2f,psi=%3.2f,dist=%d",phi,theta,psi,dist);
 8001294:	4b23      	ldr	r3, [pc, #140]	; (8001324 <main+0x264>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff f955 	bl	8000548 <__aeabi_f2d>
 800129e:	4680      	mov	r8, r0
 80012a0:	4689      	mov	r9, r1
 80012a2:	4b21      	ldr	r3, [pc, #132]	; (8001328 <main+0x268>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff f94e 	bl	8000548 <__aeabi_f2d>
 80012ac:	4604      	mov	r4, r0
 80012ae:	460d      	mov	r5, r1
 80012b0:	4b1e      	ldr	r3, [pc, #120]	; (800132c <main+0x26c>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff f947 	bl	8000548 <__aeabi_f2d>
 80012ba:	4602      	mov	r2, r0
 80012bc:	460b      	mov	r3, r1
 80012be:	4916      	ldr	r1, [pc, #88]	; (8001318 <main+0x258>)
 80012c0:	8809      	ldrh	r1, [r1, #0]
 80012c2:	9104      	str	r1, [sp, #16]
 80012c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80012c8:	e9cd 4500 	strd	r4, r5, [sp]
 80012cc:	4642      	mov	r2, r8
 80012ce:	464b      	mov	r3, r9
 80012d0:	4817      	ldr	r0, [pc, #92]	; (8001330 <main+0x270>)
 80012d2:	f014 fd0f 	bl	8015cf4 <printf>
        if(buttonPressed != BTN_NONE){
 80012d6:	e769      	b.n	80011ac <main+0xec>
 80012d8:	20000c58 	.word	0x20000c58
 80012dc:	0801d5ec 	.word	0x0801d5ec
 80012e0:	20000040 	.word	0x20000040
 80012e4:	0801d600 	.word	0x0801d600
 80012e8:	20000030 	.word	0x20000030
 80012ec:	0801d60c 	.word	0x0801d60c
 80012f0:	08001c7d 	.word	0x08001c7d
 80012f4:	20000000 	.word	0x20000000
 80012f8:	20000bc0 	.word	0x20000bc0
 80012fc:	20000b74 	.word	0x20000b74
 8001300:	20000ac8 	.word	0x20000ac8
 8001304:	080217a8 	.word	0x080217a8
 8001308:	0801d618 	.word	0x0801d618
 800130c:	20001244 	.word	0x20001244
 8001310:	080212f4 	.word	0x080212f4
 8001314:	20000004 	.word	0x20000004
 8001318:	2000121e 	.word	0x2000121e
 800131c:	10624dd3 	.word	0x10624dd3
 8001320:	20001220 	.word	0x20001220
 8001324:	20001210 	.word	0x20001210
 8001328:	20001214 	.word	0x20001214
 800132c:	20001218 	.word	0x20001218
 8001330:	0801d634 	.word	0x0801d634

08001334 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b096      	sub	sp, #88	; 0x58
 8001338:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800133a:	f107 0314 	add.w	r3, r7, #20
 800133e:	2244      	movs	r2, #68	; 0x44
 8001340:	2100      	movs	r1, #0
 8001342:	4618      	mov	r0, r3
 8001344:	f014 fcc2 	bl	8015ccc <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001348:	463b      	mov	r3, r7
 800134a:	2200      	movs	r2, #0
 800134c:	601a      	str	r2, [r3, #0]
 800134e:	605a      	str	r2, [r3, #4]
 8001350:	609a      	str	r2, [r3, #8]
 8001352:	60da      	str	r2, [r3, #12]
 8001354:	611a      	str	r2, [r3, #16]

    /** Configure the main internal regulator output voltage
     */
    if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001356:	f44f 7000 	mov.w	r0, #512	; 0x200
 800135a:	f004 fb85 	bl	8005a68 <HAL_PWREx_ControlVoltageScaling>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d001      	beq.n	8001368 <SystemClock_Config+0x34>
    {
        Error_Handler();
 8001364:	f001 fa72 	bl	800284c <Error_Handler>
    }

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001368:	2302      	movs	r3, #2
 800136a:	617b      	str	r3, [r7, #20]
    RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800136c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001370:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001372:	2310      	movs	r3, #16
 8001374:	627b      	str	r3, [r7, #36]	; 0x24
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001376:	2302      	movs	r3, #2
 8001378:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800137a:	2302      	movs	r3, #2
 800137c:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_OscInitStruct.PLL.PLLM = 1;
 800137e:	2301      	movs	r3, #1
 8001380:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_OscInitStruct.PLL.PLLN = 10;
 8001382:	230a      	movs	r3, #10
 8001384:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001386:	2307      	movs	r3, #7
 8001388:	64fb      	str	r3, [r7, #76]	; 0x4c
    RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800138a:	2302      	movs	r3, #2
 800138c:	653b      	str	r3, [r7, #80]	; 0x50
    RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800138e:	2302      	movs	r3, #2
 8001390:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001392:	f107 0314 	add.w	r3, r7, #20
 8001396:	4618      	mov	r0, r3
 8001398:	f004 fbbc 	bl	8005b14 <HAL_RCC_OscConfig>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <SystemClock_Config+0x72>
    {
        Error_Handler();
 80013a2:	f001 fa53 	bl	800284c <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013a6:	230f      	movs	r3, #15
 80013a8:	603b      	str	r3, [r7, #0]
            |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013aa:	2303      	movs	r3, #3
 80013ac:	607b      	str	r3, [r7, #4]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013ae:	2300      	movs	r3, #0
 80013b0:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013b2:	2300      	movs	r3, #0
 80013b4:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013b6:	2300      	movs	r3, #0
 80013b8:	613b      	str	r3, [r7, #16]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013ba:	463b      	mov	r3, r7
 80013bc:	2104      	movs	r1, #4
 80013be:	4618      	mov	r0, r3
 80013c0:	f004 ffc8 	bl	8006354 <HAL_RCC_ClockConfig>
 80013c4:	4603      	mov	r3, r0
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d001      	beq.n	80013ce <SystemClock_Config+0x9a>
    {
        Error_Handler();
 80013ca:	f001 fa3f 	bl	800284c <Error_Handler>
    }
}
 80013ce:	bf00      	nop
 80013d0:	3758      	adds	r7, #88	; 0x58
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
	...

080013d8 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b086      	sub	sp, #24
 80013dc:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN ADC1_Init 0 */

    /* USER CODE END ADC1_Init 0 */

    ADC_ChannelConfTypeDef sConfig = {0};
 80013de:	463b      	mov	r3, r7
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
 80013ea:	611a      	str	r2, [r3, #16]
 80013ec:	615a      	str	r2, [r3, #20]

    /* USER CODE END ADC1_Init 1 */

    /** Common config
     */
    hadc1.Instance = ADC1;
 80013ee:	4b38      	ldr	r3, [pc, #224]	; (80014d0 <MX_ADC1_Init+0xf8>)
 80013f0:	4a38      	ldr	r2, [pc, #224]	; (80014d4 <MX_ADC1_Init+0xfc>)
 80013f2:	601a      	str	r2, [r3, #0]
    hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80013f4:	4b36      	ldr	r3, [pc, #216]	; (80014d0 <MX_ADC1_Init+0xf8>)
 80013f6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80013fa:	605a      	str	r2, [r3, #4]
    hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013fc:	4b34      	ldr	r3, [pc, #208]	; (80014d0 <MX_ADC1_Init+0xf8>)
 80013fe:	2200      	movs	r2, #0
 8001400:	609a      	str	r2, [r3, #8]
    hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001402:	4b33      	ldr	r3, [pc, #204]	; (80014d0 <MX_ADC1_Init+0xf8>)
 8001404:	2200      	movs	r2, #0
 8001406:	60da      	str	r2, [r3, #12]
    hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001408:	4b31      	ldr	r3, [pc, #196]	; (80014d0 <MX_ADC1_Init+0xf8>)
 800140a:	2201      	movs	r2, #1
 800140c:	611a      	str	r2, [r3, #16]
    hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800140e:	4b30      	ldr	r3, [pc, #192]	; (80014d0 <MX_ADC1_Init+0xf8>)
 8001410:	2204      	movs	r2, #4
 8001412:	615a      	str	r2, [r3, #20]
    hadc1.Init.LowPowerAutoWait = DISABLE;
 8001414:	4b2e      	ldr	r3, [pc, #184]	; (80014d0 <MX_ADC1_Init+0xf8>)
 8001416:	2200      	movs	r2, #0
 8001418:	761a      	strb	r2, [r3, #24]
    hadc1.Init.ContinuousConvMode = ENABLE;
 800141a:	4b2d      	ldr	r3, [pc, #180]	; (80014d0 <MX_ADC1_Init+0xf8>)
 800141c:	2201      	movs	r2, #1
 800141e:	765a      	strb	r2, [r3, #25]
    hadc1.Init.NbrOfConversion = 3;
 8001420:	4b2b      	ldr	r3, [pc, #172]	; (80014d0 <MX_ADC1_Init+0xf8>)
 8001422:	2203      	movs	r2, #3
 8001424:	61da      	str	r2, [r3, #28]
    hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001426:	4b2a      	ldr	r3, [pc, #168]	; (80014d0 <MX_ADC1_Init+0xf8>)
 8001428:	2200      	movs	r2, #0
 800142a:	f883 2020 	strb.w	r2, [r3, #32]
    hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800142e:	4b28      	ldr	r3, [pc, #160]	; (80014d0 <MX_ADC1_Init+0xf8>)
 8001430:	2200      	movs	r2, #0
 8001432:	629a      	str	r2, [r3, #40]	; 0x28
    hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001434:	4b26      	ldr	r3, [pc, #152]	; (80014d0 <MX_ADC1_Init+0xf8>)
 8001436:	2200      	movs	r2, #0
 8001438:	62da      	str	r2, [r3, #44]	; 0x2c
    hadc1.Init.DMAContinuousRequests = ENABLE;
 800143a:	4b25      	ldr	r3, [pc, #148]	; (80014d0 <MX_ADC1_Init+0xf8>)
 800143c:	2201      	movs	r2, #1
 800143e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001442:	4b23      	ldr	r3, [pc, #140]	; (80014d0 <MX_ADC1_Init+0xf8>)
 8001444:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001448:	635a      	str	r2, [r3, #52]	; 0x34
    hadc1.Init.OversamplingMode = DISABLE;
 800144a:	4b21      	ldr	r3, [pc, #132]	; (80014d0 <MX_ADC1_Init+0xf8>)
 800144c:	2200      	movs	r2, #0
 800144e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001452:	481f      	ldr	r0, [pc, #124]	; (80014d0 <MX_ADC1_Init+0xf8>)
 8001454:	f001 ff7e 	bl	8003354 <HAL_ADC_Init>
 8001458:	4603      	mov	r3, r0
 800145a:	2b00      	cmp	r3, #0
 800145c:	d001      	beq.n	8001462 <MX_ADC1_Init+0x8a>
    {
        Error_Handler();
 800145e:	f001 f9f5 	bl	800284c <Error_Handler>
    }

    /** Configure Regular Channel
     */
    sConfig.Channel = ADC_CHANNEL_6;
 8001462:	4b1d      	ldr	r3, [pc, #116]	; (80014d8 <MX_ADC1_Init+0x100>)
 8001464:	603b      	str	r3, [r7, #0]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8001466:	2306      	movs	r3, #6
 8001468:	607b      	str	r3, [r7, #4]
    sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800146a:	2307      	movs	r3, #7
 800146c:	60bb      	str	r3, [r7, #8]
    sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800146e:	237f      	movs	r3, #127	; 0x7f
 8001470:	60fb      	str	r3, [r7, #12]
    sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001472:	2304      	movs	r3, #4
 8001474:	613b      	str	r3, [r7, #16]
    sConfig.Offset = 0;
 8001476:	2300      	movs	r3, #0
 8001478:	617b      	str	r3, [r7, #20]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800147a:	463b      	mov	r3, r7
 800147c:	4619      	mov	r1, r3
 800147e:	4814      	ldr	r0, [pc, #80]	; (80014d0 <MX_ADC1_Init+0xf8>)
 8001480:	f002 f8b0 	bl	80035e4 <HAL_ADC_ConfigChannel>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_ADC1_Init+0xb6>
    {
        Error_Handler();
 800148a:	f001 f9df 	bl	800284c <Error_Handler>
    }

    /** Configure Regular Channel
     */
    sConfig.Channel = ADC_CHANNEL_8;
 800148e:	4b13      	ldr	r3, [pc, #76]	; (80014dc <MX_ADC1_Init+0x104>)
 8001490:	603b      	str	r3, [r7, #0]
    sConfig.Rank = ADC_REGULAR_RANK_2;
 8001492:	230c      	movs	r3, #12
 8001494:	607b      	str	r3, [r7, #4]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001496:	463b      	mov	r3, r7
 8001498:	4619      	mov	r1, r3
 800149a:	480d      	ldr	r0, [pc, #52]	; (80014d0 <MX_ADC1_Init+0xf8>)
 800149c:	f002 f8a2 	bl	80035e4 <HAL_ADC_ConfigChannel>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_ADC1_Init+0xd2>
    {
        Error_Handler();
 80014a6:	f001 f9d1 	bl	800284c <Error_Handler>
    }

    /** Configure Regular Channel
     */
    sConfig.Channel = ADC_CHANNEL_11;
 80014aa:	4b0d      	ldr	r3, [pc, #52]	; (80014e0 <MX_ADC1_Init+0x108>)
 80014ac:	603b      	str	r3, [r7, #0]
    sConfig.Rank = ADC_REGULAR_RANK_3;
 80014ae:	2312      	movs	r3, #18
 80014b0:	607b      	str	r3, [r7, #4]
    if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80014b2:	463b      	mov	r3, r7
 80014b4:	4619      	mov	r1, r3
 80014b6:	4806      	ldr	r0, [pc, #24]	; (80014d0 <MX_ADC1_Init+0xf8>)
 80014b8:	f002 f894 	bl	80035e4 <HAL_ADC_ConfigChannel>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d001      	beq.n	80014c6 <MX_ADC1_Init+0xee>
    {
        Error_Handler();
 80014c2:	f001 f9c3 	bl	800284c <Error_Handler>
    }
    /* USER CODE BEGIN ADC1_Init 2 */

    /* USER CODE END ADC1_Init 2 */

}
 80014c6:	bf00      	nop
 80014c8:	3718      	adds	r7, #24
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20000a1c 	.word	0x20000a1c
 80014d4:	50040000 	.word	0x50040000
 80014d8:	19200040 	.word	0x19200040
 80014dc:	21800100 	.word	0x21800100
 80014e0:	2e300800 	.word	0x2e300800

080014e4 <MX_DAC1_Init>:
 * @brief DAC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_DAC1_Init(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b08a      	sub	sp, #40	; 0x28
 80014e8:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN DAC1_Init 0 */

    /* USER CODE END DAC1_Init 0 */

    DAC_ChannelConfTypeDef sConfig = {0};
 80014ea:	1d3b      	adds	r3, r7, #4
 80014ec:	2224      	movs	r2, #36	; 0x24
 80014ee:	2100      	movs	r1, #0
 80014f0:	4618      	mov	r0, r3
 80014f2:	f014 fbeb 	bl	8015ccc <memset>

    /* USER CODE END DAC1_Init 1 */

    /** DAC Initialization
     */
    hdac1.Instance = DAC1;
 80014f6:	4b17      	ldr	r3, [pc, #92]	; (8001554 <MX_DAC1_Init+0x70>)
 80014f8:	4a17      	ldr	r2, [pc, #92]	; (8001558 <MX_DAC1_Init+0x74>)
 80014fa:	601a      	str	r2, [r3, #0]
    if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80014fc:	4815      	ldr	r0, [pc, #84]	; (8001554 <MX_DAC1_Init+0x70>)
 80014fe:	f002 fd62 	bl	8003fc6 <HAL_DAC_Init>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d001      	beq.n	800150c <MX_DAC1_Init+0x28>
    {
        Error_Handler();
 8001508:	f001 f9a0 	bl	800284c <Error_Handler>
    }

    /** DAC channel OUT1 config
     */
    sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800150c:	2300      	movs	r3, #0
 800150e:	607b      	str	r3, [r7, #4]
    sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001510:	2300      	movs	r3, #0
 8001512:	60bb      	str	r3, [r7, #8]
    sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8001514:	2302      	movs	r3, #2
 8001516:	60fb      	str	r3, [r7, #12]
    sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001518:	2300      	movs	r3, #0
 800151a:	613b      	str	r3, [r7, #16]
    sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800151c:	2300      	movs	r3, #0
 800151e:	617b      	str	r3, [r7, #20]
    if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001520:	1d3b      	adds	r3, r7, #4
 8001522:	2200      	movs	r2, #0
 8001524:	4619      	mov	r1, r3
 8001526:	480b      	ldr	r0, [pc, #44]	; (8001554 <MX_DAC1_Init+0x70>)
 8001528:	f002 fde1 	bl	80040ee <HAL_DAC_ConfigChannel>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d001      	beq.n	8001536 <MX_DAC1_Init+0x52>
    {
        Error_Handler();
 8001532:	f001 f98b 	bl	800284c <Error_Handler>
    }

    /** DAC channel OUT2 config
     */
    if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001536:	1d3b      	adds	r3, r7, #4
 8001538:	2210      	movs	r2, #16
 800153a:	4619      	mov	r1, r3
 800153c:	4805      	ldr	r0, [pc, #20]	; (8001554 <MX_DAC1_Init+0x70>)
 800153e:	f002 fdd6 	bl	80040ee <HAL_DAC_ConfigChannel>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_DAC1_Init+0x68>
    {
        Error_Handler();
 8001548:	f001 f980 	bl	800284c <Error_Handler>
    }
    /* USER CODE BEGIN DAC1_Init 2 */

    /* USER CODE END DAC1_Init 2 */

}
 800154c:	bf00      	nop
 800154e:	3728      	adds	r7, #40	; 0x28
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	20000ac8 	.word	0x20000ac8
 8001558:	40007400 	.word	0x40007400

0800155c <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
    /* USER CODE END I2C1_Init 0 */

    /* USER CODE BEGIN I2C1_Init 1 */

    /* USER CODE END I2C1_Init 1 */
    hi2c1.Instance = I2C1;
 8001560:	4b1b      	ldr	r3, [pc, #108]	; (80015d0 <MX_I2C1_Init+0x74>)
 8001562:	4a1c      	ldr	r2, [pc, #112]	; (80015d4 <MX_I2C1_Init+0x78>)
 8001564:	601a      	str	r2, [r3, #0]
    hi2c1.Init.Timing = 0x00702991;
 8001566:	4b1a      	ldr	r3, [pc, #104]	; (80015d0 <MX_I2C1_Init+0x74>)
 8001568:	4a1b      	ldr	r2, [pc, #108]	; (80015d8 <MX_I2C1_Init+0x7c>)
 800156a:	605a      	str	r2, [r3, #4]
    hi2c1.Init.OwnAddress1 = 0;
 800156c:	4b18      	ldr	r3, [pc, #96]	; (80015d0 <MX_I2C1_Init+0x74>)
 800156e:	2200      	movs	r2, #0
 8001570:	609a      	str	r2, [r3, #8]
    hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001572:	4b17      	ldr	r3, [pc, #92]	; (80015d0 <MX_I2C1_Init+0x74>)
 8001574:	2201      	movs	r2, #1
 8001576:	60da      	str	r2, [r3, #12]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001578:	4b15      	ldr	r3, [pc, #84]	; (80015d0 <MX_I2C1_Init+0x74>)
 800157a:	2200      	movs	r2, #0
 800157c:	611a      	str	r2, [r3, #16]
    hi2c1.Init.OwnAddress2 = 0;
 800157e:	4b14      	ldr	r3, [pc, #80]	; (80015d0 <MX_I2C1_Init+0x74>)
 8001580:	2200      	movs	r2, #0
 8001582:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001584:	4b12      	ldr	r3, [pc, #72]	; (80015d0 <MX_I2C1_Init+0x74>)
 8001586:	2200      	movs	r2, #0
 8001588:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800158a:	4b11      	ldr	r3, [pc, #68]	; (80015d0 <MX_I2C1_Init+0x74>)
 800158c:	2200      	movs	r2, #0
 800158e:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001590:	4b0f      	ldr	r3, [pc, #60]	; (80015d0 <MX_I2C1_Init+0x74>)
 8001592:	2200      	movs	r2, #0
 8001594:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001596:	480e      	ldr	r0, [pc, #56]	; (80015d0 <MX_I2C1_Init+0x74>)
 8001598:	f003 f9f8 	bl	800498c <HAL_I2C_Init>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_I2C1_Init+0x4a>
    {
        Error_Handler();
 80015a2:	f001 f953 	bl	800284c <Error_Handler>
    }

    /** Configure Analogue filter
     */
    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80015a6:	2100      	movs	r1, #0
 80015a8:	4809      	ldr	r0, [pc, #36]	; (80015d0 <MX_I2C1_Init+0x74>)
 80015aa:	f004 f9b7 	bl	800591c <HAL_I2CEx_ConfigAnalogFilter>
 80015ae:	4603      	mov	r3, r0
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d001      	beq.n	80015b8 <MX_I2C1_Init+0x5c>
    {
        Error_Handler();
 80015b4:	f001 f94a 	bl	800284c <Error_Handler>
    }

    /** Configure Digital filter
     */
    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80015b8:	2100      	movs	r1, #0
 80015ba:	4805      	ldr	r0, [pc, #20]	; (80015d0 <MX_I2C1_Init+0x74>)
 80015bc:	f004 f9f9 	bl	80059b2 <HAL_I2CEx_ConfigDigitalFilter>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <MX_I2C1_Init+0x6e>
    {
        Error_Handler();
 80015c6:	f001 f941 	bl	800284c <Error_Handler>
    }
    /* USER CODE BEGIN I2C1_Init 2 */

    /* USER CODE END I2C1_Init 2 */

}
 80015ca:	bf00      	nop
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	20000adc 	.word	0x20000adc
 80015d4:	40005400 	.word	0x40005400
 80015d8:	00702991 	.word	0x00702991

080015dc <MX_I2C3_Init>:
 * @brief I2C3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C3_Init(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	af00      	add	r7, sp, #0
    /* USER CODE END I2C3_Init 0 */

    /* USER CODE BEGIN I2C3_Init 1 */

    /* USER CODE END I2C3_Init 1 */
    hi2c3.Instance = I2C3;
 80015e0:	4b1b      	ldr	r3, [pc, #108]	; (8001650 <MX_I2C3_Init+0x74>)
 80015e2:	4a1c      	ldr	r2, [pc, #112]	; (8001654 <MX_I2C3_Init+0x78>)
 80015e4:	601a      	str	r2, [r3, #0]
    hi2c3.Init.Timing = 0x0070228A;
 80015e6:	4b1a      	ldr	r3, [pc, #104]	; (8001650 <MX_I2C3_Init+0x74>)
 80015e8:	4a1b      	ldr	r2, [pc, #108]	; (8001658 <MX_I2C3_Init+0x7c>)
 80015ea:	605a      	str	r2, [r3, #4]
    hi2c3.Init.OwnAddress1 = 0;
 80015ec:	4b18      	ldr	r3, [pc, #96]	; (8001650 <MX_I2C3_Init+0x74>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	609a      	str	r2, [r3, #8]
    hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015f2:	4b17      	ldr	r3, [pc, #92]	; (8001650 <MX_I2C3_Init+0x74>)
 80015f4:	2201      	movs	r2, #1
 80015f6:	60da      	str	r2, [r3, #12]
    hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015f8:	4b15      	ldr	r3, [pc, #84]	; (8001650 <MX_I2C3_Init+0x74>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	611a      	str	r2, [r3, #16]
    hi2c3.Init.OwnAddress2 = 0;
 80015fe:	4b14      	ldr	r3, [pc, #80]	; (8001650 <MX_I2C3_Init+0x74>)
 8001600:	2200      	movs	r2, #0
 8001602:	615a      	str	r2, [r3, #20]
    hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001604:	4b12      	ldr	r3, [pc, #72]	; (8001650 <MX_I2C3_Init+0x74>)
 8001606:	2200      	movs	r2, #0
 8001608:	619a      	str	r2, [r3, #24]
    hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800160a:	4b11      	ldr	r3, [pc, #68]	; (8001650 <MX_I2C3_Init+0x74>)
 800160c:	2200      	movs	r2, #0
 800160e:	61da      	str	r2, [r3, #28]
    hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001610:	4b0f      	ldr	r3, [pc, #60]	; (8001650 <MX_I2C3_Init+0x74>)
 8001612:	2200      	movs	r2, #0
 8001614:	621a      	str	r2, [r3, #32]
    if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001616:	480e      	ldr	r0, [pc, #56]	; (8001650 <MX_I2C3_Init+0x74>)
 8001618:	f003 f9b8 	bl	800498c <HAL_I2C_Init>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <MX_I2C3_Init+0x4a>
    {
        Error_Handler();
 8001622:	f001 f913 	bl	800284c <Error_Handler>
    }

    /** Configure Analogue filter
     */
    if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001626:	2100      	movs	r1, #0
 8001628:	4809      	ldr	r0, [pc, #36]	; (8001650 <MX_I2C3_Init+0x74>)
 800162a:	f004 f977 	bl	800591c <HAL_I2CEx_ConfigAnalogFilter>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d001      	beq.n	8001638 <MX_I2C3_Init+0x5c>
    {
        Error_Handler();
 8001634:	f001 f90a 	bl	800284c <Error_Handler>
    }

    /** Configure Digital filter
     */
    if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 7) != HAL_OK)
 8001638:	2107      	movs	r1, #7
 800163a:	4805      	ldr	r0, [pc, #20]	; (8001650 <MX_I2C3_Init+0x74>)
 800163c:	f004 f9b9 	bl	80059b2 <HAL_I2CEx_ConfigDigitalFilter>
 8001640:	4603      	mov	r3, r0
 8001642:	2b00      	cmp	r3, #0
 8001644:	d001      	beq.n	800164a <MX_I2C3_Init+0x6e>
    {
        Error_Handler();
 8001646:	f001 f901 	bl	800284c <Error_Handler>
    }
    /* USER CODE BEGIN I2C3_Init 2 */

    /* USER CODE END I2C3_Init 2 */

}
 800164a:	bf00      	nop
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	20000b28 	.word	0x20000b28
 8001654:	40005c00 	.word	0x40005c00
 8001658:	0070228a 	.word	0x0070228a

0800165c <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b088      	sub	sp, #32
 8001660:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM2_Init 0 */

    /* USER CODE END TIM2_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001662:	f107 0310 	add.w	r3, r7, #16
 8001666:	2200      	movs	r2, #0
 8001668:	601a      	str	r2, [r3, #0]
 800166a:	605a      	str	r2, [r3, #4]
 800166c:	609a      	str	r2, [r3, #8]
 800166e:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001670:	1d3b      	adds	r3, r7, #4
 8001672:	2200      	movs	r2, #0
 8001674:	601a      	str	r2, [r3, #0]
 8001676:	605a      	str	r2, [r3, #4]
 8001678:	609a      	str	r2, [r3, #8]

    /* USER CODE BEGIN TIM2_Init 1 */

    /* USER CODE END TIM2_Init 1 */
    htim2.Instance = TIM2;
 800167a:	4b1d      	ldr	r3, [pc, #116]	; (80016f0 <MX_TIM2_Init+0x94>)
 800167c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001680:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = 79;
 8001682:	4b1b      	ldr	r3, [pc, #108]	; (80016f0 <MX_TIM2_Init+0x94>)
 8001684:	224f      	movs	r2, #79	; 0x4f
 8001686:	605a      	str	r2, [r3, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001688:	4b19      	ldr	r3, [pc, #100]	; (80016f0 <MX_TIM2_Init+0x94>)
 800168a:	2200      	movs	r2, #0
 800168c:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = 99999;
 800168e:	4b18      	ldr	r3, [pc, #96]	; (80016f0 <MX_TIM2_Init+0x94>)
 8001690:	4a18      	ldr	r2, [pc, #96]	; (80016f4 <MX_TIM2_Init+0x98>)
 8001692:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001694:	4b16      	ldr	r3, [pc, #88]	; (80016f0 <MX_TIM2_Init+0x94>)
 8001696:	2200      	movs	r2, #0
 8001698:	611a      	str	r2, [r3, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800169a:	4b15      	ldr	r3, [pc, #84]	; (80016f0 <MX_TIM2_Init+0x94>)
 800169c:	2200      	movs	r2, #0
 800169e:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016a0:	4813      	ldr	r0, [pc, #76]	; (80016f0 <MX_TIM2_Init+0x94>)
 80016a2:	f005 fb45 	bl	8006d30 <HAL_TIM_Base_Init>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <MX_TIM2_Init+0x54>
    {
        Error_Handler();
 80016ac:	f001 f8ce 	bl	800284c <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016b4:	613b      	str	r3, [r7, #16]
    if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80016b6:	f107 0310 	add.w	r3, r7, #16
 80016ba:	4619      	mov	r1, r3
 80016bc:	480c      	ldr	r0, [pc, #48]	; (80016f0 <MX_TIM2_Init+0x94>)
 80016be:	f005 fda5 	bl	800720c <HAL_TIM_ConfigClockSource>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <MX_TIM2_Init+0x70>
    {
        Error_Handler();
 80016c8:	f001 f8c0 	bl	800284c <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016cc:	2300      	movs	r3, #0
 80016ce:	607b      	str	r3, [r7, #4]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016d0:	2300      	movs	r3, #0
 80016d2:	60fb      	str	r3, [r7, #12]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80016d4:	1d3b      	adds	r3, r7, #4
 80016d6:	4619      	mov	r1, r3
 80016d8:	4805      	ldr	r0, [pc, #20]	; (80016f0 <MX_TIM2_Init+0x94>)
 80016da:	f005 ff87 	bl	80075ec <HAL_TIMEx_MasterConfigSynchronization>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <MX_TIM2_Init+0x8c>
    {
        Error_Handler();
 80016e4:	f001 f8b2 	bl	800284c <Error_Handler>
    }
    /* USER CODE BEGIN TIM2_Init 2 */

    /* USER CODE END TIM2_Init 2 */

}
 80016e8:	bf00      	nop
 80016ea:	3720      	adds	r7, #32
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	20000b74 	.word	0x20000b74
 80016f4:	0001869f 	.word	0x0001869f

080016f8 <MX_TIM6_Init>:
 * @brief TIM6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM6_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM6_Init 0 */

    /* USER CODE END TIM6_Init 0 */

    TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016fe:	1d3b      	adds	r3, r7, #4
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]

    /* USER CODE BEGIN TIM6_Init 1 */

    /* USER CODE END TIM6_Init 1 */
    htim6.Instance = TIM6;
 8001708:	4b14      	ldr	r3, [pc, #80]	; (800175c <MX_TIM6_Init+0x64>)
 800170a:	4a15      	ldr	r2, [pc, #84]	; (8001760 <MX_TIM6_Init+0x68>)
 800170c:	601a      	str	r2, [r3, #0]
    htim6.Init.Prescaler = 79;
 800170e:	4b13      	ldr	r3, [pc, #76]	; (800175c <MX_TIM6_Init+0x64>)
 8001710:	224f      	movs	r2, #79	; 0x4f
 8001712:	605a      	str	r2, [r3, #4]
    htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001714:	4b11      	ldr	r3, [pc, #68]	; (800175c <MX_TIM6_Init+0x64>)
 8001716:	2200      	movs	r2, #0
 8001718:	609a      	str	r2, [r3, #8]
    htim6.Init.Period = 65535;
 800171a:	4b10      	ldr	r3, [pc, #64]	; (800175c <MX_TIM6_Init+0x64>)
 800171c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001720:	60da      	str	r2, [r3, #12]
    htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001722:	4b0e      	ldr	r3, [pc, #56]	; (800175c <MX_TIM6_Init+0x64>)
 8001724:	2200      	movs	r2, #0
 8001726:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001728:	480c      	ldr	r0, [pc, #48]	; (800175c <MX_TIM6_Init+0x64>)
 800172a:	f005 fb01 	bl	8006d30 <HAL_TIM_Base_Init>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_TIM6_Init+0x40>
    {
        Error_Handler();
 8001734:	f001 f88a 	bl	800284c <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001738:	2300      	movs	r3, #0
 800173a:	607b      	str	r3, [r7, #4]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800173c:	2300      	movs	r3, #0
 800173e:	60fb      	str	r3, [r7, #12]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001740:	1d3b      	adds	r3, r7, #4
 8001742:	4619      	mov	r1, r3
 8001744:	4805      	ldr	r0, [pc, #20]	; (800175c <MX_TIM6_Init+0x64>)
 8001746:	f005 ff51 	bl	80075ec <HAL_TIMEx_MasterConfigSynchronization>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_TIM6_Init+0x5c>
    {
        Error_Handler();
 8001750:	f001 f87c 	bl	800284c <Error_Handler>
    }
    /* USER CODE BEGIN TIM6_Init 2 */

    /* USER CODE END TIM6_Init 2 */

}
 8001754:	bf00      	nop
 8001756:	3710      	adds	r7, #16
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	20000bc0 	.word	0x20000bc0
 8001760:	40001000 	.word	0x40001000

08001764 <MX_TIM7_Init>:
 * @brief TIM7 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM7_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM7_Init 0 */

    /* USER CODE END TIM7_Init 0 */

    TIM_MasterConfigTypeDef sMasterConfig = {0};
 800176a:	1d3b      	adds	r3, r7, #4
 800176c:	2200      	movs	r2, #0
 800176e:	601a      	str	r2, [r3, #0]
 8001770:	605a      	str	r2, [r3, #4]
 8001772:	609a      	str	r2, [r3, #8]

    /* USER CODE BEGIN TIM7_Init 1 */

    /* USER CODE END TIM7_Init 1 */
    htim7.Instance = TIM7;
 8001774:	4b14      	ldr	r3, [pc, #80]	; (80017c8 <MX_TIM7_Init+0x64>)
 8001776:	4a15      	ldr	r2, [pc, #84]	; (80017cc <MX_TIM7_Init+0x68>)
 8001778:	601a      	str	r2, [r3, #0]
    htim7.Init.Prescaler = 39999;
 800177a:	4b13      	ldr	r3, [pc, #76]	; (80017c8 <MX_TIM7_Init+0x64>)
 800177c:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8001780:	605a      	str	r2, [r3, #4]
    htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001782:	4b11      	ldr	r3, [pc, #68]	; (80017c8 <MX_TIM7_Init+0x64>)
 8001784:	2200      	movs	r2, #0
 8001786:	609a      	str	r2, [r3, #8]
    htim7.Init.Period = 199;
 8001788:	4b0f      	ldr	r3, [pc, #60]	; (80017c8 <MX_TIM7_Init+0x64>)
 800178a:	22c7      	movs	r2, #199	; 0xc7
 800178c:	60da      	str	r2, [r3, #12]
    htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800178e:	4b0e      	ldr	r3, [pc, #56]	; (80017c8 <MX_TIM7_Init+0x64>)
 8001790:	2200      	movs	r2, #0
 8001792:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001794:	480c      	ldr	r0, [pc, #48]	; (80017c8 <MX_TIM7_Init+0x64>)
 8001796:	f005 facb 	bl	8006d30 <HAL_TIM_Base_Init>
 800179a:	4603      	mov	r3, r0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d001      	beq.n	80017a4 <MX_TIM7_Init+0x40>
    {
        Error_Handler();
 80017a0:	f001 f854 	bl	800284c <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017a4:	2300      	movs	r3, #0
 80017a6:	607b      	str	r3, [r7, #4]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017a8:	2300      	movs	r3, #0
 80017aa:	60fb      	str	r3, [r7, #12]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80017ac:	1d3b      	adds	r3, r7, #4
 80017ae:	4619      	mov	r1, r3
 80017b0:	4805      	ldr	r0, [pc, #20]	; (80017c8 <MX_TIM7_Init+0x64>)
 80017b2:	f005 ff1b 	bl	80075ec <HAL_TIMEx_MasterConfigSynchronization>
 80017b6:	4603      	mov	r3, r0
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d001      	beq.n	80017c0 <MX_TIM7_Init+0x5c>
    {
        Error_Handler();
 80017bc:	f001 f846 	bl	800284c <Error_Handler>
    }
    /* USER CODE BEGIN TIM7_Init 2 */

    /* USER CODE END TIM7_Init 2 */

}
 80017c0:	bf00      	nop
 80017c2:	3710      	adds	r7, #16
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	20000c0c 	.word	0x20000c0c
 80017cc:	40001400 	.word	0x40001400

080017d0 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
    /* USER CODE END USART2_Init 0 */

    /* USER CODE BEGIN USART2_Init 1 */

    /* USER CODE END USART2_Init 1 */
    huart2.Instance = USART2;
 80017d4:	4b14      	ldr	r3, [pc, #80]	; (8001828 <MX_USART2_UART_Init+0x58>)
 80017d6:	4a15      	ldr	r2, [pc, #84]	; (800182c <MX_USART2_UART_Init+0x5c>)
 80017d8:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 80017da:	4b13      	ldr	r3, [pc, #76]	; (8001828 <MX_USART2_UART_Init+0x58>)
 80017dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017e0:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017e2:	4b11      	ldr	r3, [pc, #68]	; (8001828 <MX_USART2_UART_Init+0x58>)
 80017e4:	2200      	movs	r2, #0
 80017e6:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 80017e8:	4b0f      	ldr	r3, [pc, #60]	; (8001828 <MX_USART2_UART_Init+0x58>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 80017ee:	4b0e      	ldr	r3, [pc, #56]	; (8001828 <MX_USART2_UART_Init+0x58>)
 80017f0:	2200      	movs	r2, #0
 80017f2:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 80017f4:	4b0c      	ldr	r3, [pc, #48]	; (8001828 <MX_USART2_UART_Init+0x58>)
 80017f6:	220c      	movs	r2, #12
 80017f8:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017fa:	4b0b      	ldr	r3, [pc, #44]	; (8001828 <MX_USART2_UART_Init+0x58>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001800:	4b09      	ldr	r3, [pc, #36]	; (8001828 <MX_USART2_UART_Init+0x58>)
 8001802:	2200      	movs	r2, #0
 8001804:	61da      	str	r2, [r3, #28]
    huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001806:	4b08      	ldr	r3, [pc, #32]	; (8001828 <MX_USART2_UART_Init+0x58>)
 8001808:	2200      	movs	r2, #0
 800180a:	621a      	str	r2, [r3, #32]
    huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800180c:	4b06      	ldr	r3, [pc, #24]	; (8001828 <MX_USART2_UART_Init+0x58>)
 800180e:	2200      	movs	r2, #0
 8001810:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_UART_Init(&huart2) != HAL_OK)
 8001812:	4805      	ldr	r0, [pc, #20]	; (8001828 <MX_USART2_UART_Init+0x58>)
 8001814:	f005 ff6e 	bl	80076f4 <HAL_UART_Init>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d001      	beq.n	8001822 <MX_USART2_UART_Init+0x52>
    {
        Error_Handler();
 800181e:	f001 f815 	bl	800284c <Error_Handler>
    }
    /* USER CODE BEGIN USART2_Init 2 */

    /* USER CODE END USART2_Init 2 */

}
 8001822:	bf00      	nop
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	20000c58 	.word	0x20000c58
 800182c:	40004400 	.word	0x40004400

08001830 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b082      	sub	sp, #8
 8001834:	af00      	add	r7, sp, #0

    /* DMA controller clock enable */
    __HAL_RCC_DMA1_CLK_ENABLE();
 8001836:	4b0c      	ldr	r3, [pc, #48]	; (8001868 <MX_DMA_Init+0x38>)
 8001838:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800183a:	4a0b      	ldr	r2, [pc, #44]	; (8001868 <MX_DMA_Init+0x38>)
 800183c:	f043 0301 	orr.w	r3, r3, #1
 8001840:	6493      	str	r3, [r2, #72]	; 0x48
 8001842:	4b09      	ldr	r3, [pc, #36]	; (8001868 <MX_DMA_Init+0x38>)
 8001844:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001846:	f003 0301 	and.w	r3, r3, #1
 800184a:	607b      	str	r3, [r7, #4]
 800184c:	687b      	ldr	r3, [r7, #4]

    /* DMA interrupt init */
    /* DMA1_Channel1_IRQn interrupt configuration */
    HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800184e:	2200      	movs	r2, #0
 8001850:	2100      	movs	r1, #0
 8001852:	200b      	movs	r0, #11
 8001854:	f002 fb81 	bl	8003f5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001858:	200b      	movs	r0, #11
 800185a:	f002 fb9a 	bl	8003f92 <HAL_NVIC_EnableIRQ>

}
 800185e:	bf00      	nop
 8001860:	3708      	adds	r7, #8
 8001862:	46bd      	mov	sp, r7
 8001864:	bd80      	pop	{r7, pc}
 8001866:	bf00      	nop
 8001868:	40021000 	.word	0x40021000

0800186c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b088      	sub	sp, #32
 8001870:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001872:	f107 030c 	add.w	r3, r7, #12
 8001876:	2200      	movs	r2, #0
 8001878:	601a      	str	r2, [r3, #0]
 800187a:	605a      	str	r2, [r3, #4]
 800187c:	609a      	str	r2, [r3, #8]
 800187e:	60da      	str	r2, [r3, #12]
 8001880:	611a      	str	r2, [r3, #16]

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001882:	4b3b      	ldr	r3, [pc, #236]	; (8001970 <MX_GPIO_Init+0x104>)
 8001884:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001886:	4a3a      	ldr	r2, [pc, #232]	; (8001970 <MX_GPIO_Init+0x104>)
 8001888:	f043 0301 	orr.w	r3, r3, #1
 800188c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800188e:	4b38      	ldr	r3, [pc, #224]	; (8001970 <MX_GPIO_Init+0x104>)
 8001890:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001892:	f003 0301 	and.w	r3, r3, #1
 8001896:	60bb      	str	r3, [r7, #8]
 8001898:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800189a:	4b35      	ldr	r3, [pc, #212]	; (8001970 <MX_GPIO_Init+0x104>)
 800189c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800189e:	4a34      	ldr	r2, [pc, #208]	; (8001970 <MX_GPIO_Init+0x104>)
 80018a0:	f043 0302 	orr.w	r3, r3, #2
 80018a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80018a6:	4b32      	ldr	r3, [pc, #200]	; (8001970 <MX_GPIO_Init+0x104>)
 80018a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	607b      	str	r3, [r7, #4]
 80018b0:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(GPIOA, LCD_RST_Pin|MUX_SEL_Pin, GPIO_PIN_RESET);
 80018b2:	2200      	movs	r2, #0
 80018b4:	f240 1101 	movw	r1, #257	; 0x101
 80018b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018bc:	f003 f81c 	bl	80048f8 <HAL_GPIO_WritePin>

    /*Configure GPIO pins : LCD_RST_Pin MUX_SEL_Pin */
    GPIO_InitStruct.Pin = LCD_RST_Pin|MUX_SEL_Pin;
 80018c0:	f240 1301 	movw	r3, #257	; 0x101
 80018c4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018c6:	2301      	movs	r3, #1
 80018c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ca:	2300      	movs	r3, #0
 80018cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ce:	2300      	movs	r3, #0
 80018d0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018d2:	f107 030c 	add.w	r3, r7, #12
 80018d6:	4619      	mov	r1, r3
 80018d8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018dc:	f002 fe8a 	bl	80045f4 <HAL_GPIO_Init>

    /*Configure GPIO pins : BTN_DOWN_Pin BTN_OK_Pin JOY_PRESS_Pin JOY_UP_Pin
                           JOY_DOWN_Pin JOY_LEFT_Pin */
    GPIO_InitStruct.Pin = BTN_DOWN_Pin|BTN_OK_Pin|JOY_PRESS_Pin|JOY_UP_Pin
 80018e0:	23eb      	movs	r3, #235	; 0xeb
 80018e2:	60fb      	str	r3, [r7, #12]
            |JOY_DOWN_Pin|JOY_LEFT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018e4:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80018e8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018ea:	2301      	movs	r3, #1
 80018ec:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ee:	f107 030c 	add.w	r3, r7, #12
 80018f2:	4619      	mov	r1, r3
 80018f4:	481f      	ldr	r0, [pc, #124]	; (8001974 <MX_GPIO_Init+0x108>)
 80018f6:	f002 fe7d 	bl	80045f4 <HAL_GPIO_Init>

    /*Configure GPIO pins : BTN_UP_Pin JOY_RIGHT_Pin */
    GPIO_InitStruct.Pin = BTN_UP_Pin|JOY_RIGHT_Pin;
 80018fa:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80018fe:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001900:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001904:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001906:	2301      	movs	r3, #1
 8001908:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800190a:	f107 030c 	add.w	r3, r7, #12
 800190e:	4619      	mov	r1, r3
 8001910:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001914:	f002 fe6e 	bl	80045f4 <HAL_GPIO_Init>

    /* EXTI interrupt init*/
    HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001918:	2200      	movs	r2, #0
 800191a:	2100      	movs	r1, #0
 800191c:	2006      	movs	r0, #6
 800191e:	f002 fb1c 	bl	8003f5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001922:	2006      	movs	r0, #6
 8001924:	f002 fb35 	bl	8003f92 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001928:	2200      	movs	r2, #0
 800192a:	2100      	movs	r1, #0
 800192c:	2007      	movs	r0, #7
 800192e:	f002 fb14 	bl	8003f5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001932:	2007      	movs	r0, #7
 8001934:	f002 fb2d 	bl	8003f92 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 8001938:	2200      	movs	r2, #0
 800193a:	2100      	movs	r1, #0
 800193c:	2009      	movs	r0, #9
 800193e:	f002 fb0c 	bl	8003f5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8001942:	2009      	movs	r0, #9
 8001944:	f002 fb25 	bl	8003f92 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001948:	2200      	movs	r2, #0
 800194a:	2100      	movs	r1, #0
 800194c:	2017      	movs	r0, #23
 800194e:	f002 fb04 	bl	8003f5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001952:	2017      	movs	r0, #23
 8001954:	f002 fb1d 	bl	8003f92 <HAL_NVIC_EnableIRQ>

    HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001958:	2200      	movs	r2, #0
 800195a:	2100      	movs	r1, #0
 800195c:	2028      	movs	r0, #40	; 0x28
 800195e:	f002 fafc 	bl	8003f5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001962:	2028      	movs	r0, #40	; 0x28
 8001964:	f002 fb15 	bl	8003f92 <HAL_NVIC_EnableIRQ>

}
 8001968:	bf00      	nop
 800196a:	3720      	adds	r7, #32
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	40021000 	.word	0x40021000
 8001974:	48000400 	.word	0x48000400

08001978 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8001978:	b580      	push	{r7, lr}
 800197a:	b082      	sub	sp, #8
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	80fb      	strh	r3, [r7, #6]
    buttonDesc.gpioPin = GPIO_Pin;
 8001982:	4a58      	ldr	r2, [pc, #352]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001984:	88fb      	ldrh	r3, [r7, #6]
 8001986:	8113      	strh	r3, [r2, #8]

    switch(GPIO_Pin){
 8001988:	88fb      	ldrh	r3, [r7, #6]
 800198a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800198e:	f000 8090 	beq.w	8001ab2 <HAL_GPIO_EXTI_Callback+0x13a>
 8001992:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001996:	f300 8094 	bgt.w	8001ac2 <HAL_GPIO_EXTI_Callback+0x14a>
 800199a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800199e:	d056      	beq.n	8001a4e <HAL_GPIO_EXTI_Callback+0xd6>
 80019a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80019a4:	f300 808d 	bgt.w	8001ac2 <HAL_GPIO_EXTI_Callback+0x14a>
 80019a8:	2b80      	cmp	r3, #128	; 0x80
 80019aa:	d07b      	beq.n	8001aa4 <HAL_GPIO_EXTI_Callback+0x12c>
 80019ac:	2b80      	cmp	r3, #128	; 0x80
 80019ae:	f300 8088 	bgt.w	8001ac2 <HAL_GPIO_EXTI_Callback+0x14a>
 80019b2:	2b20      	cmp	r3, #32
 80019b4:	dc48      	bgt.n	8001a48 <HAL_GPIO_EXTI_Callback+0xd0>
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	f340 8083 	ble.w	8001ac2 <HAL_GPIO_EXTI_Callback+0x14a>
 80019bc:	3b01      	subs	r3, #1
 80019be:	2b1f      	cmp	r3, #31
 80019c0:	d87f      	bhi.n	8001ac2 <HAL_GPIO_EXTI_Callback+0x14a>
 80019c2:	a201      	add	r2, pc, #4	; (adr r2, 80019c8 <HAL_GPIO_EXTI_Callback+0x50>)
 80019c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019c8:	08001a6d 	.word	0x08001a6d
 80019cc:	08001a5f 	.word	0x08001a5f
 80019d0:	08001ac3 	.word	0x08001ac3
 80019d4:	08001ac3 	.word	0x08001ac3
 80019d8:	08001ac3 	.word	0x08001ac3
 80019dc:	08001ac3 	.word	0x08001ac3
 80019e0:	08001ac3 	.word	0x08001ac3
 80019e4:	08001a89 	.word	0x08001a89
 80019e8:	08001ac3 	.word	0x08001ac3
 80019ec:	08001ac3 	.word	0x08001ac3
 80019f0:	08001ac3 	.word	0x08001ac3
 80019f4:	08001ac3 	.word	0x08001ac3
 80019f8:	08001ac3 	.word	0x08001ac3
 80019fc:	08001ac3 	.word	0x08001ac3
 8001a00:	08001ac3 	.word	0x08001ac3
 8001a04:	08001ac3 	.word	0x08001ac3
 8001a08:	08001ac3 	.word	0x08001ac3
 8001a0c:	08001ac3 	.word	0x08001ac3
 8001a10:	08001ac3 	.word	0x08001ac3
 8001a14:	08001ac3 	.word	0x08001ac3
 8001a18:	08001ac3 	.word	0x08001ac3
 8001a1c:	08001ac3 	.word	0x08001ac3
 8001a20:	08001ac3 	.word	0x08001ac3
 8001a24:	08001ac3 	.word	0x08001ac3
 8001a28:	08001ac3 	.word	0x08001ac3
 8001a2c:	08001ac3 	.word	0x08001ac3
 8001a30:	08001ac3 	.word	0x08001ac3
 8001a34:	08001ac3 	.word	0x08001ac3
 8001a38:	08001ac3 	.word	0x08001ac3
 8001a3c:	08001ac3 	.word	0x08001ac3
 8001a40:	08001ac3 	.word	0x08001ac3
 8001a44:	08001a7b 	.word	0x08001a7b
 8001a48:	2b40      	cmp	r3, #64	; 0x40
 8001a4a:	d024      	beq.n	8001a96 <HAL_GPIO_EXTI_Callback+0x11e>
 8001a4c:	e039      	b.n	8001ac2 <HAL_GPIO_EXTI_Callback+0x14a>
    case BTN_UP_Pin:
        buttonDesc.buttonEvent = BTN_UP;
 8001a4e:	4b25      	ldr	r3, [pc, #148]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001a50:	2201      	movs	r2, #1
 8001a52:	701a      	strb	r2, [r3, #0]
        buttonDesc.gpioPort = BTN_UP_GPIO_Port;
 8001a54:	4b23      	ldr	r3, [pc, #140]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001a56:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001a5a:	605a      	str	r2, [r3, #4]
        break;
 8001a5c:	e03b      	b.n	8001ad6 <HAL_GPIO_EXTI_Callback+0x15e>
    case BTN_OK_Pin:
        buttonDesc.buttonEvent = BTN_OK;
 8001a5e:	4b21      	ldr	r3, [pc, #132]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001a60:	2202      	movs	r2, #2
 8001a62:	701a      	strb	r2, [r3, #0]
        buttonDesc.gpioPort = BTN_OK_GPIO_Port;
 8001a64:	4b1f      	ldr	r3, [pc, #124]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001a66:	4a20      	ldr	r2, [pc, #128]	; (8001ae8 <HAL_GPIO_EXTI_Callback+0x170>)
 8001a68:	605a      	str	r2, [r3, #4]
        break;
 8001a6a:	e034      	b.n	8001ad6 <HAL_GPIO_EXTI_Callback+0x15e>
    case BTN_DOWN_Pin:
        buttonDesc.buttonEvent = BTN_DOWN;
 8001a6c:	4b1d      	ldr	r3, [pc, #116]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001a6e:	2203      	movs	r2, #3
 8001a70:	701a      	strb	r2, [r3, #0]
        buttonDesc.gpioPort = BTN_DOWN_GPIO_Port;
 8001a72:	4b1c      	ldr	r3, [pc, #112]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001a74:	4a1c      	ldr	r2, [pc, #112]	; (8001ae8 <HAL_GPIO_EXTI_Callback+0x170>)
 8001a76:	605a      	str	r2, [r3, #4]
        break;
 8001a78:	e02d      	b.n	8001ad6 <HAL_GPIO_EXTI_Callback+0x15e>
    case JOY_UP_Pin:
        buttonDesc.buttonEvent = JOY_UP;
 8001a7a:	4b1a      	ldr	r3, [pc, #104]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001a7c:	2204      	movs	r2, #4
 8001a7e:	701a      	strb	r2, [r3, #0]
        buttonDesc.gpioPort = JOY_UP_GPIO_Port;
 8001a80:	4b18      	ldr	r3, [pc, #96]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001a82:	4a19      	ldr	r2, [pc, #100]	; (8001ae8 <HAL_GPIO_EXTI_Callback+0x170>)
 8001a84:	605a      	str	r2, [r3, #4]
        break;
 8001a86:	e026      	b.n	8001ad6 <HAL_GPIO_EXTI_Callback+0x15e>
    case JOY_PRESS_Pin:
        buttonDesc.buttonEvent = JOY_PRESS;
 8001a88:	4b16      	ldr	r3, [pc, #88]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001a8a:	2205      	movs	r2, #5
 8001a8c:	701a      	strb	r2, [r3, #0]
        buttonDesc.gpioPort = JOY_PRESS_GPIO_Port;
 8001a8e:	4b15      	ldr	r3, [pc, #84]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001a90:	4a15      	ldr	r2, [pc, #84]	; (8001ae8 <HAL_GPIO_EXTI_Callback+0x170>)
 8001a92:	605a      	str	r2, [r3, #4]
        break;
 8001a94:	e01f      	b.n	8001ad6 <HAL_GPIO_EXTI_Callback+0x15e>
    case JOY_DOWN_Pin:
        buttonDesc.buttonEvent = JOY_DOWN;
 8001a96:	4b13      	ldr	r3, [pc, #76]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001a98:	2206      	movs	r2, #6
 8001a9a:	701a      	strb	r2, [r3, #0]
        buttonDesc.gpioPort = JOY_DOWN_GPIO_Port;
 8001a9c:	4b11      	ldr	r3, [pc, #68]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001a9e:	4a12      	ldr	r2, [pc, #72]	; (8001ae8 <HAL_GPIO_EXTI_Callback+0x170>)
 8001aa0:	605a      	str	r2, [r3, #4]
        break;
 8001aa2:	e018      	b.n	8001ad6 <HAL_GPIO_EXTI_Callback+0x15e>
    case JOY_LEFT_Pin:
        buttonDesc.buttonEvent = JOY_LEFT;
 8001aa4:	4b0f      	ldr	r3, [pc, #60]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001aa6:	2207      	movs	r2, #7
 8001aa8:	701a      	strb	r2, [r3, #0]
        buttonDesc.gpioPort = JOY_LEFT_GPIO_Port;
 8001aaa:	4b0e      	ldr	r3, [pc, #56]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001aac:	4a0e      	ldr	r2, [pc, #56]	; (8001ae8 <HAL_GPIO_EXTI_Callback+0x170>)
 8001aae:	605a      	str	r2, [r3, #4]
        break;
 8001ab0:	e011      	b.n	8001ad6 <HAL_GPIO_EXTI_Callback+0x15e>
    case JOY_RIGHT_Pin:
        buttonDesc.buttonEvent = JOY_RIGHT;
 8001ab2:	4b0c      	ldr	r3, [pc, #48]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001ab4:	2208      	movs	r2, #8
 8001ab6:	701a      	strb	r2, [r3, #0]
        buttonDesc.gpioPort = JOY_RIGHT_GPIO_Port;
 8001ab8:	4b0a      	ldr	r3, [pc, #40]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001aba:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001abe:	605a      	str	r2, [r3, #4]
        break;
 8001ac0:	e009      	b.n	8001ad6 <HAL_GPIO_EXTI_Callback+0x15e>
    default:
        buttonDesc.buttonEvent = BTN_NONE;
 8001ac2:	4b08      	ldr	r3, [pc, #32]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	701a      	strb	r2, [r3, #0]
        buttonDesc.gpioPin = BTN_NONE;
 8001ac8:	4b06      	ldr	r3, [pc, #24]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	811a      	strh	r2, [r3, #8]
        buttonDesc.gpioPort = NULL;
 8001ace:	4b05      	ldr	r3, [pc, #20]	; (8001ae4 <HAL_GPIO_EXTI_Callback+0x16c>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	605a      	str	r2, [r3, #4]
        return; // avoid to start the timer
 8001ad4:	e003      	b.n	8001ade <HAL_GPIO_EXTI_Callback+0x166>
    }

    HAL_TIM_Base_Start_IT(&htim7);
 8001ad6:	4805      	ldr	r0, [pc, #20]	; (8001aec <HAL_GPIO_EXTI_Callback+0x174>)
 8001ad8:	f005 f9f6 	bl	8006ec8 <HAL_TIM_Base_Start_IT>

    return;
 8001adc:	bf00      	nop
}
 8001ade:	3708      	adds	r7, #8
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	20001238 	.word	0x20001238
 8001ae8:	48000400 	.word	0x48000400
 8001aec:	20000c0c 	.word	0x20000c0c

08001af0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
    if(htim->Instance == TIM7){
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a29      	ldr	r2, [pc, #164]	; (8001ba4 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d11f      	bne.n	8001b42 <HAL_TIM_PeriodElapsedCallback+0x52>
        HAL_TIM_Base_Stop_IT(htim);
 8001b02:	6878      	ldr	r0, [r7, #4]
 8001b04:	f005 fa34 	bl	8006f70 <HAL_TIM_Base_Stop_IT>
        htim->Instance->CNT = 0;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	625a      	str	r2, [r3, #36]	; 0x24

        if(buttonDesc.buttonEvent != BTN_NONE &&
 8001b10:	4b25      	ldr	r3, [pc, #148]	; (8001ba8 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	b2db      	uxtb	r3, r3
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d013      	beq.n	8001b42 <HAL_TIM_PeriodElapsedCallback+0x52>
                HAL_GPIO_ReadPin(buttonDesc.gpioPort, buttonDesc.gpioPin) == GPIO_PIN_RESET){
 8001b1a:	4b23      	ldr	r3, [pc, #140]	; (8001ba8 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001b1c:	685b      	ldr	r3, [r3, #4]
 8001b1e:	4a22      	ldr	r2, [pc, #136]	; (8001ba8 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001b20:	8912      	ldrh	r2, [r2, #8]
 8001b22:	b292      	uxth	r2, r2
 8001b24:	4611      	mov	r1, r2
 8001b26:	4618      	mov	r0, r3
 8001b28:	f002 fece 	bl	80048c8 <HAL_GPIO_ReadPin>
 8001b2c:	4603      	mov	r3, r0
        if(buttonDesc.buttonEvent != BTN_NONE &&
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d107      	bne.n	8001b42 <HAL_TIM_PeriodElapsedCallback+0x52>
            buttonPressed = buttonDesc.buttonEvent;
 8001b32:	4b1d      	ldr	r3, [pc, #116]	; (8001ba8 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	b2da      	uxtb	r2, r3
 8001b38:	4b1c      	ldr	r3, [pc, #112]	; (8001bac <HAL_TIM_PeriodElapsedCallback+0xbc>)
 8001b3a:	701a      	strb	r2, [r3, #0]
            buttonDesc.buttonEvent = BTN_NONE;
 8001b3c:	4b1a      	ldr	r3, [pc, #104]	; (8001ba8 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	701a      	strb	r2, [r3, #0]
        }
    }

    if(htim->Instance == TIM2){
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b4a:	d127      	bne.n	8001b9c <HAL_TIM_PeriodElapsedCallback+0xac>
        dacIndex = (~dacIndex) & 1;
 8001b4c:	4b18      	ldr	r3, [pc, #96]	; (8001bb0 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	b2db      	uxtb	r3, r3
 8001b52:	f003 0301 	and.w	r3, r3, #1
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	bf0c      	ite	eq
 8001b5a:	2301      	moveq	r3, #1
 8001b5c:	2300      	movne	r3, #0
 8001b5e:	b2db      	uxtb	r3, r3
 8001b60:	461a      	mov	r2, r3
 8001b62:	4b13      	ldr	r3, [pc, #76]	; (8001bb0 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001b64:	701a      	strb	r2, [r3, #0]
        HAL_GPIO_TogglePin(MUX_SEL_GPIO_Port, MUX_SEL_Pin);
 8001b66:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001b6a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b6e:	f002 fedb 	bl	8004928 <HAL_GPIO_TogglePin>
        HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, angToDAC[dacIndex]);
 8001b72:	4b0f      	ldr	r3, [pc, #60]	; (8001bb0 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	461a      	mov	r2, r3
 8001b7a:	4b0e      	ldr	r3, [pc, #56]	; (8001bb4 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001b7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001b80:	2200      	movs	r2, #0
 8001b82:	2110      	movs	r1, #16
 8001b84:	480c      	ldr	r0, [pc, #48]	; (8001bb8 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001b86:	f002 fa8d 	bl	80040a4 <HAL_DAC_SetValue>
        HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, distToDAC);
 8001b8a:	4b0c      	ldr	r3, [pc, #48]	; (8001bbc <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	2100      	movs	r1, #0
 8001b92:	4809      	ldr	r0, [pc, #36]	; (8001bb8 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8001b94:	f002 fa86 	bl	80040a4 <HAL_DAC_SetValue>
        sh1106_UpdateScreen();
 8001b98:	f012 fae2 	bl	8014160 <sh1106_UpdateScreen>
    }

}
 8001b9c:	bf00      	nop
 8001b9e:	3708      	adds	r7, #8
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	40001400 	.word	0x40001400
 8001ba8:	20001238 	.word	0x20001238
 8001bac:	20001244 	.word	0x20001244
 8001bb0:	20001234 	.word	0x20001234
 8001bb4:	20001224 	.word	0x20001224
 8001bb8:	20000ac8 	.word	0x20000ac8
 8001bbc:	20001220 	.word	0x20001220

08001bc0 <initVL53L1X>:

static VL53L1X_ERROR initVL53L1X(void){
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b082      	sub	sp, #8
 8001bc4:	af00      	add	r7, sp, #0
    uint8_t sensorState=0;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	71bb      	strb	r3, [r7, #6]
    VL53L1X_ERROR status=VL53L1_ERROR_NONE;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	71fb      	strb	r3, [r7, #7]

    status = VL53L1X_BootState(vl53l1xDev, &sensorState);
 8001bce:	4b27      	ldr	r3, [pc, #156]	; (8001c6c <initVL53L1X+0xac>)
 8001bd0:	881b      	ldrh	r3, [r3, #0]
 8001bd2:	1dba      	adds	r2, r7, #6
 8001bd4:	4611      	mov	r1, r2
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f013 f9fa 	bl	8014fd0 <VL53L1X_BootState>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	71fb      	strb	r3, [r7, #7]

    HAL_Delay(2);
 8001be0:	2002      	movs	r0, #2
 8001be2:	f001 fa07 	bl	8002ff4 <HAL_Delay>

    if(status == VL53L1_ERROR_NONE)
 8001be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d10e      	bne.n	8001c0c <initVL53L1X+0x4c>
        printf("VL53L1X booted\n");
 8001bee:	4820      	ldr	r0, [pc, #128]	; (8001c70 <initVL53L1X+0xb0>)
 8001bf0:	f014 f8d8 	bl	8015da4 <puts>
    else{
        printf("VL53L1X not present!\n");
        return -1;
    }

    status = VL53L1X_SensorInit(vl53l1xDev);
 8001bf4:	4b1d      	ldr	r3, [pc, #116]	; (8001c6c <initVL53L1X+0xac>)
 8001bf6:	881b      	ldrh	r3, [r3, #0]
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	f012 fe35 	bl	8014868 <VL53L1X_SensorInit>
 8001bfe:	4603      	mov	r3, r0
 8001c00:	71fb      	strb	r3, [r7, #7]
    if(status == VL53L1_ERROR_NONE)
 8001c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d126      	bne.n	8001c58 <initVL53L1X+0x98>
 8001c0a:	e005      	b.n	8001c18 <initVL53L1X+0x58>
        printf("VL53L1X not present!\n");
 8001c0c:	4819      	ldr	r0, [pc, #100]	; (8001c74 <initVL53L1X+0xb4>)
 8001c0e:	f014 f8c9 	bl	8015da4 <puts>
        return -1;
 8001c12:	f04f 33ff 	mov.w	r3, #4294967295
 8001c16:	e024      	b.n	8001c62 <initVL53L1X+0xa2>
        printf("VL53L1X initialized\n");
 8001c18:	4817      	ldr	r0, [pc, #92]	; (8001c78 <initVL53L1X+0xb8>)
 8001c1a:	f014 f8c3 	bl	8015da4 <puts>
    else{
        printf("VL53L1X not present!\n");
        return -1;
    }
    status = VL53L1X_SetDistanceMode(vl53l1xDev, 2);
 8001c1e:	4b13      	ldr	r3, [pc, #76]	; (8001c6c <initVL53L1X+0xac>)
 8001c20:	881b      	ldrh	r3, [r3, #0]
 8001c22:	2102      	movs	r1, #2
 8001c24:	4618      	mov	r0, r3
 8001c26:	f013 f8cf 	bl	8014dc8 <VL53L1X_SetDistanceMode>
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	71fb      	strb	r3, [r7, #7]
    status = VL53L1X_SetTimingBudgetInMs(vl53l1xDev, 500);
 8001c2e:	4b0f      	ldr	r3, [pc, #60]	; (8001c6c <initVL53L1X+0xac>)
 8001c30:	881b      	ldrh	r3, [r3, #0]
 8001c32:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001c36:	4618      	mov	r0, r3
 8001c38:	f012 ff2b 	bl	8014a92 <VL53L1X_SetTimingBudgetInMs>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	71fb      	strb	r3, [r7, #7]
    status = VL53L1X_SetInterMeasurementInMs(vl53l1xDev, 500);
 8001c40:	4b0a      	ldr	r3, [pc, #40]	; (8001c6c <initVL53L1X+0xac>)
 8001c42:	881b      	ldrh	r3, [r3, #0]
 8001c44:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f013 f985 	bl	8014f58 <VL53L1X_SetInterMeasurementInMs>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	71fb      	strb	r3, [r7, #7]

    return status;
 8001c52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c56:	e004      	b.n	8001c62 <initVL53L1X+0xa2>
        printf("VL53L1X not present!\n");
 8001c58:	4806      	ldr	r0, [pc, #24]	; (8001c74 <initVL53L1X+0xb4>)
 8001c5a:	f014 f8a3 	bl	8015da4 <puts>
        return -1;
 8001c5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	20000000 	.word	0x20000000
 8001c70:	0801d660 	.word	0x0801d660
 8001c74:	0801d670 	.word	0x0801d670
 8001c78:	0801d688 	.word	0x0801d688

08001c7c <msgPrinter>:

static void msgPrinter(int level, const char * str, va_list ap){
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b084      	sub	sp, #16
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	60f8      	str	r0, [r7, #12]
 8001c84:	60b9      	str	r1, [r7, #8]
 8001c86:	607a      	str	r2, [r7, #4]
    vprintf(str, ap);
 8001c88:	6879      	ldr	r1, [r7, #4]
 8001c8a:	68b8      	ldr	r0, [r7, #8]
 8001c8c:	f017 fca6 	bl	80195dc <vprintf>
    printf("\r\n");
 8001c90:	4803      	ldr	r0, [pc, #12]	; (8001ca0 <msgPrinter+0x24>)
 8001c92:	f014 f887 	bl	8015da4 <puts>
}
 8001c96:	bf00      	nop
 8001c98:	3710      	adds	r7, #16
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	0801d69c 	.word	0x0801d69c

08001ca4 <initICM20948>:

static inv_device_t* initICM20948(void){
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b086      	sub	sp, #24
 8001ca8:	af02      	add	r7, sp, #8
    inv_device_t* device;
    int rc = 0;
 8001caa:	2300      	movs	r3, #0
 8001cac:	60fb      	str	r3, [r7, #12]
    int accelFSR = 2;
 8001cae:	2302      	movs	r3, #2
 8001cb0:	607b      	str	r3, [r7, #4]
    int gyroFSR = 250;
 8001cb2:	23fa      	movs	r3, #250	; 0xfa
 8001cb4:	603b      	str	r3, [r7, #0]

    inv_device_icm20948_init2(&imu,
 8001cb6:	f012 fc73 	bl	80145a0 <get_serif_inst_i2c>
 8001cba:	4601      	mov	r1, r0
 8001cbc:	f243 73d2 	movw	r3, #14290	; 0x37d2
 8001cc0:	9300      	str	r3, [sp, #0]
 8001cc2:	4b3a      	ldr	r3, [pc, #232]	; (8001dac <initICM20948+0x108>)
 8001cc4:	4a3a      	ldr	r2, [pc, #232]	; (8001db0 <initICM20948+0x10c>)
 8001cc6:	483b      	ldr	r0, [pc, #236]	; (8001db4 <initICM20948+0x110>)
 8001cc8:	f006 fbc6 	bl	8008458 <inv_device_icm20948_init2>
                              get_serif_inst_i2c(),
                              &sensor_listener,
                              dmp3_image,
                              sizeof(dmp3_image));

    device = inv_device_icm20948_get_base(&imu);
 8001ccc:	4839      	ldr	r0, [pc, #228]	; (8001db4 <initICM20948+0x110>)
 8001cce:	f7ff f9e7 	bl	80010a0 <inv_device_icm20948_get_base>
 8001cd2:	60b8      	str	r0, [r7, #8]

    inv_device_icm20948_reset(device);
 8001cd4:	68b8      	ldr	r0, [r7, #8]
 8001cd6:	f006 fc5d 	bl	8008594 <inv_device_icm20948_reset>

    rc = inv_device_icm20948_set_sensor_config(&imu,
 8001cda:	1d3b      	adds	r3, r7, #4
 8001cdc:	2200      	movs	r2, #0
 8001cde:	9200      	str	r2, [sp, #0]
 8001ce0:	2205      	movs	r2, #5
 8001ce2:	2101      	movs	r1, #1
 8001ce4:	4833      	ldr	r0, [pc, #204]	; (8001db4 <initICM20948+0x110>)
 8001ce6:	f006 fe8e 	bl	8008a06 <inv_device_icm20948_set_sensor_config>
 8001cea:	60f8      	str	r0, [r7, #12]
                                               INV_SENSOR_TYPE_ACCELEROMETER,
                                               INV_DEVICE_ICM20948_CONFIG_FSR,
                                               (const void*)&accelFSR,
                                               0);
    check_rc(rc);
 8001cec:	68f8      	ldr	r0, [r7, #12]
 8001cee:	f000 f865 	bl	8001dbc <check_rc>

    rc = inv_device_icm20948_set_sensor_config(&imu,
 8001cf2:	463b      	mov	r3, r7
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	9200      	str	r2, [sp, #0]
 8001cf8:	2205      	movs	r2, #5
 8001cfa:	2104      	movs	r1, #4
 8001cfc:	482d      	ldr	r0, [pc, #180]	; (8001db4 <initICM20948+0x110>)
 8001cfe:	f006 fe82 	bl	8008a06 <inv_device_icm20948_set_sensor_config>
 8001d02:	60f8      	str	r0, [r7, #12]
                                               INV_SENSOR_TYPE_GYROSCOPE,
                                               INV_DEVICE_ICM20948_CONFIG_FSR,
                                               (const void*)&gyroFSR,
                                               0);
    check_rc(rc);
 8001d04:	68f8      	ldr	r0, [r7, #12]
 8001d06:	f000 f859 	bl	8001dbc <check_rc>

    inv_icm20948_set_lowpower_or_highperformance(&(imu.icm20948_states), 1);
 8001d0a:	2101      	movs	r1, #1
 8001d0c:	482a      	ldr	r0, [pc, #168]	; (8001db8 <initICM20948+0x114>)
 8001d0e:	f00f fe2d 	bl	801196c <inv_icm20948_set_lowpower_or_highperformance>

    rc  = inv_device_set_sensor_period_us(device, INV_SENSOR_TYPE_ACCELEROMETER, 50000);
 8001d12:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001d16:	2101      	movs	r1, #1
 8001d18:	68b8      	ldr	r0, [r7, #8]
 8001d1a:	f7ff f991 	bl	8001040 <inv_device_set_sensor_period_us>
 8001d1e:	60f8      	str	r0, [r7, #12]
    check_rc(rc);
 8001d20:	68f8      	ldr	r0, [r7, #12]
 8001d22:	f000 f84b 	bl	8001dbc <check_rc>
    rc  = inv_device_set_sensor_period_us(device, INV_SENSOR_TYPE_GYROSCOPE, 50000);
 8001d26:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001d2a:	2104      	movs	r1, #4
 8001d2c:	68b8      	ldr	r0, [r7, #8]
 8001d2e:	f7ff f987 	bl	8001040 <inv_device_set_sensor_period_us>
 8001d32:	60f8      	str	r0, [r7, #12]
    check_rc(rc);
 8001d34:	68f8      	ldr	r0, [r7, #12]
 8001d36:	f000 f841 	bl	8001dbc <check_rc>
    rc  = inv_device_set_sensor_period_us(device, INV_SENSOR_TYPE_MAGNETOMETER, 50000);
 8001d3a:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001d3e:	2102      	movs	r1, #2
 8001d40:	68b8      	ldr	r0, [r7, #8]
 8001d42:	f7ff f97d 	bl	8001040 <inv_device_set_sensor_period_us>
 8001d46:	60f8      	str	r0, [r7, #12]
    check_rc(rc);
 8001d48:	68f8      	ldr	r0, [r7, #12]
 8001d4a:	f000 f837 	bl	8001dbc <check_rc>
    rc  = inv_device_set_sensor_period_us(device, INV_SENSOR_TYPE_ROTATION_VECTOR, 50000);
 8001d4e:	f24c 3250 	movw	r2, #50000	; 0xc350
 8001d52:	210b      	movs	r1, #11
 8001d54:	68b8      	ldr	r0, [r7, #8]
 8001d56:	f7ff f973 	bl	8001040 <inv_device_set_sensor_period_us>
 8001d5a:	60f8      	str	r0, [r7, #12]
    check_rc(rc);
 8001d5c:	68f8      	ldr	r0, [r7, #12]
 8001d5e:	f000 f82d 	bl	8001dbc <check_rc>

    rc = inv_device_start_sensor(device, INV_SENSOR_TYPE_ACCELEROMETER);
 8001d62:	2101      	movs	r1, #1
 8001d64:	68b8      	ldr	r0, [r7, #8]
 8001d66:	f7ff f93d 	bl	8000fe4 <inv_device_start_sensor>
 8001d6a:	60f8      	str	r0, [r7, #12]
    check_rc(rc);
 8001d6c:	68f8      	ldr	r0, [r7, #12]
 8001d6e:	f000 f825 	bl	8001dbc <check_rc>
    rc = inv_device_start_sensor(device, INV_SENSOR_TYPE_GYROSCOPE);
 8001d72:	2104      	movs	r1, #4
 8001d74:	68b8      	ldr	r0, [r7, #8]
 8001d76:	f7ff f935 	bl	8000fe4 <inv_device_start_sensor>
 8001d7a:	60f8      	str	r0, [r7, #12]
    check_rc(rc);
 8001d7c:	68f8      	ldr	r0, [r7, #12]
 8001d7e:	f000 f81d 	bl	8001dbc <check_rc>
    rc = inv_device_start_sensor(device, INV_SENSOR_TYPE_MAGNETOMETER);
 8001d82:	2102      	movs	r1, #2
 8001d84:	68b8      	ldr	r0, [r7, #8]
 8001d86:	f7ff f92d 	bl	8000fe4 <inv_device_start_sensor>
 8001d8a:	60f8      	str	r0, [r7, #12]
    check_rc(rc);
 8001d8c:	68f8      	ldr	r0, [r7, #12]
 8001d8e:	f000 f815 	bl	8001dbc <check_rc>
    rc = inv_device_start_sensor(device, INV_SENSOR_TYPE_ROTATION_VECTOR);
 8001d92:	210b      	movs	r1, #11
 8001d94:	68b8      	ldr	r0, [r7, #8]
 8001d96:	f7ff f925 	bl	8000fe4 <inv_device_start_sensor>
 8001d9a:	60f8      	str	r0, [r7, #12]
    check_rc(rc);
 8001d9c:	68f8      	ldr	r0, [r7, #12]
 8001d9e:	f000 f80d 	bl	8001dbc <check_rc>

    return device;
 8001da2:	68bb      	ldr	r3, [r7, #8]
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3710      	adds	r7, #16
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}
 8001dac:	0801db20 	.word	0x0801db20
 8001db0:	0801db18 	.word	0x0801db18
 8001db4:	20000ce0 	.word	0x20000ce0
 8001db8:	20000d10 	.word	0x20000d10

08001dbc <check_rc>:

static void check_rc(int rc){
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	b082      	sub	sp, #8
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
    if(rc == -1) {
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dca:	d105      	bne.n	8001dd8 <check_rc+0x1c>
        INV_MSG(INV_MSG_LEVEL_INFO, "BAD RC=%d\r\n", rc);
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	4904      	ldr	r1, [pc, #16]	; (8001de0 <check_rc+0x24>)
 8001dd0:	2003      	movs	r0, #3
 8001dd2:	f012 f88f 	bl	8013ef4 <inv_msg>
        while(1);
 8001dd6:	e7fe      	b.n	8001dd6 <check_rc+0x1a>
    }
}
 8001dd8:	bf00      	nop
 8001dda:	3708      	adds	r7, #8
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	0801d6a0 	.word	0x0801d6a0
 8001de4:	00000000 	.word	0x00000000

08001de8 <sensor_event_cb>:
 *      Angles used in the project are phi and psi
 * phi = atan2(2*((q[0]*q[1])+(q[2]*q[3])),1-(2*(pow(q[1],2)+pow(q[2],2))));
 * theta = asin(2*((q[0]*q[2])-(q[3]*q[1])));
 * psi = atan2(2*((q[0]*q[3])+(q[1]*q[2])),1-(2*(pow(q[2],2)+pow(q[3],2))));
 */
static void sensor_event_cb(const inv_sensor_event_t * event, void * arg){
 8001de8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001dec:	b086      	sub	sp, #24
 8001dee:	af00      	add	r7, sp, #0
 8001df0:	6078      	str	r0, [r7, #4]
 8001df2:	6039      	str	r1, [r7, #0]
    (void)arg;

    float q[4] = {0.0, 0.0, 0.0, 0.0};
 8001df4:	f107 0308 	add.w	r3, r7, #8
 8001df8:	2200      	movs	r2, #0
 8001dfa:	601a      	str	r2, [r3, #0]
 8001dfc:	605a      	str	r2, [r3, #4]
 8001dfe:	609a      	str	r2, [r3, #8]
 8001e00:	60da      	str	r2, [r3, #12]

    if(event->status == INV_SENSOR_STATUS_DATA_UPDATED &&
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	685b      	ldr	r3, [r3, #4]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	f040 81ef 	bne.w	80021ea <sensor_event_cb+0x402>
            INV_SENSOR_ID_TO_TYPE(event->sensor) == INV_SENSOR_TYPE_ROTATION_VECTOR){
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
    if(event->status == INV_SENSOR_STATUS_DATA_UPDATED &&
 8001e14:	2b0b      	cmp	r3, #11
 8001e16:	f040 81e8 	bne.w	80021ea <sensor_event_cb+0x402>

        q[0] = event->data.quaternion.quat[0];
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	691b      	ldr	r3, [r3, #16]
 8001e1e:	60bb      	str	r3, [r7, #8]
        q[1] = event->data.quaternion.quat[1];
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	695b      	ldr	r3, [r3, #20]
 8001e24:	60fb      	str	r3, [r7, #12]
        q[2] = event->data.quaternion.quat[2];
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	699b      	ldr	r3, [r3, #24]
 8001e2a:	613b      	str	r3, [r7, #16]
        q[3] = event->data.quaternion.quat[3];
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	69db      	ldr	r3, [r3, #28]
 8001e30:	617b      	str	r3, [r7, #20]

        acc = event->data.quaternion.accuracy_flag;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8001e38:	4bd1      	ldr	r3, [pc, #836]	; (8002180 <sensor_event_cb+0x398>)
 8001e3a:	701a      	strb	r2, [r3, #0]

        theta = atan2(2*((q[0]*q[1])+(q[2]*q[3])),1-(2*(pow(q[1],2)+pow(q[2],2))));
 8001e3c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001e40:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e44:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e48:	edd7 6a04 	vldr	s13, [r7, #16]
 8001e4c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e58:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001e5c:	ee17 0a90 	vmov	r0, s15
 8001e60:	f7fe fb72 	bl	8000548 <__aeabi_f2d>
 8001e64:	4604      	mov	r4, r0
 8001e66:	460d      	mov	r5, r1
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f7fe fb6c 	bl	8000548 <__aeabi_f2d>
 8001e70:	4602      	mov	r2, r0
 8001e72:	460b      	mov	r3, r1
 8001e74:	ed9f 1bb2 	vldr	d1, [pc, #712]	; 8002140 <sensor_event_cb+0x358>
 8001e78:	ec43 2b10 	vmov	d0, r2, r3
 8001e7c:	f019 fca6 	bl	801b7cc <pow>
 8001e80:	ec59 8b10 	vmov	r8, r9, d0
 8001e84:	693b      	ldr	r3, [r7, #16]
 8001e86:	4618      	mov	r0, r3
 8001e88:	f7fe fb5e 	bl	8000548 <__aeabi_f2d>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	460b      	mov	r3, r1
 8001e90:	ed9f 1bab 	vldr	d1, [pc, #684]	; 8002140 <sensor_event_cb+0x358>
 8001e94:	ec43 2b10 	vmov	d0, r2, r3
 8001e98:	f019 fc98 	bl	801b7cc <pow>
 8001e9c:	ec53 2b10 	vmov	r2, r3, d0
 8001ea0:	4640      	mov	r0, r8
 8001ea2:	4649      	mov	r1, r9
 8001ea4:	f7fe f9f2 	bl	800028c <__adddf3>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	460b      	mov	r3, r1
 8001eac:	4610      	mov	r0, r2
 8001eae:	4619      	mov	r1, r3
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	460b      	mov	r3, r1
 8001eb4:	f7fe f9ea 	bl	800028c <__adddf3>
 8001eb8:	4602      	mov	r2, r0
 8001eba:	460b      	mov	r3, r1
 8001ebc:	f04f 0000 	mov.w	r0, #0
 8001ec0:	49b0      	ldr	r1, [pc, #704]	; (8002184 <sensor_event_cb+0x39c>)
 8001ec2:	f7fe f9e1 	bl	8000288 <__aeabi_dsub>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	460b      	mov	r3, r1
 8001eca:	ec43 2b17 	vmov	d7, r2, r3
 8001ece:	eeb0 1a47 	vmov.f32	s2, s14
 8001ed2:	eef0 1a67 	vmov.f32	s3, s15
 8001ed6:	ec45 4b10 	vmov	d0, r4, r5
 8001eda:	f019 fc75 	bl	801b7c8 <atan2>
 8001ede:	ec53 2b10 	vmov	r2, r3, d0
 8001ee2:	4610      	mov	r0, r2
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	f7fe fe7f 	bl	8000be8 <__aeabi_d2f>
 8001eea:	4603      	mov	r3, r0
 8001eec:	4aa6      	ldr	r2, [pc, #664]	; (8002188 <sensor_event_cb+0x3a0>)
 8001eee:	6013      	str	r3, [r2, #0]
        phi = atan2(2*((q[0]*q[3])+(q[1]*q[2])),1-(2*(pow(q[2],2)+pow(q[3],2))));
 8001ef0:	ed97 7a02 	vldr	s14, [r7, #8]
 8001ef4:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ef8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001efc:	edd7 6a03 	vldr	s13, [r7, #12]
 8001f00:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f0c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001f10:	ee17 0a90 	vmov	r0, s15
 8001f14:	f7fe fb18 	bl	8000548 <__aeabi_f2d>
 8001f18:	4604      	mov	r4, r0
 8001f1a:	460d      	mov	r5, r1
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7fe fb12 	bl	8000548 <__aeabi_f2d>
 8001f24:	4602      	mov	r2, r0
 8001f26:	460b      	mov	r3, r1
 8001f28:	ed9f 1b85 	vldr	d1, [pc, #532]	; 8002140 <sensor_event_cb+0x358>
 8001f2c:	ec43 2b10 	vmov	d0, r2, r3
 8001f30:	f019 fc4c 	bl	801b7cc <pow>
 8001f34:	ec59 8b10 	vmov	r8, r9, d0
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7fe fb04 	bl	8000548 <__aeabi_f2d>
 8001f40:	4602      	mov	r2, r0
 8001f42:	460b      	mov	r3, r1
 8001f44:	ed9f 1b7e 	vldr	d1, [pc, #504]	; 8002140 <sensor_event_cb+0x358>
 8001f48:	ec43 2b10 	vmov	d0, r2, r3
 8001f4c:	f019 fc3e 	bl	801b7cc <pow>
 8001f50:	ec53 2b10 	vmov	r2, r3, d0
 8001f54:	4640      	mov	r0, r8
 8001f56:	4649      	mov	r1, r9
 8001f58:	f7fe f998 	bl	800028c <__adddf3>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	460b      	mov	r3, r1
 8001f60:	4610      	mov	r0, r2
 8001f62:	4619      	mov	r1, r3
 8001f64:	4602      	mov	r2, r0
 8001f66:	460b      	mov	r3, r1
 8001f68:	f7fe f990 	bl	800028c <__adddf3>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	460b      	mov	r3, r1
 8001f70:	f04f 0000 	mov.w	r0, #0
 8001f74:	4983      	ldr	r1, [pc, #524]	; (8002184 <sensor_event_cb+0x39c>)
 8001f76:	f7fe f987 	bl	8000288 <__aeabi_dsub>
 8001f7a:	4602      	mov	r2, r0
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	ec43 2b17 	vmov	d7, r2, r3
 8001f82:	eeb0 1a47 	vmov.f32	s2, s14
 8001f86:	eef0 1a67 	vmov.f32	s3, s15
 8001f8a:	ec45 4b10 	vmov	d0, r4, r5
 8001f8e:	f019 fc1b 	bl	801b7c8 <atan2>
 8001f92:	ec53 2b10 	vmov	r2, r3, d0
 8001f96:	4610      	mov	r0, r2
 8001f98:	4619      	mov	r1, r3
 8001f9a:	f7fe fe25 	bl	8000be8 <__aeabi_d2f>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	4a7a      	ldr	r2, [pc, #488]	; (800218c <sensor_event_cb+0x3a4>)
 8001fa2:	6013      	str	r3, [r2, #0]

        if(theta <= -M_PI_2)
 8001fa4:	4b78      	ldr	r3, [pc, #480]	; (8002188 <sensor_event_cb+0x3a0>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f7fe facd 	bl	8000548 <__aeabi_f2d>
 8001fae:	a366      	add	r3, pc, #408	; (adr r3, 8002148 <sensor_event_cb+0x360>)
 8001fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fb4:	f7fe fd9c 	bl	8000af0 <__aeabi_dcmple>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d003      	beq.n	8001fc6 <sensor_event_cb+0x1de>
            angToDAC[THETA_IDX] = 0;
 8001fbe:	4b74      	ldr	r3, [pc, #464]	; (8002190 <sensor_event_cb+0x3a8>)
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	601a      	str	r2, [r3, #0]
 8001fc4:	e031      	b.n	800202a <sensor_event_cb+0x242>
        else if(theta >= 0)
 8001fc6:	4b70      	ldr	r3, [pc, #448]	; (8002188 <sensor_event_cb+0x3a0>)
 8001fc8:	edd3 7a00 	vldr	s15, [r3]
 8001fcc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fd4:	db04      	blt.n	8001fe0 <sensor_event_cb+0x1f8>
            angToDAC[THETA_IDX] = 4095;
 8001fd6:	4b6e      	ldr	r3, [pc, #440]	; (8002190 <sensor_event_cb+0x3a8>)
 8001fd8:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001fdc:	601a      	str	r2, [r3, #0]
 8001fde:	e024      	b.n	800202a <sensor_event_cb+0x242>
        else
            angToDAC[THETA_IDX] = (theta+M_PI_2)*M_2_PI*4095;
 8001fe0:	4b69      	ldr	r3, [pc, #420]	; (8002188 <sensor_event_cb+0x3a0>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	4618      	mov	r0, r3
 8001fe6:	f7fe faaf 	bl	8000548 <__aeabi_f2d>
 8001fea:	a359      	add	r3, pc, #356	; (adr r3, 8002150 <sensor_event_cb+0x368>)
 8001fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff0:	f7fe f94c 	bl	800028c <__adddf3>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	460b      	mov	r3, r1
 8001ff8:	4610      	mov	r0, r2
 8001ffa:	4619      	mov	r1, r3
 8001ffc:	a356      	add	r3, pc, #344	; (adr r3, 8002158 <sensor_event_cb+0x370>)
 8001ffe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002002:	f7fe faf9 	bl	80005f8 <__aeabi_dmul>
 8002006:	4602      	mov	r2, r0
 8002008:	460b      	mov	r3, r1
 800200a:	4610      	mov	r0, r2
 800200c:	4619      	mov	r1, r3
 800200e:	a354      	add	r3, pc, #336	; (adr r3, 8002160 <sensor_event_cb+0x378>)
 8002010:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002014:	f7fe faf0 	bl	80005f8 <__aeabi_dmul>
 8002018:	4602      	mov	r2, r0
 800201a:	460b      	mov	r3, r1
 800201c:	4610      	mov	r0, r2
 800201e:	4619      	mov	r1, r3
 8002020:	f7fe fdc2 	bl	8000ba8 <__aeabi_d2uiz>
 8002024:	4603      	mov	r3, r0
 8002026:	4a5a      	ldr	r2, [pc, #360]	; (8002190 <sensor_event_cb+0x3a8>)
 8002028:	6013      	str	r3, [r2, #0]

        angToDAC[PHI_IDX] = (phi >= 0) ?
 800202a:	4b58      	ldr	r3, [pc, #352]	; (800218c <sensor_event_cb+0x3a4>)
 800202c:	edd3 7a00 	vldr	s15, [r3]
 8002030:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002034:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002038:	db1a      	blt.n	8002070 <sensor_event_cb+0x288>
                phi*M_1_PI*2047 : (phi+(2*M_PI))*M_1_PI*2047;
 800203a:	4b54      	ldr	r3, [pc, #336]	; (800218c <sensor_event_cb+0x3a4>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4618      	mov	r0, r3
 8002040:	f7fe fa82 	bl	8000548 <__aeabi_f2d>
 8002044:	a348      	add	r3, pc, #288	; (adr r3, 8002168 <sensor_event_cb+0x380>)
 8002046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800204a:	f7fe fad5 	bl	80005f8 <__aeabi_dmul>
 800204e:	4602      	mov	r2, r0
 8002050:	460b      	mov	r3, r1
 8002052:	4610      	mov	r0, r2
 8002054:	4619      	mov	r1, r3
 8002056:	a346      	add	r3, pc, #280	; (adr r3, 8002170 <sensor_event_cb+0x388>)
 8002058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800205c:	f7fe facc 	bl	80005f8 <__aeabi_dmul>
 8002060:	4602      	mov	r2, r0
 8002062:	460b      	mov	r3, r1
        angToDAC[PHI_IDX] = (phi >= 0) ?
 8002064:	4610      	mov	r0, r2
 8002066:	4619      	mov	r1, r3
 8002068:	f7fe fd9e 	bl	8000ba8 <__aeabi_d2uiz>
 800206c:	4603      	mov	r3, r0
 800206e:	e022      	b.n	80020b6 <sensor_event_cb+0x2ce>
                phi*M_1_PI*2047 : (phi+(2*M_PI))*M_1_PI*2047;
 8002070:	4b46      	ldr	r3, [pc, #280]	; (800218c <sensor_event_cb+0x3a4>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4618      	mov	r0, r3
 8002076:	f7fe fa67 	bl	8000548 <__aeabi_f2d>
 800207a:	a33f      	add	r3, pc, #252	; (adr r3, 8002178 <sensor_event_cb+0x390>)
 800207c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002080:	f7fe f904 	bl	800028c <__adddf3>
 8002084:	4602      	mov	r2, r0
 8002086:	460b      	mov	r3, r1
 8002088:	4610      	mov	r0, r2
 800208a:	4619      	mov	r1, r3
 800208c:	a336      	add	r3, pc, #216	; (adr r3, 8002168 <sensor_event_cb+0x380>)
 800208e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002092:	f7fe fab1 	bl	80005f8 <__aeabi_dmul>
 8002096:	4602      	mov	r2, r0
 8002098:	460b      	mov	r3, r1
 800209a:	4610      	mov	r0, r2
 800209c:	4619      	mov	r1, r3
 800209e:	a334      	add	r3, pc, #208	; (adr r3, 8002170 <sensor_event_cb+0x388>)
 80020a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a4:	f7fe faa8 	bl	80005f8 <__aeabi_dmul>
 80020a8:	4602      	mov	r2, r0
 80020aa:	460b      	mov	r3, r1
        angToDAC[PHI_IDX] = (phi >= 0) ?
 80020ac:	4610      	mov	r0, r2
 80020ae:	4619      	mov	r1, r3
 80020b0:	f7fe fd7a 	bl	8000ba8 <__aeabi_d2uiz>
 80020b4:	4603      	mov	r3, r0
 80020b6:	4a36      	ldr	r2, [pc, #216]	; (8002190 <sensor_event_cb+0x3a8>)
 80020b8:	6053      	str	r3, [r2, #4]

        angToLCD[THETA_IDX] = (theta+M_PI_2)*M_2_PI*90;
 80020ba:	4b33      	ldr	r3, [pc, #204]	; (8002188 <sensor_event_cb+0x3a0>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4618      	mov	r0, r3
 80020c0:	f7fe fa42 	bl	8000548 <__aeabi_f2d>
 80020c4:	a322      	add	r3, pc, #136	; (adr r3, 8002150 <sensor_event_cb+0x368>)
 80020c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ca:	f7fe f8df 	bl	800028c <__adddf3>
 80020ce:	4602      	mov	r2, r0
 80020d0:	460b      	mov	r3, r1
 80020d2:	4610      	mov	r0, r2
 80020d4:	4619      	mov	r1, r3
 80020d6:	a320      	add	r3, pc, #128	; (adr r3, 8002158 <sensor_event_cb+0x370>)
 80020d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020dc:	f7fe fa8c 	bl	80005f8 <__aeabi_dmul>
 80020e0:	4602      	mov	r2, r0
 80020e2:	460b      	mov	r3, r1
 80020e4:	4610      	mov	r0, r2
 80020e6:	4619      	mov	r1, r3
 80020e8:	f04f 0200 	mov.w	r2, #0
 80020ec:	4b29      	ldr	r3, [pc, #164]	; (8002194 <sensor_event_cb+0x3ac>)
 80020ee:	f7fe fa83 	bl	80005f8 <__aeabi_dmul>
 80020f2:	4602      	mov	r2, r0
 80020f4:	460b      	mov	r3, r1
 80020f6:	4610      	mov	r0, r2
 80020f8:	4619      	mov	r1, r3
 80020fa:	f7fe fd75 	bl	8000be8 <__aeabi_d2f>
 80020fe:	4603      	mov	r3, r0
 8002100:	4a25      	ldr	r2, [pc, #148]	; (8002198 <sensor_event_cb+0x3b0>)
 8002102:	6013      	str	r3, [r2, #0]
        angToLCD[PHI_IDX] = (phi >= 0) ?
 8002104:	4b21      	ldr	r3, [pc, #132]	; (800218c <sensor_event_cb+0x3a4>)
 8002106:	edd3 7a00 	vldr	s15, [r3]
                phi*M_1_PI*180 : (phi+(2*M_PI))*M_1_PI*180;
 800210a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800210e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002112:	db45      	blt.n	80021a0 <sensor_event_cb+0x3b8>
 8002114:	4b1d      	ldr	r3, [pc, #116]	; (800218c <sensor_event_cb+0x3a4>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4618      	mov	r0, r3
 800211a:	f7fe fa15 	bl	8000548 <__aeabi_f2d>
 800211e:	a312      	add	r3, pc, #72	; (adr r3, 8002168 <sensor_event_cb+0x380>)
 8002120:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002124:	f7fe fa68 	bl	80005f8 <__aeabi_dmul>
 8002128:	4602      	mov	r2, r0
 800212a:	460b      	mov	r3, r1
 800212c:	4610      	mov	r0, r2
 800212e:	4619      	mov	r1, r3
 8002130:	f04f 0200 	mov.w	r2, #0
 8002134:	4b19      	ldr	r3, [pc, #100]	; (800219c <sensor_event_cb+0x3b4>)
 8002136:	f7fe fa5f 	bl	80005f8 <__aeabi_dmul>
 800213a:	4602      	mov	r2, r0
 800213c:	460b      	mov	r3, r1
 800213e:	e04d      	b.n	80021dc <sensor_event_cb+0x3f4>
 8002140:	00000000 	.word	0x00000000
 8002144:	40000000 	.word	0x40000000
 8002148:	54442d18 	.word	0x54442d18
 800214c:	bff921fb 	.word	0xbff921fb
 8002150:	54442d18 	.word	0x54442d18
 8002154:	3ff921fb 	.word	0x3ff921fb
 8002158:	6dc9c883 	.word	0x6dc9c883
 800215c:	3fe45f30 	.word	0x3fe45f30
 8002160:	00000000 	.word	0x00000000
 8002164:	40affe00 	.word	0x40affe00
 8002168:	6dc9c883 	.word	0x6dc9c883
 800216c:	3fd45f30 	.word	0x3fd45f30
 8002170:	00000000 	.word	0x00000000
 8002174:	409ffc00 	.word	0x409ffc00
 8002178:	54442d18 	.word	0x54442d18
 800217c:	401921fb 	.word	0x401921fb
 8002180:	2000121c 	.word	0x2000121c
 8002184:	3ff00000 	.word	0x3ff00000
 8002188:	20001214 	.word	0x20001214
 800218c:	20001210 	.word	0x20001210
 8002190:	20001224 	.word	0x20001224
 8002194:	40568000 	.word	0x40568000
 8002198:	2000122c 	.word	0x2000122c
 800219c:	40668000 	.word	0x40668000
 80021a0:	4b19      	ldr	r3, [pc, #100]	; (8002208 <sensor_event_cb+0x420>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7fe f9cf 	bl	8000548 <__aeabi_f2d>
 80021aa:	a313      	add	r3, pc, #76	; (adr r3, 80021f8 <sensor_event_cb+0x410>)
 80021ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021b0:	f7fe f86c 	bl	800028c <__adddf3>
 80021b4:	4602      	mov	r2, r0
 80021b6:	460b      	mov	r3, r1
 80021b8:	4610      	mov	r0, r2
 80021ba:	4619      	mov	r1, r3
 80021bc:	a310      	add	r3, pc, #64	; (adr r3, 8002200 <sensor_event_cb+0x418>)
 80021be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021c2:	f7fe fa19 	bl	80005f8 <__aeabi_dmul>
 80021c6:	4602      	mov	r2, r0
 80021c8:	460b      	mov	r3, r1
 80021ca:	4610      	mov	r0, r2
 80021cc:	4619      	mov	r1, r3
 80021ce:	f04f 0200 	mov.w	r2, #0
 80021d2:	4b0e      	ldr	r3, [pc, #56]	; (800220c <sensor_event_cb+0x424>)
 80021d4:	f7fe fa10 	bl	80005f8 <__aeabi_dmul>
 80021d8:	4602      	mov	r2, r0
 80021da:	460b      	mov	r3, r1
 80021dc:	4610      	mov	r0, r2
 80021de:	4619      	mov	r1, r3
 80021e0:	f7fe fd02 	bl	8000be8 <__aeabi_d2f>
 80021e4:	4603      	mov	r3, r0
        angToLCD[PHI_IDX] = (phi >= 0) ?
 80021e6:	4a0a      	ldr	r2, [pc, #40]	; (8002210 <sensor_event_cb+0x428>)
 80021e8:	6053      	str	r3, [r2, #4]

    }

}
 80021ea:	bf00      	nop
 80021ec:	3718      	adds	r7, #24
 80021ee:	46bd      	mov	sp, r7
 80021f0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80021f4:	f3af 8000 	nop.w
 80021f8:	54442d18 	.word	0x54442d18
 80021fc:	401921fb 	.word	0x401921fb
 8002200:	6dc9c883 	.word	0x6dc9c883
 8002204:	3fd45f30 	.word	0x3fd45f30
 8002208:	20001210 	.word	0x20001210
 800220c:	40668000 	.word	0x40668000
 8002210:	2000122c 	.word	0x2000122c

08002214 <selectScreen>:

static uint8_t selectScreen(uint8_t btn, uint8_t currScreen){
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	4603      	mov	r3, r0
 800221c:	460a      	mov	r2, r1
 800221e:	71fb      	strb	r3, [r7, #7]
 8002220:	4613      	mov	r3, r2
 8002222:	71bb      	strb	r3, [r7, #6]
    switch(btn){
 8002224:	79fb      	ldrb	r3, [r7, #7]
 8002226:	2b03      	cmp	r3, #3
 8002228:	d00a      	beq.n	8002240 <selectScreen+0x2c>
 800222a:	2b03      	cmp	r3, #3
 800222c:	dc0a      	bgt.n	8002244 <selectScreen+0x30>
 800222e:	2b01      	cmp	r3, #1
 8002230:	d002      	beq.n	8002238 <selectScreen+0x24>
 8002232:	2b02      	cmp	r3, #2
 8002234:	d002      	beq.n	800223c <selectScreen+0x28>
 8002236:	e005      	b.n	8002244 <selectScreen+0x30>
    case BTN_UP:
        return HOME_SCR;
 8002238:	2300      	movs	r3, #0
 800223a:	e004      	b.n	8002246 <selectScreen+0x32>
    case BTN_OK:
        return CONFIG_SCR;
 800223c:	2301      	movs	r3, #1
 800223e:	e002      	b.n	8002246 <selectScreen+0x32>
    case BTN_DOWN:
        return INFO_SCR;
 8002240:	2302      	movs	r3, #2
 8002242:	e000      	b.n	8002246 <selectScreen+0x32>
    default:
        return currScreen;
 8002244:	79bb      	ldrb	r3, [r7, #6]
    }
}
 8002246:	4618      	mov	r0, r3
 8002248:	370c      	adds	r7, #12
 800224a:	46bd      	mov	sp, r7
 800224c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002250:	4770      	bx	lr
	...

08002254 <homeAuxFunc>:

static void homeAuxFunc(void* arg){
 8002254:	b580      	push	{r7, lr}
 8002256:	b092      	sub	sp, #72	; 0x48
 8002258:	af02      	add	r7, sp, #8
 800225a:	6078      	str	r0, [r7, #4]
    char distStr[10] = "";
 800225c:	2300      	movs	r3, #0
 800225e:	637b      	str	r3, [r7, #52]	; 0x34
 8002260:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	809a      	strh	r2, [r3, #4]
    char thetaStr[10] = "";
 800226a:	2300      	movs	r3, #0
 800226c:	62bb      	str	r3, [r7, #40]	; 0x28
 800226e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002272:	2200      	movs	r2, #0
 8002274:	601a      	str	r2, [r3, #0]
 8002276:	809a      	strh	r2, [r3, #4]
    char phiStr[10] = "";
 8002278:	2300      	movs	r3, #0
 800227a:	61fb      	str	r3, [r7, #28]
 800227c:	f107 0320 	add.w	r3, r7, #32
 8002280:	2200      	movs	r2, #0
 8002282:	601a      	str	r2, [r3, #0]
 8002284:	809a      	strh	r2, [r3, #4]
    char thetaPadding[5] = "";
 8002286:	2300      	movs	r3, #0
 8002288:	617b      	str	r3, [r7, #20]
 800228a:	2300      	movs	r3, #0
 800228c:	763b      	strb	r3, [r7, #24]
    char phiPadding[5] = "";
 800228e:	2300      	movs	r3, #0
 8002290:	60fb      	str	r3, [r7, #12]
 8002292:	2300      	movs	r3, #0
 8002294:	743b      	strb	r3, [r7, #16]
    uint8_t titlePos = 0;
 8002296:	2300      	movs	r3, #0
 8002298:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    uint8_t measPos = 0;
 800229c:	2300      	movs	r3, #0
 800229e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

    snprintf(distStr,100," = %.3fm",((float)dist/1000.0));
 80022a2:	4b6d      	ldr	r3, [pc, #436]	; (8002458 <homeAuxFunc+0x204>)
 80022a4:	881b      	ldrh	r3, [r3, #0]
 80022a6:	ee07 3a90 	vmov	s15, r3
 80022aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022ae:	ee17 0a90 	vmov	r0, s15
 80022b2:	f7fe f949 	bl	8000548 <__aeabi_f2d>
 80022b6:	f04f 0200 	mov.w	r2, #0
 80022ba:	4b68      	ldr	r3, [pc, #416]	; (800245c <homeAuxFunc+0x208>)
 80022bc:	f7fe fac6 	bl	800084c <__aeabi_ddiv>
 80022c0:	4602      	mov	r2, r0
 80022c2:	460b      	mov	r3, r1
 80022c4:	f107 0034 	add.w	r0, r7, #52	; 0x34
 80022c8:	e9cd 2300 	strd	r2, r3, [sp]
 80022cc:	4a64      	ldr	r2, [pc, #400]	; (8002460 <homeAuxFunc+0x20c>)
 80022ce:	2164      	movs	r1, #100	; 0x64
 80022d0:	f013 ffda 	bl	8016288 <snprintf>
    snprintf(thetaStr,100," = %3.1f",angToLCD[THETA_IDX]);
 80022d4:	4b63      	ldr	r3, [pc, #396]	; (8002464 <homeAuxFunc+0x210>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4618      	mov	r0, r3
 80022da:	f7fe f935 	bl	8000548 <__aeabi_f2d>
 80022de:	4602      	mov	r2, r0
 80022e0:	460b      	mov	r3, r1
 80022e2:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80022e6:	e9cd 2300 	strd	r2, r3, [sp]
 80022ea:	4a5f      	ldr	r2, [pc, #380]	; (8002468 <homeAuxFunc+0x214>)
 80022ec:	2164      	movs	r1, #100	; 0x64
 80022ee:	f013 ffcb 	bl	8016288 <snprintf>
    snprintf(phiStr,100," = %3.1f",angToLCD[PHI_IDX]);
 80022f2:	4b5c      	ldr	r3, [pc, #368]	; (8002464 <homeAuxFunc+0x210>)
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	4618      	mov	r0, r3
 80022f8:	f7fe f926 	bl	8000548 <__aeabi_f2d>
 80022fc:	4602      	mov	r2, r0
 80022fe:	460b      	mov	r3, r1
 8002300:	f107 001c 	add.w	r0, r7, #28
 8002304:	e9cd 2300 	strd	r2, r3, [sp]
 8002308:	4a57      	ldr	r2, [pc, #348]	; (8002468 <homeAuxFunc+0x214>)
 800230a:	2164      	movs	r1, #100	; 0x64
 800230c:	f013 ffbc 	bl	8016288 <snprintf>

    snprintf(thetaPadding,5,"%*s",10-strlen(thetaStr)," ");
 8002310:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002314:	4618      	mov	r0, r3
 8002316:	f7fd ffab 	bl	8000270 <strlen>
 800231a:	4603      	mov	r3, r0
 800231c:	f1c3 030a 	rsb	r3, r3, #10
 8002320:	f107 0014 	add.w	r0, r7, #20
 8002324:	4a51      	ldr	r2, [pc, #324]	; (800246c <homeAuxFunc+0x218>)
 8002326:	9200      	str	r2, [sp, #0]
 8002328:	4a51      	ldr	r2, [pc, #324]	; (8002470 <homeAuxFunc+0x21c>)
 800232a:	2105      	movs	r1, #5
 800232c:	f013 ffac 	bl	8016288 <snprintf>
    snprintf(phiPadding,5,"%*s",10-strlen(phiStr)," ");
 8002330:	f107 031c 	add.w	r3, r7, #28
 8002334:	4618      	mov	r0, r3
 8002336:	f7fd ff9b 	bl	8000270 <strlen>
 800233a:	4603      	mov	r3, r0
 800233c:	f1c3 030a 	rsb	r3, r3, #10
 8002340:	f107 000c 	add.w	r0, r7, #12
 8002344:	4a49      	ldr	r2, [pc, #292]	; (800246c <homeAuxFunc+0x218>)
 8002346:	9200      	str	r2, [sp, #0]
 8002348:	4a49      	ldr	r2, [pc, #292]	; (8002470 <homeAuxFunc+0x21c>)
 800234a:	2105      	movs	r1, #5
 800234c:	f013 ff9c 	bl	8016288 <snprintf>

    sh1106_SetCursor(30, titlePos);
 8002350:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002354:	4619      	mov	r1, r3
 8002356:	201e      	movs	r0, #30
 8002358:	f012 f83a 	bl	80143d0 <sh1106_SetCursor>
    sh1106_WriteString("Measurements", Font_7x10, White);
 800235c:	4a45      	ldr	r2, [pc, #276]	; (8002474 <homeAuxFunc+0x220>)
 800235e:	2301      	movs	r3, #1
 8002360:	ca06      	ldmia	r2, {r1, r2}
 8002362:	4845      	ldr	r0, [pc, #276]	; (8002478 <homeAuxFunc+0x224>)
 8002364:	f012 f80e 	bl	8014384 <sh1106_WriteString>

    measPos = titlePos + 20;
 8002368:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800236c:	3314      	adds	r3, #20
 800236e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

    sh1106_SetCursor(30, measPos);
 8002372:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8002376:	4619      	mov	r1, r3
 8002378:	201e      	movs	r0, #30
 800237a:	f012 f829 	bl	80143d0 <sh1106_SetCursor>
    sh1106_WriteString("D", Font_7x10, White);
 800237e:	4a3d      	ldr	r2, [pc, #244]	; (8002474 <homeAuxFunc+0x220>)
 8002380:	2301      	movs	r3, #1
 8002382:	ca06      	ldmia	r2, {r1, r2}
 8002384:	483d      	ldr	r0, [pc, #244]	; (800247c <homeAuxFunc+0x228>)
 8002386:	f011 fffd 	bl	8014384 <sh1106_WriteString>
    sh1106_SetCursor(37,measPos);
 800238a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800238e:	4619      	mov	r1, r3
 8002390:	2025      	movs	r0, #37	; 0x25
 8002392:	f012 f81d 	bl	80143d0 <sh1106_SetCursor>
    sh1106_WriteString(distStr, Font_7x10, White);
 8002396:	4a37      	ldr	r2, [pc, #220]	; (8002474 <homeAuxFunc+0x220>)
 8002398:	f107 0034 	add.w	r0, r7, #52	; 0x34
 800239c:	2301      	movs	r3, #1
 800239e:	ca06      	ldmia	r2, {r1, r2}
 80023a0:	f011 fff0 	bl	8014384 <sh1106_WriteString>

    measPos += 10;
 80023a4:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80023a8:	330a      	adds	r3, #10
 80023aa:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

    sh1106_SetCursor(30, measPos);
 80023ae:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80023b2:	4619      	mov	r1, r3
 80023b4:	201e      	movs	r0, #30
 80023b6:	f012 f80b 	bl	80143d0 <sh1106_SetCursor>
    sh1106_WriteChar(THETA, cFont_7x10, White);
 80023ba:	4a31      	ldr	r2, [pc, #196]	; (8002480 <homeAuxFunc+0x22c>)
 80023bc:	2301      	movs	r3, #1
 80023be:	ca06      	ldmia	r2, {r1, r2}
 80023c0:	2020      	movs	r0, #32
 80023c2:	f011 ff57 	bl	8014274 <sh1106_WriteChar>
    sh1106_SetCursor(37,measPos);
 80023c6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80023ca:	4619      	mov	r1, r3
 80023cc:	2025      	movs	r0, #37	; 0x25
 80023ce:	f011 ffff 	bl	80143d0 <sh1106_SetCursor>
    sh1106_WriteString(thetaStr, Font_7x10, White);
 80023d2:	4a28      	ldr	r2, [pc, #160]	; (8002474 <homeAuxFunc+0x220>)
 80023d4:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80023d8:	2301      	movs	r3, #1
 80023da:	ca06      	ldmia	r2, {r1, r2}
 80023dc:	f011 ffd2 	bl	8014384 <sh1106_WriteString>
    sh1106_WriteChar(DEG, cFont_7x10, White);
 80023e0:	4a27      	ldr	r2, [pc, #156]	; (8002480 <homeAuxFunc+0x22c>)
 80023e2:	2301      	movs	r3, #1
 80023e4:	ca06      	ldmia	r2, {r1, r2}
 80023e6:	2022      	movs	r0, #34	; 0x22
 80023e8:	f011 ff44 	bl	8014274 <sh1106_WriteChar>
    sh1106_WriteString(thetaPadding, Font_7x10, White);
 80023ec:	4a21      	ldr	r2, [pc, #132]	; (8002474 <homeAuxFunc+0x220>)
 80023ee:	f107 0014 	add.w	r0, r7, #20
 80023f2:	2301      	movs	r3, #1
 80023f4:	ca06      	ldmia	r2, {r1, r2}
 80023f6:	f011 ffc5 	bl	8014384 <sh1106_WriteString>

    measPos += 10;
 80023fa:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80023fe:	330a      	adds	r3, #10
 8002400:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

    sh1106_SetCursor(30, measPos);
 8002404:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8002408:	4619      	mov	r1, r3
 800240a:	201e      	movs	r0, #30
 800240c:	f011 ffe0 	bl	80143d0 <sh1106_SetCursor>
    sh1106_WriteChar(PHI, cFont_7x10, White);
 8002410:	4a1b      	ldr	r2, [pc, #108]	; (8002480 <homeAuxFunc+0x22c>)
 8002412:	2301      	movs	r3, #1
 8002414:	ca06      	ldmia	r2, {r1, r2}
 8002416:	2021      	movs	r0, #33	; 0x21
 8002418:	f011 ff2c 	bl	8014274 <sh1106_WriteChar>
    sh1106_SetCursor(37,measPos);
 800241c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8002420:	4619      	mov	r1, r3
 8002422:	2025      	movs	r0, #37	; 0x25
 8002424:	f011 ffd4 	bl	80143d0 <sh1106_SetCursor>
    sh1106_WriteString(phiStr, Font_7x10, White);
 8002428:	4a12      	ldr	r2, [pc, #72]	; (8002474 <homeAuxFunc+0x220>)
 800242a:	f107 001c 	add.w	r0, r7, #28
 800242e:	2301      	movs	r3, #1
 8002430:	ca06      	ldmia	r2, {r1, r2}
 8002432:	f011 ffa7 	bl	8014384 <sh1106_WriteString>
    sh1106_WriteChar(DEG, cFont_7x10, White);
 8002436:	4a12      	ldr	r2, [pc, #72]	; (8002480 <homeAuxFunc+0x22c>)
 8002438:	2301      	movs	r3, #1
 800243a:	ca06      	ldmia	r2, {r1, r2}
 800243c:	2022      	movs	r0, #34	; 0x22
 800243e:	f011 ff19 	bl	8014274 <sh1106_WriteChar>
    sh1106_WriteString(phiPadding, Font_7x10, White);
 8002442:	4a0c      	ldr	r2, [pc, #48]	; (8002474 <homeAuxFunc+0x220>)
 8002444:	f107 000c 	add.w	r0, r7, #12
 8002448:	2301      	movs	r3, #1
 800244a:	ca06      	ldmia	r2, {r1, r2}
 800244c:	f011 ff9a 	bl	8014384 <sh1106_WriteString>
}
 8002450:	bf00      	nop
 8002452:	3740      	adds	r7, #64	; 0x40
 8002454:	46bd      	mov	sp, r7
 8002456:	bd80      	pop	{r7, pc}
 8002458:	2000121e 	.word	0x2000121e
 800245c:	408f4000 	.word	0x408f4000
 8002460:	0801d6ac 	.word	0x0801d6ac
 8002464:	2000122c 	.word	0x2000122c
 8002468:	0801d6b8 	.word	0x0801d6b8
 800246c:	0801d6c8 	.word	0x0801d6c8
 8002470:	0801d6c4 	.word	0x0801d6c4
 8002474:	20000030 	.word	0x20000030
 8002478:	0801d6cc 	.word	0x0801d6cc
 800247c:	0801d6dc 	.word	0x0801d6dc
 8002480:	20000048 	.word	0x20000048

08002484 <updateCursor>:

static void updateCursor(uint8_t cursorPos){
 8002484:	b580      	push	{r7, lr}
 8002486:	b084      	sub	sp, #16
 8002488:	af00      	add	r7, sp, #0
 800248a:	4603      	mov	r3, r0
 800248c:	71fb      	strb	r3, [r7, #7]
    for(int i = CFG_DCAL_POS; i <= CFG_SAVE_POS; i += CFG_OFF_POS){
 800248e:	2314      	movs	r3, #20
 8002490:	60fb      	str	r3, [r7, #12]
 8002492:	e019      	b.n	80024c8 <updateCursor+0x44>
        sh1106_SetCursor(25, i);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	b2db      	uxtb	r3, r3
 8002498:	4619      	mov	r1, r3
 800249a:	2019      	movs	r0, #25
 800249c:	f011 ff98 	bl	80143d0 <sh1106_SetCursor>

        if(i == cursorPos)
 80024a0:	79fb      	ldrb	r3, [r7, #7]
 80024a2:	68fa      	ldr	r2, [r7, #12]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d106      	bne.n	80024b6 <updateCursor+0x32>
            sh1106_WriteString(">", Font_6x8, White);
 80024a8:	4a0b      	ldr	r2, [pc, #44]	; (80024d8 <updateCursor+0x54>)
 80024aa:	2301      	movs	r3, #1
 80024ac:	ca06      	ldmia	r2, {r1, r2}
 80024ae:	480b      	ldr	r0, [pc, #44]	; (80024dc <updateCursor+0x58>)
 80024b0:	f011 ff68 	bl	8014384 <sh1106_WriteString>
 80024b4:	e005      	b.n	80024c2 <updateCursor+0x3e>
        else
            sh1106_WriteString(" ", Font_6x8, White);
 80024b6:	4a08      	ldr	r2, [pc, #32]	; (80024d8 <updateCursor+0x54>)
 80024b8:	2301      	movs	r3, #1
 80024ba:	ca06      	ldmia	r2, {r1, r2}
 80024bc:	4808      	ldr	r0, [pc, #32]	; (80024e0 <updateCursor+0x5c>)
 80024be:	f011 ff61 	bl	8014384 <sh1106_WriteString>
    for(int i = CFG_DCAL_POS; i <= CFG_SAVE_POS; i += CFG_OFF_POS){
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	330f      	adds	r3, #15
 80024c6:	60fb      	str	r3, [r7, #12]
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	2b32      	cmp	r3, #50	; 0x32
 80024cc:	dde2      	ble.n	8002494 <updateCursor+0x10>
    }
}
 80024ce:	bf00      	nop
 80024d0:	bf00      	nop
 80024d2:	3710      	adds	r7, #16
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	20000028 	.word	0x20000028
 80024dc:	0801d6e0 	.word	0x0801d6e0
 80024e0:	0801d6c8 	.word	0x0801d6c8

080024e4 <configAuxFunc>:

static void configAuxFunc(void* arg){
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b084      	sub	sp, #16
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
    cfgScreenArg_t* cfgArg = (cfgScreenArg_t*)arg;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	60fb      	str	r3, [r7, #12]

    sh1106_SetCursor(22, 0);
 80024f0:	2100      	movs	r1, #0
 80024f2:	2016      	movs	r0, #22
 80024f4:	f011 ff6c 	bl	80143d0 <sh1106_SetCursor>
    sh1106_WriteString("Configurations", Font_7x10, White);
 80024f8:	4a16      	ldr	r2, [pc, #88]	; (8002554 <configAuxFunc+0x70>)
 80024fa:	2301      	movs	r3, #1
 80024fc:	ca06      	ldmia	r2, {r1, r2}
 80024fe:	4816      	ldr	r0, [pc, #88]	; (8002558 <configAuxFunc+0x74>)
 8002500:	f011 ff40 	bl	8014384 <sh1106_WriteString>

    sh1106_SetCursor(35, CFG_DCAL_POS);
 8002504:	2114      	movs	r1, #20
 8002506:	2023      	movs	r0, #35	; 0x23
 8002508:	f011 ff62 	bl	80143d0 <sh1106_SetCursor>
    sh1106_WriteString("Dist. calib.", Font_6x8, White);
 800250c:	4a13      	ldr	r2, [pc, #76]	; (800255c <configAuxFunc+0x78>)
 800250e:	2301      	movs	r3, #1
 8002510:	ca06      	ldmia	r2, {r1, r2}
 8002512:	4813      	ldr	r0, [pc, #76]	; (8002560 <configAuxFunc+0x7c>)
 8002514:	f011 ff36 	bl	8014384 <sh1106_WriteString>

    sh1106_SetCursor(35, CFG_ACAL_POS);
 8002518:	2123      	movs	r1, #35	; 0x23
 800251a:	2023      	movs	r0, #35	; 0x23
 800251c:	f011 ff58 	bl	80143d0 <sh1106_SetCursor>
    sh1106_WriteString("Ang. calib.", Font_6x8, White);
 8002520:	4a0e      	ldr	r2, [pc, #56]	; (800255c <configAuxFunc+0x78>)
 8002522:	2301      	movs	r3, #1
 8002524:	ca06      	ldmia	r2, {r1, r2}
 8002526:	480f      	ldr	r0, [pc, #60]	; (8002564 <configAuxFunc+0x80>)
 8002528:	f011 ff2c 	bl	8014384 <sh1106_WriteString>

    sh1106_SetCursor(35, CFG_SAVE_POS);
 800252c:	2132      	movs	r1, #50	; 0x32
 800252e:	2023      	movs	r0, #35	; 0x23
 8002530:	f011 ff4e 	bl	80143d0 <sh1106_SetCursor>
    sh1106_WriteString("Save in flash", Font_6x8, White);
 8002534:	4a09      	ldr	r2, [pc, #36]	; (800255c <configAuxFunc+0x78>)
 8002536:	2301      	movs	r3, #1
 8002538:	ca06      	ldmia	r2, {r1, r2}
 800253a:	480b      	ldr	r0, [pc, #44]	; (8002568 <configAuxFunc+0x84>)
 800253c:	f011 ff22 	bl	8014384 <sh1106_WriteString>

    updateCursor(cfgArg->cursorPos);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	789b      	ldrb	r3, [r3, #2]
 8002544:	4618      	mov	r0, r3
 8002546:	f7ff ff9d 	bl	8002484 <updateCursor>
}
 800254a:	bf00      	nop
 800254c:	3710      	adds	r7, #16
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	20000030 	.word	0x20000030
 8002558:	0801d6e4 	.word	0x0801d6e4
 800255c:	20000028 	.word	0x20000028
 8002560:	0801d6f4 	.word	0x0801d6f4
 8002564:	0801d704 	.word	0x0801d704
 8002568:	0801d710 	.word	0x0801d710

0800256c <infoAuxFunc>:

static void infoAuxFunc(){
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
    uint8_t titlePos = 0;
 8002572:	2300      	movs	r3, #0
 8002574:	71fb      	strb	r3, [r7, #7]

    sh1106_SetCursor(57, titlePos);
 8002576:	79fb      	ldrb	r3, [r7, #7]
 8002578:	4619      	mov	r1, r3
 800257a:	2039      	movs	r0, #57	; 0x39
 800257c:	f011 ff28 	bl	80143d0 <sh1106_SetCursor>
    sh1106_WriteString("Info", Font_7x10, White);
 8002580:	4a13      	ldr	r2, [pc, #76]	; (80025d0 <infoAuxFunc+0x64>)
 8002582:	2301      	movs	r3, #1
 8002584:	ca06      	ldmia	r2, {r1, r2}
 8002586:	4813      	ldr	r0, [pc, #76]	; (80025d4 <infoAuxFunc+0x68>)
 8002588:	f011 fefc 	bl	8014384 <sh1106_WriteString>

    sh1106_SetCursor(30,10);
 800258c:	210a      	movs	r1, #10
 800258e:	201e      	movs	r0, #30
 8002590:	f011 ff1e 	bl	80143d0 <sh1106_SetCursor>
    sh1106_WriteString("PicoBarn", Font_11x18, White);
 8002594:	4a10      	ldr	r2, [pc, #64]	; (80025d8 <infoAuxFunc+0x6c>)
 8002596:	2301      	movs	r3, #1
 8002598:	ca06      	ldmia	r2, {r1, r2}
 800259a:	4810      	ldr	r0, [pc, #64]	; (80025dc <infoAuxFunc+0x70>)
 800259c:	f011 fef2 	bl	8014384 <sh1106_WriteString>

    sh1106_SetCursor(30,30);
 80025a0:	211e      	movs	r1, #30
 80025a2:	201e      	movs	r0, #30
 80025a4:	f011 ff14 	bl	80143d0 <sh1106_SetCursor>
    sh1106_WriteString("support:", Font_7x10, White);
 80025a8:	4a09      	ldr	r2, [pc, #36]	; (80025d0 <infoAuxFunc+0x64>)
 80025aa:	2301      	movs	r3, #1
 80025ac:	ca06      	ldmia	r2, {r1, r2}
 80025ae:	480c      	ldr	r0, [pc, #48]	; (80025e0 <infoAuxFunc+0x74>)
 80025b0:	f011 fee8 	bl	8014384 <sh1106_WriteString>

    sh1106_SetCursor(25,45);
 80025b4:	212d      	movs	r1, #45	; 0x2d
 80025b6:	2019      	movs	r0, #25
 80025b8:	f011 ff0a 	bl	80143d0 <sh1106_SetCursor>
    sh1106_WriteString("info@picobarn.it", Font_6x8, White);
 80025bc:	4a09      	ldr	r2, [pc, #36]	; (80025e4 <infoAuxFunc+0x78>)
 80025be:	2301      	movs	r3, #1
 80025c0:	ca06      	ldmia	r2, {r1, r2}
 80025c2:	4809      	ldr	r0, [pc, #36]	; (80025e8 <infoAuxFunc+0x7c>)
 80025c4:	f011 fede 	bl	8014384 <sh1106_WriteString>
}
 80025c8:	bf00      	nop
 80025ca:	3708      	adds	r7, #8
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	20000030 	.word	0x20000030
 80025d4:	0801d720 	.word	0x0801d720
 80025d8:	20000038 	.word	0x20000038
 80025dc:	0801d728 	.word	0x0801d728
 80025e0:	0801d734 	.word	0x0801d734
 80025e4:	20000028 	.word	0x20000028
 80025e8:	0801d740 	.word	0x0801d740

080025ec <calibrateVL53L1X>:

static void calibrateVL53L1X(){
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b082      	sub	sp, #8
 80025f0:	af00      	add	r7, sp, #0
    int16_t distOffset = 0;
 80025f2:	2300      	movs	r3, #0
 80025f4:	80fb      	strh	r3, [r7, #6]

    sh1106_SetCursor(30, 0);
 80025f6:	2100      	movs	r1, #0
 80025f8:	201e      	movs	r0, #30
 80025fa:	f011 fee9 	bl	80143d0 <sh1106_SetCursor>
    sh1106_WriteString("Dist. calib.", Font_7x10, White);
 80025fe:	4a18      	ldr	r2, [pc, #96]	; (8002660 <calibrateVL53L1X+0x74>)
 8002600:	2301      	movs	r3, #1
 8002602:	ca06      	ldmia	r2, {r1, r2}
 8002604:	4817      	ldr	r0, [pc, #92]	; (8002664 <calibrateVL53L1X+0x78>)
 8002606:	f011 febd 	bl	8014384 <sh1106_WriteString>

    sh1106_SetCursor(35,30);
 800260a:	211e      	movs	r1, #30
 800260c:	2023      	movs	r0, #35	; 0x23
 800260e:	f011 fedf 	bl	80143d0 <sh1106_SetCursor>
    sh1106_WriteString("Calibrating...", Font_6x8, White);
 8002612:	4a15      	ldr	r2, [pc, #84]	; (8002668 <calibrateVL53L1X+0x7c>)
 8002614:	2301      	movs	r3, #1
 8002616:	ca06      	ldmia	r2, {r1, r2}
 8002618:	4814      	ldr	r0, [pc, #80]	; (800266c <calibrateVL53L1X+0x80>)
 800261a:	f011 feb3 	bl	8014384 <sh1106_WriteString>

    VL53L1X_StopRanging(vl53l1xDev);
 800261e:	4b14      	ldr	r3, [pc, #80]	; (8002670 <calibrateVL53L1X+0x84>)
 8002620:	881b      	ldrh	r3, [r3, #0]
 8002622:	4618      	mov	r0, r3
 8002624:	f012 f9e6 	bl	80149f4 <VL53L1X_StopRanging>
    while(VL53L1X_CalibrateOffset(vl53l1xDev, 140, &distOffset)){}
 8002628:	bf00      	nop
 800262a:	4b11      	ldr	r3, [pc, #68]	; (8002670 <calibrateVL53L1X+0x84>)
 800262c:	881b      	ldrh	r3, [r3, #0]
 800262e:	1dba      	adds	r2, r7, #6
 8002630:	218c      	movs	r1, #140	; 0x8c
 8002632:	4618      	mov	r0, r3
 8002634:	f012 fd3e 	bl	80150b4 <VL53L1X_CalibrateOffset>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d1f5      	bne.n	800262a <calibrateVL53L1X+0x3e>
    VL53L1X_SetOffset(vl53l1xDev,distOffset);
 800263e:	4b0c      	ldr	r3, [pc, #48]	; (8002670 <calibrateVL53L1X+0x84>)
 8002640:	881b      	ldrh	r3, [r3, #0]
 8002642:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002646:	4611      	mov	r1, r2
 8002648:	4618      	mov	r0, r3
 800264a:	f012 fcfd 	bl	8015048 <VL53L1X_SetOffset>
    VL53L1X_StartRanging(vl53l1xDev);
 800264e:	4b08      	ldr	r3, [pc, #32]	; (8002670 <calibrateVL53L1X+0x84>)
 8002650:	881b      	ldrh	r3, [r3, #0]
 8002652:	4618      	mov	r0, r3
 8002654:	f012 f9b6 	bl	80149c4 <VL53L1X_StartRanging>

    return;
 8002658:	bf00      	nop
}
 800265a:	3708      	adds	r7, #8
 800265c:	46bd      	mov	sp, r7
 800265e:	bd80      	pop	{r7, pc}
 8002660:	20000030 	.word	0x20000030
 8002664:	0801d6f4 	.word	0x0801d6f4
 8002668:	20000028 	.word	0x20000028
 800266c:	0801d754 	.word	0x0801d754
 8002670:	20000000 	.word	0x20000000

08002674 <calibrateICM20948>:

static void calibrateICM20948(){
 8002674:	b580      	push	{r7, lr}
 8002676:	b082      	sub	sp, #8
 8002678:	af00      	add	r7, sp, #0
    int selfTestRes = 0;
 800267a:	2300      	movs	r3, #0
 800267c:	607b      	str	r3, [r7, #4]

    sh1106_SetCursor(37, 0);
 800267e:	2100      	movs	r1, #0
 8002680:	2025      	movs	r0, #37	; 0x25
 8002682:	f011 fea5 	bl	80143d0 <sh1106_SetCursor>
    sh1106_WriteString("Ang. calib.", Font_7x10, White);
 8002686:	4a21      	ldr	r2, [pc, #132]	; (800270c <calibrateICM20948+0x98>)
 8002688:	2301      	movs	r3, #1
 800268a:	ca06      	ldmia	r2, {r1, r2}
 800268c:	4820      	ldr	r0, [pc, #128]	; (8002710 <calibrateICM20948+0x9c>)
 800268e:	f011 fe79 	bl	8014384 <sh1106_WriteString>

    sh1106_SetCursor(35,30);
 8002692:	211e      	movs	r1, #30
 8002694:	2023      	movs	r0, #35	; 0x23
 8002696:	f011 fe9b 	bl	80143d0 <sh1106_SetCursor>
    sh1106_WriteString("Calibrating...", Font_6x8, White);
 800269a:	4a1e      	ldr	r2, [pc, #120]	; (8002714 <calibrateICM20948+0xa0>)
 800269c:	2301      	movs	r3, #1
 800269e:	ca06      	ldmia	r2, {r1, r2}
 80026a0:	481d      	ldr	r0, [pc, #116]	; (8002718 <calibrateICM20948+0xa4>)
 80026a2:	f011 fe6f 	bl	8014384 <sh1106_WriteString>

    if(imu.icm20948_states.selftest_done != 1){
 80026a6:	4b1d      	ldr	r3, [pc, #116]	; (800271c <calibrateICM20948+0xa8>)
 80026a8:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d029      	beq.n	8002704 <calibrateICM20948+0x90>
        selfTestRes = inv_icm20948_run_selftest(&(imu.icm20948_states));
 80026b0:	481b      	ldr	r0, [pc, #108]	; (8002720 <calibrateICM20948+0xac>)
 80026b2:	f00e fcc7 	bl	8011044 <inv_icm20948_run_selftest>
 80026b6:	6078      	str	r0, [r7, #4]

        if(selfTestRes == 7){
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2b07      	cmp	r3, #7
 80026bc:	d122      	bne.n	8002704 <calibrateICM20948+0x90>
            printf("Self Test OK\r\n");
 80026be:	4819      	ldr	r0, [pc, #100]	; (8002724 <calibrateICM20948+0xb0>)
 80026c0:	f013 fb70 	bl	8015da4 <puts>
            printf("GYRO: %d %d %d\r\n",
                   imu.icm20948_states.gyro_st_data[0],
 80026c4:	4b15      	ldr	r3, [pc, #84]	; (800271c <calibrateICM20948+0xa8>)
 80026c6:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
            printf("GYRO: %d %d %d\r\n",
 80026ca:	4619      	mov	r1, r3
                   imu.icm20948_states.gyro_st_data[1],
 80026cc:	4b13      	ldr	r3, [pc, #76]	; (800271c <calibrateICM20948+0xa8>)
 80026ce:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
            printf("GYRO: %d %d %d\r\n",
 80026d2:	461a      	mov	r2, r3
                   imu.icm20948_states.gyro_st_data[2]);
 80026d4:	4b11      	ldr	r3, [pc, #68]	; (800271c <calibrateICM20948+0xa8>)
 80026d6:	f893 30c3 	ldrb.w	r3, [r3, #195]	; 0xc3
            printf("GYRO: %d %d %d\r\n",
 80026da:	4813      	ldr	r0, [pc, #76]	; (8002728 <calibrateICM20948+0xb4>)
 80026dc:	f013 fb0a 	bl	8015cf4 <printf>
            printf("ACCEL: %d %d %d\r\n",
                   imu.icm20948_states.accel_st_data[0],
 80026e0:	4b0e      	ldr	r3, [pc, #56]	; (800271c <calibrateICM20948+0xa8>)
 80026e2:	f893 30c4 	ldrb.w	r3, [r3, #196]	; 0xc4
            printf("ACCEL: %d %d %d\r\n",
 80026e6:	4619      	mov	r1, r3
                   imu.icm20948_states.accel_st_data[1],
 80026e8:	4b0c      	ldr	r3, [pc, #48]	; (800271c <calibrateICM20948+0xa8>)
 80026ea:	f893 30c5 	ldrb.w	r3, [r3, #197]	; 0xc5
            printf("ACCEL: %d %d %d\r\n",
 80026ee:	461a      	mov	r2, r3
                   imu.icm20948_states.accel_st_data[2]);
 80026f0:	4b0a      	ldr	r3, [pc, #40]	; (800271c <calibrateICM20948+0xa8>)
 80026f2:	f893 30c6 	ldrb.w	r3, [r3, #198]	; 0xc6
            printf("ACCEL: %d %d %d\r\n",
 80026f6:	480d      	ldr	r0, [pc, #52]	; (800272c <calibrateICM20948+0xb8>)
 80026f8:	f013 fafc 	bl	8015cf4 <printf>

            imu.icm20948_states.selftest_done = 1;
 80026fc:	4b07      	ldr	r3, [pc, #28]	; (800271c <calibrateICM20948+0xa8>)
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
        }
    }
}
 8002704:	bf00      	nop
 8002706:	3708      	adds	r7, #8
 8002708:	46bd      	mov	sp, r7
 800270a:	bd80      	pop	{r7, pc}
 800270c:	20000030 	.word	0x20000030
 8002710:	0801d704 	.word	0x0801d704
 8002714:	20000028 	.word	0x20000028
 8002718:	0801d754 	.word	0x0801d754
 800271c:	20000ce0 	.word	0x20000ce0
 8002720:	20000d10 	.word	0x20000d10
 8002724:	0801d764 	.word	0x0801d764
 8002728:	0801d774 	.word	0x0801d774
 800272c:	0801d788 	.word	0x0801d788

08002730 <saveInFlash>:

static void saveInFlash(){
 8002730:	b480      	push	{r7}
 8002732:	af00      	add	r7, sp, #0

}
 8002734:	bf00      	nop
 8002736:	46bd      	mov	sp, r7
 8002738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273c:	4770      	bx	lr
	...

08002740 <confFunc>:

static void confFunc(uint8_t cursorPos){
 8002740:	b580      	push	{r7, lr}
 8002742:	b084      	sub	sp, #16
 8002744:	af02      	add	r7, sp, #8
 8002746:	4603      	mov	r3, r0
 8002748:	71fb      	strb	r3, [r7, #7]
    sh1106_Fill(Black);
 800274a:	2000      	movs	r0, #0
 800274c:	f011 fce4 	bl	8014118 <sh1106_Fill>
    sh1106_DrawBitmap(0, 0, screens[CONFIG_SCR].bitmap, 128, 64, White);
 8002750:	4a16      	ldr	r2, [pc, #88]	; (80027ac <confFunc+0x6c>)
 8002752:	2301      	movs	r3, #1
 8002754:	9301      	str	r3, [sp, #4]
 8002756:	2340      	movs	r3, #64	; 0x40
 8002758:	9300      	str	r3, [sp, #0]
 800275a:	2380      	movs	r3, #128	; 0x80
 800275c:	2100      	movs	r1, #0
 800275e:	2000      	movs	r0, #0
 8002760:	f011 fe4e 	bl	8014400 <sh1106_DrawBitmap>

    switch(cursorPos){
 8002764:	79fb      	ldrb	r3, [r7, #7]
 8002766:	2b32      	cmp	r3, #50	; 0x32
 8002768:	d00c      	beq.n	8002784 <confFunc+0x44>
 800276a:	2b32      	cmp	r3, #50	; 0x32
 800276c:	dc0d      	bgt.n	800278a <confFunc+0x4a>
 800276e:	2b14      	cmp	r3, #20
 8002770:	d002      	beq.n	8002778 <confFunc+0x38>
 8002772:	2b23      	cmp	r3, #35	; 0x23
 8002774:	d003      	beq.n	800277e <confFunc+0x3e>
 8002776:	e008      	b.n	800278a <confFunc+0x4a>
    case CFG_DCAL_POS:
        calibrateVL53L1X();
 8002778:	f7ff ff38 	bl	80025ec <calibrateVL53L1X>
        break;
 800277c:	e005      	b.n	800278a <confFunc+0x4a>
    case CFG_ACAL_POS:
        calibrateICM20948();
 800277e:	f7ff ff79 	bl	8002674 <calibrateICM20948>
        break;
 8002782:	e002      	b.n	800278a <confFunc+0x4a>
    case CFG_SAVE_POS:
        saveInFlash();
 8002784:	f7ff ffd4 	bl	8002730 <saveInFlash>
        break;
 8002788:	bf00      	nop
    }

    sh1106_Fill(Black);
 800278a:	2000      	movs	r0, #0
 800278c:	f011 fcc4 	bl	8014118 <sh1106_Fill>
    sh1106_DrawBitmap(0, 0, screens[CONFIG_SCR].bitmap, 128, 64, White);
 8002790:	4a06      	ldr	r2, [pc, #24]	; (80027ac <confFunc+0x6c>)
 8002792:	2301      	movs	r3, #1
 8002794:	9301      	str	r3, [sp, #4]
 8002796:	2340      	movs	r3, #64	; 0x40
 8002798:	9300      	str	r3, [sp, #0]
 800279a:	2380      	movs	r3, #128	; 0x80
 800279c:	2100      	movs	r1, #0
 800279e:	2000      	movs	r0, #0
 80027a0:	f011 fe2e 	bl	8014400 <sh1106_DrawBitmap>

    return;
 80027a4:	bf00      	nop
}
 80027a6:	3708      	adds	r7, #8
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	080213a8 	.word	0x080213a8

080027b0 <joyParseFunc>:

static void joyParseFunc(void* arg){
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
    cfgScreenArg_t* cfgArg = (cfgScreenArg_t*)arg;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	60fb      	str	r3, [r7, #12]
    uint8_t curPos = cfgArg->cursorPos;
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	789b      	ldrb	r3, [r3, #2]
 80027c0:	72fb      	strb	r3, [r7, #11]

    switch(cfgArg->btnPressed){
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	3b04      	subs	r3, #4
 80027c8:	2b04      	cmp	r3, #4
 80027ca:	d828      	bhi.n	800281e <joyParseFunc+0x6e>
 80027cc:	a201      	add	r2, pc, #4	; (adr r2, 80027d4 <joyParseFunc+0x24>)
 80027ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027d2:	bf00      	nop
 80027d4:	080027e9 	.word	0x080027e9
 80027d8:	080027ff 	.word	0x080027ff
 80027dc:	08002809 	.word	0x08002809
 80027e0:	08002827 	.word	0x08002827
 80027e4:	08002827 	.word	0x08002827
    case JOY_UP:
        cfgArg->cursorPos = (curPos == CFG_DCAL_POS) ?
 80027e8:	7afb      	ldrb	r3, [r7, #11]
 80027ea:	2b14      	cmp	r3, #20
 80027ec:	d003      	beq.n	80027f6 <joyParseFunc+0x46>
 80027ee:	7afb      	ldrb	r3, [r7, #11]
 80027f0:	3b0f      	subs	r3, #15
 80027f2:	b2da      	uxtb	r2, r3
 80027f4:	e000      	b.n	80027f8 <joyParseFunc+0x48>
 80027f6:	2232      	movs	r2, #50	; 0x32
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	709a      	strb	r2, [r3, #2]
                CFG_SAVE_POS : curPos - CFG_OFF_POS;
        break;
 80027fc:	e014      	b.n	8002828 <joyParseFunc+0x78>
    case JOY_PRESS:
        confFunc(curPos);
 80027fe:	7afb      	ldrb	r3, [r7, #11]
 8002800:	4618      	mov	r0, r3
 8002802:	f7ff ff9d 	bl	8002740 <confFunc>
        break;
 8002806:	e00f      	b.n	8002828 <joyParseFunc+0x78>
    case JOY_DOWN:
        cfgArg->cursorPos = (curPos == CFG_SAVE_POS) ?
 8002808:	7afb      	ldrb	r3, [r7, #11]
 800280a:	2b32      	cmp	r3, #50	; 0x32
 800280c:	d003      	beq.n	8002816 <joyParseFunc+0x66>
 800280e:	7afb      	ldrb	r3, [r7, #11]
 8002810:	330f      	adds	r3, #15
 8002812:	b2da      	uxtb	r2, r3
 8002814:	e000      	b.n	8002818 <joyParseFunc+0x68>
 8002816:	2214      	movs	r2, #20
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	709a      	strb	r2, [r3, #2]
                CFG_DCAL_POS : curPos + CFG_OFF_POS;
        break;
 800281c:	e004      	b.n	8002828 <joyParseFunc+0x78>
    case JOY_LEFT:
        break;
    case JOY_RIGHT:
        break;
    default:
        cfgArg->cursorPos = curPos;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	7afa      	ldrb	r2, [r7, #11]
 8002822:	709a      	strb	r2, [r3, #2]
 8002824:	e000      	b.n	8002828 <joyParseFunc+0x78>
        break;
 8002826:	bf00      	nop
    }

    cfgArg->btnPressed = BTN_NONE;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2200      	movs	r2, #0
 800282c:	701a      	strb	r2, [r3, #0]

    return;
 800282e:	bf00      	nop
}
 8002830:	3710      	adds	r7, #16
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop

08002838 <noop>:

static void noop(void* arg){
 8002838:	b480      	push	{r7}
 800283a:	b083      	sub	sp, #12
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
    return;
 8002840:	bf00      	nop
}
 8002842:	370c      	adds	r7, #12
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
 void Error_Handler(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002850:	b672      	cpsid	i
}
 8002852:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
     /* User can add his own implementation to report the HAL error return state */
     __disable_irq();
     while (1)
 8002854:	e7fe      	b.n	8002854 <Error_Handler+0x8>
	...

08002858 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002858:	b480      	push	{r7}
 800285a:	b083      	sub	sp, #12
 800285c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800285e:	4b0f      	ldr	r3, [pc, #60]	; (800289c <HAL_MspInit+0x44>)
 8002860:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002862:	4a0e      	ldr	r2, [pc, #56]	; (800289c <HAL_MspInit+0x44>)
 8002864:	f043 0301 	orr.w	r3, r3, #1
 8002868:	6613      	str	r3, [r2, #96]	; 0x60
 800286a:	4b0c      	ldr	r3, [pc, #48]	; (800289c <HAL_MspInit+0x44>)
 800286c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800286e:	f003 0301 	and.w	r3, r3, #1
 8002872:	607b      	str	r3, [r7, #4]
 8002874:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002876:	4b09      	ldr	r3, [pc, #36]	; (800289c <HAL_MspInit+0x44>)
 8002878:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800287a:	4a08      	ldr	r2, [pc, #32]	; (800289c <HAL_MspInit+0x44>)
 800287c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002880:	6593      	str	r3, [r2, #88]	; 0x58
 8002882:	4b06      	ldr	r3, [pc, #24]	; (800289c <HAL_MspInit+0x44>)
 8002884:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002886:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800288a:	603b      	str	r3, [r7, #0]
 800288c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800288e:	bf00      	nop
 8002890:	370c      	adds	r7, #12
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	40021000 	.word	0x40021000

080028a0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b09e      	sub	sp, #120	; 0x78
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80028ac:	2200      	movs	r2, #0
 80028ae:	601a      	str	r2, [r3, #0]
 80028b0:	605a      	str	r2, [r3, #4]
 80028b2:	609a      	str	r2, [r3, #8]
 80028b4:	60da      	str	r2, [r3, #12]
 80028b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80028b8:	f107 0310 	add.w	r3, r7, #16
 80028bc:	2254      	movs	r2, #84	; 0x54
 80028be:	2100      	movs	r1, #0
 80028c0:	4618      	mov	r0, r3
 80028c2:	f013 fa03 	bl	8015ccc <memset>
  if(hadc->Instance==ADC1)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a3b      	ldr	r2, [pc, #236]	; (80029b8 <HAL_ADC_MspInit+0x118>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d16e      	bne.n	80029ae <HAL_ADC_MspInit+0x10e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80028d0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80028d4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80028d6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80028da:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80028dc:	2302      	movs	r3, #2
 80028de:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80028e0:	2301      	movs	r3, #1
 80028e2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80028e4:	2308      	movs	r3, #8
 80028e6:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80028e8:	2307      	movs	r3, #7
 80028ea:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80028ec:	2302      	movs	r3, #2
 80028ee:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80028f0:	2302      	movs	r3, #2
 80028f2:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80028f4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80028f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028fa:	f107 0310 	add.w	r3, r7, #16
 80028fe:	4618      	mov	r0, r3
 8002900:	f003 ff2e 	bl	8006760 <HAL_RCCEx_PeriphCLKConfig>
 8002904:	4603      	mov	r3, r0
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 800290a:	f7ff ff9f 	bl	800284c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800290e:	4b2b      	ldr	r3, [pc, #172]	; (80029bc <HAL_ADC_MspInit+0x11c>)
 8002910:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002912:	4a2a      	ldr	r2, [pc, #168]	; (80029bc <HAL_ADC_MspInit+0x11c>)
 8002914:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002918:	64d3      	str	r3, [r2, #76]	; 0x4c
 800291a:	4b28      	ldr	r3, [pc, #160]	; (80029bc <HAL_ADC_MspInit+0x11c>)
 800291c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800291e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002922:	60fb      	str	r3, [r7, #12]
 8002924:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002926:	4b25      	ldr	r3, [pc, #148]	; (80029bc <HAL_ADC_MspInit+0x11c>)
 8002928:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800292a:	4a24      	ldr	r2, [pc, #144]	; (80029bc <HAL_ADC_MspInit+0x11c>)
 800292c:	f043 0301 	orr.w	r3, r3, #1
 8002930:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002932:	4b22      	ldr	r3, [pc, #136]	; (80029bc <HAL_ADC_MspInit+0x11c>)
 8002934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002936:	f003 0301 	and.w	r3, r3, #1
 800293a:	60bb      	str	r3, [r7, #8]
 800293c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN6
    PA3     ------> ADC1_IN8
    PA6     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_6;
 800293e:	234a      	movs	r3, #74	; 0x4a
 8002940:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002942:	230b      	movs	r3, #11
 8002944:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002946:	2300      	movs	r3, #0
 8002948:	66fb      	str	r3, [r7, #108]	; 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800294a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800294e:	4619      	mov	r1, r3
 8002950:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002954:	f001 fe4e 	bl	80045f4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002958:	4b19      	ldr	r3, [pc, #100]	; (80029c0 <HAL_ADC_MspInit+0x120>)
 800295a:	4a1a      	ldr	r2, [pc, #104]	; (80029c4 <HAL_ADC_MspInit+0x124>)
 800295c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 800295e:	4b18      	ldr	r3, [pc, #96]	; (80029c0 <HAL_ADC_MspInit+0x120>)
 8002960:	2200      	movs	r2, #0
 8002962:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002964:	4b16      	ldr	r3, [pc, #88]	; (80029c0 <HAL_ADC_MspInit+0x120>)
 8002966:	2200      	movs	r2, #0
 8002968:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800296a:	4b15      	ldr	r3, [pc, #84]	; (80029c0 <HAL_ADC_MspInit+0x120>)
 800296c:	2200      	movs	r2, #0
 800296e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002970:	4b13      	ldr	r3, [pc, #76]	; (80029c0 <HAL_ADC_MspInit+0x120>)
 8002972:	2280      	movs	r2, #128	; 0x80
 8002974:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002976:	4b12      	ldr	r3, [pc, #72]	; (80029c0 <HAL_ADC_MspInit+0x120>)
 8002978:	f44f 7200 	mov.w	r2, #512	; 0x200
 800297c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800297e:	4b10      	ldr	r3, [pc, #64]	; (80029c0 <HAL_ADC_MspInit+0x120>)
 8002980:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002984:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002986:	4b0e      	ldr	r3, [pc, #56]	; (80029c0 <HAL_ADC_MspInit+0x120>)
 8002988:	2220      	movs	r2, #32
 800298a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800298c:	4b0c      	ldr	r3, [pc, #48]	; (80029c0 <HAL_ADC_MspInit+0x120>)
 800298e:	2200      	movs	r2, #0
 8002990:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002992:	480b      	ldr	r0, [pc, #44]	; (80029c0 <HAL_ADC_MspInit+0x120>)
 8002994:	f001 fcc6 	bl	8004324 <HAL_DMA_Init>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <HAL_ADC_MspInit+0x102>
    {
      Error_Handler();
 800299e:	f7ff ff55 	bl	800284c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a06      	ldr	r2, [pc, #24]	; (80029c0 <HAL_ADC_MspInit+0x120>)
 80029a6:	64da      	str	r2, [r3, #76]	; 0x4c
 80029a8:	4a05      	ldr	r2, [pc, #20]	; (80029c0 <HAL_ADC_MspInit+0x120>)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80029ae:	bf00      	nop
 80029b0:	3778      	adds	r7, #120	; 0x78
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	50040000 	.word	0x50040000
 80029bc:	40021000 	.word	0x40021000
 80029c0:	20000a80 	.word	0x20000a80
 80029c4:	40020008 	.word	0x40020008

080029c8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b08a      	sub	sp, #40	; 0x28
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d0:	f107 0314 	add.w	r3, r7, #20
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]
 80029d8:	605a      	str	r2, [r3, #4]
 80029da:	609a      	str	r2, [r3, #8]
 80029dc:	60da      	str	r2, [r3, #12]
 80029de:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a15      	ldr	r2, [pc, #84]	; (8002a3c <HAL_DAC_MspInit+0x74>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d124      	bne.n	8002a34 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80029ea:	4b15      	ldr	r3, [pc, #84]	; (8002a40 <HAL_DAC_MspInit+0x78>)
 80029ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029ee:	4a14      	ldr	r2, [pc, #80]	; (8002a40 <HAL_DAC_MspInit+0x78>)
 80029f0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80029f4:	6593      	str	r3, [r2, #88]	; 0x58
 80029f6:	4b12      	ldr	r3, [pc, #72]	; (8002a40 <HAL_DAC_MspInit+0x78>)
 80029f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029fa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80029fe:	613b      	str	r3, [r7, #16]
 8002a00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a02:	4b0f      	ldr	r3, [pc, #60]	; (8002a40 <HAL_DAC_MspInit+0x78>)
 8002a04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a06:	4a0e      	ldr	r2, [pc, #56]	; (8002a40 <HAL_DAC_MspInit+0x78>)
 8002a08:	f043 0301 	orr.w	r3, r3, #1
 8002a0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a0e:	4b0c      	ldr	r3, [pc, #48]	; (8002a40 <HAL_DAC_MspInit+0x78>)
 8002a10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a12:	f003 0301 	and.w	r3, r3, #1
 8002a16:	60fb      	str	r3, [r7, #12]
 8002a18:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = DAC_LEN_Pin|DAC_ANG_Pin;
 8002a1a:	2330      	movs	r3, #48	; 0x30
 8002a1c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a22:	2300      	movs	r3, #0
 8002a24:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a26:	f107 0314 	add.w	r3, r7, #20
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a30:	f001 fde0 	bl	80045f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 8002a34:	bf00      	nop
 8002a36:	3728      	adds	r7, #40	; 0x28
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	40007400 	.word	0x40007400
 8002a40:	40021000 	.word	0x40021000

08002a44 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b0a2      	sub	sp, #136	; 0x88
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a4c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]
 8002a54:	605a      	str	r2, [r3, #4]
 8002a56:	609a      	str	r2, [r3, #8]
 8002a58:	60da      	str	r2, [r3, #12]
 8002a5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a5c:	f107 0320 	add.w	r3, r7, #32
 8002a60:	2254      	movs	r2, #84	; 0x54
 8002a62:	2100      	movs	r1, #0
 8002a64:	4618      	mov	r0, r3
 8002a66:	f013 f931 	bl	8015ccc <memset>
  if(hi2c->Instance==I2C1)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a4f      	ldr	r2, [pc, #316]	; (8002bac <HAL_I2C_MspInit+0x168>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d13a      	bne.n	8002aea <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002a74:	2340      	movs	r3, #64	; 0x40
 8002a76:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a7c:	f107 0320 	add.w	r3, r7, #32
 8002a80:	4618      	mov	r0, r3
 8002a82:	f003 fe6d 	bl	8006760 <HAL_RCCEx_PeriphCLKConfig>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d001      	beq.n	8002a90 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8002a8c:	f7ff fede 	bl	800284c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a90:	4b47      	ldr	r3, [pc, #284]	; (8002bb0 <HAL_I2C_MspInit+0x16c>)
 8002a92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a94:	4a46      	ldr	r2, [pc, #280]	; (8002bb0 <HAL_I2C_MspInit+0x16c>)
 8002a96:	f043 0301 	orr.w	r3, r3, #1
 8002a9a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a9c:	4b44      	ldr	r3, [pc, #272]	; (8002bb0 <HAL_I2C_MspInit+0x16c>)
 8002a9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	61fb      	str	r3, [r7, #28]
 8002aa6:	69fb      	ldr	r3, [r7, #28]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002aa8:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002aac:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002aae:	2312      	movs	r3, #18
 8002ab0:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ab6:	2303      	movs	r3, #3
 8002ab8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002abc:	2304      	movs	r3, #4
 8002abe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ac2:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002ac6:	4619      	mov	r1, r3
 8002ac8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002acc:	f001 fd92 	bl	80045f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002ad0:	4b37      	ldr	r3, [pc, #220]	; (8002bb0 <HAL_I2C_MspInit+0x16c>)
 8002ad2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ad4:	4a36      	ldr	r2, [pc, #216]	; (8002bb0 <HAL_I2C_MspInit+0x16c>)
 8002ad6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002ada:	6593      	str	r3, [r2, #88]	; 0x58
 8002adc:	4b34      	ldr	r3, [pc, #208]	; (8002bb0 <HAL_I2C_MspInit+0x16c>)
 8002ade:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ae0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ae4:	61bb      	str	r3, [r7, #24]
 8002ae6:	69bb      	ldr	r3, [r7, #24]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002ae8:	e05c      	b.n	8002ba4 <HAL_I2C_MspInit+0x160>
  else if(hi2c->Instance==I2C3)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a31      	ldr	r2, [pc, #196]	; (8002bb4 <HAL_I2C_MspInit+0x170>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d157      	bne.n	8002ba4 <HAL_I2C_MspInit+0x160>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002af4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002af8:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8002afa:	2300      	movs	r3, #0
 8002afc:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002afe:	f107 0320 	add.w	r3, r7, #32
 8002b02:	4618      	mov	r0, r3
 8002b04:	f003 fe2c 	bl	8006760 <HAL_RCCEx_PeriphCLKConfig>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d001      	beq.n	8002b12 <HAL_I2C_MspInit+0xce>
      Error_Handler();
 8002b0e:	f7ff fe9d 	bl	800284c <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b12:	4b27      	ldr	r3, [pc, #156]	; (8002bb0 <HAL_I2C_MspInit+0x16c>)
 8002b14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b16:	4a26      	ldr	r2, [pc, #152]	; (8002bb0 <HAL_I2C_MspInit+0x16c>)
 8002b18:	f043 0301 	orr.w	r3, r3, #1
 8002b1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b1e:	4b24      	ldr	r3, [pc, #144]	; (8002bb0 <HAL_I2C_MspInit+0x16c>)
 8002b20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b22:	f003 0301 	and.w	r3, r3, #1
 8002b26:	617b      	str	r3, [r7, #20]
 8002b28:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b2a:	4b21      	ldr	r3, [pc, #132]	; (8002bb0 <HAL_I2C_MspInit+0x16c>)
 8002b2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b2e:	4a20      	ldr	r2, [pc, #128]	; (8002bb0 <HAL_I2C_MspInit+0x16c>)
 8002b30:	f043 0302 	orr.w	r3, r3, #2
 8002b34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b36:	4b1e      	ldr	r3, [pc, #120]	; (8002bb0 <HAL_I2C_MspInit+0x16c>)
 8002b38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b3a:	f003 0302 	and.w	r3, r3, #2
 8002b3e:	613b      	str	r3, [r7, #16]
 8002b40:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002b42:	2380      	movs	r3, #128	; 0x80
 8002b44:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b46:	2312      	movs	r3, #18
 8002b48:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002b54:	2304      	movs	r3, #4
 8002b56:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b5a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002b5e:	4619      	mov	r1, r3
 8002b60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b64:	f001 fd46 	bl	80045f4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002b68:	2310      	movs	r3, #16
 8002b6a:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002b6c:	2312      	movs	r3, #18
 8002b6e:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002b70:	2301      	movs	r3, #1
 8002b72:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b74:	2303      	movs	r3, #3
 8002b76:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002b7a:	2304      	movs	r3, #4
 8002b7c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b80:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002b84:	4619      	mov	r1, r3
 8002b86:	480c      	ldr	r0, [pc, #48]	; (8002bb8 <HAL_I2C_MspInit+0x174>)
 8002b88:	f001 fd34 	bl	80045f4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002b8c:	4b08      	ldr	r3, [pc, #32]	; (8002bb0 <HAL_I2C_MspInit+0x16c>)
 8002b8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b90:	4a07      	ldr	r2, [pc, #28]	; (8002bb0 <HAL_I2C_MspInit+0x16c>)
 8002b92:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002b96:	6593      	str	r3, [r2, #88]	; 0x58
 8002b98:	4b05      	ldr	r3, [pc, #20]	; (8002bb0 <HAL_I2C_MspInit+0x16c>)
 8002b9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b9c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002ba0:	60fb      	str	r3, [r7, #12]
 8002ba2:	68fb      	ldr	r3, [r7, #12]
}
 8002ba4:	bf00      	nop
 8002ba6:	3788      	adds	r7, #136	; 0x88
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	40005400 	.word	0x40005400
 8002bb0:	40021000 	.word	0x40021000
 8002bb4:	40005c00 	.word	0x40005c00
 8002bb8:	48000400 	.word	0x48000400

08002bbc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b086      	sub	sp, #24
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bcc:	d114      	bne.n	8002bf8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002bce:	4b22      	ldr	r3, [pc, #136]	; (8002c58 <HAL_TIM_Base_MspInit+0x9c>)
 8002bd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bd2:	4a21      	ldr	r2, [pc, #132]	; (8002c58 <HAL_TIM_Base_MspInit+0x9c>)
 8002bd4:	f043 0301 	orr.w	r3, r3, #1
 8002bd8:	6593      	str	r3, [r2, #88]	; 0x58
 8002bda:	4b1f      	ldr	r3, [pc, #124]	; (8002c58 <HAL_TIM_Base_MspInit+0x9c>)
 8002bdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002bde:	f003 0301 	and.w	r3, r3, #1
 8002be2:	617b      	str	r3, [r7, #20]
 8002be4:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002be6:	2200      	movs	r2, #0
 8002be8:	2100      	movs	r1, #0
 8002bea:	201c      	movs	r0, #28
 8002bec:	f001 f9b5 	bl	8003f5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002bf0:	201c      	movs	r0, #28
 8002bf2:	f001 f9ce 	bl	8003f92 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8002bf6:	e02a      	b.n	8002c4e <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	4a17      	ldr	r2, [pc, #92]	; (8002c5c <HAL_TIM_Base_MspInit+0xa0>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d10c      	bne.n	8002c1c <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002c02:	4b15      	ldr	r3, [pc, #84]	; (8002c58 <HAL_TIM_Base_MspInit+0x9c>)
 8002c04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c06:	4a14      	ldr	r2, [pc, #80]	; (8002c58 <HAL_TIM_Base_MspInit+0x9c>)
 8002c08:	f043 0310 	orr.w	r3, r3, #16
 8002c0c:	6593      	str	r3, [r2, #88]	; 0x58
 8002c0e:	4b12      	ldr	r3, [pc, #72]	; (8002c58 <HAL_TIM_Base_MspInit+0x9c>)
 8002c10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c12:	f003 0310 	and.w	r3, r3, #16
 8002c16:	613b      	str	r3, [r7, #16]
 8002c18:	693b      	ldr	r3, [r7, #16]
}
 8002c1a:	e018      	b.n	8002c4e <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM7)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a0f      	ldr	r2, [pc, #60]	; (8002c60 <HAL_TIM_Base_MspInit+0xa4>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d113      	bne.n	8002c4e <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002c26:	4b0c      	ldr	r3, [pc, #48]	; (8002c58 <HAL_TIM_Base_MspInit+0x9c>)
 8002c28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c2a:	4a0b      	ldr	r2, [pc, #44]	; (8002c58 <HAL_TIM_Base_MspInit+0x9c>)
 8002c2c:	f043 0320 	orr.w	r3, r3, #32
 8002c30:	6593      	str	r3, [r2, #88]	; 0x58
 8002c32:	4b09      	ldr	r3, [pc, #36]	; (8002c58 <HAL_TIM_Base_MspInit+0x9c>)
 8002c34:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c36:	f003 0320 	and.w	r3, r3, #32
 8002c3a:	60fb      	str	r3, [r7, #12]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002c3e:	2200      	movs	r2, #0
 8002c40:	2100      	movs	r1, #0
 8002c42:	2037      	movs	r0, #55	; 0x37
 8002c44:	f001 f989 	bl	8003f5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002c48:	2037      	movs	r0, #55	; 0x37
 8002c4a:	f001 f9a2 	bl	8003f92 <HAL_NVIC_EnableIRQ>
}
 8002c4e:	bf00      	nop
 8002c50:	3718      	adds	r7, #24
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	40021000 	.word	0x40021000
 8002c5c:	40001000 	.word	0x40001000
 8002c60:	40001400 	.word	0x40001400

08002c64 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b09e      	sub	sp, #120	; 0x78
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c6c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002c70:	2200      	movs	r2, #0
 8002c72:	601a      	str	r2, [r3, #0]
 8002c74:	605a      	str	r2, [r3, #4]
 8002c76:	609a      	str	r2, [r3, #8]
 8002c78:	60da      	str	r2, [r3, #12]
 8002c7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c7c:	f107 0310 	add.w	r3, r7, #16
 8002c80:	2254      	movs	r2, #84	; 0x54
 8002c82:	2100      	movs	r1, #0
 8002c84:	4618      	mov	r0, r3
 8002c86:	f013 f821 	bl	8015ccc <memset>
  if(huart->Instance==USART2)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4a28      	ldr	r2, [pc, #160]	; (8002d30 <HAL_UART_MspInit+0xcc>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d148      	bne.n	8002d26 <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002c94:	2302      	movs	r3, #2
 8002c96:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c9c:	f107 0310 	add.w	r3, r7, #16
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	f003 fd5d 	bl	8006760 <HAL_RCCEx_PeriphCLKConfig>
 8002ca6:	4603      	mov	r3, r0
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d001      	beq.n	8002cb0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002cac:	f7ff fdce 	bl	800284c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002cb0:	4b20      	ldr	r3, [pc, #128]	; (8002d34 <HAL_UART_MspInit+0xd0>)
 8002cb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cb4:	4a1f      	ldr	r2, [pc, #124]	; (8002d34 <HAL_UART_MspInit+0xd0>)
 8002cb6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002cba:	6593      	str	r3, [r2, #88]	; 0x58
 8002cbc:	4b1d      	ldr	r3, [pc, #116]	; (8002d34 <HAL_UART_MspInit+0xd0>)
 8002cbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cc4:	60fb      	str	r3, [r7, #12]
 8002cc6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cc8:	4b1a      	ldr	r3, [pc, #104]	; (8002d34 <HAL_UART_MspInit+0xd0>)
 8002cca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002ccc:	4a19      	ldr	r2, [pc, #100]	; (8002d34 <HAL_UART_MspInit+0xd0>)
 8002cce:	f043 0301 	orr.w	r3, r3, #1
 8002cd2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002cd4:	4b17      	ldr	r3, [pc, #92]	; (8002d34 <HAL_UART_MspInit+0xd0>)
 8002cd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cd8:	f003 0301 	and.w	r3, r3, #1
 8002cdc:	60bb      	str	r3, [r7, #8]
 8002cde:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8002ce0:	2304      	movs	r3, #4
 8002ce2:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ce4:	2302      	movs	r3, #2
 8002ce6:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cec:	2303      	movs	r3, #3
 8002cee:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002cf0:	2307      	movs	r3, #7
 8002cf2:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002cf4:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002cf8:	4619      	mov	r1, r3
 8002cfa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cfe:	f001 fc79 	bl	80045f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002d02:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002d06:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d08:	2302      	movs	r3, #2
 8002d0a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d10:	2303      	movs	r3, #3
 8002d12:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8002d14:	2303      	movs	r3, #3
 8002d16:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002d18:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002d1c:	4619      	mov	r1, r3
 8002d1e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d22:	f001 fc67 	bl	80045f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002d26:	bf00      	nop
 8002d28:	3778      	adds	r7, #120	; 0x78
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	40004400 	.word	0x40004400
 8002d34:	40021000 	.word	0x40021000

08002d38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
    while (1)
 8002d3c:	e7fe      	b.n	8002d3c <NMI_Handler+0x4>

08002d3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d3e:	b480      	push	{r7}
 8002d40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d42:	e7fe      	b.n	8002d42 <HardFault_Handler+0x4>

08002d44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d48:	e7fe      	b.n	8002d48 <MemManage_Handler+0x4>

08002d4a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d4e:	e7fe      	b.n	8002d4e <BusFault_Handler+0x4>

08002d50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d50:	b480      	push	{r7}
 8002d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002d54:	e7fe      	b.n	8002d54 <UsageFault_Handler+0x4>

08002d56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002d56:	b480      	push	{r7}
 8002d58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002d5a:	bf00      	nop
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d62:	4770      	bx	lr

08002d64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002d64:	b480      	push	{r7}
 8002d66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002d68:	bf00      	nop
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d70:	4770      	bx	lr

08002d72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002d72:	b480      	push	{r7}
 8002d74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d76:	bf00      	nop
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr

08002d80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d84:	f000 f916 	bl	8002fb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d88:	bf00      	nop
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_DOWN_Pin);
 8002d90:	2001      	movs	r0, #1
 8002d92:	f001 fde3 	bl	800495c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002d96:	bf00      	nop
 8002d98:	bd80      	pop	{r7, pc}

08002d9a <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002d9a:	b580      	push	{r7, lr}
 8002d9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_OK_Pin);
 8002d9e:	2002      	movs	r0, #2
 8002da0:	f001 fddc 	bl	800495c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002da4:	bf00      	nop
 8002da6:	bd80      	pop	{r7, pc}

08002da8 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOY_PRESS_Pin);
 8002dac:	2008      	movs	r0, #8
 8002dae:	f001 fdd5 	bl	800495c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 8002db2:	bf00      	nop
 8002db4:	bd80      	pop	{r7, pc}
	...

08002db8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002dbc:	4802      	ldr	r0, [pc, #8]	; (8002dc8 <DMA1_Channel1_IRQHandler+0x10>)
 8002dbe:	f001 fb69 	bl	8004494 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002dc2:	bf00      	nop
 8002dc4:	bd80      	pop	{r7, pc}
 8002dc6:	bf00      	nop
 8002dc8:	20000a80 	.word	0x20000a80

08002dcc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(JOY_UP_Pin);
 8002dd0:	2020      	movs	r0, #32
 8002dd2:	f001 fdc3 	bl	800495c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(JOY_DOWN_Pin);
 8002dd6:	2040      	movs	r0, #64	; 0x40
 8002dd8:	f001 fdc0 	bl	800495c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(JOY_LEFT_Pin);
 8002ddc:	2080      	movs	r0, #128	; 0x80
 8002dde:	f001 fdbd 	bl	800495c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002de2:	bf00      	nop
 8002de4:	bd80      	pop	{r7, pc}
	...

08002de8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002dec:	4802      	ldr	r0, [pc, #8]	; (8002df8 <TIM2_IRQHandler+0x10>)
 8002dee:	f004 f8ee 	bl	8006fce <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002df2:	bf00      	nop
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	20000b74 	.word	0x20000b74

08002dfc <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_UP_Pin);
 8002e00:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002e04:	f001 fdaa 	bl	800495c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(JOY_RIGHT_Pin);
 8002e08:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002e0c:	f001 fda6 	bl	800495c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002e10:	bf00      	nop
 8002e12:	bd80      	pop	{r7, pc}

08002e14 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002e18:	4802      	ldr	r0, [pc, #8]	; (8002e24 <TIM7_IRQHandler+0x10>)
 8002e1a:	f004 f8d8 	bl	8006fce <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8002e1e:	bf00      	nop
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	20000c0c 	.word	0x20000c0c

08002e28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b086      	sub	sp, #24
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e30:	4a14      	ldr	r2, [pc, #80]	; (8002e84 <_sbrk+0x5c>)
 8002e32:	4b15      	ldr	r3, [pc, #84]	; (8002e88 <_sbrk+0x60>)
 8002e34:	1ad3      	subs	r3, r2, r3
 8002e36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e3c:	4b13      	ldr	r3, [pc, #76]	; (8002e8c <_sbrk+0x64>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d102      	bne.n	8002e4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e44:	4b11      	ldr	r3, [pc, #68]	; (8002e8c <_sbrk+0x64>)
 8002e46:	4a12      	ldr	r2, [pc, #72]	; (8002e90 <_sbrk+0x68>)
 8002e48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e4a:	4b10      	ldr	r3, [pc, #64]	; (8002e8c <_sbrk+0x64>)
 8002e4c:	681a      	ldr	r2, [r3, #0]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4413      	add	r3, r2
 8002e52:	693a      	ldr	r2, [r7, #16]
 8002e54:	429a      	cmp	r2, r3
 8002e56:	d207      	bcs.n	8002e68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e58:	f012 fb3a 	bl	80154d0 <__errno>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	220c      	movs	r2, #12
 8002e60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e62:	f04f 33ff 	mov.w	r3, #4294967295
 8002e66:	e009      	b.n	8002e7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e68:	4b08      	ldr	r3, [pc, #32]	; (8002e8c <_sbrk+0x64>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e6e:	4b07      	ldr	r3, [pc, #28]	; (8002e8c <_sbrk+0x64>)
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4413      	add	r3, r2
 8002e76:	4a05      	ldr	r2, [pc, #20]	; (8002e8c <_sbrk+0x64>)
 8002e78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3718      	adds	r7, #24
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	20010000 	.word	0x20010000
 8002e88:	00000400 	.word	0x00000400
 8002e8c:	20001248 	.word	0x20001248
 8002e90:	20001c78 	.word	0x20001c78

08002e94 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002e94:	b480      	push	{r7}
 8002e96:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002e98:	4b06      	ldr	r3, [pc, #24]	; (8002eb4 <SystemInit+0x20>)
 8002e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e9e:	4a05      	ldr	r2, [pc, #20]	; (8002eb4 <SystemInit+0x20>)
 8002ea0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ea4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002ea8:	bf00      	nop
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
 8002eb2:	bf00      	nop
 8002eb4:	e000ed00 	.word	0xe000ed00

08002eb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002eb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ef0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002ebc:	f7ff ffea 	bl	8002e94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002ec0:	480c      	ldr	r0, [pc, #48]	; (8002ef4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002ec2:	490d      	ldr	r1, [pc, #52]	; (8002ef8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002ec4:	4a0d      	ldr	r2, [pc, #52]	; (8002efc <LoopForever+0xe>)
  movs r3, #0
 8002ec6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ec8:	e002      	b.n	8002ed0 <LoopCopyDataInit>

08002eca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002eca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ecc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ece:	3304      	adds	r3, #4

08002ed0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ed0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ed2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ed4:	d3f9      	bcc.n	8002eca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ed6:	4a0a      	ldr	r2, [pc, #40]	; (8002f00 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002ed8:	4c0a      	ldr	r4, [pc, #40]	; (8002f04 <LoopForever+0x16>)
  movs r3, #0
 8002eda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002edc:	e001      	b.n	8002ee2 <LoopFillZerobss>

08002ede <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ede:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ee0:	3204      	adds	r2, #4

08002ee2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ee2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ee4:	d3fb      	bcc.n	8002ede <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002ee6:	f012 fc55 	bl	8015794 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002eea:	f7fe f8e9 	bl	80010c0 <main>

08002eee <LoopForever>:

LoopForever:
    b LoopForever
 8002eee:	e7fe      	b.n	8002eee <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002ef0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002ef4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ef8:	20000a00 	.word	0x20000a00
  ldr r2, =_sidata
 8002efc:	080259a4 	.word	0x080259a4
  ldr r2, =_sbss
 8002f00:	20000a00 	.word	0x20000a00
  ldr r4, =_ebss
 8002f04:	20001c74 	.word	0x20001c74

08002f08 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002f08:	e7fe      	b.n	8002f08 <ADC1_IRQHandler>

08002f0a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f0a:	b580      	push	{r7, lr}
 8002f0c:	b082      	sub	sp, #8
 8002f0e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002f10:	2300      	movs	r3, #0
 8002f12:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f14:	2003      	movs	r0, #3
 8002f16:	f001 f815 	bl	8003f44 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002f1a:	2000      	movs	r0, #0
 8002f1c:	f000 f80e 	bl	8002f3c <HAL_InitTick>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d002      	beq.n	8002f2c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	71fb      	strb	r3, [r7, #7]
 8002f2a:	e001      	b.n	8002f30 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002f2c:	f7ff fc94 	bl	8002858 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002f30:	79fb      	ldrb	r3, [r7, #7]
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	3708      	adds	r7, #8
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
	...

08002f3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b084      	sub	sp, #16
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002f44:	2300      	movs	r3, #0
 8002f46:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002f48:	4b17      	ldr	r3, [pc, #92]	; (8002fa8 <HAL_InitTick+0x6c>)
 8002f4a:	781b      	ldrb	r3, [r3, #0]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d023      	beq.n	8002f98 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002f50:	4b16      	ldr	r3, [pc, #88]	; (8002fac <HAL_InitTick+0x70>)
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	4b14      	ldr	r3, [pc, #80]	; (8002fa8 <HAL_InitTick+0x6c>)
 8002f56:	781b      	ldrb	r3, [r3, #0]
 8002f58:	4619      	mov	r1, r3
 8002f5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f66:	4618      	mov	r0, r3
 8002f68:	f001 f821 	bl	8003fae <HAL_SYSTICK_Config>
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d10f      	bne.n	8002f92 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2b0f      	cmp	r3, #15
 8002f76:	d809      	bhi.n	8002f8c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f78:	2200      	movs	r2, #0
 8002f7a:	6879      	ldr	r1, [r7, #4]
 8002f7c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f80:	f000 ffeb 	bl	8003f5a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002f84:	4a0a      	ldr	r2, [pc, #40]	; (8002fb0 <HAL_InitTick+0x74>)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6013      	str	r3, [r2, #0]
 8002f8a:	e007      	b.n	8002f9c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	73fb      	strb	r3, [r7, #15]
 8002f90:	e004      	b.n	8002f9c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002f92:	2301      	movs	r3, #1
 8002f94:	73fb      	strb	r3, [r7, #15]
 8002f96:	e001      	b.n	8002f9c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3710      	adds	r7, #16
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	20000010 	.word	0x20000010
 8002fac:	20000008 	.word	0x20000008
 8002fb0:	2000000c 	.word	0x2000000c

08002fb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002fb8:	4b06      	ldr	r3, [pc, #24]	; (8002fd4 <HAL_IncTick+0x20>)
 8002fba:	781b      	ldrb	r3, [r3, #0]
 8002fbc:	461a      	mov	r2, r3
 8002fbe:	4b06      	ldr	r3, [pc, #24]	; (8002fd8 <HAL_IncTick+0x24>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4413      	add	r3, r2
 8002fc4:	4a04      	ldr	r2, [pc, #16]	; (8002fd8 <HAL_IncTick+0x24>)
 8002fc6:	6013      	str	r3, [r2, #0]
}
 8002fc8:	bf00      	nop
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr
 8002fd2:	bf00      	nop
 8002fd4:	20000010 	.word	0x20000010
 8002fd8:	2000124c 	.word	0x2000124c

08002fdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	af00      	add	r7, sp, #0
  return uwTick;
 8002fe0:	4b03      	ldr	r3, [pc, #12]	; (8002ff0 <HAL_GetTick+0x14>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	2000124c 	.word	0x2000124c

08002ff4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ffc:	f7ff ffee 	bl	8002fdc <HAL_GetTick>
 8003000:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800300c:	d005      	beq.n	800301a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800300e:	4b0a      	ldr	r3, [pc, #40]	; (8003038 <HAL_Delay+0x44>)
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	461a      	mov	r2, r3
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	4413      	add	r3, r2
 8003018:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800301a:	bf00      	nop
 800301c:	f7ff ffde 	bl	8002fdc <HAL_GetTick>
 8003020:	4602      	mov	r2, r0
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	1ad3      	subs	r3, r2, r3
 8003026:	68fa      	ldr	r2, [r7, #12]
 8003028:	429a      	cmp	r2, r3
 800302a:	d8f7      	bhi.n	800301c <HAL_Delay+0x28>
  {
  }
}
 800302c:	bf00      	nop
 800302e:	bf00      	nop
 8003030:	3710      	adds	r7, #16
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	20000010 	.word	0x20000010

0800303c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800304e:	683b      	ldr	r3, [r7, #0]
 8003050:	431a      	orrs	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	609a      	str	r2, [r3, #8]
}
 8003056:	bf00      	nop
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr

08003062 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003062:	b480      	push	{r7}
 8003064:	b083      	sub	sp, #12
 8003066:	af00      	add	r7, sp, #0
 8003068:	6078      	str	r0, [r7, #4]
 800306a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	431a      	orrs	r2, r3
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	609a      	str	r2, [r3, #8]
}
 800307c:	bf00      	nop
 800307e:	370c      	adds	r7, #12
 8003080:	46bd      	mov	sp, r7
 8003082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003086:	4770      	bx	lr

08003088 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003098:	4618      	mov	r0, r3
 800309a:	370c      	adds	r7, #12
 800309c:	46bd      	mov	sp, r7
 800309e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a2:	4770      	bx	lr

080030a4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b087      	sub	sp, #28
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	60f8      	str	r0, [r7, #12]
 80030ac:	60b9      	str	r1, [r7, #8]
 80030ae:	607a      	str	r2, [r7, #4]
 80030b0:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	3360      	adds	r3, #96	; 0x60
 80030b6:	461a      	mov	r2, r3
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	4413      	add	r3, r2
 80030be:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80030c0:	697b      	ldr	r3, [r7, #20]
 80030c2:	681a      	ldr	r2, [r3, #0]
 80030c4:	4b08      	ldr	r3, [pc, #32]	; (80030e8 <LL_ADC_SetOffset+0x44>)
 80030c6:	4013      	ands	r3, r2
 80030c8:	687a      	ldr	r2, [r7, #4]
 80030ca:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80030ce:	683a      	ldr	r2, [r7, #0]
 80030d0:	430a      	orrs	r2, r1
 80030d2:	4313      	orrs	r3, r2
 80030d4:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80030dc:	bf00      	nop
 80030de:	371c      	adds	r7, #28
 80030e0:	46bd      	mov	sp, r7
 80030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e6:	4770      	bx	lr
 80030e8:	03fff000 	.word	0x03fff000

080030ec <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b085      	sub	sp, #20
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
 80030f4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	3360      	adds	r3, #96	; 0x60
 80030fa:	461a      	mov	r2, r3
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	4413      	add	r3, r2
 8003102:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 800310c:	4618      	mov	r0, r3
 800310e:	3714      	adds	r7, #20
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr

08003118 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003118:	b480      	push	{r7}
 800311a:	b087      	sub	sp, #28
 800311c:	af00      	add	r7, sp, #0
 800311e:	60f8      	str	r0, [r7, #12]
 8003120:	60b9      	str	r1, [r7, #8]
 8003122:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	3360      	adds	r3, #96	; 0x60
 8003128:	461a      	mov	r2, r3
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	009b      	lsls	r3, r3, #2
 800312e:	4413      	add	r3, r2
 8003130:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	431a      	orrs	r2, r3
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003142:	bf00      	nop
 8003144:	371c      	adds	r7, #28
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr

0800314e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800314e:	b480      	push	{r7}
 8003150:	b087      	sub	sp, #28
 8003152:	af00      	add	r7, sp, #0
 8003154:	60f8      	str	r0, [r7, #12]
 8003156:	60b9      	str	r1, [r7, #8]
 8003158:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	3330      	adds	r3, #48	; 0x30
 800315e:	461a      	mov	r2, r3
 8003160:	68bb      	ldr	r3, [r7, #8]
 8003162:	0a1b      	lsrs	r3, r3, #8
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	f003 030c 	and.w	r3, r3, #12
 800316a:	4413      	add	r3, r2
 800316c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800316e:	697b      	ldr	r3, [r7, #20]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	f003 031f 	and.w	r3, r3, #31
 8003178:	211f      	movs	r1, #31
 800317a:	fa01 f303 	lsl.w	r3, r1, r3
 800317e:	43db      	mvns	r3, r3
 8003180:	401a      	ands	r2, r3
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	0e9b      	lsrs	r3, r3, #26
 8003186:	f003 011f 	and.w	r1, r3, #31
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	f003 031f 	and.w	r3, r3, #31
 8003190:	fa01 f303 	lsl.w	r3, r1, r3
 8003194:	431a      	orrs	r2, r3
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800319a:	bf00      	nop
 800319c:	371c      	adds	r7, #28
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr

080031a6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80031a6:	b480      	push	{r7}
 80031a8:	b087      	sub	sp, #28
 80031aa:	af00      	add	r7, sp, #0
 80031ac:	60f8      	str	r0, [r7, #12]
 80031ae:	60b9      	str	r1, [r7, #8]
 80031b0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	3314      	adds	r3, #20
 80031b6:	461a      	mov	r2, r3
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	0e5b      	lsrs	r3, r3, #25
 80031bc:	009b      	lsls	r3, r3, #2
 80031be:	f003 0304 	and.w	r3, r3, #4
 80031c2:	4413      	add	r3, r2
 80031c4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	0d1b      	lsrs	r3, r3, #20
 80031ce:	f003 031f 	and.w	r3, r3, #31
 80031d2:	2107      	movs	r1, #7
 80031d4:	fa01 f303 	lsl.w	r3, r1, r3
 80031d8:	43db      	mvns	r3, r3
 80031da:	401a      	ands	r2, r3
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	0d1b      	lsrs	r3, r3, #20
 80031e0:	f003 031f 	and.w	r3, r3, #31
 80031e4:	6879      	ldr	r1, [r7, #4]
 80031e6:	fa01 f303 	lsl.w	r3, r1, r3
 80031ea:	431a      	orrs	r2, r3
 80031ec:	697b      	ldr	r3, [r7, #20]
 80031ee:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80031f0:	bf00      	nop
 80031f2:	371c      	adds	r7, #28
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80031fc:	b480      	push	{r7}
 80031fe:	b085      	sub	sp, #20
 8003200:	af00      	add	r7, sp, #0
 8003202:	60f8      	str	r0, [r7, #12]
 8003204:	60b9      	str	r1, [r7, #8]
 8003206:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003214:	43db      	mvns	r3, r3
 8003216:	401a      	ands	r2, r3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f003 0318 	and.w	r3, r3, #24
 800321e:	4908      	ldr	r1, [pc, #32]	; (8003240 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003220:	40d9      	lsrs	r1, r3
 8003222:	68bb      	ldr	r3, [r7, #8]
 8003224:	400b      	ands	r3, r1
 8003226:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800322a:	431a      	orrs	r2, r3
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003232:	bf00      	nop
 8003234:	3714      	adds	r7, #20
 8003236:	46bd      	mov	sp, r7
 8003238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	0007ffff 	.word	0x0007ffff

08003244 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003254:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003258:	687a      	ldr	r2, [r7, #4]
 800325a:	6093      	str	r3, [r2, #8]
}
 800325c:	bf00      	nop
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003278:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800327c:	d101      	bne.n	8003282 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800327e:	2301      	movs	r3, #1
 8003280:	e000      	b.n	8003284 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003282:	2300      	movs	r3, #0
}
 8003284:	4618      	mov	r0, r3
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr

08003290 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80032a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80032a4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80032ac:	bf00      	nop
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr

080032b8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b083      	sub	sp, #12
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	689b      	ldr	r3, [r3, #8]
 80032c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80032cc:	d101      	bne.n	80032d2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80032ce:	2301      	movs	r3, #1
 80032d0:	e000      	b.n	80032d4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80032d2:	2300      	movs	r3, #0
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	370c      	adds	r7, #12
 80032d8:	46bd      	mov	sp, r7
 80032da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032de:	4770      	bx	lr

080032e0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80032e0:	b480      	push	{r7}
 80032e2:	b083      	sub	sp, #12
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f003 0301 	and.w	r3, r3, #1
 80032f0:	2b01      	cmp	r3, #1
 80032f2:	d101      	bne.n	80032f8 <LL_ADC_IsEnabled+0x18>
 80032f4:	2301      	movs	r3, #1
 80032f6:	e000      	b.n	80032fa <LL_ADC_IsEnabled+0x1a>
 80032f8:	2300      	movs	r3, #0
}
 80032fa:	4618      	mov	r0, r3
 80032fc:	370c      	adds	r7, #12
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr

08003306 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003306:	b480      	push	{r7}
 8003308:	b083      	sub	sp, #12
 800330a:	af00      	add	r7, sp, #0
 800330c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	689b      	ldr	r3, [r3, #8]
 8003312:	f003 0304 	and.w	r3, r3, #4
 8003316:	2b04      	cmp	r3, #4
 8003318:	d101      	bne.n	800331e <LL_ADC_REG_IsConversionOngoing+0x18>
 800331a:	2301      	movs	r3, #1
 800331c:	e000      	b.n	8003320 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800331e:	2300      	movs	r3, #0
}
 8003320:	4618      	mov	r0, r3
 8003322:	370c      	adds	r7, #12
 8003324:	46bd      	mov	sp, r7
 8003326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332a:	4770      	bx	lr

0800332c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	689b      	ldr	r3, [r3, #8]
 8003338:	f003 0308 	and.w	r3, r3, #8
 800333c:	2b08      	cmp	r3, #8
 800333e:	d101      	bne.n	8003344 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003340:	2301      	movs	r3, #1
 8003342:	e000      	b.n	8003346 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003344:	2300      	movs	r3, #0
}
 8003346:	4618      	mov	r0, r3
 8003348:	370c      	adds	r7, #12
 800334a:	46bd      	mov	sp, r7
 800334c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003350:	4770      	bx	lr
	...

08003354 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b088      	sub	sp, #32
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800335c:	2300      	movs	r3, #0
 800335e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003360:	2300      	movs	r3, #0
 8003362:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d101      	bne.n	800336e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e12c      	b.n	80035c8 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	691b      	ldr	r3, [r3, #16]
 8003372:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003378:	2b00      	cmp	r3, #0
 800337a:	d109      	bne.n	8003390 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f7ff fa8f 	bl	80028a0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2200      	movs	r2, #0
 8003386:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2200      	movs	r2, #0
 800338c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4618      	mov	r0, r3
 8003396:	f7ff ff67 	bl	8003268 <LL_ADC_IsDeepPowerDownEnabled>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d004      	beq.n	80033aa <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	4618      	mov	r0, r3
 80033a6:	f7ff ff4d 	bl	8003244 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	4618      	mov	r0, r3
 80033b0:	f7ff ff82 	bl	80032b8 <LL_ADC_IsInternalRegulatorEnabled>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d115      	bne.n	80033e6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4618      	mov	r0, r3
 80033c0:	f7ff ff66 	bl	8003290 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80033c4:	4b82      	ldr	r3, [pc, #520]	; (80035d0 <HAL_ADC_Init+0x27c>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	099b      	lsrs	r3, r3, #6
 80033ca:	4a82      	ldr	r2, [pc, #520]	; (80035d4 <HAL_ADC_Init+0x280>)
 80033cc:	fba2 2303 	umull	r2, r3, r2, r3
 80033d0:	099b      	lsrs	r3, r3, #6
 80033d2:	3301      	adds	r3, #1
 80033d4:	005b      	lsls	r3, r3, #1
 80033d6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80033d8:	e002      	b.n	80033e0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80033da:	68bb      	ldr	r3, [r7, #8]
 80033dc:	3b01      	subs	r3, #1
 80033de:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80033e0:	68bb      	ldr	r3, [r7, #8]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d1f9      	bne.n	80033da <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4618      	mov	r0, r3
 80033ec:	f7ff ff64 	bl	80032b8 <LL_ADC_IsInternalRegulatorEnabled>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d10d      	bne.n	8003412 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033fa:	f043 0210 	orr.w	r2, r3, #16
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003406:	f043 0201 	orr.w	r2, r3, #1
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4618      	mov	r0, r3
 8003418:	f7ff ff75 	bl	8003306 <LL_ADC_REG_IsConversionOngoing>
 800341c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003422:	f003 0310 	and.w	r3, r3, #16
 8003426:	2b00      	cmp	r3, #0
 8003428:	f040 80c5 	bne.w	80035b6 <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	2b00      	cmp	r3, #0
 8003430:	f040 80c1 	bne.w	80035b6 <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003438:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800343c:	f043 0202 	orr.w	r2, r3, #2
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4618      	mov	r0, r3
 800344a:	f7ff ff49 	bl	80032e0 <LL_ADC_IsEnabled>
 800344e:	4603      	mov	r3, r0
 8003450:	2b00      	cmp	r3, #0
 8003452:	d10b      	bne.n	800346c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003454:	4860      	ldr	r0, [pc, #384]	; (80035d8 <HAL_ADC_Init+0x284>)
 8003456:	f7ff ff43 	bl	80032e0 <LL_ADC_IsEnabled>
 800345a:	4603      	mov	r3, r0
 800345c:	2b00      	cmp	r3, #0
 800345e:	d105      	bne.n	800346c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	4619      	mov	r1, r3
 8003466:	485d      	ldr	r0, [pc, #372]	; (80035dc <HAL_ADC_Init+0x288>)
 8003468:	f7ff fde8 	bl	800303c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	7e5b      	ldrb	r3, [r3, #25]
 8003470:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003476:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800347c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003482:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	f893 3020 	ldrb.w	r3, [r3, #32]
 800348a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800348c:	4313      	orrs	r3, r2
 800348e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d106      	bne.n	80034a8 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349e:	3b01      	subs	r3, #1
 80034a0:	045b      	lsls	r3, r3, #17
 80034a2:	69ba      	ldr	r2, [r7, #24]
 80034a4:	4313      	orrs	r3, r2
 80034a6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d009      	beq.n	80034c4 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034b4:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034bc:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80034be:	69ba      	ldr	r2, [r7, #24]
 80034c0:	4313      	orrs	r3, r2
 80034c2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	68da      	ldr	r2, [r3, #12]
 80034ca:	4b45      	ldr	r3, [pc, #276]	; (80035e0 <HAL_ADC_Init+0x28c>)
 80034cc:	4013      	ands	r3, r2
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	6812      	ldr	r2, [r2, #0]
 80034d2:	69b9      	ldr	r1, [r7, #24]
 80034d4:	430b      	orrs	r3, r1
 80034d6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4618      	mov	r0, r3
 80034de:	f7ff ff12 	bl	8003306 <LL_ADC_REG_IsConversionOngoing>
 80034e2:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7ff ff1f 	bl	800332c <LL_ADC_INJ_IsConversionOngoing>
 80034ee:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d13d      	bne.n	8003572 <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d13a      	bne.n	8003572 <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003500:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003508:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800350a:	4313      	orrs	r3, r2
 800350c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003518:	f023 0302 	bic.w	r3, r3, #2
 800351c:	687a      	ldr	r2, [r7, #4]
 800351e:	6812      	ldr	r2, [r2, #0]
 8003520:	69b9      	ldr	r1, [r7, #24]
 8003522:	430b      	orrs	r3, r1
 8003524:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800352c:	2b01      	cmp	r3, #1
 800352e:	d118      	bne.n	8003562 <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	691b      	ldr	r3, [r3, #16]
 8003536:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800353a:	f023 0304 	bic.w	r3, r3, #4
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003546:	4311      	orrs	r1, r2
 8003548:	687a      	ldr	r2, [r7, #4]
 800354a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800354c:	4311      	orrs	r1, r2
 800354e:	687a      	ldr	r2, [r7, #4]
 8003550:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003552:	430a      	orrs	r2, r1
 8003554:	431a      	orrs	r2, r3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f042 0201 	orr.w	r2, r2, #1
 800355e:	611a      	str	r2, [r3, #16]
 8003560:	e007      	b.n	8003572 <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	691a      	ldr	r2, [r3, #16]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f022 0201 	bic.w	r2, r2, #1
 8003570:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	691b      	ldr	r3, [r3, #16]
 8003576:	2b01      	cmp	r3, #1
 8003578:	d10c      	bne.n	8003594 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003580:	f023 010f 	bic.w	r1, r3, #15
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	69db      	ldr	r3, [r3, #28]
 8003588:	1e5a      	subs	r2, r3, #1
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	430a      	orrs	r2, r1
 8003590:	631a      	str	r2, [r3, #48]	; 0x30
 8003592:	e007      	b.n	80035a4 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f022 020f 	bic.w	r2, r2, #15
 80035a2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035a8:	f023 0303 	bic.w	r3, r3, #3
 80035ac:	f043 0201 	orr.w	r2, r3, #1
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	655a      	str	r2, [r3, #84]	; 0x54
 80035b4:	e007      	b.n	80035c6 <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035ba:	f043 0210 	orr.w	r2, r3, #16
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80035c2:	2301      	movs	r3, #1
 80035c4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80035c6:	7ffb      	ldrb	r3, [r7, #31]
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3720      	adds	r7, #32
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	20000008 	.word	0x20000008
 80035d4:	053e2d63 	.word	0x053e2d63
 80035d8:	50040000 	.word	0x50040000
 80035dc:	50040300 	.word	0x50040300
 80035e0:	fff0c007 	.word	0xfff0c007

080035e4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b0b6      	sub	sp, #216	; 0xd8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80035ee:	2300      	movs	r3, #0
 80035f0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80035f4:	2300      	movs	r3, #0
 80035f6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80035fe:	2b01      	cmp	r3, #1
 8003600:	d101      	bne.n	8003606 <HAL_ADC_ConfigChannel+0x22>
 8003602:	2302      	movs	r3, #2
 8003604:	e3b9      	b.n	8003d7a <HAL_ADC_ConfigChannel+0x796>
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	2201      	movs	r2, #1
 800360a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4618      	mov	r0, r3
 8003614:	f7ff fe77 	bl	8003306 <LL_ADC_REG_IsConversionOngoing>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	f040 839e 	bne.w	8003d5c <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	685b      	ldr	r3, [r3, #4]
 8003624:	2b05      	cmp	r3, #5
 8003626:	d824      	bhi.n	8003672 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	3b02      	subs	r3, #2
 800362e:	2b03      	cmp	r3, #3
 8003630:	d81b      	bhi.n	800366a <HAL_ADC_ConfigChannel+0x86>
 8003632:	a201      	add	r2, pc, #4	; (adr r2, 8003638 <HAL_ADC_ConfigChannel+0x54>)
 8003634:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003638:	08003649 	.word	0x08003649
 800363c:	08003651 	.word	0x08003651
 8003640:	08003659 	.word	0x08003659
 8003644:	08003661 	.word	0x08003661
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	220c      	movs	r2, #12
 800364c:	605a      	str	r2, [r3, #4]
          break;
 800364e:	e011      	b.n	8003674 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	2212      	movs	r2, #18
 8003654:	605a      	str	r2, [r3, #4]
          break;
 8003656:	e00d      	b.n	8003674 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	2218      	movs	r2, #24
 800365c:	605a      	str	r2, [r3, #4]
          break;
 800365e:	e009      	b.n	8003674 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003666:	605a      	str	r2, [r3, #4]
          break;
 8003668:	e004      	b.n	8003674 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	2206      	movs	r2, #6
 800366e:	605a      	str	r2, [r3, #4]
          break;
 8003670:	e000      	b.n	8003674 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8003672:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6818      	ldr	r0, [r3, #0]
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	6859      	ldr	r1, [r3, #4]
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	461a      	mov	r2, r3
 8003682:	f7ff fd64 	bl	800314e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4618      	mov	r0, r3
 800368c:	f7ff fe3b 	bl	8003306 <LL_ADC_REG_IsConversionOngoing>
 8003690:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4618      	mov	r0, r3
 800369a:	f7ff fe47 	bl	800332c <LL_ADC_INJ_IsConversionOngoing>
 800369e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80036a2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	f040 81a6 	bne.w	80039f8 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80036ac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	f040 81a1 	bne.w	80039f8 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6818      	ldr	r0, [r3, #0]
 80036ba:	683b      	ldr	r3, [r7, #0]
 80036bc:	6819      	ldr	r1, [r3, #0]
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	461a      	mov	r2, r3
 80036c4:	f7ff fd6f 	bl	80031a6 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	695a      	ldr	r2, [r3, #20]
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	08db      	lsrs	r3, r3, #3
 80036d4:	f003 0303 	and.w	r3, r3, #3
 80036d8:	005b      	lsls	r3, r3, #1
 80036da:	fa02 f303 	lsl.w	r3, r2, r3
 80036de:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80036e2:	683b      	ldr	r3, [r7, #0]
 80036e4:	691b      	ldr	r3, [r3, #16]
 80036e6:	2b04      	cmp	r3, #4
 80036e8:	d00a      	beq.n	8003700 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6818      	ldr	r0, [r3, #0]
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	6919      	ldr	r1, [r3, #16]
 80036f2:	683b      	ldr	r3, [r7, #0]
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80036fa:	f7ff fcd3 	bl	80030a4 <LL_ADC_SetOffset>
 80036fe:	e17b      	b.n	80039f8 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	2100      	movs	r1, #0
 8003706:	4618      	mov	r0, r3
 8003708:	f7ff fcf0 	bl	80030ec <LL_ADC_GetOffsetChannel>
 800370c:	4603      	mov	r3, r0
 800370e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003712:	2b00      	cmp	r3, #0
 8003714:	d10a      	bne.n	800372c <HAL_ADC_ConfigChannel+0x148>
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	2100      	movs	r1, #0
 800371c:	4618      	mov	r0, r3
 800371e:	f7ff fce5 	bl	80030ec <LL_ADC_GetOffsetChannel>
 8003722:	4603      	mov	r3, r0
 8003724:	0e9b      	lsrs	r3, r3, #26
 8003726:	f003 021f 	and.w	r2, r3, #31
 800372a:	e01e      	b.n	800376a <HAL_ADC_ConfigChannel+0x186>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	2100      	movs	r1, #0
 8003732:	4618      	mov	r0, r3
 8003734:	f7ff fcda 	bl	80030ec <LL_ADC_GetOffsetChannel>
 8003738:	4603      	mov	r3, r0
 800373a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800373e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003742:	fa93 f3a3 	rbit	r3, r3
 8003746:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800374a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800374e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003752:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d101      	bne.n	800375e <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 800375a:	2320      	movs	r3, #32
 800375c:	e004      	b.n	8003768 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 800375e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003762:	fab3 f383 	clz	r3, r3
 8003766:	b2db      	uxtb	r3, r3
 8003768:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003772:	2b00      	cmp	r3, #0
 8003774:	d105      	bne.n	8003782 <HAL_ADC_ConfigChannel+0x19e>
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	0e9b      	lsrs	r3, r3, #26
 800377c:	f003 031f 	and.w	r3, r3, #31
 8003780:	e018      	b.n	80037b4 <HAL_ADC_ConfigChannel+0x1d0>
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800378a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800378e:	fa93 f3a3 	rbit	r3, r3
 8003792:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003796:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800379a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800379e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d101      	bne.n	80037aa <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 80037a6:	2320      	movs	r3, #32
 80037a8:	e004      	b.n	80037b4 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 80037aa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80037ae:	fab3 f383 	clz	r3, r3
 80037b2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80037b4:	429a      	cmp	r2, r3
 80037b6:	d106      	bne.n	80037c6 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	2200      	movs	r2, #0
 80037be:	2100      	movs	r1, #0
 80037c0:	4618      	mov	r0, r3
 80037c2:	f7ff fca9 	bl	8003118 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2101      	movs	r1, #1
 80037cc:	4618      	mov	r0, r3
 80037ce:	f7ff fc8d 	bl	80030ec <LL_ADC_GetOffsetChannel>
 80037d2:	4603      	mov	r3, r0
 80037d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d10a      	bne.n	80037f2 <HAL_ADC_ConfigChannel+0x20e>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	2101      	movs	r1, #1
 80037e2:	4618      	mov	r0, r3
 80037e4:	f7ff fc82 	bl	80030ec <LL_ADC_GetOffsetChannel>
 80037e8:	4603      	mov	r3, r0
 80037ea:	0e9b      	lsrs	r3, r3, #26
 80037ec:	f003 021f 	and.w	r2, r3, #31
 80037f0:	e01e      	b.n	8003830 <HAL_ADC_ConfigChannel+0x24c>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	2101      	movs	r1, #1
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7ff fc77 	bl	80030ec <LL_ADC_GetOffsetChannel>
 80037fe:	4603      	mov	r3, r0
 8003800:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003804:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003808:	fa93 f3a3 	rbit	r3, r3
 800380c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003810:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003814:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8003818:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800381c:	2b00      	cmp	r3, #0
 800381e:	d101      	bne.n	8003824 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8003820:	2320      	movs	r3, #32
 8003822:	e004      	b.n	800382e <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8003824:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003828:	fab3 f383 	clz	r3, r3
 800382c:	b2db      	uxtb	r3, r3
 800382e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003838:	2b00      	cmp	r3, #0
 800383a:	d105      	bne.n	8003848 <HAL_ADC_ConfigChannel+0x264>
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	0e9b      	lsrs	r3, r3, #26
 8003842:	f003 031f 	and.w	r3, r3, #31
 8003846:	e018      	b.n	800387a <HAL_ADC_ConfigChannel+0x296>
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003850:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003854:	fa93 f3a3 	rbit	r3, r3
 8003858:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 800385c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003860:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003864:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003868:	2b00      	cmp	r3, #0
 800386a:	d101      	bne.n	8003870 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 800386c:	2320      	movs	r3, #32
 800386e:	e004      	b.n	800387a <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8003870:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003874:	fab3 f383 	clz	r3, r3
 8003878:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800387a:	429a      	cmp	r2, r3
 800387c:	d106      	bne.n	800388c <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	2200      	movs	r2, #0
 8003884:	2101      	movs	r1, #1
 8003886:	4618      	mov	r0, r3
 8003888:	f7ff fc46 	bl	8003118 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2102      	movs	r1, #2
 8003892:	4618      	mov	r0, r3
 8003894:	f7ff fc2a 	bl	80030ec <LL_ADC_GetOffsetChannel>
 8003898:	4603      	mov	r3, r0
 800389a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d10a      	bne.n	80038b8 <HAL_ADC_ConfigChannel+0x2d4>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	2102      	movs	r1, #2
 80038a8:	4618      	mov	r0, r3
 80038aa:	f7ff fc1f 	bl	80030ec <LL_ADC_GetOffsetChannel>
 80038ae:	4603      	mov	r3, r0
 80038b0:	0e9b      	lsrs	r3, r3, #26
 80038b2:	f003 021f 	and.w	r2, r3, #31
 80038b6:	e01e      	b.n	80038f6 <HAL_ADC_ConfigChannel+0x312>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2102      	movs	r1, #2
 80038be:	4618      	mov	r0, r3
 80038c0:	f7ff fc14 	bl	80030ec <LL_ADC_GetOffsetChannel>
 80038c4:	4603      	mov	r3, r0
 80038c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80038ce:	fa93 f3a3 	rbit	r3, r3
 80038d2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80038d6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80038da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80038de:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d101      	bne.n	80038ea <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 80038e6:	2320      	movs	r3, #32
 80038e8:	e004      	b.n	80038f4 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 80038ea:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80038ee:	fab3 f383 	clz	r3, r3
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d105      	bne.n	800390e <HAL_ADC_ConfigChannel+0x32a>
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	0e9b      	lsrs	r3, r3, #26
 8003908:	f003 031f 	and.w	r3, r3, #31
 800390c:	e016      	b.n	800393c <HAL_ADC_ConfigChannel+0x358>
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003916:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800391a:	fa93 f3a3 	rbit	r3, r3
 800391e:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003920:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003922:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003926:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800392a:	2b00      	cmp	r3, #0
 800392c:	d101      	bne.n	8003932 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 800392e:	2320      	movs	r3, #32
 8003930:	e004      	b.n	800393c <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8003932:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003936:	fab3 f383 	clz	r3, r3
 800393a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800393c:	429a      	cmp	r2, r3
 800393e:	d106      	bne.n	800394e <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	2200      	movs	r2, #0
 8003946:	2102      	movs	r1, #2
 8003948:	4618      	mov	r0, r3
 800394a:	f7ff fbe5 	bl	8003118 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	2103      	movs	r1, #3
 8003954:	4618      	mov	r0, r3
 8003956:	f7ff fbc9 	bl	80030ec <LL_ADC_GetOffsetChannel>
 800395a:	4603      	mov	r3, r0
 800395c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003960:	2b00      	cmp	r3, #0
 8003962:	d10a      	bne.n	800397a <HAL_ADC_ConfigChannel+0x396>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	2103      	movs	r1, #3
 800396a:	4618      	mov	r0, r3
 800396c:	f7ff fbbe 	bl	80030ec <LL_ADC_GetOffsetChannel>
 8003970:	4603      	mov	r3, r0
 8003972:	0e9b      	lsrs	r3, r3, #26
 8003974:	f003 021f 	and.w	r2, r3, #31
 8003978:	e017      	b.n	80039aa <HAL_ADC_ConfigChannel+0x3c6>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	2103      	movs	r1, #3
 8003980:	4618      	mov	r0, r3
 8003982:	f7ff fbb3 	bl	80030ec <LL_ADC_GetOffsetChannel>
 8003986:	4603      	mov	r3, r0
 8003988:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800398a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800398c:	fa93 f3a3 	rbit	r3, r3
 8003990:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003992:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003994:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003996:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003998:	2b00      	cmp	r3, #0
 800399a:	d101      	bne.n	80039a0 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 800399c:	2320      	movs	r3, #32
 800399e:	e003      	b.n	80039a8 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 80039a0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80039a2:	fab3 f383 	clz	r3, r3
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d105      	bne.n	80039c2 <HAL_ADC_ConfigChannel+0x3de>
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	0e9b      	lsrs	r3, r3, #26
 80039bc:	f003 031f 	and.w	r3, r3, #31
 80039c0:	e011      	b.n	80039e6 <HAL_ADC_ConfigChannel+0x402>
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039c8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80039ca:	fa93 f3a3 	rbit	r3, r3
 80039ce:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80039d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80039d2:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80039d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d101      	bne.n	80039de <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 80039da:	2320      	movs	r3, #32
 80039dc:	e003      	b.n	80039e6 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 80039de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039e0:	fab3 f383 	clz	r3, r3
 80039e4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d106      	bne.n	80039f8 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	2200      	movs	r2, #0
 80039f0:	2103      	movs	r1, #3
 80039f2:	4618      	mov	r0, r3
 80039f4:	f7ff fb90 	bl	8003118 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7ff fc6f 	bl	80032e0 <LL_ADC_IsEnabled>
 8003a02:	4603      	mov	r3, r0
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	f040 813f 	bne.w	8003c88 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6818      	ldr	r0, [r3, #0]
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	6819      	ldr	r1, [r3, #0]
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	68db      	ldr	r3, [r3, #12]
 8003a16:	461a      	mov	r2, r3
 8003a18:	f7ff fbf0 	bl	80031fc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	4a8e      	ldr	r2, [pc, #568]	; (8003c5c <HAL_ADC_ConfigChannel+0x678>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	f040 8130 	bne.w	8003c88 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d10b      	bne.n	8003a50 <HAL_ADC_ConfigChannel+0x46c>
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	0e9b      	lsrs	r3, r3, #26
 8003a3e:	3301      	adds	r3, #1
 8003a40:	f003 031f 	and.w	r3, r3, #31
 8003a44:	2b09      	cmp	r3, #9
 8003a46:	bf94      	ite	ls
 8003a48:	2301      	movls	r3, #1
 8003a4a:	2300      	movhi	r3, #0
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	e019      	b.n	8003a84 <HAL_ADC_ConfigChannel+0x4a0>
 8003a50:	683b      	ldr	r3, [r7, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a56:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a58:	fa93 f3a3 	rbit	r3, r3
 8003a5c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003a5e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003a60:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003a62:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d101      	bne.n	8003a6c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8003a68:	2320      	movs	r3, #32
 8003a6a:	e003      	b.n	8003a74 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8003a6c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a6e:	fab3 f383 	clz	r3, r3
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	3301      	adds	r3, #1
 8003a76:	f003 031f 	and.w	r3, r3, #31
 8003a7a:	2b09      	cmp	r3, #9
 8003a7c:	bf94      	ite	ls
 8003a7e:	2301      	movls	r3, #1
 8003a80:	2300      	movhi	r3, #0
 8003a82:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d079      	beq.n	8003b7c <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d107      	bne.n	8003aa4 <HAL_ADC_ConfigChannel+0x4c0>
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	0e9b      	lsrs	r3, r3, #26
 8003a9a:	3301      	adds	r3, #1
 8003a9c:	069b      	lsls	r3, r3, #26
 8003a9e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003aa2:	e015      	b.n	8003ad0 <HAL_ADC_ConfigChannel+0x4ec>
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003aaa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003aac:	fa93 f3a3 	rbit	r3, r3
 8003ab0:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003ab2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ab4:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003ab6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d101      	bne.n	8003ac0 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8003abc:	2320      	movs	r3, #32
 8003abe:	e003      	b.n	8003ac8 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8003ac0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003ac2:	fab3 f383 	clz	r3, r3
 8003ac6:	b2db      	uxtb	r3, r3
 8003ac8:	3301      	adds	r3, #1
 8003aca:	069b      	lsls	r3, r3, #26
 8003acc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d109      	bne.n	8003af0 <HAL_ADC_ConfigChannel+0x50c>
 8003adc:	683b      	ldr	r3, [r7, #0]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	0e9b      	lsrs	r3, r3, #26
 8003ae2:	3301      	adds	r3, #1
 8003ae4:	f003 031f 	and.w	r3, r3, #31
 8003ae8:	2101      	movs	r1, #1
 8003aea:	fa01 f303 	lsl.w	r3, r1, r3
 8003aee:	e017      	b.n	8003b20 <HAL_ADC_ConfigChannel+0x53c>
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003af6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003af8:	fa93 f3a3 	rbit	r3, r3
 8003afc:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003afe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003b00:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003b02:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d101      	bne.n	8003b0c <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8003b08:	2320      	movs	r3, #32
 8003b0a:	e003      	b.n	8003b14 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8003b0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003b0e:	fab3 f383 	clz	r3, r3
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	3301      	adds	r3, #1
 8003b16:	f003 031f 	and.w	r3, r3, #31
 8003b1a:	2101      	movs	r1, #1
 8003b1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003b20:	ea42 0103 	orr.w	r1, r2, r3
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d10a      	bne.n	8003b46 <HAL_ADC_ConfigChannel+0x562>
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	0e9b      	lsrs	r3, r3, #26
 8003b36:	3301      	adds	r3, #1
 8003b38:	f003 021f 	and.w	r2, r3, #31
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	005b      	lsls	r3, r3, #1
 8003b40:	4413      	add	r3, r2
 8003b42:	051b      	lsls	r3, r3, #20
 8003b44:	e018      	b.n	8003b78 <HAL_ADC_ConfigChannel+0x594>
 8003b46:	683b      	ldr	r3, [r7, #0]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b4e:	fa93 f3a3 	rbit	r3, r3
 8003b52:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003b54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b56:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003b58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d101      	bne.n	8003b62 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8003b5e:	2320      	movs	r3, #32
 8003b60:	e003      	b.n	8003b6a <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8003b62:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003b64:	fab3 f383 	clz	r3, r3
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	f003 021f 	and.w	r2, r3, #31
 8003b70:	4613      	mov	r3, r2
 8003b72:	005b      	lsls	r3, r3, #1
 8003b74:	4413      	add	r3, r2
 8003b76:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b78:	430b      	orrs	r3, r1
 8003b7a:	e080      	b.n	8003c7e <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d107      	bne.n	8003b98 <HAL_ADC_ConfigChannel+0x5b4>
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	0e9b      	lsrs	r3, r3, #26
 8003b8e:	3301      	adds	r3, #1
 8003b90:	069b      	lsls	r3, r3, #26
 8003b92:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003b96:	e015      	b.n	8003bc4 <HAL_ADC_ConfigChannel+0x5e0>
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ba0:	fa93 f3a3 	rbit	r3, r3
 8003ba4:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003ba6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ba8:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003baa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d101      	bne.n	8003bb4 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8003bb0:	2320      	movs	r3, #32
 8003bb2:	e003      	b.n	8003bbc <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8003bb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bb6:	fab3 f383 	clz	r3, r3
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	3301      	adds	r3, #1
 8003bbe:	069b      	lsls	r3, r3, #26
 8003bc0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d109      	bne.n	8003be4 <HAL_ADC_ConfigChannel+0x600>
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	0e9b      	lsrs	r3, r3, #26
 8003bd6:	3301      	adds	r3, #1
 8003bd8:	f003 031f 	and.w	r3, r3, #31
 8003bdc:	2101      	movs	r1, #1
 8003bde:	fa01 f303 	lsl.w	r3, r1, r3
 8003be2:	e017      	b.n	8003c14 <HAL_ADC_ConfigChannel+0x630>
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bea:	6a3b      	ldr	r3, [r7, #32]
 8003bec:	fa93 f3a3 	rbit	r3, r3
 8003bf0:	61fb      	str	r3, [r7, #28]
  return result;
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d101      	bne.n	8003c00 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8003bfc:	2320      	movs	r3, #32
 8003bfe:	e003      	b.n	8003c08 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8003c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c02:	fab3 f383 	clz	r3, r3
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	3301      	adds	r3, #1
 8003c0a:	f003 031f 	and.w	r3, r3, #31
 8003c0e:	2101      	movs	r1, #1
 8003c10:	fa01 f303 	lsl.w	r3, r1, r3
 8003c14:	ea42 0103 	orr.w	r1, r2, r3
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d10d      	bne.n	8003c40 <HAL_ADC_ConfigChannel+0x65c>
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	0e9b      	lsrs	r3, r3, #26
 8003c2a:	3301      	adds	r3, #1
 8003c2c:	f003 021f 	and.w	r2, r3, #31
 8003c30:	4613      	mov	r3, r2
 8003c32:	005b      	lsls	r3, r3, #1
 8003c34:	4413      	add	r3, r2
 8003c36:	3b1e      	subs	r3, #30
 8003c38:	051b      	lsls	r3, r3, #20
 8003c3a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003c3e:	e01d      	b.n	8003c7c <HAL_ADC_ConfigChannel+0x698>
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c46:	697b      	ldr	r3, [r7, #20]
 8003c48:	fa93 f3a3 	rbit	r3, r3
 8003c4c:	613b      	str	r3, [r7, #16]
  return result;
 8003c4e:	693b      	ldr	r3, [r7, #16]
 8003c50:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003c52:	69bb      	ldr	r3, [r7, #24]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d103      	bne.n	8003c60 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8003c58:	2320      	movs	r3, #32
 8003c5a:	e005      	b.n	8003c68 <HAL_ADC_ConfigChannel+0x684>
 8003c5c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003c60:	69bb      	ldr	r3, [r7, #24]
 8003c62:	fab3 f383 	clz	r3, r3
 8003c66:	b2db      	uxtb	r3, r3
 8003c68:	3301      	adds	r3, #1
 8003c6a:	f003 021f 	and.w	r2, r3, #31
 8003c6e:	4613      	mov	r3, r2
 8003c70:	005b      	lsls	r3, r3, #1
 8003c72:	4413      	add	r3, r2
 8003c74:	3b1e      	subs	r3, #30
 8003c76:	051b      	lsls	r3, r3, #20
 8003c78:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c7c:	430b      	orrs	r3, r1
 8003c7e:	683a      	ldr	r2, [r7, #0]
 8003c80:	6892      	ldr	r2, [r2, #8]
 8003c82:	4619      	mov	r1, r3
 8003c84:	f7ff fa8f 	bl	80031a6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	4b3d      	ldr	r3, [pc, #244]	; (8003d84 <HAL_ADC_ConfigChannel+0x7a0>)
 8003c8e:	4013      	ands	r3, r2
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d06c      	beq.n	8003d6e <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c94:	483c      	ldr	r0, [pc, #240]	; (8003d88 <HAL_ADC_ConfigChannel+0x7a4>)
 8003c96:	f7ff f9f7 	bl	8003088 <LL_ADC_GetCommonPathInternalCh>
 8003c9a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a3a      	ldr	r2, [pc, #232]	; (8003d8c <HAL_ADC_ConfigChannel+0x7a8>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d127      	bne.n	8003cf8 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003ca8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003cac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d121      	bne.n	8003cf8 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a35      	ldr	r2, [pc, #212]	; (8003d90 <HAL_ADC_ConfigChannel+0x7ac>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d157      	bne.n	8003d6e <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003cbe:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003cc2:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	482f      	ldr	r0, [pc, #188]	; (8003d88 <HAL_ADC_ConfigChannel+0x7a4>)
 8003cca:	f7ff f9ca 	bl	8003062 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003cce:	4b31      	ldr	r3, [pc, #196]	; (8003d94 <HAL_ADC_ConfigChannel+0x7b0>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	099b      	lsrs	r3, r3, #6
 8003cd4:	4a30      	ldr	r2, [pc, #192]	; (8003d98 <HAL_ADC_ConfigChannel+0x7b4>)
 8003cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cda:	099b      	lsrs	r3, r3, #6
 8003cdc:	1c5a      	adds	r2, r3, #1
 8003cde:	4613      	mov	r3, r2
 8003ce0:	005b      	lsls	r3, r3, #1
 8003ce2:	4413      	add	r3, r2
 8003ce4:	009b      	lsls	r3, r3, #2
 8003ce6:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003ce8:	e002      	b.n	8003cf0 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	3b01      	subs	r3, #1
 8003cee:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d1f9      	bne.n	8003cea <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003cf6:	e03a      	b.n	8003d6e <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a27      	ldr	r2, [pc, #156]	; (8003d9c <HAL_ADC_ConfigChannel+0x7b8>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d113      	bne.n	8003d2a <HAL_ADC_ConfigChannel+0x746>
 8003d02:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003d06:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d10d      	bne.n	8003d2a <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a1f      	ldr	r2, [pc, #124]	; (8003d90 <HAL_ADC_ConfigChannel+0x7ac>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d12a      	bne.n	8003d6e <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d18:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003d1c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003d20:	4619      	mov	r1, r3
 8003d22:	4819      	ldr	r0, [pc, #100]	; (8003d88 <HAL_ADC_ConfigChannel+0x7a4>)
 8003d24:	f7ff f99d 	bl	8003062 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003d28:	e021      	b.n	8003d6e <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a1c      	ldr	r2, [pc, #112]	; (8003da0 <HAL_ADC_ConfigChannel+0x7bc>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d11c      	bne.n	8003d6e <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003d34:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003d38:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d116      	bne.n	8003d6e <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a12      	ldr	r2, [pc, #72]	; (8003d90 <HAL_ADC_ConfigChannel+0x7ac>)
 8003d46:	4293      	cmp	r3, r2
 8003d48:	d111      	bne.n	8003d6e <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003d4a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003d4e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003d52:	4619      	mov	r1, r3
 8003d54:	480c      	ldr	r0, [pc, #48]	; (8003d88 <HAL_ADC_ConfigChannel+0x7a4>)
 8003d56:	f7ff f984 	bl	8003062 <LL_ADC_SetCommonPathInternalCh>
 8003d5a:	e008      	b.n	8003d6e <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d60:	f043 0220 	orr.w	r2, r3, #32
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003d68:	2301      	movs	r3, #1
 8003d6a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003d76:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	37d8      	adds	r7, #216	; 0xd8
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	bf00      	nop
 8003d84:	80080000 	.word	0x80080000
 8003d88:	50040300 	.word	0x50040300
 8003d8c:	c7520000 	.word	0xc7520000
 8003d90:	50040000 	.word	0x50040000
 8003d94:	20000008 	.word	0x20000008
 8003d98:	053e2d63 	.word	0x053e2d63
 8003d9c:	cb840000 	.word	0xcb840000
 8003da0:	80000001 	.word	0x80000001

08003da4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003da4:	b480      	push	{r7}
 8003da6:	b085      	sub	sp, #20
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	f003 0307 	and.w	r3, r3, #7
 8003db2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003db4:	4b0c      	ldr	r3, [pc, #48]	; (8003de8 <__NVIC_SetPriorityGrouping+0x44>)
 8003db6:	68db      	ldr	r3, [r3, #12]
 8003db8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003dba:	68ba      	ldr	r2, [r7, #8]
 8003dbc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003dc0:	4013      	ands	r3, r2
 8003dc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003dcc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003dd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003dd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dd6:	4a04      	ldr	r2, [pc, #16]	; (8003de8 <__NVIC_SetPriorityGrouping+0x44>)
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	60d3      	str	r3, [r2, #12]
}
 8003ddc:	bf00      	nop
 8003dde:	3714      	adds	r7, #20
 8003de0:	46bd      	mov	sp, r7
 8003de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de6:	4770      	bx	lr
 8003de8:	e000ed00 	.word	0xe000ed00

08003dec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003dec:	b480      	push	{r7}
 8003dee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003df0:	4b04      	ldr	r3, [pc, #16]	; (8003e04 <__NVIC_GetPriorityGrouping+0x18>)
 8003df2:	68db      	ldr	r3, [r3, #12]
 8003df4:	0a1b      	lsrs	r3, r3, #8
 8003df6:	f003 0307 	and.w	r3, r3, #7
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr
 8003e04:	e000ed00 	.word	0xe000ed00

08003e08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e08:	b480      	push	{r7}
 8003e0a:	b083      	sub	sp, #12
 8003e0c:	af00      	add	r7, sp, #0
 8003e0e:	4603      	mov	r3, r0
 8003e10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	db0b      	blt.n	8003e32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e1a:	79fb      	ldrb	r3, [r7, #7]
 8003e1c:	f003 021f 	and.w	r2, r3, #31
 8003e20:	4907      	ldr	r1, [pc, #28]	; (8003e40 <__NVIC_EnableIRQ+0x38>)
 8003e22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e26:	095b      	lsrs	r3, r3, #5
 8003e28:	2001      	movs	r0, #1
 8003e2a:	fa00 f202 	lsl.w	r2, r0, r2
 8003e2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e32:	bf00      	nop
 8003e34:	370c      	adds	r7, #12
 8003e36:	46bd      	mov	sp, r7
 8003e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3c:	4770      	bx	lr
 8003e3e:	bf00      	nop
 8003e40:	e000e100 	.word	0xe000e100

08003e44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e44:	b480      	push	{r7}
 8003e46:	b083      	sub	sp, #12
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	6039      	str	r1, [r7, #0]
 8003e4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	db0a      	blt.n	8003e6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	b2da      	uxtb	r2, r3
 8003e5c:	490c      	ldr	r1, [pc, #48]	; (8003e90 <__NVIC_SetPriority+0x4c>)
 8003e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e62:	0112      	lsls	r2, r2, #4
 8003e64:	b2d2      	uxtb	r2, r2
 8003e66:	440b      	add	r3, r1
 8003e68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e6c:	e00a      	b.n	8003e84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	b2da      	uxtb	r2, r3
 8003e72:	4908      	ldr	r1, [pc, #32]	; (8003e94 <__NVIC_SetPriority+0x50>)
 8003e74:	79fb      	ldrb	r3, [r7, #7]
 8003e76:	f003 030f 	and.w	r3, r3, #15
 8003e7a:	3b04      	subs	r3, #4
 8003e7c:	0112      	lsls	r2, r2, #4
 8003e7e:	b2d2      	uxtb	r2, r2
 8003e80:	440b      	add	r3, r1
 8003e82:	761a      	strb	r2, [r3, #24]
}
 8003e84:	bf00      	nop
 8003e86:	370c      	adds	r7, #12
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8e:	4770      	bx	lr
 8003e90:	e000e100 	.word	0xe000e100
 8003e94:	e000ed00 	.word	0xe000ed00

08003e98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b089      	sub	sp, #36	; 0x24
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	60b9      	str	r1, [r7, #8]
 8003ea2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f003 0307 	and.w	r3, r3, #7
 8003eaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	f1c3 0307 	rsb	r3, r3, #7
 8003eb2:	2b04      	cmp	r3, #4
 8003eb4:	bf28      	it	cs
 8003eb6:	2304      	movcs	r3, #4
 8003eb8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	3304      	adds	r3, #4
 8003ebe:	2b06      	cmp	r3, #6
 8003ec0:	d902      	bls.n	8003ec8 <NVIC_EncodePriority+0x30>
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	3b03      	subs	r3, #3
 8003ec6:	e000      	b.n	8003eca <NVIC_EncodePriority+0x32>
 8003ec8:	2300      	movs	r3, #0
 8003eca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ecc:	f04f 32ff 	mov.w	r2, #4294967295
 8003ed0:	69bb      	ldr	r3, [r7, #24]
 8003ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed6:	43da      	mvns	r2, r3
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	401a      	ands	r2, r3
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ee0:	f04f 31ff 	mov.w	r1, #4294967295
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	fa01 f303 	lsl.w	r3, r1, r3
 8003eea:	43d9      	mvns	r1, r3
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ef0:	4313      	orrs	r3, r2
         );
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3724      	adds	r7, #36	; 0x24
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efc:	4770      	bx	lr
	...

08003f00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b082      	sub	sp, #8
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	3b01      	subs	r3, #1
 8003f0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f10:	d301      	bcc.n	8003f16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f12:	2301      	movs	r3, #1
 8003f14:	e00f      	b.n	8003f36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f16:	4a0a      	ldr	r2, [pc, #40]	; (8003f40 <SysTick_Config+0x40>)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	3b01      	subs	r3, #1
 8003f1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f1e:	210f      	movs	r1, #15
 8003f20:	f04f 30ff 	mov.w	r0, #4294967295
 8003f24:	f7ff ff8e 	bl	8003e44 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f28:	4b05      	ldr	r3, [pc, #20]	; (8003f40 <SysTick_Config+0x40>)
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f2e:	4b04      	ldr	r3, [pc, #16]	; (8003f40 <SysTick_Config+0x40>)
 8003f30:	2207      	movs	r2, #7
 8003f32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3708      	adds	r7, #8
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	e000e010 	.word	0xe000e010

08003f44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f44:	b580      	push	{r7, lr}
 8003f46:	b082      	sub	sp, #8
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	f7ff ff29 	bl	8003da4 <__NVIC_SetPriorityGrouping>
}
 8003f52:	bf00      	nop
 8003f54:	3708      	adds	r7, #8
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}

08003f5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f5a:	b580      	push	{r7, lr}
 8003f5c:	b086      	sub	sp, #24
 8003f5e:	af00      	add	r7, sp, #0
 8003f60:	4603      	mov	r3, r0
 8003f62:	60b9      	str	r1, [r7, #8]
 8003f64:	607a      	str	r2, [r7, #4]
 8003f66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f6c:	f7ff ff3e 	bl	8003dec <__NVIC_GetPriorityGrouping>
 8003f70:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	68b9      	ldr	r1, [r7, #8]
 8003f76:	6978      	ldr	r0, [r7, #20]
 8003f78:	f7ff ff8e 	bl	8003e98 <NVIC_EncodePriority>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f82:	4611      	mov	r1, r2
 8003f84:	4618      	mov	r0, r3
 8003f86:	f7ff ff5d 	bl	8003e44 <__NVIC_SetPriority>
}
 8003f8a:	bf00      	nop
 8003f8c:	3718      	adds	r7, #24
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}

08003f92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f92:	b580      	push	{r7, lr}
 8003f94:	b082      	sub	sp, #8
 8003f96:	af00      	add	r7, sp, #0
 8003f98:	4603      	mov	r3, r0
 8003f9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f7ff ff31 	bl	8003e08 <__NVIC_EnableIRQ>
}
 8003fa6:	bf00      	nop
 8003fa8:	3708      	adds	r7, #8
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}

08003fae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003fae:	b580      	push	{r7, lr}
 8003fb0:	b082      	sub	sp, #8
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f7ff ffa2 	bl	8003f00 <SysTick_Config>
 8003fbc:	4603      	mov	r3, r0
}
 8003fbe:	4618      	mov	r0, r3
 8003fc0:	3708      	adds	r7, #8
 8003fc2:	46bd      	mov	sp, r7
 8003fc4:	bd80      	pop	{r7, pc}

08003fc6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8003fc6:	b580      	push	{r7, lr}
 8003fc8:	b082      	sub	sp, #8
 8003fca:	af00      	add	r7, sp, #0
 8003fcc:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d101      	bne.n	8003fd8 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8003fd4:	2301      	movs	r3, #1
 8003fd6:	e014      	b.n	8004002 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	791b      	ldrb	r3, [r3, #4]
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d105      	bne.n	8003fee <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	f7fe fced 	bl	80029c8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2202      	movs	r2, #2
 8003ff2:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004000:	2300      	movs	r3, #0
}
 8004002:	4618      	mov	r0, r3
 8004004:	3708      	adds	r7, #8
 8004006:	46bd      	mov	sp, r7
 8004008:	bd80      	pop	{r7, pc}

0800400a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (when supported)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800400a:	b480      	push	{r7}
 800400c:	b083      	sub	sp, #12
 800400e:	af00      	add	r7, sp, #0
 8004010:	6078      	str	r0, [r7, #4]
 8004012:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	795b      	ldrb	r3, [r3, #5]
 8004018:	2b01      	cmp	r3, #1
 800401a:	d101      	bne.n	8004020 <HAL_DAC_Start+0x16>
 800401c:	2302      	movs	r3, #2
 800401e:	e03b      	b.n	8004098 <HAL_DAC_Start+0x8e>
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	2201      	movs	r2, #1
 8004024:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2202      	movs	r2, #2
 800402a:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	6819      	ldr	r1, [r3, #0]
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	f003 0310 	and.w	r3, r3, #16
 8004038:	2201      	movs	r2, #1
 800403a:	409a      	lsls	r2, r3
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	430a      	orrs	r2, r1
 8004042:	601a      	str	r2, [r3, #0]

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx                                     */

#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d10f      	bne.n	800406a <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 8004054:	2b04      	cmp	r3, #4
 8004056:	d118      	bne.n	800408a <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	685a      	ldr	r2, [r3, #4]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f042 0201 	orr.w	r2, r2, #1
 8004066:	605a      	str	r2, [r3, #4]
 8004068:	e00f      	b.n	800408a <HAL_DAC_Start+0x80>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004074:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004078:	d107      	bne.n	800408a <HAL_DAC_Start+0x80>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	685a      	ldr	r2, [r3, #4]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f042 0202 	orr.w	r2, r2, #2
 8004088:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2201      	movs	r2, #1
 800408e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004096:	2300      	movs	r3, #0
}
 8004098:	4618      	mov	r0, r3
 800409a:	370c      	adds	r7, #12
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b087      	sub	sp, #28
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	60f8      	str	r0, [r7, #12]
 80040ac:	60b9      	str	r1, [r7, #8]
 80040ae:	607a      	str	r2, [r7, #4]
 80040b0:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 80040b2:	2300      	movs	r3, #0
 80040b4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d105      	bne.n	80040ce <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80040c2:	697a      	ldr	r2, [r7, #20]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	4413      	add	r3, r2
 80040c8:	3308      	adds	r3, #8
 80040ca:	617b      	str	r3, [r7, #20]
 80040cc:	e004      	b.n	80040d8 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80040ce:	697a      	ldr	r2, [r7, #20]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	4413      	add	r3, r2
 80040d4:	3314      	adds	r3, #20
 80040d6:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	461a      	mov	r2, r3
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80040e0:	2300      	movs	r3, #0
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	371c      	adds	r7, #28
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr

080040ee <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80040ee:	b580      	push	{r7, lr}
 80040f0:	b088      	sub	sp, #32
 80040f2:	af00      	add	r7, sp, #0
 80040f4:	60f8      	str	r0, [r7, #12]
 80040f6:	60b9      	str	r1, [r7, #8]
 80040f8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 80040fa:	2300      	movs	r3, #0
 80040fc:	61fb      	str	r3, [r7, #28]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	795b      	ldrb	r3, [r3, #5]
 8004102:	2b01      	cmp	r3, #1
 8004104:	d101      	bne.n	800410a <HAL_DAC_ConfigChannel+0x1c>
 8004106:	2302      	movs	r3, #2
 8004108:	e107      	b.n	800431a <HAL_DAC_ConfigChannel+0x22c>
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	2201      	movs	r2, #1
 800410e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	2202      	movs	r2, #2
 8004114:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8004116:	68bb      	ldr	r3, [r7, #8]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	2b04      	cmp	r3, #4
 800411c:	d174      	bne.n	8004208 <HAL_DAC_ConfigChannel+0x11a>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800411e:	f7fe ff5d 	bl	8002fdc <HAL_GetTick>
 8004122:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2b00      	cmp	r3, #0
 8004128:	d134      	bne.n	8004194 <HAL_DAC_ConfigChannel+0xa6>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800412a:	e011      	b.n	8004150 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800412c:	f7fe ff56 	bl	8002fdc <HAL_GetTick>
 8004130:	4602      	mov	r2, r0
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	1ad3      	subs	r3, r2, r3
 8004136:	2b01      	cmp	r3, #1
 8004138:	d90a      	bls.n	8004150 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	691b      	ldr	r3, [r3, #16]
 800413e:	f043 0208 	orr.w	r2, r3, #8
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	2203      	movs	r2, #3
 800414a:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800414c:	2303      	movs	r3, #3
 800414e:	e0e4      	b.n	800431a <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004156:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d1e6      	bne.n	800412c <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 800415e:	2001      	movs	r0, #1
 8004160:	f7fe ff48 	bl	8002ff4 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	68ba      	ldr	r2, [r7, #8]
 800416a:	6992      	ldr	r2, [r2, #24]
 800416c:	641a      	str	r2, [r3, #64]	; 0x40
 800416e:	e01e      	b.n	80041ae <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8004170:	f7fe ff34 	bl	8002fdc <HAL_GetTick>
 8004174:	4602      	mov	r2, r0
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	1ad3      	subs	r3, r2, r3
 800417a:	2b01      	cmp	r3, #1
 800417c:	d90a      	bls.n	8004194 <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	691b      	ldr	r3, [r3, #16]
 8004182:	f043 0208 	orr.w	r2, r3, #8
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	2203      	movs	r2, #3
 800418e:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e0c2      	b.n	800431a <HAL_DAC_ConfigChannel+0x22c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800419a:	2b00      	cmp	r3, #0
 800419c:	dbe8      	blt.n	8004170 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 800419e:	2001      	movs	r0, #1
 80041a0:	f7fe ff28 	bl	8002ff4 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	68ba      	ldr	r2, [r7, #8]
 80041aa:	6992      	ldr	r2, [r2, #24]
 80041ac:	645a      	str	r2, [r3, #68]	; 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	f003 0310 	and.w	r3, r3, #16
 80041ba:	f240 31ff 	movw	r1, #1023	; 0x3ff
 80041be:	fa01 f303 	lsl.w	r3, r1, r3
 80041c2:	43db      	mvns	r3, r3
 80041c4:	ea02 0103 	and.w	r1, r2, r3
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	69da      	ldr	r2, [r3, #28]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f003 0310 	and.w	r3, r3, #16
 80041d2:	409a      	lsls	r2, r3
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	430a      	orrs	r2, r1
 80041da:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	f003 0310 	and.w	r3, r3, #16
 80041e8:	21ff      	movs	r1, #255	; 0xff
 80041ea:	fa01 f303 	lsl.w	r3, r1, r3
 80041ee:	43db      	mvns	r3, r3
 80041f0:	ea02 0103 	and.w	r1, r2, r3
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	6a1a      	ldr	r2, [r3, #32]
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f003 0310 	and.w	r3, r3, #16
 80041fe:	409a      	lsls	r2, r3
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	430a      	orrs	r2, r1
 8004206:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	691b      	ldr	r3, [r3, #16]
 800420c:	2b01      	cmp	r3, #1
 800420e:	d11d      	bne.n	800424c <HAL_DAC_ConfigChannel+0x15e>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004216:	61bb      	str	r3, [r7, #24]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	f003 0310 	and.w	r3, r3, #16
 800421e:	221f      	movs	r2, #31
 8004220:	fa02 f303 	lsl.w	r3, r2, r3
 8004224:	43db      	mvns	r3, r3
 8004226:	69ba      	ldr	r2, [r7, #24]
 8004228:	4013      	ands	r3, r2
 800422a:	61bb      	str	r3, [r7, #24]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	695b      	ldr	r3, [r3, #20]
 8004230:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	f003 0310 	and.w	r3, r3, #16
 8004238:	697a      	ldr	r2, [r7, #20]
 800423a:	fa02 f303 	lsl.w	r3, r2, r3
 800423e:	69ba      	ldr	r2, [r7, #24]
 8004240:	4313      	orrs	r3, r2
 8004242:	61bb      	str	r3, [r7, #24]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	69ba      	ldr	r2, [r7, #24]
 800424a:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004252:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	f003 0310 	and.w	r3, r3, #16
 800425a:	2207      	movs	r2, #7
 800425c:	fa02 f303 	lsl.w	r3, r2, r3
 8004260:	43db      	mvns	r3, r3
 8004262:	69ba      	ldr	r2, [r7, #24]
 8004264:	4013      	ands	r3, r2
 8004266:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	689b      	ldr	r3, [r3, #8]
 8004270:	431a      	orrs	r2, r3
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	68db      	ldr	r3, [r3, #12]
 8004276:	4313      	orrs	r3, r2
 8004278:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f003 0310 	and.w	r3, r3, #16
 8004280:	697a      	ldr	r2, [r7, #20]
 8004282:	fa02 f303 	lsl.w	r3, r2, r3
 8004286:	69ba      	ldr	r2, [r7, #24]
 8004288:	4313      	orrs	r3, r2
 800428a:	61bb      	str	r3, [r7, #24]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	69ba      	ldr	r2, [r7, #24]
 8004292:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	6819      	ldr	r1, [r3, #0]
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	f003 0310 	and.w	r3, r3, #16
 80042a0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80042a4:	fa02 f303 	lsl.w	r3, r2, r3
 80042a8:	43da      	mvns	r2, r3
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	400a      	ands	r2, r1
 80042b0:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	61bb      	str	r3, [r7, #24]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f003 0310 	and.w	r3, r3, #16
 80042c0:	f640 72fc 	movw	r2, #4092	; 0xffc
 80042c4:	fa02 f303 	lsl.w	r3, r2, r3
 80042c8:	43db      	mvns	r3, r3
 80042ca:	69ba      	ldr	r2, [r7, #24]
 80042cc:	4013      	ands	r3, r2
 80042ce:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	f003 0310 	and.w	r3, r3, #16
 80042dc:	697a      	ldr	r2, [r7, #20]
 80042de:	fa02 f303 	lsl.w	r3, r2, r3
 80042e2:	69ba      	ldr	r2, [r7, #24]
 80042e4:	4313      	orrs	r3, r2
 80042e6:	61bb      	str	r3, [r7, #24]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	69ba      	ldr	r2, [r7, #24]
 80042ee:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	6819      	ldr	r1, [r3, #0]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f003 0310 	and.w	r3, r3, #16
 80042fc:	22c0      	movs	r2, #192	; 0xc0
 80042fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004302:	43da      	mvns	r2, r3
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	400a      	ands	r2, r1
 800430a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2201      	movs	r2, #1
 8004310:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2200      	movs	r2, #0
 8004316:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8004318:	2300      	movs	r3, #0
}
 800431a:	4618      	mov	r0, r3
 800431c:	3720      	adds	r7, #32
 800431e:	46bd      	mov	sp, r7
 8004320:	bd80      	pop	{r7, pc}
	...

08004324 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004324:	b480      	push	{r7}
 8004326:	b085      	sub	sp, #20
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d101      	bne.n	8004336 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004332:	2301      	movs	r3, #1
 8004334:	e098      	b.n	8004468 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	461a      	mov	r2, r3
 800433c:	4b4d      	ldr	r3, [pc, #308]	; (8004474 <HAL_DMA_Init+0x150>)
 800433e:	429a      	cmp	r2, r3
 8004340:	d80f      	bhi.n	8004362 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	461a      	mov	r2, r3
 8004348:	4b4b      	ldr	r3, [pc, #300]	; (8004478 <HAL_DMA_Init+0x154>)
 800434a:	4413      	add	r3, r2
 800434c:	4a4b      	ldr	r2, [pc, #300]	; (800447c <HAL_DMA_Init+0x158>)
 800434e:	fba2 2303 	umull	r2, r3, r2, r3
 8004352:	091b      	lsrs	r3, r3, #4
 8004354:	009a      	lsls	r2, r3, #2
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a48      	ldr	r2, [pc, #288]	; (8004480 <HAL_DMA_Init+0x15c>)
 800435e:	641a      	str	r2, [r3, #64]	; 0x40
 8004360:	e00e      	b.n	8004380 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	461a      	mov	r2, r3
 8004368:	4b46      	ldr	r3, [pc, #280]	; (8004484 <HAL_DMA_Init+0x160>)
 800436a:	4413      	add	r3, r2
 800436c:	4a43      	ldr	r2, [pc, #268]	; (800447c <HAL_DMA_Init+0x158>)
 800436e:	fba2 2303 	umull	r2, r3, r2, r3
 8004372:	091b      	lsrs	r3, r3, #4
 8004374:	009a      	lsls	r2, r3, #2
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	4a42      	ldr	r2, [pc, #264]	; (8004488 <HAL_DMA_Init+0x164>)
 800437e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2202      	movs	r2, #2
 8004384:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004396:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800439a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80043a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	691b      	ldr	r3, [r3, #16]
 80043aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80043b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	699b      	ldr	r3, [r3, #24]
 80043b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80043bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a1b      	ldr	r3, [r3, #32]
 80043c2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80043c4:	68fa      	ldr	r2, [r7, #12]
 80043c6:	4313      	orrs	r3, r2
 80043c8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	689b      	ldr	r3, [r3, #8]
 80043d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80043da:	d039      	beq.n	8004450 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e0:	4a27      	ldr	r2, [pc, #156]	; (8004480 <HAL_DMA_Init+0x15c>)
 80043e2:	4293      	cmp	r3, r2
 80043e4:	d11a      	bne.n	800441c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80043e6:	4b29      	ldr	r3, [pc, #164]	; (800448c <HAL_DMA_Init+0x168>)
 80043e8:	681a      	ldr	r2, [r3, #0]
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ee:	f003 031c 	and.w	r3, r3, #28
 80043f2:	210f      	movs	r1, #15
 80043f4:	fa01 f303 	lsl.w	r3, r1, r3
 80043f8:	43db      	mvns	r3, r3
 80043fa:	4924      	ldr	r1, [pc, #144]	; (800448c <HAL_DMA_Init+0x168>)
 80043fc:	4013      	ands	r3, r2
 80043fe:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004400:	4b22      	ldr	r3, [pc, #136]	; (800448c <HAL_DMA_Init+0x168>)
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6859      	ldr	r1, [r3, #4]
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800440c:	f003 031c 	and.w	r3, r3, #28
 8004410:	fa01 f303 	lsl.w	r3, r1, r3
 8004414:	491d      	ldr	r1, [pc, #116]	; (800448c <HAL_DMA_Init+0x168>)
 8004416:	4313      	orrs	r3, r2
 8004418:	600b      	str	r3, [r1, #0]
 800441a:	e019      	b.n	8004450 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800441c:	4b1c      	ldr	r3, [pc, #112]	; (8004490 <HAL_DMA_Init+0x16c>)
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004424:	f003 031c 	and.w	r3, r3, #28
 8004428:	210f      	movs	r1, #15
 800442a:	fa01 f303 	lsl.w	r3, r1, r3
 800442e:	43db      	mvns	r3, r3
 8004430:	4917      	ldr	r1, [pc, #92]	; (8004490 <HAL_DMA_Init+0x16c>)
 8004432:	4013      	ands	r3, r2
 8004434:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004436:	4b16      	ldr	r3, [pc, #88]	; (8004490 <HAL_DMA_Init+0x16c>)
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6859      	ldr	r1, [r3, #4]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004442:	f003 031c 	and.w	r3, r3, #28
 8004446:	fa01 f303 	lsl.w	r3, r1, r3
 800444a:	4911      	ldr	r1, [pc, #68]	; (8004490 <HAL_DMA_Init+0x16c>)
 800444c:	4313      	orrs	r3, r2
 800444e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2201      	movs	r2, #1
 800445a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004466:	2300      	movs	r3, #0
}
 8004468:	4618      	mov	r0, r3
 800446a:	3714      	adds	r7, #20
 800446c:	46bd      	mov	sp, r7
 800446e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004472:	4770      	bx	lr
 8004474:	40020407 	.word	0x40020407
 8004478:	bffdfff8 	.word	0xbffdfff8
 800447c:	cccccccd 	.word	0xcccccccd
 8004480:	40020000 	.word	0x40020000
 8004484:	bffdfbf8 	.word	0xbffdfbf8
 8004488:	40020400 	.word	0x40020400
 800448c:	400200a8 	.word	0x400200a8
 8004490:	400204a8 	.word	0x400204a8

08004494 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b084      	sub	sp, #16
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044b0:	f003 031c 	and.w	r3, r3, #28
 80044b4:	2204      	movs	r2, #4
 80044b6:	409a      	lsls	r2, r3
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	4013      	ands	r3, r2
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d026      	beq.n	800450e <HAL_DMA_IRQHandler+0x7a>
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	f003 0304 	and.w	r3, r3, #4
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d021      	beq.n	800450e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0320 	and.w	r3, r3, #32
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d107      	bne.n	80044e8 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681a      	ldr	r2, [r3, #0]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f022 0204 	bic.w	r2, r2, #4
 80044e6:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ec:	f003 021c 	and.w	r2, r3, #28
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f4:	2104      	movs	r1, #4
 80044f6:	fa01 f202 	lsl.w	r2, r1, r2
 80044fa:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004500:	2b00      	cmp	r3, #0
 8004502:	d071      	beq.n	80045e8 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800450c:	e06c      	b.n	80045e8 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004512:	f003 031c 	and.w	r3, r3, #28
 8004516:	2202      	movs	r2, #2
 8004518:	409a      	lsls	r2, r3
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	4013      	ands	r3, r2
 800451e:	2b00      	cmp	r3, #0
 8004520:	d02e      	beq.n	8004580 <HAL_DMA_IRQHandler+0xec>
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	f003 0302 	and.w	r3, r3, #2
 8004528:	2b00      	cmp	r3, #0
 800452a:	d029      	beq.n	8004580 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f003 0320 	and.w	r3, r3, #32
 8004536:	2b00      	cmp	r3, #0
 8004538:	d10b      	bne.n	8004552 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681a      	ldr	r2, [r3, #0]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f022 020a 	bic.w	r2, r2, #10
 8004548:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2201      	movs	r2, #1
 800454e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004556:	f003 021c 	and.w	r2, r3, #28
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800455e:	2102      	movs	r1, #2
 8004560:	fa01 f202 	lsl.w	r2, r1, r2
 8004564:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004572:	2b00      	cmp	r3, #0
 8004574:	d038      	beq.n	80045e8 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800457e:	e033      	b.n	80045e8 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004584:	f003 031c 	and.w	r3, r3, #28
 8004588:	2208      	movs	r2, #8
 800458a:	409a      	lsls	r2, r3
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	4013      	ands	r3, r2
 8004590:	2b00      	cmp	r3, #0
 8004592:	d02a      	beq.n	80045ea <HAL_DMA_IRQHandler+0x156>
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	f003 0308 	and.w	r3, r3, #8
 800459a:	2b00      	cmp	r3, #0
 800459c:	d025      	beq.n	80045ea <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681a      	ldr	r2, [r3, #0]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f022 020e 	bic.w	r2, r2, #14
 80045ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045b2:	f003 021c 	and.w	r2, r3, #28
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ba:	2101      	movs	r1, #1
 80045bc:	fa01 f202 	lsl.w	r2, r1, r2
 80045c0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	2201      	movs	r2, #1
 80045c6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2201      	movs	r2, #1
 80045cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	2200      	movs	r2, #0
 80045d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d004      	beq.n	80045ea <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80045e8:	bf00      	nop
 80045ea:	bf00      	nop
}
 80045ec:	3710      	adds	r7, #16
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}
	...

080045f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80045f4:	b480      	push	{r7}
 80045f6:	b087      	sub	sp, #28
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
 80045fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80045fe:	2300      	movs	r3, #0
 8004600:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004602:	e148      	b.n	8004896 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	2101      	movs	r1, #1
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	fa01 f303 	lsl.w	r3, r1, r3
 8004610:	4013      	ands	r3, r2
 8004612:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	2b00      	cmp	r3, #0
 8004618:	f000 813a 	beq.w	8004890 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	f003 0303 	and.w	r3, r3, #3
 8004624:	2b01      	cmp	r3, #1
 8004626:	d005      	beq.n	8004634 <HAL_GPIO_Init+0x40>
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	f003 0303 	and.w	r3, r3, #3
 8004630:	2b02      	cmp	r3, #2
 8004632:	d130      	bne.n	8004696 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	689b      	ldr	r3, [r3, #8]
 8004638:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800463a:	697b      	ldr	r3, [r7, #20]
 800463c:	005b      	lsls	r3, r3, #1
 800463e:	2203      	movs	r2, #3
 8004640:	fa02 f303 	lsl.w	r3, r2, r3
 8004644:	43db      	mvns	r3, r3
 8004646:	693a      	ldr	r2, [r7, #16]
 8004648:	4013      	ands	r3, r2
 800464a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	68da      	ldr	r2, [r3, #12]
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	005b      	lsls	r3, r3, #1
 8004654:	fa02 f303 	lsl.w	r3, r2, r3
 8004658:	693a      	ldr	r2, [r7, #16]
 800465a:	4313      	orrs	r3, r2
 800465c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	693a      	ldr	r2, [r7, #16]
 8004662:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800466a:	2201      	movs	r2, #1
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	fa02 f303 	lsl.w	r3, r2, r3
 8004672:	43db      	mvns	r3, r3
 8004674:	693a      	ldr	r2, [r7, #16]
 8004676:	4013      	ands	r3, r2
 8004678:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	091b      	lsrs	r3, r3, #4
 8004680:	f003 0201 	and.w	r2, r3, #1
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	fa02 f303 	lsl.w	r3, r2, r3
 800468a:	693a      	ldr	r2, [r7, #16]
 800468c:	4313      	orrs	r3, r2
 800468e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	693a      	ldr	r2, [r7, #16]
 8004694:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	685b      	ldr	r3, [r3, #4]
 800469a:	f003 0303 	and.w	r3, r3, #3
 800469e:	2b03      	cmp	r3, #3
 80046a0:	d017      	beq.n	80046d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	005b      	lsls	r3, r3, #1
 80046ac:	2203      	movs	r2, #3
 80046ae:	fa02 f303 	lsl.w	r3, r2, r3
 80046b2:	43db      	mvns	r3, r3
 80046b4:	693a      	ldr	r2, [r7, #16]
 80046b6:	4013      	ands	r3, r2
 80046b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	689a      	ldr	r2, [r3, #8]
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	005b      	lsls	r3, r3, #1
 80046c2:	fa02 f303 	lsl.w	r3, r2, r3
 80046c6:	693a      	ldr	r2, [r7, #16]
 80046c8:	4313      	orrs	r3, r2
 80046ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	693a      	ldr	r2, [r7, #16]
 80046d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	f003 0303 	and.w	r3, r3, #3
 80046da:	2b02      	cmp	r3, #2
 80046dc:	d123      	bne.n	8004726 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	08da      	lsrs	r2, r3, #3
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	3208      	adds	r2, #8
 80046e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80046ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	f003 0307 	and.w	r3, r3, #7
 80046f2:	009b      	lsls	r3, r3, #2
 80046f4:	220f      	movs	r2, #15
 80046f6:	fa02 f303 	lsl.w	r3, r2, r3
 80046fa:	43db      	mvns	r3, r3
 80046fc:	693a      	ldr	r2, [r7, #16]
 80046fe:	4013      	ands	r3, r2
 8004700:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	691a      	ldr	r2, [r3, #16]
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	f003 0307 	and.w	r3, r3, #7
 800470c:	009b      	lsls	r3, r3, #2
 800470e:	fa02 f303 	lsl.w	r3, r2, r3
 8004712:	693a      	ldr	r2, [r7, #16]
 8004714:	4313      	orrs	r3, r2
 8004716:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	08da      	lsrs	r2, r3, #3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	3208      	adds	r2, #8
 8004720:	6939      	ldr	r1, [r7, #16]
 8004722:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	005b      	lsls	r3, r3, #1
 8004730:	2203      	movs	r2, #3
 8004732:	fa02 f303 	lsl.w	r3, r2, r3
 8004736:	43db      	mvns	r3, r3
 8004738:	693a      	ldr	r2, [r7, #16]
 800473a:	4013      	ands	r3, r2
 800473c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	f003 0203 	and.w	r2, r3, #3
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	005b      	lsls	r3, r3, #1
 800474a:	fa02 f303 	lsl.w	r3, r2, r3
 800474e:	693a      	ldr	r2, [r7, #16]
 8004750:	4313      	orrs	r3, r2
 8004752:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	693a      	ldr	r2, [r7, #16]
 8004758:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	685b      	ldr	r3, [r3, #4]
 800475e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004762:	2b00      	cmp	r3, #0
 8004764:	f000 8094 	beq.w	8004890 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004768:	4b52      	ldr	r3, [pc, #328]	; (80048b4 <HAL_GPIO_Init+0x2c0>)
 800476a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800476c:	4a51      	ldr	r2, [pc, #324]	; (80048b4 <HAL_GPIO_Init+0x2c0>)
 800476e:	f043 0301 	orr.w	r3, r3, #1
 8004772:	6613      	str	r3, [r2, #96]	; 0x60
 8004774:	4b4f      	ldr	r3, [pc, #316]	; (80048b4 <HAL_GPIO_Init+0x2c0>)
 8004776:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004778:	f003 0301 	and.w	r3, r3, #1
 800477c:	60bb      	str	r3, [r7, #8]
 800477e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004780:	4a4d      	ldr	r2, [pc, #308]	; (80048b8 <HAL_GPIO_Init+0x2c4>)
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	089b      	lsrs	r3, r3, #2
 8004786:	3302      	adds	r3, #2
 8004788:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800478c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800478e:	697b      	ldr	r3, [r7, #20]
 8004790:	f003 0303 	and.w	r3, r3, #3
 8004794:	009b      	lsls	r3, r3, #2
 8004796:	220f      	movs	r2, #15
 8004798:	fa02 f303 	lsl.w	r3, r2, r3
 800479c:	43db      	mvns	r3, r3
 800479e:	693a      	ldr	r2, [r7, #16]
 80047a0:	4013      	ands	r3, r2
 80047a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80047aa:	d00d      	beq.n	80047c8 <HAL_GPIO_Init+0x1d4>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	4a43      	ldr	r2, [pc, #268]	; (80048bc <HAL_GPIO_Init+0x2c8>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d007      	beq.n	80047c4 <HAL_GPIO_Init+0x1d0>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a42      	ldr	r2, [pc, #264]	; (80048c0 <HAL_GPIO_Init+0x2cc>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d101      	bne.n	80047c0 <HAL_GPIO_Init+0x1cc>
 80047bc:	2302      	movs	r3, #2
 80047be:	e004      	b.n	80047ca <HAL_GPIO_Init+0x1d6>
 80047c0:	2307      	movs	r3, #7
 80047c2:	e002      	b.n	80047ca <HAL_GPIO_Init+0x1d6>
 80047c4:	2301      	movs	r3, #1
 80047c6:	e000      	b.n	80047ca <HAL_GPIO_Init+0x1d6>
 80047c8:	2300      	movs	r3, #0
 80047ca:	697a      	ldr	r2, [r7, #20]
 80047cc:	f002 0203 	and.w	r2, r2, #3
 80047d0:	0092      	lsls	r2, r2, #2
 80047d2:	4093      	lsls	r3, r2
 80047d4:	693a      	ldr	r2, [r7, #16]
 80047d6:	4313      	orrs	r3, r2
 80047d8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80047da:	4937      	ldr	r1, [pc, #220]	; (80048b8 <HAL_GPIO_Init+0x2c4>)
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	089b      	lsrs	r3, r3, #2
 80047e0:	3302      	adds	r3, #2
 80047e2:	693a      	ldr	r2, [r7, #16]
 80047e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80047e8:	4b36      	ldr	r3, [pc, #216]	; (80048c4 <HAL_GPIO_Init+0x2d0>)
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	43db      	mvns	r3, r3
 80047f2:	693a      	ldr	r2, [r7, #16]
 80047f4:	4013      	ands	r3, r2
 80047f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	685b      	ldr	r3, [r3, #4]
 80047fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004800:	2b00      	cmp	r3, #0
 8004802:	d003      	beq.n	800480c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8004804:	693a      	ldr	r2, [r7, #16]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	4313      	orrs	r3, r2
 800480a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800480c:	4a2d      	ldr	r2, [pc, #180]	; (80048c4 <HAL_GPIO_Init+0x2d0>)
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004812:	4b2c      	ldr	r3, [pc, #176]	; (80048c4 <HAL_GPIO_Init+0x2d0>)
 8004814:	68db      	ldr	r3, [r3, #12]
 8004816:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	43db      	mvns	r3, r3
 800481c:	693a      	ldr	r2, [r7, #16]
 800481e:	4013      	ands	r3, r2
 8004820:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d003      	beq.n	8004836 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800482e:	693a      	ldr	r2, [r7, #16]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	4313      	orrs	r3, r2
 8004834:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004836:	4a23      	ldr	r2, [pc, #140]	; (80048c4 <HAL_GPIO_Init+0x2d0>)
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800483c:	4b21      	ldr	r3, [pc, #132]	; (80048c4 <HAL_GPIO_Init+0x2d0>)
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	43db      	mvns	r3, r3
 8004846:	693a      	ldr	r2, [r7, #16]
 8004848:	4013      	ands	r3, r2
 800484a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004854:	2b00      	cmp	r3, #0
 8004856:	d003      	beq.n	8004860 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8004858:	693a      	ldr	r2, [r7, #16]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	4313      	orrs	r3, r2
 800485e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004860:	4a18      	ldr	r2, [pc, #96]	; (80048c4 <HAL_GPIO_Init+0x2d0>)
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004866:	4b17      	ldr	r3, [pc, #92]	; (80048c4 <HAL_GPIO_Init+0x2d0>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	43db      	mvns	r3, r3
 8004870:	693a      	ldr	r2, [r7, #16]
 8004872:	4013      	ands	r3, r2
 8004874:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800487e:	2b00      	cmp	r3, #0
 8004880:	d003      	beq.n	800488a <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8004882:	693a      	ldr	r2, [r7, #16]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	4313      	orrs	r3, r2
 8004888:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800488a:	4a0e      	ldr	r2, [pc, #56]	; (80048c4 <HAL_GPIO_Init+0x2d0>)
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004890:	697b      	ldr	r3, [r7, #20]
 8004892:	3301      	adds	r3, #1
 8004894:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	697b      	ldr	r3, [r7, #20]
 800489c:	fa22 f303 	lsr.w	r3, r2, r3
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	f47f aeaf 	bne.w	8004604 <HAL_GPIO_Init+0x10>
  }
}
 80048a6:	bf00      	nop
 80048a8:	bf00      	nop
 80048aa:	371c      	adds	r7, #28
 80048ac:	46bd      	mov	sp, r7
 80048ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b2:	4770      	bx	lr
 80048b4:	40021000 	.word	0x40021000
 80048b8:	40010000 	.word	0x40010000
 80048bc:	48000400 	.word	0x48000400
 80048c0:	48000800 	.word	0x48000800
 80048c4:	40010400 	.word	0x40010400

080048c8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80048c8:	b480      	push	{r7}
 80048ca:	b085      	sub	sp, #20
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
 80048d0:	460b      	mov	r3, r1
 80048d2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	691a      	ldr	r2, [r3, #16]
 80048d8:	887b      	ldrh	r3, [r7, #2]
 80048da:	4013      	ands	r3, r2
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d002      	beq.n	80048e6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80048e0:	2301      	movs	r3, #1
 80048e2:	73fb      	strb	r3, [r7, #15]
 80048e4:	e001      	b.n	80048ea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80048e6:	2300      	movs	r3, #0
 80048e8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80048ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3714      	adds	r7, #20
 80048f0:	46bd      	mov	sp, r7
 80048f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f6:	4770      	bx	lr

080048f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80048f8:	b480      	push	{r7}
 80048fa:	b083      	sub	sp, #12
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	460b      	mov	r3, r1
 8004902:	807b      	strh	r3, [r7, #2]
 8004904:	4613      	mov	r3, r2
 8004906:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004908:	787b      	ldrb	r3, [r7, #1]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d003      	beq.n	8004916 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800490e:	887a      	ldrh	r2, [r7, #2]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004914:	e002      	b.n	800491c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004916:	887a      	ldrh	r2, [r7, #2]
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800491c:	bf00      	nop
 800491e:	370c      	adds	r7, #12
 8004920:	46bd      	mov	sp, r7
 8004922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004926:	4770      	bx	lr

08004928 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004928:	b480      	push	{r7}
 800492a:	b085      	sub	sp, #20
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	460b      	mov	r3, r1
 8004932:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	695b      	ldr	r3, [r3, #20]
 8004938:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800493a:	887a      	ldrh	r2, [r7, #2]
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	4013      	ands	r3, r2
 8004940:	041a      	lsls	r2, r3, #16
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	43d9      	mvns	r1, r3
 8004946:	887b      	ldrh	r3, [r7, #2]
 8004948:	400b      	ands	r3, r1
 800494a:	431a      	orrs	r2, r3
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	619a      	str	r2, [r3, #24]
}
 8004950:	bf00      	nop
 8004952:	3714      	adds	r7, #20
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr

0800495c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b082      	sub	sp, #8
 8004960:	af00      	add	r7, sp, #0
 8004962:	4603      	mov	r3, r0
 8004964:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004966:	4b08      	ldr	r3, [pc, #32]	; (8004988 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004968:	695a      	ldr	r2, [r3, #20]
 800496a:	88fb      	ldrh	r3, [r7, #6]
 800496c:	4013      	ands	r3, r2
 800496e:	2b00      	cmp	r3, #0
 8004970:	d006      	beq.n	8004980 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004972:	4a05      	ldr	r2, [pc, #20]	; (8004988 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004974:	88fb      	ldrh	r3, [r7, #6]
 8004976:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004978:	88fb      	ldrh	r3, [r7, #6]
 800497a:	4618      	mov	r0, r3
 800497c:	f7fc fffc 	bl	8001978 <HAL_GPIO_EXTI_Callback>
  }
}
 8004980:	bf00      	nop
 8004982:	3708      	adds	r7, #8
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}
 8004988:	40010400 	.word	0x40010400

0800498c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b082      	sub	sp, #8
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2b00      	cmp	r3, #0
 8004998:	d101      	bne.n	800499e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e081      	b.n	8004aa2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049a4:	b2db      	uxtb	r3, r3
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d106      	bne.n	80049b8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2200      	movs	r2, #0
 80049ae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80049b2:	6878      	ldr	r0, [r7, #4]
 80049b4:	f7fe f846 	bl	8002a44 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2224      	movs	r2, #36	; 0x24
 80049bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681a      	ldr	r2, [r3, #0]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f022 0201 	bic.w	r2, r2, #1
 80049ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	685a      	ldr	r2, [r3, #4]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80049dc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	689a      	ldr	r2, [r3, #8]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80049ec:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	68db      	ldr	r3, [r3, #12]
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d107      	bne.n	8004a06 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	689a      	ldr	r2, [r3, #8]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a02:	609a      	str	r2, [r3, #8]
 8004a04:	e006      	b.n	8004a14 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	689a      	ldr	r2, [r3, #8]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004a12:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	2b02      	cmp	r3, #2
 8004a1a:	d104      	bne.n	8004a26 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004a24:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	687a      	ldr	r2, [r7, #4]
 8004a2e:	6812      	ldr	r2, [r2, #0]
 8004a30:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004a34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004a38:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	68da      	ldr	r2, [r3, #12]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004a48:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	691a      	ldr	r2, [r3, #16]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	695b      	ldr	r3, [r3, #20]
 8004a52:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	699b      	ldr	r3, [r3, #24]
 8004a5a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	430a      	orrs	r2, r1
 8004a62:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	69d9      	ldr	r1, [r3, #28]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6a1a      	ldr	r2, [r3, #32]
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	430a      	orrs	r2, r1
 8004a72:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f042 0201 	orr.w	r2, r2, #1
 8004a82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2200      	movs	r2, #0
 8004a88:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	2220      	movs	r2, #32
 8004a8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2200      	movs	r2, #0
 8004a96:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004aa0:	2300      	movs	r3, #0
}
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	3708      	adds	r7, #8
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bd80      	pop	{r7, pc}
	...

08004aac <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b088      	sub	sp, #32
 8004ab0:	af02      	add	r7, sp, #8
 8004ab2:	60f8      	str	r0, [r7, #12]
 8004ab4:	607a      	str	r2, [r7, #4]
 8004ab6:	461a      	mov	r2, r3
 8004ab8:	460b      	mov	r3, r1
 8004aba:	817b      	strh	r3, [r7, #10]
 8004abc:	4613      	mov	r3, r2
 8004abe:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	2b20      	cmp	r3, #32
 8004aca:	f040 80da 	bne.w	8004c82 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	d101      	bne.n	8004adc <HAL_I2C_Master_Transmit+0x30>
 8004ad8:	2302      	movs	r3, #2
 8004ada:	e0d3      	b.n	8004c84 <HAL_I2C_Master_Transmit+0x1d8>
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2201      	movs	r2, #1
 8004ae0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004ae4:	f7fe fa7a 	bl	8002fdc <HAL_GetTick>
 8004ae8:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	9300      	str	r3, [sp, #0]
 8004aee:	2319      	movs	r3, #25
 8004af0:	2201      	movs	r2, #1
 8004af2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004af6:	68f8      	ldr	r0, [r7, #12]
 8004af8:	f000 fcbc 	bl	8005474 <I2C_WaitOnFlagUntilTimeout>
 8004afc:	4603      	mov	r3, r0
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d001      	beq.n	8004b06 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004b02:	2301      	movs	r3, #1
 8004b04:	e0be      	b.n	8004c84 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	2221      	movs	r2, #33	; 0x21
 8004b0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2210      	movs	r2, #16
 8004b12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	687a      	ldr	r2, [r7, #4]
 8004b20:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	893a      	ldrh	r2, [r7, #8]
 8004b26:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b32:	b29b      	uxth	r3, r3
 8004b34:	2bff      	cmp	r3, #255	; 0xff
 8004b36:	d90e      	bls.n	8004b56 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	22ff      	movs	r2, #255	; 0xff
 8004b3c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b42:	b2da      	uxtb	r2, r3
 8004b44:	8979      	ldrh	r1, [r7, #10]
 8004b46:	4b51      	ldr	r3, [pc, #324]	; (8004c8c <HAL_I2C_Master_Transmit+0x1e0>)
 8004b48:	9300      	str	r3, [sp, #0]
 8004b4a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004b4e:	68f8      	ldr	r0, [r7, #12]
 8004b50:	f000 feb2 	bl	80058b8 <I2C_TransferConfig>
 8004b54:	e06c      	b.n	8004c30 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b5a:	b29a      	uxth	r2, r3
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b64:	b2da      	uxtb	r2, r3
 8004b66:	8979      	ldrh	r1, [r7, #10]
 8004b68:	4b48      	ldr	r3, [pc, #288]	; (8004c8c <HAL_I2C_Master_Transmit+0x1e0>)
 8004b6a:	9300      	str	r3, [sp, #0]
 8004b6c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004b70:	68f8      	ldr	r0, [r7, #12]
 8004b72:	f000 fea1 	bl	80058b8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004b76:	e05b      	b.n	8004c30 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b78:	697a      	ldr	r2, [r7, #20]
 8004b7a:	6a39      	ldr	r1, [r7, #32]
 8004b7c:	68f8      	ldr	r0, [r7, #12]
 8004b7e:	f000 fcb9 	bl	80054f4 <I2C_WaitOnTXISFlagUntilTimeout>
 8004b82:	4603      	mov	r3, r0
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d001      	beq.n	8004b8c <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e07b      	b.n	8004c84 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b90:	781a      	ldrb	r2, [r3, #0]
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b9c:	1c5a      	adds	r2, r3, #1
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	3b01      	subs	r3, #1
 8004baa:	b29a      	uxth	r2, r3
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bb4:	3b01      	subs	r3, #1
 8004bb6:	b29a      	uxth	r2, r3
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bc0:	b29b      	uxth	r3, r3
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d034      	beq.n	8004c30 <HAL_I2C_Master_Transmit+0x184>
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d130      	bne.n	8004c30 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	9300      	str	r3, [sp, #0]
 8004bd2:	6a3b      	ldr	r3, [r7, #32]
 8004bd4:	2200      	movs	r2, #0
 8004bd6:	2180      	movs	r1, #128	; 0x80
 8004bd8:	68f8      	ldr	r0, [r7, #12]
 8004bda:	f000 fc4b 	bl	8005474 <I2C_WaitOnFlagUntilTimeout>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d001      	beq.n	8004be8 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	e04d      	b.n	8004c84 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	2bff      	cmp	r3, #255	; 0xff
 8004bf0:	d90e      	bls.n	8004c10 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	22ff      	movs	r2, #255	; 0xff
 8004bf6:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bfc:	b2da      	uxtb	r2, r3
 8004bfe:	8979      	ldrh	r1, [r7, #10]
 8004c00:	2300      	movs	r3, #0
 8004c02:	9300      	str	r3, [sp, #0]
 8004c04:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004c08:	68f8      	ldr	r0, [r7, #12]
 8004c0a:	f000 fe55 	bl	80058b8 <I2C_TransferConfig>
 8004c0e:	e00f      	b.n	8004c30 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c14:	b29a      	uxth	r2, r3
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c1e:	b2da      	uxtb	r2, r3
 8004c20:	8979      	ldrh	r1, [r7, #10]
 8004c22:	2300      	movs	r3, #0
 8004c24:	9300      	str	r3, [sp, #0]
 8004c26:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c2a:	68f8      	ldr	r0, [r7, #12]
 8004c2c:	f000 fe44 	bl	80058b8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d19e      	bne.n	8004b78 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c3a:	697a      	ldr	r2, [r7, #20]
 8004c3c:	6a39      	ldr	r1, [r7, #32]
 8004c3e:	68f8      	ldr	r0, [r7, #12]
 8004c40:	f000 fc98 	bl	8005574 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d001      	beq.n	8004c4e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e01a      	b.n	8004c84 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	2220      	movs	r2, #32
 8004c54:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	6859      	ldr	r1, [r3, #4]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	4b0b      	ldr	r3, [pc, #44]	; (8004c90 <HAL_I2C_Master_Transmit+0x1e4>)
 8004c62:	400b      	ands	r3, r1
 8004c64:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2220      	movs	r2, #32
 8004c6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	2200      	movs	r2, #0
 8004c7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	e000      	b.n	8004c84 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8004c82:	2302      	movs	r3, #2
  }
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3718      	adds	r7, #24
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}
 8004c8c:	80002000 	.word	0x80002000
 8004c90:	fe00e800 	.word	0xfe00e800

08004c94 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004c94:	b580      	push	{r7, lr}
 8004c96:	b088      	sub	sp, #32
 8004c98:	af02      	add	r7, sp, #8
 8004c9a:	60f8      	str	r0, [r7, #12]
 8004c9c:	607a      	str	r2, [r7, #4]
 8004c9e:	461a      	mov	r2, r3
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	817b      	strh	r3, [r7, #10]
 8004ca4:	4613      	mov	r3, r2
 8004ca6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cae:	b2db      	uxtb	r3, r3
 8004cb0:	2b20      	cmp	r3, #32
 8004cb2:	f040 80db 	bne.w	8004e6c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d101      	bne.n	8004cc4 <HAL_I2C_Master_Receive+0x30>
 8004cc0:	2302      	movs	r3, #2
 8004cc2:	e0d4      	b.n	8004e6e <HAL_I2C_Master_Receive+0x1da>
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004ccc:	f7fe f986 	bl	8002fdc <HAL_GetTick>
 8004cd0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	9300      	str	r3, [sp, #0]
 8004cd6:	2319      	movs	r3, #25
 8004cd8:	2201      	movs	r2, #1
 8004cda:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004cde:	68f8      	ldr	r0, [r7, #12]
 8004ce0:	f000 fbc8 	bl	8005474 <I2C_WaitOnFlagUntilTimeout>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d001      	beq.n	8004cee <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	e0bf      	b.n	8004e6e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	2222      	movs	r2, #34	; 0x22
 8004cf2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2210      	movs	r2, #16
 8004cfa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	893a      	ldrh	r2, [r7, #8]
 8004d0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2200      	movs	r2, #0
 8004d14:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d1a:	b29b      	uxth	r3, r3
 8004d1c:	2bff      	cmp	r3, #255	; 0xff
 8004d1e:	d90e      	bls.n	8004d3e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	22ff      	movs	r2, #255	; 0xff
 8004d24:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d2a:	b2da      	uxtb	r2, r3
 8004d2c:	8979      	ldrh	r1, [r7, #10]
 8004d2e:	4b52      	ldr	r3, [pc, #328]	; (8004e78 <HAL_I2C_Master_Receive+0x1e4>)
 8004d30:	9300      	str	r3, [sp, #0]
 8004d32:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004d36:	68f8      	ldr	r0, [r7, #12]
 8004d38:	f000 fdbe 	bl	80058b8 <I2C_TransferConfig>
 8004d3c:	e06d      	b.n	8004e1a <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d42:	b29a      	uxth	r2, r3
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d4c:	b2da      	uxtb	r2, r3
 8004d4e:	8979      	ldrh	r1, [r7, #10]
 8004d50:	4b49      	ldr	r3, [pc, #292]	; (8004e78 <HAL_I2C_Master_Receive+0x1e4>)
 8004d52:	9300      	str	r3, [sp, #0]
 8004d54:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d58:	68f8      	ldr	r0, [r7, #12]
 8004d5a:	f000 fdad 	bl	80058b8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8004d5e:	e05c      	b.n	8004e1a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d60:	697a      	ldr	r2, [r7, #20]
 8004d62:	6a39      	ldr	r1, [r7, #32]
 8004d64:	68f8      	ldr	r0, [r7, #12]
 8004d66:	f000 fc41 	bl	80055ec <I2C_WaitOnRXNEFlagUntilTimeout>
 8004d6a:	4603      	mov	r3, r0
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d001      	beq.n	8004d74 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8004d70:	2301      	movs	r3, #1
 8004d72:	e07c      	b.n	8004e6e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d7e:	b2d2      	uxtb	r2, r2
 8004d80:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d86:	1c5a      	adds	r2, r3, #1
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d90:	3b01      	subs	r3, #1
 8004d92:	b29a      	uxth	r2, r3
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d9c:	b29b      	uxth	r3, r3
 8004d9e:	3b01      	subs	r3, #1
 8004da0:	b29a      	uxth	r2, r3
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004daa:	b29b      	uxth	r3, r3
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d034      	beq.n	8004e1a <HAL_I2C_Master_Receive+0x186>
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d130      	bne.n	8004e1a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	9300      	str	r3, [sp, #0]
 8004dbc:	6a3b      	ldr	r3, [r7, #32]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	2180      	movs	r1, #128	; 0x80
 8004dc2:	68f8      	ldr	r0, [r7, #12]
 8004dc4:	f000 fb56 	bl	8005474 <I2C_WaitOnFlagUntilTimeout>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d001      	beq.n	8004dd2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8004dce:	2301      	movs	r3, #1
 8004dd0:	e04d      	b.n	8004e6e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dd6:	b29b      	uxth	r3, r3
 8004dd8:	2bff      	cmp	r3, #255	; 0xff
 8004dda:	d90e      	bls.n	8004dfa <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	22ff      	movs	r2, #255	; 0xff
 8004de0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004de6:	b2da      	uxtb	r2, r3
 8004de8:	8979      	ldrh	r1, [r7, #10]
 8004dea:	2300      	movs	r3, #0
 8004dec:	9300      	str	r3, [sp, #0]
 8004dee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004df2:	68f8      	ldr	r0, [r7, #12]
 8004df4:	f000 fd60 	bl	80058b8 <I2C_TransferConfig>
 8004df8:	e00f      	b.n	8004e1a <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dfe:	b29a      	uxth	r2, r3
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e08:	b2da      	uxtb	r2, r3
 8004e0a:	8979      	ldrh	r1, [r7, #10]
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	9300      	str	r3, [sp, #0]
 8004e10:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004e14:	68f8      	ldr	r0, [r7, #12]
 8004e16:	f000 fd4f 	bl	80058b8 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e1e:	b29b      	uxth	r3, r3
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d19d      	bne.n	8004d60 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e24:	697a      	ldr	r2, [r7, #20]
 8004e26:	6a39      	ldr	r1, [r7, #32]
 8004e28:	68f8      	ldr	r0, [r7, #12]
 8004e2a:	f000 fba3 	bl	8005574 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d001      	beq.n	8004e38 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	e01a      	b.n	8004e6e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	2220      	movs	r2, #32
 8004e3e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	6859      	ldr	r1, [r3, #4]
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	4b0c      	ldr	r3, [pc, #48]	; (8004e7c <HAL_I2C_Master_Receive+0x1e8>)
 8004e4c:	400b      	ands	r3, r1
 8004e4e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2220      	movs	r2, #32
 8004e54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2200      	movs	r2, #0
 8004e64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004e68:	2300      	movs	r3, #0
 8004e6a:	e000      	b.n	8004e6e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8004e6c:	2302      	movs	r3, #2
  }
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	3718      	adds	r7, #24
 8004e72:	46bd      	mov	sp, r7
 8004e74:	bd80      	pop	{r7, pc}
 8004e76:	bf00      	nop
 8004e78:	80002400 	.word	0x80002400
 8004e7c:	fe00e800 	.word	0xfe00e800

08004e80 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b088      	sub	sp, #32
 8004e84:	af02      	add	r7, sp, #8
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	4608      	mov	r0, r1
 8004e8a:	4611      	mov	r1, r2
 8004e8c:	461a      	mov	r2, r3
 8004e8e:	4603      	mov	r3, r0
 8004e90:	817b      	strh	r3, [r7, #10]
 8004e92:	460b      	mov	r3, r1
 8004e94:	813b      	strh	r3, [r7, #8]
 8004e96:	4613      	mov	r3, r2
 8004e98:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ea0:	b2db      	uxtb	r3, r3
 8004ea2:	2b20      	cmp	r3, #32
 8004ea4:	f040 80f9 	bne.w	800509a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ea8:	6a3b      	ldr	r3, [r7, #32]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d002      	beq.n	8004eb4 <HAL_I2C_Mem_Write+0x34>
 8004eae:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d105      	bne.n	8004ec0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004eba:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004ebc:	2301      	movs	r3, #1
 8004ebe:	e0ed      	b.n	800509c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	d101      	bne.n	8004ece <HAL_I2C_Mem_Write+0x4e>
 8004eca:	2302      	movs	r3, #2
 8004ecc:	e0e6      	b.n	800509c <HAL_I2C_Mem_Write+0x21c>
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	2201      	movs	r2, #1
 8004ed2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004ed6:	f7fe f881 	bl	8002fdc <HAL_GetTick>
 8004eda:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004edc:	697b      	ldr	r3, [r7, #20]
 8004ede:	9300      	str	r3, [sp, #0]
 8004ee0:	2319      	movs	r3, #25
 8004ee2:	2201      	movs	r2, #1
 8004ee4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004ee8:	68f8      	ldr	r0, [r7, #12]
 8004eea:	f000 fac3 	bl	8005474 <I2C_WaitOnFlagUntilTimeout>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d001      	beq.n	8004ef8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004ef4:	2301      	movs	r3, #1
 8004ef6:	e0d1      	b.n	800509c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2221      	movs	r2, #33	; 0x21
 8004efc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2240      	movs	r2, #64	; 0x40
 8004f04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	6a3a      	ldr	r2, [r7, #32]
 8004f12:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004f18:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004f20:	88f8      	ldrh	r0, [r7, #6]
 8004f22:	893a      	ldrh	r2, [r7, #8]
 8004f24:	8979      	ldrh	r1, [r7, #10]
 8004f26:	697b      	ldr	r3, [r7, #20]
 8004f28:	9301      	str	r3, [sp, #4]
 8004f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f2c:	9300      	str	r3, [sp, #0]
 8004f2e:	4603      	mov	r3, r0
 8004f30:	68f8      	ldr	r0, [r7, #12]
 8004f32:	f000 f9d3 	bl	80052dc <I2C_RequestMemoryWrite>
 8004f36:	4603      	mov	r3, r0
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d005      	beq.n	8004f48 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004f44:	2301      	movs	r3, #1
 8004f46:	e0a9      	b.n	800509c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	2bff      	cmp	r3, #255	; 0xff
 8004f50:	d90e      	bls.n	8004f70 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	22ff      	movs	r2, #255	; 0xff
 8004f56:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f5c:	b2da      	uxtb	r2, r3
 8004f5e:	8979      	ldrh	r1, [r7, #10]
 8004f60:	2300      	movs	r3, #0
 8004f62:	9300      	str	r3, [sp, #0]
 8004f64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004f68:	68f8      	ldr	r0, [r7, #12]
 8004f6a:	f000 fca5 	bl	80058b8 <I2C_TransferConfig>
 8004f6e:	e00f      	b.n	8004f90 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f74:	b29a      	uxth	r2, r3
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f7e:	b2da      	uxtb	r2, r3
 8004f80:	8979      	ldrh	r1, [r7, #10]
 8004f82:	2300      	movs	r3, #0
 8004f84:	9300      	str	r3, [sp, #0]
 8004f86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004f8a:	68f8      	ldr	r0, [r7, #12]
 8004f8c:	f000 fc94 	bl	80058b8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f90:	697a      	ldr	r2, [r7, #20]
 8004f92:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004f94:	68f8      	ldr	r0, [r7, #12]
 8004f96:	f000 faad 	bl	80054f4 <I2C_WaitOnTXISFlagUntilTimeout>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d001      	beq.n	8004fa4 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	e07b      	b.n	800509c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fa8:	781a      	ldrb	r2, [r3, #0]
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb4:	1c5a      	adds	r2, r3, #1
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fbe:	b29b      	uxth	r3, r3
 8004fc0:	3b01      	subs	r3, #1
 8004fc2:	b29a      	uxth	r2, r3
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fcc:	3b01      	subs	r3, #1
 8004fce:	b29a      	uxth	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fd8:	b29b      	uxth	r3, r3
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d034      	beq.n	8005048 <HAL_I2C_Mem_Write+0x1c8>
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d130      	bne.n	8005048 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	9300      	str	r3, [sp, #0]
 8004fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fec:	2200      	movs	r2, #0
 8004fee:	2180      	movs	r1, #128	; 0x80
 8004ff0:	68f8      	ldr	r0, [r7, #12]
 8004ff2:	f000 fa3f 	bl	8005474 <I2C_WaitOnFlagUntilTimeout>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d001      	beq.n	8005000 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	e04d      	b.n	800509c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005004:	b29b      	uxth	r3, r3
 8005006:	2bff      	cmp	r3, #255	; 0xff
 8005008:	d90e      	bls.n	8005028 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	22ff      	movs	r2, #255	; 0xff
 800500e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005014:	b2da      	uxtb	r2, r3
 8005016:	8979      	ldrh	r1, [r7, #10]
 8005018:	2300      	movs	r3, #0
 800501a:	9300      	str	r3, [sp, #0]
 800501c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005020:	68f8      	ldr	r0, [r7, #12]
 8005022:	f000 fc49 	bl	80058b8 <I2C_TransferConfig>
 8005026:	e00f      	b.n	8005048 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800502c:	b29a      	uxth	r2, r3
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005036:	b2da      	uxtb	r2, r3
 8005038:	8979      	ldrh	r1, [r7, #10]
 800503a:	2300      	movs	r3, #0
 800503c:	9300      	str	r3, [sp, #0]
 800503e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005042:	68f8      	ldr	r0, [r7, #12]
 8005044:	f000 fc38 	bl	80058b8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800504c:	b29b      	uxth	r3, r3
 800504e:	2b00      	cmp	r3, #0
 8005050:	d19e      	bne.n	8004f90 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005052:	697a      	ldr	r2, [r7, #20]
 8005054:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005056:	68f8      	ldr	r0, [r7, #12]
 8005058:	f000 fa8c 	bl	8005574 <I2C_WaitOnSTOPFlagUntilTimeout>
 800505c:	4603      	mov	r3, r0
 800505e:	2b00      	cmp	r3, #0
 8005060:	d001      	beq.n	8005066 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005062:	2301      	movs	r3, #1
 8005064:	e01a      	b.n	800509c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	2220      	movs	r2, #32
 800506c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	6859      	ldr	r1, [r3, #4]
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	4b0a      	ldr	r3, [pc, #40]	; (80050a4 <HAL_I2C_Mem_Write+0x224>)
 800507a:	400b      	ands	r3, r1
 800507c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2220      	movs	r2, #32
 8005082:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2200      	movs	r2, #0
 800508a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2200      	movs	r2, #0
 8005092:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005096:	2300      	movs	r3, #0
 8005098:	e000      	b.n	800509c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800509a:	2302      	movs	r3, #2
  }
}
 800509c:	4618      	mov	r0, r3
 800509e:	3718      	adds	r7, #24
 80050a0:	46bd      	mov	sp, r7
 80050a2:	bd80      	pop	{r7, pc}
 80050a4:	fe00e800 	.word	0xfe00e800

080050a8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b088      	sub	sp, #32
 80050ac:	af02      	add	r7, sp, #8
 80050ae:	60f8      	str	r0, [r7, #12]
 80050b0:	4608      	mov	r0, r1
 80050b2:	4611      	mov	r1, r2
 80050b4:	461a      	mov	r2, r3
 80050b6:	4603      	mov	r3, r0
 80050b8:	817b      	strh	r3, [r7, #10]
 80050ba:	460b      	mov	r3, r1
 80050bc:	813b      	strh	r3, [r7, #8]
 80050be:	4613      	mov	r3, r2
 80050c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	2b20      	cmp	r3, #32
 80050cc:	f040 80fd 	bne.w	80052ca <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80050d0:	6a3b      	ldr	r3, [r7, #32]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d002      	beq.n	80050dc <HAL_I2C_Mem_Read+0x34>
 80050d6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d105      	bne.n	80050e8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050e2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e0f1      	b.n	80052cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80050ee:	2b01      	cmp	r3, #1
 80050f0:	d101      	bne.n	80050f6 <HAL_I2C_Mem_Read+0x4e>
 80050f2:	2302      	movs	r3, #2
 80050f4:	e0ea      	b.n	80052cc <HAL_I2C_Mem_Read+0x224>
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	2201      	movs	r2, #1
 80050fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80050fe:	f7fd ff6d 	bl	8002fdc <HAL_GetTick>
 8005102:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	9300      	str	r3, [sp, #0]
 8005108:	2319      	movs	r3, #25
 800510a:	2201      	movs	r2, #1
 800510c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005110:	68f8      	ldr	r0, [r7, #12]
 8005112:	f000 f9af 	bl	8005474 <I2C_WaitOnFlagUntilTimeout>
 8005116:	4603      	mov	r3, r0
 8005118:	2b00      	cmp	r3, #0
 800511a:	d001      	beq.n	8005120 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	e0d5      	b.n	80052cc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2222      	movs	r2, #34	; 0x22
 8005124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2240      	movs	r2, #64	; 0x40
 800512c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2200      	movs	r2, #0
 8005134:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6a3a      	ldr	r2, [r7, #32]
 800513a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005140:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2200      	movs	r2, #0
 8005146:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005148:	88f8      	ldrh	r0, [r7, #6]
 800514a:	893a      	ldrh	r2, [r7, #8]
 800514c:	8979      	ldrh	r1, [r7, #10]
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	9301      	str	r3, [sp, #4]
 8005152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005154:	9300      	str	r3, [sp, #0]
 8005156:	4603      	mov	r3, r0
 8005158:	68f8      	ldr	r0, [r7, #12]
 800515a:	f000 f913 	bl	8005384 <I2C_RequestMemoryRead>
 800515e:	4603      	mov	r3, r0
 8005160:	2b00      	cmp	r3, #0
 8005162:	d005      	beq.n	8005170 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2200      	movs	r2, #0
 8005168:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	e0ad      	b.n	80052cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005174:	b29b      	uxth	r3, r3
 8005176:	2bff      	cmp	r3, #255	; 0xff
 8005178:	d90e      	bls.n	8005198 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	22ff      	movs	r2, #255	; 0xff
 800517e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005184:	b2da      	uxtb	r2, r3
 8005186:	8979      	ldrh	r1, [r7, #10]
 8005188:	4b52      	ldr	r3, [pc, #328]	; (80052d4 <HAL_I2C_Mem_Read+0x22c>)
 800518a:	9300      	str	r3, [sp, #0]
 800518c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005190:	68f8      	ldr	r0, [r7, #12]
 8005192:	f000 fb91 	bl	80058b8 <I2C_TransferConfig>
 8005196:	e00f      	b.n	80051b8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800519c:	b29a      	uxth	r2, r3
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051a6:	b2da      	uxtb	r2, r3
 80051a8:	8979      	ldrh	r1, [r7, #10]
 80051aa:	4b4a      	ldr	r3, [pc, #296]	; (80052d4 <HAL_I2C_Mem_Read+0x22c>)
 80051ac:	9300      	str	r3, [sp, #0]
 80051ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80051b2:	68f8      	ldr	r0, [r7, #12]
 80051b4:	f000 fb80 	bl	80058b8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80051b8:	697b      	ldr	r3, [r7, #20]
 80051ba:	9300      	str	r3, [sp, #0]
 80051bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051be:	2200      	movs	r2, #0
 80051c0:	2104      	movs	r1, #4
 80051c2:	68f8      	ldr	r0, [r7, #12]
 80051c4:	f000 f956 	bl	8005474 <I2C_WaitOnFlagUntilTimeout>
 80051c8:	4603      	mov	r3, r0
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d001      	beq.n	80051d2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80051ce:	2301      	movs	r3, #1
 80051d0:	e07c      	b.n	80052cc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051dc:	b2d2      	uxtb	r2, r2
 80051de:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e4:	1c5a      	adds	r2, r3, #1
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051ee:	3b01      	subs	r3, #1
 80051f0:	b29a      	uxth	r2, r3
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051fa:	b29b      	uxth	r3, r3
 80051fc:	3b01      	subs	r3, #1
 80051fe:	b29a      	uxth	r2, r3
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005208:	b29b      	uxth	r3, r3
 800520a:	2b00      	cmp	r3, #0
 800520c:	d034      	beq.n	8005278 <HAL_I2C_Mem_Read+0x1d0>
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005212:	2b00      	cmp	r3, #0
 8005214:	d130      	bne.n	8005278 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005216:	697b      	ldr	r3, [r7, #20]
 8005218:	9300      	str	r3, [sp, #0]
 800521a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800521c:	2200      	movs	r2, #0
 800521e:	2180      	movs	r1, #128	; 0x80
 8005220:	68f8      	ldr	r0, [r7, #12]
 8005222:	f000 f927 	bl	8005474 <I2C_WaitOnFlagUntilTimeout>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d001      	beq.n	8005230 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e04d      	b.n	80052cc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005234:	b29b      	uxth	r3, r3
 8005236:	2bff      	cmp	r3, #255	; 0xff
 8005238:	d90e      	bls.n	8005258 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	22ff      	movs	r2, #255	; 0xff
 800523e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005244:	b2da      	uxtb	r2, r3
 8005246:	8979      	ldrh	r1, [r7, #10]
 8005248:	2300      	movs	r3, #0
 800524a:	9300      	str	r3, [sp, #0]
 800524c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005250:	68f8      	ldr	r0, [r7, #12]
 8005252:	f000 fb31 	bl	80058b8 <I2C_TransferConfig>
 8005256:	e00f      	b.n	8005278 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800525c:	b29a      	uxth	r2, r3
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005266:	b2da      	uxtb	r2, r3
 8005268:	8979      	ldrh	r1, [r7, #10]
 800526a:	2300      	movs	r3, #0
 800526c:	9300      	str	r3, [sp, #0]
 800526e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005272:	68f8      	ldr	r0, [r7, #12]
 8005274:	f000 fb20 	bl	80058b8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800527c:	b29b      	uxth	r3, r3
 800527e:	2b00      	cmp	r3, #0
 8005280:	d19a      	bne.n	80051b8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005282:	697a      	ldr	r2, [r7, #20]
 8005284:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005286:	68f8      	ldr	r0, [r7, #12]
 8005288:	f000 f974 	bl	8005574 <I2C_WaitOnSTOPFlagUntilTimeout>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d001      	beq.n	8005296 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005292:	2301      	movs	r3, #1
 8005294:	e01a      	b.n	80052cc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	2220      	movs	r2, #32
 800529c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	6859      	ldr	r1, [r3, #4]
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	4b0b      	ldr	r3, [pc, #44]	; (80052d8 <HAL_I2C_Mem_Read+0x230>)
 80052aa:	400b      	ands	r3, r1
 80052ac:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2220      	movs	r2, #32
 80052b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	2200      	movs	r2, #0
 80052ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2200      	movs	r2, #0
 80052c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80052c6:	2300      	movs	r3, #0
 80052c8:	e000      	b.n	80052cc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80052ca:	2302      	movs	r3, #2
  }
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	3718      	adds	r7, #24
 80052d0:	46bd      	mov	sp, r7
 80052d2:	bd80      	pop	{r7, pc}
 80052d4:	80002400 	.word	0x80002400
 80052d8:	fe00e800 	.word	0xfe00e800

080052dc <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b086      	sub	sp, #24
 80052e0:	af02      	add	r7, sp, #8
 80052e2:	60f8      	str	r0, [r7, #12]
 80052e4:	4608      	mov	r0, r1
 80052e6:	4611      	mov	r1, r2
 80052e8:	461a      	mov	r2, r3
 80052ea:	4603      	mov	r3, r0
 80052ec:	817b      	strh	r3, [r7, #10]
 80052ee:	460b      	mov	r3, r1
 80052f0:	813b      	strh	r3, [r7, #8]
 80052f2:	4613      	mov	r3, r2
 80052f4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80052f6:	88fb      	ldrh	r3, [r7, #6]
 80052f8:	b2da      	uxtb	r2, r3
 80052fa:	8979      	ldrh	r1, [r7, #10]
 80052fc:	4b20      	ldr	r3, [pc, #128]	; (8005380 <I2C_RequestMemoryWrite+0xa4>)
 80052fe:	9300      	str	r3, [sp, #0]
 8005300:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005304:	68f8      	ldr	r0, [r7, #12]
 8005306:	f000 fad7 	bl	80058b8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800530a:	69fa      	ldr	r2, [r7, #28]
 800530c:	69b9      	ldr	r1, [r7, #24]
 800530e:	68f8      	ldr	r0, [r7, #12]
 8005310:	f000 f8f0 	bl	80054f4 <I2C_WaitOnTXISFlagUntilTimeout>
 8005314:	4603      	mov	r3, r0
 8005316:	2b00      	cmp	r3, #0
 8005318:	d001      	beq.n	800531e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	e02c      	b.n	8005378 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800531e:	88fb      	ldrh	r3, [r7, #6]
 8005320:	2b01      	cmp	r3, #1
 8005322:	d105      	bne.n	8005330 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005324:	893b      	ldrh	r3, [r7, #8]
 8005326:	b2da      	uxtb	r2, r3
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	629a      	str	r2, [r3, #40]	; 0x28
 800532e:	e015      	b.n	800535c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005330:	893b      	ldrh	r3, [r7, #8]
 8005332:	0a1b      	lsrs	r3, r3, #8
 8005334:	b29b      	uxth	r3, r3
 8005336:	b2da      	uxtb	r2, r3
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800533e:	69fa      	ldr	r2, [r7, #28]
 8005340:	69b9      	ldr	r1, [r7, #24]
 8005342:	68f8      	ldr	r0, [r7, #12]
 8005344:	f000 f8d6 	bl	80054f4 <I2C_WaitOnTXISFlagUntilTimeout>
 8005348:	4603      	mov	r3, r0
 800534a:	2b00      	cmp	r3, #0
 800534c:	d001      	beq.n	8005352 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
 8005350:	e012      	b.n	8005378 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005352:	893b      	ldrh	r3, [r7, #8]
 8005354:	b2da      	uxtb	r2, r3
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800535c:	69fb      	ldr	r3, [r7, #28]
 800535e:	9300      	str	r3, [sp, #0]
 8005360:	69bb      	ldr	r3, [r7, #24]
 8005362:	2200      	movs	r2, #0
 8005364:	2180      	movs	r1, #128	; 0x80
 8005366:	68f8      	ldr	r0, [r7, #12]
 8005368:	f000 f884 	bl	8005474 <I2C_WaitOnFlagUntilTimeout>
 800536c:	4603      	mov	r3, r0
 800536e:	2b00      	cmp	r3, #0
 8005370:	d001      	beq.n	8005376 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005372:	2301      	movs	r3, #1
 8005374:	e000      	b.n	8005378 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005376:	2300      	movs	r3, #0
}
 8005378:	4618      	mov	r0, r3
 800537a:	3710      	adds	r7, #16
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}
 8005380:	80002000 	.word	0x80002000

08005384 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b086      	sub	sp, #24
 8005388:	af02      	add	r7, sp, #8
 800538a:	60f8      	str	r0, [r7, #12]
 800538c:	4608      	mov	r0, r1
 800538e:	4611      	mov	r1, r2
 8005390:	461a      	mov	r2, r3
 8005392:	4603      	mov	r3, r0
 8005394:	817b      	strh	r3, [r7, #10]
 8005396:	460b      	mov	r3, r1
 8005398:	813b      	strh	r3, [r7, #8]
 800539a:	4613      	mov	r3, r2
 800539c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800539e:	88fb      	ldrh	r3, [r7, #6]
 80053a0:	b2da      	uxtb	r2, r3
 80053a2:	8979      	ldrh	r1, [r7, #10]
 80053a4:	4b20      	ldr	r3, [pc, #128]	; (8005428 <I2C_RequestMemoryRead+0xa4>)
 80053a6:	9300      	str	r3, [sp, #0]
 80053a8:	2300      	movs	r3, #0
 80053aa:	68f8      	ldr	r0, [r7, #12]
 80053ac:	f000 fa84 	bl	80058b8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053b0:	69fa      	ldr	r2, [r7, #28]
 80053b2:	69b9      	ldr	r1, [r7, #24]
 80053b4:	68f8      	ldr	r0, [r7, #12]
 80053b6:	f000 f89d 	bl	80054f4 <I2C_WaitOnTXISFlagUntilTimeout>
 80053ba:	4603      	mov	r3, r0
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d001      	beq.n	80053c4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	e02c      	b.n	800541e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80053c4:	88fb      	ldrh	r3, [r7, #6]
 80053c6:	2b01      	cmp	r3, #1
 80053c8:	d105      	bne.n	80053d6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80053ca:	893b      	ldrh	r3, [r7, #8]
 80053cc:	b2da      	uxtb	r2, r3
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	629a      	str	r2, [r3, #40]	; 0x28
 80053d4:	e015      	b.n	8005402 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80053d6:	893b      	ldrh	r3, [r7, #8]
 80053d8:	0a1b      	lsrs	r3, r3, #8
 80053da:	b29b      	uxth	r3, r3
 80053dc:	b2da      	uxtb	r2, r3
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053e4:	69fa      	ldr	r2, [r7, #28]
 80053e6:	69b9      	ldr	r1, [r7, #24]
 80053e8:	68f8      	ldr	r0, [r7, #12]
 80053ea:	f000 f883 	bl	80054f4 <I2C_WaitOnTXISFlagUntilTimeout>
 80053ee:	4603      	mov	r3, r0
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d001      	beq.n	80053f8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80053f4:	2301      	movs	r3, #1
 80053f6:	e012      	b.n	800541e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80053f8:	893b      	ldrh	r3, [r7, #8]
 80053fa:	b2da      	uxtb	r2, r3
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005402:	69fb      	ldr	r3, [r7, #28]
 8005404:	9300      	str	r3, [sp, #0]
 8005406:	69bb      	ldr	r3, [r7, #24]
 8005408:	2200      	movs	r2, #0
 800540a:	2140      	movs	r1, #64	; 0x40
 800540c:	68f8      	ldr	r0, [r7, #12]
 800540e:	f000 f831 	bl	8005474 <I2C_WaitOnFlagUntilTimeout>
 8005412:	4603      	mov	r3, r0
 8005414:	2b00      	cmp	r3, #0
 8005416:	d001      	beq.n	800541c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005418:	2301      	movs	r3, #1
 800541a:	e000      	b.n	800541e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800541c:	2300      	movs	r3, #0
}
 800541e:	4618      	mov	r0, r3
 8005420:	3710      	adds	r7, #16
 8005422:	46bd      	mov	sp, r7
 8005424:	bd80      	pop	{r7, pc}
 8005426:	bf00      	nop
 8005428:	80002000 	.word	0x80002000

0800542c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800542c:	b480      	push	{r7}
 800542e:	b083      	sub	sp, #12
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	699b      	ldr	r3, [r3, #24]
 800543a:	f003 0302 	and.w	r3, r3, #2
 800543e:	2b02      	cmp	r3, #2
 8005440:	d103      	bne.n	800544a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	2200      	movs	r2, #0
 8005448:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	699b      	ldr	r3, [r3, #24]
 8005450:	f003 0301 	and.w	r3, r3, #1
 8005454:	2b01      	cmp	r3, #1
 8005456:	d007      	beq.n	8005468 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	699a      	ldr	r2, [r3, #24]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	f042 0201 	orr.w	r2, r2, #1
 8005466:	619a      	str	r2, [r3, #24]
  }
}
 8005468:	bf00      	nop
 800546a:	370c      	adds	r7, #12
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr

08005474 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	60f8      	str	r0, [r7, #12]
 800547c:	60b9      	str	r1, [r7, #8]
 800547e:	603b      	str	r3, [r7, #0]
 8005480:	4613      	mov	r3, r2
 8005482:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005484:	e022      	b.n	80054cc <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	f1b3 3fff 	cmp.w	r3, #4294967295
 800548c:	d01e      	beq.n	80054cc <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800548e:	f7fd fda5 	bl	8002fdc <HAL_GetTick>
 8005492:	4602      	mov	r2, r0
 8005494:	69bb      	ldr	r3, [r7, #24]
 8005496:	1ad3      	subs	r3, r2, r3
 8005498:	683a      	ldr	r2, [r7, #0]
 800549a:	429a      	cmp	r2, r3
 800549c:	d302      	bcc.n	80054a4 <I2C_WaitOnFlagUntilTimeout+0x30>
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d113      	bne.n	80054cc <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054a8:	f043 0220 	orr.w	r2, r3, #32
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2220      	movs	r2, #32
 80054b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2200      	movs	r2, #0
 80054bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	2200      	movs	r2, #0
 80054c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80054c8:	2301      	movs	r3, #1
 80054ca:	e00f      	b.n	80054ec <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	699a      	ldr	r2, [r3, #24]
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	4013      	ands	r3, r2
 80054d6:	68ba      	ldr	r2, [r7, #8]
 80054d8:	429a      	cmp	r2, r3
 80054da:	bf0c      	ite	eq
 80054dc:	2301      	moveq	r3, #1
 80054de:	2300      	movne	r3, #0
 80054e0:	b2db      	uxtb	r3, r3
 80054e2:	461a      	mov	r2, r3
 80054e4:	79fb      	ldrb	r3, [r7, #7]
 80054e6:	429a      	cmp	r2, r3
 80054e8:	d0cd      	beq.n	8005486 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80054ea:	2300      	movs	r3, #0
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3710      	adds	r7, #16
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b084      	sub	sp, #16
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	60f8      	str	r0, [r7, #12]
 80054fc:	60b9      	str	r1, [r7, #8]
 80054fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005500:	e02c      	b.n	800555c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005502:	687a      	ldr	r2, [r7, #4]
 8005504:	68b9      	ldr	r1, [r7, #8]
 8005506:	68f8      	ldr	r0, [r7, #12]
 8005508:	f000 f8ea 	bl	80056e0 <I2C_IsErrorOccurred>
 800550c:	4603      	mov	r3, r0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d001      	beq.n	8005516 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e02a      	b.n	800556c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	f1b3 3fff 	cmp.w	r3, #4294967295
 800551c:	d01e      	beq.n	800555c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800551e:	f7fd fd5d 	bl	8002fdc <HAL_GetTick>
 8005522:	4602      	mov	r2, r0
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	1ad3      	subs	r3, r2, r3
 8005528:	68ba      	ldr	r2, [r7, #8]
 800552a:	429a      	cmp	r2, r3
 800552c:	d302      	bcc.n	8005534 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d113      	bne.n	800555c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005538:	f043 0220 	orr.w	r2, r3, #32
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2220      	movs	r2, #32
 8005544:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	2200      	movs	r2, #0
 800554c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2200      	movs	r2, #0
 8005554:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005558:	2301      	movs	r3, #1
 800555a:	e007      	b.n	800556c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	699b      	ldr	r3, [r3, #24]
 8005562:	f003 0302 	and.w	r3, r3, #2
 8005566:	2b02      	cmp	r3, #2
 8005568:	d1cb      	bne.n	8005502 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800556a:	2300      	movs	r3, #0
}
 800556c:	4618      	mov	r0, r3
 800556e:	3710      	adds	r7, #16
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005580:	e028      	b.n	80055d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005582:	687a      	ldr	r2, [r7, #4]
 8005584:	68b9      	ldr	r1, [r7, #8]
 8005586:	68f8      	ldr	r0, [r7, #12]
 8005588:	f000 f8aa 	bl	80056e0 <I2C_IsErrorOccurred>
 800558c:	4603      	mov	r3, r0
 800558e:	2b00      	cmp	r3, #0
 8005590:	d001      	beq.n	8005596 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e026      	b.n	80055e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005596:	f7fd fd21 	bl	8002fdc <HAL_GetTick>
 800559a:	4602      	mov	r2, r0
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	1ad3      	subs	r3, r2, r3
 80055a0:	68ba      	ldr	r2, [r7, #8]
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d302      	bcc.n	80055ac <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d113      	bne.n	80055d4 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055b0:	f043 0220 	orr.w	r2, r3, #32
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	2220      	movs	r2, #32
 80055bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2200      	movs	r2, #0
 80055c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2200      	movs	r2, #0
 80055cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80055d0:	2301      	movs	r3, #1
 80055d2:	e007      	b.n	80055e4 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	699b      	ldr	r3, [r3, #24]
 80055da:	f003 0320 	and.w	r3, r3, #32
 80055de:	2b20      	cmp	r3, #32
 80055e0:	d1cf      	bne.n	8005582 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80055e2:	2300      	movs	r3, #0
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	3710      	adds	r7, #16
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}

080055ec <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b084      	sub	sp, #16
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	60f8      	str	r0, [r7, #12]
 80055f4:	60b9      	str	r1, [r7, #8]
 80055f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80055f8:	e064      	b.n	80056c4 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80055fa:	687a      	ldr	r2, [r7, #4]
 80055fc:	68b9      	ldr	r1, [r7, #8]
 80055fe:	68f8      	ldr	r0, [r7, #12]
 8005600:	f000 f86e 	bl	80056e0 <I2C_IsErrorOccurred>
 8005604:	4603      	mov	r3, r0
 8005606:	2b00      	cmp	r3, #0
 8005608:	d001      	beq.n	800560e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e062      	b.n	80056d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	699b      	ldr	r3, [r3, #24]
 8005614:	f003 0320 	and.w	r3, r3, #32
 8005618:	2b20      	cmp	r3, #32
 800561a:	d138      	bne.n	800568e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	699b      	ldr	r3, [r3, #24]
 8005622:	f003 0304 	and.w	r3, r3, #4
 8005626:	2b04      	cmp	r3, #4
 8005628:	d105      	bne.n	8005636 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800562e:	2b00      	cmp	r3, #0
 8005630:	d001      	beq.n	8005636 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8005632:	2300      	movs	r3, #0
 8005634:	e04e      	b.n	80056d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	699b      	ldr	r3, [r3, #24]
 800563c:	f003 0310 	and.w	r3, r3, #16
 8005640:	2b10      	cmp	r3, #16
 8005642:	d107      	bne.n	8005654 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	2210      	movs	r2, #16
 800564a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2204      	movs	r2, #4
 8005650:	645a      	str	r2, [r3, #68]	; 0x44
 8005652:	e002      	b.n	800565a <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2200      	movs	r2, #0
 8005658:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	2220      	movs	r2, #32
 8005660:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	6859      	ldr	r1, [r3, #4]
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681a      	ldr	r2, [r3, #0]
 800566c:	4b1b      	ldr	r3, [pc, #108]	; (80056dc <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 800566e:	400b      	ands	r3, r1
 8005670:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2220      	movs	r2, #32
 8005676:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2200      	movs	r2, #0
 800567e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e022      	b.n	80056d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800568e:	f7fd fca5 	bl	8002fdc <HAL_GetTick>
 8005692:	4602      	mov	r2, r0
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	1ad3      	subs	r3, r2, r3
 8005698:	68ba      	ldr	r2, [r7, #8]
 800569a:	429a      	cmp	r2, r3
 800569c:	d302      	bcc.n	80056a4 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d10f      	bne.n	80056c4 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056a8:	f043 0220 	orr.w	r2, r3, #32
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2220      	movs	r2, #32
 80056b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2200      	movs	r2, #0
 80056bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	e007      	b.n	80056d4 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	699b      	ldr	r3, [r3, #24]
 80056ca:	f003 0304 	and.w	r3, r3, #4
 80056ce:	2b04      	cmp	r3, #4
 80056d0:	d193      	bne.n	80055fa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80056d2:	2300      	movs	r3, #0
}
 80056d4:	4618      	mov	r0, r3
 80056d6:	3710      	adds	r7, #16
 80056d8:	46bd      	mov	sp, r7
 80056da:	bd80      	pop	{r7, pc}
 80056dc:	fe00e800 	.word	0xfe00e800

080056e0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056e0:	b580      	push	{r7, lr}
 80056e2:	b08a      	sub	sp, #40	; 0x28
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	60f8      	str	r0, [r7, #12]
 80056e8:	60b9      	str	r1, [r7, #8]
 80056ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80056ec:	2300      	movs	r3, #0
 80056ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	699b      	ldr	r3, [r3, #24]
 80056f8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80056fa:	2300      	movs	r3, #0
 80056fc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005702:	69bb      	ldr	r3, [r7, #24]
 8005704:	f003 0310 	and.w	r3, r3, #16
 8005708:	2b00      	cmp	r3, #0
 800570a:	d075      	beq.n	80057f8 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	2210      	movs	r2, #16
 8005712:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005714:	e056      	b.n	80057c4 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	f1b3 3fff 	cmp.w	r3, #4294967295
 800571c:	d052      	beq.n	80057c4 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800571e:	f7fd fc5d 	bl	8002fdc <HAL_GetTick>
 8005722:	4602      	mov	r2, r0
 8005724:	69fb      	ldr	r3, [r7, #28]
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	68ba      	ldr	r2, [r7, #8]
 800572a:	429a      	cmp	r2, r3
 800572c:	d302      	bcc.n	8005734 <I2C_IsErrorOccurred+0x54>
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d147      	bne.n	80057c4 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800573e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005746:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	699b      	ldr	r3, [r3, #24]
 800574e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005752:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005756:	d12e      	bne.n	80057b6 <I2C_IsErrorOccurred+0xd6>
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800575e:	d02a      	beq.n	80057b6 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8005760:	7cfb      	ldrb	r3, [r7, #19]
 8005762:	2b20      	cmp	r3, #32
 8005764:	d027      	beq.n	80057b6 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	685a      	ldr	r2, [r3, #4]
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005774:	605a      	str	r2, [r3, #4]
            
            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005776:	f7fd fc31 	bl	8002fdc <HAL_GetTick>
 800577a:	61f8      	str	r0, [r7, #28]
          }
          
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800577c:	e01b      	b.n	80057b6 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800577e:	f7fd fc2d 	bl	8002fdc <HAL_GetTick>
 8005782:	4602      	mov	r2, r0
 8005784:	69fb      	ldr	r3, [r7, #28]
 8005786:	1ad3      	subs	r3, r2, r3
 8005788:	2b19      	cmp	r3, #25
 800578a:	d914      	bls.n	80057b6 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005790:	f043 0220 	orr.w	r2, r3, #32
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2220      	movs	r2, #32
 800579c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2200      	movs	r2, #0
 80057a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
              
              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2200      	movs	r2, #0
 80057ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
              
              status = HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	699b      	ldr	r3, [r3, #24]
 80057bc:	f003 0320 	and.w	r3, r3, #32
 80057c0:	2b20      	cmp	r3, #32
 80057c2:	d1dc      	bne.n	800577e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	699b      	ldr	r3, [r3, #24]
 80057ca:	f003 0320 	and.w	r3, r3, #32
 80057ce:	2b20      	cmp	r3, #32
 80057d0:	d003      	beq.n	80057da <I2C_IsErrorOccurred+0xfa>
 80057d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d09d      	beq.n	8005716 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80057da:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d103      	bne.n	80057ea <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	2220      	movs	r2, #32
 80057e8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80057ea:	6a3b      	ldr	r3, [r7, #32]
 80057ec:	f043 0304 	orr.w	r3, r3, #4
 80057f0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80057f2:	2301      	movs	r3, #1
 80057f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	699b      	ldr	r3, [r3, #24]
 80057fe:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005800:	69bb      	ldr	r3, [r7, #24]
 8005802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005806:	2b00      	cmp	r3, #0
 8005808:	d00b      	beq.n	8005822 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800580a:	6a3b      	ldr	r3, [r7, #32]
 800580c:	f043 0301 	orr.w	r3, r3, #1
 8005810:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	f44f 7280 	mov.w	r2, #256	; 0x100
 800581a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800581c:	2301      	movs	r3, #1
 800581e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005822:	69bb      	ldr	r3, [r7, #24]
 8005824:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005828:	2b00      	cmp	r3, #0
 800582a:	d00b      	beq.n	8005844 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800582c:	6a3b      	ldr	r3, [r7, #32]
 800582e:	f043 0308 	orr.w	r3, r3, #8
 8005832:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800583c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005844:	69bb      	ldr	r3, [r7, #24]
 8005846:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800584a:	2b00      	cmp	r3, #0
 800584c:	d00b      	beq.n	8005866 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800584e:	6a3b      	ldr	r3, [r7, #32]
 8005850:	f043 0302 	orr.w	r3, r3, #2
 8005854:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800585e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8005866:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800586a:	2b00      	cmp	r3, #0
 800586c:	d01c      	beq.n	80058a8 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800586e:	68f8      	ldr	r0, [r7, #12]
 8005870:	f7ff fddc 	bl	800542c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	6859      	ldr	r1, [r3, #4]
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681a      	ldr	r2, [r3, #0]
 800587e:	4b0d      	ldr	r3, [pc, #52]	; (80058b4 <I2C_IsErrorOccurred+0x1d4>)
 8005880:	400b      	ands	r3, r1
 8005882:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005888:	6a3b      	ldr	r3, [r7, #32]
 800588a:	431a      	orrs	r2, r3
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	2220      	movs	r2, #32
 8005894:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2200      	movs	r2, #0
 800589c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	2200      	movs	r2, #0
 80058a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80058a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80058ac:	4618      	mov	r0, r3
 80058ae:	3728      	adds	r7, #40	; 0x28
 80058b0:	46bd      	mov	sp, r7
 80058b2:	bd80      	pop	{r7, pc}
 80058b4:	fe00e800 	.word	0xfe00e800

080058b8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80058b8:	b480      	push	{r7}
 80058ba:	b087      	sub	sp, #28
 80058bc:	af00      	add	r7, sp, #0
 80058be:	60f8      	str	r0, [r7, #12]
 80058c0:	607b      	str	r3, [r7, #4]
 80058c2:	460b      	mov	r3, r1
 80058c4:	817b      	strh	r3, [r7, #10]
 80058c6:	4613      	mov	r3, r2
 80058c8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80058ca:	897b      	ldrh	r3, [r7, #10]
 80058cc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80058d0:	7a7b      	ldrb	r3, [r7, #9]
 80058d2:	041b      	lsls	r3, r3, #16
 80058d4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80058d8:	431a      	orrs	r2, r3
                            (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80058de:	6a3b      	ldr	r3, [r7, #32]
 80058e0:	4313      	orrs	r3, r2
 80058e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80058e6:	617b      	str	r3, [r7, #20]
                              (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	685a      	ldr	r2, [r3, #4]
 80058ee:	6a3b      	ldr	r3, [r7, #32]
 80058f0:	0d5b      	lsrs	r3, r3, #21
 80058f2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80058f6:	4b08      	ldr	r3, [pc, #32]	; (8005918 <I2C_TransferConfig+0x60>)
 80058f8:	430b      	orrs	r3, r1
 80058fa:	43db      	mvns	r3, r3
 80058fc:	ea02 0103 	and.w	r1, r2, r3
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	697a      	ldr	r2, [r7, #20]
 8005906:	430a      	orrs	r2, r1
 8005908:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
                I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800590a:	bf00      	nop
 800590c:	371c      	adds	r7, #28
 800590e:	46bd      	mov	sp, r7
 8005910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005914:	4770      	bx	lr
 8005916:	bf00      	nop
 8005918:	03ff63ff 	.word	0x03ff63ff

0800591c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800591c:	b480      	push	{r7}
 800591e:	b083      	sub	sp, #12
 8005920:	af00      	add	r7, sp, #0
 8005922:	6078      	str	r0, [r7, #4]
 8005924:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800592c:	b2db      	uxtb	r3, r3
 800592e:	2b20      	cmp	r3, #32
 8005930:	d138      	bne.n	80059a4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005938:	2b01      	cmp	r3, #1
 800593a:	d101      	bne.n	8005940 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800593c:	2302      	movs	r3, #2
 800593e:	e032      	b.n	80059a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2224      	movs	r2, #36	; 0x24
 800594c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f022 0201 	bic.w	r2, r2, #1
 800595e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	681a      	ldr	r2, [r3, #0]
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800596e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	6819      	ldr	r1, [r3, #0]
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	683a      	ldr	r2, [r7, #0]
 800597c:	430a      	orrs	r2, r1
 800597e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	681a      	ldr	r2, [r3, #0]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f042 0201 	orr.w	r2, r2, #1
 800598e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	2220      	movs	r2, #32
 8005994:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2200      	movs	r2, #0
 800599c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80059a0:	2300      	movs	r3, #0
 80059a2:	e000      	b.n	80059a6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80059a4:	2302      	movs	r3, #2
  }
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	370c      	adds	r7, #12
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr

080059b2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80059b2:	b480      	push	{r7}
 80059b4:	b085      	sub	sp, #20
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
 80059ba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059c2:	b2db      	uxtb	r3, r3
 80059c4:	2b20      	cmp	r3, #32
 80059c6:	d139      	bne.n	8005a3c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	d101      	bne.n	80059d6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80059d2:	2302      	movs	r3, #2
 80059d4:	e033      	b.n	8005a3e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2201      	movs	r2, #1
 80059da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2224      	movs	r2, #36	; 0x24
 80059e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f022 0201 	bic.w	r2, r2, #1
 80059f4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005a04:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	021b      	lsls	r3, r3, #8
 8005a0a:	68fa      	ldr	r2, [r7, #12]
 8005a0c:	4313      	orrs	r3, r2
 8005a0e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	68fa      	ldr	r2, [r7, #12]
 8005a16:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	681a      	ldr	r2, [r3, #0]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f042 0201 	orr.w	r2, r2, #1
 8005a26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	2220      	movs	r2, #32
 8005a2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2200      	movs	r2, #0
 8005a34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005a38:	2300      	movs	r3, #0
 8005a3a:	e000      	b.n	8005a3e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005a3c:	2302      	movs	r3, #2
  }
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3714      	adds	r7, #20
 8005a42:	46bd      	mov	sp, r7
 8005a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a48:	4770      	bx	lr
	...

08005a4c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005a50:	4b04      	ldr	r3, [pc, #16]	; (8005a64 <HAL_PWREx_GetVoltageRange+0x18>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a60:	4770      	bx	lr
 8005a62:	bf00      	nop
 8005a64:	40007000 	.word	0x40007000

08005a68 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b085      	sub	sp, #20
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a76:	d130      	bne.n	8005ada <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005a78:	4b23      	ldr	r3, [pc, #140]	; (8005b08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005a80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a84:	d038      	beq.n	8005af8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005a86:	4b20      	ldr	r3, [pc, #128]	; (8005b08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005a8e:	4a1e      	ldr	r2, [pc, #120]	; (8005b08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005a90:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005a94:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005a96:	4b1d      	ldr	r3, [pc, #116]	; (8005b0c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	2232      	movs	r2, #50	; 0x32
 8005a9c:	fb02 f303 	mul.w	r3, r2, r3
 8005aa0:	4a1b      	ldr	r2, [pc, #108]	; (8005b10 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005aa2:	fba2 2303 	umull	r2, r3, r2, r3
 8005aa6:	0c9b      	lsrs	r3, r3, #18
 8005aa8:	3301      	adds	r3, #1
 8005aaa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005aac:	e002      	b.n	8005ab4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	3b01      	subs	r3, #1
 8005ab2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005ab4:	4b14      	ldr	r3, [pc, #80]	; (8005b08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005ab6:	695b      	ldr	r3, [r3, #20]
 8005ab8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005abc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ac0:	d102      	bne.n	8005ac8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d1f2      	bne.n	8005aae <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005ac8:	4b0f      	ldr	r3, [pc, #60]	; (8005b08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005aca:	695b      	ldr	r3, [r3, #20]
 8005acc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ad0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ad4:	d110      	bne.n	8005af8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005ad6:	2303      	movs	r3, #3
 8005ad8:	e00f      	b.n	8005afa <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005ada:	4b0b      	ldr	r3, [pc, #44]	; (8005b08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005ae2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ae6:	d007      	beq.n	8005af8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005ae8:	4b07      	ldr	r3, [pc, #28]	; (8005b08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005af0:	4a05      	ldr	r2, [pc, #20]	; (8005b08 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005af2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005af6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005af8:	2300      	movs	r3, #0
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	3714      	adds	r7, #20
 8005afe:	46bd      	mov	sp, r7
 8005b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b04:	4770      	bx	lr
 8005b06:	bf00      	nop
 8005b08:	40007000 	.word	0x40007000
 8005b0c:	20000008 	.word	0x20000008
 8005b10:	431bde83 	.word	0x431bde83

08005b14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b14:	b580      	push	{r7, lr}
 8005b16:	b088      	sub	sp, #32
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d102      	bne.n	8005b28 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	f000 bc10 	b.w	8006348 <HAL_RCC_OscConfig+0x834>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005b28:	4b96      	ldr	r3, [pc, #600]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005b2a:	689b      	ldr	r3, [r3, #8]
 8005b2c:	f003 030c 	and.w	r3, r3, #12
 8005b30:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005b32:	4b94      	ldr	r3, [pc, #592]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005b34:	68db      	ldr	r3, [r3, #12]
 8005b36:	f003 0303 	and.w	r3, r3, #3
 8005b3a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f003 0310 	and.w	r3, r3, #16
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	f000 80e4 	beq.w	8005d12 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005b4a:	69bb      	ldr	r3, [r7, #24]
 8005b4c:	2b00      	cmp	r3, #0
 8005b4e:	d007      	beq.n	8005b60 <HAL_RCC_OscConfig+0x4c>
 8005b50:	69bb      	ldr	r3, [r7, #24]
 8005b52:	2b0c      	cmp	r3, #12
 8005b54:	f040 808b 	bne.w	8005c6e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	2b01      	cmp	r3, #1
 8005b5c:	f040 8087 	bne.w	8005c6e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005b60:	4b88      	ldr	r3, [pc, #544]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0302 	and.w	r3, r3, #2
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d005      	beq.n	8005b78 <HAL_RCC_OscConfig+0x64>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	699b      	ldr	r3, [r3, #24]
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d101      	bne.n	8005b78 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005b74:	2301      	movs	r3, #1
 8005b76:	e3e7      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	6a1a      	ldr	r2, [r3, #32]
 8005b7c:	4b81      	ldr	r3, [pc, #516]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f003 0308 	and.w	r3, r3, #8
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d004      	beq.n	8005b92 <HAL_RCC_OscConfig+0x7e>
 8005b88:	4b7e      	ldr	r3, [pc, #504]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b90:	e005      	b.n	8005b9e <HAL_RCC_OscConfig+0x8a>
 8005b92:	4b7c      	ldr	r3, [pc, #496]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005b94:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005b98:	091b      	lsrs	r3, r3, #4
 8005b9a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d223      	bcs.n	8005bea <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6a1b      	ldr	r3, [r3, #32]
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f000 fd7a 	bl	80066a0 <RCC_SetFlashLatencyFromMSIRange>
 8005bac:	4603      	mov	r3, r0
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d001      	beq.n	8005bb6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e3c8      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005bb6:	4b73      	ldr	r3, [pc, #460]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a72      	ldr	r2, [pc, #456]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005bbc:	f043 0308 	orr.w	r3, r3, #8
 8005bc0:	6013      	str	r3, [r2, #0]
 8005bc2:	4b70      	ldr	r3, [pc, #448]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a1b      	ldr	r3, [r3, #32]
 8005bce:	496d      	ldr	r1, [pc, #436]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005bd4:	4b6b      	ldr	r3, [pc, #428]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	69db      	ldr	r3, [r3, #28]
 8005be0:	021b      	lsls	r3, r3, #8
 8005be2:	4968      	ldr	r1, [pc, #416]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005be4:	4313      	orrs	r3, r2
 8005be6:	604b      	str	r3, [r1, #4]
 8005be8:	e025      	b.n	8005c36 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005bea:	4b66      	ldr	r3, [pc, #408]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a65      	ldr	r2, [pc, #404]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005bf0:	f043 0308 	orr.w	r3, r3, #8
 8005bf4:	6013      	str	r3, [r2, #0]
 8005bf6:	4b63      	ldr	r3, [pc, #396]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a1b      	ldr	r3, [r3, #32]
 8005c02:	4960      	ldr	r1, [pc, #384]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005c04:	4313      	orrs	r3, r2
 8005c06:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005c08:	4b5e      	ldr	r3, [pc, #376]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	69db      	ldr	r3, [r3, #28]
 8005c14:	021b      	lsls	r3, r3, #8
 8005c16:	495b      	ldr	r1, [pc, #364]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005c18:	4313      	orrs	r3, r2
 8005c1a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005c1c:	69bb      	ldr	r3, [r7, #24]
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d109      	bne.n	8005c36 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6a1b      	ldr	r3, [r3, #32]
 8005c26:	4618      	mov	r0, r3
 8005c28:	f000 fd3a 	bl	80066a0 <RCC_SetFlashLatencyFromMSIRange>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d001      	beq.n	8005c36 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e388      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005c36:	f000 fc6f 	bl	8006518 <HAL_RCC_GetSysClockFreq>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	4b51      	ldr	r3, [pc, #324]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	091b      	lsrs	r3, r3, #4
 8005c42:	f003 030f 	and.w	r3, r3, #15
 8005c46:	4950      	ldr	r1, [pc, #320]	; (8005d88 <HAL_RCC_OscConfig+0x274>)
 8005c48:	5ccb      	ldrb	r3, [r1, r3]
 8005c4a:	f003 031f 	and.w	r3, r3, #31
 8005c4e:	fa22 f303 	lsr.w	r3, r2, r3
 8005c52:	4a4e      	ldr	r2, [pc, #312]	; (8005d8c <HAL_RCC_OscConfig+0x278>)
 8005c54:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005c56:	4b4e      	ldr	r3, [pc, #312]	; (8005d90 <HAL_RCC_OscConfig+0x27c>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f7fd f96e 	bl	8002f3c <HAL_InitTick>
 8005c60:	4603      	mov	r3, r0
 8005c62:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005c64:	7bfb      	ldrb	r3, [r7, #15]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d052      	beq.n	8005d10 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005c6a:	7bfb      	ldrb	r3, [r7, #15]
 8005c6c:	e36c      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	699b      	ldr	r3, [r3, #24]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d032      	beq.n	8005cdc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005c76:	4b43      	ldr	r3, [pc, #268]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	4a42      	ldr	r2, [pc, #264]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005c7c:	f043 0301 	orr.w	r3, r3, #1
 8005c80:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005c82:	f7fd f9ab 	bl	8002fdc <HAL_GetTick>
 8005c86:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005c88:	e008      	b.n	8005c9c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005c8a:	f7fd f9a7 	bl	8002fdc <HAL_GetTick>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	693b      	ldr	r3, [r7, #16]
 8005c92:	1ad3      	subs	r3, r2, r3
 8005c94:	2b02      	cmp	r3, #2
 8005c96:	d901      	bls.n	8005c9c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005c98:	2303      	movs	r3, #3
 8005c9a:	e355      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005c9c:	4b39      	ldr	r3, [pc, #228]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f003 0302 	and.w	r3, r3, #2
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d0f0      	beq.n	8005c8a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005ca8:	4b36      	ldr	r3, [pc, #216]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	4a35      	ldr	r2, [pc, #212]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005cae:	f043 0308 	orr.w	r3, r3, #8
 8005cb2:	6013      	str	r3, [r2, #0]
 8005cb4:	4b33      	ldr	r3, [pc, #204]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6a1b      	ldr	r3, [r3, #32]
 8005cc0:	4930      	ldr	r1, [pc, #192]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005cc2:	4313      	orrs	r3, r2
 8005cc4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005cc6:	4b2f      	ldr	r3, [pc, #188]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	69db      	ldr	r3, [r3, #28]
 8005cd2:	021b      	lsls	r3, r3, #8
 8005cd4:	492b      	ldr	r1, [pc, #172]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	604b      	str	r3, [r1, #4]
 8005cda:	e01a      	b.n	8005d12 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005cdc:	4b29      	ldr	r3, [pc, #164]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a28      	ldr	r2, [pc, #160]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005ce2:	f023 0301 	bic.w	r3, r3, #1
 8005ce6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005ce8:	f7fd f978 	bl	8002fdc <HAL_GetTick>
 8005cec:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005cee:	e008      	b.n	8005d02 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005cf0:	f7fd f974 	bl	8002fdc <HAL_GetTick>
 8005cf4:	4602      	mov	r2, r0
 8005cf6:	693b      	ldr	r3, [r7, #16]
 8005cf8:	1ad3      	subs	r3, r2, r3
 8005cfa:	2b02      	cmp	r3, #2
 8005cfc:	d901      	bls.n	8005d02 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005cfe:	2303      	movs	r3, #3
 8005d00:	e322      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005d02:	4b20      	ldr	r3, [pc, #128]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f003 0302 	and.w	r3, r3, #2
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d1f0      	bne.n	8005cf0 <HAL_RCC_OscConfig+0x1dc>
 8005d0e:	e000      	b.n	8005d12 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005d10:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f003 0301 	and.w	r3, r3, #1
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d073      	beq.n	8005e06 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005d1e:	69bb      	ldr	r3, [r7, #24]
 8005d20:	2b08      	cmp	r3, #8
 8005d22:	d005      	beq.n	8005d30 <HAL_RCC_OscConfig+0x21c>
 8005d24:	69bb      	ldr	r3, [r7, #24]
 8005d26:	2b0c      	cmp	r3, #12
 8005d28:	d10e      	bne.n	8005d48 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005d2a:	697b      	ldr	r3, [r7, #20]
 8005d2c:	2b03      	cmp	r3, #3
 8005d2e:	d10b      	bne.n	8005d48 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d30:	4b14      	ldr	r3, [pc, #80]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d063      	beq.n	8005e04 <HAL_RCC_OscConfig+0x2f0>
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	685b      	ldr	r3, [r3, #4]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d15f      	bne.n	8005e04 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005d44:	2301      	movs	r3, #1
 8005d46:	e2ff      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	685b      	ldr	r3, [r3, #4]
 8005d4c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005d50:	d106      	bne.n	8005d60 <HAL_RCC_OscConfig+0x24c>
 8005d52:	4b0c      	ldr	r3, [pc, #48]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a0b      	ldr	r2, [pc, #44]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005d58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d5c:	6013      	str	r3, [r2, #0]
 8005d5e:	e025      	b.n	8005dac <HAL_RCC_OscConfig+0x298>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005d68:	d114      	bne.n	8005d94 <HAL_RCC_OscConfig+0x280>
 8005d6a:	4b06      	ldr	r3, [pc, #24]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	4a05      	ldr	r2, [pc, #20]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005d70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005d74:	6013      	str	r3, [r2, #0]
 8005d76:	4b03      	ldr	r3, [pc, #12]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a02      	ldr	r2, [pc, #8]	; (8005d84 <HAL_RCC_OscConfig+0x270>)
 8005d7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d80:	6013      	str	r3, [r2, #0]
 8005d82:	e013      	b.n	8005dac <HAL_RCC_OscConfig+0x298>
 8005d84:	40021000 	.word	0x40021000
 8005d88:	08021360 	.word	0x08021360
 8005d8c:	20000008 	.word	0x20000008
 8005d90:	2000000c 	.word	0x2000000c
 8005d94:	4ba0      	ldr	r3, [pc, #640]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a9f      	ldr	r2, [pc, #636]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005d9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005d9e:	6013      	str	r3, [r2, #0]
 8005da0:	4b9d      	ldr	r3, [pc, #628]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	4a9c      	ldr	r2, [pc, #624]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005da6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005daa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d013      	beq.n	8005ddc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005db4:	f7fd f912 	bl	8002fdc <HAL_GetTick>
 8005db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005dba:	e008      	b.n	8005dce <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005dbc:	f7fd f90e 	bl	8002fdc <HAL_GetTick>
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	693b      	ldr	r3, [r7, #16]
 8005dc4:	1ad3      	subs	r3, r2, r3
 8005dc6:	2b64      	cmp	r3, #100	; 0x64
 8005dc8:	d901      	bls.n	8005dce <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005dca:	2303      	movs	r3, #3
 8005dcc:	e2bc      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005dce:	4b92      	ldr	r3, [pc, #584]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d0f0      	beq.n	8005dbc <HAL_RCC_OscConfig+0x2a8>
 8005dda:	e014      	b.n	8005e06 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ddc:	f7fd f8fe 	bl	8002fdc <HAL_GetTick>
 8005de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005de2:	e008      	b.n	8005df6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005de4:	f7fd f8fa 	bl	8002fdc <HAL_GetTick>
 8005de8:	4602      	mov	r2, r0
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	1ad3      	subs	r3, r2, r3
 8005dee:	2b64      	cmp	r3, #100	; 0x64
 8005df0:	d901      	bls.n	8005df6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005df2:	2303      	movs	r3, #3
 8005df4:	e2a8      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005df6:	4b88      	ldr	r3, [pc, #544]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d1f0      	bne.n	8005de4 <HAL_RCC_OscConfig+0x2d0>
 8005e02:	e000      	b.n	8005e06 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005e04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	f003 0302 	and.w	r3, r3, #2
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d060      	beq.n	8005ed4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005e12:	69bb      	ldr	r3, [r7, #24]
 8005e14:	2b04      	cmp	r3, #4
 8005e16:	d005      	beq.n	8005e24 <HAL_RCC_OscConfig+0x310>
 8005e18:	69bb      	ldr	r3, [r7, #24]
 8005e1a:	2b0c      	cmp	r3, #12
 8005e1c:	d119      	bne.n	8005e52 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	2b02      	cmp	r3, #2
 8005e22:	d116      	bne.n	8005e52 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005e24:	4b7c      	ldr	r3, [pc, #496]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d005      	beq.n	8005e3c <HAL_RCC_OscConfig+0x328>
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	68db      	ldr	r3, [r3, #12]
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d101      	bne.n	8005e3c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e285      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e3c:	4b76      	ldr	r3, [pc, #472]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	691b      	ldr	r3, [r3, #16]
 8005e48:	061b      	lsls	r3, r3, #24
 8005e4a:	4973      	ldr	r1, [pc, #460]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005e50:	e040      	b.n	8005ed4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	68db      	ldr	r3, [r3, #12]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d023      	beq.n	8005ea2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e5a:	4b6f      	ldr	r3, [pc, #444]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	4a6e      	ldr	r2, [pc, #440]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005e60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e66:	f7fd f8b9 	bl	8002fdc <HAL_GetTick>
 8005e6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e6c:	e008      	b.n	8005e80 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e6e:	f7fd f8b5 	bl	8002fdc <HAL_GetTick>
 8005e72:	4602      	mov	r2, r0
 8005e74:	693b      	ldr	r3, [r7, #16]
 8005e76:	1ad3      	subs	r3, r2, r3
 8005e78:	2b02      	cmp	r3, #2
 8005e7a:	d901      	bls.n	8005e80 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005e7c:	2303      	movs	r3, #3
 8005e7e:	e263      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e80:	4b65      	ldr	r3, [pc, #404]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d0f0      	beq.n	8005e6e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e8c:	4b62      	ldr	r3, [pc, #392]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	691b      	ldr	r3, [r3, #16]
 8005e98:	061b      	lsls	r3, r3, #24
 8005e9a:	495f      	ldr	r1, [pc, #380]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	604b      	str	r3, [r1, #4]
 8005ea0:	e018      	b.n	8005ed4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ea2:	4b5d      	ldr	r3, [pc, #372]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a5c      	ldr	r2, [pc, #368]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005ea8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005eac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005eae:	f7fd f895 	bl	8002fdc <HAL_GetTick>
 8005eb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005eb4:	e008      	b.n	8005ec8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005eb6:	f7fd f891 	bl	8002fdc <HAL_GetTick>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	693b      	ldr	r3, [r7, #16]
 8005ebe:	1ad3      	subs	r3, r2, r3
 8005ec0:	2b02      	cmp	r3, #2
 8005ec2:	d901      	bls.n	8005ec8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005ec4:	2303      	movs	r3, #3
 8005ec6:	e23f      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005ec8:	4b53      	ldr	r3, [pc, #332]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d1f0      	bne.n	8005eb6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f003 0308 	and.w	r3, r3, #8
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d03c      	beq.n	8005f5a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	695b      	ldr	r3, [r3, #20]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d01c      	beq.n	8005f22 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005ee8:	4b4b      	ldr	r3, [pc, #300]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005eea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005eee:	4a4a      	ldr	r2, [pc, #296]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005ef0:	f043 0301 	orr.w	r3, r3, #1
 8005ef4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ef8:	f7fd f870 	bl	8002fdc <HAL_GetTick>
 8005efc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005efe:	e008      	b.n	8005f12 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f00:	f7fd f86c 	bl	8002fdc <HAL_GetTick>
 8005f04:	4602      	mov	r2, r0
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	1ad3      	subs	r3, r2, r3
 8005f0a:	2b02      	cmp	r3, #2
 8005f0c:	d901      	bls.n	8005f12 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005f0e:	2303      	movs	r3, #3
 8005f10:	e21a      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005f12:	4b41      	ldr	r3, [pc, #260]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005f14:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f18:	f003 0302 	and.w	r3, r3, #2
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d0ef      	beq.n	8005f00 <HAL_RCC_OscConfig+0x3ec>
 8005f20:	e01b      	b.n	8005f5a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005f22:	4b3d      	ldr	r3, [pc, #244]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005f24:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f28:	4a3b      	ldr	r2, [pc, #236]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005f2a:	f023 0301 	bic.w	r3, r3, #1
 8005f2e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f32:	f7fd f853 	bl	8002fdc <HAL_GetTick>
 8005f36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005f38:	e008      	b.n	8005f4c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005f3a:	f7fd f84f 	bl	8002fdc <HAL_GetTick>
 8005f3e:	4602      	mov	r2, r0
 8005f40:	693b      	ldr	r3, [r7, #16]
 8005f42:	1ad3      	subs	r3, r2, r3
 8005f44:	2b02      	cmp	r3, #2
 8005f46:	d901      	bls.n	8005f4c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005f48:	2303      	movs	r3, #3
 8005f4a:	e1fd      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005f4c:	4b32      	ldr	r3, [pc, #200]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005f4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f52:	f003 0302 	and.w	r3, r3, #2
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d1ef      	bne.n	8005f3a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 0304 	and.w	r3, r3, #4
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	f000 80a6 	beq.w	80060b4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f68:	2300      	movs	r3, #0
 8005f6a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005f6c:	4b2a      	ldr	r3, [pc, #168]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005f6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d10d      	bne.n	8005f94 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f78:	4b27      	ldr	r3, [pc, #156]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005f7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f7c:	4a26      	ldr	r2, [pc, #152]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005f7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f82:	6593      	str	r3, [r2, #88]	; 0x58
 8005f84:	4b24      	ldr	r3, [pc, #144]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005f86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f8c:	60bb      	str	r3, [r7, #8]
 8005f8e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f90:	2301      	movs	r3, #1
 8005f92:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f94:	4b21      	ldr	r3, [pc, #132]	; (800601c <HAL_RCC_OscConfig+0x508>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d118      	bne.n	8005fd2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005fa0:	4b1e      	ldr	r3, [pc, #120]	; (800601c <HAL_RCC_OscConfig+0x508>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a1d      	ldr	r2, [pc, #116]	; (800601c <HAL_RCC_OscConfig+0x508>)
 8005fa6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005faa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005fac:	f7fd f816 	bl	8002fdc <HAL_GetTick>
 8005fb0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005fb2:	e008      	b.n	8005fc6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fb4:	f7fd f812 	bl	8002fdc <HAL_GetTick>
 8005fb8:	4602      	mov	r2, r0
 8005fba:	693b      	ldr	r3, [r7, #16]
 8005fbc:	1ad3      	subs	r3, r2, r3
 8005fbe:	2b02      	cmp	r3, #2
 8005fc0:	d901      	bls.n	8005fc6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005fc2:	2303      	movs	r3, #3
 8005fc4:	e1c0      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005fc6:	4b15      	ldr	r3, [pc, #84]	; (800601c <HAL_RCC_OscConfig+0x508>)
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d0f0      	beq.n	8005fb4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	689b      	ldr	r3, [r3, #8]
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d108      	bne.n	8005fec <HAL_RCC_OscConfig+0x4d8>
 8005fda:	4b0f      	ldr	r3, [pc, #60]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005fdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fe0:	4a0d      	ldr	r2, [pc, #52]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005fe2:	f043 0301 	orr.w	r3, r3, #1
 8005fe6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005fea:	e029      	b.n	8006040 <HAL_RCC_OscConfig+0x52c>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	2b05      	cmp	r3, #5
 8005ff2:	d115      	bne.n	8006020 <HAL_RCC_OscConfig+0x50c>
 8005ff4:	4b08      	ldr	r3, [pc, #32]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005ff6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ffa:	4a07      	ldr	r2, [pc, #28]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8005ffc:	f043 0304 	orr.w	r3, r3, #4
 8006000:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006004:	4b04      	ldr	r3, [pc, #16]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 8006006:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800600a:	4a03      	ldr	r2, [pc, #12]	; (8006018 <HAL_RCC_OscConfig+0x504>)
 800600c:	f043 0301 	orr.w	r3, r3, #1
 8006010:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006014:	e014      	b.n	8006040 <HAL_RCC_OscConfig+0x52c>
 8006016:	bf00      	nop
 8006018:	40021000 	.word	0x40021000
 800601c:	40007000 	.word	0x40007000
 8006020:	4b9a      	ldr	r3, [pc, #616]	; (800628c <HAL_RCC_OscConfig+0x778>)
 8006022:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006026:	4a99      	ldr	r2, [pc, #612]	; (800628c <HAL_RCC_OscConfig+0x778>)
 8006028:	f023 0301 	bic.w	r3, r3, #1
 800602c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006030:	4b96      	ldr	r3, [pc, #600]	; (800628c <HAL_RCC_OscConfig+0x778>)
 8006032:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006036:	4a95      	ldr	r2, [pc, #596]	; (800628c <HAL_RCC_OscConfig+0x778>)
 8006038:	f023 0304 	bic.w	r3, r3, #4
 800603c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	689b      	ldr	r3, [r3, #8]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d016      	beq.n	8006076 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006048:	f7fc ffc8 	bl	8002fdc <HAL_GetTick>
 800604c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800604e:	e00a      	b.n	8006066 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006050:	f7fc ffc4 	bl	8002fdc <HAL_GetTick>
 8006054:	4602      	mov	r2, r0
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	1ad3      	subs	r3, r2, r3
 800605a:	f241 3288 	movw	r2, #5000	; 0x1388
 800605e:	4293      	cmp	r3, r2
 8006060:	d901      	bls.n	8006066 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006062:	2303      	movs	r3, #3
 8006064:	e170      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006066:	4b89      	ldr	r3, [pc, #548]	; (800628c <HAL_RCC_OscConfig+0x778>)
 8006068:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800606c:	f003 0302 	and.w	r3, r3, #2
 8006070:	2b00      	cmp	r3, #0
 8006072:	d0ed      	beq.n	8006050 <HAL_RCC_OscConfig+0x53c>
 8006074:	e015      	b.n	80060a2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006076:	f7fc ffb1 	bl	8002fdc <HAL_GetTick>
 800607a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800607c:	e00a      	b.n	8006094 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800607e:	f7fc ffad 	bl	8002fdc <HAL_GetTick>
 8006082:	4602      	mov	r2, r0
 8006084:	693b      	ldr	r3, [r7, #16]
 8006086:	1ad3      	subs	r3, r2, r3
 8006088:	f241 3288 	movw	r2, #5000	; 0x1388
 800608c:	4293      	cmp	r3, r2
 800608e:	d901      	bls.n	8006094 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006090:	2303      	movs	r3, #3
 8006092:	e159      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006094:	4b7d      	ldr	r3, [pc, #500]	; (800628c <HAL_RCC_OscConfig+0x778>)
 8006096:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800609a:	f003 0302 	and.w	r3, r3, #2
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d1ed      	bne.n	800607e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80060a2:	7ffb      	ldrb	r3, [r7, #31]
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	d105      	bne.n	80060b4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80060a8:	4b78      	ldr	r3, [pc, #480]	; (800628c <HAL_RCC_OscConfig+0x778>)
 80060aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060ac:	4a77      	ldr	r2, [pc, #476]	; (800628c <HAL_RCC_OscConfig+0x778>)
 80060ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80060b2:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f003 0320 	and.w	r3, r3, #32
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d03c      	beq.n	800613a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d01c      	beq.n	8006102 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80060c8:	4b70      	ldr	r3, [pc, #448]	; (800628c <HAL_RCC_OscConfig+0x778>)
 80060ca:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80060ce:	4a6f      	ldr	r2, [pc, #444]	; (800628c <HAL_RCC_OscConfig+0x778>)
 80060d0:	f043 0301 	orr.w	r3, r3, #1
 80060d4:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80060d8:	f7fc ff80 	bl	8002fdc <HAL_GetTick>
 80060dc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80060de:	e008      	b.n	80060f2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80060e0:	f7fc ff7c 	bl	8002fdc <HAL_GetTick>
 80060e4:	4602      	mov	r2, r0
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	1ad3      	subs	r3, r2, r3
 80060ea:	2b02      	cmp	r3, #2
 80060ec:	d901      	bls.n	80060f2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80060ee:	2303      	movs	r3, #3
 80060f0:	e12a      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80060f2:	4b66      	ldr	r3, [pc, #408]	; (800628c <HAL_RCC_OscConfig+0x778>)
 80060f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80060f8:	f003 0302 	and.w	r3, r3, #2
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d0ef      	beq.n	80060e0 <HAL_RCC_OscConfig+0x5cc>
 8006100:	e01b      	b.n	800613a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8006102:	4b62      	ldr	r3, [pc, #392]	; (800628c <HAL_RCC_OscConfig+0x778>)
 8006104:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006108:	4a60      	ldr	r2, [pc, #384]	; (800628c <HAL_RCC_OscConfig+0x778>)
 800610a:	f023 0301 	bic.w	r3, r3, #1
 800610e:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006112:	f7fc ff63 	bl	8002fdc <HAL_GetTick>
 8006116:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006118:	e008      	b.n	800612c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800611a:	f7fc ff5f 	bl	8002fdc <HAL_GetTick>
 800611e:	4602      	mov	r2, r0
 8006120:	693b      	ldr	r3, [r7, #16]
 8006122:	1ad3      	subs	r3, r2, r3
 8006124:	2b02      	cmp	r3, #2
 8006126:	d901      	bls.n	800612c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8006128:	2303      	movs	r3, #3
 800612a:	e10d      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800612c:	4b57      	ldr	r3, [pc, #348]	; (800628c <HAL_RCC_OscConfig+0x778>)
 800612e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006132:	f003 0302 	and.w	r3, r3, #2
 8006136:	2b00      	cmp	r3, #0
 8006138:	d1ef      	bne.n	800611a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800613e:	2b00      	cmp	r3, #0
 8006140:	f000 8101 	beq.w	8006346 <HAL_RCC_OscConfig+0x832>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006148:	2b02      	cmp	r3, #2
 800614a:	f040 80c9 	bne.w	80062e0 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800614e:	4b4f      	ldr	r3, [pc, #316]	; (800628c <HAL_RCC_OscConfig+0x778>)
 8006150:	68db      	ldr	r3, [r3, #12]
 8006152:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	f003 0203 	and.w	r2, r3, #3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800615e:	429a      	cmp	r2, r3
 8006160:	d12c      	bne.n	80061bc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800616c:	3b01      	subs	r3, #1
 800616e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006170:	429a      	cmp	r2, r3
 8006172:	d123      	bne.n	80061bc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800617e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006180:	429a      	cmp	r2, r3
 8006182:	d11b      	bne.n	80061bc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800618e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006190:	429a      	cmp	r2, r3
 8006192:	d113      	bne.n	80061bc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800619e:	085b      	lsrs	r3, r3, #1
 80061a0:	3b01      	subs	r3, #1
 80061a2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80061a4:	429a      	cmp	r2, r3
 80061a6:	d109      	bne.n	80061bc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80061a8:	697b      	ldr	r3, [r7, #20]
 80061aa:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061b2:	085b      	lsrs	r3, r3, #1
 80061b4:	3b01      	subs	r3, #1
 80061b6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d06b      	beq.n	8006294 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80061bc:	69bb      	ldr	r3, [r7, #24]
 80061be:	2b0c      	cmp	r3, #12
 80061c0:	d062      	beq.n	8006288 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80061c2:	4b32      	ldr	r3, [pc, #200]	; (800628c <HAL_RCC_OscConfig+0x778>)
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d001      	beq.n	80061d2 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80061ce:	2301      	movs	r3, #1
 80061d0:	e0ba      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80061d2:	4b2e      	ldr	r3, [pc, #184]	; (800628c <HAL_RCC_OscConfig+0x778>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	4a2d      	ldr	r2, [pc, #180]	; (800628c <HAL_RCC_OscConfig+0x778>)
 80061d8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80061dc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80061de:	f7fc fefd 	bl	8002fdc <HAL_GetTick>
 80061e2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80061e4:	e008      	b.n	80061f8 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80061e6:	f7fc fef9 	bl	8002fdc <HAL_GetTick>
 80061ea:	4602      	mov	r2, r0
 80061ec:	693b      	ldr	r3, [r7, #16]
 80061ee:	1ad3      	subs	r3, r2, r3
 80061f0:	2b02      	cmp	r3, #2
 80061f2:	d901      	bls.n	80061f8 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80061f4:	2303      	movs	r3, #3
 80061f6:	e0a7      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80061f8:	4b24      	ldr	r3, [pc, #144]	; (800628c <HAL_RCC_OscConfig+0x778>)
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006200:	2b00      	cmp	r3, #0
 8006202:	d1f0      	bne.n	80061e6 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006204:	4b21      	ldr	r3, [pc, #132]	; (800628c <HAL_RCC_OscConfig+0x778>)
 8006206:	68da      	ldr	r2, [r3, #12]
 8006208:	4b21      	ldr	r3, [pc, #132]	; (8006290 <HAL_RCC_OscConfig+0x77c>)
 800620a:	4013      	ands	r3, r2
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8006210:	687a      	ldr	r2, [r7, #4]
 8006212:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8006214:	3a01      	subs	r2, #1
 8006216:	0112      	lsls	r2, r2, #4
 8006218:	4311      	orrs	r1, r2
 800621a:	687a      	ldr	r2, [r7, #4]
 800621c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800621e:	0212      	lsls	r2, r2, #8
 8006220:	4311      	orrs	r1, r2
 8006222:	687a      	ldr	r2, [r7, #4]
 8006224:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006226:	0852      	lsrs	r2, r2, #1
 8006228:	3a01      	subs	r2, #1
 800622a:	0552      	lsls	r2, r2, #21
 800622c:	4311      	orrs	r1, r2
 800622e:	687a      	ldr	r2, [r7, #4]
 8006230:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006232:	0852      	lsrs	r2, r2, #1
 8006234:	3a01      	subs	r2, #1
 8006236:	0652      	lsls	r2, r2, #25
 8006238:	4311      	orrs	r1, r2
 800623a:	687a      	ldr	r2, [r7, #4]
 800623c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800623e:	06d2      	lsls	r2, r2, #27
 8006240:	430a      	orrs	r2, r1
 8006242:	4912      	ldr	r1, [pc, #72]	; (800628c <HAL_RCC_OscConfig+0x778>)
 8006244:	4313      	orrs	r3, r2
 8006246:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006248:	4b10      	ldr	r3, [pc, #64]	; (800628c <HAL_RCC_OscConfig+0x778>)
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a0f      	ldr	r2, [pc, #60]	; (800628c <HAL_RCC_OscConfig+0x778>)
 800624e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006252:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006254:	4b0d      	ldr	r3, [pc, #52]	; (800628c <HAL_RCC_OscConfig+0x778>)
 8006256:	68db      	ldr	r3, [r3, #12]
 8006258:	4a0c      	ldr	r2, [pc, #48]	; (800628c <HAL_RCC_OscConfig+0x778>)
 800625a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800625e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006260:	f7fc febc 	bl	8002fdc <HAL_GetTick>
 8006264:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006266:	e008      	b.n	800627a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006268:	f7fc feb8 	bl	8002fdc <HAL_GetTick>
 800626c:	4602      	mov	r2, r0
 800626e:	693b      	ldr	r3, [r7, #16]
 8006270:	1ad3      	subs	r3, r2, r3
 8006272:	2b02      	cmp	r3, #2
 8006274:	d901      	bls.n	800627a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8006276:	2303      	movs	r3, #3
 8006278:	e066      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800627a:	4b04      	ldr	r3, [pc, #16]	; (800628c <HAL_RCC_OscConfig+0x778>)
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006282:	2b00      	cmp	r3, #0
 8006284:	d0f0      	beq.n	8006268 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006286:	e05e      	b.n	8006346 <HAL_RCC_OscConfig+0x832>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006288:	2301      	movs	r3, #1
 800628a:	e05d      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
 800628c:	40021000 	.word	0x40021000
 8006290:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006294:	4b2e      	ldr	r3, [pc, #184]	; (8006350 <HAL_RCC_OscConfig+0x83c>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800629c:	2b00      	cmp	r3, #0
 800629e:	d152      	bne.n	8006346 <HAL_RCC_OscConfig+0x832>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80062a0:	4b2b      	ldr	r3, [pc, #172]	; (8006350 <HAL_RCC_OscConfig+0x83c>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a2a      	ldr	r2, [pc, #168]	; (8006350 <HAL_RCC_OscConfig+0x83c>)
 80062a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80062aa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80062ac:	4b28      	ldr	r3, [pc, #160]	; (8006350 <HAL_RCC_OscConfig+0x83c>)
 80062ae:	68db      	ldr	r3, [r3, #12]
 80062b0:	4a27      	ldr	r2, [pc, #156]	; (8006350 <HAL_RCC_OscConfig+0x83c>)
 80062b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80062b6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80062b8:	f7fc fe90 	bl	8002fdc <HAL_GetTick>
 80062bc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80062be:	e008      	b.n	80062d2 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80062c0:	f7fc fe8c 	bl	8002fdc <HAL_GetTick>
 80062c4:	4602      	mov	r2, r0
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	1ad3      	subs	r3, r2, r3
 80062ca:	2b02      	cmp	r3, #2
 80062cc:	d901      	bls.n	80062d2 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80062ce:	2303      	movs	r3, #3
 80062d0:	e03a      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80062d2:	4b1f      	ldr	r3, [pc, #124]	; (8006350 <HAL_RCC_OscConfig+0x83c>)
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d0f0      	beq.n	80062c0 <HAL_RCC_OscConfig+0x7ac>
 80062de:	e032      	b.n	8006346 <HAL_RCC_OscConfig+0x832>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80062e0:	69bb      	ldr	r3, [r7, #24]
 80062e2:	2b0c      	cmp	r3, #12
 80062e4:	d02d      	beq.n	8006342 <HAL_RCC_OscConfig+0x82e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80062e6:	4b1a      	ldr	r3, [pc, #104]	; (8006350 <HAL_RCC_OscConfig+0x83c>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	4a19      	ldr	r2, [pc, #100]	; (8006350 <HAL_RCC_OscConfig+0x83c>)
 80062ec:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80062f0:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80062f2:	4b17      	ldr	r3, [pc, #92]	; (8006350 <HAL_RCC_OscConfig+0x83c>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d105      	bne.n	800630a <HAL_RCC_OscConfig+0x7f6>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80062fe:	4b14      	ldr	r3, [pc, #80]	; (8006350 <HAL_RCC_OscConfig+0x83c>)
 8006300:	68db      	ldr	r3, [r3, #12]
 8006302:	4a13      	ldr	r2, [pc, #76]	; (8006350 <HAL_RCC_OscConfig+0x83c>)
 8006304:	f023 0303 	bic.w	r3, r3, #3
 8006308:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 800630a:	4b11      	ldr	r3, [pc, #68]	; (8006350 <HAL_RCC_OscConfig+0x83c>)
 800630c:	68db      	ldr	r3, [r3, #12]
 800630e:	4a10      	ldr	r2, [pc, #64]	; (8006350 <HAL_RCC_OscConfig+0x83c>)
 8006310:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006314:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006318:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800631a:	f7fc fe5f 	bl	8002fdc <HAL_GetTick>
 800631e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006320:	e008      	b.n	8006334 <HAL_RCC_OscConfig+0x820>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006322:	f7fc fe5b 	bl	8002fdc <HAL_GetTick>
 8006326:	4602      	mov	r2, r0
 8006328:	693b      	ldr	r3, [r7, #16]
 800632a:	1ad3      	subs	r3, r2, r3
 800632c:	2b02      	cmp	r3, #2
 800632e:	d901      	bls.n	8006334 <HAL_RCC_OscConfig+0x820>
          {
            return HAL_TIMEOUT;
 8006330:	2303      	movs	r3, #3
 8006332:	e009      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006334:	4b06      	ldr	r3, [pc, #24]	; (8006350 <HAL_RCC_OscConfig+0x83c>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800633c:	2b00      	cmp	r3, #0
 800633e:	d1f0      	bne.n	8006322 <HAL_RCC_OscConfig+0x80e>
 8006340:	e001      	b.n	8006346 <HAL_RCC_OscConfig+0x832>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006342:	2301      	movs	r3, #1
 8006344:	e000      	b.n	8006348 <HAL_RCC_OscConfig+0x834>
      }
    }
  }
  return HAL_OK;
 8006346:	2300      	movs	r3, #0
}
 8006348:	4618      	mov	r0, r3
 800634a:	3720      	adds	r7, #32
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}
 8006350:	40021000 	.word	0x40021000

08006354 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b084      	sub	sp, #16
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d101      	bne.n	8006368 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006364:	2301      	movs	r3, #1
 8006366:	e0c8      	b.n	80064fa <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006368:	4b66      	ldr	r3, [pc, #408]	; (8006504 <HAL_RCC_ClockConfig+0x1b0>)
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f003 0307 	and.w	r3, r3, #7
 8006370:	683a      	ldr	r2, [r7, #0]
 8006372:	429a      	cmp	r2, r3
 8006374:	d910      	bls.n	8006398 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006376:	4b63      	ldr	r3, [pc, #396]	; (8006504 <HAL_RCC_ClockConfig+0x1b0>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f023 0207 	bic.w	r2, r3, #7
 800637e:	4961      	ldr	r1, [pc, #388]	; (8006504 <HAL_RCC_ClockConfig+0x1b0>)
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	4313      	orrs	r3, r2
 8006384:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006386:	4b5f      	ldr	r3, [pc, #380]	; (8006504 <HAL_RCC_ClockConfig+0x1b0>)
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f003 0307 	and.w	r3, r3, #7
 800638e:	683a      	ldr	r2, [r7, #0]
 8006390:	429a      	cmp	r2, r3
 8006392:	d001      	beq.n	8006398 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006394:	2301      	movs	r3, #1
 8006396:	e0b0      	b.n	80064fa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f003 0301 	and.w	r3, r3, #1
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d04c      	beq.n	800643e <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	2b03      	cmp	r3, #3
 80063aa:	d107      	bne.n	80063bc <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80063ac:	4b56      	ldr	r3, [pc, #344]	; (8006508 <HAL_RCC_ClockConfig+0x1b4>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d121      	bne.n	80063fc <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	e09e      	b.n	80064fa <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	2b02      	cmp	r3, #2
 80063c2:	d107      	bne.n	80063d4 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80063c4:	4b50      	ldr	r3, [pc, #320]	; (8006508 <HAL_RCC_ClockConfig+0x1b4>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d115      	bne.n	80063fc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80063d0:	2301      	movs	r3, #1
 80063d2:	e092      	b.n	80064fa <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d107      	bne.n	80063ec <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80063dc:	4b4a      	ldr	r3, [pc, #296]	; (8006508 <HAL_RCC_ClockConfig+0x1b4>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f003 0302 	and.w	r3, r3, #2
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d109      	bne.n	80063fc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80063e8:	2301      	movs	r3, #1
 80063ea:	e086      	b.n	80064fa <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80063ec:	4b46      	ldr	r3, [pc, #280]	; (8006508 <HAL_RCC_ClockConfig+0x1b4>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d101      	bne.n	80063fc <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80063f8:	2301      	movs	r3, #1
 80063fa:	e07e      	b.n	80064fa <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80063fc:	4b42      	ldr	r3, [pc, #264]	; (8006508 <HAL_RCC_ClockConfig+0x1b4>)
 80063fe:	689b      	ldr	r3, [r3, #8]
 8006400:	f023 0203 	bic.w	r2, r3, #3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	493f      	ldr	r1, [pc, #252]	; (8006508 <HAL_RCC_ClockConfig+0x1b4>)
 800640a:	4313      	orrs	r3, r2
 800640c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800640e:	f7fc fde5 	bl	8002fdc <HAL_GetTick>
 8006412:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006414:	e00a      	b.n	800642c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006416:	f7fc fde1 	bl	8002fdc <HAL_GetTick>
 800641a:	4602      	mov	r2, r0
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	1ad3      	subs	r3, r2, r3
 8006420:	f241 3288 	movw	r2, #5000	; 0x1388
 8006424:	4293      	cmp	r3, r2
 8006426:	d901      	bls.n	800642c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8006428:	2303      	movs	r3, #3
 800642a:	e066      	b.n	80064fa <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800642c:	4b36      	ldr	r3, [pc, #216]	; (8006508 <HAL_RCC_ClockConfig+0x1b4>)
 800642e:	689b      	ldr	r3, [r3, #8]
 8006430:	f003 020c 	and.w	r2, r3, #12
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	009b      	lsls	r3, r3, #2
 800643a:	429a      	cmp	r2, r3
 800643c:	d1eb      	bne.n	8006416 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f003 0302 	and.w	r3, r3, #2
 8006446:	2b00      	cmp	r3, #0
 8006448:	d008      	beq.n	800645c <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800644a:	4b2f      	ldr	r3, [pc, #188]	; (8006508 <HAL_RCC_ClockConfig+0x1b4>)
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	689b      	ldr	r3, [r3, #8]
 8006456:	492c      	ldr	r1, [pc, #176]	; (8006508 <HAL_RCC_ClockConfig+0x1b4>)
 8006458:	4313      	orrs	r3, r2
 800645a:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800645c:	4b29      	ldr	r3, [pc, #164]	; (8006504 <HAL_RCC_ClockConfig+0x1b0>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f003 0307 	and.w	r3, r3, #7
 8006464:	683a      	ldr	r2, [r7, #0]
 8006466:	429a      	cmp	r2, r3
 8006468:	d210      	bcs.n	800648c <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800646a:	4b26      	ldr	r3, [pc, #152]	; (8006504 <HAL_RCC_ClockConfig+0x1b0>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f023 0207 	bic.w	r2, r3, #7
 8006472:	4924      	ldr	r1, [pc, #144]	; (8006504 <HAL_RCC_ClockConfig+0x1b0>)
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	4313      	orrs	r3, r2
 8006478:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800647a:	4b22      	ldr	r3, [pc, #136]	; (8006504 <HAL_RCC_ClockConfig+0x1b0>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f003 0307 	and.w	r3, r3, #7
 8006482:	683a      	ldr	r2, [r7, #0]
 8006484:	429a      	cmp	r2, r3
 8006486:	d001      	beq.n	800648c <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	e036      	b.n	80064fa <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f003 0304 	and.w	r3, r3, #4
 8006494:	2b00      	cmp	r3, #0
 8006496:	d008      	beq.n	80064aa <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006498:	4b1b      	ldr	r3, [pc, #108]	; (8006508 <HAL_RCC_ClockConfig+0x1b4>)
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	68db      	ldr	r3, [r3, #12]
 80064a4:	4918      	ldr	r1, [pc, #96]	; (8006508 <HAL_RCC_ClockConfig+0x1b4>)
 80064a6:	4313      	orrs	r3, r2
 80064a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f003 0308 	and.w	r3, r3, #8
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d009      	beq.n	80064ca <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80064b6:	4b14      	ldr	r3, [pc, #80]	; (8006508 <HAL_RCC_ClockConfig+0x1b4>)
 80064b8:	689b      	ldr	r3, [r3, #8]
 80064ba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	691b      	ldr	r3, [r3, #16]
 80064c2:	00db      	lsls	r3, r3, #3
 80064c4:	4910      	ldr	r1, [pc, #64]	; (8006508 <HAL_RCC_ClockConfig+0x1b4>)
 80064c6:	4313      	orrs	r3, r2
 80064c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80064ca:	f000 f825 	bl	8006518 <HAL_RCC_GetSysClockFreq>
 80064ce:	4602      	mov	r2, r0
 80064d0:	4b0d      	ldr	r3, [pc, #52]	; (8006508 <HAL_RCC_ClockConfig+0x1b4>)
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	091b      	lsrs	r3, r3, #4
 80064d6:	f003 030f 	and.w	r3, r3, #15
 80064da:	490c      	ldr	r1, [pc, #48]	; (800650c <HAL_RCC_ClockConfig+0x1b8>)
 80064dc:	5ccb      	ldrb	r3, [r1, r3]
 80064de:	f003 031f 	and.w	r3, r3, #31
 80064e2:	fa22 f303 	lsr.w	r3, r2, r3
 80064e6:	4a0a      	ldr	r2, [pc, #40]	; (8006510 <HAL_RCC_ClockConfig+0x1bc>)
 80064e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80064ea:	4b0a      	ldr	r3, [pc, #40]	; (8006514 <HAL_RCC_ClockConfig+0x1c0>)
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	4618      	mov	r0, r3
 80064f0:	f7fc fd24 	bl	8002f3c <HAL_InitTick>
 80064f4:	4603      	mov	r3, r0
 80064f6:	72fb      	strb	r3, [r7, #11]

  return status;
 80064f8:	7afb      	ldrb	r3, [r7, #11]
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3710      	adds	r7, #16
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}
 8006502:	bf00      	nop
 8006504:	40022000 	.word	0x40022000
 8006508:	40021000 	.word	0x40021000
 800650c:	08021360 	.word	0x08021360
 8006510:	20000008 	.word	0x20000008
 8006514:	2000000c 	.word	0x2000000c

08006518 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006518:	b480      	push	{r7}
 800651a:	b089      	sub	sp, #36	; 0x24
 800651c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800651e:	2300      	movs	r3, #0
 8006520:	61fb      	str	r3, [r7, #28]
 8006522:	2300      	movs	r3, #0
 8006524:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006526:	4b3e      	ldr	r3, [pc, #248]	; (8006620 <HAL_RCC_GetSysClockFreq+0x108>)
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	f003 030c 	and.w	r3, r3, #12
 800652e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006530:	4b3b      	ldr	r3, [pc, #236]	; (8006620 <HAL_RCC_GetSysClockFreq+0x108>)
 8006532:	68db      	ldr	r3, [r3, #12]
 8006534:	f003 0303 	and.w	r3, r3, #3
 8006538:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	2b00      	cmp	r3, #0
 800653e:	d005      	beq.n	800654c <HAL_RCC_GetSysClockFreq+0x34>
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	2b0c      	cmp	r3, #12
 8006544:	d121      	bne.n	800658a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2b01      	cmp	r3, #1
 800654a:	d11e      	bne.n	800658a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800654c:	4b34      	ldr	r3, [pc, #208]	; (8006620 <HAL_RCC_GetSysClockFreq+0x108>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f003 0308 	and.w	r3, r3, #8
 8006554:	2b00      	cmp	r3, #0
 8006556:	d107      	bne.n	8006568 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006558:	4b31      	ldr	r3, [pc, #196]	; (8006620 <HAL_RCC_GetSysClockFreq+0x108>)
 800655a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800655e:	0a1b      	lsrs	r3, r3, #8
 8006560:	f003 030f 	and.w	r3, r3, #15
 8006564:	61fb      	str	r3, [r7, #28]
 8006566:	e005      	b.n	8006574 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006568:	4b2d      	ldr	r3, [pc, #180]	; (8006620 <HAL_RCC_GetSysClockFreq+0x108>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	091b      	lsrs	r3, r3, #4
 800656e:	f003 030f 	and.w	r3, r3, #15
 8006572:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006574:	4a2b      	ldr	r2, [pc, #172]	; (8006624 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006576:	69fb      	ldr	r3, [r7, #28]
 8006578:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800657c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d10d      	bne.n	80065a0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006584:	69fb      	ldr	r3, [r7, #28]
 8006586:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006588:	e00a      	b.n	80065a0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	2b04      	cmp	r3, #4
 800658e:	d102      	bne.n	8006596 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006590:	4b25      	ldr	r3, [pc, #148]	; (8006628 <HAL_RCC_GetSysClockFreq+0x110>)
 8006592:	61bb      	str	r3, [r7, #24]
 8006594:	e004      	b.n	80065a0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	2b08      	cmp	r3, #8
 800659a:	d101      	bne.n	80065a0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800659c:	4b23      	ldr	r3, [pc, #140]	; (800662c <HAL_RCC_GetSysClockFreq+0x114>)
 800659e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80065a0:	693b      	ldr	r3, [r7, #16]
 80065a2:	2b0c      	cmp	r3, #12
 80065a4:	d134      	bne.n	8006610 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80065a6:	4b1e      	ldr	r3, [pc, #120]	; (8006620 <HAL_RCC_GetSysClockFreq+0x108>)
 80065a8:	68db      	ldr	r3, [r3, #12]
 80065aa:	f003 0303 	and.w	r3, r3, #3
 80065ae:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80065b0:	68bb      	ldr	r3, [r7, #8]
 80065b2:	2b02      	cmp	r3, #2
 80065b4:	d003      	beq.n	80065be <HAL_RCC_GetSysClockFreq+0xa6>
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	2b03      	cmp	r3, #3
 80065ba:	d003      	beq.n	80065c4 <HAL_RCC_GetSysClockFreq+0xac>
 80065bc:	e005      	b.n	80065ca <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80065be:	4b1a      	ldr	r3, [pc, #104]	; (8006628 <HAL_RCC_GetSysClockFreq+0x110>)
 80065c0:	617b      	str	r3, [r7, #20]
      break;
 80065c2:	e005      	b.n	80065d0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80065c4:	4b19      	ldr	r3, [pc, #100]	; (800662c <HAL_RCC_GetSysClockFreq+0x114>)
 80065c6:	617b      	str	r3, [r7, #20]
      break;
 80065c8:	e002      	b.n	80065d0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80065ca:	69fb      	ldr	r3, [r7, #28]
 80065cc:	617b      	str	r3, [r7, #20]
      break;
 80065ce:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80065d0:	4b13      	ldr	r3, [pc, #76]	; (8006620 <HAL_RCC_GetSysClockFreq+0x108>)
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	091b      	lsrs	r3, r3, #4
 80065d6:	f003 0307 	and.w	r3, r3, #7
 80065da:	3301      	adds	r3, #1
 80065dc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80065de:	4b10      	ldr	r3, [pc, #64]	; (8006620 <HAL_RCC_GetSysClockFreq+0x108>)
 80065e0:	68db      	ldr	r3, [r3, #12]
 80065e2:	0a1b      	lsrs	r3, r3, #8
 80065e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80065e8:	697a      	ldr	r2, [r7, #20]
 80065ea:	fb03 f202 	mul.w	r2, r3, r2
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80065f4:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80065f6:	4b0a      	ldr	r3, [pc, #40]	; (8006620 <HAL_RCC_GetSysClockFreq+0x108>)
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	0e5b      	lsrs	r3, r3, #25
 80065fc:	f003 0303 	and.w	r3, r3, #3
 8006600:	3301      	adds	r3, #1
 8006602:	005b      	lsls	r3, r3, #1
 8006604:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006606:	697a      	ldr	r2, [r7, #20]
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	fbb2 f3f3 	udiv	r3, r2, r3
 800660e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006610:	69bb      	ldr	r3, [r7, #24]
}
 8006612:	4618      	mov	r0, r3
 8006614:	3724      	adds	r7, #36	; 0x24
 8006616:	46bd      	mov	sp, r7
 8006618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661c:	4770      	bx	lr
 800661e:	bf00      	nop
 8006620:	40021000 	.word	0x40021000
 8006624:	08021378 	.word	0x08021378
 8006628:	00f42400 	.word	0x00f42400
 800662c:	007a1200 	.word	0x007a1200

08006630 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006630:	b480      	push	{r7}
 8006632:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006634:	4b03      	ldr	r3, [pc, #12]	; (8006644 <HAL_RCC_GetHCLKFreq+0x14>)
 8006636:	681b      	ldr	r3, [r3, #0]
}
 8006638:	4618      	mov	r0, r3
 800663a:	46bd      	mov	sp, r7
 800663c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006640:	4770      	bx	lr
 8006642:	bf00      	nop
 8006644:	20000008 	.word	0x20000008

08006648 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800664c:	f7ff fff0 	bl	8006630 <HAL_RCC_GetHCLKFreq>
 8006650:	4602      	mov	r2, r0
 8006652:	4b06      	ldr	r3, [pc, #24]	; (800666c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	0a1b      	lsrs	r3, r3, #8
 8006658:	f003 0307 	and.w	r3, r3, #7
 800665c:	4904      	ldr	r1, [pc, #16]	; (8006670 <HAL_RCC_GetPCLK1Freq+0x28>)
 800665e:	5ccb      	ldrb	r3, [r1, r3]
 8006660:	f003 031f 	and.w	r3, r3, #31
 8006664:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006668:	4618      	mov	r0, r3
 800666a:	bd80      	pop	{r7, pc}
 800666c:	40021000 	.word	0x40021000
 8006670:	08021370 	.word	0x08021370

08006674 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006678:	f7ff ffda 	bl	8006630 <HAL_RCC_GetHCLKFreq>
 800667c:	4602      	mov	r2, r0
 800667e:	4b06      	ldr	r3, [pc, #24]	; (8006698 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006680:	689b      	ldr	r3, [r3, #8]
 8006682:	0adb      	lsrs	r3, r3, #11
 8006684:	f003 0307 	and.w	r3, r3, #7
 8006688:	4904      	ldr	r1, [pc, #16]	; (800669c <HAL_RCC_GetPCLK2Freq+0x28>)
 800668a:	5ccb      	ldrb	r3, [r1, r3]
 800668c:	f003 031f 	and.w	r3, r3, #31
 8006690:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006694:	4618      	mov	r0, r3
 8006696:	bd80      	pop	{r7, pc}
 8006698:	40021000 	.word	0x40021000
 800669c:	08021370 	.word	0x08021370

080066a0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b086      	sub	sp, #24
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80066a8:	2300      	movs	r3, #0
 80066aa:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80066ac:	4b2a      	ldr	r3, [pc, #168]	; (8006758 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80066ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d003      	beq.n	80066c0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80066b8:	f7ff f9c8 	bl	8005a4c <HAL_PWREx_GetVoltageRange>
 80066bc:	6178      	str	r0, [r7, #20]
 80066be:	e014      	b.n	80066ea <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80066c0:	4b25      	ldr	r3, [pc, #148]	; (8006758 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80066c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066c4:	4a24      	ldr	r2, [pc, #144]	; (8006758 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80066c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80066ca:	6593      	str	r3, [r2, #88]	; 0x58
 80066cc:	4b22      	ldr	r3, [pc, #136]	; (8006758 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80066ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066d4:	60fb      	str	r3, [r7, #12]
 80066d6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80066d8:	f7ff f9b8 	bl	8005a4c <HAL_PWREx_GetVoltageRange>
 80066dc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80066de:	4b1e      	ldr	r3, [pc, #120]	; (8006758 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80066e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066e2:	4a1d      	ldr	r2, [pc, #116]	; (8006758 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80066e4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80066e8:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066f0:	d10b      	bne.n	800670a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2b80      	cmp	r3, #128	; 0x80
 80066f6:	d919      	bls.n	800672c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	2ba0      	cmp	r3, #160	; 0xa0
 80066fc:	d902      	bls.n	8006704 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80066fe:	2302      	movs	r3, #2
 8006700:	613b      	str	r3, [r7, #16]
 8006702:	e013      	b.n	800672c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006704:	2301      	movs	r3, #1
 8006706:	613b      	str	r3, [r7, #16]
 8006708:	e010      	b.n	800672c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2b80      	cmp	r3, #128	; 0x80
 800670e:	d902      	bls.n	8006716 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006710:	2303      	movs	r3, #3
 8006712:	613b      	str	r3, [r7, #16]
 8006714:	e00a      	b.n	800672c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2b80      	cmp	r3, #128	; 0x80
 800671a:	d102      	bne.n	8006722 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800671c:	2302      	movs	r3, #2
 800671e:	613b      	str	r3, [r7, #16]
 8006720:	e004      	b.n	800672c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	2b70      	cmp	r3, #112	; 0x70
 8006726:	d101      	bne.n	800672c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006728:	2301      	movs	r3, #1
 800672a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800672c:	4b0b      	ldr	r3, [pc, #44]	; (800675c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f023 0207 	bic.w	r2, r3, #7
 8006734:	4909      	ldr	r1, [pc, #36]	; (800675c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	4313      	orrs	r3, r2
 800673a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800673c:	4b07      	ldr	r3, [pc, #28]	; (800675c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	f003 0307 	and.w	r3, r3, #7
 8006744:	693a      	ldr	r2, [r7, #16]
 8006746:	429a      	cmp	r2, r3
 8006748:	d001      	beq.n	800674e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800674a:	2301      	movs	r3, #1
 800674c:	e000      	b.n	8006750 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800674e:	2300      	movs	r3, #0
}
 8006750:	4618      	mov	r0, r3
 8006752:	3718      	adds	r7, #24
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}
 8006758:	40021000 	.word	0x40021000
 800675c:	40022000 	.word	0x40022000

08006760 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b086      	sub	sp, #24
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006768:	2300      	movs	r3, #0
 800676a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800676c:	2300      	movs	r3, #0
 800676e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006778:	2b00      	cmp	r3, #0
 800677a:	d031      	beq.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006780:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006784:	d01a      	beq.n	80067bc <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8006786:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800678a:	d814      	bhi.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 800678c:	2b00      	cmp	r3, #0
 800678e:	d009      	beq.n	80067a4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006790:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006794:	d10f      	bne.n	80067b6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8006796:	4b5d      	ldr	r3, [pc, #372]	; (800690c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006798:	68db      	ldr	r3, [r3, #12]
 800679a:	4a5c      	ldr	r2, [pc, #368]	; (800690c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800679c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067a0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80067a2:	e00c      	b.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	3304      	adds	r3, #4
 80067a8:	2100      	movs	r1, #0
 80067aa:	4618      	mov	r0, r3
 80067ac:	f000 f9ce 	bl	8006b4c <RCCEx_PLLSAI1_Config>
 80067b0:	4603      	mov	r3, r0
 80067b2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80067b4:	e003      	b.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80067b6:	2301      	movs	r3, #1
 80067b8:	74fb      	strb	r3, [r7, #19]
      break;
 80067ba:	e000      	b.n	80067be <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80067bc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80067be:	7cfb      	ldrb	r3, [r7, #19]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d10b      	bne.n	80067dc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80067c4:	4b51      	ldr	r3, [pc, #324]	; (800690c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80067c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067ca:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067d2:	494e      	ldr	r1, [pc, #312]	; (800690c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80067d4:	4313      	orrs	r3, r2
 80067d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80067da:	e001      	b.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80067dc:	7cfb      	ldrb	r3, [r7, #19]
 80067de:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	f000 809e 	beq.w	800692a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80067ee:	2300      	movs	r3, #0
 80067f0:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80067f2:	4b46      	ldr	r3, [pc, #280]	; (800690c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80067f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d101      	bne.n	8006802 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 80067fe:	2301      	movs	r3, #1
 8006800:	e000      	b.n	8006804 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8006802:	2300      	movs	r3, #0
 8006804:	2b00      	cmp	r3, #0
 8006806:	d00d      	beq.n	8006824 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006808:	4b40      	ldr	r3, [pc, #256]	; (800690c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800680a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800680c:	4a3f      	ldr	r2, [pc, #252]	; (800690c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800680e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006812:	6593      	str	r3, [r2, #88]	; 0x58
 8006814:	4b3d      	ldr	r3, [pc, #244]	; (800690c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006816:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006818:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800681c:	60bb      	str	r3, [r7, #8]
 800681e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006820:	2301      	movs	r3, #1
 8006822:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006824:	4b3a      	ldr	r3, [pc, #232]	; (8006910 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	4a39      	ldr	r2, [pc, #228]	; (8006910 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800682a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800682e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006830:	f7fc fbd4 	bl	8002fdc <HAL_GetTick>
 8006834:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006836:	e009      	b.n	800684c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006838:	f7fc fbd0 	bl	8002fdc <HAL_GetTick>
 800683c:	4602      	mov	r2, r0
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	1ad3      	subs	r3, r2, r3
 8006842:	2b02      	cmp	r3, #2
 8006844:	d902      	bls.n	800684c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8006846:	2303      	movs	r3, #3
 8006848:	74fb      	strb	r3, [r7, #19]
        break;
 800684a:	e005      	b.n	8006858 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800684c:	4b30      	ldr	r3, [pc, #192]	; (8006910 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006854:	2b00      	cmp	r3, #0
 8006856:	d0ef      	beq.n	8006838 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8006858:	7cfb      	ldrb	r3, [r7, #19]
 800685a:	2b00      	cmp	r3, #0
 800685c:	d15a      	bne.n	8006914 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800685e:	4b2b      	ldr	r3, [pc, #172]	; (800690c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006860:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006864:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006868:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d01e      	beq.n	80068ae <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006874:	697a      	ldr	r2, [r7, #20]
 8006876:	429a      	cmp	r2, r3
 8006878:	d019      	beq.n	80068ae <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800687a:	4b24      	ldr	r3, [pc, #144]	; (800690c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800687c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006880:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006884:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006886:	4b21      	ldr	r3, [pc, #132]	; (800690c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006888:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800688c:	4a1f      	ldr	r2, [pc, #124]	; (800690c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800688e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006892:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006896:	4b1d      	ldr	r3, [pc, #116]	; (800690c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006898:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800689c:	4a1b      	ldr	r2, [pc, #108]	; (800690c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800689e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068a2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80068a6:	4a19      	ldr	r2, [pc, #100]	; (800690c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80068ae:	697b      	ldr	r3, [r7, #20]
 80068b0:	f003 0301 	and.w	r3, r3, #1
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d016      	beq.n	80068e6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068b8:	f7fc fb90 	bl	8002fdc <HAL_GetTick>
 80068bc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068be:	e00b      	b.n	80068d8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068c0:	f7fc fb8c 	bl	8002fdc <HAL_GetTick>
 80068c4:	4602      	mov	r2, r0
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d902      	bls.n	80068d8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80068d2:	2303      	movs	r3, #3
 80068d4:	74fb      	strb	r3, [r7, #19]
            break;
 80068d6:	e006      	b.n	80068e6 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80068d8:	4b0c      	ldr	r3, [pc, #48]	; (800690c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80068da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068de:	f003 0302 	and.w	r3, r3, #2
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d0ec      	beq.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 80068e6:	7cfb      	ldrb	r3, [r7, #19]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d10b      	bne.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80068ec:	4b07      	ldr	r3, [pc, #28]	; (800690c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80068ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068f2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068fa:	4904      	ldr	r1, [pc, #16]	; (800690c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80068fc:	4313      	orrs	r3, r2
 80068fe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006902:	e009      	b.n	8006918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006904:	7cfb      	ldrb	r3, [r7, #19]
 8006906:	74bb      	strb	r3, [r7, #18]
 8006908:	e006      	b.n	8006918 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800690a:	bf00      	nop
 800690c:	40021000 	.word	0x40021000
 8006910:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006914:	7cfb      	ldrb	r3, [r7, #19]
 8006916:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006918:	7c7b      	ldrb	r3, [r7, #17]
 800691a:	2b01      	cmp	r3, #1
 800691c:	d105      	bne.n	800692a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800691e:	4b8a      	ldr	r3, [pc, #552]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006920:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006922:	4a89      	ldr	r2, [pc, #548]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006924:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006928:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	f003 0301 	and.w	r3, r3, #1
 8006932:	2b00      	cmp	r3, #0
 8006934:	d00a      	beq.n	800694c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006936:	4b84      	ldr	r3, [pc, #528]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006938:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800693c:	f023 0203 	bic.w	r2, r3, #3
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	6a1b      	ldr	r3, [r3, #32]
 8006944:	4980      	ldr	r1, [pc, #512]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006946:	4313      	orrs	r3, r2
 8006948:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	f003 0302 	and.w	r3, r3, #2
 8006954:	2b00      	cmp	r3, #0
 8006956:	d00a      	beq.n	800696e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006958:	4b7b      	ldr	r3, [pc, #492]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800695a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800695e:	f023 020c 	bic.w	r2, r3, #12
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006966:	4978      	ldr	r1, [pc, #480]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006968:	4313      	orrs	r3, r2
 800696a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f003 0320 	and.w	r3, r3, #32
 8006976:	2b00      	cmp	r3, #0
 8006978:	d00a      	beq.n	8006990 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800697a:	4b73      	ldr	r3, [pc, #460]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800697c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006980:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006988:	496f      	ldr	r1, [pc, #444]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800698a:	4313      	orrs	r3, r2
 800698c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006998:	2b00      	cmp	r3, #0
 800699a:	d00a      	beq.n	80069b2 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800699c:	4b6a      	ldr	r3, [pc, #424]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800699e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069a2:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80069aa:	4967      	ldr	r1, [pc, #412]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80069ac:	4313      	orrs	r3, r2
 80069ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d00a      	beq.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80069be:	4b62      	ldr	r3, [pc, #392]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80069c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069c4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069cc:	495e      	ldr	r1, [pc, #376]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80069ce:	4313      	orrs	r3, r2
 80069d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d00a      	beq.n	80069f6 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80069e0:	4b59      	ldr	r3, [pc, #356]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80069e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069e6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069ee:	4956      	ldr	r1, [pc, #344]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80069f0:	4313      	orrs	r3, r2
 80069f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d00a      	beq.n	8006a18 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006a02:	4b51      	ldr	r3, [pc, #324]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a08:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a10:	494d      	ldr	r1, [pc, #308]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a12:	4313      	orrs	r3, r2
 8006a14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d028      	beq.n	8006a76 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006a24:	4b48      	ldr	r3, [pc, #288]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a2a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a32:	4945      	ldr	r1, [pc, #276]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a34:	4313      	orrs	r3, r2
 8006a36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a3e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006a42:	d106      	bne.n	8006a52 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a44:	4b40      	ldr	r3, [pc, #256]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a46:	68db      	ldr	r3, [r3, #12]
 8006a48:	4a3f      	ldr	r2, [pc, #252]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006a4e:	60d3      	str	r3, [r2, #12]
 8006a50:	e011      	b.n	8006a76 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a56:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006a5a:	d10c      	bne.n	8006a76 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	3304      	adds	r3, #4
 8006a60:	2101      	movs	r1, #1
 8006a62:	4618      	mov	r0, r3
 8006a64:	f000 f872 	bl	8006b4c <RCCEx_PLLSAI1_Config>
 8006a68:	4603      	mov	r3, r0
 8006a6a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006a6c:	7cfb      	ldrb	r3, [r7, #19]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d001      	beq.n	8006a76 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8006a72:	7cfb      	ldrb	r3, [r7, #19]
 8006a74:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d028      	beq.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006a82:	4b31      	ldr	r3, [pc, #196]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a88:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a90:	492d      	ldr	r1, [pc, #180]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006a92:	4313      	orrs	r3, r2
 8006a94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a9c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006aa0:	d106      	bne.n	8006ab0 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006aa2:	4b29      	ldr	r3, [pc, #164]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006aa4:	68db      	ldr	r3, [r3, #12]
 8006aa6:	4a28      	ldr	r2, [pc, #160]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006aa8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006aac:	60d3      	str	r3, [r2, #12]
 8006aae:	e011      	b.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ab4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006ab8:	d10c      	bne.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	3304      	adds	r3, #4
 8006abe:	2101      	movs	r1, #1
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	f000 f843 	bl	8006b4c <RCCEx_PLLSAI1_Config>
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006aca:	7cfb      	ldrb	r3, [r7, #19]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d001      	beq.n	8006ad4 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8006ad0:	7cfb      	ldrb	r3, [r7, #19]
 8006ad2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d01c      	beq.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006ae0:	4b19      	ldr	r3, [pc, #100]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006ae2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ae6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006aee:	4916      	ldr	r1, [pc, #88]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006af0:	4313      	orrs	r3, r2
 8006af2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006afa:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006afe:	d10c      	bne.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	3304      	adds	r3, #4
 8006b04:	2102      	movs	r1, #2
 8006b06:	4618      	mov	r0, r3
 8006b08:	f000 f820 	bl	8006b4c <RCCEx_PLLSAI1_Config>
 8006b0c:	4603      	mov	r3, r0
 8006b0e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006b10:	7cfb      	ldrb	r3, [r7, #19]
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d001      	beq.n	8006b1a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8006b16:	7cfb      	ldrb	r3, [r7, #19]
 8006b18:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d00a      	beq.n	8006b3c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006b26:	4b08      	ldr	r3, [pc, #32]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006b28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b2c:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006b34:	4904      	ldr	r1, [pc, #16]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006b36:	4313      	orrs	r3, r2
 8006b38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006b3c:	7cbb      	ldrb	r3, [r7, #18]
}
 8006b3e:	4618      	mov	r0, r3
 8006b40:	3718      	adds	r7, #24
 8006b42:	46bd      	mov	sp, r7
 8006b44:	bd80      	pop	{r7, pc}
 8006b46:	bf00      	nop
 8006b48:	40021000 	.word	0x40021000

08006b4c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b084      	sub	sp, #16
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
 8006b54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006b56:	2300      	movs	r3, #0
 8006b58:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006b5a:	4b74      	ldr	r3, [pc, #464]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b5c:	68db      	ldr	r3, [r3, #12]
 8006b5e:	f003 0303 	and.w	r3, r3, #3
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d018      	beq.n	8006b98 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006b66:	4b71      	ldr	r3, [pc, #452]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b68:	68db      	ldr	r3, [r3, #12]
 8006b6a:	f003 0203 	and.w	r2, r3, #3
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	429a      	cmp	r2, r3
 8006b74:	d10d      	bne.n	8006b92 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
       ||
 8006b7a:	2b00      	cmp	r3, #0
 8006b7c:	d009      	beq.n	8006b92 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006b7e:	4b6b      	ldr	r3, [pc, #428]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006b80:	68db      	ldr	r3, [r3, #12]
 8006b82:	091b      	lsrs	r3, r3, #4
 8006b84:	f003 0307 	and.w	r3, r3, #7
 8006b88:	1c5a      	adds	r2, r3, #1
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	685b      	ldr	r3, [r3, #4]
       ||
 8006b8e:	429a      	cmp	r2, r3
 8006b90:	d047      	beq.n	8006c22 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	73fb      	strb	r3, [r7, #15]
 8006b96:	e044      	b.n	8006c22 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	2b03      	cmp	r3, #3
 8006b9e:	d018      	beq.n	8006bd2 <RCCEx_PLLSAI1_Config+0x86>
 8006ba0:	2b03      	cmp	r3, #3
 8006ba2:	d825      	bhi.n	8006bf0 <RCCEx_PLLSAI1_Config+0xa4>
 8006ba4:	2b01      	cmp	r3, #1
 8006ba6:	d002      	beq.n	8006bae <RCCEx_PLLSAI1_Config+0x62>
 8006ba8:	2b02      	cmp	r3, #2
 8006baa:	d009      	beq.n	8006bc0 <RCCEx_PLLSAI1_Config+0x74>
 8006bac:	e020      	b.n	8006bf0 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006bae:	4b5f      	ldr	r3, [pc, #380]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f003 0302 	and.w	r3, r3, #2
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d11d      	bne.n	8006bf6 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006bba:	2301      	movs	r3, #1
 8006bbc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006bbe:	e01a      	b.n	8006bf6 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006bc0:	4b5a      	ldr	r3, [pc, #360]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d116      	bne.n	8006bfa <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006bcc:	2301      	movs	r3, #1
 8006bce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006bd0:	e013      	b.n	8006bfa <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006bd2:	4b56      	ldr	r3, [pc, #344]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d10f      	bne.n	8006bfe <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006bde:	4b53      	ldr	r3, [pc, #332]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d109      	bne.n	8006bfe <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006bea:	2301      	movs	r3, #1
 8006bec:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006bee:	e006      	b.n	8006bfe <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006bf0:	2301      	movs	r3, #1
 8006bf2:	73fb      	strb	r3, [r7, #15]
      break;
 8006bf4:	e004      	b.n	8006c00 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006bf6:	bf00      	nop
 8006bf8:	e002      	b.n	8006c00 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006bfa:	bf00      	nop
 8006bfc:	e000      	b.n	8006c00 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006bfe:	bf00      	nop
    }

    if(status == HAL_OK)
 8006c00:	7bfb      	ldrb	r3, [r7, #15]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d10d      	bne.n	8006c22 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006c06:	4b49      	ldr	r3, [pc, #292]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c08:	68db      	ldr	r3, [r3, #12]
 8006c0a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6819      	ldr	r1, [r3, #0]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	3b01      	subs	r3, #1
 8006c18:	011b      	lsls	r3, r3, #4
 8006c1a:	430b      	orrs	r3, r1
 8006c1c:	4943      	ldr	r1, [pc, #268]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006c22:	7bfb      	ldrb	r3, [r7, #15]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d17c      	bne.n	8006d22 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006c28:	4b40      	ldr	r3, [pc, #256]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	4a3f      	ldr	r2, [pc, #252]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c2e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006c32:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c34:	f7fc f9d2 	bl	8002fdc <HAL_GetTick>
 8006c38:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006c3a:	e009      	b.n	8006c50 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006c3c:	f7fc f9ce 	bl	8002fdc <HAL_GetTick>
 8006c40:	4602      	mov	r2, r0
 8006c42:	68bb      	ldr	r3, [r7, #8]
 8006c44:	1ad3      	subs	r3, r2, r3
 8006c46:	2b02      	cmp	r3, #2
 8006c48:	d902      	bls.n	8006c50 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006c4a:	2303      	movs	r3, #3
 8006c4c:	73fb      	strb	r3, [r7, #15]
        break;
 8006c4e:	e005      	b.n	8006c5c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006c50:	4b36      	ldr	r3, [pc, #216]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d1ef      	bne.n	8006c3c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006c5c:	7bfb      	ldrb	r3, [r7, #15]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d15f      	bne.n	8006d22 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006c62:	683b      	ldr	r3, [r7, #0]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d110      	bne.n	8006c8a <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006c68:	4b30      	ldr	r3, [pc, #192]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c6a:	691b      	ldr	r3, [r3, #16]
 8006c6c:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8006c70:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	6892      	ldr	r2, [r2, #8]
 8006c78:	0211      	lsls	r1, r2, #8
 8006c7a:	687a      	ldr	r2, [r7, #4]
 8006c7c:	68d2      	ldr	r2, [r2, #12]
 8006c7e:	06d2      	lsls	r2, r2, #27
 8006c80:	430a      	orrs	r2, r1
 8006c82:	492a      	ldr	r1, [pc, #168]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c84:	4313      	orrs	r3, r2
 8006c86:	610b      	str	r3, [r1, #16]
 8006c88:	e027      	b.n	8006cda <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	2b01      	cmp	r3, #1
 8006c8e:	d112      	bne.n	8006cb6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006c90:	4b26      	ldr	r3, [pc, #152]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006c92:	691b      	ldr	r3, [r3, #16]
 8006c94:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8006c98:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006c9c:	687a      	ldr	r2, [r7, #4]
 8006c9e:	6892      	ldr	r2, [r2, #8]
 8006ca0:	0211      	lsls	r1, r2, #8
 8006ca2:	687a      	ldr	r2, [r7, #4]
 8006ca4:	6912      	ldr	r2, [r2, #16]
 8006ca6:	0852      	lsrs	r2, r2, #1
 8006ca8:	3a01      	subs	r2, #1
 8006caa:	0552      	lsls	r2, r2, #21
 8006cac:	430a      	orrs	r2, r1
 8006cae:	491f      	ldr	r1, [pc, #124]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	610b      	str	r3, [r1, #16]
 8006cb4:	e011      	b.n	8006cda <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006cb6:	4b1d      	ldr	r3, [pc, #116]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006cb8:	691b      	ldr	r3, [r3, #16]
 8006cba:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8006cbe:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8006cc2:	687a      	ldr	r2, [r7, #4]
 8006cc4:	6892      	ldr	r2, [r2, #8]
 8006cc6:	0211      	lsls	r1, r2, #8
 8006cc8:	687a      	ldr	r2, [r7, #4]
 8006cca:	6952      	ldr	r2, [r2, #20]
 8006ccc:	0852      	lsrs	r2, r2, #1
 8006cce:	3a01      	subs	r2, #1
 8006cd0:	0652      	lsls	r2, r2, #25
 8006cd2:	430a      	orrs	r2, r1
 8006cd4:	4915      	ldr	r1, [pc, #84]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006cd6:	4313      	orrs	r3, r2
 8006cd8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006cda:	4b14      	ldr	r3, [pc, #80]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	4a13      	ldr	r2, [pc, #76]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006ce0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006ce4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ce6:	f7fc f979 	bl	8002fdc <HAL_GetTick>
 8006cea:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006cec:	e009      	b.n	8006d02 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006cee:	f7fc f975 	bl	8002fdc <HAL_GetTick>
 8006cf2:	4602      	mov	r2, r0
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	1ad3      	subs	r3, r2, r3
 8006cf8:	2b02      	cmp	r3, #2
 8006cfa:	d902      	bls.n	8006d02 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8006cfc:	2303      	movs	r3, #3
 8006cfe:	73fb      	strb	r3, [r7, #15]
          break;
 8006d00:	e005      	b.n	8006d0e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006d02:	4b0a      	ldr	r3, [pc, #40]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d0ef      	beq.n	8006cee <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8006d0e:	7bfb      	ldrb	r3, [r7, #15]
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d106      	bne.n	8006d22 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006d14:	4b05      	ldr	r3, [pc, #20]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006d16:	691a      	ldr	r2, [r3, #16]
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	699b      	ldr	r3, [r3, #24]
 8006d1c:	4903      	ldr	r1, [pc, #12]	; (8006d2c <RCCEx_PLLSAI1_Config+0x1e0>)
 8006d1e:	4313      	orrs	r3, r2
 8006d20:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006d22:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d24:	4618      	mov	r0, r3
 8006d26:	3710      	adds	r7, #16
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}
 8006d2c:	40021000 	.word	0x40021000

08006d30 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b082      	sub	sp, #8
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d101      	bne.n	8006d42 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d3e:	2301      	movs	r3, #1
 8006d40:	e049      	b.n	8006dd6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d48:	b2db      	uxtb	r3, r3
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d106      	bne.n	8006d5c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2200      	movs	r2, #0
 8006d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f7fb ff30 	bl	8002bbc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2202      	movs	r2, #2
 8006d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681a      	ldr	r2, [r3, #0]
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	3304      	adds	r3, #4
 8006d6c:	4619      	mov	r1, r3
 8006d6e:	4610      	mov	r0, r2
 8006d70:	f000 fb3e 	bl	80073f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	2201      	movs	r2, #1
 8006d78:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2201      	movs	r2, #1
 8006d88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2201      	movs	r2, #1
 8006d90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2201      	movs	r2, #1
 8006d98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2201      	movs	r2, #1
 8006da0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2201      	movs	r2, #1
 8006da8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2201      	movs	r2, #1
 8006db0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2201      	movs	r2, #1
 8006db8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2201      	movs	r2, #1
 8006dd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006dd4:	2300      	movs	r3, #0
}
 8006dd6:	4618      	mov	r0, r3
 8006dd8:	3708      	adds	r7, #8
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	bd80      	pop	{r7, pc}
	...

08006de0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006de0:	b480      	push	{r7}
 8006de2:	b085      	sub	sp, #20
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006dee:	b2db      	uxtb	r3, r3
 8006df0:	2b01      	cmp	r3, #1
 8006df2:	d001      	beq.n	8006df8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006df4:	2301      	movs	r3, #1
 8006df6:	e033      	b.n	8006e60 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2202      	movs	r2, #2
 8006dfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a19      	ldr	r2, [pc, #100]	; (8006e6c <HAL_TIM_Base_Start+0x8c>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d009      	beq.n	8006e1e <HAL_TIM_Base_Start+0x3e>
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e12:	d004      	beq.n	8006e1e <HAL_TIM_Base_Start+0x3e>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a15      	ldr	r2, [pc, #84]	; (8006e70 <HAL_TIM_Base_Start+0x90>)
 8006e1a:	4293      	cmp	r3, r2
 8006e1c:	d115      	bne.n	8006e4a <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	689a      	ldr	r2, [r3, #8]
 8006e24:	4b13      	ldr	r3, [pc, #76]	; (8006e74 <HAL_TIM_Base_Start+0x94>)
 8006e26:	4013      	ands	r3, r2
 8006e28:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2b06      	cmp	r3, #6
 8006e2e:	d015      	beq.n	8006e5c <HAL_TIM_Base_Start+0x7c>
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e36:	d011      	beq.n	8006e5c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	681a      	ldr	r2, [r3, #0]
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f042 0201 	orr.w	r2, r2, #1
 8006e46:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e48:	e008      	b.n	8006e5c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	681a      	ldr	r2, [r3, #0]
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f042 0201 	orr.w	r2, r2, #1
 8006e58:	601a      	str	r2, [r3, #0]
 8006e5a:	e000      	b.n	8006e5e <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e5c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006e5e:	2300      	movs	r3, #0
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3714      	adds	r7, #20
 8006e64:	46bd      	mov	sp, r7
 8006e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6a:	4770      	bx	lr
 8006e6c:	40012c00 	.word	0x40012c00
 8006e70:	40014000 	.word	0x40014000
 8006e74:	00010007 	.word	0x00010007

08006e78 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b083      	sub	sp, #12
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	6a1a      	ldr	r2, [r3, #32]
 8006e86:	f241 1311 	movw	r3, #4369	; 0x1111
 8006e8a:	4013      	ands	r3, r2
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d10f      	bne.n	8006eb0 <HAL_TIM_Base_Stop+0x38>
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	6a1a      	ldr	r2, [r3, #32]
 8006e96:	f240 4344 	movw	r3, #1092	; 0x444
 8006e9a:	4013      	ands	r3, r2
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d107      	bne.n	8006eb0 <HAL_TIM_Base_Stop+0x38>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	681a      	ldr	r2, [r3, #0]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	f022 0201 	bic.w	r2, r2, #1
 8006eae:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006eb8:	2300      	movs	r3, #0
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	370c      	adds	r7, #12
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec4:	4770      	bx	lr
	...

08006ec8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b085      	sub	sp, #20
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ed6:	b2db      	uxtb	r3, r3
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d001      	beq.n	8006ee0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006edc:	2301      	movs	r3, #1
 8006ede:	e03b      	b.n	8006f58 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2202      	movs	r2, #2
 8006ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	68da      	ldr	r2, [r3, #12]
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f042 0201 	orr.w	r2, r2, #1
 8006ef6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4a19      	ldr	r2, [pc, #100]	; (8006f64 <HAL_TIM_Base_Start_IT+0x9c>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d009      	beq.n	8006f16 <HAL_TIM_Base_Start_IT+0x4e>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f0a:	d004      	beq.n	8006f16 <HAL_TIM_Base_Start_IT+0x4e>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a15      	ldr	r2, [pc, #84]	; (8006f68 <HAL_TIM_Base_Start_IT+0xa0>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d115      	bne.n	8006f42 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	689a      	ldr	r2, [r3, #8]
 8006f1c:	4b13      	ldr	r3, [pc, #76]	; (8006f6c <HAL_TIM_Base_Start_IT+0xa4>)
 8006f1e:	4013      	ands	r3, r2
 8006f20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2b06      	cmp	r3, #6
 8006f26:	d015      	beq.n	8006f54 <HAL_TIM_Base_Start_IT+0x8c>
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f2e:	d011      	beq.n	8006f54 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	681a      	ldr	r2, [r3, #0]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f042 0201 	orr.w	r2, r2, #1
 8006f3e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f40:	e008      	b.n	8006f54 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	681a      	ldr	r2, [r3, #0]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f042 0201 	orr.w	r2, r2, #1
 8006f50:	601a      	str	r2, [r3, #0]
 8006f52:	e000      	b.n	8006f56 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f54:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006f56:	2300      	movs	r3, #0
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3714      	adds	r7, #20
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr
 8006f64:	40012c00 	.word	0x40012c00
 8006f68:	40014000 	.word	0x40014000
 8006f6c:	00010007 	.word	0x00010007

08006f70 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b083      	sub	sp, #12
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	68da      	ldr	r2, [r3, #12]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f022 0201 	bic.w	r2, r2, #1
 8006f86:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	6a1a      	ldr	r2, [r3, #32]
 8006f8e:	f241 1311 	movw	r3, #4369	; 0x1111
 8006f92:	4013      	ands	r3, r2
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d10f      	bne.n	8006fb8 <HAL_TIM_Base_Stop_IT+0x48>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	6a1a      	ldr	r2, [r3, #32]
 8006f9e:	f240 4344 	movw	r3, #1092	; 0x444
 8006fa2:	4013      	ands	r3, r2
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d107      	bne.n	8006fb8 <HAL_TIM_Base_Stop_IT+0x48>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	681a      	ldr	r2, [r3, #0]
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	f022 0201 	bic.w	r2, r2, #1
 8006fb6:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	2201      	movs	r2, #1
 8006fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006fc0:	2300      	movs	r3, #0
}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	370c      	adds	r7, #12
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fcc:	4770      	bx	lr

08006fce <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006fce:	b580      	push	{r7, lr}
 8006fd0:	b082      	sub	sp, #8
 8006fd2:	af00      	add	r7, sp, #0
 8006fd4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	691b      	ldr	r3, [r3, #16]
 8006fdc:	f003 0302 	and.w	r3, r3, #2
 8006fe0:	2b02      	cmp	r3, #2
 8006fe2:	d122      	bne.n	800702a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	68db      	ldr	r3, [r3, #12]
 8006fea:	f003 0302 	and.w	r3, r3, #2
 8006fee:	2b02      	cmp	r3, #2
 8006ff0:	d11b      	bne.n	800702a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	f06f 0202 	mvn.w	r2, #2
 8006ffa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2201      	movs	r2, #1
 8007000:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	699b      	ldr	r3, [r3, #24]
 8007008:	f003 0303 	and.w	r3, r3, #3
 800700c:	2b00      	cmp	r3, #0
 800700e:	d003      	beq.n	8007018 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007010:	6878      	ldr	r0, [r7, #4]
 8007012:	f000 f9ce 	bl	80073b2 <HAL_TIM_IC_CaptureCallback>
 8007016:	e005      	b.n	8007024 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007018:	6878      	ldr	r0, [r7, #4]
 800701a:	f000 f9c0 	bl	800739e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f000 f9d1 	bl	80073c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	2200      	movs	r2, #0
 8007028:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	691b      	ldr	r3, [r3, #16]
 8007030:	f003 0304 	and.w	r3, r3, #4
 8007034:	2b04      	cmp	r3, #4
 8007036:	d122      	bne.n	800707e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	68db      	ldr	r3, [r3, #12]
 800703e:	f003 0304 	and.w	r3, r3, #4
 8007042:	2b04      	cmp	r3, #4
 8007044:	d11b      	bne.n	800707e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f06f 0204 	mvn.w	r2, #4
 800704e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	2202      	movs	r2, #2
 8007054:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	699b      	ldr	r3, [r3, #24]
 800705c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007060:	2b00      	cmp	r3, #0
 8007062:	d003      	beq.n	800706c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f000 f9a4 	bl	80073b2 <HAL_TIM_IC_CaptureCallback>
 800706a:	e005      	b.n	8007078 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800706c:	6878      	ldr	r0, [r7, #4]
 800706e:	f000 f996 	bl	800739e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f000 f9a7 	bl	80073c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2200      	movs	r2, #0
 800707c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	691b      	ldr	r3, [r3, #16]
 8007084:	f003 0308 	and.w	r3, r3, #8
 8007088:	2b08      	cmp	r3, #8
 800708a:	d122      	bne.n	80070d2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	68db      	ldr	r3, [r3, #12]
 8007092:	f003 0308 	and.w	r3, r3, #8
 8007096:	2b08      	cmp	r3, #8
 8007098:	d11b      	bne.n	80070d2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	f06f 0208 	mvn.w	r2, #8
 80070a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	2204      	movs	r2, #4
 80070a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	69db      	ldr	r3, [r3, #28]
 80070b0:	f003 0303 	and.w	r3, r3, #3
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d003      	beq.n	80070c0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070b8:	6878      	ldr	r0, [r7, #4]
 80070ba:	f000 f97a 	bl	80073b2 <HAL_TIM_IC_CaptureCallback>
 80070be:	e005      	b.n	80070cc <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070c0:	6878      	ldr	r0, [r7, #4]
 80070c2:	f000 f96c 	bl	800739e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070c6:	6878      	ldr	r0, [r7, #4]
 80070c8:	f000 f97d 	bl	80073c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	2200      	movs	r2, #0
 80070d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	691b      	ldr	r3, [r3, #16]
 80070d8:	f003 0310 	and.w	r3, r3, #16
 80070dc:	2b10      	cmp	r3, #16
 80070de:	d122      	bne.n	8007126 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	68db      	ldr	r3, [r3, #12]
 80070e6:	f003 0310 	and.w	r3, r3, #16
 80070ea:	2b10      	cmp	r3, #16
 80070ec:	d11b      	bne.n	8007126 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f06f 0210 	mvn.w	r2, #16
 80070f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2208      	movs	r2, #8
 80070fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	69db      	ldr	r3, [r3, #28]
 8007104:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007108:	2b00      	cmp	r3, #0
 800710a:	d003      	beq.n	8007114 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800710c:	6878      	ldr	r0, [r7, #4]
 800710e:	f000 f950 	bl	80073b2 <HAL_TIM_IC_CaptureCallback>
 8007112:	e005      	b.n	8007120 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007114:	6878      	ldr	r0, [r7, #4]
 8007116:	f000 f942 	bl	800739e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f000 f953 	bl	80073c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2200      	movs	r2, #0
 8007124:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	691b      	ldr	r3, [r3, #16]
 800712c:	f003 0301 	and.w	r3, r3, #1
 8007130:	2b01      	cmp	r3, #1
 8007132:	d10e      	bne.n	8007152 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	68db      	ldr	r3, [r3, #12]
 800713a:	f003 0301 	and.w	r3, r3, #1
 800713e:	2b01      	cmp	r3, #1
 8007140:	d107      	bne.n	8007152 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f06f 0201 	mvn.w	r2, #1
 800714a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800714c:	6878      	ldr	r0, [r7, #4]
 800714e:	f7fa fccf 	bl	8001af0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	691b      	ldr	r3, [r3, #16]
 8007158:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800715c:	2b80      	cmp	r3, #128	; 0x80
 800715e:	d10e      	bne.n	800717e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	68db      	ldr	r3, [r3, #12]
 8007166:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800716a:	2b80      	cmp	r3, #128	; 0x80
 800716c:	d107      	bne.n	800717e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007176:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007178:	6878      	ldr	r0, [r7, #4]
 800717a:	f000 faa7 	bl	80076cc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	691b      	ldr	r3, [r3, #16]
 8007184:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007188:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800718c:	d10e      	bne.n	80071ac <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	68db      	ldr	r3, [r3, #12]
 8007194:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007198:	2b80      	cmp	r3, #128	; 0x80
 800719a:	d107      	bne.n	80071ac <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80071a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f000 fa9a 	bl	80076e0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	691b      	ldr	r3, [r3, #16]
 80071b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071b6:	2b40      	cmp	r3, #64	; 0x40
 80071b8:	d10e      	bne.n	80071d8 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071c4:	2b40      	cmp	r3, #64	; 0x40
 80071c6:	d107      	bne.n	80071d8 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80071d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80071d2:	6878      	ldr	r0, [r7, #4]
 80071d4:	f000 f901 	bl	80073da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	691b      	ldr	r3, [r3, #16]
 80071de:	f003 0320 	and.w	r3, r3, #32
 80071e2:	2b20      	cmp	r3, #32
 80071e4:	d10e      	bne.n	8007204 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	68db      	ldr	r3, [r3, #12]
 80071ec:	f003 0320 	and.w	r3, r3, #32
 80071f0:	2b20      	cmp	r3, #32
 80071f2:	d107      	bne.n	8007204 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f06f 0220 	mvn.w	r2, #32
 80071fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f000 fa5a 	bl	80076b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007204:	bf00      	nop
 8007206:	3708      	adds	r7, #8
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}

0800720c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b084      	sub	sp, #16
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
 8007214:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007216:	2300      	movs	r3, #0
 8007218:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007220:	2b01      	cmp	r3, #1
 8007222:	d101      	bne.n	8007228 <HAL_TIM_ConfigClockSource+0x1c>
 8007224:	2302      	movs	r3, #2
 8007226:	e0b6      	b.n	8007396 <HAL_TIM_ConfigClockSource+0x18a>
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2201      	movs	r2, #1
 800722c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2202      	movs	r2, #2
 8007234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	689b      	ldr	r3, [r3, #8]
 800723e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007246:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800724a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007252:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	68ba      	ldr	r2, [r7, #8]
 800725a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007264:	d03e      	beq.n	80072e4 <HAL_TIM_ConfigClockSource+0xd8>
 8007266:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800726a:	f200 8087 	bhi.w	800737c <HAL_TIM_ConfigClockSource+0x170>
 800726e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007272:	f000 8086 	beq.w	8007382 <HAL_TIM_ConfigClockSource+0x176>
 8007276:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800727a:	d87f      	bhi.n	800737c <HAL_TIM_ConfigClockSource+0x170>
 800727c:	2b70      	cmp	r3, #112	; 0x70
 800727e:	d01a      	beq.n	80072b6 <HAL_TIM_ConfigClockSource+0xaa>
 8007280:	2b70      	cmp	r3, #112	; 0x70
 8007282:	d87b      	bhi.n	800737c <HAL_TIM_ConfigClockSource+0x170>
 8007284:	2b60      	cmp	r3, #96	; 0x60
 8007286:	d050      	beq.n	800732a <HAL_TIM_ConfigClockSource+0x11e>
 8007288:	2b60      	cmp	r3, #96	; 0x60
 800728a:	d877      	bhi.n	800737c <HAL_TIM_ConfigClockSource+0x170>
 800728c:	2b50      	cmp	r3, #80	; 0x50
 800728e:	d03c      	beq.n	800730a <HAL_TIM_ConfigClockSource+0xfe>
 8007290:	2b50      	cmp	r3, #80	; 0x50
 8007292:	d873      	bhi.n	800737c <HAL_TIM_ConfigClockSource+0x170>
 8007294:	2b40      	cmp	r3, #64	; 0x40
 8007296:	d058      	beq.n	800734a <HAL_TIM_ConfigClockSource+0x13e>
 8007298:	2b40      	cmp	r3, #64	; 0x40
 800729a:	d86f      	bhi.n	800737c <HAL_TIM_ConfigClockSource+0x170>
 800729c:	2b30      	cmp	r3, #48	; 0x30
 800729e:	d064      	beq.n	800736a <HAL_TIM_ConfigClockSource+0x15e>
 80072a0:	2b30      	cmp	r3, #48	; 0x30
 80072a2:	d86b      	bhi.n	800737c <HAL_TIM_ConfigClockSource+0x170>
 80072a4:	2b20      	cmp	r3, #32
 80072a6:	d060      	beq.n	800736a <HAL_TIM_ConfigClockSource+0x15e>
 80072a8:	2b20      	cmp	r3, #32
 80072aa:	d867      	bhi.n	800737c <HAL_TIM_ConfigClockSource+0x170>
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d05c      	beq.n	800736a <HAL_TIM_ConfigClockSource+0x15e>
 80072b0:	2b10      	cmp	r3, #16
 80072b2:	d05a      	beq.n	800736a <HAL_TIM_ConfigClockSource+0x15e>
 80072b4:	e062      	b.n	800737c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6818      	ldr	r0, [r3, #0]
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	6899      	ldr	r1, [r3, #8]
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	685a      	ldr	r2, [r3, #4]
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	68db      	ldr	r3, [r3, #12]
 80072c6:	f000 f971 	bl	80075ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80072d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	68ba      	ldr	r2, [r7, #8]
 80072e0:	609a      	str	r2, [r3, #8]
      break;
 80072e2:	e04f      	b.n	8007384 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	6818      	ldr	r0, [r3, #0]
 80072e8:	683b      	ldr	r3, [r7, #0]
 80072ea:	6899      	ldr	r1, [r3, #8]
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	685a      	ldr	r2, [r3, #4]
 80072f0:	683b      	ldr	r3, [r7, #0]
 80072f2:	68db      	ldr	r3, [r3, #12]
 80072f4:	f000 f95a 	bl	80075ac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	689a      	ldr	r2, [r3, #8]
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007306:	609a      	str	r2, [r3, #8]
      break;
 8007308:	e03c      	b.n	8007384 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6818      	ldr	r0, [r3, #0]
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	6859      	ldr	r1, [r3, #4]
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	68db      	ldr	r3, [r3, #12]
 8007316:	461a      	mov	r2, r3
 8007318:	f000 f8ce 	bl	80074b8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	2150      	movs	r1, #80	; 0x50
 8007322:	4618      	mov	r0, r3
 8007324:	f000 f927 	bl	8007576 <TIM_ITRx_SetConfig>
      break;
 8007328:	e02c      	b.n	8007384 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6818      	ldr	r0, [r3, #0]
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	6859      	ldr	r1, [r3, #4]
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	68db      	ldr	r3, [r3, #12]
 8007336:	461a      	mov	r2, r3
 8007338:	f000 f8ed 	bl	8007516 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	2160      	movs	r1, #96	; 0x60
 8007342:	4618      	mov	r0, r3
 8007344:	f000 f917 	bl	8007576 <TIM_ITRx_SetConfig>
      break;
 8007348:	e01c      	b.n	8007384 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6818      	ldr	r0, [r3, #0]
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	6859      	ldr	r1, [r3, #4]
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	68db      	ldr	r3, [r3, #12]
 8007356:	461a      	mov	r2, r3
 8007358:	f000 f8ae 	bl	80074b8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	2140      	movs	r1, #64	; 0x40
 8007362:	4618      	mov	r0, r3
 8007364:	f000 f907 	bl	8007576 <TIM_ITRx_SetConfig>
      break;
 8007368:	e00c      	b.n	8007384 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681a      	ldr	r2, [r3, #0]
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	4619      	mov	r1, r3
 8007374:	4610      	mov	r0, r2
 8007376:	f000 f8fe 	bl	8007576 <TIM_ITRx_SetConfig>
      break;
 800737a:	e003      	b.n	8007384 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800737c:	2301      	movs	r3, #1
 800737e:	73fb      	strb	r3, [r7, #15]
      break;
 8007380:	e000      	b.n	8007384 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007382:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2201      	movs	r2, #1
 8007388:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2200      	movs	r2, #0
 8007390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007394:	7bfb      	ldrb	r3, [r7, #15]
}
 8007396:	4618      	mov	r0, r3
 8007398:	3710      	adds	r7, #16
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}

0800739e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800739e:	b480      	push	{r7}
 80073a0:	b083      	sub	sp, #12
 80073a2:	af00      	add	r7, sp, #0
 80073a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80073a6:	bf00      	nop
 80073a8:	370c      	adds	r7, #12
 80073aa:	46bd      	mov	sp, r7
 80073ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b0:	4770      	bx	lr

080073b2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80073b2:	b480      	push	{r7}
 80073b4:	b083      	sub	sp, #12
 80073b6:	af00      	add	r7, sp, #0
 80073b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80073ba:	bf00      	nop
 80073bc:	370c      	adds	r7, #12
 80073be:	46bd      	mov	sp, r7
 80073c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c4:	4770      	bx	lr

080073c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80073c6:	b480      	push	{r7}
 80073c8:	b083      	sub	sp, #12
 80073ca:	af00      	add	r7, sp, #0
 80073cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80073ce:	bf00      	nop
 80073d0:	370c      	adds	r7, #12
 80073d2:	46bd      	mov	sp, r7
 80073d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d8:	4770      	bx	lr

080073da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80073da:	b480      	push	{r7}
 80073dc:	b083      	sub	sp, #12
 80073de:	af00      	add	r7, sp, #0
 80073e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80073e2:	bf00      	nop
 80073e4:	370c      	adds	r7, #12
 80073e6:	46bd      	mov	sp, r7
 80073e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ec:	4770      	bx	lr
	...

080073f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80073f0:	b480      	push	{r7}
 80073f2:	b085      	sub	sp, #20
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
 80073f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	4a2a      	ldr	r2, [pc, #168]	; (80074ac <TIM_Base_SetConfig+0xbc>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d003      	beq.n	8007410 <TIM_Base_SetConfig+0x20>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800740e:	d108      	bne.n	8007422 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007416:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	68fa      	ldr	r2, [r7, #12]
 800741e:	4313      	orrs	r3, r2
 8007420:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	4a21      	ldr	r2, [pc, #132]	; (80074ac <TIM_Base_SetConfig+0xbc>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d00b      	beq.n	8007442 <TIM_Base_SetConfig+0x52>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007430:	d007      	beq.n	8007442 <TIM_Base_SetConfig+0x52>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	4a1e      	ldr	r2, [pc, #120]	; (80074b0 <TIM_Base_SetConfig+0xc0>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d003      	beq.n	8007442 <TIM_Base_SetConfig+0x52>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	4a1d      	ldr	r2, [pc, #116]	; (80074b4 <TIM_Base_SetConfig+0xc4>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d108      	bne.n	8007454 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007448:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800744a:	683b      	ldr	r3, [r7, #0]
 800744c:	68db      	ldr	r3, [r3, #12]
 800744e:	68fa      	ldr	r2, [r7, #12]
 8007450:	4313      	orrs	r3, r2
 8007452:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	695b      	ldr	r3, [r3, #20]
 800745e:	4313      	orrs	r3, r2
 8007460:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	68fa      	ldr	r2, [r7, #12]
 8007466:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	689a      	ldr	r2, [r3, #8]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	681a      	ldr	r2, [r3, #0]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	4a0c      	ldr	r2, [pc, #48]	; (80074ac <TIM_Base_SetConfig+0xbc>)
 800747c:	4293      	cmp	r3, r2
 800747e:	d007      	beq.n	8007490 <TIM_Base_SetConfig+0xa0>
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	4a0b      	ldr	r2, [pc, #44]	; (80074b0 <TIM_Base_SetConfig+0xc0>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d003      	beq.n	8007490 <TIM_Base_SetConfig+0xa0>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	4a0a      	ldr	r2, [pc, #40]	; (80074b4 <TIM_Base_SetConfig+0xc4>)
 800748c:	4293      	cmp	r3, r2
 800748e:	d103      	bne.n	8007498 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007490:	683b      	ldr	r3, [r7, #0]
 8007492:	691a      	ldr	r2, [r3, #16]
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2201      	movs	r2, #1
 800749c:	615a      	str	r2, [r3, #20]
}
 800749e:	bf00      	nop
 80074a0:	3714      	adds	r7, #20
 80074a2:	46bd      	mov	sp, r7
 80074a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a8:	4770      	bx	lr
 80074aa:	bf00      	nop
 80074ac:	40012c00 	.word	0x40012c00
 80074b0:	40014000 	.word	0x40014000
 80074b4:	40014400 	.word	0x40014400

080074b8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074b8:	b480      	push	{r7}
 80074ba:	b087      	sub	sp, #28
 80074bc:	af00      	add	r7, sp, #0
 80074be:	60f8      	str	r0, [r7, #12]
 80074c0:	60b9      	str	r1, [r7, #8]
 80074c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	6a1b      	ldr	r3, [r3, #32]
 80074c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	6a1b      	ldr	r3, [r3, #32]
 80074ce:	f023 0201 	bic.w	r2, r3, #1
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	699b      	ldr	r3, [r3, #24]
 80074da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074dc:	693b      	ldr	r3, [r7, #16]
 80074de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80074e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	011b      	lsls	r3, r3, #4
 80074e8:	693a      	ldr	r2, [r7, #16]
 80074ea:	4313      	orrs	r3, r2
 80074ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80074ee:	697b      	ldr	r3, [r7, #20]
 80074f0:	f023 030a 	bic.w	r3, r3, #10
 80074f4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80074f6:	697a      	ldr	r2, [r7, #20]
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	4313      	orrs	r3, r2
 80074fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	693a      	ldr	r2, [r7, #16]
 8007502:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	697a      	ldr	r2, [r7, #20]
 8007508:	621a      	str	r2, [r3, #32]
}
 800750a:	bf00      	nop
 800750c:	371c      	adds	r7, #28
 800750e:	46bd      	mov	sp, r7
 8007510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007514:	4770      	bx	lr

08007516 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007516:	b480      	push	{r7}
 8007518:	b087      	sub	sp, #28
 800751a:	af00      	add	r7, sp, #0
 800751c:	60f8      	str	r0, [r7, #12]
 800751e:	60b9      	str	r1, [r7, #8]
 8007520:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	6a1b      	ldr	r3, [r3, #32]
 8007526:	f023 0210 	bic.w	r2, r3, #16
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	699b      	ldr	r3, [r3, #24]
 8007532:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	6a1b      	ldr	r3, [r3, #32]
 8007538:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800753a:	697b      	ldr	r3, [r7, #20]
 800753c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007540:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	031b      	lsls	r3, r3, #12
 8007546:	697a      	ldr	r2, [r7, #20]
 8007548:	4313      	orrs	r3, r2
 800754a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800754c:	693b      	ldr	r3, [r7, #16]
 800754e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007552:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	011b      	lsls	r3, r3, #4
 8007558:	693a      	ldr	r2, [r7, #16]
 800755a:	4313      	orrs	r3, r2
 800755c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	697a      	ldr	r2, [r7, #20]
 8007562:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	693a      	ldr	r2, [r7, #16]
 8007568:	621a      	str	r2, [r3, #32]
}
 800756a:	bf00      	nop
 800756c:	371c      	adds	r7, #28
 800756e:	46bd      	mov	sp, r7
 8007570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007574:	4770      	bx	lr

08007576 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007576:	b480      	push	{r7}
 8007578:	b085      	sub	sp, #20
 800757a:	af00      	add	r7, sp, #0
 800757c:	6078      	str	r0, [r7, #4]
 800757e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	689b      	ldr	r3, [r3, #8]
 8007584:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800758c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800758e:	683a      	ldr	r2, [r7, #0]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	4313      	orrs	r3, r2
 8007594:	f043 0307 	orr.w	r3, r3, #7
 8007598:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	68fa      	ldr	r2, [r7, #12]
 800759e:	609a      	str	r2, [r3, #8]
}
 80075a0:	bf00      	nop
 80075a2:	3714      	adds	r7, #20
 80075a4:	46bd      	mov	sp, r7
 80075a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075aa:	4770      	bx	lr

080075ac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80075ac:	b480      	push	{r7}
 80075ae:	b087      	sub	sp, #28
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	60f8      	str	r0, [r7, #12]
 80075b4:	60b9      	str	r1, [r7, #8]
 80075b6:	607a      	str	r2, [r7, #4]
 80075b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	689b      	ldr	r3, [r3, #8]
 80075be:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075c0:	697b      	ldr	r3, [r7, #20]
 80075c2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80075c6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80075c8:	683b      	ldr	r3, [r7, #0]
 80075ca:	021a      	lsls	r2, r3, #8
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	431a      	orrs	r2, r3
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	4313      	orrs	r3, r2
 80075d4:	697a      	ldr	r2, [r7, #20]
 80075d6:	4313      	orrs	r3, r2
 80075d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	697a      	ldr	r2, [r7, #20]
 80075de:	609a      	str	r2, [r3, #8]
}
 80075e0:	bf00      	nop
 80075e2:	371c      	adds	r7, #28
 80075e4:	46bd      	mov	sp, r7
 80075e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ea:	4770      	bx	lr

080075ec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b085      	sub	sp, #20
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
 80075f4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075fc:	2b01      	cmp	r3, #1
 80075fe:	d101      	bne.n	8007604 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007600:	2302      	movs	r3, #2
 8007602:	e04f      	b.n	80076a4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2201      	movs	r2, #1
 8007608:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2202      	movs	r2, #2
 8007610:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	685b      	ldr	r3, [r3, #4]
 800761a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	689b      	ldr	r3, [r3, #8]
 8007622:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	4a21      	ldr	r2, [pc, #132]	; (80076b0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d108      	bne.n	8007640 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007634:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	685b      	ldr	r3, [r3, #4]
 800763a:	68fa      	ldr	r2, [r7, #12]
 800763c:	4313      	orrs	r3, r2
 800763e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007646:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	68fa      	ldr	r2, [r7, #12]
 800764e:	4313      	orrs	r3, r2
 8007650:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	68fa      	ldr	r2, [r7, #12]
 8007658:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	4a14      	ldr	r2, [pc, #80]	; (80076b0 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007660:	4293      	cmp	r3, r2
 8007662:	d009      	beq.n	8007678 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800766c:	d004      	beq.n	8007678 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	4a10      	ldr	r2, [pc, #64]	; (80076b4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d10c      	bne.n	8007692 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800767e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	689b      	ldr	r3, [r3, #8]
 8007684:	68ba      	ldr	r2, [r7, #8]
 8007686:	4313      	orrs	r3, r2
 8007688:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	68ba      	ldr	r2, [r7, #8]
 8007690:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2201      	movs	r2, #1
 8007696:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2200      	movs	r2, #0
 800769e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80076a2:	2300      	movs	r3, #0
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	3714      	adds	r7, #20
 80076a8:	46bd      	mov	sp, r7
 80076aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ae:	4770      	bx	lr
 80076b0:	40012c00 	.word	0x40012c00
 80076b4:	40014000 	.word	0x40014000

080076b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80076b8:	b480      	push	{r7}
 80076ba:	b083      	sub	sp, #12
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80076c0:	bf00      	nop
 80076c2:	370c      	adds	r7, #12
 80076c4:	46bd      	mov	sp, r7
 80076c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ca:	4770      	bx	lr

080076cc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80076cc:	b480      	push	{r7}
 80076ce:	b083      	sub	sp, #12
 80076d0:	af00      	add	r7, sp, #0
 80076d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80076d4:	bf00      	nop
 80076d6:	370c      	adds	r7, #12
 80076d8:	46bd      	mov	sp, r7
 80076da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076de:	4770      	bx	lr

080076e0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80076e0:	b480      	push	{r7}
 80076e2:	b083      	sub	sp, #12
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80076e8:	bf00      	nop
 80076ea:	370c      	adds	r7, #12
 80076ec:	46bd      	mov	sp, r7
 80076ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f2:	4770      	bx	lr

080076f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b082      	sub	sp, #8
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d101      	bne.n	8007706 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007702:	2301      	movs	r3, #1
 8007704:	e040      	b.n	8007788 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800770a:	2b00      	cmp	r3, #0
 800770c:	d106      	bne.n	800771c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2200      	movs	r2, #0
 8007712:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007716:	6878      	ldr	r0, [r7, #4]
 8007718:	f7fb faa4 	bl	8002c64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2224      	movs	r2, #36	; 0x24
 8007720:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	681a      	ldr	r2, [r3, #0]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f022 0201 	bic.w	r2, r2, #1
 8007730:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007732:	6878      	ldr	r0, [r7, #4]
 8007734:	f000 f992 	bl	8007a5c <UART_SetConfig>
 8007738:	4603      	mov	r3, r0
 800773a:	2b01      	cmp	r3, #1
 800773c:	d101      	bne.n	8007742 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800773e:	2301      	movs	r3, #1
 8007740:	e022      	b.n	8007788 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007746:	2b00      	cmp	r3, #0
 8007748:	d002      	beq.n	8007750 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800774a:	6878      	ldr	r0, [r7, #4]
 800774c:	f000 fbb2 	bl	8007eb4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	685a      	ldr	r2, [r3, #4]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800775e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	689a      	ldr	r2, [r3, #8]
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800776e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	681a      	ldr	r2, [r3, #0]
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f042 0201 	orr.w	r2, r2, #1
 800777e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f000 fc39 	bl	8007ff8 <UART_CheckIdleState>
 8007786:	4603      	mov	r3, r0
}
 8007788:	4618      	mov	r0, r3
 800778a:	3708      	adds	r7, #8
 800778c:	46bd      	mov	sp, r7
 800778e:	bd80      	pop	{r7, pc}

08007790 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	b08a      	sub	sp, #40	; 0x28
 8007794:	af02      	add	r7, sp, #8
 8007796:	60f8      	str	r0, [r7, #12]
 8007798:	60b9      	str	r1, [r7, #8]
 800779a:	603b      	str	r3, [r7, #0]
 800779c:	4613      	mov	r3, r2
 800779e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80077a4:	2b20      	cmp	r3, #32
 80077a6:	f040 8082 	bne.w	80078ae <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d002      	beq.n	80077b6 <HAL_UART_Transmit+0x26>
 80077b0:	88fb      	ldrh	r3, [r7, #6]
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d101      	bne.n	80077ba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80077b6:	2301      	movs	r3, #1
 80077b8:	e07a      	b.n	80078b0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80077c0:	2b01      	cmp	r3, #1
 80077c2:	d101      	bne.n	80077c8 <HAL_UART_Transmit+0x38>
 80077c4:	2302      	movs	r3, #2
 80077c6:	e073      	b.n	80078b0 <HAL_UART_Transmit+0x120>
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	2201      	movs	r2, #1
 80077cc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2200      	movs	r2, #0
 80077d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2221      	movs	r2, #33	; 0x21
 80077dc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80077de:	f7fb fbfd 	bl	8002fdc <HAL_GetTick>
 80077e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	88fa      	ldrh	r2, [r7, #6]
 80077e8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	88fa      	ldrh	r2, [r7, #6]
 80077f0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	689b      	ldr	r3, [r3, #8]
 80077f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80077fc:	d108      	bne.n	8007810 <HAL_UART_Transmit+0x80>
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	691b      	ldr	r3, [r3, #16]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d104      	bne.n	8007810 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8007806:	2300      	movs	r3, #0
 8007808:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	61bb      	str	r3, [r7, #24]
 800780e:	e003      	b.n	8007818 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8007810:	68bb      	ldr	r3, [r7, #8]
 8007812:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007814:	2300      	movs	r3, #0
 8007816:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2200      	movs	r2, #0
 800781c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8007820:	e02d      	b.n	800787e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	9300      	str	r3, [sp, #0]
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	2200      	movs	r2, #0
 800782a:	2180      	movs	r1, #128	; 0x80
 800782c:	68f8      	ldr	r0, [r7, #12]
 800782e:	f000 fc2c 	bl	800808a <UART_WaitOnFlagUntilTimeout>
 8007832:	4603      	mov	r3, r0
 8007834:	2b00      	cmp	r3, #0
 8007836:	d001      	beq.n	800783c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8007838:	2303      	movs	r3, #3
 800783a:	e039      	b.n	80078b0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800783c:	69fb      	ldr	r3, [r7, #28]
 800783e:	2b00      	cmp	r3, #0
 8007840:	d10b      	bne.n	800785a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007842:	69bb      	ldr	r3, [r7, #24]
 8007844:	881a      	ldrh	r2, [r3, #0]
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800784e:	b292      	uxth	r2, r2
 8007850:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007852:	69bb      	ldr	r3, [r7, #24]
 8007854:	3302      	adds	r3, #2
 8007856:	61bb      	str	r3, [r7, #24]
 8007858:	e008      	b.n	800786c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800785a:	69fb      	ldr	r3, [r7, #28]
 800785c:	781a      	ldrb	r2, [r3, #0]
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	b292      	uxth	r2, r2
 8007864:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007866:	69fb      	ldr	r3, [r7, #28]
 8007868:	3301      	adds	r3, #1
 800786a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007872:	b29b      	uxth	r3, r3
 8007874:	3b01      	subs	r3, #1
 8007876:	b29a      	uxth	r2, r3
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007884:	b29b      	uxth	r3, r3
 8007886:	2b00      	cmp	r3, #0
 8007888:	d1cb      	bne.n	8007822 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	9300      	str	r3, [sp, #0]
 800788e:	697b      	ldr	r3, [r7, #20]
 8007890:	2200      	movs	r2, #0
 8007892:	2140      	movs	r1, #64	; 0x40
 8007894:	68f8      	ldr	r0, [r7, #12]
 8007896:	f000 fbf8 	bl	800808a <UART_WaitOnFlagUntilTimeout>
 800789a:	4603      	mov	r3, r0
 800789c:	2b00      	cmp	r3, #0
 800789e:	d001      	beq.n	80078a4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80078a0:	2303      	movs	r3, #3
 80078a2:	e005      	b.n	80078b0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	2220      	movs	r2, #32
 80078a8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80078aa:	2300      	movs	r3, #0
 80078ac:	e000      	b.n	80078b0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80078ae:	2302      	movs	r3, #2
  }
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	3720      	adds	r7, #32
 80078b4:	46bd      	mov	sp, r7
 80078b6:	bd80      	pop	{r7, pc}

080078b8 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078b8:	b580      	push	{r7, lr}
 80078ba:	b08a      	sub	sp, #40	; 0x28
 80078bc:	af02      	add	r7, sp, #8
 80078be:	60f8      	str	r0, [r7, #12]
 80078c0:	60b9      	str	r1, [r7, #8]
 80078c2:	603b      	str	r3, [r7, #0]
 80078c4:	4613      	mov	r3, r2
 80078c6:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80078cc:	2b20      	cmp	r3, #32
 80078ce:	f040 80bf 	bne.w	8007a50 <HAL_UART_Receive+0x198>
  {
    if ((pData == NULL) || (Size == 0U))
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d002      	beq.n	80078de <HAL_UART_Receive+0x26>
 80078d8:	88fb      	ldrh	r3, [r7, #6]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d101      	bne.n	80078e2 <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 80078de:	2301      	movs	r3, #1
 80078e0:	e0b7      	b.n	8007a52 <HAL_UART_Receive+0x19a>
    }

    __HAL_LOCK(huart);
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80078e8:	2b01      	cmp	r3, #1
 80078ea:	d101      	bne.n	80078f0 <HAL_UART_Receive+0x38>
 80078ec:	2302      	movs	r3, #2
 80078ee:	e0b0      	b.n	8007a52 <HAL_UART_Receive+0x19a>
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	2201      	movs	r2, #1
 80078f4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	2200      	movs	r2, #0
 80078fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2222      	movs	r2, #34	; 0x22
 8007904:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2200      	movs	r2, #0
 800790a:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800790c:	f7fb fb66 	bl	8002fdc <HAL_GetTick>
 8007910:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	88fa      	ldrh	r2, [r7, #6]
 8007916:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	88fa      	ldrh	r2, [r7, #6]
 800791e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	689b      	ldr	r3, [r3, #8]
 8007926:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800792a:	d10e      	bne.n	800794a <HAL_UART_Receive+0x92>
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	691b      	ldr	r3, [r3, #16]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d105      	bne.n	8007940 <HAL_UART_Receive+0x88>
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	f240 12ff 	movw	r2, #511	; 0x1ff
 800793a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800793e:	e02d      	b.n	800799c <HAL_UART_Receive+0xe4>
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	22ff      	movs	r2, #255	; 0xff
 8007944:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007948:	e028      	b.n	800799c <HAL_UART_Receive+0xe4>
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	689b      	ldr	r3, [r3, #8]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d10d      	bne.n	800796e <HAL_UART_Receive+0xb6>
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	691b      	ldr	r3, [r3, #16]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d104      	bne.n	8007964 <HAL_UART_Receive+0xac>
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	22ff      	movs	r2, #255	; 0xff
 800795e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007962:	e01b      	b.n	800799c <HAL_UART_Receive+0xe4>
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	227f      	movs	r2, #127	; 0x7f
 8007968:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800796c:	e016      	b.n	800799c <HAL_UART_Receive+0xe4>
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	689b      	ldr	r3, [r3, #8]
 8007972:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007976:	d10d      	bne.n	8007994 <HAL_UART_Receive+0xdc>
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	691b      	ldr	r3, [r3, #16]
 800797c:	2b00      	cmp	r3, #0
 800797e:	d104      	bne.n	800798a <HAL_UART_Receive+0xd2>
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	227f      	movs	r2, #127	; 0x7f
 8007984:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007988:	e008      	b.n	800799c <HAL_UART_Receive+0xe4>
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	223f      	movs	r2, #63	; 0x3f
 800798e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007992:	e003      	b.n	800799c <HAL_UART_Receive+0xe4>
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	2200      	movs	r2, #0
 8007998:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80079a2:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	689b      	ldr	r3, [r3, #8]
 80079a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079ac:	d108      	bne.n	80079c0 <HAL_UART_Receive+0x108>
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	691b      	ldr	r3, [r3, #16]
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d104      	bne.n	80079c0 <HAL_UART_Receive+0x108>
    {
      pdata8bits  = NULL;
 80079b6:	2300      	movs	r3, #0
 80079b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	61bb      	str	r3, [r7, #24]
 80079be:	e003      	b.n	80079c8 <HAL_UART_Receive+0x110>
    }
    else
    {
      pdata8bits  = pData;
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80079c4:	2300      	movs	r3, #0
 80079c6:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	2200      	movs	r2, #0
 80079cc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 80079d0:	e033      	b.n	8007a3a <HAL_UART_Receive+0x182>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	9300      	str	r3, [sp, #0]
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	2200      	movs	r2, #0
 80079da:	2120      	movs	r1, #32
 80079dc:	68f8      	ldr	r0, [r7, #12]
 80079de:	f000 fb54 	bl	800808a <UART_WaitOnFlagUntilTimeout>
 80079e2:	4603      	mov	r3, r0
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d001      	beq.n	80079ec <HAL_UART_Receive+0x134>
      {
        return HAL_TIMEOUT;
 80079e8:	2303      	movs	r3, #3
 80079ea:	e032      	b.n	8007a52 <HAL_UART_Receive+0x19a>
      }
      if (pdata8bits == NULL)
 80079ec:	69fb      	ldr	r3, [r7, #28]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d10c      	bne.n	8007a0c <HAL_UART_Receive+0x154>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80079f8:	b29a      	uxth	r2, r3
 80079fa:	8a7b      	ldrh	r3, [r7, #18]
 80079fc:	4013      	ands	r3, r2
 80079fe:	b29a      	uxth	r2, r3
 8007a00:	69bb      	ldr	r3, [r7, #24]
 8007a02:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007a04:	69bb      	ldr	r3, [r7, #24]
 8007a06:	3302      	adds	r3, #2
 8007a08:	61bb      	str	r3, [r7, #24]
 8007a0a:	e00d      	b.n	8007a28 <HAL_UART_Receive+0x170>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007a12:	b29b      	uxth	r3, r3
 8007a14:	b2da      	uxtb	r2, r3
 8007a16:	8a7b      	ldrh	r3, [r7, #18]
 8007a18:	b2db      	uxtb	r3, r3
 8007a1a:	4013      	ands	r3, r2
 8007a1c:	b2da      	uxtb	r2, r3
 8007a1e:	69fb      	ldr	r3, [r7, #28]
 8007a20:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8007a22:	69fb      	ldr	r3, [r7, #28]
 8007a24:	3301      	adds	r3, #1
 8007a26:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007a2e:	b29b      	uxth	r3, r3
 8007a30:	3b01      	subs	r3, #1
 8007a32:	b29a      	uxth	r2, r3
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8007a40:	b29b      	uxth	r3, r3
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d1c5      	bne.n	80079d2 <HAL_UART_Receive+0x11a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	2220      	movs	r2, #32
 8007a4a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	e000      	b.n	8007a52 <HAL_UART_Receive+0x19a>
  }
  else
  {
    return HAL_BUSY;
 8007a50:	2302      	movs	r3, #2
  }
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	3720      	adds	r7, #32
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}
	...

08007a5c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a60:	b08a      	sub	sp, #40	; 0x28
 8007a62:	af00      	add	r7, sp, #0
 8007a64:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007a66:	2300      	movs	r3, #0
 8007a68:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	689a      	ldr	r2, [r3, #8]
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	691b      	ldr	r3, [r3, #16]
 8007a74:	431a      	orrs	r2, r3
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	695b      	ldr	r3, [r3, #20]
 8007a7a:	431a      	orrs	r2, r3
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	69db      	ldr	r3, [r3, #28]
 8007a80:	4313      	orrs	r3, r2
 8007a82:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	681a      	ldr	r2, [r3, #0]
 8007a8a:	4bb4      	ldr	r3, [pc, #720]	; (8007d5c <UART_SetConfig+0x300>)
 8007a8c:	4013      	ands	r3, r2
 8007a8e:	68fa      	ldr	r2, [r7, #12]
 8007a90:	6812      	ldr	r2, [r2, #0]
 8007a92:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007a94:	430b      	orrs	r3, r1
 8007a96:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	685b      	ldr	r3, [r3, #4]
 8007a9e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	68da      	ldr	r2, [r3, #12]
 8007aa6:	68fb      	ldr	r3, [r7, #12]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	430a      	orrs	r2, r1
 8007aac:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	699b      	ldr	r3, [r3, #24]
 8007ab2:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4aa9      	ldr	r2, [pc, #676]	; (8007d60 <UART_SetConfig+0x304>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d004      	beq.n	8007ac8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	6a1b      	ldr	r3, [r3, #32]
 8007ac2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	689b      	ldr	r3, [r3, #8]
 8007ace:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007ad8:	430a      	orrs	r2, r1
 8007ada:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4aa0      	ldr	r2, [pc, #640]	; (8007d64 <UART_SetConfig+0x308>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d126      	bne.n	8007b34 <UART_SetConfig+0xd8>
 8007ae6:	4ba0      	ldr	r3, [pc, #640]	; (8007d68 <UART_SetConfig+0x30c>)
 8007ae8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007aec:	f003 0303 	and.w	r3, r3, #3
 8007af0:	2b03      	cmp	r3, #3
 8007af2:	d81b      	bhi.n	8007b2c <UART_SetConfig+0xd0>
 8007af4:	a201      	add	r2, pc, #4	; (adr r2, 8007afc <UART_SetConfig+0xa0>)
 8007af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007afa:	bf00      	nop
 8007afc:	08007b0d 	.word	0x08007b0d
 8007b00:	08007b1d 	.word	0x08007b1d
 8007b04:	08007b15 	.word	0x08007b15
 8007b08:	08007b25 	.word	0x08007b25
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007b12:	e080      	b.n	8007c16 <UART_SetConfig+0x1ba>
 8007b14:	2302      	movs	r3, #2
 8007b16:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007b1a:	e07c      	b.n	8007c16 <UART_SetConfig+0x1ba>
 8007b1c:	2304      	movs	r3, #4
 8007b1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007b22:	e078      	b.n	8007c16 <UART_SetConfig+0x1ba>
 8007b24:	2308      	movs	r3, #8
 8007b26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007b2a:	e074      	b.n	8007c16 <UART_SetConfig+0x1ba>
 8007b2c:	2310      	movs	r3, #16
 8007b2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007b32:	e070      	b.n	8007c16 <UART_SetConfig+0x1ba>
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	4a8c      	ldr	r2, [pc, #560]	; (8007d6c <UART_SetConfig+0x310>)
 8007b3a:	4293      	cmp	r3, r2
 8007b3c:	d138      	bne.n	8007bb0 <UART_SetConfig+0x154>
 8007b3e:	4b8a      	ldr	r3, [pc, #552]	; (8007d68 <UART_SetConfig+0x30c>)
 8007b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b44:	f003 030c 	and.w	r3, r3, #12
 8007b48:	2b0c      	cmp	r3, #12
 8007b4a:	d82d      	bhi.n	8007ba8 <UART_SetConfig+0x14c>
 8007b4c:	a201      	add	r2, pc, #4	; (adr r2, 8007b54 <UART_SetConfig+0xf8>)
 8007b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b52:	bf00      	nop
 8007b54:	08007b89 	.word	0x08007b89
 8007b58:	08007ba9 	.word	0x08007ba9
 8007b5c:	08007ba9 	.word	0x08007ba9
 8007b60:	08007ba9 	.word	0x08007ba9
 8007b64:	08007b99 	.word	0x08007b99
 8007b68:	08007ba9 	.word	0x08007ba9
 8007b6c:	08007ba9 	.word	0x08007ba9
 8007b70:	08007ba9 	.word	0x08007ba9
 8007b74:	08007b91 	.word	0x08007b91
 8007b78:	08007ba9 	.word	0x08007ba9
 8007b7c:	08007ba9 	.word	0x08007ba9
 8007b80:	08007ba9 	.word	0x08007ba9
 8007b84:	08007ba1 	.word	0x08007ba1
 8007b88:	2300      	movs	r3, #0
 8007b8a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007b8e:	e042      	b.n	8007c16 <UART_SetConfig+0x1ba>
 8007b90:	2302      	movs	r3, #2
 8007b92:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007b96:	e03e      	b.n	8007c16 <UART_SetConfig+0x1ba>
 8007b98:	2304      	movs	r3, #4
 8007b9a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007b9e:	e03a      	b.n	8007c16 <UART_SetConfig+0x1ba>
 8007ba0:	2308      	movs	r3, #8
 8007ba2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007ba6:	e036      	b.n	8007c16 <UART_SetConfig+0x1ba>
 8007ba8:	2310      	movs	r3, #16
 8007baa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007bae:	e032      	b.n	8007c16 <UART_SetConfig+0x1ba>
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	4a6a      	ldr	r2, [pc, #424]	; (8007d60 <UART_SetConfig+0x304>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d12a      	bne.n	8007c10 <UART_SetConfig+0x1b4>
 8007bba:	4b6b      	ldr	r3, [pc, #428]	; (8007d68 <UART_SetConfig+0x30c>)
 8007bbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bc0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007bc4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007bc8:	d01a      	beq.n	8007c00 <UART_SetConfig+0x1a4>
 8007bca:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007bce:	d81b      	bhi.n	8007c08 <UART_SetConfig+0x1ac>
 8007bd0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007bd4:	d00c      	beq.n	8007bf0 <UART_SetConfig+0x194>
 8007bd6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007bda:	d815      	bhi.n	8007c08 <UART_SetConfig+0x1ac>
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d003      	beq.n	8007be8 <UART_SetConfig+0x18c>
 8007be0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007be4:	d008      	beq.n	8007bf8 <UART_SetConfig+0x19c>
 8007be6:	e00f      	b.n	8007c08 <UART_SetConfig+0x1ac>
 8007be8:	2300      	movs	r3, #0
 8007bea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007bee:	e012      	b.n	8007c16 <UART_SetConfig+0x1ba>
 8007bf0:	2302      	movs	r3, #2
 8007bf2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007bf6:	e00e      	b.n	8007c16 <UART_SetConfig+0x1ba>
 8007bf8:	2304      	movs	r3, #4
 8007bfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007bfe:	e00a      	b.n	8007c16 <UART_SetConfig+0x1ba>
 8007c00:	2308      	movs	r3, #8
 8007c02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007c06:	e006      	b.n	8007c16 <UART_SetConfig+0x1ba>
 8007c08:	2310      	movs	r3, #16
 8007c0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007c0e:	e002      	b.n	8007c16 <UART_SetConfig+0x1ba>
 8007c10:	2310      	movs	r3, #16
 8007c12:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	4a51      	ldr	r2, [pc, #324]	; (8007d60 <UART_SetConfig+0x304>)
 8007c1c:	4293      	cmp	r3, r2
 8007c1e:	d17a      	bne.n	8007d16 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007c20:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007c24:	2b08      	cmp	r3, #8
 8007c26:	d824      	bhi.n	8007c72 <UART_SetConfig+0x216>
 8007c28:	a201      	add	r2, pc, #4	; (adr r2, 8007c30 <UART_SetConfig+0x1d4>)
 8007c2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c2e:	bf00      	nop
 8007c30:	08007c55 	.word	0x08007c55
 8007c34:	08007c73 	.word	0x08007c73
 8007c38:	08007c5d 	.word	0x08007c5d
 8007c3c:	08007c73 	.word	0x08007c73
 8007c40:	08007c63 	.word	0x08007c63
 8007c44:	08007c73 	.word	0x08007c73
 8007c48:	08007c73 	.word	0x08007c73
 8007c4c:	08007c73 	.word	0x08007c73
 8007c50:	08007c6b 	.word	0x08007c6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007c54:	f7fe fcf8 	bl	8006648 <HAL_RCC_GetPCLK1Freq>
 8007c58:	61f8      	str	r0, [r7, #28]
        break;
 8007c5a:	e010      	b.n	8007c7e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007c5c:	4b44      	ldr	r3, [pc, #272]	; (8007d70 <UART_SetConfig+0x314>)
 8007c5e:	61fb      	str	r3, [r7, #28]
        break;
 8007c60:	e00d      	b.n	8007c7e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c62:	f7fe fc59 	bl	8006518 <HAL_RCC_GetSysClockFreq>
 8007c66:	61f8      	str	r0, [r7, #28]
        break;
 8007c68:	e009      	b.n	8007c7e <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007c6e:	61fb      	str	r3, [r7, #28]
        break;
 8007c70:	e005      	b.n	8007c7e <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8007c72:	2300      	movs	r3, #0
 8007c74:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007c76:	2301      	movs	r3, #1
 8007c78:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007c7c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007c7e:	69fb      	ldr	r3, [r7, #28]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	f000 8107 	beq.w	8007e94 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	685a      	ldr	r2, [r3, #4]
 8007c8a:	4613      	mov	r3, r2
 8007c8c:	005b      	lsls	r3, r3, #1
 8007c8e:	4413      	add	r3, r2
 8007c90:	69fa      	ldr	r2, [r7, #28]
 8007c92:	429a      	cmp	r2, r3
 8007c94:	d305      	bcc.n	8007ca2 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	685b      	ldr	r3, [r3, #4]
 8007c9a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007c9c:	69fa      	ldr	r2, [r7, #28]
 8007c9e:	429a      	cmp	r2, r3
 8007ca0:	d903      	bls.n	8007caa <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8007ca2:	2301      	movs	r3, #1
 8007ca4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007ca8:	e0f4      	b.n	8007e94 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007caa:	69fb      	ldr	r3, [r7, #28]
 8007cac:	2200      	movs	r2, #0
 8007cae:	461c      	mov	r4, r3
 8007cb0:	4615      	mov	r5, r2
 8007cb2:	f04f 0200 	mov.w	r2, #0
 8007cb6:	f04f 0300 	mov.w	r3, #0
 8007cba:	022b      	lsls	r3, r5, #8
 8007cbc:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8007cc0:	0222      	lsls	r2, r4, #8
 8007cc2:	68f9      	ldr	r1, [r7, #12]
 8007cc4:	6849      	ldr	r1, [r1, #4]
 8007cc6:	0849      	lsrs	r1, r1, #1
 8007cc8:	2000      	movs	r0, #0
 8007cca:	4688      	mov	r8, r1
 8007ccc:	4681      	mov	r9, r0
 8007cce:	eb12 0a08 	adds.w	sl, r2, r8
 8007cd2:	eb43 0b09 	adc.w	fp, r3, r9
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	685b      	ldr	r3, [r3, #4]
 8007cda:	2200      	movs	r2, #0
 8007cdc:	603b      	str	r3, [r7, #0]
 8007cde:	607a      	str	r2, [r7, #4]
 8007ce0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ce4:	4650      	mov	r0, sl
 8007ce6:	4659      	mov	r1, fp
 8007ce8:	f7f8 ffce 	bl	8000c88 <__aeabi_uldivmod>
 8007cec:	4602      	mov	r2, r0
 8007cee:	460b      	mov	r3, r1
 8007cf0:	4613      	mov	r3, r2
 8007cf2:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007cf4:	69bb      	ldr	r3, [r7, #24]
 8007cf6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007cfa:	d308      	bcc.n	8007d0e <UART_SetConfig+0x2b2>
 8007cfc:	69bb      	ldr	r3, [r7, #24]
 8007cfe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007d02:	d204      	bcs.n	8007d0e <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	69ba      	ldr	r2, [r7, #24]
 8007d0a:	60da      	str	r2, [r3, #12]
 8007d0c:	e0c2      	b.n	8007e94 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8007d0e:	2301      	movs	r3, #1
 8007d10:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007d14:	e0be      	b.n	8007e94 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	69db      	ldr	r3, [r3, #28]
 8007d1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007d1e:	d16a      	bne.n	8007df6 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8007d20:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007d24:	2b08      	cmp	r3, #8
 8007d26:	d834      	bhi.n	8007d92 <UART_SetConfig+0x336>
 8007d28:	a201      	add	r2, pc, #4	; (adr r2, 8007d30 <UART_SetConfig+0x2d4>)
 8007d2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d2e:	bf00      	nop
 8007d30:	08007d55 	.word	0x08007d55
 8007d34:	08007d75 	.word	0x08007d75
 8007d38:	08007d7d 	.word	0x08007d7d
 8007d3c:	08007d93 	.word	0x08007d93
 8007d40:	08007d83 	.word	0x08007d83
 8007d44:	08007d93 	.word	0x08007d93
 8007d48:	08007d93 	.word	0x08007d93
 8007d4c:	08007d93 	.word	0x08007d93
 8007d50:	08007d8b 	.word	0x08007d8b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d54:	f7fe fc78 	bl	8006648 <HAL_RCC_GetPCLK1Freq>
 8007d58:	61f8      	str	r0, [r7, #28]
        break;
 8007d5a:	e020      	b.n	8007d9e <UART_SetConfig+0x342>
 8007d5c:	efff69f3 	.word	0xefff69f3
 8007d60:	40008000 	.word	0x40008000
 8007d64:	40013800 	.word	0x40013800
 8007d68:	40021000 	.word	0x40021000
 8007d6c:	40004400 	.word	0x40004400
 8007d70:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d74:	f7fe fc7e 	bl	8006674 <HAL_RCC_GetPCLK2Freq>
 8007d78:	61f8      	str	r0, [r7, #28]
        break;
 8007d7a:	e010      	b.n	8007d9e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d7c:	4b4c      	ldr	r3, [pc, #304]	; (8007eb0 <UART_SetConfig+0x454>)
 8007d7e:	61fb      	str	r3, [r7, #28]
        break;
 8007d80:	e00d      	b.n	8007d9e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d82:	f7fe fbc9 	bl	8006518 <HAL_RCC_GetSysClockFreq>
 8007d86:	61f8      	str	r0, [r7, #28]
        break;
 8007d88:	e009      	b.n	8007d9e <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d8e:	61fb      	str	r3, [r7, #28]
        break;
 8007d90:	e005      	b.n	8007d9e <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8007d92:	2300      	movs	r3, #0
 8007d94:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007d96:	2301      	movs	r3, #1
 8007d98:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007d9c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007d9e:	69fb      	ldr	r3, [r7, #28]
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d077      	beq.n	8007e94 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007da4:	69fb      	ldr	r3, [r7, #28]
 8007da6:	005a      	lsls	r2, r3, #1
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	685b      	ldr	r3, [r3, #4]
 8007dac:	085b      	lsrs	r3, r3, #1
 8007dae:	441a      	add	r2, r3
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	685b      	ldr	r3, [r3, #4]
 8007db4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007db8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007dba:	69bb      	ldr	r3, [r7, #24]
 8007dbc:	2b0f      	cmp	r3, #15
 8007dbe:	d916      	bls.n	8007dee <UART_SetConfig+0x392>
 8007dc0:	69bb      	ldr	r3, [r7, #24]
 8007dc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007dc6:	d212      	bcs.n	8007dee <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007dc8:	69bb      	ldr	r3, [r7, #24]
 8007dca:	b29b      	uxth	r3, r3
 8007dcc:	f023 030f 	bic.w	r3, r3, #15
 8007dd0:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007dd2:	69bb      	ldr	r3, [r7, #24]
 8007dd4:	085b      	lsrs	r3, r3, #1
 8007dd6:	b29b      	uxth	r3, r3
 8007dd8:	f003 0307 	and.w	r3, r3, #7
 8007ddc:	b29a      	uxth	r2, r3
 8007dde:	8afb      	ldrh	r3, [r7, #22]
 8007de0:	4313      	orrs	r3, r2
 8007de2:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	8afa      	ldrh	r2, [r7, #22]
 8007dea:	60da      	str	r2, [r3, #12]
 8007dec:	e052      	b.n	8007e94 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8007dee:	2301      	movs	r3, #1
 8007df0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8007df4:	e04e      	b.n	8007e94 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007df6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007dfa:	2b08      	cmp	r3, #8
 8007dfc:	d827      	bhi.n	8007e4e <UART_SetConfig+0x3f2>
 8007dfe:	a201      	add	r2, pc, #4	; (adr r2, 8007e04 <UART_SetConfig+0x3a8>)
 8007e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e04:	08007e29 	.word	0x08007e29
 8007e08:	08007e31 	.word	0x08007e31
 8007e0c:	08007e39 	.word	0x08007e39
 8007e10:	08007e4f 	.word	0x08007e4f
 8007e14:	08007e3f 	.word	0x08007e3f
 8007e18:	08007e4f 	.word	0x08007e4f
 8007e1c:	08007e4f 	.word	0x08007e4f
 8007e20:	08007e4f 	.word	0x08007e4f
 8007e24:	08007e47 	.word	0x08007e47
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e28:	f7fe fc0e 	bl	8006648 <HAL_RCC_GetPCLK1Freq>
 8007e2c:	61f8      	str	r0, [r7, #28]
        break;
 8007e2e:	e014      	b.n	8007e5a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e30:	f7fe fc20 	bl	8006674 <HAL_RCC_GetPCLK2Freq>
 8007e34:	61f8      	str	r0, [r7, #28]
        break;
 8007e36:	e010      	b.n	8007e5a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e38:	4b1d      	ldr	r3, [pc, #116]	; (8007eb0 <UART_SetConfig+0x454>)
 8007e3a:	61fb      	str	r3, [r7, #28]
        break;
 8007e3c:	e00d      	b.n	8007e5a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e3e:	f7fe fb6b 	bl	8006518 <HAL_RCC_GetSysClockFreq>
 8007e42:	61f8      	str	r0, [r7, #28]
        break;
 8007e44:	e009      	b.n	8007e5a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007e4a:	61fb      	str	r3, [r7, #28]
        break;
 8007e4c:	e005      	b.n	8007e5a <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8007e4e:	2300      	movs	r3, #0
 8007e50:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007e52:	2301      	movs	r3, #1
 8007e54:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007e58:	bf00      	nop
    }

    if (pclk != 0U)
 8007e5a:	69fb      	ldr	r3, [r7, #28]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d019      	beq.n	8007e94 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007e60:	68fb      	ldr	r3, [r7, #12]
 8007e62:	685b      	ldr	r3, [r3, #4]
 8007e64:	085a      	lsrs	r2, r3, #1
 8007e66:	69fb      	ldr	r3, [r7, #28]
 8007e68:	441a      	add	r2, r3
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	685b      	ldr	r3, [r3, #4]
 8007e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e72:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e74:	69bb      	ldr	r3, [r7, #24]
 8007e76:	2b0f      	cmp	r3, #15
 8007e78:	d909      	bls.n	8007e8e <UART_SetConfig+0x432>
 8007e7a:	69bb      	ldr	r3, [r7, #24]
 8007e7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007e80:	d205      	bcs.n	8007e8e <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007e82:	69bb      	ldr	r3, [r7, #24]
 8007e84:	b29a      	uxth	r2, r3
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	60da      	str	r2, [r3, #12]
 8007e8c:	e002      	b.n	8007e94 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8007e8e:	2301      	movs	r3, #1
 8007e90:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	2200      	movs	r2, #0
 8007e98:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	2200      	movs	r2, #0
 8007e9e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007ea0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	3728      	adds	r7, #40	; 0x28
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007eae:	bf00      	nop
 8007eb0:	00f42400 	.word	0x00f42400

08007eb4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	b083      	sub	sp, #12
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ec0:	f003 0301 	and.w	r3, r3, #1
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d00a      	beq.n	8007ede <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	685b      	ldr	r3, [r3, #4]
 8007ece:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	430a      	orrs	r2, r1
 8007edc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ee2:	f003 0302 	and.w	r3, r3, #2
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d00a      	beq.n	8007f00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	685b      	ldr	r3, [r3, #4]
 8007ef0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	430a      	orrs	r2, r1
 8007efe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f04:	f003 0304 	and.w	r3, r3, #4
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d00a      	beq.n	8007f22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	685b      	ldr	r3, [r3, #4]
 8007f12:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	430a      	orrs	r2, r1
 8007f20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f26:	f003 0308 	and.w	r3, r3, #8
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d00a      	beq.n	8007f44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	685b      	ldr	r3, [r3, #4]
 8007f34:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	430a      	orrs	r2, r1
 8007f42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f48:	f003 0310 	and.w	r3, r3, #16
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d00a      	beq.n	8007f66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	689b      	ldr	r3, [r3, #8]
 8007f56:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	430a      	orrs	r2, r1
 8007f64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f6a:	f003 0320 	and.w	r3, r3, #32
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d00a      	beq.n	8007f88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	689b      	ldr	r3, [r3, #8]
 8007f78:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	430a      	orrs	r2, r1
 8007f86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d01a      	beq.n	8007fca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	685b      	ldr	r3, [r3, #4]
 8007f9a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	430a      	orrs	r2, r1
 8007fa8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007fb2:	d10a      	bne.n	8007fca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	685b      	ldr	r3, [r3, #4]
 8007fba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	430a      	orrs	r2, r1
 8007fc8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d00a      	beq.n	8007fec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	685b      	ldr	r3, [r3, #4]
 8007fdc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	430a      	orrs	r2, r1
 8007fea:	605a      	str	r2, [r3, #4]
  }
}
 8007fec:	bf00      	nop
 8007fee:	370c      	adds	r7, #12
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff6:	4770      	bx	lr

08007ff8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b086      	sub	sp, #24
 8007ffc:	af02      	add	r7, sp, #8
 8007ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2200      	movs	r2, #0
 8008004:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008008:	f7fa ffe8 	bl	8002fdc <HAL_GetTick>
 800800c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	f003 0308 	and.w	r3, r3, #8
 8008018:	2b08      	cmp	r3, #8
 800801a:	d10e      	bne.n	800803a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800801c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008020:	9300      	str	r3, [sp, #0]
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	2200      	movs	r2, #0
 8008026:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800802a:	6878      	ldr	r0, [r7, #4]
 800802c:	f000 f82d 	bl	800808a <UART_WaitOnFlagUntilTimeout>
 8008030:	4603      	mov	r3, r0
 8008032:	2b00      	cmp	r3, #0
 8008034:	d001      	beq.n	800803a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008036:	2303      	movs	r3, #3
 8008038:	e023      	b.n	8008082 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	f003 0304 	and.w	r3, r3, #4
 8008044:	2b04      	cmp	r3, #4
 8008046:	d10e      	bne.n	8008066 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008048:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800804c:	9300      	str	r3, [sp, #0]
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	2200      	movs	r2, #0
 8008052:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008056:	6878      	ldr	r0, [r7, #4]
 8008058:	f000 f817 	bl	800808a <UART_WaitOnFlagUntilTimeout>
 800805c:	4603      	mov	r3, r0
 800805e:	2b00      	cmp	r3, #0
 8008060:	d001      	beq.n	8008066 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008062:	2303      	movs	r3, #3
 8008064:	e00d      	b.n	8008082 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2220      	movs	r2, #32
 800806a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2220      	movs	r2, #32
 8008070:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2200      	movs	r2, #0
 8008076:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2200      	movs	r2, #0
 800807c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008080:	2300      	movs	r3, #0
}
 8008082:	4618      	mov	r0, r3
 8008084:	3710      	adds	r7, #16
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}

0800808a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800808a:	b580      	push	{r7, lr}
 800808c:	b09c      	sub	sp, #112	; 0x70
 800808e:	af00      	add	r7, sp, #0
 8008090:	60f8      	str	r0, [r7, #12]
 8008092:	60b9      	str	r1, [r7, #8]
 8008094:	603b      	str	r3, [r7, #0]
 8008096:	4613      	mov	r3, r2
 8008098:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800809a:	e0a5      	b.n	80081e8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800809c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800809e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080a2:	f000 80a1 	beq.w	80081e8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080a6:	f7fa ff99 	bl	8002fdc <HAL_GetTick>
 80080aa:	4602      	mov	r2, r0
 80080ac:	683b      	ldr	r3, [r7, #0]
 80080ae:	1ad3      	subs	r3, r2, r3
 80080b0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80080b2:	429a      	cmp	r2, r3
 80080b4:	d302      	bcc.n	80080bc <UART_WaitOnFlagUntilTimeout+0x32>
 80080b6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	d13e      	bne.n	800813a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080c4:	e853 3f00 	ldrex	r3, [r3]
 80080c8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80080ca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80080cc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80080d0:	667b      	str	r3, [r7, #100]	; 0x64
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	461a      	mov	r2, r3
 80080d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80080da:	65fb      	str	r3, [r7, #92]	; 0x5c
 80080dc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080de:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80080e0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80080e2:	e841 2300 	strex	r3, r2, [r1]
 80080e6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80080e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d1e6      	bne.n	80080bc <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	3308      	adds	r3, #8
 80080f4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080f8:	e853 3f00 	ldrex	r3, [r3]
 80080fc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80080fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008100:	f023 0301 	bic.w	r3, r3, #1
 8008104:	663b      	str	r3, [r7, #96]	; 0x60
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	3308      	adds	r3, #8
 800810c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800810e:	64ba      	str	r2, [r7, #72]	; 0x48
 8008110:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008112:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008114:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008116:	e841 2300 	strex	r3, r2, [r1]
 800811a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800811c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800811e:	2b00      	cmp	r3, #0
 8008120:	d1e5      	bne.n	80080ee <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2220      	movs	r2, #32
 8008126:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	2220      	movs	r2, #32
 800812c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	2200      	movs	r2, #0
 8008132:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8008136:	2303      	movs	r3, #3
 8008138:	e067      	b.n	800820a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f003 0304 	and.w	r3, r3, #4
 8008144:	2b00      	cmp	r3, #0
 8008146:	d04f      	beq.n	80081e8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	69db      	ldr	r3, [r3, #28]
 800814e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008152:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008156:	d147      	bne.n	80081e8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008160:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800816a:	e853 3f00 	ldrex	r3, [r3]
 800816e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008170:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008172:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008176:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	461a      	mov	r2, r3
 800817e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008180:	637b      	str	r3, [r7, #52]	; 0x34
 8008182:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008184:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008186:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008188:	e841 2300 	strex	r3, r2, [r1]
 800818c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800818e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008190:	2b00      	cmp	r3, #0
 8008192:	d1e6      	bne.n	8008162 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	3308      	adds	r3, #8
 800819a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800819c:	697b      	ldr	r3, [r7, #20]
 800819e:	e853 3f00 	ldrex	r3, [r3]
 80081a2:	613b      	str	r3, [r7, #16]
   return(result);
 80081a4:	693b      	ldr	r3, [r7, #16]
 80081a6:	f023 0301 	bic.w	r3, r3, #1
 80081aa:	66bb      	str	r3, [r7, #104]	; 0x68
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	3308      	adds	r3, #8
 80081b2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80081b4:	623a      	str	r2, [r7, #32]
 80081b6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081b8:	69f9      	ldr	r1, [r7, #28]
 80081ba:	6a3a      	ldr	r2, [r7, #32]
 80081bc:	e841 2300 	strex	r3, r2, [r1]
 80081c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80081c2:	69bb      	ldr	r3, [r7, #24]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d1e5      	bne.n	8008194 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	2220      	movs	r2, #32
 80081cc:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	2220      	movs	r2, #32
 80081d2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2220      	movs	r2, #32
 80081d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2200      	movs	r2, #0
 80081e0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80081e4:	2303      	movs	r3, #3
 80081e6:	e010      	b.n	800820a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	69da      	ldr	r2, [r3, #28]
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	4013      	ands	r3, r2
 80081f2:	68ba      	ldr	r2, [r7, #8]
 80081f4:	429a      	cmp	r2, r3
 80081f6:	bf0c      	ite	eq
 80081f8:	2301      	moveq	r3, #1
 80081fa:	2300      	movne	r3, #0
 80081fc:	b2db      	uxtb	r3, r3
 80081fe:	461a      	mov	r2, r3
 8008200:	79fb      	ldrb	r3, [r7, #7]
 8008202:	429a      	cmp	r2, r3
 8008204:	f43f af4a 	beq.w	800809c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	3770      	adds	r7, #112	; 0x70
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}

08008212 <inv_sensor_listener_notify>:

/** @brief Helper to notify a listener of a new sensor event
 */
static inline void inv_sensor_listener_notify(const inv_sensor_listener_t * listener,
		const inv_sensor_event_t * event)
{
 8008212:	b580      	push	{r7, lr}
 8008214:	b082      	sub	sp, #8
 8008216:	af00      	add	r7, sp, #0
 8008218:	6078      	str	r0, [r7, #4]
 800821a:	6039      	str	r1, [r7, #0]
	if(listener) {
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d006      	beq.n	8008230 <inv_sensor_listener_notify+0x1e>
		listener->event_cb(event, listener->context);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	687a      	ldr	r2, [r7, #4]
 8008228:	6852      	ldr	r2, [r2, #4]
 800822a:	4611      	mov	r1, r2
 800822c:	6838      	ldr	r0, [r7, #0]
 800822e:	4798      	blx	r3
	}
}
 8008230:	bf00      	nop
 8008232:	3708      	adds	r7, #8
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}

08008238 <inv_icm20948_reset_states>:
/** @brief Reset and initialize driver states
 *  @param[in] s             handle to driver states structure
 */
static inline void inv_icm20948_reset_states(struct inv_icm20948 * s,
		const struct inv_icm20948_serif * serif)
{
 8008238:	b5b0      	push	{r4, r5, r7, lr}
 800823a:	b082      	sub	sp, #8
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]
	assert(icm20948_instance == 0);
 8008242:	4b10      	ldr	r3, [pc, #64]	; (8008284 <inv_icm20948_reset_states+0x4c>)
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	2b00      	cmp	r3, #0
 8008248:	d005      	beq.n	8008256 <inv_icm20948_reset_states+0x1e>
 800824a:	4b0f      	ldr	r3, [pc, #60]	; (8008288 <inv_icm20948_reset_states+0x50>)
 800824c:	4a0f      	ldr	r2, [pc, #60]	; (800828c <inv_icm20948_reset_states+0x54>)
 800824e:	21d8      	movs	r1, #216	; 0xd8
 8008250:	480f      	ldr	r0, [pc, #60]	; (8008290 <inv_icm20948_reset_states+0x58>)
 8008252:	f00d f91f 	bl	8015494 <__assert_func>

	memset(s, 0, sizeof(*s));
 8008256:	f44f 629f 	mov.w	r2, #1272	; 0x4f8
 800825a:	2100      	movs	r1, #0
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f00d fd35 	bl	8015ccc <memset>
	s->serif = *serif;
 8008262:	687a      	ldr	r2, [r7, #4]
 8008264:	683b      	ldr	r3, [r7, #0]
 8008266:	4614      	mov	r4, r2
 8008268:	461d      	mov	r5, r3
 800826a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800826c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800826e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8008272:	e884 0003 	stmia.w	r4, {r0, r1}
	icm20948_instance = s;
 8008276:	4a03      	ldr	r2, [pc, #12]	; (8008284 <inv_icm20948_reset_states+0x4c>)
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	6013      	str	r3, [r2, #0]
}
 800827c:	bf00      	nop
 800827e:	3708      	adds	r7, #8
 8008280:	46bd      	mov	sp, r7
 8008282:	bdb0      	pop	{r4, r5, r7, pc}
 8008284:	20001700 	.word	0x20001700
 8008288:	0801d79c 	.word	0x0801d79c
 800828c:	0802201c 	.word	0x0802201c
 8008290:	0801d7b4 	.word	0x0801d7b4

08008294 <idd_sensortype_2_driver>:
	inv_device_icm20948_write_mems_register,
	inv_device_icm20948_read_mems_register,
};

static enum inv_icm20948_sensor idd_sensortype_2_driver(int sensor)
{
 8008294:	b480      	push	{r7}
 8008296:	b083      	sub	sp, #12
 8008298:	af00      	add	r7, sp, #0
 800829a:	6078      	str	r0, [r7, #4]
	switch(sensor) {
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	3b01      	subs	r3, #1
 80082a0:	2b20      	cmp	r3, #32
 80082a2:	d86d      	bhi.n	8008380 <idd_sensortype_2_driver+0xec>
 80082a4:	a201      	add	r2, pc, #4	; (adr r2, 80082ac <idd_sensortype_2_driver+0x18>)
 80082a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082aa:	bf00      	nop
 80082ac:	08008339 	.word	0x08008339
 80082b0:	08008361 	.word	0x08008361
 80082b4:	08008379 	.word	0x08008379
 80082b8:	0800833d 	.word	0x0800833d
 80082bc:	08008381 	.word	0x08008381
 80082c0:	08008381 	.word	0x08008381
 80082c4:	08008381 	.word	0x08008381
 80082c8:	08008381 	.word	0x08008381
 80082cc:	08008371 	.word	0x08008371
 80082d0:	08008375 	.word	0x08008375
 80082d4:	08008359 	.word	0x08008359
 80082d8:	08008381 	.word	0x08008381
 80082dc:	08008381 	.word	0x08008381
 80082e0:	08008341 	.word	0x08008341
 80082e4:	08008355 	.word	0x08008355
 80082e8:	08008345 	.word	0x08008345
 80082ec:	08008365 	.word	0x08008365
 80082f0:	0800834d 	.word	0x0800834d
 80082f4:	08008351 	.word	0x08008351
 80082f8:	0800835d 	.word	0x0800835d
 80082fc:	08008381 	.word	0x08008381
 8008300:	0800836d 	.word	0x0800836d
 8008304:	08008381 	.word	0x08008381
 8008308:	08008381 	.word	0x08008381
 800830c:	08008369 	.word	0x08008369
 8008310:	08008349 	.word	0x08008349
 8008314:	08008381 	.word	0x08008381
 8008318:	0800837d 	.word	0x0800837d
 800831c:	08008381 	.word	0x08008381
 8008320:	08008381 	.word	0x08008381
 8008324:	08008381 	.word	0x08008381
 8008328:	08008331 	.word	0x08008331
 800832c:	08008335 	.word	0x08008335
	case INV_SENSOR_TYPE_RAW_ACCELEROMETER:       return INV_ICM20948_SENSOR_RAW_ACCELEROMETER;
 8008330:	2302      	movs	r3, #2
 8008332:	e026      	b.n	8008382 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_RAW_GYROSCOPE:           return INV_ICM20948_SENSOR_RAW_GYROSCOPE;
 8008334:	2303      	movs	r3, #3
 8008336:	e024      	b.n	8008382 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ACCELEROMETER:           return INV_ICM20948_SENSOR_ACCELEROMETER;
 8008338:	2300      	movs	r3, #0
 800833a:	e022      	b.n	8008382 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GYROSCOPE:               return INV_ICM20948_SENSOR_GYROSCOPE;
 800833c:	2301      	movs	r3, #1
 800833e:	e020      	b.n	8008382 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_UNCAL_MAGNETOMETER:      return INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 8008340:	2304      	movs	r3, #4
 8008342:	e01e      	b.n	8008382 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_UNCAL_GYROSCOPE:         return INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED;
 8008344:	2305      	movs	r3, #5
 8008346:	e01c      	b.n	8008382 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_BAC:                     return INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON;
 8008348:	2306      	movs	r3, #6
 800834a:	e01a      	b.n	8008382 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_STEP_DETECTOR:           return INV_ICM20948_SENSOR_STEP_DETECTOR;
 800834c:	2307      	movs	r3, #7
 800834e:	e018      	b.n	8008382 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_STEP_COUNTER:            return INV_ICM20948_SENSOR_STEP_COUNTER;
 8008350:	2308      	movs	r3, #8
 8008352:	e016      	b.n	8008382 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GAME_ROTATION_VECTOR:    return INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR;
 8008354:	2309      	movs	r3, #9
 8008356:	e014      	b.n	8008382 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ROTATION_VECTOR:         return INV_ICM20948_SENSOR_ROTATION_VECTOR;
 8008358:	230a      	movs	r3, #10
 800835a:	e012      	b.n	8008382 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR:  return INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 800835c:	230b      	movs	r3, #11
 800835e:	e010      	b.n	8008382 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_MAGNETOMETER:            return INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD;
 8008360:	230c      	movs	r3, #12
 8008362:	e00e      	b.n	8008382 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_SMD:                     return INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 8008364:	230d      	movs	r3, #13
 8008366:	e00c      	b.n	8008382 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_PICK_UP_GESTURE:         return INV_ICM20948_SENSOR_FLIP_PICKUP;
 8008368:	230e      	movs	r3, #14
 800836a:	e00a      	b.n	8008382 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_TILT_DETECTOR:           return INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR;
 800836c:	230f      	movs	r3, #15
 800836e:	e008      	b.n	8008382 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_GRAVITY:                 return INV_ICM20948_SENSOR_GRAVITY;
 8008370:	2310      	movs	r3, #16
 8008372:	e006      	b.n	8008382 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_LINEAR_ACCELERATION:     return INV_ICM20948_SENSOR_LINEAR_ACCELERATION;
 8008374:	2311      	movs	r3, #17
 8008376:	e004      	b.n	8008382 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_ORIENTATION:             return INV_ICM20948_SENSOR_ORIENTATION;
 8008378:	2312      	movs	r3, #18
 800837a:	e002      	b.n	8008382 <idd_sensortype_2_driver+0xee>
	case INV_SENSOR_TYPE_B2S:                     return INV_ICM20948_SENSOR_B2S;
 800837c:	2313      	movs	r3, #19
 800837e:	e000      	b.n	8008382 <idd_sensortype_2_driver+0xee>
	default:                                      return INV_ICM20948_SENSOR_MAX;
 8008380:	2314      	movs	r3, #20
	}
}
 8008382:	4618      	mov	r0, r3
 8008384:	370c      	adds	r7, #12
 8008386:	46bd      	mov	sp, r7
 8008388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838c:	4770      	bx	lr
 800838e:	bf00      	nop

08008390 <idd_driver_2_sensortype>:

static int idd_driver_2_sensortype(enum inv_icm20948_sensor sensor)
{
 8008390:	b480      	push	{r7}
 8008392:	b083      	sub	sp, #12
 8008394:	af00      	add	r7, sp, #0
 8008396:	4603      	mov	r3, r0
 8008398:	71fb      	strb	r3, [r7, #7]
	switch(sensor) {
 800839a:	79fb      	ldrb	r3, [r7, #7]
 800839c:	2b13      	cmp	r3, #19
 800839e:	d853      	bhi.n	8008448 <idd_driver_2_sensortype+0xb8>
 80083a0:	a201      	add	r2, pc, #4	; (adr r2, 80083a8 <idd_driver_2_sensortype+0x18>)
 80083a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083a6:	bf00      	nop
 80083a8:	080083f9 	.word	0x080083f9
 80083ac:	080083fd 	.word	0x080083fd
 80083b0:	08008401 	.word	0x08008401
 80083b4:	08008405 	.word	0x08008405
 80083b8:	08008409 	.word	0x08008409
 80083bc:	0800840d 	.word	0x0800840d
 80083c0:	08008411 	.word	0x08008411
 80083c4:	08008415 	.word	0x08008415
 80083c8:	08008419 	.word	0x08008419
 80083cc:	0800841d 	.word	0x0800841d
 80083d0:	08008421 	.word	0x08008421
 80083d4:	08008425 	.word	0x08008425
 80083d8:	08008429 	.word	0x08008429
 80083dc:	0800842d 	.word	0x0800842d
 80083e0:	08008431 	.word	0x08008431
 80083e4:	08008435 	.word	0x08008435
 80083e8:	08008439 	.word	0x08008439
 80083ec:	0800843d 	.word	0x0800843d
 80083f0:	08008441 	.word	0x08008441
 80083f4:	08008445 	.word	0x08008445
	case INV_ICM20948_SENSOR_ACCELEROMETER:                    return INV_SENSOR_TYPE_ACCELEROMETER;
 80083f8:	2301      	movs	r3, #1
 80083fa:	e026      	b.n	800844a <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE:                        return INV_SENSOR_TYPE_GYROSCOPE;
 80083fc:	2304      	movs	r3, #4
 80083fe:	e024      	b.n	800844a <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_RAW_ACCELEROMETER:                return INV_SENSOR_TYPE_RAW_ACCELEROMETER;
 8008400:	2320      	movs	r3, #32
 8008402:	e022      	b.n	800844a <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_RAW_GYROSCOPE:                    return INV_SENSOR_TYPE_RAW_GYROSCOPE;
 8008404:	2321      	movs	r3, #33	; 0x21
 8008406:	e020      	b.n	800844a <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:      return INV_SENSOR_TYPE_UNCAL_MAGNETOMETER;
 8008408:	230e      	movs	r3, #14
 800840a:	e01e      	b.n	800844a <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:           return INV_SENSOR_TYPE_UNCAL_GYROSCOPE;
 800840c:	2310      	movs	r3, #16
 800840e:	e01c      	b.n	800844a <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON:           return INV_SENSOR_TYPE_BAC;
 8008410:	231a      	movs	r3, #26
 8008412:	e01a      	b.n	800844a <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_STEP_DETECTOR:                    return INV_SENSOR_TYPE_STEP_DETECTOR;
 8008414:	2312      	movs	r3, #18
 8008416:	e018      	b.n	800844a <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_STEP_COUNTER:                     return INV_SENSOR_TYPE_STEP_COUNTER;
 8008418:	2313      	movs	r3, #19
 800841a:	e016      	b.n	800844a <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR:             return INV_SENSOR_TYPE_GAME_ROTATION_VECTOR;
 800841c:	230f      	movs	r3, #15
 800841e:	e014      	b.n	800844a <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ROTATION_VECTOR:                  return INV_SENSOR_TYPE_ROTATION_VECTOR;
 8008420:	230b      	movs	r3, #11
 8008422:	e012      	b.n	800844a <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:      return INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR;
 8008424:	2314      	movs	r3, #20
 8008426:	e010      	b.n	800844a <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:                return INV_SENSOR_TYPE_MAGNETOMETER;
 8008428:	2302      	movs	r3, #2
 800842a:	e00e      	b.n	800844a <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION:        return INV_SENSOR_TYPE_SMD;
 800842c:	2311      	movs	r3, #17
 800842e:	e00c      	b.n	800844a <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_FLIP_PICKUP:                      return INV_SENSOR_TYPE_PICK_UP_GESTURE;
 8008430:	2319      	movs	r3, #25
 8008432:	e00a      	b.n	800844a <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR:             return INV_SENSOR_TYPE_TILT_DETECTOR;
 8008434:	2316      	movs	r3, #22
 8008436:	e008      	b.n	800844a <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_GRAVITY:                          return INV_SENSOR_TYPE_GRAVITY;
 8008438:	2309      	movs	r3, #9
 800843a:	e006      	b.n	800844a <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_LINEAR_ACCELERATION:              return INV_SENSOR_TYPE_LINEAR_ACCELERATION;
 800843c:	230a      	movs	r3, #10
 800843e:	e004      	b.n	800844a <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_ORIENTATION:                      return INV_SENSOR_TYPE_ORIENTATION;
 8008440:	2303      	movs	r3, #3
 8008442:	e002      	b.n	800844a <idd_driver_2_sensortype+0xba>
	case INV_ICM20948_SENSOR_B2S:                              return INV_SENSOR_TYPE_B2S;
 8008444:	231c      	movs	r3, #28
 8008446:	e000      	b.n	800844a <idd_driver_2_sensortype+0xba>
	default:                                                   return INV_SENSOR_TYPE_MAX;
 8008448:	2341      	movs	r3, #65	; 0x41
	}
}
 800844a:	4618      	mov	r0, r3
 800844c:	370c      	adds	r7, #12
 800844e:	46bd      	mov	sp, r7
 8008450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008454:	4770      	bx	lr
 8008456:	bf00      	nop

08008458 <inv_device_icm20948_init2>:
}

void inv_device_icm20948_init2(inv_device_icm20948_t * self,
		const inv_serif_hal_t * serif, const inv_sensor_listener_t * listener,
		const uint8_t  * dmp3_image, uint32_t dmp3_image_size)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b08a      	sub	sp, #40	; 0x28
 800845c:	af00      	add	r7, sp, #0
 800845e:	60f8      	str	r0, [r7, #12]
 8008460:	60b9      	str	r1, [r7, #8]
 8008462:	607a      	str	r2, [r7, #4]
 8008464:	603b      	str	r3, [r7, #0]
	struct inv_icm20948_serif icm20948_serif;

	assert(self);
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d105      	bne.n	8008478 <inv_device_icm20948_init2+0x20>
 800846c:	4b2a      	ldr	r3, [pc, #168]	; (8008518 <inv_device_icm20948_init2+0xc0>)
 800846e:	4a2b      	ldr	r2, [pc, #172]	; (800851c <inv_device_icm20948_init2+0xc4>)
 8008470:	219b      	movs	r1, #155	; 0x9b
 8008472:	482b      	ldr	r0, [pc, #172]	; (8008520 <inv_device_icm20948_init2+0xc8>)
 8008474:	f00d f80e 	bl	8015494 <__assert_func>

	memset(self, 0, sizeof(*self));
 8008478:	f44f 62a6 	mov.w	r2, #1328	; 0x530
 800847c:	2100      	movs	r1, #0
 800847e:	68f8      	ldr	r0, [r7, #12]
 8008480:	f00d fc24 	bl	8015ccc <memset>
	
	/* initialize icm20948 serif structure */
	icm20948_serif.context   = serif->context;
 8008484:	68bb      	ldr	r3, [r7, #8]
 8008486:	695b      	ldr	r3, [r3, #20]
 8008488:	613b      	str	r3, [r7, #16]
	icm20948_serif.read_reg  = serif->read_reg;
 800848a:	68bb      	ldr	r3, [r7, #8]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	617b      	str	r3, [r7, #20]
	icm20948_serif.write_reg = serif->write_reg;
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	685b      	ldr	r3, [r3, #4]
 8008494:	61bb      	str	r3, [r7, #24]
	icm20948_serif.max_read  = serif->max_read_transaction_size;
 8008496:	68bb      	ldr	r3, [r7, #8]
 8008498:	689b      	ldr	r3, [r3, #8]
 800849a:	61fb      	str	r3, [r7, #28]
	icm20948_serif.max_write = serif->max_write_transaction_size;
 800849c:	68bb      	ldr	r3, [r7, #8]
 800849e:	68db      	ldr	r3, [r3, #12]
 80084a0:	623b      	str	r3, [r7, #32]
	icm20948_serif.is_spi    = !!(serif->serif_type == INV_SERIF_HAL_TYPE_SPI);
 80084a2:	68bb      	ldr	r3, [r7, #8]
 80084a4:	691b      	ldr	r3, [r3, #16]
 80084a6:	2b02      	cmp	r3, #2
 80084a8:	bf0c      	ite	eq
 80084aa:	2301      	moveq	r3, #1
 80084ac:	2300      	movne	r3, #0
 80084ae:	b2db      	uxtb	r3, r3
 80084b0:	627b      	str	r3, [r7, #36]	; 0x24
	
	/* build base */
	self->base.instance = self;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	68fa      	ldr	r2, [r7, #12]
 80084b6:	601a      	str	r2, [r3, #0]
	self->base.vt       = &device_icm20948_vt;
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	4a1a      	ldr	r2, [pc, #104]	; (8008524 <inv_device_icm20948_init2+0xcc>)
 80084bc:	605a      	str	r2, [r3, #4]
	self->base.listener = listener;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	687a      	ldr	r2, [r7, #4]
 80084c2:	609a      	str	r2, [r3, #8]
	self->dmp3_image = dmp3_image;
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	683a      	ldr	r2, [r7, #0]
 80084c8:	f8c3 2528 	str.w	r2, [r3, #1320]	; 0x528
	self->dmp3_image_size = dmp3_image_size;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80084d0:	f8c3 252c 	str.w	r2, [r3, #1324]	; 0x52c
	/* reset icm20948 driver states */
	inv_icm20948_reset_states(&self->icm20948_states, &icm20948_serif);
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	3330      	adds	r3, #48	; 0x30
 80084d8:	f107 0210 	add.w	r2, r7, #16
 80084dc:	4611      	mov	r1, r2
 80084de:	4618      	mov	r0, r3
 80084e0:	f7ff feaa 	bl	8008238 <inv_icm20948_reset_states>
	
	/* initialise mounting matrix to identity */
	self->icm20948_states.mounting_matrix[0] = 1;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	2201      	movs	r2, #1
 80084e8:	f883 22a4 	strb.w	r2, [r3, #676]	; 0x2a4
	self->icm20948_states.mounting_matrix[4] = 1;
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	2201      	movs	r2, #1
 80084f0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
	self->icm20948_states.mounting_matrix[8] = 1;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	2201      	movs	r2, #1
 80084f8:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

	/*initialise base state structure*/
	inv_icm20948_init_structure(&self->icm20948_states);
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	3330      	adds	r3, #48	; 0x30
 8008500:	4618      	mov	r0, r3
 8008502:	f008 ffc5 	bl	8011490 <inv_icm20948_init_structure>
	
#if (MEMS_CHIP == HW_ICM20948)
	/*force the usage of akm9916 for 20948*/
	inv_device_icm20948_init_aux_compass( self, INV_ICM20948_COMPASS_ID_AK09916, 0x0C);
 8008506:	220c      	movs	r2, #12
 8008508:	2103      	movs	r1, #3
 800850a:	68f8      	ldr	r0, [r7, #12]
 800850c:	f000 fa68 	bl	80089e0 <inv_device_icm20948_init_aux_compass>
#endif
}
 8008510:	bf00      	nop
 8008512:	3728      	adds	r7, #40	; 0x28
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}
 8008518:	0801d818 	.word	0x0801d818
 800851c:	08022000 	.word	0x08022000
 8008520:	0801d820 	.word	0x0801d820
 8008524:	08021fa8 	.word	0x08021fa8

08008528 <inv_device_icm20948_poll>:

int inv_device_icm20948_poll(void * context)
{
 8008528:	b580      	push	{r7, lr}
 800852a:	b084      	sub	sp, #16
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	60fb      	str	r3, [r7, #12]

	return inv_icm20948_poll_sensor(&self->icm20948_states, self, data_handler);
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	3330      	adds	r3, #48	; 0x30
 8008538:	4a04      	ldr	r2, [pc, #16]	; (800854c <inv_device_icm20948_poll+0x24>)
 800853a:	68f9      	ldr	r1, [r7, #12]
 800853c:	4618      	mov	r0, r3
 800853e:	f009 fd97 	bl	8012070 <inv_icm20948_poll_sensor>
 8008542:	4603      	mov	r3, r0
}
 8008544:	4618      	mov	r0, r3
 8008546:	3710      	adds	r7, #16
 8008548:	46bd      	mov	sp, r7
 800854a:	bd80      	pop	{r7, pc}
 800854c:	08008b49 	.word	0x08008b49

08008550 <inv_device_icm20948_whoami>:

int inv_device_icm20948_whoami(void * context, uint8_t * whoami)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b084      	sub	sp, #16
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
 8008558:	6039      	str	r1, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	60fb      	str	r3, [r7, #12]

	assert(whoami);
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d105      	bne.n	8008570 <inv_device_icm20948_whoami+0x20>
 8008564:	4b08      	ldr	r3, [pc, #32]	; (8008588 <inv_device_icm20948_whoami+0x38>)
 8008566:	4a09      	ldr	r2, [pc, #36]	; (800858c <inv_device_icm20948_whoami+0x3c>)
 8008568:	21c9      	movs	r1, #201	; 0xc9
 800856a:	4809      	ldr	r0, [pc, #36]	; (8008590 <inv_device_icm20948_whoami+0x40>)
 800856c:	f00c ff92 	bl	8015494 <__assert_func>

	return inv_icm20948_get_whoami(&self->icm20948_states, whoami);
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	3330      	adds	r3, #48	; 0x30
 8008574:	6839      	ldr	r1, [r7, #0]
 8008576:	4618      	mov	r0, r3
 8008578:	f008 ff32 	bl	80113e0 <inv_icm20948_get_whoami>
 800857c:	4603      	mov	r3, r0
}
 800857e:	4618      	mov	r0, r3
 8008580:	3710      	adds	r7, #16
 8008582:	46bd      	mov	sp, r7
 8008584:	bd80      	pop	{r7, pc}
 8008586:	bf00      	nop
 8008588:	0801d850 	.word	0x0801d850
 800858c:	08022038 	.word	0x08022038
 8008590:	0801d820 	.word	0x0801d820

08008594 <inv_device_icm20948_reset>:

int inv_device_icm20948_reset(void * context)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b084      	sub	sp, #16
 8008598:	af00      	add	r7, sp, #0
 800859a:	6078      	str	r0, [r7, #4]
	int rc = 0;
 800859c:	2300      	movs	r3, #0
 800859e:	60fb      	str	r3, [r7, #12]

	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Resetting device...");
 80085a0:	4910      	ldr	r1, [pc, #64]	; (80085e4 <inv_device_icm20948_reset+0x50>)
 80085a2:	2004      	movs	r0, #4
 80085a4:	f00b fca6 	bl	8013ef4 <inv_msg>
	rc |= inv_device_icm20948_cleanup(context);
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f000 f89d 	bl	80086e8 <inv_device_icm20948_cleanup>
 80085ae:	4602      	mov	r2, r0
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	4313      	orrs	r3, r2
 80085b4:	60fb      	str	r3, [r7, #12]
	rc |= inv_device_icm20948_setup(context);
 80085b6:	6878      	ldr	r0, [r7, #4]
 80085b8:	f000 f818 	bl	80085ec <inv_device_icm20948_setup>
 80085bc:	4602      	mov	r2, r0
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	4313      	orrs	r3, r2
 80085c2:	60fb      	str	r3, [r7, #12]
	
		if(rc != 0) {
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d006      	beq.n	80085d8 <inv_device_icm20948_reset+0x44>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Icm20648 reset returned %d", rc);
 80085ca:	68fa      	ldr	r2, [r7, #12]
 80085cc:	4906      	ldr	r1, [pc, #24]	; (80085e8 <inv_device_icm20948_reset+0x54>)
 80085ce:	2001      	movs	r0, #1
 80085d0:	f00b fc90 	bl	8013ef4 <inv_msg>
		return rc;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	e000      	b.n	80085da <inv_device_icm20948_reset+0x46>
	}

	return 0;
 80085d8:	2300      	movs	r3, #0
}
 80085da:	4618      	mov	r0, r3
 80085dc:	3710      	adds	r7, #16
 80085de:	46bd      	mov	sp, r7
 80085e0:	bd80      	pop	{r7, pc}
 80085e2:	bf00      	nop
 80085e4:	0801d858 	.word	0x0801d858
 80085e8:	0801d86c 	.word	0x0801d86c

080085ec <inv_device_icm20948_setup>:

int inv_device_icm20948_setup(void * context)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b086      	sub	sp, #24
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	617b      	str	r3, [r7, #20]
	int rc;
	uint8_t whoami;

	INV_MSG(INV_MSG_LEVEL_INFO, "Booting up Icm20948...");
 80085f8:	4933      	ldr	r1, [pc, #204]	; (80086c8 <inv_device_icm20948_setup+0xdc>)
 80085fa:	2003      	movs	r0, #3
 80085fc:	f00b fc7a 	bl	8013ef4 <inv_msg>

	/* Check WHOAMI */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Reading WHOAMI...");
 8008600:	4932      	ldr	r1, [pc, #200]	; (80086cc <inv_device_icm20948_setup+0xe0>)
 8008602:	2004      	movs	r0, #4
 8008604:	f00b fc76 	bl	8013ef4 <inv_msg>
	if((rc = inv_device_icm20948_whoami(self, &whoami)) != 0) {
 8008608:	f107 030f 	add.w	r3, r7, #15
 800860c:	4619      	mov	r1, r3
 800860e:	6978      	ldr	r0, [r7, #20]
 8008610:	f7ff ff9e 	bl	8008550 <inv_device_icm20948_whoami>
 8008614:	6138      	str	r0, [r7, #16]
 8008616:	693b      	ldr	r3, [r7, #16]
 8008618:	2b00      	cmp	r3, #0
 800861a:	d006      	beq.n	800862a <inv_device_icm20948_setup+0x3e>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Error %d when reading WHOAMI value", rc);
 800861c:	693a      	ldr	r2, [r7, #16]
 800861e:	492c      	ldr	r1, [pc, #176]	; (80086d0 <inv_device_icm20948_setup+0xe4>)
 8008620:	2001      	movs	r0, #1
 8008622:	f00b fc67 	bl	8013ef4 <inv_msg>
		return rc;
 8008626:	693b      	ldr	r3, [r7, #16]
 8008628:	e049      	b.n	80086be <inv_device_icm20948_setup+0xd2>
	}

	if(whoami == 0 || whoami == 0xff) {
 800862a:	7bfb      	ldrb	r3, [r7, #15]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d002      	beq.n	8008636 <inv_device_icm20948_setup+0x4a>
 8008630:	7bfb      	ldrb	r3, [r7, #15]
 8008632:	2bff      	cmp	r3, #255	; 0xff
 8008634:	d108      	bne.n	8008648 <inv_device_icm20948_setup+0x5c>
		INV_MSG(INV_MSG_LEVEL_ERROR, "Unexpected WHOAMI value 0x%x. Aborting setup.", whoami);
 8008636:	7bfb      	ldrb	r3, [r7, #15]
 8008638:	461a      	mov	r2, r3
 800863a:	4926      	ldr	r1, [pc, #152]	; (80086d4 <inv_device_icm20948_setup+0xe8>)
 800863c:	2001      	movs	r0, #1
 800863e:	f00b fc59 	bl	8013ef4 <inv_msg>
		return INV_ERROR;
 8008642:	f04f 33ff 	mov.w	r3, #4294967295
 8008646:	e03a      	b.n	80086be <inv_device_icm20948_setup+0xd2>
	} else {
		INV_MSG(INV_MSG_LEVEL_INFO, "WHOAMI value: 0x%x", whoami);
 8008648:	7bfb      	ldrb	r3, [r7, #15]
 800864a:	461a      	mov	r2, r3
 800864c:	4922      	ldr	r1, [pc, #136]	; (80086d8 <inv_device_icm20948_setup+0xec>)
 800864e:	2003      	movs	r0, #3
 8008650:	f00b fc50 	bl	8013ef4 <inv_msg>
	}
	/* Setup accel and gyro mounting matrix and associated angle for current board */
	inv_icm20948_init_matrix(&self->icm20948_states);
 8008654:	697b      	ldr	r3, [r7, #20]
 8008656:	3330      	adds	r3, #48	; 0x30
 8008658:	4618      	mov	r0, r3
 800865a:	f008 fed1 	bl	8011400 <inv_icm20948_init_matrix>

	/* set default power mode */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "Putting Icm20948 in sleep mode...");
 800865e:	491f      	ldr	r1, [pc, #124]	; (80086dc <inv_device_icm20948_setup+0xf0>)
 8008660:	2004      	movs	r0, #4
 8008662:	f00b fc47 	bl	8013ef4 <inv_msg>
	if((rc = inv_icm20948_initialize(&self->icm20948_states, self->dmp3_image,
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800866c:	697b      	ldr	r3, [r7, #20]
 800866e:	f8d3 1528 	ldr.w	r1, [r3, #1320]	; 0x528
 8008672:	697b      	ldr	r3, [r7, #20]
 8008674:	f8d3 352c 	ldr.w	r3, [r3, #1324]	; 0x52c
 8008678:	461a      	mov	r2, r3
 800867a:	f008 ff3a 	bl	80114f2 <inv_icm20948_initialize>
 800867e:	6138      	str	r0, [r7, #16]
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d114      	bne.n	80086b0 <inv_device_icm20948_setup+0xc4>
			self->dmp3_image_size)) != 0)
		goto error;
 
	/* Initialize auxiliary sensors */
	inv_icm20948_initialize_auxiliary(&self->icm20948_states);
 8008686:	697b      	ldr	r3, [r7, #20]
 8008688:	3330      	adds	r3, #48	; 0x30
 800868a:	4618      	mov	r0, r3
 800868c:	f009 fa5c 	bl	8011b48 <inv_icm20948_initialize_auxiliary>

	inv_icm20948_init_scale(&self->icm20948_states);
 8008690:	697b      	ldr	r3, [r7, #20]
 8008692:	3330      	adds	r3, #48	; 0x30
 8008694:	4618      	mov	r0, r3
 8008696:	f008 ff53 	bl	8011540 <inv_icm20948_init_scale>

	/* re-initialise base state structure */
	inv_icm20948_init_structure(&self->icm20948_states);
 800869a:	697b      	ldr	r3, [r7, #20]
 800869c:	3330      	adds	r3, #48	; 0x30
 800869e:	4618      	mov	r0, r3
 80086a0:	f008 fef6 	bl	8011490 <inv_icm20948_init_structure>
	
	/* we should be good to go ! */
	INV_MSG(INV_MSG_LEVEL_VERBOSE, "We're good to go !");
 80086a4:	490e      	ldr	r1, [pc, #56]	; (80086e0 <inv_device_icm20948_setup+0xf4>)
 80086a6:	2004      	movs	r0, #4
 80086a8:	f00b fc24 	bl	8013ef4 <inv_msg>

	return 0;
 80086ac:	2300      	movs	r3, #0
 80086ae:	e006      	b.n	80086be <inv_device_icm20948_setup+0xd2>
		goto error;
 80086b0:	bf00      	nop
error:
	INV_MSG(INV_MSG_LEVEL_ERROR, "Error %d while setting-up device.", rc);
 80086b2:	693a      	ldr	r2, [r7, #16]
 80086b4:	490b      	ldr	r1, [pc, #44]	; (80086e4 <inv_device_icm20948_setup+0xf8>)
 80086b6:	2001      	movs	r0, #1
 80086b8:	f00b fc1c 	bl	8013ef4 <inv_msg>

	return rc;
 80086bc:	693b      	ldr	r3, [r7, #16]
}
 80086be:	4618      	mov	r0, r3
 80086c0:	3718      	adds	r7, #24
 80086c2:	46bd      	mov	sp, r7
 80086c4:	bd80      	pop	{r7, pc}
 80086c6:	bf00      	nop
 80086c8:	0801d888 	.word	0x0801d888
 80086cc:	0801d8a0 	.word	0x0801d8a0
 80086d0:	0801d8b4 	.word	0x0801d8b4
 80086d4:	0801d8d8 	.word	0x0801d8d8
 80086d8:	0801d908 	.word	0x0801d908
 80086dc:	0801d91c 	.word	0x0801d91c
 80086e0:	0801d940 	.word	0x0801d940
 80086e4:	0801d954 	.word	0x0801d954

080086e8 <inv_device_icm20948_cleanup>:

int inv_device_icm20948_cleanup(void * context)
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b084      	sub	sp, #16
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
	int i = 0;
 80086f0:	2300      	movs	r3, #0
 80086f2:	60fb      	str	r3, [r7, #12]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	60bb      	str	r3, [r7, #8]

	/* Disable all supported sensors */
	for (i=0; i<INV_SENSOR_TYPE_MAX; ++i) {
 80086f8:	2300      	movs	r3, #0
 80086fa:	60fb      	str	r3, [r7, #12]
 80086fc:	e00e      	b.n	800871c <inv_device_icm20948_cleanup+0x34>
		if (inv_device_icm20948_ping_sensor(context, i) == 0)
 80086fe:	68f9      	ldr	r1, [r7, #12]
 8008700:	6878      	ldr	r0, [r7, #4]
 8008702:	f000 f87f 	bl	8008804 <inv_device_icm20948_ping_sensor>
 8008706:	4603      	mov	r3, r0
 8008708:	2b00      	cmp	r3, #0
 800870a:	d104      	bne.n	8008716 <inv_device_icm20948_cleanup+0x2e>
			inv_device_icm20948_enable_sensor(context, i, 0);
 800870c:	2200      	movs	r2, #0
 800870e:	68f9      	ldr	r1, [r7, #12]
 8008710:	6878      	ldr	r0, [r7, #4]
 8008712:	f000 f8cc 	bl	80088ae <inv_device_icm20948_enable_sensor>
	for (i=0; i<INV_SENSOR_TYPE_MAX; ++i) {
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	3301      	adds	r3, #1
 800871a:	60fb      	str	r3, [r7, #12]
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	2b40      	cmp	r3, #64	; 0x40
 8008720:	dded      	ble.n	80086fe <inv_device_icm20948_cleanup+0x16>
	}	
	
	return inv_icm20948_soft_reset(&self->icm20948_states);
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	3330      	adds	r3, #48	; 0x30
 8008726:	4618      	mov	r0, r3
 8008728:	f009 fa24 	bl	8011b74 <inv_icm20948_soft_reset>
 800872c:	4603      	mov	r3, r0
}
 800872e:	4618      	mov	r0, r3
 8008730:	3710      	adds	r7, #16
 8008732:	46bd      	mov	sp, r7
 8008734:	bd80      	pop	{r7, pc}

08008736 <inv_device_icm20948_load>:

int inv_device_icm20948_load(void * context, int what,
		const uint8_t * image, uint32_t size, inv_bool_t verify, inv_bool_t force)
{
 8008736:	b580      	push	{r7, lr}
 8008738:	b086      	sub	sp, #24
 800873a:	af00      	add	r7, sp, #0
 800873c:	60f8      	str	r0, [r7, #12]
 800873e:	60b9      	str	r1, [r7, #8]
 8008740:	607a      	str	r2, [r7, #4]
 8008742:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	617b      	str	r3, [r7, #20]
	(void)what;
	(void)verify;
	(void)force;

	return inv_icm20948_load(&self->icm20948_states, image, size);
 8008748:	697b      	ldr	r3, [r7, #20]
 800874a:	3330      	adds	r3, #48	; 0x30
 800874c:	683a      	ldr	r2, [r7, #0]
 800874e:	b292      	uxth	r2, r2
 8008750:	6879      	ldr	r1, [r7, #4]
 8008752:	4618      	mov	r0, r3
 8008754:	f009 faaf 	bl	8011cb6 <inv_icm20948_load>
 8008758:	4603      	mov	r3, r0
}
 800875a:	4618      	mov	r0, r3
 800875c:	3718      	adds	r7, #24
 800875e:	46bd      	mov	sp, r7
 8008760:	bd80      	pop	{r7, pc}
	...

08008764 <inv_device_icm20948_self_test>:

int inv_device_icm20948_self_test(void * context, int sensor)
{
 8008764:	b580      	push	{r7, lr}
 8008766:	b084      	sub	sp, #16
 8008768:	af00      	add	r7, sp, #0
 800876a:	6078      	str	r0, [r7, #4]
 800876c:	6039      	str	r1, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	60bb      	str	r3, [r7, #8]
	int rc;

	if(inv_device_icm20948_ping_sensor(context, sensor) != 0)
 8008772:	6839      	ldr	r1, [r7, #0]
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f000 f845 	bl	8008804 <inv_device_icm20948_ping_sensor>
 800877a:	4603      	mov	r3, r0
 800877c:	2b00      	cmp	r3, #0
 800877e:	d002      	beq.n	8008786 <inv_device_icm20948_self_test+0x22>
		return INV_ERROR_BAD_ARG;
 8008780:	f06f 030a 	mvn.w	r3, #10
 8008784:	e037      	b.n	80087f6 <inv_device_icm20948_self_test+0x92>

	if((sensor != INV_SENSOR_TYPE_RAW_ACCELEROMETER) &&
 8008786:	683b      	ldr	r3, [r7, #0]
 8008788:	2b20      	cmp	r3, #32
 800878a:	d00e      	beq.n	80087aa <inv_device_icm20948_self_test+0x46>
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	2b01      	cmp	r3, #1
 8008790:	d00b      	beq.n	80087aa <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_ACCELEROMETER) &&
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	2b21      	cmp	r3, #33	; 0x21
 8008796:	d008      	beq.n	80087aa <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_RAW_GYROSCOPE) &&
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	2b04      	cmp	r3, #4
 800879c:	d005      	beq.n	80087aa <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_GYROSCOPE) &&
 800879e:	683b      	ldr	r3, [r7, #0]
 80087a0:	2b02      	cmp	r3, #2
 80087a2:	d002      	beq.n	80087aa <inv_device_icm20948_self_test+0x46>
			(sensor != INV_SENSOR_TYPE_MAGNETOMETER))
			//(sensor != INV_SENSOR_TYPE_RAW_MAGNETOMETER) AxL add rawmag
		return INV_ERROR_BAD_ARG;
 80087a4:	f06f 030a 	mvn.w	r3, #10
 80087a8:	e025      	b.n	80087f6 <inv_device_icm20948_self_test+0x92>

	if(self->icm20948_states.selftest_done) {
 80087aa:	68bb      	ldr	r3, [r7, #8]
 80087ac:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d005      	beq.n	80087c0 <inv_device_icm20948_self_test+0x5c>
		INV_MSG(INV_MSG_LEVEL_WARNING, "Self-test already ran once!");
 80087b4:	4912      	ldr	r1, [pc, #72]	; (8008800 <inv_device_icm20948_self_test+0x9c>)
 80087b6:	2002      	movs	r0, #2
 80087b8:	f00b fb9c 	bl	8013ef4 <inv_msg>
		return INV_ERROR_SUCCESS;
 80087bc:	2300      	movs	r3, #0
 80087be:	e01a      	b.n	80087f6 <inv_device_icm20948_self_test+0x92>
	}

	/* Reset the device in case the self-test doesn't run at start */
	inv_device_icm20948_cleanup(context);
 80087c0:	6878      	ldr	r0, [r7, #4]
 80087c2:	f7ff ff91 	bl	80086e8 <inv_device_icm20948_cleanup>
	if((inv_icm20948_run_selftest(&self->icm20948_states) & INV_ICM20948_SELF_TEST_OK) 
 80087c6:	68bb      	ldr	r3, [r7, #8]
 80087c8:	3330      	adds	r3, #48	; 0x30
 80087ca:	4618      	mov	r0, r3
 80087cc:	f008 fc3a 	bl	8011044 <inv_icm20948_run_selftest>
 80087d0:	4603      	mov	r3, r0
 80087d2:	f003 0307 	and.w	r3, r3, #7
 80087d6:	2b07      	cmp	r3, #7
 80087d8:	d106      	bne.n	80087e8 <inv_device_icm20948_self_test+0x84>
			== INV_ICM20948_SELF_TEST_OK) {
		self->icm20948_states.selftest_done = 1;
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	2201      	movs	r2, #1
 80087de:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
		rc = 0;
 80087e2:	2300      	movs	r3, #0
 80087e4:	60fb      	str	r3, [r7, #12]
 80087e6:	e002      	b.n	80087ee <inv_device_icm20948_self_test+0x8a>
	}
	else
		rc = INV_ERROR;
 80087e8:	f04f 33ff 	mov.w	r3, #4294967295
 80087ec:	60fb      	str	r3, [r7, #12]

	/* It's advised to re-init the device after self-test for normal use */
	inv_device_icm20948_reset(context);
 80087ee:	6878      	ldr	r0, [r7, #4]
 80087f0:	f7ff fed0 	bl	8008594 <inv_device_icm20948_reset>
	return rc;
 80087f4:	68fb      	ldr	r3, [r7, #12]
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3710      	adds	r7, #16
 80087fa:	46bd      	mov	sp, r7
 80087fc:	bd80      	pop	{r7, pc}
 80087fe:	bf00      	nop
 8008800:	0801d978 	.word	0x0801d978

08008804 <inv_device_icm20948_ping_sensor>:

int inv_device_icm20948_ping_sensor(void * context, int sensor)
{
 8008804:	b580      	push	{r7, lr}
 8008806:	b084      	sub	sp, #16
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
 800880c:	6039      	str	r1, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	60fb      	str	r3, [r7, #12]
	
	/* HW sensors */
	if( (sensor == INV_SENSOR_TYPE_RAW_ACCELEROMETER) ||
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	2b20      	cmp	r3, #32
 8008816:	d029      	beq.n	800886c <inv_device_icm20948_ping_sensor+0x68>
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	2b21      	cmp	r3, #33	; 0x21
 800881c:	d026      	beq.n	800886c <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_RAW_GYROSCOPE) ||
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	2b0f      	cmp	r3, #15
 8008822:	d023      	beq.n	800886c <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GAME_ROTATION_VECTOR) ||
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	2b01      	cmp	r3, #1
 8008828:	d020      	beq.n	800886c <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_ACCELEROMETER) ||
 800882a:	683b      	ldr	r3, [r7, #0]
 800882c:	2b04      	cmp	r3, #4
 800882e:	d01d      	beq.n	800886c <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GYROSCOPE) ||
 8008830:	683b      	ldr	r3, [r7, #0]
 8008832:	2b10      	cmp	r3, #16
 8008834:	d01a      	beq.n	800886c <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_UNCAL_GYROSCOPE) ||
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	2b11      	cmp	r3, #17
 800883a:	d017      	beq.n	800886c <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_SMD) ||
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	2b12      	cmp	r3, #18
 8008840:	d014      	beq.n	800886c <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_STEP_DETECTOR) ||
 8008842:	683b      	ldr	r3, [r7, #0]
 8008844:	2b13      	cmp	r3, #19
 8008846:	d011      	beq.n	800886c <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_STEP_COUNTER) ||
 8008848:	683b      	ldr	r3, [r7, #0]
 800884a:	2b1c      	cmp	r3, #28
 800884c:	d00e      	beq.n	800886c <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_B2S) ||
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	2b19      	cmp	r3, #25
 8008852:	d00b      	beq.n	800886c <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_PICK_UP_GESTURE) ||
 8008854:	683b      	ldr	r3, [r7, #0]
 8008856:	2b1a      	cmp	r3, #26
 8008858:	d008      	beq.n	800886c <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_BAC) ||
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	2b09      	cmp	r3, #9
 800885e:	d005      	beq.n	800886c <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_GRAVITY) ||
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	2b0a      	cmp	r3, #10
 8008864:	d002      	beq.n	800886c <inv_device_icm20948_ping_sensor+0x68>
	    (sensor == INV_SENSOR_TYPE_LINEAR_ACCELERATION) ||
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	2b16      	cmp	r3, #22
 800886a:	d101      	bne.n	8008870 <inv_device_icm20948_ping_sensor+0x6c>
	    (sensor == INV_SENSOR_TYPE_TILT_DETECTOR) ) {
		return 0;
 800886c:	2300      	movs	r3, #0
 800886e:	e01a      	b.n	80088a6 <inv_device_icm20948_ping_sensor+0xa2>
	} else if( (sensor == INV_SENSOR_TYPE_MAGNETOMETER) ||
 8008870:	683b      	ldr	r3, [r7, #0]
 8008872:	2b02      	cmp	r3, #2
 8008874:	d00b      	beq.n	800888e <inv_device_icm20948_ping_sensor+0x8a>
 8008876:	683b      	ldr	r3, [r7, #0]
 8008878:	2b0e      	cmp	r3, #14
 800887a:	d008      	beq.n	800888e <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_UNCAL_MAGNETOMETER) ||
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	2b14      	cmp	r3, #20
 8008880:	d005      	beq.n	800888e <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR) ||
 8008882:	683b      	ldr	r3, [r7, #0]
 8008884:	2b03      	cmp	r3, #3
 8008886:	d002      	beq.n	800888e <inv_device_icm20948_ping_sensor+0x8a>
	           (sensor == INV_SENSOR_TYPE_ORIENTATION) ||
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	2b0b      	cmp	r3, #11
 800888c:	d109      	bne.n	80088a2 <inv_device_icm20948_ping_sensor+0x9e>
	           (sensor == INV_SENSOR_TYPE_ROTATION_VECTOR) ) {
		if(inv_icm20948_compass_isconnected(&self->icm20948_states))
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	3330      	adds	r3, #48	; 0x30
 8008892:	4618      	mov	r0, r3
 8008894:	f001 fa12 	bl	8009cbc <inv_icm20948_compass_isconnected>
 8008898:	4603      	mov	r3, r0
 800889a:	2b00      	cmp	r3, #0
 800889c:	d001      	beq.n	80088a2 <inv_device_icm20948_ping_sensor+0x9e>
			return 0;
 800889e:	2300      	movs	r3, #0
 80088a0:	e001      	b.n	80088a6 <inv_device_icm20948_ping_sensor+0xa2>
	}

	return INV_ERROR_BAD_ARG;
 80088a2:	f06f 030a 	mvn.w	r3, #10
}
 80088a6:	4618      	mov	r0, r3
 80088a8:	3710      	adds	r7, #16
 80088aa:	46bd      	mov	sp, r7
 80088ac:	bd80      	pop	{r7, pc}

080088ae <inv_device_icm20948_enable_sensor>:

int inv_device_icm20948_enable_sensor(void * context, int sensor, inv_bool_t en)
{
 80088ae:	b590      	push	{r4, r7, lr}
 80088b0:	b087      	sub	sp, #28
 80088b2:	af00      	add	r7, sp, #0
 80088b4:	60f8      	str	r0, [r7, #12]
 80088b6:	60b9      	str	r1, [r7, #8]
 80088b8:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	617b      	str	r3, [r7, #20]

	return inv_icm20948_enable_sensor(&self->icm20948_states, idd_sensortype_2_driver(sensor), en);
 80088be:	697b      	ldr	r3, [r7, #20]
 80088c0:	f103 0430 	add.w	r4, r3, #48	; 0x30
 80088c4:	68b8      	ldr	r0, [r7, #8]
 80088c6:	f7ff fce5 	bl	8008294 <idd_sensortype_2_driver>
 80088ca:	4603      	mov	r3, r0
 80088cc:	687a      	ldr	r2, [r7, #4]
 80088ce:	4619      	mov	r1, r3
 80088d0:	4620      	mov	r0, r4
 80088d2:	f009 f963 	bl	8011b9c <inv_icm20948_enable_sensor>
 80088d6:	4603      	mov	r3, r0
}
 80088d8:	4618      	mov	r0, r3
 80088da:	371c      	adds	r7, #28
 80088dc:	46bd      	mov	sp, r7
 80088de:	bd90      	pop	{r4, r7, pc}

080088e0 <inv_device_icm20948_set_sensor_period_us>:

int inv_device_icm20948_set_sensor_period_us(void * context,
		int sensor, uint32_t period)
{
 80088e0:	b590      	push	{r4, r7, lr}
 80088e2:	b087      	sub	sp, #28
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	60f8      	str	r0, [r7, #12]
 80088e8:	60b9      	str	r1, [r7, #8]
 80088ea:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	617b      	str	r3, [r7, #20]

	/* convert period back to ms as this is what expects the driver for now */
	period /= 1000;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	4a0b      	ldr	r2, [pc, #44]	; (8008920 <inv_device_icm20948_set_sensor_period_us+0x40>)
 80088f4:	fba2 2303 	umull	r2, r3, r2, r3
 80088f8:	099b      	lsrs	r3, r3, #6
 80088fa:	607b      	str	r3, [r7, #4]

	return inv_icm20948_set_sensor_period(&self->icm20948_states, idd_sensortype_2_driver(sensor), period);
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8008902:	68b8      	ldr	r0, [r7, #8]
 8008904:	f7ff fcc6 	bl	8008294 <idd_sensortype_2_driver>
 8008908:	4603      	mov	r3, r0
 800890a:	687a      	ldr	r2, [r7, #4]
 800890c:	4619      	mov	r1, r3
 800890e:	4620      	mov	r0, r4
 8008910:	f009 f971 	bl	8011bf6 <inv_icm20948_set_sensor_period>
 8008914:	4603      	mov	r3, r0
}
 8008916:	4618      	mov	r0, r3
 8008918:	371c      	adds	r7, #28
 800891a:	46bd      	mov	sp, r7
 800891c:	bd90      	pop	{r4, r7, pc}
 800891e:	bf00      	nop
 8008920:	10624dd3 	.word	0x10624dd3

08008924 <inv_device_icm20948_set_sensor_timeout>:

int inv_device_icm20948_set_sensor_timeout(void * context,
		int sensor, uint32_t period)
{
 8008924:	b580      	push	{r7, lr}
 8008926:	b086      	sub	sp, #24
 8008928:	af00      	add	r7, sp, #0
 800892a:	60f8      	str	r0, [r7, #12]
 800892c:	60b9      	str	r1, [r7, #8]
 800892e:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	617b      	str	r3, [r7, #20]
	(void)sensor;

	return inv_icm20948_enable_batch_timeout(&self->icm20948_states, period);
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	3330      	adds	r3, #48	; 0x30
 8008938:	687a      	ldr	r2, [r7, #4]
 800893a:	b292      	uxth	r2, r2
 800893c:	4611      	mov	r1, r2
 800893e:	4618      	mov	r0, r3
 8008940:	f009 f992 	bl	8011c68 <inv_icm20948_enable_batch_timeout>
 8008944:	4603      	mov	r3, r0
}
 8008946:	4618      	mov	r0, r3
 8008948:	3718      	adds	r7, #24
 800894a:	46bd      	mov	sp, r7
 800894c:	bd80      	pop	{r7, pc}

0800894e <inv_device_icm20948_set_sensor_mounting_matrix>:

int inv_device_icm20948_set_sensor_mounting_matrix(void * context,
		int sensor, const float matrix[9])
{
 800894e:	b590      	push	{r4, r7, lr}
 8008950:	b087      	sub	sp, #28
 8008952:	af00      	add	r7, sp, #0
 8008954:	60f8      	str	r0, [r7, #12]
 8008956:	60b9      	str	r1, [r7, #8]
 8008958:	607a      	str	r2, [r7, #4]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	617b      	str	r3, [r7, #20]
	
	return inv_icm20948_set_matrix(&self->icm20948_states, matrix, idd_sensortype_2_driver(sensor));
 800895e:	697b      	ldr	r3, [r7, #20]
 8008960:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8008964:	68b8      	ldr	r0, [r7, #8]
 8008966:	f7ff fc95 	bl	8008294 <idd_sensortype_2_driver>
 800896a:	4603      	mov	r3, r0
 800896c:	461a      	mov	r2, r3
 800896e:	6879      	ldr	r1, [r7, #4]
 8008970:	4620      	mov	r0, r4
 8008972:	f009 f845 	bl	8011a00 <inv_icm20948_set_matrix>
 8008976:	4603      	mov	r3, r0
}
 8008978:	4618      	mov	r0, r3
 800897a:	371c      	adds	r7, #28
 800897c:	46bd      	mov	sp, r7
 800897e:	bd90      	pop	{r4, r7, pc}

08008980 <inv_device_icm20948_write_mems_register>:

int inv_device_icm20948_write_mems_register(void * context, int sensor, uint16_t reg_addr,
		const void * data, unsigned size)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b086      	sub	sp, #24
 8008984:	af00      	add	r7, sp, #0
 8008986:	60f8      	str	r0, [r7, #12]
 8008988:	60b9      	str	r1, [r7, #8]
 800898a:	603b      	str	r3, [r7, #0]
 800898c:	4613      	mov	r3, r2
 800898e:	80fb      	strh	r3, [r7, #6]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	617b      	str	r3, [r7, #20]

	(void)sensor;

	return inv_icm20948_write_reg(&self->icm20948_states, (uint8_t)reg_addr, (uint8_t*)data, size);
 8008994:	697b      	ldr	r3, [r7, #20]
 8008996:	f103 0030 	add.w	r0, r3, #48	; 0x30
 800899a:	88fb      	ldrh	r3, [r7, #6]
 800899c:	b2d9      	uxtb	r1, r3
 800899e:	6a3b      	ldr	r3, [r7, #32]
 80089a0:	683a      	ldr	r2, [r7, #0]
 80089a2:	f00a feb2 	bl	801370a <inv_icm20948_write_reg>
 80089a6:	4603      	mov	r3, r0
}
 80089a8:	4618      	mov	r0, r3
 80089aa:	3718      	adds	r7, #24
 80089ac:	46bd      	mov	sp, r7
 80089ae:	bd80      	pop	{r7, pc}

080089b0 <inv_device_icm20948_read_mems_register>:

int inv_device_icm20948_read_mems_register(void * context, int sensor, uint16_t reg_addr,
		void * data, unsigned size)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b086      	sub	sp, #24
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	60f8      	str	r0, [r7, #12]
 80089b8:	60b9      	str	r1, [r7, #8]
 80089ba:	603b      	str	r3, [r7, #0]
 80089bc:	4613      	mov	r3, r2
 80089be:	80fb      	strh	r3, [r7, #6]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	617b      	str	r3, [r7, #20]

	(void)sensor;

	return inv_icm20948_read_reg(&self->icm20948_states, (uint8_t)reg_addr, (uint8_t*)data, size);
 80089c4:	697b      	ldr	r3, [r7, #20]
 80089c6:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80089ca:	88fb      	ldrh	r3, [r7, #6]
 80089cc:	b2d9      	uxtb	r1, r3
 80089ce:	6a3b      	ldr	r3, [r7, #32]
 80089d0:	683a      	ldr	r2, [r7, #0]
 80089d2:	f00a fe87 	bl	80136e4 <inv_icm20948_read_reg>
 80089d6:	4603      	mov	r3, r0
}
 80089d8:	4618      	mov	r0, r3
 80089da:	3718      	adds	r7, #24
 80089dc:	46bd      	mov	sp, r7
 80089de:	bd80      	pop	{r7, pc}

080089e0 <inv_device_icm20948_init_aux_compass>:

void inv_device_icm20948_init_aux_compass(inv_device_icm20948_t * self,
	int aux_compass_id, uint8_t aux_compass_addr)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b084      	sub	sp, #16
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	60f8      	str	r0, [r7, #12]
 80089e8:	60b9      	str	r1, [r7, #8]
 80089ea:	4613      	mov	r3, r2
 80089ec:	71fb      	strb	r3, [r7, #7]
	/* register auxiliary compass (assuming AK09911) */
	inv_icm20948_register_aux_compass(&self->icm20948_states,
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	3330      	adds	r3, #48	; 0x30
 80089f2:	68ba      	ldr	r2, [r7, #8]
 80089f4:	b2d1      	uxtb	r1, r2
 80089f6:	79fa      	ldrb	r2, [r7, #7]
 80089f8:	4618      	mov	r0, r3
 80089fa:	f000 fe9d 	bl	8009738 <inv_icm20948_register_aux_compass>
			(enum inv_icm20948_compass_id)aux_compass_id, aux_compass_addr);
}
 80089fe:	bf00      	nop
 8008a00:	3710      	adds	r7, #16
 8008a02:	46bd      	mov	sp, r7
 8008a04:	bd80      	pop	{r7, pc}

08008a06 <inv_device_icm20948_set_sensor_config>:

int inv_device_icm20948_set_sensor_config(void * context, int sensor, int setting,
		const void * value, unsigned size)
{
 8008a06:	b590      	push	{r4, r7, lr}
 8008a08:	b08b      	sub	sp, #44	; 0x2c
 8008a0a:	af00      	add	r7, sp, #0
 8008a0c:	60f8      	str	r0, [r7, #12]
 8008a0e:	60b9      	str	r1, [r7, #8]
 8008a10:	607a      	str	r2, [r7, #4]
 8008a12:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	627b      	str	r3, [r7, #36]	; 0x24
	int rc = 0;
 8008a18:	2300      	movs	r3, #0
 8008a1a:	623b      	str	r3, [r7, #32]
	(void)size;
	
	switch (setting) {
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2b07      	cmp	r3, #7
 8008a20:	d034      	beq.n	8008a8c <inv_device_icm20948_set_sensor_config+0x86>
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	2b07      	cmp	r3, #7
 8008a26:	dc4a      	bgt.n	8008abe <inv_device_icm20948_set_sensor_config+0xb8>
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2b03      	cmp	r3, #3
 8008a2c:	d039      	beq.n	8008aa2 <inv_device_icm20948_set_sensor_config+0x9c>
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2b05      	cmp	r3, #5
 8008a32:	d144      	bne.n	8008abe <inv_device_icm20948_set_sensor_config+0xb8>
		case INV_DEVICE_ICM20948_CONFIG_FSR : {
			int temp_bias[3];
			//In case FSR change, we save and apply new bias
			inv_icm20948_get_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), temp_bias);
 8008a34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a36:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8008a3a:	68b8      	ldr	r0, [r7, #8]
 8008a3c:	f7ff fc2a 	bl	8008294 <idd_sensortype_2_driver>
 8008a40:	4603      	mov	r3, r0
 8008a42:	4619      	mov	r1, r3
 8008a44:	f107 0314 	add.w	r3, r7, #20
 8008a48:	461a      	mov	r2, r3
 8008a4a:	4620      	mov	r0, r4
 8008a4c:	f008 fefc 	bl	8011848 <inv_icm20948_get_bias>
			rc = inv_icm20948_set_fsr(&self->icm20948_states, idd_sensortype_2_driver(sensor), value);
 8008a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a52:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8008a56:	68b8      	ldr	r0, [r7, #8]
 8008a58:	f7ff fc1c 	bl	8008294 <idd_sensortype_2_driver>
 8008a5c:	4603      	mov	r3, r0
 8008a5e:	683a      	ldr	r2, [r7, #0]
 8008a60:	4619      	mov	r1, r3
 8008a62:	4620      	mov	r0, r4
 8008a64:	f008 fd7d 	bl	8011562 <inv_icm20948_set_fsr>
 8008a68:	6238      	str	r0, [r7, #32]
			inv_icm20948_set_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), temp_bias);
 8008a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a6c:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8008a70:	68b8      	ldr	r0, [r7, #8]
 8008a72:	f7ff fc0f 	bl	8008294 <idd_sensortype_2_driver>
 8008a76:	4603      	mov	r3, r0
 8008a78:	4619      	mov	r1, r3
 8008a7a:	f107 0314 	add.w	r3, r7, #20
 8008a7e:	461a      	mov	r2, r3
 8008a80:	4620      	mov	r0, r4
 8008a82:	f008 fe4f 	bl	8011724 <inv_icm20948_set_bias>
			break;
 8008a86:	bf00      	nop
				return -1;
			}*/
		default :
			return -1;
	}
	return rc;
 8008a88:	6a3b      	ldr	r3, [r7, #32]
 8008a8a:	e01a      	b.n	8008ac2 <inv_device_icm20948_set_sensor_config+0xbc>
			return inv_icm20948_set_lowpower_or_highperformance(&self->icm20948_states, *((uint8_t *)value));
 8008a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a8e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	781b      	ldrb	r3, [r3, #0]
 8008a96:	4619      	mov	r1, r3
 8008a98:	4610      	mov	r0, r2
 8008a9a:	f008 ff67 	bl	801196c <inv_icm20948_set_lowpower_or_highperformance>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	e00f      	b.n	8008ac2 <inv_device_icm20948_set_sensor_config+0xbc>
			return inv_icm20948_set_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), value);
 8008aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aa4:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8008aa8:	68b8      	ldr	r0, [r7, #8]
 8008aaa:	f7ff fbf3 	bl	8008294 <idd_sensortype_2_driver>
 8008aae:	4603      	mov	r3, r0
 8008ab0:	683a      	ldr	r2, [r7, #0]
 8008ab2:	4619      	mov	r1, r3
 8008ab4:	4620      	mov	r0, r4
 8008ab6:	f008 fe35 	bl	8011724 <inv_icm20948_set_bias>
 8008aba:	4603      	mov	r3, r0
 8008abc:	e001      	b.n	8008ac2 <inv_device_icm20948_set_sensor_config+0xbc>
			return -1;
 8008abe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	372c      	adds	r7, #44	; 0x2c
 8008ac6:	46bd      	mov	sp, r7
 8008ac8:	bd90      	pop	{r4, r7, pc}

08008aca <inv_device_icm20948_get_sensor_config>:

int inv_device_icm20948_get_sensor_config(void * context, int sensor, int setting,
		void *value_out, unsigned size)
{
 8008aca:	b590      	push	{r4, r7, lr}
 8008acc:	b087      	sub	sp, #28
 8008ace:	af00      	add	r7, sp, #0
 8008ad0:	60f8      	str	r0, [r7, #12]
 8008ad2:	60b9      	str	r1, [r7, #8]
 8008ad4:	607a      	str	r2, [r7, #4]
 8008ad6:	603b      	str	r3, [r7, #0]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	617b      	str	r3, [r7, #20]
	(void)size;
	switch (setting) {
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2b07      	cmp	r3, #7
 8008ae0:	d016      	beq.n	8008b10 <inv_device_icm20948_get_sensor_config+0x46>
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	2b07      	cmp	r3, #7
 8008ae6:	dc29      	bgt.n	8008b3c <inv_device_icm20948_get_sensor_config+0x72>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2b03      	cmp	r3, #3
 8008aec:	d018      	beq.n	8008b20 <inv_device_icm20948_get_sensor_config+0x56>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2b05      	cmp	r3, #5
 8008af2:	d123      	bne.n	8008b3c <inv_device_icm20948_get_sensor_config+0x72>
		case INV_DEVICE_ICM20948_CONFIG_FSR :
			return inv_icm20948_get_fsr(&self->icm20948_states, idd_sensortype_2_driver(sensor), value_out);
 8008af4:	697b      	ldr	r3, [r7, #20]
 8008af6:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8008afa:	68b8      	ldr	r0, [r7, #8]
 8008afc:	f7ff fbca 	bl	8008294 <idd_sensortype_2_driver>
 8008b00:	4603      	mov	r3, r0
 8008b02:	683a      	ldr	r2, [r7, #0]
 8008b04:	4619      	mov	r1, r3
 8008b06:	4620      	mov	r0, r4
 8008b08:	f008 fd9e 	bl	8011648 <inv_icm20948_get_fsr>
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	e017      	b.n	8008b40 <inv_device_icm20948_get_sensor_config+0x76>
		case INV_DEVICE_ICM20948_CONFIG_POWER_MODE :
			return inv_icm20948_get_lowpower_or_highperformance(&self->icm20948_states, value_out);
 8008b10:	697b      	ldr	r3, [r7, #20]
 8008b12:	3330      	adds	r3, #48	; 0x30
 8008b14:	6839      	ldr	r1, [r7, #0]
 8008b16:	4618      	mov	r0, r3
 8008b18:	f008 ff42 	bl	80119a0 <inv_icm20948_get_lowpower_or_highperformance>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	e00f      	b.n	8008b40 <inv_device_icm20948_get_sensor_config+0x76>
		case INV_DEVICE_ICM20948_CONFIG_OFFSET :
			return inv_icm20948_get_bias(&self->icm20948_states, idd_sensortype_2_driver(sensor), value_out);
 8008b20:	697b      	ldr	r3, [r7, #20]
 8008b22:	f103 0430 	add.w	r4, r3, #48	; 0x30
 8008b26:	68b8      	ldr	r0, [r7, #8]
 8008b28:	f7ff fbb4 	bl	8008294 <idd_sensortype_2_driver>
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	683a      	ldr	r2, [r7, #0]
 8008b30:	4619      	mov	r1, r3
 8008b32:	4620      	mov	r0, r4
 8008b34:	f008 fe88 	bl	8011848 <inv_icm20948_get_bias>
 8008b38:	4603      	mov	r3, r0
 8008b3a:	e001      	b.n	8008b40 <inv_device_icm20948_get_sensor_config+0x76>
		default :
			return -1;
 8008b3c:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8008b40:	4618      	mov	r0, r3
 8008b42:	371c      	adds	r7, #28
 8008b44:	46bd      	mov	sp, r7
 8008b46:	bd90      	pop	{r4, r7, pc}

08008b48 <data_handler>:
/******************************************************************************/

static void data_handler(void * context, enum inv_icm20948_sensor sensor, uint64_t timestamp,
		const void * data, const void *arg)
{
 8008b48:	b580      	push	{r7, lr}
 8008b4a:	b09e      	sub	sp, #120	; 0x78
 8008b4c:	af04      	add	r7, sp, #16
 8008b4e:	60f8      	str	r0, [r7, #12]
 8008b50:	e9c7 2300 	strd	r2, r3, [r7]
 8008b54:	460b      	mov	r3, r1
 8008b56:	72fb      	strb	r3, [r7, #11]
	inv_device_icm20948_t * self = (inv_device_icm20948_t *)context;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	667b      	str	r3, [r7, #100]	; 0x64
	inv_sensor_event_t event;
	const int sensortype = idd_driver_2_sensortype(sensor);
 8008b5c:	7afb      	ldrb	r3, [r7, #11]
 8008b5e:	4618      	mov	r0, r3
 8008b60:	f7ff fc16 	bl	8008390 <idd_driver_2_sensortype>
 8008b64:	6638      	str	r0, [r7, #96]	; 0x60
	
	if(build_sensor_event(self, sensortype, timestamp, data, arg, &event)) {
 8008b66:	f107 0310 	add.w	r3, r7, #16
 8008b6a:	9302      	str	r3, [sp, #8]
 8008b6c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008b6e:	9301      	str	r3, [sp, #4]
 8008b70:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008b72:	9300      	str	r3, [sp, #0]
 8008b74:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008b78:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8008b7a:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8008b7c:	f000 f906 	bl	8008d8c <build_sensor_event>
 8008b80:	4603      	mov	r3, r0
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d007      	beq.n	8008b96 <data_handler+0x4e>
		inv_sensor_listener_notify(self->base.listener, &event);
 8008b86:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008b88:	689b      	ldr	r3, [r3, #8]
 8008b8a:	f107 0210 	add.w	r2, r7, #16
 8008b8e:	4611      	mov	r1, r2
 8008b90:	4618      	mov	r0, r3
 8008b92:	f7ff fb3e 	bl	8008212 <inv_sensor_listener_notify>
	}
}
 8008b96:	bf00      	nop
 8008b98:	3768      	adds	r7, #104	; 0x68
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	bd80      	pop	{r7, pc}
	...

08008ba0 <build_sensor_event_data>:

static inv_bool_t build_sensor_event_data(inv_device_icm20948_t * self, 
		uint8_t sensortype, const void * data, const void *arg, 
		inv_sensor_event_t * event)
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b08a      	sub	sp, #40	; 0x28
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	60f8      	str	r0, [r7, #12]
 8008ba8:	607a      	str	r2, [r7, #4]
 8008baa:	603b      	str	r3, [r7, #0]
 8008bac:	460b      	mov	r3, r1
 8008bae:	72fb      	strb	r3, [r7, #11]
	float raw_bias_data[6];
	(void)self;

	switch(sensortype) {
 8008bb0:	7afb      	ldrb	r3, [r7, #11]
 8008bb2:	3b01      	subs	r3, #1
 8008bb4:	2b20      	cmp	r3, #32
 8008bb6:	f200 80e1 	bhi.w	8008d7c <build_sensor_event_data+0x1dc>
 8008bba:	a201      	add	r2, pc, #4	; (adr r2, 8008bc0 <build_sensor_event_data+0x20>)
 8008bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bc0:	08008cdb 	.word	0x08008cdb
 8008bc4:	08008cf5 	.word	0x08008cf5
 8008bc8:	08008d5d 	.word	0x08008d5d
 8008bcc:	08008cc1 	.word	0x08008cc1
 8008bd0:	08008d7d 	.word	0x08008d7d
 8008bd4:	08008d7d 	.word	0x08008d7d
 8008bd8:	08008d7d 	.word	0x08008d7d
 8008bdc:	08008d7d 	.word	0x08008d7d
 8008be0:	08008cdb 	.word	0x08008cdb
 8008be4:	08008cdb 	.word	0x08008cdb
 8008be8:	08008d0f 	.word	0x08008d0f
 8008bec:	08008d7d 	.word	0x08008d7d
 8008bf0:	08008d7d 	.word	0x08008d7d
 8008bf4:	08008c83 	.word	0x08008c83
 8008bf8:	08008d29 	.word	0x08008d29
 8008bfc:	08008c45 	.word	0x08008c45
 8008c00:	08008d45 	.word	0x08008d45
 8008c04:	08008d45 	.word	0x08008d45
 8008c08:	08008d4d 	.word	0x08008d4d
 8008c0c:	08008d0f 	.word	0x08008d0f
 8008c10:	08008d7d 	.word	0x08008d7d
 8008c14:	08008d45 	.word	0x08008d45
 8008c18:	08008d7d 	.word	0x08008d7d
 8008c1c:	08008d7d 	.word	0x08008d7d
 8008c20:	08008d45 	.word	0x08008d45
 8008c24:	08008d39 	.word	0x08008d39
 8008c28:	08008d7d 	.word	0x08008d7d
 8008c2c:	08008d45 	.word	0x08008d45
 8008c30:	08008d7d 	.word	0x08008d7d
 8008c34:	08008d7d 	.word	0x08008d7d
 8008c38:	08008d7d 	.word	0x08008d7d
 8008c3c:	08008d6d 	.word	0x08008d6d
 8008c40:	08008d6d 	.word	0x08008d6d
	case INV_SENSOR_TYPE_UNCAL_GYROSCOPE:
		memcpy(raw_bias_data, data, sizeof(raw_bias_data));
 8008c44:	f107 0310 	add.w	r3, r7, #16
 8008c48:	2218      	movs	r2, #24
 8008c4a:	6879      	ldr	r1, [r7, #4]
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	f00d f815 	bl	8015c7c <memcpy>
		memcpy(event->data.gyr.vect, &raw_bias_data[0], sizeof(event->data.gyr.vect));
 8008c52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c54:	3310      	adds	r3, #16
 8008c56:	f107 0110 	add.w	r1, r7, #16
 8008c5a:	220c      	movs	r2, #12
 8008c5c:	4618      	mov	r0, r3
 8008c5e:	f00d f80d 	bl	8015c7c <memcpy>
		memcpy(event->data.gyr.bias, &raw_bias_data[3], sizeof(event->data.gyr.bias));
 8008c62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c64:	f103 001c 	add.w	r0, r3, #28
 8008c68:	f107 0310 	add.w	r3, r7, #16
 8008c6c:	330c      	adds	r3, #12
 8008c6e:	220c      	movs	r2, #12
 8008c70:	4619      	mov	r1, r3
 8008c72:	f00d f803 	bl	8015c7c <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 8008c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c78:	3328      	adds	r3, #40	; 0x28
 8008c7a:	683a      	ldr	r2, [r7, #0]
 8008c7c:	7812      	ldrb	r2, [r2, #0]
 8008c7e:	701a      	strb	r2, [r3, #0]
		break;
 8008c80:	e07e      	b.n	8008d80 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_UNCAL_MAGNETOMETER:
		memcpy(raw_bias_data, data, sizeof(raw_bias_data));
 8008c82:	f107 0310 	add.w	r3, r7, #16
 8008c86:	2218      	movs	r2, #24
 8008c88:	6879      	ldr	r1, [r7, #4]
 8008c8a:	4618      	mov	r0, r3
 8008c8c:	f00c fff6 	bl	8015c7c <memcpy>
		memcpy(event->data.mag.vect, &raw_bias_data[0], sizeof(event->data.mag.vect));
 8008c90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c92:	3310      	adds	r3, #16
 8008c94:	f107 0110 	add.w	r1, r7, #16
 8008c98:	220c      	movs	r2, #12
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	f00c ffee 	bl	8015c7c <memcpy>
		memcpy(event->data.mag.bias, &raw_bias_data[3], sizeof(event->data.mag.bias));
 8008ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ca2:	f103 001c 	add.w	r0, r3, #28
 8008ca6:	f107 0310 	add.w	r3, r7, #16
 8008caa:	330c      	adds	r3, #12
 8008cac:	220c      	movs	r2, #12
 8008cae:	4619      	mov	r1, r3
 8008cb0:	f00c ffe4 	bl	8015c7c <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 8008cb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cb6:	3328      	adds	r3, #40	; 0x28
 8008cb8:	683a      	ldr	r2, [r7, #0]
 8008cba:	7812      	ldrb	r2, [r2, #0]
 8008cbc:	701a      	strb	r2, [r3, #0]
		break;
 8008cbe:	e05f      	b.n	8008d80 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GYROSCOPE:
		memcpy(event->data.gyr.vect, data, sizeof(event->data.gyr.vect));
 8008cc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cc2:	3310      	adds	r3, #16
 8008cc4:	220c      	movs	r2, #12
 8008cc6:	6879      	ldr	r1, [r7, #4]
 8008cc8:	4618      	mov	r0, r3
 8008cca:	f00c ffd7 	bl	8015c7c <memcpy>
		memcpy(&(event->data.gyr.accuracy_flag), arg, sizeof(event->data.gyr.accuracy_flag));
 8008cce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cd0:	3328      	adds	r3, #40	; 0x28
 8008cd2:	683a      	ldr	r2, [r7, #0]
 8008cd4:	7812      	ldrb	r2, [r2, #0]
 8008cd6:	701a      	strb	r2, [r3, #0]
		break;
 8008cd8:	e052      	b.n	8008d80 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GRAVITY:
	case INV_SENSOR_TYPE_LINEAR_ACCELERATION:
	case INV_SENSOR_TYPE_ACCELEROMETER:
		memcpy(event->data.acc.vect, data, sizeof(event->data.acc.vect));
 8008cda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cdc:	3310      	adds	r3, #16
 8008cde:	220c      	movs	r2, #12
 8008ce0:	6879      	ldr	r1, [r7, #4]
 8008ce2:	4618      	mov	r0, r3
 8008ce4:	f00c ffca 	bl	8015c7c <memcpy>
		memcpy(&(event->data.acc.accuracy_flag), arg, sizeof(event->data.acc.accuracy_flag));
 8008ce8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cea:	3328      	adds	r3, #40	; 0x28
 8008cec:	683a      	ldr	r2, [r7, #0]
 8008cee:	7812      	ldrb	r2, [r2, #0]
 8008cf0:	701a      	strb	r2, [r3, #0]
		break;
 8008cf2:	e045      	b.n	8008d80 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_MAGNETOMETER:
		memcpy(event->data.mag.vect, data, sizeof(event->data.mag.vect));
 8008cf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cf6:	3310      	adds	r3, #16
 8008cf8:	220c      	movs	r2, #12
 8008cfa:	6879      	ldr	r1, [r7, #4]
 8008cfc:	4618      	mov	r0, r3
 8008cfe:	f00c ffbd 	bl	8015c7c <memcpy>
		memcpy(&(event->data.mag.accuracy_flag), arg, sizeof(event->data.mag.accuracy_flag));
 8008d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d04:	3328      	adds	r3, #40	; 0x28
 8008d06:	683a      	ldr	r2, [r7, #0]
 8008d08:	7812      	ldrb	r2, [r2, #0]
 8008d0a:	701a      	strb	r2, [r3, #0]
		break;
 8008d0c:	e038      	b.n	8008d80 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GEOMAG_ROTATION_VECTOR:
	case INV_SENSOR_TYPE_ROTATION_VECTOR:
		memcpy(&(event->data.quaternion.accuracy), arg, sizeof(event->data.quaternion.accuracy));
 8008d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d10:	3320      	adds	r3, #32
 8008d12:	683a      	ldr	r2, [r7, #0]
 8008d14:	6812      	ldr	r2, [r2, #0]
 8008d16:	601a      	str	r2, [r3, #0]
		memcpy(event->data.quaternion.quat, data, sizeof(event->data.quaternion.quat));
 8008d18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d1a:	3310      	adds	r3, #16
 8008d1c:	2210      	movs	r2, #16
 8008d1e:	6879      	ldr	r1, [r7, #4]
 8008d20:	4618      	mov	r0, r3
 8008d22:	f00c ffab 	bl	8015c7c <memcpy>
		break;
 8008d26:	e02b      	b.n	8008d80 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_GAME_ROTATION_VECTOR:
		memcpy(event->data.quaternion.quat, data, sizeof(event->data.quaternion.quat));
 8008d28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d2a:	3310      	adds	r3, #16
 8008d2c:	2210      	movs	r2, #16
 8008d2e:	6879      	ldr	r1, [r7, #4]
 8008d30:	4618      	mov	r0, r3
 8008d32:	f00c ffa3 	bl	8015c7c <memcpy>
		break;
 8008d36:	e023      	b.n	8008d80 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_BAC:
		memcpy(&(event->data.bac.event), data, sizeof(event->data.bac.event));
 8008d38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d3a:	3310      	adds	r3, #16
 8008d3c:	687a      	ldr	r2, [r7, #4]
 8008d3e:	6812      	ldr	r2, [r2, #0]
 8008d40:	601a      	str	r2, [r3, #0]
		break;
 8008d42:	e01d      	b.n	8008d80 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_PICK_UP_GESTURE:
	case INV_SENSOR_TYPE_TILT_DETECTOR:
	case INV_SENSOR_TYPE_STEP_DETECTOR:
	case INV_SENSOR_TYPE_SMD:
	case INV_SENSOR_TYPE_B2S:
		event->data.event = true;
 8008d44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d46:	2201      	movs	r2, #1
 8008d48:	611a      	str	r2, [r3, #16]
		break;
 8008d4a:	e019      	b.n	8008d80 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_STEP_COUNTER:
		memcpy(&(event->data.step.count), data, sizeof(event->data.step.count));
 8008d4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d4e:	3310      	adds	r3, #16
 8008d50:	2208      	movs	r2, #8
 8008d52:	6879      	ldr	r1, [r7, #4]
 8008d54:	4618      	mov	r0, r3
 8008d56:	f00c ff91 	bl	8015c7c <memcpy>
		break;
 8008d5a:	e011      	b.n	8008d80 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_ORIENTATION:
		//we just want to copy x,y,z from orientation data
		memcpy(&(event->data.orientation), data, 3*sizeof(float));
 8008d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d5e:	3310      	adds	r3, #16
 8008d60:	220c      	movs	r2, #12
 8008d62:	6879      	ldr	r1, [r7, #4]
 8008d64:	4618      	mov	r0, r3
 8008d66:	f00c ff89 	bl	8015c7c <memcpy>
		break;
 8008d6a:	e009      	b.n	8008d80 <build_sensor_event_data+0x1e0>
	case INV_SENSOR_TYPE_RAW_ACCELEROMETER:
	case INV_SENSOR_TYPE_RAW_GYROSCOPE:
		memcpy(event->data.raw3d.vect, data, sizeof(event->data.raw3d.vect));
 8008d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d6e:	3310      	adds	r3, #16
 8008d70:	220c      	movs	r2, #12
 8008d72:	6879      	ldr	r1, [r7, #4]
 8008d74:	4618      	mov	r0, r3
 8008d76:	f00c ff81 	bl	8015c7c <memcpy>
		break;
 8008d7a:	e001      	b.n	8008d80 <build_sensor_event_data+0x1e0>
	default:
		return false;
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	e000      	b.n	8008d82 <build_sensor_event_data+0x1e2>
	}

	return true;
 8008d80:	2301      	movs	r3, #1
}
 8008d82:	4618      	mov	r0, r3
 8008d84:	3728      	adds	r7, #40	; 0x28
 8008d86:	46bd      	mov	sp, r7
 8008d88:	bd80      	pop	{r7, pc}
 8008d8a:	bf00      	nop

08008d8c <build_sensor_event>:

static inv_bool_t build_sensor_event(inv_device_icm20948_t * self,
		int sensorid, uint64_t timestamp, const void * data, const void *arg,
		inv_sensor_event_t * event)
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b086      	sub	sp, #24
 8008d90:	af02      	add	r7, sp, #8
 8008d92:	60f8      	str	r0, [r7, #12]
 8008d94:	60b9      	str	r1, [r7, #8]
 8008d96:	e9c7 2300 	strd	r2, r3, [r7]
	assert(event);
 8008d9a:	6a3b      	ldr	r3, [r7, #32]
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d106      	bne.n	8008dae <build_sensor_event+0x22>
 8008da0:	4b17      	ldr	r3, [pc, #92]	; (8008e00 <build_sensor_event+0x74>)
 8008da2:	4a18      	ldr	r2, [pc, #96]	; (8008e04 <build_sensor_event+0x78>)
 8008da4:	f44f 710d 	mov.w	r1, #564	; 0x234
 8008da8:	4817      	ldr	r0, [pc, #92]	; (8008e08 <build_sensor_event+0x7c>)
 8008daa:	f00c fb73 	bl	8015494 <__assert_func>

	memset(event, 0, sizeof(*event));
 8008dae:	2250      	movs	r2, #80	; 0x50
 8008db0:	2100      	movs	r1, #0
 8008db2:	6a38      	ldr	r0, [r7, #32]
 8008db4:	f00c ff8a 	bl	8015ccc <memset>

	(void)self;

	if(!build_sensor_event_data(self, sensorid, data, arg, event)) {
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	b2d9      	uxtb	r1, r3
 8008dbc:	6a3b      	ldr	r3, [r7, #32]
 8008dbe:	9300      	str	r3, [sp, #0]
 8008dc0:	69fb      	ldr	r3, [r7, #28]
 8008dc2:	69ba      	ldr	r2, [r7, #24]
 8008dc4:	68f8      	ldr	r0, [r7, #12]
 8008dc6:	f7ff feeb 	bl	8008ba0 <build_sensor_event_data>
 8008dca:	4603      	mov	r3, r0
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d106      	bne.n	8008dde <build_sensor_event+0x52>
		INV_MSG(INV_MSG_LEVEL_WARNING, "Unexpected sensor id %d. Data Ignored.", sensorid);
 8008dd0:	68ba      	ldr	r2, [r7, #8]
 8008dd2:	490e      	ldr	r1, [pc, #56]	; (8008e0c <build_sensor_event+0x80>)
 8008dd4:	2002      	movs	r0, #2
 8008dd6:	f00b f88d 	bl	8013ef4 <inv_msg>
		return false;
 8008dda:	2300      	movs	r3, #0
 8008ddc:	e00b      	b.n	8008df6 <build_sensor_event+0x6a>
	}

	/* finish up building event */
	event->sensor	= sensorid;
 8008dde:	68ba      	ldr	r2, [r7, #8]
 8008de0:	6a3b      	ldr	r3, [r7, #32]
 8008de2:	601a      	str	r2, [r3, #0]
	event->timestamp = timestamp;
 8008de4:	6a39      	ldr	r1, [r7, #32]
 8008de6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008dea:	e9c1 2302 	strd	r2, r3, [r1, #8]
	event->status	= INV_SENSOR_STATUS_DATA_UPDATED;
 8008dee:	6a3b      	ldr	r3, [r7, #32]
 8008df0:	2200      	movs	r2, #0
 8008df2:	605a      	str	r2, [r3, #4]

	return true;
 8008df4:	2301      	movs	r3, #1
}
 8008df6:	4618      	mov	r0, r3
 8008df8:	3710      	adds	r7, #16
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}
 8008dfe:	bf00      	nop
 8008e00:	0801d994 	.word	0x0801d994
 8008e04:	08022054 	.word	0x08022054
 8008e08:	0801d820 	.word	0x0801d820
 8008e0c:	0801d99c 	.word	0x0801d99c

08008e10 <inv_icm20948_augmented_init>:
		newOdr = MIN(s->sOriWuOdrMs,newOdr); \
	if	(inv_icm20948_ctrl_androidSensor_enabled	(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR)) \
		newOdr = MIN(s->sRvWuOdrMs,newOdr);

int inv_icm20948_augmented_init(struct inv_icm20948 * s)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b083      	sub	sp, #12
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
	// ODR expected for gravity-based sensors
	s->sGravityOdrMs = 0xFFFF;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008e1e:	f8a3 24de 	strh.w	r2, [r3, #1246]	; 0x4de
	s->sGrvOdrMs = 0xFFFF;
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008e28:	f8a3 24e0 	strh.w	r2, [r3, #1248]	; 0x4e0
	s->sLinAccOdrMs = 0xFFFF;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008e32:	f8a3 24e2 	strh.w	r2, [r3, #1250]	; 0x4e2
	s->sGravityWuOdrMs = 0xFFFF;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008e3c:	f8a3 24e4 	strh.w	r2, [r3, #1252]	; 0x4e4
	s->sGrvWuOdrMs = 0xFFFF;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008e46:	f8a3 24e6 	strh.w	r2, [r3, #1254]	; 0x4e6
	s->sLinAccWuOdrMs = 0xFFFF;
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008e50:	f8a3 24e8 	strh.w	r2, [r3, #1256]	; 0x4e8
	// ODR expected for rotation vector-based sensors
	s->sRvOdrMs = 0xFFFF;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008e5a:	f8a3 24ea 	strh.w	r2, [r3, #1258]	; 0x4ea
	s->sOriOdrMs = 0xFFFF;
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008e64:	f8a3 24ec 	strh.w	r2, [r3, #1260]	; 0x4ec
	s->sRvWuOdrMs = 0xFFFF;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008e6e:	f8a3 24ee 	strh.w	r2, [r3, #1262]	; 0x4ee
	s->sOriWuOdrMs = 0xFFFF;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008e78:	f8a3 24f0 	strh.w	r2, [r3, #1264]	; 0x4f0
	
	return 0;
 8008e7c:	2300      	movs	r3, #0
}
 8008e7e:	4618      	mov	r0, r3
 8008e80:	370c      	adds	r7, #12
 8008e82:	46bd      	mov	sp, r7
 8008e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e88:	4770      	bx	lr

08008e8a <inv_icm20948_augmented_sensors_get_gravity>:

int inv_icm20948_augmented_sensors_get_gravity(struct inv_icm20948 * s, long gravity[3], const long quat6axis_3e[3])
{
 8008e8a:	b590      	push	{r4, r7, lr}
 8008e8c:	b08d      	sub	sp, #52	; 0x34
 8008e8e:	af00      	add	r7, sp, #0
 8008e90:	60f8      	str	r0, [r7, #12]
 8008e92:	60b9      	str	r1, [r7, #8]
 8008e94:	607a      	str	r2, [r7, #4]
	long quat6axis_4e[4];
	long quat6axis_4e_body_to_world[4];

	if(!gravity) return -1;
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d102      	bne.n	8008ea2 <inv_icm20948_augmented_sensors_get_gravity+0x18>
 8008e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8008ea0:	e053      	b.n	8008f4a <inv_icm20948_augmented_sensors_get_gravity+0xc0>
	if(!quat6axis_3e) return -1;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d102      	bne.n	8008eae <inv_icm20948_augmented_sensors_get_gravity+0x24>
 8008ea8:	f04f 33ff 	mov.w	r3, #4294967295
 8008eac:	e04d      	b.n	8008f4a <inv_icm20948_augmented_sensors_get_gravity+0xc0>

	// compute w element
	inv_icm20948_convert_compute_scalar_part_fxp(quat6axis_3e, quat6axis_4e);
 8008eae:	f107 0320 	add.w	r3, r7, #32
 8008eb2:	4619      	mov	r1, r3
 8008eb4:	6878      	ldr	r0, [r7, #4]
 8008eb6:	f004 fd8d 	bl	800d9d4 <inv_icm20948_convert_compute_scalar_part_fxp>
	// apply mounting matrix
	inv_icm20948_q_mult_q_qi(quat6axis_4e, s->s_quat_chip_to_body, quat6axis_4e_body_to_world);
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	f103 01a8 	add.w	r1, r3, #168	; 0xa8
 8008ec0:	f107 0210 	add.w	r2, r7, #16
 8008ec4:	f107 0320 	add.w	r3, r7, #32
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f004 fab0 	bl	800d42e <inv_icm20948_q_mult_q_qi>

	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 8008ece:	697b      	ldr	r3, [r7, #20]
 8008ed0:	69f9      	ldr	r1, [r7, #28]
 8008ed2:	221e      	movs	r2, #30
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	f005 f99a 	bl	800e20e <inv_icm20948_convert_mult_qfix_fxp>
 8008eda:	4604      	mov	r4, r0
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 8008edc:	693b      	ldr	r3, [r7, #16]
 8008ede:	69b9      	ldr	r1, [r7, #24]
 8008ee0:	221e      	movs	r2, #30
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	f005 f993 	bl	800e20e <inv_icm20948_convert_mult_qfix_fxp>
 8008ee8:	4603      	mov	r3, r0
	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 8008eea:	1ae3      	subs	r3, r4, r3
 8008eec:	005b      	lsls	r3, r3, #1
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 8008eee:	139a      	asrs	r2, r3, #14
	gravity[0] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[3], 30) - 
 8008ef0:	68bb      	ldr	r3, [r7, #8]
 8008ef2:	601a      	str	r2, [r3, #0]
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 8008ef4:	69bb      	ldr	r3, [r7, #24]
 8008ef6:	69f9      	ldr	r1, [r7, #28]
 8008ef8:	221e      	movs	r2, #30
 8008efa:	4618      	mov	r0, r3
 8008efc:	f005 f987 	bl	800e20e <inv_icm20948_convert_mult_qfix_fxp>
 8008f00:	4604      	mov	r4, r0
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[1], 30) ) >> (30 - 16);
 8008f02:	693b      	ldr	r3, [r7, #16]
 8008f04:	6979      	ldr	r1, [r7, #20]
 8008f06:	221e      	movs	r2, #30
 8008f08:	4618      	mov	r0, r3
 8008f0a:	f005 f980 	bl	800e20e <inv_icm20948_convert_mult_qfix_fxp>
 8008f0e:	4603      	mov	r3, r0
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 8008f10:	4423      	add	r3, r4
 8008f12:	005a      	lsls	r2, r3, #1
 8008f14:	68bb      	ldr	r3, [r7, #8]
 8008f16:	3304      	adds	r3, #4
	               2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[0], quat6axis_4e_body_to_world[1], 30) ) >> (30 - 16);
 8008f18:	1392      	asrs	r2, r2, #14
	gravity[1] = ( 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[3], 30) + 
 8008f1a:	601a      	str	r2, [r3, #0]
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 8008f1c:	697b      	ldr	r3, [r7, #20]
 8008f1e:	6979      	ldr	r1, [r7, #20]
 8008f20:	221e      	movs	r2, #30
 8008f22:	4618      	mov	r0, r3
 8008f24:	f005 f973 	bl	800e20e <inv_icm20948_convert_mult_qfix_fxp>
 8008f28:	4603      	mov	r3, r0
 8008f2a:	f1c3 5400 	rsb	r4, r3, #536870912	; 0x20000000
	                2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 8008f2e:	69bb      	ldr	r3, [r7, #24]
 8008f30:	69b9      	ldr	r1, [r7, #24]
 8008f32:	221e      	movs	r2, #30
 8008f34:	4618      	mov	r0, r3
 8008f36:	f005 f96a 	bl	800e20e <inv_icm20948_convert_mult_qfix_fxp>
 8008f3a:	4603      	mov	r3, r0
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 8008f3c:	1ae3      	subs	r3, r4, r3
 8008f3e:	005a      	lsls	r2, r3, #1
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	3308      	adds	r3, #8
	                2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[2], quat6axis_4e_body_to_world[2], 30) ) >> (30 - 16);
 8008f44:	1392      	asrs	r2, r2, #14
	gravity[2] = ( (1 << 30) - 2 * inv_icm20948_convert_mult_qfix_fxp(quat6axis_4e_body_to_world[1], quat6axis_4e_body_to_world[1], 30) - 
 8008f46:	601a      	str	r2, [r3, #0]

	return MPU_SUCCESS;
 8008f48:	2300      	movs	r3, #0
}
 8008f4a:	4618      	mov	r0, r3
 8008f4c:	3734      	adds	r7, #52	; 0x34
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	bd90      	pop	{r4, r7, pc}

08008f52 <inv_icm20948_augmented_sensors_get_linearacceleration>:

int inv_icm20948_augmented_sensors_get_linearacceleration(long linacc[3], const long gravity[3], const long accel[3])
{
 8008f52:	b480      	push	{r7}
 8008f54:	b085      	sub	sp, #20
 8008f56:	af00      	add	r7, sp, #0
 8008f58:	60f8      	str	r0, [r7, #12]
 8008f5a:	60b9      	str	r1, [r7, #8]
 8008f5c:	607a      	str	r2, [r7, #4]
    if(!linacc) return -1;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d102      	bne.n	8008f6a <inv_icm20948_augmented_sensors_get_linearacceleration+0x18>
 8008f64:	f04f 33ff 	mov.w	r3, #4294967295
 8008f68:	e027      	b.n	8008fba <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    if(!gravity) return -1;
 8008f6a:	68bb      	ldr	r3, [r7, #8]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d102      	bne.n	8008f76 <inv_icm20948_augmented_sensors_get_linearacceleration+0x24>
 8008f70:	f04f 33ff 	mov.w	r3, #4294967295
 8008f74:	e021      	b.n	8008fba <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    if(!accel) return -1;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d102      	bne.n	8008f82 <inv_icm20948_augmented_sensors_get_linearacceleration+0x30>
 8008f7c:	f04f 33ff 	mov.w	r3, #4294967295
 8008f80:	e01b      	b.n	8008fba <inv_icm20948_augmented_sensors_get_linearacceleration+0x68>
    
    linacc[0] = accel[0] - gravity[0];
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	681a      	ldr	r2, [r3, #0]
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	1ad2      	subs	r2, r2, r3
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	601a      	str	r2, [r3, #0]
    linacc[1] = accel[1] - gravity[1];
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	3304      	adds	r3, #4
 8008f94:	6819      	ldr	r1, [r3, #0]
 8008f96:	68bb      	ldr	r3, [r7, #8]
 8008f98:	3304      	adds	r3, #4
 8008f9a:	681a      	ldr	r2, [r3, #0]
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	3304      	adds	r3, #4
 8008fa0:	1a8a      	subs	r2, r1, r2
 8008fa2:	601a      	str	r2, [r3, #0]
    linacc[2] = accel[2] - gravity[2];
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	3308      	adds	r3, #8
 8008fa8:	6819      	ldr	r1, [r3, #0]
 8008faa:	68bb      	ldr	r3, [r7, #8]
 8008fac:	3308      	adds	r3, #8
 8008fae:	681a      	ldr	r2, [r3, #0]
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	3308      	adds	r3, #8
 8008fb4:	1a8a      	subs	r2, r1, r2
 8008fb6:	601a      	str	r2, [r3, #0]
                    
    return MPU_SUCCESS;
 8008fb8:	2300      	movs	r3, #0
}
 8008fba:	4618      	mov	r0, r3
 8008fbc:	3714      	adds	r7, #20
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc4:	4770      	bx	lr
	...

08008fc8 <inv_icm20948_augmented_sensors_get_orientation>:


int inv_icm20948_augmented_sensors_get_orientation(long orientation[3], const long quat9axis_3e[4])
{
 8008fc8:	b590      	push	{r4, r7, lr}
 8008fca:	b093      	sub	sp, #76	; 0x4c
 8008fcc:	af00      	add	r7, sp, #0
 8008fce:	6078      	str	r0, [r7, #4]
 8008fd0:	6039      	str	r1, [r7, #0]
    long lQuat9axis4e[4];
	long lMatrixQ30[9];       
	long lMatrixQ30Square; 
	long lRad2degQ16 = 0x394BB8; // (float)(180.0 / 3.14159265358979) in Q16
 8008fd2:	4b42      	ldr	r3, [pc, #264]	; (80090dc <inv_icm20948_augmented_sensors_get_orientation+0x114>)
 8008fd4:	647b      	str	r3, [r7, #68]	; 0x44
    
    if(!orientation) return -1;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d102      	bne.n	8008fe2 <inv_icm20948_augmented_sensors_get_orientation+0x1a>
 8008fdc:	f04f 33ff 	mov.w	r3, #4294967295
 8008fe0:	e077      	b.n	80090d2 <inv_icm20948_augmented_sensors_get_orientation+0x10a>
    if(!quat9axis_3e) return -1;
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d102      	bne.n	8008fee <inv_icm20948_augmented_sensors_get_orientation+0x26>
 8008fe8:	f04f 33ff 	mov.w	r3, #4294967295
 8008fec:	e071      	b.n	80090d2 <inv_icm20948_augmented_sensors_get_orientation+0x10a>
    
    // compute w element
	inv_icm20948_convert_compute_scalar_part_fxp(quat9axis_3e, lQuat9axis4e);
 8008fee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008ff2:	4619      	mov	r1, r3
 8008ff4:	6838      	ldr	r0, [r7, #0]
 8008ff6:	f004 fced 	bl	800d9d4 <inv_icm20948_convert_compute_scalar_part_fxp>
    
	// quaternion to a rotation matrix, q30 to q30
	inv_icm20948_convert_quat_to_col_major_matrix_fxp((const long *)lQuat9axis4e, (long *)lMatrixQ30);
 8008ffa:	f107 020c 	add.w	r2, r7, #12
 8008ffe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009002:	4611      	mov	r1, r2
 8009004:	4618      	mov	r0, r3
 8009006:	f005 f96e 	bl	800e2e6 <inv_icm20948_convert_quat_to_col_major_matrix_fxp>

	// compute orientation in q16
	// orientationFlt[0] = atan2f(-matrixFlt[1][0], matrixFlt[0][0]) * rad2deg;
	orientation[0] = inv_icm20948_math_atan2_q15_fxp(-lMatrixQ30[3] >> 15, lMatrixQ30[0] >> 15) << 1;
 800900a:	69bb      	ldr	r3, [r7, #24]
 800900c:	425b      	negs	r3, r3
 800900e:	13da      	asrs	r2, r3, #15
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	13db      	asrs	r3, r3, #15
 8009014:	4619      	mov	r1, r3
 8009016:	4610      	mov	r0, r2
 8009018:	f005 fb48 	bl	800e6ac <inv_icm20948_math_atan2_q15_fxp>
 800901c:	4603      	mov	r3, r0
 800901e:	005a      	lsls	r2, r3, #1
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	601a      	str	r2, [r3, #0]
	orientation[0] = inv_icm20948_convert_mult_qfix_fxp(orientation[0], lRad2degQ16, 16);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	2210      	movs	r2, #16
 800902a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800902c:	4618      	mov	r0, r3
 800902e:	f005 f8ee 	bl	800e20e <inv_icm20948_convert_mult_qfix_fxp>
 8009032:	4602      	mov	r2, r0
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	601a      	str	r2, [r3, #0]

	// orientationFlt[1] = atan2f(-matrixFlt[2][1], matrixFlt[2][2]) * rad2deg;
	orientation[1] = inv_icm20948_math_atan2_q15_fxp(-lMatrixQ30[7] >> 15, lMatrixQ30[8] >> 15) << 1;
 8009038:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800903a:	425b      	negs	r3, r3
 800903c:	13da      	asrs	r2, r3, #15
 800903e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009040:	13db      	asrs	r3, r3, #15
 8009042:	4619      	mov	r1, r3
 8009044:	4610      	mov	r0, r2
 8009046:	f005 fb31 	bl	800e6ac <inv_icm20948_math_atan2_q15_fxp>
 800904a:	4602      	mov	r2, r0
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	3304      	adds	r3, #4
 8009050:	0052      	lsls	r2, r2, #1
 8009052:	601a      	str	r2, [r3, #0]
	orientation[1] = inv_icm20948_convert_mult_qfix_fxp(orientation[1], lRad2degQ16, 16);
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	3304      	adds	r3, #4
 8009058:	6818      	ldr	r0, [r3, #0]
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	1d1c      	adds	r4, r3, #4
 800905e:	2210      	movs	r2, #16
 8009060:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009062:	f005 f8d4 	bl	800e20e <inv_icm20948_convert_mult_qfix_fxp>
 8009066:	4603      	mov	r3, r0
 8009068:	6023      	str	r3, [r4, #0]

	// orientationFlt[2] = asinf ( matrixFlt[2][0]) * rad2deg;
	// asin(x) = atan (x/sqrt(1-x))
	// atan2(y,x) = atan(y/x)
	// asin(x) = atan2(x, sqrt(1-x))
	lMatrixQ30Square = inv_icm20948_convert_mult_qfix_fxp(lMatrixQ30[6], lMatrixQ30[6], 30); // x
 800906a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800906c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800906e:	221e      	movs	r2, #30
 8009070:	4618      	mov	r0, r3
 8009072:	f005 f8cc 	bl	800e20e <inv_icm20948_convert_mult_qfix_fxp>
 8009076:	6438      	str	r0, [r7, #64]	; 0x40
	lMatrixQ30Square = (1UL << 30) - lMatrixQ30Square; // 1-x
 8009078:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800907a:	f1c3 4380 	rsb	r3, r3, #1073741824	; 0x40000000
 800907e:	643b      	str	r3, [r7, #64]	; 0x40
	lMatrixQ30Square = inv_icm20948_convert_fast_sqrt_fxp(lMatrixQ30Square); // sqrt(1-x)
 8009080:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8009082:	f004 fced 	bl	800da60 <inv_icm20948_convert_fast_sqrt_fxp>
 8009086:	6438      	str	r0, [r7, #64]	; 0x40
	orientation[2] = inv_icm20948_math_atan2_q15_fxp(lMatrixQ30[6] >> 15,  lMatrixQ30Square >> 15) << 1; // atan2(x, sqrt(1-x))
 8009088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800908a:	13da      	asrs	r2, r3, #15
 800908c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800908e:	13db      	asrs	r3, r3, #15
 8009090:	4619      	mov	r1, r3
 8009092:	4610      	mov	r0, r2
 8009094:	f005 fb0a 	bl	800e6ac <inv_icm20948_math_atan2_q15_fxp>
 8009098:	4602      	mov	r2, r0
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	3308      	adds	r3, #8
 800909e:	0052      	lsls	r2, r2, #1
 80090a0:	601a      	str	r2, [r3, #0]
	orientation[2] = inv_icm20948_convert_mult_qfix_fxp(orientation[2], lRad2degQ16, 16); // * rad2deg
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	3308      	adds	r3, #8
 80090a6:	6818      	ldr	r0, [r3, #0]
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f103 0408 	add.w	r4, r3, #8
 80090ae:	2210      	movs	r2, #16
 80090b0:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80090b2:	f005 f8ac 	bl	800e20e <inv_icm20948_convert_mult_qfix_fxp>
 80090b6:	4603      	mov	r3, r0
 80090b8:	6023      	str	r3, [r4, #0]

	if (orientation[0] < 0)
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	da06      	bge.n	80090d0 <inv_icm20948_augmented_sensors_get_orientation+0x108>
		orientation[0] += 360UL << 16;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	f103 73b4 	add.w	r3, r3, #23592960	; 0x1680000
 80090ca:	461a      	mov	r2, r3
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	601a      	str	r2, [r3, #0]

    return MPU_SUCCESS;
 80090d0:	2300      	movs	r3, #0
}
 80090d2:	4618      	mov	r0, r3
 80090d4:	374c      	adds	r7, #76	; 0x4c
 80090d6:	46bd      	mov	sp, r7
 80090d8:	bd90      	pop	{r4, r7, pc}
 80090da:	bf00      	nop
 80090dc:	00394bb8 	.word	0x00394bb8

080090e0 <inv_icm20948_augmented_sensors_set_odr>:

unsigned short inv_icm20948_augmented_sensors_set_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short delayInMs)
{
 80090e0:	b580      	push	{r7, lr}
 80090e2:	b082      	sub	sp, #8
 80090e4:	af00      	add	r7, sp, #0
 80090e6:	6078      	str	r0, [r7, #4]
 80090e8:	460b      	mov	r3, r1
 80090ea:	70fb      	strb	r3, [r7, #3]
 80090ec:	4613      	mov	r3, r2
 80090ee:	803b      	strh	r3, [r7, #0]
	switch(androidSensor)
 80090f0:	78fb      	ldrb	r3, [r7, #3]
 80090f2:	3b03      	subs	r3, #3
 80090f4:	2b20      	cmp	r3, #32
 80090f6:	f200 8204 	bhi.w	8009502 <inv_icm20948_augmented_sensors_set_odr+0x422>
 80090fa:	a201      	add	r2, pc, #4	; (adr r2, 8009100 <inv_icm20948_augmented_sensors_set_odr+0x20>)
 80090fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009100:	080092b7 	.word	0x080092b7
 8009104:	08009503 	.word	0x08009503
 8009108:	08009503 	.word	0x08009503
 800910c:	08009503 	.word	0x08009503
 8009110:	08009503 	.word	0x08009503
 8009114:	08009503 	.word	0x08009503
 8009118:	08009185 	.word	0x08009185
 800911c:	08009251 	.word	0x08009251
 8009120:	080092ff 	.word	0x080092ff
 8009124:	08009503 	.word	0x08009503
 8009128:	08009503 	.word	0x08009503
 800912c:	08009503 	.word	0x08009503
 8009130:	080091eb 	.word	0x080091eb
 8009134:	08009503 	.word	0x08009503
 8009138:	08009503 	.word	0x08009503
 800913c:	08009503 	.word	0x08009503
 8009140:	08009503 	.word	0x08009503
 8009144:	08009503 	.word	0x08009503
 8009148:	08009503 	.word	0x08009503
 800914c:	08009503 	.word	0x08009503
 8009150:	08009503 	.word	0x08009503
 8009154:	08009503 	.word	0x08009503
 8009158:	08009477 	.word	0x08009477
 800915c:	08009503 	.word	0x08009503
 8009160:	08009503 	.word	0x08009503
 8009164:	08009503 	.word	0x08009503
 8009168:	08009347 	.word	0x08009347
 800916c:	08009413 	.word	0x08009413
 8009170:	080094bd 	.word	0x080094bd
 8009174:	08009503 	.word	0x08009503
 8009178:	08009503 	.word	0x08009503
 800917c:	08009503 	.word	0x08009503
 8009180:	080093ad 	.word	0x080093ad
	{
		case ANDROID_SENSOR_GRAVITY:
			s->sGravityOdrMs = delayInMs;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	883a      	ldrh	r2, [r7, #0]
 8009188:	f8a3 24de 	strh.w	r2, [r3, #1246]	; 0x4de
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 800918c:	2109      	movs	r1, #9
 800918e:	6878      	ldr	r0, [r7, #4]
 8009190:	f001 f971 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8009194:	4603      	mov	r3, r0
 8009196:	2b00      	cmp	r3, #0
 8009198:	d007      	beq.n	80091aa <inv_icm20948_augmented_sensors_set_odr+0xca>
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	; 0x4de
 80091a0:	883a      	ldrh	r2, [r7, #0]
 80091a2:	4293      	cmp	r3, r2
 80091a4:	bf28      	it	cs
 80091a6:	4613      	movcs	r3, r2
 80091a8:	803b      	strh	r3, [r7, #0]
 80091aa:	210f      	movs	r1, #15
 80091ac:	6878      	ldr	r0, [r7, #4]
 80091ae:	f001 f962 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80091b2:	4603      	mov	r3, r0
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d007      	beq.n	80091c8 <inv_icm20948_augmented_sensors_set_odr+0xe8>
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	; 0x4e0
 80091be:	883a      	ldrh	r2, [r7, #0]
 80091c0:	4293      	cmp	r3, r2
 80091c2:	bf28      	it	cs
 80091c4:	4613      	movcs	r3, r2
 80091c6:	803b      	strh	r3, [r7, #0]
 80091c8:	210a      	movs	r1, #10
 80091ca:	6878      	ldr	r0, [r7, #4]
 80091cc:	f001 f953 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80091d0:	4603      	mov	r3, r0
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	f000 8197 	beq.w	8009506 <inv_icm20948_augmented_sensors_set_odr+0x426>
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	; 0x4e2
 80091de:	883a      	ldrh	r2, [r7, #0]
 80091e0:	4293      	cmp	r3, r2
 80091e2:	bf28      	it	cs
 80091e4:	4613      	movcs	r3, r2
 80091e6:	803b      	strh	r3, [r7, #0]
			break;
 80091e8:	e18d      	b.n	8009506 <inv_icm20948_augmented_sensors_set_odr+0x426>
        case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
			s->sGrvOdrMs = delayInMs;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	883a      	ldrh	r2, [r7, #0]
 80091ee:	f8a3 24e0 	strh.w	r2, [r3, #1248]	; 0x4e0
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 80091f2:	2109      	movs	r1, #9
 80091f4:	6878      	ldr	r0, [r7, #4]
 80091f6:	f001 f93e 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80091fa:	4603      	mov	r3, r0
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d007      	beq.n	8009210 <inv_icm20948_augmented_sensors_set_odr+0x130>
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	; 0x4de
 8009206:	883a      	ldrh	r2, [r7, #0]
 8009208:	4293      	cmp	r3, r2
 800920a:	bf28      	it	cs
 800920c:	4613      	movcs	r3, r2
 800920e:	803b      	strh	r3, [r7, #0]
 8009210:	210f      	movs	r1, #15
 8009212:	6878      	ldr	r0, [r7, #4]
 8009214:	f001 f92f 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8009218:	4603      	mov	r3, r0
 800921a:	2b00      	cmp	r3, #0
 800921c:	d007      	beq.n	800922e <inv_icm20948_augmented_sensors_set_odr+0x14e>
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	; 0x4e0
 8009224:	883a      	ldrh	r2, [r7, #0]
 8009226:	4293      	cmp	r3, r2
 8009228:	bf28      	it	cs
 800922a:	4613      	movcs	r3, r2
 800922c:	803b      	strh	r3, [r7, #0]
 800922e:	210a      	movs	r1, #10
 8009230:	6878      	ldr	r0, [r7, #4]
 8009232:	f001 f920 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8009236:	4603      	mov	r3, r0
 8009238:	2b00      	cmp	r3, #0
 800923a:	f000 8166 	beq.w	800950a <inv_icm20948_augmented_sensors_set_odr+0x42a>
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	; 0x4e2
 8009244:	883a      	ldrh	r2, [r7, #0]
 8009246:	4293      	cmp	r3, r2
 8009248:	bf28      	it	cs
 800924a:	4613      	movcs	r3, r2
 800924c:	803b      	strh	r3, [r7, #0]
			break;
 800924e:	e15c      	b.n	800950a <inv_icm20948_augmented_sensors_set_odr+0x42a>
        case ANDROID_SENSOR_LINEAR_ACCELERATION:
			s->sLinAccOdrMs = delayInMs;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	883a      	ldrh	r2, [r7, #0]
 8009254:	f8a3 24e2 	strh.w	r2, [r3, #1250]	; 0x4e2
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, delayInMs);
 8009258:	2109      	movs	r1, #9
 800925a:	6878      	ldr	r0, [r7, #4]
 800925c:	f001 f90b 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8009260:	4603      	mov	r3, r0
 8009262:	2b00      	cmp	r3, #0
 8009264:	d007      	beq.n	8009276 <inv_icm20948_augmented_sensors_set_odr+0x196>
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	; 0x4de
 800926c:	883a      	ldrh	r2, [r7, #0]
 800926e:	4293      	cmp	r3, r2
 8009270:	bf28      	it	cs
 8009272:	4613      	movcs	r3, r2
 8009274:	803b      	strh	r3, [r7, #0]
 8009276:	210f      	movs	r1, #15
 8009278:	6878      	ldr	r0, [r7, #4]
 800927a:	f001 f8fc 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800927e:	4603      	mov	r3, r0
 8009280:	2b00      	cmp	r3, #0
 8009282:	d007      	beq.n	8009294 <inv_icm20948_augmented_sensors_set_odr+0x1b4>
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	; 0x4e0
 800928a:	883a      	ldrh	r2, [r7, #0]
 800928c:	4293      	cmp	r3, r2
 800928e:	bf28      	it	cs
 8009290:	4613      	movcs	r3, r2
 8009292:	803b      	strh	r3, [r7, #0]
 8009294:	210a      	movs	r1, #10
 8009296:	6878      	ldr	r0, [r7, #4]
 8009298:	f001 f8ed 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800929c:	4603      	mov	r3, r0
 800929e:	2b00      	cmp	r3, #0
 80092a0:	f000 8135 	beq.w	800950e <inv_icm20948_augmented_sensors_set_odr+0x42e>
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	; 0x4e2
 80092aa:	883a      	ldrh	r2, [r7, #0]
 80092ac:	4293      	cmp	r3, r2
 80092ae:	bf28      	it	cs
 80092b0:	4613      	movcs	r3, r2
 80092b2:	803b      	strh	r3, [r7, #0]
			break;
 80092b4:	e12b      	b.n	800950e <inv_icm20948_augmented_sensors_set_odr+0x42e>
        case ANDROID_SENSOR_ORIENTATION:
			s->sOriOdrMs = delayInMs;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	883a      	ldrh	r2, [r7, #0]
 80092ba:	f8a3 24ec 	strh.w	r2, [r3, #1260]	; 0x4ec
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, delayInMs);
 80092be:	2103      	movs	r1, #3
 80092c0:	6878      	ldr	r0, [r7, #4]
 80092c2:	f001 f8d8 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80092c6:	4603      	mov	r3, r0
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d007      	beq.n	80092dc <inv_icm20948_augmented_sensors_set_odr+0x1fc>
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	; 0x4ec
 80092d2:	883a      	ldrh	r2, [r7, #0]
 80092d4:	4293      	cmp	r3, r2
 80092d6:	bf28      	it	cs
 80092d8:	4613      	movcs	r3, r2
 80092da:	803b      	strh	r3, [r7, #0]
 80092dc:	210b      	movs	r1, #11
 80092de:	6878      	ldr	r0, [r7, #4]
 80092e0:	f001 f8c9 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80092e4:	4603      	mov	r3, r0
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	f000 8113 	beq.w	8009512 <inv_icm20948_augmented_sensors_set_odr+0x432>
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	; 0x4ea
 80092f2:	883a      	ldrh	r2, [r7, #0]
 80092f4:	4293      	cmp	r3, r2
 80092f6:	bf28      	it	cs
 80092f8:	4613      	movcs	r3, r2
 80092fa:	803b      	strh	r3, [r7, #0]
			break;
 80092fc:	e109      	b.n	8009512 <inv_icm20948_augmented_sensors_set_odr+0x432>
        case ANDROID_SENSOR_ROTATION_VECTOR:
			s->sRvOdrMs = delayInMs;
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	883a      	ldrh	r2, [r7, #0]
 8009302:	f8a3 24ea 	strh.w	r2, [r3, #1258]	; 0x4ea
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, delayInMs);
 8009306:	2103      	movs	r1, #3
 8009308:	6878      	ldr	r0, [r7, #4]
 800930a:	f001 f8b4 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800930e:	4603      	mov	r3, r0
 8009310:	2b00      	cmp	r3, #0
 8009312:	d007      	beq.n	8009324 <inv_icm20948_augmented_sensors_set_odr+0x244>
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	; 0x4ec
 800931a:	883a      	ldrh	r2, [r7, #0]
 800931c:	4293      	cmp	r3, r2
 800931e:	bf28      	it	cs
 8009320:	4613      	movcs	r3, r2
 8009322:	803b      	strh	r3, [r7, #0]
 8009324:	210b      	movs	r1, #11
 8009326:	6878      	ldr	r0, [r7, #4]
 8009328:	f001 f8a5 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800932c:	4603      	mov	r3, r0
 800932e:	2b00      	cmp	r3, #0
 8009330:	f000 80f1 	beq.w	8009516 <inv_icm20948_augmented_sensors_set_odr+0x436>
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	; 0x4ea
 800933a:	883a      	ldrh	r2, [r7, #0]
 800933c:	4293      	cmp	r3, r2
 800933e:	bf28      	it	cs
 8009340:	4613      	movcs	r3, r2
 8009342:	803b      	strh	r3, [r7, #0]
			break;
 8009344:	e0e7      	b.n	8009516 <inv_icm20948_augmented_sensors_set_odr+0x436>
		case ANDROID_SENSOR_WAKEUP_GRAVITY:
			s->sGravityWuOdrMs = delayInMs;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	883a      	ldrh	r2, [r7, #0]
 800934a:	f8a3 24e4 	strh.w	r2, [r3, #1252]	; 0x4e4
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 800934e:	211d      	movs	r1, #29
 8009350:	6878      	ldr	r0, [r7, #4]
 8009352:	f001 f890 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8009356:	4603      	mov	r3, r0
 8009358:	2b00      	cmp	r3, #0
 800935a:	d007      	beq.n	800936c <inv_icm20948_augmented_sensors_set_odr+0x28c>
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	; 0x4e4
 8009362:	883a      	ldrh	r2, [r7, #0]
 8009364:	4293      	cmp	r3, r2
 8009366:	bf28      	it	cs
 8009368:	4613      	movcs	r3, r2
 800936a:	803b      	strh	r3, [r7, #0]
 800936c:	2123      	movs	r1, #35	; 0x23
 800936e:	6878      	ldr	r0, [r7, #4]
 8009370:	f001 f881 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8009374:	4603      	mov	r3, r0
 8009376:	2b00      	cmp	r3, #0
 8009378:	d007      	beq.n	800938a <inv_icm20948_augmented_sensors_set_odr+0x2aa>
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	; 0x4e6
 8009380:	883a      	ldrh	r2, [r7, #0]
 8009382:	4293      	cmp	r3, r2
 8009384:	bf28      	it	cs
 8009386:	4613      	movcs	r3, r2
 8009388:	803b      	strh	r3, [r7, #0]
 800938a:	211e      	movs	r1, #30
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f001 f872 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8009392:	4603      	mov	r3, r0
 8009394:	2b00      	cmp	r3, #0
 8009396:	f000 80c0 	beq.w	800951a <inv_icm20948_augmented_sensors_set_odr+0x43a>
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	; 0x4e8
 80093a0:	883a      	ldrh	r2, [r7, #0]
 80093a2:	4293      	cmp	r3, r2
 80093a4:	bf28      	it	cs
 80093a6:	4613      	movcs	r3, r2
 80093a8:	803b      	strh	r3, [r7, #0]
			break;
 80093aa:	e0b6      	b.n	800951a <inv_icm20948_augmented_sensors_set_odr+0x43a>
        case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
			s->sGrvWuOdrMs = delayInMs;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	883a      	ldrh	r2, [r7, #0]
 80093b0:	f8a3 24e6 	strh.w	r2, [r3, #1254]	; 0x4e6
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 80093b4:	211d      	movs	r1, #29
 80093b6:	6878      	ldr	r0, [r7, #4]
 80093b8:	f001 f85d 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80093bc:	4603      	mov	r3, r0
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d007      	beq.n	80093d2 <inv_icm20948_augmented_sensors_set_odr+0x2f2>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	; 0x4e4
 80093c8:	883a      	ldrh	r2, [r7, #0]
 80093ca:	4293      	cmp	r3, r2
 80093cc:	bf28      	it	cs
 80093ce:	4613      	movcs	r3, r2
 80093d0:	803b      	strh	r3, [r7, #0]
 80093d2:	2123      	movs	r1, #35	; 0x23
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f001 f84e 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80093da:	4603      	mov	r3, r0
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d007      	beq.n	80093f0 <inv_icm20948_augmented_sensors_set_odr+0x310>
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	; 0x4e6
 80093e6:	883a      	ldrh	r2, [r7, #0]
 80093e8:	4293      	cmp	r3, r2
 80093ea:	bf28      	it	cs
 80093ec:	4613      	movcs	r3, r2
 80093ee:	803b      	strh	r3, [r7, #0]
 80093f0:	211e      	movs	r1, #30
 80093f2:	6878      	ldr	r0, [r7, #4]
 80093f4:	f001 f83f 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80093f8:	4603      	mov	r3, r0
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	f000 808f 	beq.w	800951e <inv_icm20948_augmented_sensors_set_odr+0x43e>
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	; 0x4e8
 8009406:	883a      	ldrh	r2, [r7, #0]
 8009408:	4293      	cmp	r3, r2
 800940a:	bf28      	it	cs
 800940c:	4613      	movcs	r3, r2
 800940e:	803b      	strh	r3, [r7, #0]
			break;
 8009410:	e085      	b.n	800951e <inv_icm20948_augmented_sensors_set_odr+0x43e>
        case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			s->sLinAccWuOdrMs = delayInMs;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	883a      	ldrh	r2, [r7, #0]
 8009416:	f8a3 24e8 	strh.w	r2, [r3, #1256]	; 0x4e8
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, delayInMs);
 800941a:	211d      	movs	r1, #29
 800941c:	6878      	ldr	r0, [r7, #4]
 800941e:	f001 f82a 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8009422:	4603      	mov	r3, r0
 8009424:	2b00      	cmp	r3, #0
 8009426:	d007      	beq.n	8009438 <inv_icm20948_augmented_sensors_set_odr+0x358>
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	; 0x4e4
 800942e:	883a      	ldrh	r2, [r7, #0]
 8009430:	4293      	cmp	r3, r2
 8009432:	bf28      	it	cs
 8009434:	4613      	movcs	r3, r2
 8009436:	803b      	strh	r3, [r7, #0]
 8009438:	2123      	movs	r1, #35	; 0x23
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	f001 f81b 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8009440:	4603      	mov	r3, r0
 8009442:	2b00      	cmp	r3, #0
 8009444:	d007      	beq.n	8009456 <inv_icm20948_augmented_sensors_set_odr+0x376>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	; 0x4e6
 800944c:	883a      	ldrh	r2, [r7, #0]
 800944e:	4293      	cmp	r3, r2
 8009450:	bf28      	it	cs
 8009452:	4613      	movcs	r3, r2
 8009454:	803b      	strh	r3, [r7, #0]
 8009456:	211e      	movs	r1, #30
 8009458:	6878      	ldr	r0, [r7, #4]
 800945a:	f001 f80c 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800945e:	4603      	mov	r3, r0
 8009460:	2b00      	cmp	r3, #0
 8009462:	d05e      	beq.n	8009522 <inv_icm20948_augmented_sensors_set_odr+0x442>
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	; 0x4e8
 800946a:	883a      	ldrh	r2, [r7, #0]
 800946c:	4293      	cmp	r3, r2
 800946e:	bf28      	it	cs
 8009470:	4613      	movcs	r3, r2
 8009472:	803b      	strh	r3, [r7, #0]
			break;
 8009474:	e055      	b.n	8009522 <inv_icm20948_augmented_sensors_set_odr+0x442>
        case ANDROID_SENSOR_WAKEUP_ORIENTATION:
			s->sOriWuOdrMs = delayInMs;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	883a      	ldrh	r2, [r7, #0]
 800947a:	f8a3 24f0 	strh.w	r2, [r3, #1264]	; 0x4f0
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, delayInMs);
 800947e:	2119      	movs	r1, #25
 8009480:	6878      	ldr	r0, [r7, #4]
 8009482:	f000 fff8 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8009486:	4603      	mov	r3, r0
 8009488:	2b00      	cmp	r3, #0
 800948a:	d007      	beq.n	800949c <inv_icm20948_augmented_sensors_set_odr+0x3bc>
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	; 0x4f0
 8009492:	883a      	ldrh	r2, [r7, #0]
 8009494:	4293      	cmp	r3, r2
 8009496:	bf28      	it	cs
 8009498:	4613      	movcs	r3, r2
 800949a:	803b      	strh	r3, [r7, #0]
 800949c:	211f      	movs	r1, #31
 800949e:	6878      	ldr	r0, [r7, #4]
 80094a0:	f000 ffe9 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80094a4:	4603      	mov	r3, r0
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d03d      	beq.n	8009526 <inv_icm20948_augmented_sensors_set_odr+0x446>
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	; 0x4ee
 80094b0:	883a      	ldrh	r2, [r7, #0]
 80094b2:	4293      	cmp	r3, r2
 80094b4:	bf28      	it	cs
 80094b6:	4613      	movcs	r3, r2
 80094b8:	803b      	strh	r3, [r7, #0]
			break;
 80094ba:	e034      	b.n	8009526 <inv_icm20948_augmented_sensors_set_odr+0x446>
        case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			s->sRvWuOdrMs = delayInMs;
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	883a      	ldrh	r2, [r7, #0]
 80094c0:	f8a3 24ee 	strh.w	r2, [r3, #1262]	; 0x4ee
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, delayInMs);
 80094c4:	2119      	movs	r1, #25
 80094c6:	6878      	ldr	r0, [r7, #4]
 80094c8:	f000 ffd5 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80094cc:	4603      	mov	r3, r0
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d007      	beq.n	80094e2 <inv_icm20948_augmented_sensors_set_odr+0x402>
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	; 0x4f0
 80094d8:	883a      	ldrh	r2, [r7, #0]
 80094da:	4293      	cmp	r3, r2
 80094dc:	bf28      	it	cs
 80094de:	4613      	movcs	r3, r2
 80094e0:	803b      	strh	r3, [r7, #0]
 80094e2:	211f      	movs	r1, #31
 80094e4:	6878      	ldr	r0, [r7, #4]
 80094e6:	f000 ffc6 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80094ea:	4603      	mov	r3, r0
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d01c      	beq.n	800952a <inv_icm20948_augmented_sensors_set_odr+0x44a>
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	; 0x4ee
 80094f6:	883a      	ldrh	r2, [r7, #0]
 80094f8:	4293      	cmp	r3, r2
 80094fa:	bf28      	it	cs
 80094fc:	4613      	movcs	r3, r2
 80094fe:	803b      	strh	r3, [r7, #0]
			break;
 8009500:	e013      	b.n	800952a <inv_icm20948_augmented_sensors_set_odr+0x44a>
		default :
			break;
 8009502:	bf00      	nop
 8009504:	e012      	b.n	800952c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8009506:	bf00      	nop
 8009508:	e010      	b.n	800952c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 800950a:	bf00      	nop
 800950c:	e00e      	b.n	800952c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 800950e:	bf00      	nop
 8009510:	e00c      	b.n	800952c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8009512:	bf00      	nop
 8009514:	e00a      	b.n	800952c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8009516:	bf00      	nop
 8009518:	e008      	b.n	800952c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 800951a:	bf00      	nop
 800951c:	e006      	b.n	800952c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 800951e:	bf00      	nop
 8009520:	e004      	b.n	800952c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8009522:	bf00      	nop
 8009524:	e002      	b.n	800952c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 8009526:	bf00      	nop
 8009528:	e000      	b.n	800952c <inv_icm20948_augmented_sensors_set_odr+0x44c>
			break;
 800952a:	bf00      	nop
	}

	return delayInMs;
 800952c:	883b      	ldrh	r3, [r7, #0]
}
 800952e:	4618      	mov	r0, r3
 8009530:	3708      	adds	r7, #8
 8009532:	46bd      	mov	sp, r7
 8009534:	bd80      	pop	{r7, pc}
 8009536:	bf00      	nop

08009538 <inv_icm20948_augmented_sensors_update_odr>:


void inv_icm20948_augmented_sensors_update_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short * updatedDelayPtr)
{
 8009538:	b580      	push	{r7, lr}
 800953a:	b086      	sub	sp, #24
 800953c:	af00      	add	r7, sp, #0
 800953e:	60f8      	str	r0, [r7, #12]
 8009540:	460b      	mov	r3, r1
 8009542:	607a      	str	r2, [r7, #4]
 8009544:	72fb      	strb	r3, [r7, #11]
	unsigned short lDelayInMs = 0xFFFF; // max value of uint16_t, so that we can get min value of all enabled sensors
 8009546:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800954a:	82fb      	strh	r3, [r7, #22]
	switch(androidSensor)
 800954c:	7afb      	ldrb	r3, [r7, #11]
 800954e:	3b03      	subs	r3, #3
 8009550:	2b20      	cmp	r3, #32
 8009552:	f200 80eb 	bhi.w	800972c <inv_icm20948_augmented_sensors_update_odr+0x1f4>
 8009556:	a201      	add	r2, pc, #4	; (adr r2, 800955c <inv_icm20948_augmented_sensors_update_odr+0x24>)
 8009558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800955c:	080096a5 	.word	0x080096a5
 8009560:	0800972d 	.word	0x0800972d
 8009564:	0800972d 	.word	0x0800972d
 8009568:	0800972d 	.word	0x0800972d
 800956c:	0800972d 	.word	0x0800972d
 8009570:	0800972d 	.word	0x0800972d
 8009574:	080095e1 	.word	0x080095e1
 8009578:	080095e1 	.word	0x080095e1
 800957c:	080096a5 	.word	0x080096a5
 8009580:	0800972d 	.word	0x0800972d
 8009584:	0800972d 	.word	0x0800972d
 8009588:	0800972d 	.word	0x0800972d
 800958c:	080095e1 	.word	0x080095e1
 8009590:	0800972d 	.word	0x0800972d
 8009594:	0800972d 	.word	0x0800972d
 8009598:	0800972d 	.word	0x0800972d
 800959c:	0800972d 	.word	0x0800972d
 80095a0:	0800972d 	.word	0x0800972d
 80095a4:	0800972d 	.word	0x0800972d
 80095a8:	0800972d 	.word	0x0800972d
 80095ac:	0800972d 	.word	0x0800972d
 80095b0:	0800972d 	.word	0x0800972d
 80095b4:	080096e9 	.word	0x080096e9
 80095b8:	0800972d 	.word	0x0800972d
 80095bc:	0800972d 	.word	0x0800972d
 80095c0:	0800972d 	.word	0x0800972d
 80095c4:	08009643 	.word	0x08009643
 80095c8:	08009643 	.word	0x08009643
 80095cc:	080096e9 	.word	0x080096e9
 80095d0:	0800972d 	.word	0x0800972d
 80095d4:	0800972d 	.word	0x0800972d
 80095d8:	0800972d 	.word	0x0800972d
 80095dc:	08009643 	.word	0x08009643
	{
		case ANDROID_SENSOR_GRAVITY:
        case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
        case ANDROID_SENSOR_LINEAR_ACCELERATION:
			AUGMENTED_SENSOR_GET_6QUAT_MIN_ODR(s, lDelayInMs);
 80095e0:	2109      	movs	r1, #9
 80095e2:	68f8      	ldr	r0, [r7, #12]
 80095e4:	f000 ff47 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80095e8:	4603      	mov	r3, r0
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d007      	beq.n	80095fe <inv_icm20948_augmented_sensors_update_odr+0xc6>
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	f8b3 34de 	ldrh.w	r3, [r3, #1246]	; 0x4de
 80095f4:	8afa      	ldrh	r2, [r7, #22]
 80095f6:	4293      	cmp	r3, r2
 80095f8:	bf28      	it	cs
 80095fa:	4613      	movcs	r3, r2
 80095fc:	82fb      	strh	r3, [r7, #22]
 80095fe:	210f      	movs	r1, #15
 8009600:	68f8      	ldr	r0, [r7, #12]
 8009602:	f000 ff38 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8009606:	4603      	mov	r3, r0
 8009608:	2b00      	cmp	r3, #0
 800960a:	d007      	beq.n	800961c <inv_icm20948_augmented_sensors_update_odr+0xe4>
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	f8b3 34e0 	ldrh.w	r3, [r3, #1248]	; 0x4e0
 8009612:	8afa      	ldrh	r2, [r7, #22]
 8009614:	4293      	cmp	r3, r2
 8009616:	bf28      	it	cs
 8009618:	4613      	movcs	r3, r2
 800961a:	82fb      	strh	r3, [r7, #22]
 800961c:	210a      	movs	r1, #10
 800961e:	68f8      	ldr	r0, [r7, #12]
 8009620:	f000 ff29 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8009624:	4603      	mov	r3, r0
 8009626:	2b00      	cmp	r3, #0
 8009628:	d007      	beq.n	800963a <inv_icm20948_augmented_sensors_update_odr+0x102>
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	f8b3 34e2 	ldrh.w	r3, [r3, #1250]	; 0x4e2
 8009630:	8afa      	ldrh	r2, [r7, #22]
 8009632:	4293      	cmp	r3, r2
 8009634:	bf28      	it	cs
 8009636:	4613      	movcs	r3, r2
 8009638:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	8afa      	ldrh	r2, [r7, #22]
 800963e:	801a      	strh	r2, [r3, #0]
			break;
 8009640:	e075      	b.n	800972e <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_WAKEUP_GRAVITY:
        case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
        case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			AUGMENTED_SENSOR_GET_6QUATWU_MIN_ODR(s, lDelayInMs);
 8009642:	211d      	movs	r1, #29
 8009644:	68f8      	ldr	r0, [r7, #12]
 8009646:	f000 ff16 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800964a:	4603      	mov	r3, r0
 800964c:	2b00      	cmp	r3, #0
 800964e:	d007      	beq.n	8009660 <inv_icm20948_augmented_sensors_update_odr+0x128>
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	f8b3 34e4 	ldrh.w	r3, [r3, #1252]	; 0x4e4
 8009656:	8afa      	ldrh	r2, [r7, #22]
 8009658:	4293      	cmp	r3, r2
 800965a:	bf28      	it	cs
 800965c:	4613      	movcs	r3, r2
 800965e:	82fb      	strh	r3, [r7, #22]
 8009660:	2123      	movs	r1, #35	; 0x23
 8009662:	68f8      	ldr	r0, [r7, #12]
 8009664:	f000 ff07 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8009668:	4603      	mov	r3, r0
 800966a:	2b00      	cmp	r3, #0
 800966c:	d007      	beq.n	800967e <inv_icm20948_augmented_sensors_update_odr+0x146>
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	f8b3 34e6 	ldrh.w	r3, [r3, #1254]	; 0x4e6
 8009674:	8afa      	ldrh	r2, [r7, #22]
 8009676:	4293      	cmp	r3, r2
 8009678:	bf28      	it	cs
 800967a:	4613      	movcs	r3, r2
 800967c:	82fb      	strh	r3, [r7, #22]
 800967e:	211e      	movs	r1, #30
 8009680:	68f8      	ldr	r0, [r7, #12]
 8009682:	f000 fef8 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8009686:	4603      	mov	r3, r0
 8009688:	2b00      	cmp	r3, #0
 800968a:	d007      	beq.n	800969c <inv_icm20948_augmented_sensors_update_odr+0x164>
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	f8b3 34e8 	ldrh.w	r3, [r3, #1256]	; 0x4e8
 8009692:	8afa      	ldrh	r2, [r7, #22]
 8009694:	4293      	cmp	r3, r2
 8009696:	bf28      	it	cs
 8009698:	4613      	movcs	r3, r2
 800969a:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	8afa      	ldrh	r2, [r7, #22]
 80096a0:	801a      	strh	r2, [r3, #0]
			break;
 80096a2:	e044      	b.n	800972e <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_ORIENTATION:
        case ANDROID_SENSOR_ROTATION_VECTOR:
			AUGMENTED_SENSOR_GET_9QUAT_MIN_ODR(s, lDelayInMs);
 80096a4:	2103      	movs	r1, #3
 80096a6:	68f8      	ldr	r0, [r7, #12]
 80096a8:	f000 fee5 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80096ac:	4603      	mov	r3, r0
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d007      	beq.n	80096c2 <inv_icm20948_augmented_sensors_update_odr+0x18a>
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	f8b3 34ec 	ldrh.w	r3, [r3, #1260]	; 0x4ec
 80096b8:	8afa      	ldrh	r2, [r7, #22]
 80096ba:	4293      	cmp	r3, r2
 80096bc:	bf28      	it	cs
 80096be:	4613      	movcs	r3, r2
 80096c0:	82fb      	strh	r3, [r7, #22]
 80096c2:	210b      	movs	r1, #11
 80096c4:	68f8      	ldr	r0, [r7, #12]
 80096c6:	f000 fed6 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80096ca:	4603      	mov	r3, r0
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d007      	beq.n	80096e0 <inv_icm20948_augmented_sensors_update_odr+0x1a8>
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	f8b3 34ea 	ldrh.w	r3, [r3, #1258]	; 0x4ea
 80096d6:	8afa      	ldrh	r2, [r7, #22]
 80096d8:	4293      	cmp	r3, r2
 80096da:	bf28      	it	cs
 80096dc:	4613      	movcs	r3, r2
 80096de:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	8afa      	ldrh	r2, [r7, #22]
 80096e4:	801a      	strh	r2, [r3, #0]
			break;
 80096e6:	e022      	b.n	800972e <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		case ANDROID_SENSOR_WAKEUP_ORIENTATION:
        case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			AUGMENTED_SENSOR_GET_9QUATWU_MIN_ODR(s, lDelayInMs);
 80096e8:	2119      	movs	r1, #25
 80096ea:	68f8      	ldr	r0, [r7, #12]
 80096ec:	f000 fec3 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80096f0:	4603      	mov	r3, r0
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d007      	beq.n	8009706 <inv_icm20948_augmented_sensors_update_odr+0x1ce>
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	f8b3 34f0 	ldrh.w	r3, [r3, #1264]	; 0x4f0
 80096fc:	8afa      	ldrh	r2, [r7, #22]
 80096fe:	4293      	cmp	r3, r2
 8009700:	bf28      	it	cs
 8009702:	4613      	movcs	r3, r2
 8009704:	82fb      	strh	r3, [r7, #22]
 8009706:	211f      	movs	r1, #31
 8009708:	68f8      	ldr	r0, [r7, #12]
 800970a:	f000 feb4 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800970e:	4603      	mov	r3, r0
 8009710:	2b00      	cmp	r3, #0
 8009712:	d007      	beq.n	8009724 <inv_icm20948_augmented_sensors_update_odr+0x1ec>
 8009714:	68fb      	ldr	r3, [r7, #12]
 8009716:	f8b3 34ee 	ldrh.w	r3, [r3, #1262]	; 0x4ee
 800971a:	8afa      	ldrh	r2, [r7, #22]
 800971c:	4293      	cmp	r3, r2
 800971e:	bf28      	it	cs
 8009720:	4613      	movcs	r3, r2
 8009722:	82fb      	strh	r3, [r7, #22]
			*updatedDelayPtr = lDelayInMs;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	8afa      	ldrh	r2, [r7, #22]
 8009728:	801a      	strh	r2, [r3, #0]
			break;
 800972a:	e000      	b.n	800972e <inv_icm20948_augmented_sensors_update_odr+0x1f6>
		default :
			break;
 800972c:	bf00      	nop
	}

}
 800972e:	bf00      	nop
 8009730:	3718      	adds	r7, #24
 8009732:	46bd      	mov	sp, r7
 8009734:	bd80      	pop	{r7, pc}
 8009736:	bf00      	nop

08009738 <inv_icm20948_register_aux_compass>:
static const short AK09916_ST_Lower[3] = {-200, -200, -1000};
static const short AK09916_ST_Upper[3] = {200, 200, -200};

void inv_icm20948_register_aux_compass(struct inv_icm20948 * s,
		enum inv_icm20948_compass_id compass_id, uint8_t compass_i2c_addr)
{
 8009738:	b480      	push	{r7}
 800973a:	b083      	sub	sp, #12
 800973c:	af00      	add	r7, sp, #0
 800973e:	6078      	str	r0, [r7, #4]
 8009740:	460b      	mov	r3, r1
 8009742:	70fb      	strb	r3, [r7, #3]
 8009744:	4613      	mov	r3, r2
 8009746:	70bb      	strb	r3, [r7, #2]
	switch(compass_id) {
 8009748:	78fb      	ldrb	r3, [r7, #3]
 800974a:	2b03      	cmp	r3, #3
 800974c:	d118      	bne.n	8009780 <inv_icm20948_register_aux_compass+0x48>
		s->mounting_matrix_secondary_compass[4] = 1;
		s->mounting_matrix_secondary_compass[8] = 1;
		break;
#endif
	case INV_ICM20948_COMPASS_ID_AK09916:
		s->secondary_state.compass_slave_id = HW_AK09916;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	2225      	movs	r2, #37	; 0x25
 8009752:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
		s->secondary_state.compass_chip_addr = compass_i2c_addr;
 8009756:	78ba      	ldrb	r2, [r7, #2]
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		s->secondary_state.compass_state = INV_ICM20948_COMPASS_INITED;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	2201      	movs	r2, #1
 8009762:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
		/* initialise mounting matrix of compass to identity akm9916 */
		s->mounting_matrix_secondary_compass[0] = 1 ;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2201      	movs	r2, #1
 800976a:	f883 227d 	strb.w	r2, [r3, #637]	; 0x27d
		s->mounting_matrix_secondary_compass[4] = -1;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	22ff      	movs	r2, #255	; 0xff
 8009772:	f883 2281 	strb.w	r2, [r3, #641]	; 0x281
		s->mounting_matrix_secondary_compass[8] = -1;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	22ff      	movs	r2, #255	; 0xff
 800977a:	f883 2285 	strb.w	r2, [r3, #645]	; 0x285
		break;
 800977e:	e00c      	b.n	800979a <inv_icm20948_register_aux_compass+0x62>
	default:
		s->secondary_state.compass_slave_id  = 0;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	2200      	movs	r2, #0
 8009784:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
		s->secondary_state.compass_chip_addr = 0;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	2200      	movs	r2, #0
 800978c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		s->secondary_state.compass_state = INV_ICM20948_COMPASS_RESET;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2200      	movs	r2, #0
 8009794:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
	}
}
 8009798:	bf00      	nop
 800979a:	bf00      	nop
 800979c:	370c      	adds	r7, #12
 800979e:	46bd      	mov	sp, r7
 80097a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a4:	4770      	bx	lr
	...

080097a8 <inv_icm20948_setup_compass_akm>:

/*
 *  inv_icm20948_setup_compass_akm() - Configure akm series compass.
 */
int inv_icm20948_setup_compass_akm(struct inv_icm20948 * s)
{
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b086      	sub	sp, #24
 80097ac:	af02      	add	r7, sp, #8
 80097ae:	6078      	str	r0, [r7, #4]
	unsigned char data[4];
#if (MEMS_CHIP != HW_ICM20948)
	uint8_t sens, cmd;
#endif
	//reset variable to initial values
	memset(s->secondary_state.final_matrix, 0, sizeof(s->secondary_state.final_matrix));
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	3350      	adds	r3, #80	; 0x50
 80097b4:	2224      	movs	r2, #36	; 0x24
 80097b6:	2100      	movs	r1, #0
 80097b8:	4618      	mov	r0, r3
 80097ba:	f00c fa87 	bl	8015ccc <memset>
	memset(s->secondary_state.compass_sens, 0, sizeof(s->secondary_state.compass_sens));
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	334d      	adds	r3, #77	; 0x4d
 80097c2:	2203      	movs	r2, #3
 80097c4:	2100      	movs	r1, #0
 80097c6:	4618      	mov	r0, r3
 80097c8:	f00c fa80 	bl	8015ccc <memset>
	s->secondary_state.scale = 0;
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	2200      	movs	r2, #0
 80097d0:	67da      	str	r2, [r3, #124]	; 0x7c
	s->secondary_state.dmp_on = 1;
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	2201      	movs	r2, #1
 80097d6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
	s->secondary_state.secondary_resume_compass_state = 0;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	2200      	movs	r2, #0
 80097de:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
	
	/* Read WHOAMI through I2C SLV for compass */
	result = inv_icm20948_execute_read_secondary(s, COMPASS_I2C_SLV_READ, s->secondary_state.compass_chip_addr, REG_AKM_ID, 1, data);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80097e8:	b2da      	uxtb	r2, r3
 80097ea:	f107 0308 	add.w	r3, r7, #8
 80097ee:	9301      	str	r3, [sp, #4]
 80097f0:	2301      	movs	r3, #1
 80097f2:	9300      	str	r3, [sp, #0]
 80097f4:	2300      	movs	r3, #0
 80097f6:	2100      	movs	r1, #0
 80097f8:	6878      	ldr	r0, [r7, #4]
 80097fa:	f000 fcfb 	bl	800a1f4 <inv_icm20948_execute_read_secondary>
 80097fe:	60f8      	str	r0, [r7, #12]
	if (result) {
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d001      	beq.n	800980a <inv_icm20948_setup_compass_akm+0x62>
        // inv_log("Read secondary error: Compass.\r\n");
		return result;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	e03c      	b.n	8009884 <inv_icm20948_setup_compass_akm+0xdc>
    }
	if (data[0] != DATA_AKM_ID) {
 800980a:	7a3b      	ldrb	r3, [r7, #8]
 800980c:	2b48      	cmp	r3, #72	; 0x48
 800980e:	d002      	beq.n	8009816 <inv_icm20948_setup_compass_akm+0x6e>
        // inv_log("Compass not found!!\r\n");
		return -1;
 8009810:	f04f 33ff 	mov.w	r3, #4294967295
 8009814:	e036      	b.n	8009884 <inv_icm20948_setup_compass_akm+0xdc>
    }
    // inv_log("Compass found.\r\n");

	/* setup upper and lower limit of self-test */
#if (MEMS_CHIP == HW_ICM20948)
	s->secondary_state.st_upper = AK09916_ST_Upper;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	4a1c      	ldr	r2, [pc, #112]	; (800988c <inv_icm20948_setup_compass_akm+0xe4>)
 800981a:	675a      	str	r2, [r3, #116]	; 0x74
	s->secondary_state.st_lower = AK09916_ST_Lower;
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	4a1c      	ldr	r2, [pc, #112]	; (8009890 <inv_icm20948_setup_compass_akm+0xe8>)
 8009820:	679a      	str	r2, [r3, #120]	; 0x78
#endif
	

#if (MEMS_CHIP == HW_ICM20948)
	/* Read conf and configure compass through I2C SLV for compass and subsequent channel */
	s->secondary_state.mode_reg_addr = REG_AK09916_CNTL2;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2231      	movs	r2, #49	; 0x31
 8009826:	f883 2082 	strb.w	r2, [r3, #130]	; 0x82
	// no sensitivity adjustment value
	s->secondary_state.compass_sens[0] = 128;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	2280      	movs	r2, #128	; 0x80
 800982e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
	s->secondary_state.compass_sens[1] = 128;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	2280      	movs	r2, #128	; 0x80
 8009836:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
	s->secondary_state.compass_sens[2] = 128;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2280      	movs	r2, #128	; 0x80
 800983e:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
		if (result)
			return result;
	}
#endif
	/* Set compass in power down through I2C SLV for compass */
	result = inv_icm20948_execute_write_secondary(s, COMPASS_I2C_SLV_WRITE, s->secondary_state.compass_chip_addr, s->secondary_state.mode_reg_addr, DATA_AKM_MODE_PD);
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009848:	b2da      	uxtb	r2, r3
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8009850:	4619      	mov	r1, r3
 8009852:	2300      	movs	r3, #0
 8009854:	9300      	str	r3, [sp, #0]
 8009856:	460b      	mov	r3, r1
 8009858:	2101      	movs	r1, #1
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f000 fd67 	bl	800a32e <inv_icm20948_execute_write_secondary>
 8009860:	60f8      	str	r0, [r7, #12]
	if (result)
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d001      	beq.n	800986c <inv_icm20948_setup_compass_akm+0xc4>
		return result;
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	e00b      	b.n	8009884 <inv_icm20948_setup_compass_akm+0xdc>
    
	s->secondary_state.secondary_resume_compass_state = 1;
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	2201      	movs	r2, #1
 8009870:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
	s->secondary_state.compass_state = INV_ICM20948_COMPASS_SETUP;
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	2202      	movs	r2, #2
 8009878:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
	return inv_icm20948_suspend_akm(s);
 800987c:	6878      	ldr	r0, [r7, #4]
 800987e:	f000 f99c 	bl	8009bba <inv_icm20948_suspend_akm>
 8009882:	4603      	mov	r3, r0
}
 8009884:	4618      	mov	r0, r3
 8009886:	3710      	adds	r7, #16
 8009888:	46bd      	mov	sp, r7
 800988a:	bd80      	pop	{r7, pc}
 800988c:	08022070 	.word	0x08022070
 8009890:	08022068 	.word	0x08022068

08009894 <inv_icm20948_check_akm_self_test>:

int inv_icm20948_check_akm_self_test(struct inv_icm20948 * s)
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b090      	sub	sp, #64	; 0x40
 8009898:	af02      	add	r7, sp, #8
 800989a:	6078      	str	r0, [r7, #4]
	unsigned char slv_ctrl[2];
	unsigned char odr_cfg;
#if (MEMS_CHIP != HW_ICM20948)
	unsigned char cntl;
#endif
	addr = s->secondary_state.compass_chip_addr;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80098a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	sens = s->secondary_state.compass_sens;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	334d      	adds	r3, #77	; 0x4d
 80098aa:	627b      	str	r3, [r7, #36]	; 0x24

	/* back up registers */
	/* SLV0_CTRL */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_SLV0_CTRL, 1, &slv_ctrl[0]);
 80098ac:	f107 0310 	add.w	r3, r7, #16
 80098b0:	2201      	movs	r2, #1
 80098b2:	f240 1185 	movw	r1, #389	; 0x185
 80098b6:	6878      	ldr	r0, [r7, #4]
 80098b8:	f00a f8a0 	bl	80139fc <inv_icm20948_read_mems_reg>
 80098bc:	6378      	str	r0, [r7, #52]	; 0x34
	if (result)
 80098be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d001      	beq.n	80098c8 <inv_icm20948_check_akm_self_test+0x34>
		return result;
 80098c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098c6:	e174      	b.n	8009bb2 <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_SLV0_CTRL, 0);
 80098c8:	2200      	movs	r2, #0
 80098ca:	f240 1185 	movw	r1, #389	; 0x185
 80098ce:	6878      	ldr	r0, [r7, #4]
 80098d0:	f00a f838 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 80098d4:	6378      	str	r0, [r7, #52]	; 0x34
	if (result)
 80098d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d001      	beq.n	80098e0 <inv_icm20948_check_akm_self_test+0x4c>
		return result;
 80098dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098de:	e168      	b.n	8009bb2 <inv_icm20948_check_akm_self_test+0x31e>
	/* SLV1_CTRL */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_SLV1_CTRL, 1, &slv_ctrl[1]);
 80098e0:	f107 0310 	add.w	r3, r7, #16
 80098e4:	3301      	adds	r3, #1
 80098e6:	2201      	movs	r2, #1
 80098e8:	f240 1189 	movw	r1, #393	; 0x189
 80098ec:	6878      	ldr	r0, [r7, #4]
 80098ee:	f00a f885 	bl	80139fc <inv_icm20948_read_mems_reg>
 80098f2:	6378      	str	r0, [r7, #52]	; 0x34
	if (result)
 80098f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d001      	beq.n	80098fe <inv_icm20948_check_akm_self_test+0x6a>
		return result;
 80098fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098fc:	e159      	b.n	8009bb2 <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_SLV1_CTRL, 0);
 80098fe:	2200      	movs	r2, #0
 8009900:	f240 1189 	movw	r1, #393	; 0x189
 8009904:	6878      	ldr	r0, [r7, #4]
 8009906:	f00a f81d 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 800990a:	6378      	str	r0, [r7, #52]	; 0x34
	if (result)
 800990c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800990e:	2b00      	cmp	r3, #0
 8009910:	d001      	beq.n	8009916 <inv_icm20948_check_akm_self_test+0x82>
		return result;
 8009912:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009914:	e14d      	b.n	8009bb2 <inv_icm20948_check_akm_self_test+0x31e>
	/* I2C_MST ODR */
	result = inv_icm20948_read_mems_reg(s, REG_I2C_MST_ODR_CONFIG, 1, &odr_cfg);
 8009916:	f107 030f 	add.w	r3, r7, #15
 800991a:	2201      	movs	r2, #1
 800991c:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8009920:	6878      	ldr	r0, [r7, #4]
 8009922:	f00a f86b 	bl	80139fc <inv_icm20948_read_mems_reg>
 8009926:	6378      	str	r0, [r7, #52]	; 0x34
	if (result)
 8009928:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800992a:	2b00      	cmp	r3, #0
 800992c:	d001      	beq.n	8009932 <inv_icm20948_check_akm_self_test+0x9e>
		return result;
 800992e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009930:	e13f      	b.n	8009bb2 <inv_icm20948_check_akm_self_test+0x31e>
	result = inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, 0);
 8009932:	2200      	movs	r2, #0
 8009934:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8009938:	6878      	ldr	r0, [r7, #4]
 800993a:	f00a f803 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 800993e:	6378      	str	r0, [r7, #52]	; 0x34
	if (result)
 8009940:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009942:	2b00      	cmp	r3, #0
 8009944:	d001      	beq.n	800994a <inv_icm20948_check_akm_self_test+0xb6>
		return result;
 8009946:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009948:	e133      	b.n	8009bb2 <inv_icm20948_check_akm_self_test+0x31e>

#if (MEMS_CHIP == HW_ICM20948)
	mode = REG_AK09916_CNTL2;
 800994a:	2331      	movs	r3, #49	; 0x31
 800994c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		mode = REG_AK09916_CNTL2;
	else
		mode = REG_AKM_MODE;
#endif
	/* set to power down mode */
	result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AKM_MODE_PD);
 8009950:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009954:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8009958:	2100      	movs	r1, #0
 800995a:	9100      	str	r1, [sp, #0]
 800995c:	2100      	movs	r1, #0
 800995e:	6878      	ldr	r0, [r7, #4]
 8009960:	f000 fce5 	bl	800a32e <inv_icm20948_execute_write_secondary>
 8009964:	6378      	str	r0, [r7, #52]	; 0x34
	if (result)
 8009966:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009968:	2b00      	cmp	r3, #0
 800996a:	f040 80e8 	bne.w	8009b3e <inv_icm20948_check_akm_self_test+0x2aa>
		goto AKM_fail;
		
	/* write 1 to ASTC register */
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 800996e:	687b      	ldr	r3, [r7, #4]
 8009970:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009974:	2b23      	cmp	r3, #35	; 0x23
 8009976:	d012      	beq.n	800999e <inv_icm20948_check_akm_self_test+0x10a>
		(HW_AK09912 != s->secondary_state.compass_slave_id)) {
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 800997e:	2b24      	cmp	r3, #36	; 0x24
 8009980:	d00d      	beq.n	800999e <inv_icm20948_check_akm_self_test+0x10a>
		result = inv_icm20948_execute_write_secondary(s, 0, addr, REG_AKM_ST_CTRL, DATA_AKM_SELF_TEST);
 8009982:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8009986:	2340      	movs	r3, #64	; 0x40
 8009988:	9300      	str	r3, [sp, #0]
 800998a:	230c      	movs	r3, #12
 800998c:	2100      	movs	r1, #0
 800998e:	6878      	ldr	r0, [r7, #4]
 8009990:	f000 fccd 	bl	800a32e <inv_icm20948_execute_write_secondary>
 8009994:	6378      	str	r0, [r7, #52]	; 0x34
		if (result)
 8009996:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009998:	2b00      	cmp	r3, #0
 800999a:	f040 80d2 	bne.w	8009b42 <inv_icm20948_check_akm_self_test+0x2ae>
			goto AKM_fail;
	}
#if (MEMS_CHIP == HW_ICM20948)
	result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AK09916_MODE_ST);
 800999e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80099a2:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80099a6:	2110      	movs	r1, #16
 80099a8:	9100      	str	r1, [sp, #0]
 80099aa:	2100      	movs	r1, #0
 80099ac:	6878      	ldr	r0, [r7, #4]
 80099ae:	f000 fcbe 	bl	800a32e <inv_icm20948_execute_write_secondary>
 80099b2:	6378      	str	r0, [r7, #52]	; 0x34
	else if (HW_AK09916 == s->secondary_state.compass_slave_id)
		result = inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AK09916_MODE_ST);
	else
		result = inv_icm20948_execute_write_secondary(s, 0, addr, mode,	DATA_AKM_MODE_ST);
#endif
	if (result)
 80099b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	f040 80c5 	bne.w	8009b46 <inv_icm20948_check_akm_self_test+0x2b2>
		goto AKM_fail;
	counter = DEF_ST_COMPASS_TRY_TIMES;
 80099bc:	230a      	movs	r3, #10
 80099be:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	while (counter > 0) {
 80099c2:	e022      	b.n	8009a0a <inv_icm20948_check_akm_self_test+0x176>
//		usleep_range(DEF_ST_COMPASS_WAIT_MIN, DEF_ST_COMPASS_WAIT_MAX);
        inv_icm20948_sleep_us(15000);
 80099c4:	f643 2098 	movw	r0, #15000	; 0x3a98
 80099c8:	f00a ff30 	bl	801482c <inv_icm20948_sleep_us>

#if (MEMS_CHIP == HW_ICM20948)
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_STATUS1, 1, data);
 80099cc:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 80099d0:	f107 0314 	add.w	r3, r7, #20
 80099d4:	9301      	str	r3, [sp, #4]
 80099d6:	2301      	movs	r3, #1
 80099d8:	9300      	str	r3, [sp, #0]
 80099da:	2310      	movs	r3, #16
 80099dc:	2100      	movs	r1, #0
 80099de:	6878      	ldr	r0, [r7, #4]
 80099e0:	f000 fc08 	bl	800a1f4 <inv_icm20948_execute_read_secondary>
 80099e4:	6378      	str	r0, [r7, #52]	; 0x34
		else if (HW_AK09916 == s->secondary_state.compass_slave_id)
			result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_STATUS1, 1, data);
		else
			result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AKM_STATUS, 1, data);
#endif
		if (result)
 80099e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80099e8:	2b00      	cmp	r3, #0
 80099ea:	f040 80ae 	bne.w	8009b4a <inv_icm20948_check_akm_self_test+0x2b6>
			goto AKM_fail;
		if ((data[0] & DATA_AKM_DRDY) == 0)
 80099ee:	7d3b      	ldrb	r3, [r7, #20]
 80099f0:	f003 0301 	and.w	r3, r3, #1
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d105      	bne.n	8009a04 <inv_icm20948_check_akm_self_test+0x170>
			counter--;
 80099f8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80099fc:	3b01      	subs	r3, #1
 80099fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8009a02:	e002      	b.n	8009a0a <inv_icm20948_check_akm_self_test+0x176>
		else
			counter = 0;
 8009a04:	2300      	movs	r3, #0
 8009a06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	while (counter > 0) {
 8009a0a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d1d8      	bne.n	80099c4 <inv_icm20948_check_akm_self_test+0x130>
	}
	if ((data[0] & DATA_AKM_DRDY) == 0) {
 8009a12:	7d3b      	ldrb	r3, [r7, #20]
 8009a14:	f003 0301 	and.w	r3, r3, #1
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d103      	bne.n	8009a24 <inv_icm20948_check_akm_self_test+0x190>
		result = -1;
 8009a1c:	f04f 33ff 	mov.w	r3, #4294967295
 8009a20:	637b      	str	r3, [r7, #52]	; 0x34
		goto AKM_fail;
 8009a22:	e09b      	b.n	8009b5c <inv_icm20948_check_akm_self_test+0x2c8>
	}
#if (MEMS_CHIP == HW_ICM20948)
	result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_MEASURE_DATA, BYTES_PER_SENSOR, data);
 8009a24:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8009a28:	f107 0314 	add.w	r3, r7, #20
 8009a2c:	9301      	str	r3, [sp, #4]
 8009a2e:	2306      	movs	r3, #6
 8009a30:	9300      	str	r3, [sp, #0]
 8009a32:	2311      	movs	r3, #17
 8009a34:	2100      	movs	r1, #0
 8009a36:	6878      	ldr	r0, [r7, #4]
 8009a38:	f000 fbdc 	bl	800a1f4 <inv_icm20948_execute_read_secondary>
 8009a3c:	6378      	str	r0, [r7, #52]	; 0x34
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AK09916_MEASURE_DATA, BYTES_PER_SENSOR, data);
	} else {
		result = inv_icm20948_execute_read_secondary(s, 0, addr, REG_AKM_MEASURE_DATA, BYTES_PER_SENSOR, data);
	}
#endif
	if (result)
 8009a3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	f040 8084 	bne.w	8009b4e <inv_icm20948_check_akm_self_test+0x2ba>
		goto AKM_fail;

    x = ((short)data[1])<<8|data[0];
 8009a46:	7d7b      	ldrb	r3, [r7, #21]
 8009a48:	021b      	lsls	r3, r3, #8
 8009a4a:	b21a      	sxth	r2, r3
 8009a4c:	7d3b      	ldrb	r3, [r7, #20]
 8009a4e:	b21b      	sxth	r3, r3
 8009a50:	4313      	orrs	r3, r2
 8009a52:	843b      	strh	r3, [r7, #32]
    y = ((short)data[3])<<8|data[2];
 8009a54:	7dfb      	ldrb	r3, [r7, #23]
 8009a56:	021b      	lsls	r3, r3, #8
 8009a58:	b21a      	sxth	r2, r3
 8009a5a:	7dbb      	ldrb	r3, [r7, #22]
 8009a5c:	b21b      	sxth	r3, r3
 8009a5e:	4313      	orrs	r3, r2
 8009a60:	83fb      	strh	r3, [r7, #30]
    z = ((short)data[5])<<8|data[4];
 8009a62:	7e7b      	ldrb	r3, [r7, #25]
 8009a64:	021b      	lsls	r3, r3, #8
 8009a66:	b21a      	sxth	r2, r3
 8009a68:	7e3b      	ldrb	r3, [r7, #24]
 8009a6a:	b21b      	sxth	r3, r3
 8009a6c:	4313      	orrs	r3, r2
 8009a6e:	83bb      	strh	r3, [r7, #28]
    
	if (HW_AK09911 == s->secondary_state.compass_slave_id)
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009a76:	2b23      	cmp	r3, #35	; 0x23
 8009a78:	d102      	bne.n	8009a80 <inv_icm20948_check_akm_self_test+0x1ec>
		shift = 7;
 8009a7a:	2307      	movs	r3, #7
 8009a7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009a7e:	e001      	b.n	8009a84 <inv_icm20948_check_akm_self_test+0x1f0>
	else
		shift = 8;
 8009a80:	2308      	movs	r3, #8
 8009a82:	62fb      	str	r3, [r7, #44]	; 0x2c
	x = ((x * (sens[0] + 128)) >> shift);
 8009a84:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8009a88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a8a:	7812      	ldrb	r2, [r2, #0]
 8009a8c:	3280      	adds	r2, #128	; 0x80
 8009a8e:	fb03 f202 	mul.w	r2, r3, r2
 8009a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a94:	fa42 f303 	asr.w	r3, r2, r3
 8009a98:	843b      	strh	r3, [r7, #32]
	y = ((y * (sens[1] + 128)) >> shift);
 8009a9a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8009a9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009aa0:	3201      	adds	r2, #1
 8009aa2:	7812      	ldrb	r2, [r2, #0]
 8009aa4:	3280      	adds	r2, #128	; 0x80
 8009aa6:	fb03 f202 	mul.w	r2, r3, r2
 8009aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009aac:	fa42 f303 	asr.w	r3, r2, r3
 8009ab0:	83fb      	strh	r3, [r7, #30]
	z = ((z * (sens[2] + 128)) >> shift);
 8009ab2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8009ab6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ab8:	3202      	adds	r2, #2
 8009aba:	7812      	ldrb	r2, [r2, #0]
 8009abc:	3280      	adds	r2, #128	; 0x80
 8009abe:	fb03 f202 	mul.w	r2, r3, r2
 8009ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ac4:	fa42 f303 	asr.w	r3, r2, r3
 8009ac8:	83bb      	strh	r3, [r7, #28]
			z <<= DEF_ST_COMPASS_8963_SHIFT;
		}
	}
#endif

	result = -1;
 8009aca:	f04f 33ff 	mov.w	r3, #4294967295
 8009ace:	637b      	str	r3, [r7, #52]	; 0x34
	if (x > s->secondary_state.st_upper[0] || x < s->secondary_state.st_lower[0])
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009ad4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009ad8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8009adc:	429a      	cmp	r2, r3
 8009ade:	dc38      	bgt.n	8009b52 <inv_icm20948_check_akm_self_test+0x2be>
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009ae4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009ae8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8009aec:	429a      	cmp	r2, r3
 8009aee:	db30      	blt.n	8009b52 <inv_icm20948_check_akm_self_test+0x2be>
		goto AKM_fail;
	if (y > s->secondary_state.st_upper[1] || y < s->secondary_state.st_lower[1])
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009af4:	3302      	adds	r3, #2
 8009af6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009afa:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8009afe:	429a      	cmp	r2, r3
 8009b00:	dc29      	bgt.n	8009b56 <inv_icm20948_check_akm_self_test+0x2c2>
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009b06:	3302      	adds	r3, #2
 8009b08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009b0c:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8009b10:	429a      	cmp	r2, r3
 8009b12:	db20      	blt.n	8009b56 <inv_icm20948_check_akm_self_test+0x2c2>
		goto AKM_fail;
	if (z > s->secondary_state.st_upper[2] || z < s->secondary_state.st_lower[2])
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009b18:	3304      	adds	r3, #4
 8009b1a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009b1e:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8009b22:	429a      	cmp	r2, r3
 8009b24:	dc19      	bgt.n	8009b5a <inv_icm20948_check_akm_self_test+0x2c6>
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009b2a:	3304      	adds	r3, #4
 8009b2c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009b30:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8009b34:	429a      	cmp	r2, r3
 8009b36:	db10      	blt.n	8009b5a <inv_icm20948_check_akm_self_test+0x2c6>
		goto AKM_fail;
	result = 0;
 8009b38:	2300      	movs	r3, #0
 8009b3a:	637b      	str	r3, [r7, #52]	; 0x34
 8009b3c:	e00e      	b.n	8009b5c <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 8009b3e:	bf00      	nop
 8009b40:	e00c      	b.n	8009b5c <inv_icm20948_check_akm_self_test+0x2c8>
			goto AKM_fail;
 8009b42:	bf00      	nop
 8009b44:	e00a      	b.n	8009b5c <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 8009b46:	bf00      	nop
 8009b48:	e008      	b.n	8009b5c <inv_icm20948_check_akm_self_test+0x2c8>
			goto AKM_fail;
 8009b4a:	bf00      	nop
 8009b4c:	e006      	b.n	8009b5c <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 8009b4e:	bf00      	nop
 8009b50:	e004      	b.n	8009b5c <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 8009b52:	bf00      	nop
 8009b54:	e002      	b.n	8009b5c <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 8009b56:	bf00      	nop
 8009b58:	e000      	b.n	8009b5c <inv_icm20948_check_akm_self_test+0x2c8>
		goto AKM_fail;
 8009b5a:	bf00      	nop
AKM_fail:
	/*write 0 to ASTC register */
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b62:	2b23      	cmp	r3, #35	; 0x23
 8009b64:	d016      	beq.n	8009b94 <inv_icm20948_check_akm_self_test+0x300>
		(HW_AK09912 != s->secondary_state.compass_slave_id) &&
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
	if ((HW_AK09911 != s->secondary_state.compass_slave_id) &&
 8009b6c:	2b24      	cmp	r3, #36	; 0x24
 8009b6e:	d011      	beq.n	8009b94 <inv_icm20948_check_akm_self_test+0x300>
		(HW_AK09916 != s->secondary_state.compass_slave_id)) {
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
		(HW_AK09912 != s->secondary_state.compass_slave_id) &&
 8009b76:	2b25      	cmp	r3, #37	; 0x25
 8009b78:	d00c      	beq.n	8009b94 <inv_icm20948_check_akm_self_test+0x300>
		result |= inv_icm20948_execute_write_secondary(s, 0, addr, REG_AKM_ST_CTRL, 0);
 8009b7a:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8009b7e:	2300      	movs	r3, #0
 8009b80:	9300      	str	r3, [sp, #0]
 8009b82:	230c      	movs	r3, #12
 8009b84:	2100      	movs	r1, #0
 8009b86:	6878      	ldr	r0, [r7, #4]
 8009b88:	f000 fbd1 	bl	800a32e <inv_icm20948_execute_write_secondary>
 8009b8c:	4602      	mov	r2, r0
 8009b8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b90:	4313      	orrs	r3, r2
 8009b92:	637b      	str	r3, [r7, #52]	; 0x34
	}
	/*set to power down mode */
	result |= inv_icm20948_execute_write_secondary(s, 0, addr, mode, DATA_AKM_MODE_PD);
 8009b94:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009b98:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8009b9c:	2100      	movs	r1, #0
 8009b9e:	9100      	str	r1, [sp, #0]
 8009ba0:	2100      	movs	r1, #0
 8009ba2:	6878      	ldr	r0, [r7, #4]
 8009ba4:	f000 fbc3 	bl	800a32e <inv_icm20948_execute_write_secondary>
 8009ba8:	4602      	mov	r2, r0
 8009baa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009bac:	4313      	orrs	r3, r2
 8009bae:	637b      	str	r3, [r7, #52]	; 0x34

    return result;
 8009bb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3738      	adds	r7, #56	; 0x38
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}

08009bba <inv_icm20948_suspend_akm>:
#endif
	return 0;
}

int inv_icm20948_suspend_akm(struct inv_icm20948 * s)
{
 8009bba:	b580      	push	{r7, lr}
 8009bbc:	b084      	sub	sp, #16
 8009bbe:	af00      	add	r7, sp, #0
 8009bc0:	6078      	str	r0, [r7, #4]
	int result;
    
	if (!s->secondary_state.secondary_resume_compass_state)
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d101      	bne.n	8009bd0 <inv_icm20948_suspend_akm+0x16>
		return 0;
 8009bcc:	2300      	movs	r3, #0
 8009bce:	e01d      	b.n	8009c0c <inv_icm20948_suspend_akm+0x52>
    
	/* slave 0 is disabled */
	result = inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_READ);
 8009bd0:	2100      	movs	r1, #0
 8009bd2:	6878      	ldr	r0, [r7, #4]
 8009bd4:	f000 fbe3 	bl	800a39e <inv_icm20948_secondary_stop_channel>
 8009bd8:	60f8      	str	r0, [r7, #12]
	/* slave 1 is disabled */
	result |= inv_icm20948_secondary_stop_channel(s, COMPASS_I2C_SLV_WRITE);
 8009bda:	2101      	movs	r1, #1
 8009bdc:	6878      	ldr	r0, [r7, #4]
 8009bde:	f000 fbde 	bl	800a39e <inv_icm20948_secondary_stop_channel>
 8009be2:	4602      	mov	r2, r0
 8009be4:	68fb      	ldr	r3, [r7, #12]
 8009be6:	4313      	orrs	r3, r2
 8009be8:	60fb      	str	r3, [r7, #12]
	if (result)
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d001      	beq.n	8009bf4 <inv_icm20948_suspend_akm+0x3a>
		return result;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	e00b      	b.n	8009c0c <inv_icm20948_suspend_akm+0x52>
	
	// Switch off I2C Interface as compass is alone
	result |= inv_icm20948_secondary_disable_i2c(s);
 8009bf4:	6878      	ldr	r0, [r7, #4]
 8009bf6:	f000 fbfe 	bl	800a3f6 <inv_icm20948_secondary_disable_i2c>
 8009bfa:	4602      	mov	r2, r0
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	4313      	orrs	r3, r2
 8009c00:	60fb      	str	r3, [r7, #12]
	
	s->secondary_state.secondary_resume_compass_state = 0;
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	2200      	movs	r2, #0
 8009c06:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    
	return result;
 8009c0a:	68fb      	ldr	r3, [r7, #12]
}
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	3710      	adds	r7, #16
 8009c10:	46bd      	mov	sp, r7
 8009c12:	bd80      	pop	{r7, pc}

08009c14 <inv_icm20948_resume_akm>:

int inv_icm20948_resume_akm(struct inv_icm20948 * s)
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b088      	sub	sp, #32
 8009c18:	af02      	add	r7, sp, #8
 8009c1a:	6078      	str	r0, [r7, #4]
	int result;
	uint8_t reg_addr, bytes;
    unsigned char lDataToWrite;
    
	if (s->secondary_state.secondary_resume_compass_state)
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d001      	beq.n	8009c2a <inv_icm20948_resume_akm+0x16>
		return 0;
 8009c26:	2300      	movs	r3, #0
 8009c28:	e044      	b.n	8009cb4 <inv_icm20948_resume_akm+0xa0>
    
	/* slave 0 is used to read data from compass */
	/*read mode */
#if (MEMS_CHIP == HW_ICM20948)
	if (s->secondary_state.dmp_on) {
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d004      	beq.n	8009c3e <inv_icm20948_resume_akm+0x2a>
		reg_addr = REG_AK09916_DMP_READ;
 8009c34:	2303      	movs	r3, #3
 8009c36:	75fb      	strb	r3, [r7, #23]
		bytes = DATA_AKM_99_BYTES_DMP;
 8009c38:	230a      	movs	r3, #10
 8009c3a:	75bb      	strb	r3, [r7, #22]
 8009c3c:	e003      	b.n	8009c46 <inv_icm20948_resume_akm+0x32>
	} else {
		reg_addr = REG_AK09916_STATUS1;
 8009c3e:	2310      	movs	r3, #16
 8009c40:	75fb      	strb	r3, [r7, #23]
		bytes = DATA_AKM_99_BYTES_DMP - 1;
 8009c42:	2309      	movs	r3, #9
 8009c44:	75bb      	strb	r3, [r7, #22]
			bytes = DATA_AKM_89_BYTES_DMP - 1;
		}
	}
#endif
	/* slave 0 is enabled, read 10 or 8 bytes from here depending on compass type, swap bytes to feed DMP */
	result = inv_icm20948_read_secondary(s, COMPASS_I2C_SLV_READ, s->secondary_state.compass_chip_addr, reg_addr, INV_MPU_BIT_GRP | INV_MPU_BIT_BYTE_SW | bytes);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009c4c:	b2da      	uxtb	r2, r3
 8009c4e:	7dbb      	ldrb	r3, [r7, #22]
 8009c50:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8009c54:	b2db      	uxtb	r3, r3
 8009c56:	7df9      	ldrb	r1, [r7, #23]
 8009c58:	9300      	str	r3, [sp, #0]
 8009c5a:	460b      	mov	r3, r1
 8009c5c:	2100      	movs	r1, #0
 8009c5e:	6878      	ldr	r0, [r7, #4]
 8009c60:	f000 fa79 	bl	800a156 <inv_icm20948_read_secondary>
 8009c64:	6138      	str	r0, [r7, #16]
	if (result)
 8009c66:	693b      	ldr	r3, [r7, #16]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d001      	beq.n	8009c70 <inv_icm20948_resume_akm+0x5c>
		return result;
 8009c6c:	693b      	ldr	r3, [r7, #16]
 8009c6e:	e021      	b.n	8009cb4 <inv_icm20948_resume_akm+0xa0>
#if (MEMS_CHIP == HW_ICM20948)
	lDataToWrite = DATA_AKM_MODE_SM;
 8009c70:	2301      	movs	r3, #1
 8009c72:	73fb      	strb	r3, [r7, #15]
		lDataToWrite = DATA_AKM_MODE_SM;
	} else {
		return -1;
	}
#endif
	result = inv_icm20948_write_secondary(s, COMPASS_I2C_SLV_WRITE, s->secondary_state.compass_chip_addr, s->secondary_state.mode_reg_addr, lDataToWrite);
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009c7a:	b2da      	uxtb	r2, r3
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f893 1082 	ldrb.w	r1, [r3, #130]	; 0x82
 8009c82:	7bfb      	ldrb	r3, [r7, #15]
 8009c84:	9300      	str	r3, [sp, #0]
 8009c86:	460b      	mov	r3, r1
 8009c88:	2101      	movs	r1, #1
 8009c8a:	6878      	ldr	r0, [r7, #4]
 8009c8c:	f000 faf4 	bl	800a278 <inv_icm20948_write_secondary>
 8009c90:	6138      	str	r0, [r7, #16]
	if (result)
 8009c92:	693b      	ldr	r3, [r7, #16]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d001      	beq.n	8009c9c <inv_icm20948_resume_akm+0x88>
		return result;
 8009c98:	693b      	ldr	r3, [r7, #16]
 8009c9a:	e00b      	b.n	8009cb4 <inv_icm20948_resume_akm+0xa0>
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 8009c9c:	6878      	ldr	r0, [r7, #4]
 8009c9e:	f000 fb93 	bl	800a3c8 <inv_icm20948_secondary_enable_i2c>
 8009ca2:	4602      	mov	r2, r0
 8009ca4:	693b      	ldr	r3, [r7, #16]
 8009ca6:	4313      	orrs	r3, r2
 8009ca8:	613b      	str	r3, [r7, #16]

    s->secondary_state.secondary_resume_compass_state = 1;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2201      	movs	r2, #1
 8009cae:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    
	return result;
 8009cb2:	693b      	ldr	r3, [r7, #16]
}
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	3718      	adds	r7, #24
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	bd80      	pop	{r7, pc}

08009cbc <inv_icm20948_compass_isconnected>:
{
	return s->secondary_state.secondary_resume_compass_state;
}

int inv_icm20948_compass_isconnected(struct inv_icm20948 * s)
{
 8009cbc:	b480      	push	{r7}
 8009cbe:	b083      	sub	sp, #12
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
	if(s->secondary_state.compass_state == INV_ICM20948_COMPASS_SETUP) {
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8009cca:	2b02      	cmp	r3, #2
 8009ccc:	d101      	bne.n	8009cd2 <inv_icm20948_compass_isconnected+0x16>
		return 1;
 8009cce:	2301      	movs	r3, #1
 8009cd0:	e000      	b.n	8009cd4 <inv_icm20948_compass_isconnected+0x18>
	} else {
		return 0;
 8009cd2:	2300      	movs	r3, #0
	}
}
 8009cd4:	4618      	mov	r0, r3
 8009cd6:	370c      	adds	r7, #12
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cde:	4770      	bx	lr

08009ce0 <inv_icm20948_compass_dmp_cal>:
*  @param[in]  Compass mounting matrix
*  @return     0 if successful.
*/

int inv_icm20948_compass_dmp_cal(struct inv_icm20948 * s, const signed char *m, const signed char *compass_m)
{
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b0a2      	sub	sp, #136	; 0x88
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	60f8      	str	r0, [r7, #12]
 8009ce8:	60b9      	str	r1, [r7, #8]
 8009cea:	607a      	str	r2, [r7, #4]
	int sens[THREE_AXES];
	int scale;
	int shift;
    int current_compass_matrix[NINE_ELEM];
    
	for (i = 0; i < THREE_AXES; i++)
 8009cec:	2300      	movs	r3, #0
 8009cee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009cf2:	e02a      	b.n	8009d4a <inv_icm20948_compass_dmp_cal+0x6a>
		for (j = 0; j < THREE_AXES; j++)
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009cfa:	e01d      	b.n	8009d38 <inv_icm20948_compass_dmp_cal+0x58>
			trans[THREE_AXES * j + i] = m[THREE_AXES * i + j];
 8009cfc:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009d00:	4613      	mov	r3, r2
 8009d02:	005b      	lsls	r3, r3, #1
 8009d04:	441a      	add	r2, r3
 8009d06:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009d0a:	4413      	add	r3, r2
 8009d0c:	461a      	mov	r2, r3
 8009d0e:	68bb      	ldr	r3, [r7, #8]
 8009d10:	1899      	adds	r1, r3, r2
 8009d12:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009d16:	4613      	mov	r3, r2
 8009d18:	005b      	lsls	r3, r3, #1
 8009d1a:	441a      	add	r2, r3
 8009d1c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009d20:	4413      	add	r3, r2
 8009d22:	f991 2000 	ldrsb.w	r2, [r1]
 8009d26:	3388      	adds	r3, #136	; 0x88
 8009d28:	443b      	add	r3, r7
 8009d2a:	f803 2c20 	strb.w	r2, [r3, #-32]
		for (j = 0; j < THREE_AXES; j++)
 8009d2e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009d32:	3301      	adds	r3, #1
 8009d34:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009d38:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009d3c:	2b02      	cmp	r3, #2
 8009d3e:	dddd      	ble.n	8009cfc <inv_icm20948_compass_dmp_cal+0x1c>
	for (i = 0; i < THREE_AXES; i++)
 8009d40:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009d44:	3301      	adds	r3, #1
 8009d46:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009d4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009d4e:	2b02      	cmp	r3, #2
 8009d50:	ddd0      	ble.n	8009cf4 <inv_icm20948_compass_dmp_cal+0x14>
	
    switch (s->secondary_state.compass_slave_id) 
 8009d52:	68fb      	ldr	r3, [r7, #12]
 8009d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d58:	2b25      	cmp	r3, #37	; 0x25
 8009d5a:	d104      	bne.n	8009d66 <inv_icm20948_compass_dmp_cal+0x86>
            scale = DATA_AK09912_SCALE;
            shift = AK89XX_SHIFT;
            break;
#else
        case HW_AK09916:
            scale = DATA_AK09916_SCALE;
 8009d5c:	4b9c      	ldr	r3, [pc, #624]	; (8009fd0 <inv_icm20948_compass_dmp_cal+0x2f0>)
 8009d5e:	67bb      	str	r3, [r7, #120]	; 0x78
            shift = AK89XX_SHIFT;
 8009d60:	2316      	movs	r3, #22
 8009d62:	677b      	str	r3, [r7, #116]	; 0x74
            break;
 8009d64:	e004      	b.n	8009d70 <inv_icm20948_compass_dmp_cal+0x90>
#endif
		default:
				scale = DATA_AKM8963_SCALE1;
 8009d66:	4b9a      	ldr	r3, [pc, #616]	; (8009fd0 <inv_icm20948_compass_dmp_cal+0x2f0>)
 8009d68:	67bb      	str	r3, [r7, #120]	; 0x78
				shift = AK89XX_SHIFT;
 8009d6a:	2316      	movs	r3, #22
 8009d6c:	677b      	str	r3, [r7, #116]	; 0x74
				break;
 8009d6e:	bf00      	nop
    }
    
	for (i = 0; i < THREE_AXES; i++) {
 8009d70:	2300      	movs	r3, #0
 8009d72:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009d76:	e029      	b.n	8009dcc <inv_icm20948_compass_dmp_cal+0xec>
		sens[i] = s->secondary_state.compass_sens[i] + 128;
 8009d78:	68fa      	ldr	r2, [r7, #12]
 8009d7a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009d7e:	4413      	add	r3, r2
 8009d80:	334d      	adds	r3, #77	; 0x4d
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	f103 0280 	add.w	r2, r3, #128	; 0x80
 8009d88:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009d8c:	009b      	lsls	r3, r3, #2
 8009d8e:	3388      	adds	r3, #136	; 0x88
 8009d90:	443b      	add	r3, r7
 8009d92:	f843 2c50 	str.w	r2, [r3, #-80]
		sens[i] = inv_icm20948_convert_mult_q30_fxp(sens[i] << shift, scale);
 8009d96:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009d9a:	009b      	lsls	r3, r3, #2
 8009d9c:	3388      	adds	r3, #136	; 0x88
 8009d9e:	443b      	add	r3, r7
 8009da0:	f853 2c50 	ldr.w	r2, [r3, #-80]
 8009da4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009da6:	fa02 f303 	lsl.w	r3, r2, r3
 8009daa:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8009dac:	4618      	mov	r0, r3
 8009dae:	f003 fde3 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 8009db2:	4602      	mov	r2, r0
 8009db4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009db8:	009b      	lsls	r3, r3, #2
 8009dba:	3388      	adds	r3, #136	; 0x88
 8009dbc:	443b      	add	r3, r7
 8009dbe:	f843 2c50 	str.w	r2, [r3, #-80]
	for (i = 0; i < THREE_AXES; i++) {
 8009dc2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009dc6:	3301      	adds	r3, #1
 8009dc8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009dcc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009dd0:	2b02      	cmp	r3, #2
 8009dd2:	ddd1      	ble.n	8009d78 <inv_icm20948_compass_dmp_cal+0x98>
	}
	for (i = 0; i < NINE_ELEM; i++) {
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009dda:	e02c      	b.n	8009e36 <inv_icm20948_compass_dmp_cal+0x156>
		current_compass_matrix[i] = compass_m[i] * sens[i % THREE_AXES];
 8009ddc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009de0:	687a      	ldr	r2, [r7, #4]
 8009de2:	4413      	add	r3, r2
 8009de4:	f993 3000 	ldrsb.w	r3, [r3]
 8009de8:	4618      	mov	r0, r3
 8009dea:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 8009dee:	4b79      	ldr	r3, [pc, #484]	; (8009fd4 <inv_icm20948_compass_dmp_cal+0x2f4>)
 8009df0:	fb83 3201 	smull	r3, r2, r3, r1
 8009df4:	17cb      	asrs	r3, r1, #31
 8009df6:	1ad2      	subs	r2, r2, r3
 8009df8:	4613      	mov	r3, r2
 8009dfa:	005b      	lsls	r3, r3, #1
 8009dfc:	4413      	add	r3, r2
 8009dfe:	1aca      	subs	r2, r1, r3
 8009e00:	0093      	lsls	r3, r2, #2
 8009e02:	3388      	adds	r3, #136	; 0x88
 8009e04:	443b      	add	r3, r7
 8009e06:	f853 3c50 	ldr.w	r3, [r3, #-80]
 8009e0a:	fb03 f200 	mul.w	r2, r3, r0
 8009e0e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009e12:	009b      	lsls	r3, r3, #2
 8009e14:	3388      	adds	r3, #136	; 0x88
 8009e16:	443b      	add	r3, r7
 8009e18:	f843 2c74 	str.w	r2, [r3, #-116]
		tmp_m[i] = 0;
 8009e1c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009e20:	009b      	lsls	r3, r3, #2
 8009e22:	3388      	adds	r3, #136	; 0x88
 8009e24:	443b      	add	r3, r7
 8009e26:	2200      	movs	r2, #0
 8009e28:	f843 2c44 	str.w	r2, [r3, #-68]
	for (i = 0; i < NINE_ELEM; i++) {
 8009e2c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009e30:	3301      	adds	r3, #1
 8009e32:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009e36:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009e3a:	2b08      	cmp	r3, #8
 8009e3c:	ddce      	ble.n	8009ddc <inv_icm20948_compass_dmp_cal+0xfc>
	}
    
    for (i = 0; i < THREE_AXES; i++) {
 8009e3e:	2300      	movs	r3, #0
 8009e40:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009e44:	e05d      	b.n	8009f02 <inv_icm20948_compass_dmp_cal+0x222>
		for (j = 0; j < THREE_AXES; j++) {
 8009e46:	2300      	movs	r3, #0
 8009e48:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009e4c:	e050      	b.n	8009ef0 <inv_icm20948_compass_dmp_cal+0x210>
			s->secondary_state.final_matrix[i * THREE_AXES + j] = 0;
 8009e4e:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009e52:	4613      	mov	r3, r2
 8009e54:	005b      	lsls	r3, r3, #1
 8009e56:	441a      	add	r2, r3
 8009e58:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009e5c:	4413      	add	r3, r2
 8009e5e:	68fa      	ldr	r2, [r7, #12]
 8009e60:	3312      	adds	r3, #18
 8009e62:	009b      	lsls	r3, r3, #2
 8009e64:	4413      	add	r3, r2
 8009e66:	2200      	movs	r2, #0
 8009e68:	609a      	str	r2, [r3, #8]
			for (k = 0; k < THREE_AXES; k++)
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009e6e:	e037      	b.n	8009ee0 <inv_icm20948_compass_dmp_cal+0x200>
				s->secondary_state.final_matrix[i * THREE_AXES + j] +=
					inv_icm20948_convert_mult_q30_fxp(s->soft_iron_matrix[i * THREE_AXES + k],
 8009e70:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009e74:	4613      	mov	r3, r2
 8009e76:	005b      	lsls	r3, r3, #1
 8009e78:	441a      	add	r2, r3
 8009e7a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009e7c:	441a      	add	r2, r3
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	32a2      	adds	r2, #162	; 0xa2
 8009e82:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
                                 current_compass_matrix[j + k * THREE_AXES]);
 8009e86:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009e88:	4613      	mov	r3, r2
 8009e8a:	005b      	lsls	r3, r3, #1
 8009e8c:	441a      	add	r2, r3
 8009e8e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009e92:	4413      	add	r3, r2
 8009e94:	009b      	lsls	r3, r3, #2
 8009e96:	3388      	adds	r3, #136	; 0x88
 8009e98:	443b      	add	r3, r7
 8009e9a:	f853 3c74 	ldr.w	r3, [r3, #-116]
					inv_icm20948_convert_mult_q30_fxp(s->soft_iron_matrix[i * THREE_AXES + k],
 8009e9e:	4619      	mov	r1, r3
 8009ea0:	f003 fd6a 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
				s->secondary_state.final_matrix[i * THREE_AXES + j] +=
 8009ea4:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009ea8:	4613      	mov	r3, r2
 8009eaa:	005b      	lsls	r3, r3, #1
 8009eac:	441a      	add	r2, r3
 8009eae:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009eb2:	4413      	add	r3, r2
 8009eb4:	68fa      	ldr	r2, [r7, #12]
 8009eb6:	3312      	adds	r3, #18
 8009eb8:	009b      	lsls	r3, r3, #2
 8009eba:	4413      	add	r3, r2
 8009ebc:	6899      	ldr	r1, [r3, #8]
 8009ebe:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009ec2:	4613      	mov	r3, r2
 8009ec4:	005b      	lsls	r3, r3, #1
 8009ec6:	441a      	add	r2, r3
 8009ec8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009ecc:	4413      	add	r3, r2
 8009ece:	1842      	adds	r2, r0, r1
 8009ed0:	68f9      	ldr	r1, [r7, #12]
 8009ed2:	3312      	adds	r3, #18
 8009ed4:	009b      	lsls	r3, r3, #2
 8009ed6:	440b      	add	r3, r1
 8009ed8:	609a      	str	r2, [r3, #8]
			for (k = 0; k < THREE_AXES; k++)
 8009eda:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009edc:	3301      	adds	r3, #1
 8009ede:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009ee0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009ee2:	2b02      	cmp	r3, #2
 8009ee4:	ddc4      	ble.n	8009e70 <inv_icm20948_compass_dmp_cal+0x190>
		for (j = 0; j < THREE_AXES; j++) {
 8009ee6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009eea:	3301      	adds	r3, #1
 8009eec:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009ef0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009ef4:	2b02      	cmp	r3, #2
 8009ef6:	ddaa      	ble.n	8009e4e <inv_icm20948_compass_dmp_cal+0x16e>
    for (i = 0; i < THREE_AXES; i++) {
 8009ef8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009efc:	3301      	adds	r3, #1
 8009efe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009f02:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009f06:	2b02      	cmp	r3, #2
 8009f08:	dd9d      	ble.n	8009e46 <inv_icm20948_compass_dmp_cal+0x166>
		}
	}
    
    for (i = 0; i < THREE_AXES; i++)
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009f10:	e04f      	b.n	8009fb2 <inv_icm20948_compass_dmp_cal+0x2d2>
		for (j = 0; j < THREE_AXES; j++)
 8009f12:	2300      	movs	r3, #0
 8009f14:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009f18:	e042      	b.n	8009fa0 <inv_icm20948_compass_dmp_cal+0x2c0>
			for (k = 0; k < THREE_AXES; k++)
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009f1e:	e037      	b.n	8009f90 <inv_icm20948_compass_dmp_cal+0x2b0>
				tmp_m[THREE_AXES * i + j] +=
 8009f20:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009f24:	4613      	mov	r3, r2
 8009f26:	005b      	lsls	r3, r3, #1
 8009f28:	441a      	add	r2, r3
 8009f2a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009f2e:	4413      	add	r3, r2
 8009f30:	009b      	lsls	r3, r3, #2
 8009f32:	3388      	adds	r3, #136	; 0x88
 8009f34:	443b      	add	r3, r7
 8009f36:	f853 0c44 	ldr.w	r0, [r3, #-68]
					trans[THREE_AXES * i + k] *
 8009f3a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009f3e:	4613      	mov	r3, r2
 8009f40:	005b      	lsls	r3, r3, #1
 8009f42:	441a      	add	r2, r3
 8009f44:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009f46:	4413      	add	r3, r2
 8009f48:	3388      	adds	r3, #136	; 0x88
 8009f4a:	443b      	add	r3, r7
 8009f4c:	f913 3c20 	ldrsb.w	r3, [r3, #-32]
 8009f50:	4619      	mov	r1, r3
						s->secondary_state.final_matrix[THREE_AXES * k + j];
 8009f52:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8009f54:	4613      	mov	r3, r2
 8009f56:	005b      	lsls	r3, r3, #1
 8009f58:	441a      	add	r2, r3
 8009f5a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009f5e:	4413      	add	r3, r2
 8009f60:	68fa      	ldr	r2, [r7, #12]
 8009f62:	3312      	adds	r3, #18
 8009f64:	009b      	lsls	r3, r3, #2
 8009f66:	4413      	add	r3, r2
 8009f68:	689b      	ldr	r3, [r3, #8]
					trans[THREE_AXES * i + k] *
 8009f6a:	fb03 f101 	mul.w	r1, r3, r1
				tmp_m[THREE_AXES * i + j] +=
 8009f6e:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8009f72:	4613      	mov	r3, r2
 8009f74:	005b      	lsls	r3, r3, #1
 8009f76:	441a      	add	r2, r3
 8009f78:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009f7c:	4413      	add	r3, r2
 8009f7e:	1842      	adds	r2, r0, r1
 8009f80:	009b      	lsls	r3, r3, #2
 8009f82:	3388      	adds	r3, #136	; 0x88
 8009f84:	443b      	add	r3, r7
 8009f86:	f843 2c44 	str.w	r2, [r3, #-68]
			for (k = 0; k < THREE_AXES; k++)
 8009f8a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009f8c:	3301      	adds	r3, #1
 8009f8e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8009f90:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8009f92:	2b02      	cmp	r3, #2
 8009f94:	ddc4      	ble.n	8009f20 <inv_icm20948_compass_dmp_cal+0x240>
		for (j = 0; j < THREE_AXES; j++)
 8009f96:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009f9a:	3301      	adds	r3, #1
 8009f9c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009fa0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009fa4:	2b02      	cmp	r3, #2
 8009fa6:	ddb8      	ble.n	8009f1a <inv_icm20948_compass_dmp_cal+0x23a>
    for (i = 0; i < THREE_AXES; i++)
 8009fa8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009fac:	3301      	adds	r3, #1
 8009fae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009fb2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009fb6:	2b02      	cmp	r3, #2
 8009fb8:	ddab      	ble.n	8009f12 <inv_icm20948_compass_dmp_cal+0x232>
    
    return dmp_icm20948_set_compass_matrix(s, tmp_m);
 8009fba:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8009fbe:	4619      	mov	r1, r3
 8009fc0:	68f8      	ldr	r0, [r7, #12]
 8009fc2:	f005 f869 	bl	800f098 <dmp_icm20948_set_compass_matrix>
 8009fc6:	4603      	mov	r3, r0
}
 8009fc8:	4618      	mov	r0, r3
 8009fca:	3788      	adds	r7, #136	; 0x88
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	bd80      	pop	{r7, pc}
 8009fd0:	09999999 	.word	0x09999999
 8009fd4:	55555556 	.word	0x55555556

08009fd8 <inv_icm20948_apply_raw_compass_matrix>:
*  @param[in]  Compensated compass data
*  @return     0 if successful.
*/

int inv_icm20948_apply_raw_compass_matrix(struct inv_icm20948 * s, short *raw_data, long *compensated_out)
{
 8009fd8:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8009fdc:	b08b      	sub	sp, #44	; 0x2c
 8009fde:	af00      	add	r7, sp, #0
 8009fe0:	6178      	str	r0, [r7, #20]
 8009fe2:	6139      	str	r1, [r7, #16]
 8009fe4:	60fa      	str	r2, [r7, #12]
	int i, j;
	long long tmp;
    
	for (i = 0; i < THREE_AXES; i++) {
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	627b      	str	r3, [r7, #36]	; 0x24
 8009fea:	e04c      	b.n	800a086 <inv_icm20948_apply_raw_compass_matrix+0xae>
		tmp = 0;
 8009fec:	f04f 0200 	mov.w	r2, #0
 8009ff0:	f04f 0300 	mov.w	r3, #0
 8009ff4:	e9c7 2306 	strd	r2, r3, [r7, #24]
		for (j = 0; j < THREE_AXES; j++)
 8009ff8:	2300      	movs	r3, #0
 8009ffa:	623b      	str	r3, [r7, #32]
 8009ffc:	e02d      	b.n	800a05a <inv_icm20948_apply_raw_compass_matrix+0x82>
			tmp  +=
			(long long)s->secondary_state.final_matrix[i * THREE_AXES + j] * (((int)raw_data[j]) << 16);
 8009ffe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a000:	4613      	mov	r3, r2
 800a002:	005b      	lsls	r3, r3, #1
 800a004:	441a      	add	r2, r3
 800a006:	6a3b      	ldr	r3, [r7, #32]
 800a008:	4413      	add	r3, r2
 800a00a:	697a      	ldr	r2, [r7, #20]
 800a00c:	3312      	adds	r3, #18
 800a00e:	009b      	lsls	r3, r3, #2
 800a010:	4413      	add	r3, r2
 800a012:	689b      	ldr	r3, [r3, #8]
 800a014:	17da      	asrs	r2, r3, #31
 800a016:	4698      	mov	r8, r3
 800a018:	4691      	mov	r9, r2
 800a01a:	6a3b      	ldr	r3, [r7, #32]
 800a01c:	005b      	lsls	r3, r3, #1
 800a01e:	693a      	ldr	r2, [r7, #16]
 800a020:	4413      	add	r3, r2
 800a022:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a026:	041b      	lsls	r3, r3, #16
 800a028:	17da      	asrs	r2, r3, #31
 800a02a:	469a      	mov	sl, r3
 800a02c:	4693      	mov	fp, r2
 800a02e:	fb0a f209 	mul.w	r2, sl, r9
 800a032:	fb08 f30b 	mul.w	r3, r8, fp
 800a036:	4413      	add	r3, r2
 800a038:	fba8 450a 	umull	r4, r5, r8, sl
 800a03c:	442b      	add	r3, r5
 800a03e:	461d      	mov	r5, r3
			tmp  +=
 800a040:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a044:	1911      	adds	r1, r2, r4
 800a046:	6039      	str	r1, [r7, #0]
 800a048:	416b      	adcs	r3, r5
 800a04a:	607b      	str	r3, [r7, #4]
 800a04c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a050:	e9c7 2306 	strd	r2, r3, [r7, #24]
		for (j = 0; j < THREE_AXES; j++)
 800a054:	6a3b      	ldr	r3, [r7, #32]
 800a056:	3301      	adds	r3, #1
 800a058:	623b      	str	r3, [r7, #32]
 800a05a:	6a3b      	ldr	r3, [r7, #32]
 800a05c:	2b02      	cmp	r3, #2
 800a05e:	ddce      	ble.n	8009ffe <inv_icm20948_apply_raw_compass_matrix+0x26>
		compensated_out[i] = (long)(tmp >> 30);
 800a060:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800a064:	f04f 0200 	mov.w	r2, #0
 800a068:	f04f 0300 	mov.w	r3, #0
 800a06c:	0f82      	lsrs	r2, r0, #30
 800a06e:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 800a072:	178b      	asrs	r3, r1, #30
 800a074:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a076:	0089      	lsls	r1, r1, #2
 800a078:	68f8      	ldr	r0, [r7, #12]
 800a07a:	4401      	add	r1, r0
 800a07c:	4613      	mov	r3, r2
 800a07e:	600b      	str	r3, [r1, #0]
	for (i = 0; i < THREE_AXES; i++) {
 800a080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a082:	3301      	adds	r3, #1
 800a084:	627b      	str	r3, [r7, #36]	; 0x24
 800a086:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a088:	2b02      	cmp	r3, #2
 800a08a:	ddaf      	ble.n	8009fec <inv_icm20948_apply_raw_compass_matrix+0x14>
	}
    
	return 0;
 800a08c:	2300      	movs	r3, #0
}
 800a08e:	4618      	mov	r0, r3
 800a090:	372c      	adds	r7, #44	; 0x2c
 800a092:	46bd      	mov	sp, r7
 800a094:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800a098:	4770      	bx	lr

0800a09a <inv_icm20948_init_secondary>:
#include "Icm20948DataBaseDriver.h"

#include "Icm20948AuxTransport.h"

void inv_icm20948_init_secondary(struct inv_icm20948 * s)
{
 800a09a:	b580      	push	{r7, lr}
 800a09c:	b082      	sub	sp, #8
 800a09e:	af00      	add	r7, sp, #0
 800a0a0:	6078      	str	r0, [r7, #4]
	s->secondary_state.slv_reg[0].addr = REG_I2C_SLV0_ADDR;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	f240 1283 	movw	r2, #387	; 0x183
 800a0a8:	859a      	strh	r2, [r3, #44]	; 0x2c
	s->secondary_state.slv_reg[0].reg  = REG_I2C_SLV0_REG;
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	f44f 72c2 	mov.w	r2, #388	; 0x184
 800a0b0:	85da      	strh	r2, [r3, #46]	; 0x2e
	s->secondary_state.slv_reg[0].ctrl = REG_I2C_SLV0_CTRL;
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	f240 1285 	movw	r2, #389	; 0x185
 800a0b8:	861a      	strh	r2, [r3, #48]	; 0x30
	s->secondary_state.slv_reg[0].d0   = REG_I2C_SLV0_DO;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	f44f 72c3 	mov.w	r2, #390	; 0x186
 800a0c0:	865a      	strh	r2, [r3, #50]	; 0x32
    
    s->secondary_state.slv_reg[1].addr = REG_I2C_SLV1_ADDR;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	f240 1287 	movw	r2, #391	; 0x187
 800a0c8:	869a      	strh	r2, [r3, #52]	; 0x34
	s->secondary_state.slv_reg[1].reg  = REG_I2C_SLV1_REG;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	f44f 72c4 	mov.w	r2, #392	; 0x188
 800a0d0:	86da      	strh	r2, [r3, #54]	; 0x36
	s->secondary_state.slv_reg[1].ctrl = REG_I2C_SLV1_CTRL;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	f240 1289 	movw	r2, #393	; 0x189
 800a0d8:	871a      	strh	r2, [r3, #56]	; 0x38
	s->secondary_state.slv_reg[1].d0   = REG_I2C_SLV1_DO;
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	f44f 72c5 	mov.w	r2, #394	; 0x18a
 800a0e0:	875a      	strh	r2, [r3, #58]	; 0x3a
    
    s->secondary_state.slv_reg[2].addr = REG_I2C_SLV2_ADDR;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	f240 128b 	movw	r2, #395	; 0x18b
 800a0e8:	879a      	strh	r2, [r3, #60]	; 0x3c
	s->secondary_state.slv_reg[2].reg  = REG_I2C_SLV2_REG;
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 800a0f0:	87da      	strh	r2, [r3, #62]	; 0x3e
	s->secondary_state.slv_reg[2].ctrl = REG_I2C_SLV2_CTRL;
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	f240 128d 	movw	r2, #397	; 0x18d
 800a0f8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	s->secondary_state.slv_reg[2].d0   = REG_I2C_SLV2_DO;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	f44f 72c7 	mov.w	r2, #398	; 0x18e
 800a102:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    
	s->secondary_state.slv_reg[3].addr = REG_I2C_SLV3_ADDR;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	f240 128f 	movw	r2, #399	; 0x18f
 800a10c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	s->secondary_state.slv_reg[3].reg  = REG_I2C_SLV3_REG;
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800a116:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
	s->secondary_state.slv_reg[3].ctrl = REG_I2C_SLV3_CTRL;
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	f240 1291 	movw	r2, #401	; 0x191
 800a120:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
	s->secondary_state.slv_reg[3].d0   = REG_I2C_SLV3_DO;
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	f44f 72c9 	mov.w	r2, #402	; 0x192
 800a12a:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
	
	/* Make sure that by default all channels are disabled 
	To not inherit from a previous configuration from a previous run*/
	inv_icm20948_secondary_stop_channel(s, 0);
 800a12e:	2100      	movs	r1, #0
 800a130:	6878      	ldr	r0, [r7, #4]
 800a132:	f000 f934 	bl	800a39e <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 1);
 800a136:	2101      	movs	r1, #1
 800a138:	6878      	ldr	r0, [r7, #4]
 800a13a:	f000 f930 	bl	800a39e <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 2);
 800a13e:	2102      	movs	r1, #2
 800a140:	6878      	ldr	r0, [r7, #4]
 800a142:	f000 f92c 	bl	800a39e <inv_icm20948_secondary_stop_channel>
	inv_icm20948_secondary_stop_channel(s, 3);
 800a146:	2103      	movs	r1, #3
 800a148:	6878      	ldr	r0, [r7, #4]
 800a14a:	f000 f928 	bl	800a39e <inv_icm20948_secondary_stop_channel>
}
 800a14e:	bf00      	nop
 800a150:	3708      	adds	r7, #8
 800a152:	46bd      	mov	sp, r7
 800a154:	bd80      	pop	{r7, pc}

0800a156 <inv_icm20948_read_secondary>:
* reg is the device register we wish to access
* len is the number of bytes to be read
* 
*/
int inv_icm20948_read_secondary(struct inv_icm20948 * s, int index, unsigned char addr, unsigned char reg, char len)
{
 800a156:	b580      	push	{r7, lr}
 800a158:	b086      	sub	sp, #24
 800a15a:	af00      	add	r7, sp, #0
 800a15c:	60f8      	str	r0, [r7, #12]
 800a15e:	60b9      	str	r1, [r7, #8]
 800a160:	4611      	mov	r1, r2
 800a162:	461a      	mov	r2, r3
 800a164:	460b      	mov	r3, r1
 800a166:	71fb      	strb	r3, [r7, #7]
 800a168:	4613      	mov	r3, r2
 800a16a:	71bb      	strb	r3, [r7, #6]
	int result = 0;
 800a16c:	2300      	movs	r3, #0
 800a16e:	617b      	str	r3, [r7, #20]
    unsigned char data;

    data = INV_MPU_BIT_I2C_READ | addr;
 800a170:	79fb      	ldrb	r3, [r7, #7]
 800a172:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a176:	b2db      	uxtb	r3, r3
 800a178:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 800a17a:	68fa      	ldr	r2, [r7, #12]
 800a17c:	68bb      	ldr	r3, [r7, #8]
 800a17e:	3305      	adds	r3, #5
 800a180:	00db      	lsls	r3, r3, #3
 800a182:	4413      	add	r3, r2
 800a184:	8899      	ldrh	r1, [r3, #4]
 800a186:	f107 0313 	add.w	r3, r7, #19
 800a18a:	2201      	movs	r2, #1
 800a18c:	68f8      	ldr	r0, [r7, #12]
 800a18e:	f009 fb60 	bl	8013852 <inv_icm20948_write_mems_reg>
 800a192:	4602      	mov	r2, r0
 800a194:	697b      	ldr	r3, [r7, #20]
 800a196:	4313      	orrs	r3, r2
 800a198:	617b      	str	r3, [r7, #20]

    data = reg;
 800a19a:	79bb      	ldrb	r3, [r7, #6]
 800a19c:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 800a19e:	68fa      	ldr	r2, [r7, #12]
 800a1a0:	68bb      	ldr	r3, [r7, #8]
 800a1a2:	3305      	adds	r3, #5
 800a1a4:	00db      	lsls	r3, r3, #3
 800a1a6:	4413      	add	r3, r2
 800a1a8:	88d9      	ldrh	r1, [r3, #6]
 800a1aa:	f107 0313 	add.w	r3, r7, #19
 800a1ae:	2201      	movs	r2, #1
 800a1b0:	68f8      	ldr	r0, [r7, #12]
 800a1b2:	f009 fb4e 	bl	8013852 <inv_icm20948_write_mems_reg>
 800a1b6:	4602      	mov	r2, r0
 800a1b8:	697b      	ldr	r3, [r7, #20]
 800a1ba:	4313      	orrs	r3, r2
 800a1bc:	617b      	str	r3, [r7, #20]
    
    data = INV_MPU_BIT_SLV_EN | len;
 800a1be:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a1c2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a1c6:	b2db      	uxtb	r3, r3
 800a1c8:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 1, &data);
 800a1ca:	68fa      	ldr	r2, [r7, #12]
 800a1cc:	68bb      	ldr	r3, [r7, #8]
 800a1ce:	3305      	adds	r3, #5
 800a1d0:	00db      	lsls	r3, r3, #3
 800a1d2:	4413      	add	r3, r2
 800a1d4:	8919      	ldrh	r1, [r3, #8]
 800a1d6:	f107 0313 	add.w	r3, r7, #19
 800a1da:	2201      	movs	r2, #1
 800a1dc:	68f8      	ldr	r0, [r7, #12]
 800a1de:	f009 fb38 	bl	8013852 <inv_icm20948_write_mems_reg>
 800a1e2:	4602      	mov	r2, r0
 800a1e4:	697b      	ldr	r3, [r7, #20]
 800a1e6:	4313      	orrs	r3, r2
 800a1e8:	617b      	str	r3, [r7, #20]
    
	return result;
 800a1ea:	697b      	ldr	r3, [r7, #20]
}
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	3718      	adds	r7, #24
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	bd80      	pop	{r7, pc}

0800a1f4 <inv_icm20948_execute_read_secondary>:

int inv_icm20948_execute_read_secondary(struct inv_icm20948 * s, int index, unsigned char addr, int reg, int len, uint8_t *d)
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	b088      	sub	sp, #32
 800a1f8:	af02      	add	r7, sp, #8
 800a1fa:	60f8      	str	r0, [r7, #12]
 800a1fc:	60b9      	str	r1, [r7, #8]
 800a1fe:	603b      	str	r3, [r7, #0]
 800a200:	4613      	mov	r3, r2
 800a202:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 800a204:	2300      	movs	r3, #0
 800a206:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_read_secondary(s, index, addr, reg, len);
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	b2d9      	uxtb	r1, r3
 800a20c:	6a3b      	ldr	r3, [r7, #32]
 800a20e:	b2db      	uxtb	r3, r3
 800a210:	79fa      	ldrb	r2, [r7, #7]
 800a212:	9300      	str	r3, [sp, #0]
 800a214:	460b      	mov	r3, r1
 800a216:	68b9      	ldr	r1, [r7, #8]
 800a218:	68f8      	ldr	r0, [r7, #12]
 800a21a:	f7ff ff9c 	bl	800a156 <inv_icm20948_read_secondary>
 800a21e:	4602      	mov	r2, r0
 800a220:	697b      	ldr	r3, [r7, #20]
 800a222:	4313      	orrs	r3, r2
 800a224:	617b      	str	r3, [r7, #20]
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 800a226:	68f8      	ldr	r0, [r7, #12]
 800a228:	f000 f8ce 	bl	800a3c8 <inv_icm20948_secondary_enable_i2c>
 800a22c:	4602      	mov	r2, r0
 800a22e:	697b      	ldr	r3, [r7, #20]
 800a230:	4313      	orrs	r3, r2
 800a232:	617b      	str	r3, [r7, #20]
    
	inv_icm20948_sleep_us(SECONDARY_INIT_WAIT*1000);
 800a234:	f64e 2060 	movw	r0, #60000	; 0xea60
 800a238:	f00a faf8 	bl	801482c <inv_icm20948_sleep_us>
    
	result |= inv_icm20948_secondary_disable_i2c(s);
 800a23c:	68f8      	ldr	r0, [r7, #12]
 800a23e:	f000 f8da 	bl	800a3f6 <inv_icm20948_secondary_disable_i2c>
 800a242:	4602      	mov	r2, r0
 800a244:	697b      	ldr	r3, [r7, #20]
 800a246:	4313      	orrs	r3, r2
 800a248:	617b      	str	r3, [r7, #20]

    result |= inv_icm20948_read_mems_reg(s, REG_EXT_SLV_SENS_DATA_00, len, d); 
 800a24a:	6a3a      	ldr	r2, [r7, #32]
 800a24c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a24e:	213b      	movs	r1, #59	; 0x3b
 800a250:	68f8      	ldr	r0, [r7, #12]
 800a252:	f009 fbd3 	bl	80139fc <inv_icm20948_read_mems_reg>
 800a256:	4602      	mov	r2, r0
 800a258:	697b      	ldr	r3, [r7, #20]
 800a25a:	4313      	orrs	r3, r2
 800a25c:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_secondary_stop_channel(s, index);
 800a25e:	68b9      	ldr	r1, [r7, #8]
 800a260:	68f8      	ldr	r0, [r7, #12]
 800a262:	f000 f89c 	bl	800a39e <inv_icm20948_secondary_stop_channel>
 800a266:	4602      	mov	r2, r0
 800a268:	697b      	ldr	r3, [r7, #20]
 800a26a:	4313      	orrs	r3, r2
 800a26c:	617b      	str	r3, [r7, #20]

	return result;
 800a26e:	697b      	ldr	r3, [r7, #20]
}
 800a270:	4618      	mov	r0, r3
 800a272:	3718      	adds	r7, #24
 800a274:	46bd      	mov	sp, r7
 800a276:	bd80      	pop	{r7, pc}

0800a278 <inv_icm20948_write_secondary>:
* reg is the device register we wish to access
* len is the number of bytes to be read
* 
*/
int inv_icm20948_write_secondary(struct inv_icm20948 * s, int index, unsigned char addr, unsigned char reg, char v)
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b086      	sub	sp, #24
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	60f8      	str	r0, [r7, #12]
 800a280:	60b9      	str	r1, [r7, #8]
 800a282:	4611      	mov	r1, r2
 800a284:	461a      	mov	r2, r3
 800a286:	460b      	mov	r3, r1
 800a288:	71fb      	strb	r3, [r7, #7]
 800a28a:	4613      	mov	r3, r2
 800a28c:	71bb      	strb	r3, [r7, #6]
	int result = 0;
 800a28e:	2300      	movs	r3, #0
 800a290:	617b      	str	r3, [r7, #20]
    unsigned char data;
    
    data = (unsigned char)addr;
 800a292:	79fb      	ldrb	r3, [r7, #7]
 800a294:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].addr, 1, &data);
 800a296:	68fa      	ldr	r2, [r7, #12]
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	3305      	adds	r3, #5
 800a29c:	00db      	lsls	r3, r3, #3
 800a29e:	4413      	add	r3, r2
 800a2a0:	8899      	ldrh	r1, [r3, #4]
 800a2a2:	f107 0313 	add.w	r3, r7, #19
 800a2a6:	2201      	movs	r2, #1
 800a2a8:	68f8      	ldr	r0, [r7, #12]
 800a2aa:	f009 fad2 	bl	8013852 <inv_icm20948_write_mems_reg>
 800a2ae:	4602      	mov	r2, r0
 800a2b0:	697b      	ldr	r3, [r7, #20]
 800a2b2:	4313      	orrs	r3, r2
 800a2b4:	617b      	str	r3, [r7, #20]

    data = reg;
 800a2b6:	79bb      	ldrb	r3, [r7, #6]
 800a2b8:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].reg, 1, &data);
 800a2ba:	68fa      	ldr	r2, [r7, #12]
 800a2bc:	68bb      	ldr	r3, [r7, #8]
 800a2be:	3305      	adds	r3, #5
 800a2c0:	00db      	lsls	r3, r3, #3
 800a2c2:	4413      	add	r3, r2
 800a2c4:	88d9      	ldrh	r1, [r3, #6]
 800a2c6:	f107 0313 	add.w	r3, r7, #19
 800a2ca:	2201      	movs	r2, #1
 800a2cc:	68f8      	ldr	r0, [r7, #12]
 800a2ce:	f009 fac0 	bl	8013852 <inv_icm20948_write_mems_reg>
 800a2d2:	4602      	mov	r2, r0
 800a2d4:	697b      	ldr	r3, [r7, #20]
 800a2d6:	4313      	orrs	r3, r2
 800a2d8:	617b      	str	r3, [r7, #20]

    data = v;
 800a2da:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a2de:	74fb      	strb	r3, [r7, #19]
    result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].d0, 1, &data);
 800a2e0:	68fa      	ldr	r2, [r7, #12]
 800a2e2:	68bb      	ldr	r3, [r7, #8]
 800a2e4:	3305      	adds	r3, #5
 800a2e6:	00db      	lsls	r3, r3, #3
 800a2e8:	4413      	add	r3, r2
 800a2ea:	8959      	ldrh	r1, [r3, #10]
 800a2ec:	f107 0313 	add.w	r3, r7, #19
 800a2f0:	2201      	movs	r2, #1
 800a2f2:	68f8      	ldr	r0, [r7, #12]
 800a2f4:	f009 faad 	bl	8013852 <inv_icm20948_write_mems_reg>
 800a2f8:	4602      	mov	r2, r0
 800a2fa:	697b      	ldr	r3, [r7, #20]
 800a2fc:	4313      	orrs	r3, r2
 800a2fe:	617b      	str	r3, [r7, #20]
    
    data = INV_MPU_BIT_SLV_EN | 1;
 800a300:	2381      	movs	r3, #129	; 0x81
 800a302:	74fb      	strb	r3, [r7, #19]
	result |= inv_icm20948_write_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 1, &data);
 800a304:	68fa      	ldr	r2, [r7, #12]
 800a306:	68bb      	ldr	r3, [r7, #8]
 800a308:	3305      	adds	r3, #5
 800a30a:	00db      	lsls	r3, r3, #3
 800a30c:	4413      	add	r3, r2
 800a30e:	8919      	ldrh	r1, [r3, #8]
 800a310:	f107 0313 	add.w	r3, r7, #19
 800a314:	2201      	movs	r2, #1
 800a316:	68f8      	ldr	r0, [r7, #12]
 800a318:	f009 fa9b 	bl	8013852 <inv_icm20948_write_mems_reg>
 800a31c:	4602      	mov	r2, r0
 800a31e:	697b      	ldr	r3, [r7, #20]
 800a320:	4313      	orrs	r3, r2
 800a322:	617b      	str	r3, [r7, #20]
    
    return result;
 800a324:	697b      	ldr	r3, [r7, #20]
}
 800a326:	4618      	mov	r0, r3
 800a328:	3718      	adds	r7, #24
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bd80      	pop	{r7, pc}

0800a32e <inv_icm20948_execute_write_secondary>:

int inv_icm20948_execute_write_secondary(struct inv_icm20948 * s, int index, unsigned char addr, int reg, uint8_t v)
{
 800a32e:	b580      	push	{r7, lr}
 800a330:	b088      	sub	sp, #32
 800a332:	af02      	add	r7, sp, #8
 800a334:	60f8      	str	r0, [r7, #12]
 800a336:	60b9      	str	r1, [r7, #8]
 800a338:	603b      	str	r3, [r7, #0]
 800a33a:	4613      	mov	r3, r2
 800a33c:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 800a33e:	2300      	movs	r3, #0
 800a340:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_write_secondary(s, index, addr, reg, v);
 800a342:	683b      	ldr	r3, [r7, #0]
 800a344:	b2d9      	uxtb	r1, r3
 800a346:	79fa      	ldrb	r2, [r7, #7]
 800a348:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a34c:	9300      	str	r3, [sp, #0]
 800a34e:	460b      	mov	r3, r1
 800a350:	68b9      	ldr	r1, [r7, #8]
 800a352:	68f8      	ldr	r0, [r7, #12]
 800a354:	f7ff ff90 	bl	800a278 <inv_icm20948_write_secondary>
 800a358:	4602      	mov	r2, r0
 800a35a:	697b      	ldr	r3, [r7, #20]
 800a35c:	4313      	orrs	r3, r2
 800a35e:	617b      	str	r3, [r7, #20]
	
	result |= inv_icm20948_secondary_enable_i2c(s);
 800a360:	68f8      	ldr	r0, [r7, #12]
 800a362:	f000 f831 	bl	800a3c8 <inv_icm20948_secondary_enable_i2c>
 800a366:	4602      	mov	r2, r0
 800a368:	697b      	ldr	r3, [r7, #20]
 800a36a:	4313      	orrs	r3, r2
 800a36c:	617b      	str	r3, [r7, #20]
    
	inv_icm20948_sleep_us(SECONDARY_INIT_WAIT*1000);
 800a36e:	f64e 2060 	movw	r0, #60000	; 0xea60
 800a372:	f00a fa5b 	bl	801482c <inv_icm20948_sleep_us>
    
	result |= inv_icm20948_secondary_disable_i2c(s);
 800a376:	68f8      	ldr	r0, [r7, #12]
 800a378:	f000 f83d 	bl	800a3f6 <inv_icm20948_secondary_disable_i2c>
 800a37c:	4602      	mov	r2, r0
 800a37e:	697b      	ldr	r3, [r7, #20]
 800a380:	4313      	orrs	r3, r2
 800a382:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_secondary_stop_channel(s, index);
 800a384:	68b9      	ldr	r1, [r7, #8]
 800a386:	68f8      	ldr	r0, [r7, #12]
 800a388:	f000 f809 	bl	800a39e <inv_icm20948_secondary_stop_channel>
 800a38c:	4602      	mov	r2, r0
 800a38e:	697b      	ldr	r3, [r7, #20]
 800a390:	4313      	orrs	r3, r2
 800a392:	617b      	str	r3, [r7, #20]

	return result;
 800a394:	697b      	ldr	r3, [r7, #20]
}
 800a396:	4618      	mov	r0, r3
 800a398:	3718      	adds	r7, #24
 800a39a:	46bd      	mov	sp, r7
 800a39c:	bd80      	pop	{r7, pc}

0800a39e <inv_icm20948_secondary_stop_channel>:
{
	inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG,s->secondary_state.sSavedI2cOdr);
}

int inv_icm20948_secondary_stop_channel(struct inv_icm20948 * s, int index)
{
 800a39e:	b580      	push	{r7, lr}
 800a3a0:	b082      	sub	sp, #8
 800a3a2:	af00      	add	r7, sp, #0
 800a3a4:	6078      	str	r0, [r7, #4]
 800a3a6:	6039      	str	r1, [r7, #0]
	return inv_icm20948_write_single_mems_reg(s, s->secondary_state.slv_reg[index].ctrl, 0);
 800a3a8:	687a      	ldr	r2, [r7, #4]
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	3305      	adds	r3, #5
 800a3ae:	00db      	lsls	r3, r3, #3
 800a3b0:	4413      	add	r3, r2
 800a3b2:	891b      	ldrh	r3, [r3, #8]
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	4619      	mov	r1, r3
 800a3b8:	6878      	ldr	r0, [r7, #4]
 800a3ba:	f009 fac3 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 800a3be:	4603      	mov	r3, r0
}
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	3708      	adds	r7, #8
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}

0800a3c8 <inv_icm20948_secondary_enable_i2c>:

int inv_icm20948_secondary_enable_i2c(struct inv_icm20948 * s)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b082      	sub	sp, #8
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
	s->base_state.user_ctrl |= BIT_I2C_MST_EN;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	7f1b      	ldrb	r3, [r3, #28]
 800a3d4:	f043 0320 	orr.w	r3, r3, #32
 800a3d8:	b2da      	uxtb	r2, r3
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	771a      	strb	r2, [r3, #28]
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	7f1b      	ldrb	r3, [r3, #28]
 800a3e2:	461a      	mov	r2, r3
 800a3e4:	2103      	movs	r1, #3
 800a3e6:	6878      	ldr	r0, [r7, #4]
 800a3e8:	f009 faac 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 800a3ec:	4603      	mov	r3, r0
}
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	3708      	adds	r7, #8
 800a3f2:	46bd      	mov	sp, r7
 800a3f4:	bd80      	pop	{r7, pc}

0800a3f6 <inv_icm20948_secondary_disable_i2c>:

int inv_icm20948_secondary_disable_i2c(struct inv_icm20948 * s)
{
 800a3f6:	b580      	push	{r7, lr}
 800a3f8:	b082      	sub	sp, #8
 800a3fa:	af00      	add	r7, sp, #0
 800a3fc:	6078      	str	r0, [r7, #4]
	s->base_state.user_ctrl &= ~BIT_I2C_MST_EN;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	7f1b      	ldrb	r3, [r3, #28]
 800a402:	f023 0320 	bic.w	r3, r3, #32
 800a406:	b2da      	uxtb	r2, r3
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	771a      	strb	r2, [r3, #28]
	return inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl); 
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	7f1b      	ldrb	r3, [r3, #28]
 800a410:	461a      	mov	r2, r3
 800a412:	2103      	movs	r1, #3
 800a414:	6878      	ldr	r0, [r7, #4]
 800a416:	f009 fa95 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 800a41a:	4603      	mov	r3, r0
}
 800a41c:	4618      	mov	r0, r3
 800a41e:	3708      	adds	r7, #8
 800a420:	46bd      	mov	sp, r7
 800a422:	bd80      	pop	{r7, pc}

0800a424 <inv_icm20948_secondary_set_odr>:


int inv_icm20948_secondary_set_odr(struct inv_icm20948 * s, int divider, unsigned int* effectiveDivider)
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b086      	sub	sp, #24
 800a428:	af00      	add	r7, sp, #0
 800a42a:	60f8      	str	r0, [r7, #12]
 800a42c:	60b9      	str	r1, [r7, #8]
 800a42e:	607a      	str	r2, [r7, #4]
	int mst_odr_config = 0;
 800a430:	2300      	movs	r3, #0
 800a432:	617b      	str	r3, [r7, #20]

    // find 2^x = divider to fit BASE_SAMPLE_RATE/2^REG_I2C_MST_ODR_CONFIG
    do
    {
		divider>>=1;
 800a434:	68bb      	ldr	r3, [r7, #8]
 800a436:	105b      	asrs	r3, r3, #1
 800a438:	60bb      	str	r3, [r7, #8]
		mst_odr_config++;
 800a43a:	697b      	ldr	r3, [r7, #20]
 800a43c:	3301      	adds	r3, #1
 800a43e:	617b      	str	r3, [r7, #20]
    } while(divider>>1);
 800a440:	68bb      	ldr	r3, [r7, #8]
 800a442:	105b      	asrs	r3, r3, #1
 800a444:	2b00      	cmp	r3, #0
 800a446:	d1f5      	bne.n	800a434 <inv_icm20948_secondary_set_odr+0x10>
    
	if (mst_odr_config < MIN_MST_ODR_CONFIG)
 800a448:	697b      	ldr	r3, [r7, #20]
 800a44a:	2b03      	cmp	r3, #3
 800a44c:	dc01      	bgt.n	800a452 <inv_icm20948_secondary_set_odr+0x2e>
		mst_odr_config = MIN_MST_ODR_CONFIG;
 800a44e:	2304      	movs	r3, #4
 800a450:	617b      	str	r3, [r7, #20]

	*effectiveDivider = 1<<mst_odr_config;
 800a452:	2201      	movs	r2, #1
 800a454:	697b      	ldr	r3, [r7, #20]
 800a456:	fa02 f303 	lsl.w	r3, r2, r3
 800a45a:	461a      	mov	r2, r3
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	601a      	str	r2, [r3, #0]

	return	inv_icm20948_set_secondary_divider(s, (unsigned char)mst_odr_config);
 800a460:	697b      	ldr	r3, [r7, #20]
 800a462:	b2db      	uxtb	r3, r3
 800a464:	4619      	mov	r1, r3
 800a466:	68f8      	ldr	r0, [r7, #12]
 800a468:	f002 fb6d 	bl	800cb46 <inv_icm20948_set_secondary_divider>
 800a46c:	4603      	mov	r3, r0
}
 800a46e:	4618      	mov	r0, r3
 800a470:	3718      	adds	r7, #24
 800a472:	46bd      	mov	sp, r7
 800a474:	bd80      	pop	{r7, pc}

0800a476 <inv_icm20948_ctrl_androidSensor_enabled>:
static int inv_set_hw_smplrt_dmp_odrs(struct inv_icm20948 * s);
static void inv_reGenerate_sensorControl(struct inv_icm20948 * s, const short *sen_num_2_ctrl, unsigned short *sensor_control, uint8_t header2_count);
static short get_multiple_56_rate(unsigned short delayInMs);

unsigned long inv_icm20948_ctrl_androidSensor_enabled(struct inv_icm20948 * s, unsigned char androidSensor)
{
 800a476:	b480      	push	{r7}
 800a478:	b083      	sub	sp, #12
 800a47a:	af00      	add	r7, sp, #0
 800a47c:	6078      	str	r0, [r7, #4]
 800a47e:	460b      	mov	r3, r1
 800a480:	70fb      	strb	r3, [r7, #3]
	return s->inv_androidSensorsOn_mask[(androidSensor>>5)] & (1L << (androidSensor&0x1F));
 800a482:	78fb      	ldrb	r3, [r7, #3]
 800a484:	095b      	lsrs	r3, r3, #5
 800a486:	b2db      	uxtb	r3, r3
 800a488:	461a      	mov	r2, r3
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	3258      	adds	r2, #88	; 0x58
 800a48e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a492:	78fa      	ldrb	r2, [r7, #3]
 800a494:	f002 021f 	and.w	r2, r2, #31
 800a498:	2101      	movs	r1, #1
 800a49a:	fa01 f202 	lsl.w	r2, r1, r2
 800a49e:	4013      	ands	r3, r2
}
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	370c      	adds	r7, #12
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4aa:	4770      	bx	lr

0800a4ac <MinDelayGenActual>:
}	MinDelayGenElementT;

#define MinDelayGen(s, list) MinDelayGenActual(s, list, sizeof(list) / sizeof (MinDelayGenElementT))

static unsigned short MinDelayGenActual(struct inv_icm20948 *s, const MinDelayGenElementT *element, unsigned long elementQuan)
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b086      	sub	sp, #24
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	60f8      	str	r0, [r7, #12]
 800a4b4:	60b9      	str	r1, [r7, #8]
 800a4b6:	607a      	str	r2, [r7, #4]
	unsigned short minDelay = (unsigned short) -1;
 800a4b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a4bc:	82fb      	strh	r3, [r7, #22]

	while(elementQuan--) {
 800a4be:	e019      	b.n	800a4f4 <MinDelayGenActual+0x48>
		if (inv_icm20948_ctrl_androidSensor_enabled(s, element->AndroidSensor)) {
 800a4c0:	68bb      	ldr	r3, [r7, #8]
 800a4c2:	781b      	ldrb	r3, [r3, #0]
 800a4c4:	4619      	mov	r1, r3
 800a4c6:	68f8      	ldr	r0, [r7, #12]
 800a4c8:	f7ff ffd5 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800a4cc:	4603      	mov	r3, r0
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d00d      	beq.n	800a4ee <MinDelayGenActual+0x42>
			unsigned short odrDelay = s->inv_dmp_odr_delays[element->InvSensor];
 800a4d2:	68bb      	ldr	r3, [r7, #8]
 800a4d4:	785b      	ldrb	r3, [r3, #1]
 800a4d6:	68fa      	ldr	r2, [r7, #12]
 800a4d8:	3380      	adds	r3, #128	; 0x80
 800a4da:	005b      	lsls	r3, r3, #1
 800a4dc:	4413      	add	r3, r2
 800a4de:	88db      	ldrh	r3, [r3, #6]
 800a4e0:	82bb      	strh	r3, [r7, #20]

			if (minDelay > odrDelay)
 800a4e2:	8afa      	ldrh	r2, [r7, #22]
 800a4e4:	8abb      	ldrh	r3, [r7, #20]
 800a4e6:	429a      	cmp	r2, r3
 800a4e8:	d901      	bls.n	800a4ee <MinDelayGenActual+0x42>
					minDelay = odrDelay;
 800a4ea:	8abb      	ldrh	r3, [r7, #20]
 800a4ec:	82fb      	strh	r3, [r7, #22]
		}
		element++;
 800a4ee:	68bb      	ldr	r3, [r7, #8]
 800a4f0:	3302      	adds	r3, #2
 800a4f2:	60bb      	str	r3, [r7, #8]
	while(elementQuan--) {
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	1e5a      	subs	r2, r3, #1
 800a4f8:	607a      	str	r2, [r7, #4]
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d1e0      	bne.n	800a4c0 <MinDelayGenActual+0x14>
	} // end while elements to process

	return	minDelay;
 800a4fe:	8afb      	ldrh	r3, [r7, #22]
}
 800a500:	4618      	mov	r0, r3
 800a502:	3718      	adds	r7, #24
 800a504:	46bd      	mov	sp, r7
 800a506:	bd80      	pop	{r7, pc}

0800a508 <DividerRateSet>:

static int DividerRateSet(struct inv_icm20948 *s, unsigned short minDelay, unsigned short hwSampleRateDivider, enum INV_SENSORS InvSensor)
{
 800a508:	b580      	push	{r7, lr}
 800a50a:	b086      	sub	sp, #24
 800a50c:	af00      	add	r7, sp, #0
 800a50e:	60f8      	str	r0, [r7, #12]
 800a510:	4608      	mov	r0, r1
 800a512:	4611      	mov	r1, r2
 800a514:	461a      	mov	r2, r3
 800a516:	4603      	mov	r3, r0
 800a518:	817b      	strh	r3, [r7, #10]
 800a51a:	460b      	mov	r3, r1
 800a51c:	813b      	strh	r3, [r7, #8]
 800a51e:	4613      	mov	r3, r2
 800a520:	71fb      	strb	r3, [r7, #7]
	int result = 0;
 800a522:	2300      	movs	r3, #0
 800a524:	617b      	str	r3, [r7, #20]
	
	if (minDelay != 0xFFFF) {
 800a526:	897b      	ldrh	r3, [r7, #10]
 800a528:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800a52c:	4293      	cmp	r3, r2
 800a52e:	d025      	beq.n	800a57c <DividerRateSet+0x74>
		unsigned short dmpOdrDivider = (minDelay * 1125L) / (hwSampleRateDivider * 1000L); // a divider from (1125Hz/hw_smplrt_divider).
 800a530:	897b      	ldrh	r3, [r7, #10]
 800a532:	f240 4265 	movw	r2, #1125	; 0x465
 800a536:	fb03 f202 	mul.w	r2, r3, r2
 800a53a:	893b      	ldrh	r3, [r7, #8]
 800a53c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800a540:	fb01 f303 	mul.w	r3, r1, r3
 800a544:	fb92 f3f3 	sdiv	r3, r2, r3
 800a548:	827b      	strh	r3, [r7, #18]

		s->inv_dmp_odr_dividers[InvSensor] = hwSampleRateDivider * dmpOdrDivider;
 800a54a:	79fb      	ldrb	r3, [r7, #7]
 800a54c:	8939      	ldrh	r1, [r7, #8]
 800a54e:	8a7a      	ldrh	r2, [r7, #18]
 800a550:	fb11 f202 	smulbb	r2, r1, r2
 800a554:	b291      	uxth	r1, r2
 800a556:	68fa      	ldr	r2, [r7, #12]
 800a558:	335c      	adds	r3, #92	; 0x5c
 800a55a:	005b      	lsls	r3, r3, #1
 800a55c:	4413      	add	r3, r2
 800a55e:	460a      	mov	r2, r1
 800a560:	809a      	strh	r2, [r3, #4]
		result |= dmp_icm20948_set_sensor_rate(s, InvSensor, (dmpOdrDivider - 1));
 800a562:	79f9      	ldrb	r1, [r7, #7]
 800a564:	8a7b      	ldrh	r3, [r7, #18]
 800a566:	3b01      	subs	r3, #1
 800a568:	b29b      	uxth	r3, r3
 800a56a:	b21b      	sxth	r3, r3
 800a56c:	461a      	mov	r2, r3
 800a56e:	68f8      	ldr	r0, [r7, #12]
 800a570:	f004 faa4 	bl	800eabc <dmp_icm20948_set_sensor_rate>
 800a574:	4602      	mov	r2, r0
 800a576:	697b      	ldr	r3, [r7, #20]
 800a578:	4313      	orrs	r3, r2
 800a57a:	617b      	str	r3, [r7, #20]
	}
	
	return result;
 800a57c:	697b      	ldr	r3, [r7, #20]
}
 800a57e:	4618      	mov	r0, r3
 800a580:	3718      	adds	r7, #24
 800a582:	46bd      	mov	sp, r7
 800a584:	bd80      	pop	{r7, pc}
	...

0800a588 <SampleRateDividerGet>:

static unsigned short SampleRateDividerGet(unsigned short minDelay)
{
 800a588:	b480      	push	{r7}
 800a58a:	b085      	sub	sp, #20
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	4603      	mov	r3, r0
 800a590:	80fb      	strh	r3, [r7, #6]
	unsigned short delay = min(INV_ODR_MIN_DELAY, minDelay); // because of GYRO_SMPLRT_DIV which relies on 8 bits, we can't have ODR value higher than 200ms
 800a592:	88fb      	ldrh	r3, [r7, #6]
 800a594:	2bc8      	cmp	r3, #200	; 0xc8
 800a596:	bf28      	it	cs
 800a598:	23c8      	movcs	r3, #200	; 0xc8
 800a59a:	81fb      	strh	r3, [r7, #14]
	return delay * 1125L / 1000L; // a divider from 1125Hz.
 800a59c:	89fb      	ldrh	r3, [r7, #14]
 800a59e:	f240 4265 	movw	r2, #1125	; 0x465
 800a5a2:	fb02 f303 	mul.w	r3, r2, r3
 800a5a6:	4a06      	ldr	r2, [pc, #24]	; (800a5c0 <SampleRateDividerGet+0x38>)
 800a5a8:	fb82 1203 	smull	r1, r2, r2, r3
 800a5ac:	1192      	asrs	r2, r2, #6
 800a5ae:	17db      	asrs	r3, r3, #31
 800a5b0:	1ad3      	subs	r3, r2, r3
 800a5b2:	b29b      	uxth	r3, r3
}
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	3714      	adds	r7, #20
 800a5b8:	46bd      	mov	sp, r7
 800a5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5be:	4770      	bx	lr
 800a5c0:	10624dd3 	.word	0x10624dd3

0800a5c4 <getMinDlyAccel>:

/** @brief Get minimum ODR to be applied to accel engine based on all accel-based enabled sensors.
* @return ODR in ms we expect to be applied to accel engine
*/
static unsigned short getMinDlyAccel(struct inv_icm20948 *s)
{
 800a5c4:	b5b0      	push	{r4, r5, r7, lr}
 800a5c6:	b08e      	sub	sp, #56	; 0x38
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenAccelList[] ={
 800a5cc:	4b4b      	ldr	r3, [pc, #300]	; (800a6fc <getMinDlyAccel+0x138>)
 800a5ce:	f107 040c 	add.w	r4, r7, #12
 800a5d2:	461d      	mov	r5, r3
 800a5d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a5d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a5d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a5da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a5dc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800a5e0:	c403      	stmia	r4!, {r0, r1}
 800a5e2:	8022      	strh	r2, [r4, #0]
		{ANDROID_SENSOR_ROTATION_VECTOR,                    INV_SENSOR_NINEQ_accel          },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ_accel   },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ_accel   }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenAccelList);
 800a5e4:	f107 030c 	add.w	r3, r7, #12
 800a5e8:	2215      	movs	r2, #21
 800a5ea:	4619      	mov	r1, r3
 800a5ec:	6878      	ldr	r0, [r7, #4]
 800a5ee:	f7ff ff5d 	bl	800a4ac <MinDelayGenActual>
 800a5f2:	4603      	mov	r3, r0
 800a5f4:	86fb      	strh	r3, [r7, #54]	; 0x36

	if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER))
 800a5f6:	2101      	movs	r1, #1
 800a5f8:	6878      	ldr	r0, [r7, #4]
 800a5fa:	f7ff ff3c 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800a5fe:	4603      	mov	r3, r0
 800a600:	2b00      	cmp	r3, #0
 800a602:	d01b      	beq.n	800a63c <getMinDlyAccel+0x78>
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 800a604:	212a      	movs	r1, #42	; 0x2a
 800a606:	6878      	ldr	r0, [r7, #4]
 800a608:	f7ff ff35 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800a60c:	4603      	mov	r3, r0
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d00d      	beq.n	800a62e <getMinDlyAccel+0x6a>
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(s->odr_acc_ms,s->odr_racc_ms);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	f8b3 2248 	ldrh.w	r2, [r3, #584]	; 0x248
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	f8b3 3246 	ldrh.w	r3, [r3, #582]	; 0x246
 800a61e:	4293      	cmp	r3, r2
 800a620:	bf28      	it	cs
 800a622:	4613      	movcs	r3, r2
 800a624:	b29a      	uxth	r2, r3
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	f8a3 2106 	strh.w	r2, [r3, #262]	; 0x106
 800a62c:	e013      	b.n	800a656 <getMinDlyAccel+0x92>
		else
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = s->odr_acc_ms;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	f8b3 2246 	ldrh.w	r2, [r3, #582]	; 0x246
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	f8a3 2106 	strh.w	r2, [r3, #262]	; 0x106
 800a63a:	e00c      	b.n	800a656 <getMinDlyAccel+0x92>
	else
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 800a63c:	212a      	movs	r1, #42	; 0x2a
 800a63e:	6878      	ldr	r0, [r7, #4]
 800a640:	f7ff ff19 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800a644:	4603      	mov	r3, r0
 800a646:	2b00      	cmp	r3, #0
 800a648:	d005      	beq.n	800a656 <getMinDlyAccel+0x92>
			s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = s->odr_racc_ms;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	f8b3 2248 	ldrh.w	r2, [r3, #584]	; 0x248
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	f8a3 2106 	strh.w	r2, [r3, #262]	; 0x106

	if (s->bac_status != 0)
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d007      	beq.n	800a670 <getMinDlyAccel+0xac>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_ACTIVITY_CLASSIFIER]);
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	f8b3 3120 	ldrh.w	r3, [r3, #288]	; 0x120
 800a666:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800a668:	4293      	cmp	r3, r2
 800a66a:	bf28      	it	cs
 800a66c:	4613      	movcs	r3, r2
 800a66e:	86fb      	strh	r3, [r7, #54]	; 0x36
	if (s->flip_pickup_status != 0)
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	f8b3 3158 	ldrh.w	r3, [r3, #344]	; 0x158
 800a676:	2b00      	cmp	r3, #0
 800a678:	d007      	beq.n	800a68a <getMinDlyAccel+0xc6>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_FLIP_PICKUP]);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	f8b3 3122 	ldrh.w	r3, [r3, #290]	; 0x122
 800a680:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800a682:	4293      	cmp	r3, r2
 800a684:	bf28      	it	cs
 800a686:	4613      	movcs	r3, r2
 800a688:	86fb      	strh	r3, [r7, #54]	; 0x36
	if (s->b2s_status != 0)
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	f8b3 3156 	ldrh.w	r3, [r3, #342]	; 0x156
 800a690:	2b00      	cmp	r3, #0
 800a692:	d007      	beq.n	800a6a4 <getMinDlyAccel+0xe0>
		lMinOdr = min(lMinOdr, s->inv_dmp_odr_delays[INV_SENSOR_BRING_TO_SEE]);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f8b3 3124 	ldrh.w	r3, [r3, #292]	; 0x124
 800a69a:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800a69c:	4293      	cmp	r3, r2
 800a69e:	bf28      	it	cs
 800a6a0:	4613      	movcs	r3, r2
 800a6a2:	86fb      	strh	r3, [r7, #54]	; 0x36
	
	/** To have correct algorithm performance and quick convergence of GMRV, it is advised to set accelerometer to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR) 
 800a6a4:	2127      	movs	r1, #39	; 0x27
 800a6a6:	6878      	ldr	r0, [r7, #4]
 800a6a8:	f7ff fee5 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800a6ac:	4603      	mov	r3, r0
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d106      	bne.n	800a6c0 <getMinDlyAccel+0xfc>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) )
 800a6b2:	2114      	movs	r1, #20
 800a6b4:	6878      	ldr	r0, [r7, #4]
 800a6b6:	f7ff fede 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800a6ba:	4603      	mov	r3, r0
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d004      	beq.n	800a6ca <getMinDlyAccel+0x106>
		lMinOdr = min(lMinOdr, 5);
 800a6c0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800a6c2:	2b05      	cmp	r3, #5
 800a6c4:	bf28      	it	cs
 800a6c6:	2305      	movcs	r3, #5
 800a6c8:	86fb      	strh	r3, [r7, #54]	; 0x36

	/** To have correct algorithm performance and quick convergence of RV, it is advised to set accelerometer to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 800a6ca:	211f      	movs	r1, #31
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	f7ff fed2 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d106      	bne.n	800a6e6 <getMinDlyAccel+0x122>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 800a6d8:	210b      	movs	r1, #11
 800a6da:	6878      	ldr	r0, [r7, #4]
 800a6dc:	f7ff fecb 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800a6e0:	4603      	mov	r3, r0
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d004      	beq.n	800a6f0 <getMinDlyAccel+0x12c>
		lMinOdr = min(lMinOdr, 5);
 800a6e6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800a6e8:	2b05      	cmp	r3, #5
 800a6ea:	bf28      	it	cs
 800a6ec:	2305      	movcs	r3, #5
 800a6ee:	86fb      	strh	r3, [r7, #54]	; 0x36

	return lMinOdr;
 800a6f0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
}
 800a6f2:	4618      	mov	r0, r3
 800a6f4:	3738      	adds	r7, #56	; 0x38
 800a6f6:	46bd      	mov	sp, r7
 800a6f8:	bdb0      	pop	{r4, r5, r7, pc}
 800a6fa:	bf00      	nop
 800a6fc:	0801d9c4 	.word	0x0801d9c4

0800a700 <getMinDlyGyro>:

/** @brief Get minimum ODR to be applied to gyro engine based on all gyro-based enabled sensors.
* @return ODR in ms we expect to be applied to gyro engine
*/
static unsigned short getMinDlyGyro(struct inv_icm20948 *s)
{
 800a700:	b5b0      	push	{r4, r5, r7, lr}
 800a702:	b08a      	sub	sp, #40	; 0x28
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenGyroList[] = {
 800a708:	4b2d      	ldr	r3, [pc, #180]	; (800a7c0 <getMinDlyGyro+0xc0>)
 800a70a:	f107 0408 	add.w	r4, r7, #8
 800a70e:	461d      	mov	r5, r3
 800a710:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a712:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a714:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800a718:	c407      	stmia	r4!, {r0, r1, r2}
 800a71a:	8023      	strh	r3, [r4, #0]
		{ANDROID_SENSOR_ROTATION_VECTOR,               INV_SENSOR_NINEQ             },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,            INV_SENSOR_WAKEUP_NINEQ      },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,        INV_SENSOR_WAKEUP_NINEQ      }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenGyroList);
 800a71c:	f107 0308 	add.w	r3, r7, #8
 800a720:	220f      	movs	r2, #15
 800a722:	4619      	mov	r1, r3
 800a724:	6878      	ldr	r0, [r7, #4]
 800a726:	f7ff fec1 	bl	800a4ac <MinDelayGenActual>
 800a72a:	4603      	mov	r3, r0
 800a72c:	84fb      	strh	r3, [r7, #38]	; 0x26

	if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED))
 800a72e:	2110      	movs	r1, #16
 800a730:	6878      	ldr	r0, [r7, #4]
 800a732:	f7ff fea0 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800a736:	4603      	mov	r3, r0
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d01b      	beq.n	800a774 <getMinDlyGyro+0x74>
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 800a73c:	212b      	movs	r1, #43	; 0x2b
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	f7ff fe99 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800a744:	4603      	mov	r3, r0
 800a746:	2b00      	cmp	r3, #0
 800a748:	d00d      	beq.n	800a766 <getMinDlyGyro+0x66>
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(s->odr_gyr_ms,s->odr_rgyr_ms);
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	f8b3 224c 	ldrh.w	r2, [r3, #588]	; 0x24c
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	f8b3 324a 	ldrh.w	r3, [r3, #586]	; 0x24a
 800a756:	4293      	cmp	r3, r2
 800a758:	bf28      	it	cs
 800a75a:	4613      	movcs	r3, r2
 800a75c:	b29a      	uxth	r2, r3
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	f8a3 2108 	strh.w	r2, [r3, #264]	; 0x108
 800a764:	e013      	b.n	800a78e <getMinDlyGyro+0x8e>
		else
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = s->odr_gyr_ms;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	f8b3 224a 	ldrh.w	r2, [r3, #586]	; 0x24a
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	f8a3 2108 	strh.w	r2, [r3, #264]	; 0x108
 800a772:	e00c      	b.n	800a78e <getMinDlyGyro+0x8e>
	else
		if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 800a774:	212b      	movs	r1, #43	; 0x2b
 800a776:	6878      	ldr	r0, [r7, #4]
 800a778:	f7ff fe7d 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800a77c:	4603      	mov	r3, r0
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d005      	beq.n	800a78e <getMinDlyGyro+0x8e>
			s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = s->odr_rgyr_ms;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	f8b3 224c 	ldrh.w	r2, [r3, #588]	; 0x24c
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	f8a3 2108 	strh.w	r2, [r3, #264]	; 0x108

	/** To have correct algorithm performance and quick convergence of RV, it is advised to set gyro to 225Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 800a78e:	211f      	movs	r1, #31
 800a790:	6878      	ldr	r0, [r7, #4]
 800a792:	f7ff fe70 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800a796:	4603      	mov	r3, r0
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d106      	bne.n	800a7aa <getMinDlyGyro+0xaa>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 800a79c:	210b      	movs	r1, #11
 800a79e:	6878      	ldr	r0, [r7, #4]
 800a7a0:	f7ff fe69 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800a7a4:	4603      	mov	r3, r0
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d004      	beq.n	800a7b4 <getMinDlyGyro+0xb4>
		lMinOdr	= min(lMinOdr, 5);
 800a7aa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a7ac:	2b05      	cmp	r3, #5
 800a7ae:	bf28      	it	cs
 800a7b0:	2305      	movcs	r3, #5
 800a7b2:	84fb      	strh	r3, [r7, #38]	; 0x26

	return lMinOdr;
 800a7b4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 800a7b6:	4618      	mov	r0, r3
 800a7b8:	3728      	adds	r7, #40	; 0x28
 800a7ba:	46bd      	mov	sp, r7
 800a7bc:	bdb0      	pop	{r4, r5, r7, pc}
 800a7be:	bf00      	nop
 800a7c0:	0801d9f0 	.word	0x0801d9f0

0800a7c4 <getMinDlyCompass>:

/** @brief Get minimum ODR to be applied to compass engine based on all compass-based enabled sensors.
* @return ODR in ms we expect to be applied to compass engine
*/
static unsigned short getMinDlyCompass(struct inv_icm20948 *s)
{
 800a7c4:	b5b0      	push	{r4, r5, r7, lr}
 800a7c6:	b088      	sub	sp, #32
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
	const MinDelayGenElementT MinDelayGenCpassList[] = {
 800a7cc:	4b1d      	ldr	r3, [pc, #116]	; (800a844 <getMinDlyCompass+0x80>)
 800a7ce:	f107 0408 	add.w	r4, r7, #8
 800a7d2:	461d      	mov	r5, r3
 800a7d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800a7d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800a7d8:	682b      	ldr	r3, [r5, #0]
 800a7da:	6023      	str	r3, [r4, #0]
		{ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR, INV_SENSOR_WAKEUP_GEOMAG_cpass  },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ_cpass   },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ_cpass   }
	};

	unsigned short lMinOdr = MinDelayGen(s, MinDelayGenCpassList);
 800a7dc:	f107 0308 	add.w	r3, r7, #8
 800a7e0:	220a      	movs	r2, #10
 800a7e2:	4619      	mov	r1, r3
 800a7e4:	6878      	ldr	r0, [r7, #4]
 800a7e6:	f7ff fe61 	bl	800a4ac <MinDelayGenActual>
 800a7ea:	4603      	mov	r3, r0
 800a7ec:	83fb      	strh	r3, [r7, #30]

	/** To have correct algorithm performance and quick convergence of GMRV, it is advised to set compass to 70Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR) 
 800a7ee:	2127      	movs	r1, #39	; 0x27
 800a7f0:	6878      	ldr	r0, [r7, #4]
 800a7f2:	f7ff fe40 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800a7f6:	4603      	mov	r3, r0
 800a7f8:	2b00      	cmp	r3, #0
 800a7fa:	d106      	bne.n	800a80a <getMinDlyCompass+0x46>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) )
 800a7fc:	2114      	movs	r1, #20
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f7ff fe39 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800a804:	4603      	mov	r3, r0
 800a806:	2b00      	cmp	r3, #0
 800a808:	d004      	beq.n	800a814 <getMinDlyCompass+0x50>
		lMinOdr= min(lMinOdr, 15);
 800a80a:	8bfb      	ldrh	r3, [r7, #30]
 800a80c:	2b0f      	cmp	r3, #15
 800a80e:	bf28      	it	cs
 800a810:	230f      	movcs	r3, #15
 800a812:	83fb      	strh	r3, [r7, #30]
	/** To have correct algorithm performance and quick convergence of RV, it is advised to set compass to 35Hz.
	    In case power consumption is to be improved at the expense of performance, this setup should be commented out */
	if (   inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) 
 800a814:	211f      	movs	r1, #31
 800a816:	6878      	ldr	r0, [r7, #4]
 800a818:	f7ff fe2d 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800a81c:	4603      	mov	r3, r0
 800a81e:	2b00      	cmp	r3, #0
 800a820:	d106      	bne.n	800a830 <getMinDlyCompass+0x6c>
		|| inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) )
 800a822:	210b      	movs	r1, #11
 800a824:	6878      	ldr	r0, [r7, #4]
 800a826:	f7ff fe26 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800a82a:	4603      	mov	r3, r0
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d004      	beq.n	800a83a <getMinDlyCompass+0x76>
		lMinOdr = min(lMinOdr, 28);
 800a830:	8bfb      	ldrh	r3, [r7, #30]
 800a832:	2b1c      	cmp	r3, #28
 800a834:	bf28      	it	cs
 800a836:	231c      	movcs	r3, #28
 800a838:	83fb      	strh	r3, [r7, #30]

	return lMinOdr;
 800a83a:	8bfb      	ldrh	r3, [r7, #30]
}
 800a83c:	4618      	mov	r0, r3
 800a83e:	3720      	adds	r7, #32
 800a840:	46bd      	mov	sp, r7
 800a842:	bdb0      	pop	{r4, r5, r7, pc}
 800a844:	0801da10 	.word	0x0801da10

0800a848 <inv_icm20948_base_control_init>:

int inv_icm20948_base_control_init(struct inv_icm20948 * s)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b084      	sub	sp, #16
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
	int result = 0;
 800a850:	2300      	movs	r3, #0
 800a852:	60bb      	str	r3, [r7, #8]
	unsigned int i;

	memset(s->inv_dmp_odr_dividers, 0, sizeof(s->inv_dmp_odr_dividers));
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	33bc      	adds	r3, #188	; 0xbc
 800a858:	224a      	movs	r2, #74	; 0x4a
 800a85a:	2100      	movs	r1, #0
 800a85c:	4618      	mov	r0, r3
 800a85e:	f00b fa35 	bl	8015ccc <memset>
	
	for(i = 0; i < (sizeof(s->inv_dmp_odr_delays)/sizeof(unsigned short)); i++) {
 800a862:	2300      	movs	r3, #0
 800a864:	60fb      	str	r3, [r7, #12]
 800a866:	e02b      	b.n	800a8c0 <inv_icm20948_base_control_init+0x78>
		if((i == INV_SENSOR_ACTIVITY_CLASSIFIER) ||
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	2b0d      	cmp	r3, #13
 800a86c:	d00b      	beq.n	800a886 <inv_icm20948_base_control_init+0x3e>
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	2b0c      	cmp	r3, #12
 800a872:	d008      	beq.n	800a886 <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_STEP_COUNTER) ||
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	2b1f      	cmp	r3, #31
 800a878:	d005      	beq.n	800a886 <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_WAKEUP_STEP_COUNTER) ||
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	2b20      	cmp	r3, #32
 800a87e:	d002      	beq.n	800a886 <inv_icm20948_base_control_init+0x3e>
		   (i == INV_SENSOR_WAKEUP_TILT_DETECTOR) ||
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	2b0e      	cmp	r3, #14
 800a884:	d107      	bne.n	800a896 <inv_icm20948_base_control_init+0x4e>
		   (i == INV_SENSOR_FLIP_PICKUP) )
			s->inv_dmp_odr_delays[i] = INV_ODR_DEFAULT_BAC;
 800a886:	687a      	ldr	r2, [r7, #4]
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	3380      	adds	r3, #128	; 0x80
 800a88c:	005b      	lsls	r3, r3, #1
 800a88e:	4413      	add	r3, r2
 800a890:	2212      	movs	r2, #18
 800a892:	80da      	strh	r2, [r3, #6]
 800a894:	e011      	b.n	800a8ba <inv_icm20948_base_control_init+0x72>
		else if(i == INV_SENSOR_BRING_TO_SEE)
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	2b0f      	cmp	r3, #15
 800a89a:	d107      	bne.n	800a8ac <inv_icm20948_base_control_init+0x64>
			s->inv_dmp_odr_delays[i] = INV_ODR_DEFAULT_B2S;
 800a89c:	687a      	ldr	r2, [r7, #4]
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	3380      	adds	r3, #128	; 0x80
 800a8a2:	005b      	lsls	r3, r3, #1
 800a8a4:	4413      	add	r3, r2
 800a8a6:	2212      	movs	r2, #18
 800a8a8:	80da      	strh	r2, [r3, #6]
 800a8aa:	e006      	b.n	800a8ba <inv_icm20948_base_control_init+0x72>
		else
			s->inv_dmp_odr_delays[i] = INV_ODR_MIN_DELAY;
 800a8ac:	687a      	ldr	r2, [r7, #4]
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	3380      	adds	r3, #128	; 0x80
 800a8b2:	005b      	lsls	r3, r3, #1
 800a8b4:	4413      	add	r3, r2
 800a8b6:	22c8      	movs	r2, #200	; 0xc8
 800a8b8:	80da      	strh	r2, [r3, #6]
	for(i = 0; i < (sizeof(s->inv_dmp_odr_delays)/sizeof(unsigned short)); i++) {
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	3301      	adds	r3, #1
 800a8be:	60fb      	str	r3, [r7, #12]
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	2b24      	cmp	r3, #36	; 0x24
 800a8c4:	d9d0      	bls.n	800a868 <inv_icm20948_base_control_init+0x20>
	}
	for(i = 0; i < (sizeof(s->inv_androidSensorsOdr_boundaries)/sizeof(s->inv_androidSensorsOdr_boundaries[0])); i++) {
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	60fb      	str	r3, [r7, #12]
 800a8ca:	e057      	b.n	800a97c <inv_icm20948_base_control_init+0x134>
		if ((i == ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED) || (i == ANDROID_SENSOR_GEOMAGNETIC_FIELD) ||
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	2b0e      	cmp	r3, #14
 800a8d0:	d008      	beq.n	800a8e4 <inv_icm20948_base_control_init+0x9c>
 800a8d2:	68fb      	ldr	r3, [r7, #12]
 800a8d4:	2b02      	cmp	r3, #2
 800a8d6:	d005      	beq.n	800a8e4 <inv_icm20948_base_control_init+0x9c>
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	2b22      	cmp	r3, #34	; 0x22
 800a8dc:	d002      	beq.n	800a8e4 <inv_icm20948_base_control_init+0x9c>
		    (i == ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED) || (i == ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD)) {
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	2b18      	cmp	r3, #24
 800a8e2:	d10e      	bne.n	800a902 <inv_icm20948_base_control_init+0xba>
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR_CPASS;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	68fa      	ldr	r2, [r7, #12]
 800a8e8:	325a      	adds	r2, #90	; 0x5a
 800a8ea:	210e      	movs	r1, #14
 800a8ec:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR_CPASS;
 800a8f0:	687a      	ldr	r2, [r7, #4]
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	009b      	lsls	r3, r3, #2
 800a8f6:	4413      	add	r3, r2
 800a8f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a8fc:	f8a3 216a 	strh.w	r2, [r3, #362]	; 0x16a
 800a900:	e039      	b.n	800a976 <inv_icm20948_base_control_init+0x12e>
		} else if ((i == ANDROID_SENSOR_GAME_ROTATION_VECTOR) || (i == ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR) ||
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	2b0f      	cmp	r3, #15
 800a906:	d01a      	beq.n	800a93e <inv_icm20948_base_control_init+0xf6>
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	2b23      	cmp	r3, #35	; 0x23
 800a90c:	d017      	beq.n	800a93e <inv_icm20948_base_control_init+0xf6>
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	2b09      	cmp	r3, #9
 800a912:	d014      	beq.n	800a93e <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_GRAVITY) || (i == ANDROID_SENSOR_WAKEUP_GRAVITY) ||
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	2b1d      	cmp	r3, #29
 800a918:	d011      	beq.n	800a93e <inv_icm20948_base_control_init+0xf6>
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	2b0a      	cmp	r3, #10
 800a91e:	d00e      	beq.n	800a93e <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_LINEAR_ACCELERATION) || (i == ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION) ||
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	2b1e      	cmp	r3, #30
 800a924:	d00b      	beq.n	800a93e <inv_icm20948_base_control_init+0xf6>
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	2b0b      	cmp	r3, #11
 800a92a:	d008      	beq.n	800a93e <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_ROTATION_VECTOR) || (i == ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) ||
 800a92c:	68fb      	ldr	r3, [r7, #12]
 800a92e:	2b1f      	cmp	r3, #31
 800a930:	d005      	beq.n	800a93e <inv_icm20948_base_control_init+0xf6>
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	2b03      	cmp	r3, #3
 800a936:	d002      	beq.n	800a93e <inv_icm20948_base_control_init+0xf6>
		           (i == ANDROID_SENSOR_ORIENTATION) || (i == ANDROID_SENSOR_WAKEUP_ORIENTATION)) {
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	2b19      	cmp	r3, #25
 800a93c:	d10d      	bne.n	800a95a <inv_icm20948_base_control_init+0x112>
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR_GRV;
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	68fa      	ldr	r2, [r7, #12]
 800a942:	325a      	adds	r2, #90	; 0x5a
 800a944:	2105      	movs	r1, #5
 800a946:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR_GRV;
 800a94a:	687a      	ldr	r2, [r7, #4]
 800a94c:	68fb      	ldr	r3, [r7, #12]
 800a94e:	009b      	lsls	r3, r3, #2
 800a950:	4413      	add	r3, r2
 800a952:	2214      	movs	r2, #20
 800a954:	f8a3 216a 	strh.w	r2, [r3, #362]	; 0x16a
 800a958:	e00d      	b.n	800a976 <inv_icm20948_base_control_init+0x12e>
		} else {
			s->inv_androidSensorsOdr_boundaries[i][0] = INV_MIN_ODR;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	68fa      	ldr	r2, [r7, #12]
 800a95e:	325a      	adds	r2, #90	; 0x5a
 800a960:	2105      	movs	r1, #5
 800a962:	f823 1022 	strh.w	r1, [r3, r2, lsl #2]
			s->inv_androidSensorsOdr_boundaries[i][1] = INV_MAX_ODR;
 800a966:	687a      	ldr	r2, [r7, #4]
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	009b      	lsls	r3, r3, #2
 800a96c:	4413      	add	r3, r2
 800a96e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a972:	f8a3 216a 	strh.w	r2, [r3, #362]	; 0x16a
	for(i = 0; i < (sizeof(s->inv_androidSensorsOdr_boundaries)/sizeof(s->inv_androidSensorsOdr_boundaries[0])); i++) {
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	3301      	adds	r3, #1
 800a97a:	60fb      	str	r3, [r7, #12]
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	2b32      	cmp	r3, #50	; 0x32
 800a980:	d9a4      	bls.n	800a8cc <inv_icm20948_base_control_init+0x84>
		}
	}
	s->lLastHwSmplrtDividerAcc = 0;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2200      	movs	r2, #0
 800a986:	f8a3 2236 	strh.w	r2, [r3, #566]	; 0x236
	s->lLastHwSmplrtDividerGyr = 0;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	2200      	movs	r2, #0
 800a98e:	f8a3 2238 	strh.w	r2, [r3, #568]	; 0x238
	s->sBatchMode              = 0;
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	2200      	movs	r2, #0
 800a996:	f883 223a 	strb.w	r2, [r3, #570]	; 0x23a
	s->header2_count           = 0;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2200      	movs	r2, #0
 800a99e:	f883 223b 	strb.w	r2, [r3, #571]	; 0x23b
	s->mems_put_to_sleep       = 1;
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	2201      	movs	r2, #1
 800a9a6:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
	s->smd_status              = 0;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	2200      	movs	r2, #0
 800a9ae:	f8a3 223e 	strh.w	r2, [r3, #574]	; 0x23e
	s->ped_int_status          = 0;
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	f8a3 2240 	strh.w	r2, [r3, #576]	; 0x240
	s->b2s_status              = 0;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	2200      	movs	r2, #0
 800a9be:	f8a3 2156 	strh.w	r2, [r3, #342]	; 0x156
	s->bac_request             = 0;
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	f8a3 2242 	strh.w	r2, [r3, #578]	; 0x242
	s->odr_acc_ms = INV_ODR_MIN_DELAY;
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	22c8      	movs	r2, #200	; 0xc8
 800a9ce:	f8a3 2246 	strh.w	r2, [r3, #582]	; 0x246
	//s->odr_acc_wom_ms = INV_ODR_MIN_DELAY;
	s->odr_racc_ms = INV_ODR_MIN_DELAY;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	22c8      	movs	r2, #200	; 0xc8
 800a9d6:	f8a3 2248 	strh.w	r2, [r3, #584]	; 0x248
	s->odr_gyr_ms = INV_ODR_MIN_DELAY;
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	22c8      	movs	r2, #200	; 0xc8
 800a9de:	f8a3 224a 	strh.w	r2, [r3, #586]	; 0x24a
	s->odr_rgyr_ms = INV_ODR_MIN_DELAY;
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	22c8      	movs	r2, #200	; 0xc8
 800a9e6:	f8a3 224c 	strh.w	r2, [r3, #588]	; 0x24c

	return result;
 800a9ea:	68bb      	ldr	r3, [r7, #8]
}
 800a9ec:	4618      	mov	r0, r3
 800a9ee:	3710      	adds	r7, #16
 800a9f0:	46bd      	mov	sp, r7
 800a9f2:	bd80      	pop	{r7, pc}

0800a9f4 <inv_set_hw_smplrt_dmp_odrs>:

static int inv_set_hw_smplrt_dmp_odrs(struct inv_icm20948 * s)
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	b09c      	sub	sp, #112	; 0x70
 800a9f8:	af00      	add	r7, sp, #0
 800a9fa:	6078      	str	r0, [r7, #4]
	int result = 0;
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	66fb      	str	r3, [r7, #108]	; 0x6c
	unsigned short minDly, minDly_accel, minDly_gyro;
	unsigned short minDly_cpass;
	unsigned short minDly_pressure;
	unsigned short hw_smplrt_divider = 0;
 800aa00:	2300      	movs	r3, #0
 800aa02:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
	
	const MinDelayGenElementT MinDelayGenPressureList[] = {
 800aa06:	4b45      	ldr	r3, [pc, #276]	; (800ab1c <inv_set_hw_smplrt_dmp_odrs+0x128>)
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	65bb      	str	r3, [r7, #88]	; 0x58
		{ANDROID_SENSOR_PRESSURE,                           INV_SENSOR_PRESSURE             },
		{ANDROID_SENSOR_WAKEUP_PRESSURE,                    INV_SENSOR_WAKEUP_PRESSURE      }
	};
	const MinDelayGenElementT MinDelayGenAccel2List[] = {
 800aa0c:	4a44      	ldr	r2, [pc, #272]	; (800ab20 <inv_set_hw_smplrt_dmp_odrs+0x12c>)
 800aa0e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800aa12:	ca07      	ldmia	r2, {r0, r1, r2}
 800aa14:	c303      	stmia	r3!, {r0, r1}
 800aa16:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_WAKEUP_ACCELEROMETER,               INV_SENSOR_WAKEUP_ACCEL         },
		{ANDROID_SENSOR_RAW_ACCELEROMETER,                  INV_SENSOR_ACCEL                },
		{ANDROID_SENSOR_LINEAR_ACCELERATION,                INV_SENSOR_SIXQ_accel           },
		{ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION,         INV_SENSOR_WAKEUP_SIXQ_accel    }
	};
	const MinDelayGenElementT MinDelayGenAccel3List[] = {
 800aa18:	4b42      	ldr	r3, [pc, #264]	; (800ab24 <inv_set_hw_smplrt_dmp_odrs+0x130>)
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	64bb      	str	r3, [r7, #72]	; 0x48
		{ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR,        INV_SENSOR_GEOMAG               },
		{ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR, INV_SENSOR_WAKEUP_GEOMAG        }
	};
	const MinDelayGenElementT MinDelayGenAccel4List[] = {
 800aa1e:	4a42      	ldr	r2, [pc, #264]	; (800ab28 <inv_set_hw_smplrt_dmp_odrs+0x134>)
 800aa20:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800aa24:	ca07      	ldmia	r2, {r0, r1, r2}
 800aa26:	c303      	stmia	r3!, {r0, r1}
 800aa28:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_STEP_COUNTER,                       INV_SENSOR_STEP_COUNTER         },
		{ANDROID_SENSOR_WAKEUP_STEP_DETECTOR,               INV_SENSOR_WAKEUP_STEP_COUNTER  },
		{ANDROID_SENSOR_WAKEUP_STEP_COUNTER,                INV_SENSOR_WAKEUP_STEP_COUNTER  },
		{ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION,          INV_SENSOR_WAKEUP_STEP_COUNTER  }
	};
	const MinDelayGenElementT MinDelayGenGyro2List[] = {
 800aa2a:	4a40      	ldr	r2, [pc, #256]	; (800ab2c <inv_set_hw_smplrt_dmp_odrs+0x138>)
 800aa2c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800aa30:	ca07      	ldmia	r2, {r0, r1, r2}
 800aa32:	c303      	stmia	r3!, {r0, r1}
 800aa34:	801a      	strh	r2, [r3, #0]
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE_UNCALIBRATED,      INV_SENSOR_WAKEUP_GYRO          },
		{ANDROID_SENSOR_GYROSCOPE,                          INV_SENSOR_CALIB_GYRO           },
		{ANDROID_SENSOR_RAW_GYROSCOPE,                      INV_SENSOR_GYRO           },
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE,                   INV_SENSOR_WAKEUP_CALIB_GYRO    }
	};
	const MinDelayGenElementT MinDelayGenGyro3List[] = {
 800aa36:	4b3e      	ldr	r3, [pc, #248]	; (800ab30 <inv_set_hw_smplrt_dmp_odrs+0x13c>)
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	62fb      	str	r3, [r7, #44]	; 0x2c
		{ANDROID_SENSOR_GYROSCOPE,                          INV_SENSOR_CALIB_GYRO           },
		{ANDROID_SENSOR_WAKEUP_GYROSCOPE,                   INV_SENSOR_WAKEUP_CALIB_GYRO    }
	};
	const MinDelayGenElementT MinDelayGenGyro4List[] = {
 800aa3c:	4a3d      	ldr	r2, [pc, #244]	; (800ab34 <inv_set_hw_smplrt_dmp_odrs+0x140>)
 800aa3e:	f107 0320 	add.w	r3, r7, #32
 800aa42:	ca07      	ldmia	r2, {r0, r1, r2}
 800aa44:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		{ANDROID_SENSOR_LINEAR_ACCELERATION,                INV_SENSOR_SIXQ                 },
		{ANDROID_SENSOR_WAKEUP_GRAVITY,                     INV_SENSOR_WAKEUP_SIXQ          },
		{ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR,        INV_SENSOR_WAKEUP_SIXQ          },
		{ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION,         INV_SENSOR_WAKEUP_SIXQ          }
	};
	const MinDelayGenElementT MinDelayGenGyro5List[] = {
 800aa48:	4a3b      	ldr	r2, [pc, #236]	; (800ab38 <inv_set_hw_smplrt_dmp_odrs+0x144>)
 800aa4a:	f107 0318 	add.w	r3, r7, #24
 800aa4e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800aa52:	e883 0003 	stmia.w	r3, {r0, r1}
		{ANDROID_SENSOR_ORIENTATION,                        INV_SENSOR_NINEQ                },
		{ANDROID_SENSOR_ROTATION_VECTOR,                    INV_SENSOR_NINEQ                },
		{ANDROID_SENSOR_WAKEUP_ORIENTATION,                 INV_SENSOR_WAKEUP_NINEQ         },
		{ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR,             INV_SENSOR_WAKEUP_NINEQ         }
	};
	const MinDelayGenElementT MinDelayGenCpass2List[] = {
 800aa56:	4b39      	ldr	r3, [pc, #228]	; (800ab3c <inv_set_hw_smplrt_dmp_odrs+0x148>)
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	617b      	str	r3, [r7, #20]
		{ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED,        INV_SENSOR_COMPASS              },
		{ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED,	INV_SENSOR_WAKEUP_COMPASS       }
	};
	const MinDelayGenElementT MinDelayGenCpass3List[] = {
 800aa5c:	4b38      	ldr	r3, [pc, #224]	; (800ab40 <inv_set_hw_smplrt_dmp_odrs+0x14c>)
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	613b      	str	r3, [r7, #16]
		{ANDROID_SENSOR_GEOMAGNETIC_FIELD,                  INV_SENSOR_CALIB_COMPASS        },
		{ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD,              INV_SENSOR_WAKEUP_CALIB_COMPASS }
	};
	const MinDelayGenElementT MinDelayGenPressure2List[] = {
 800aa62:	4b2e      	ldr	r3, [pc, #184]	; (800ab1c <inv_set_hw_smplrt_dmp_odrs+0x128>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	60fb      	str	r3, [r7, #12]
		{ANDROID_SENSOR_PRESSURE,                           INV_SENSOR_PRESSURE             },
		{ANDROID_SENSOR_WAKEUP_PRESSURE,                    INV_SENSOR_WAKEUP_PRESSURE      }
	};
	
	// Engine ACCEL Based
	minDly_accel = getMinDlyAccel(s);
 800aa68:	6878      	ldr	r0, [r7, #4]
 800aa6a:	f7ff fdab 	bl	800a5c4 <getMinDlyAccel>
 800aa6e:	4603      	mov	r3, r0
 800aa70:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a

	// Engine Gyro Based
	minDly_gyro  = getMinDlyGyro(s);
 800aa74:	6878      	ldr	r0, [r7, #4]
 800aa76:	f7ff fe43 	bl	800a700 <getMinDlyGyro>
 800aa7a:	4603      	mov	r3, r0
 800aa7c:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

	// Engine Cpass Based	
	minDly_cpass = getMinDlyCompass(s);
 800aa80:	6878      	ldr	r0, [r7, #4]
 800aa82:	f7ff fe9f 	bl	800a7c4 <getMinDlyCompass>
 800aa86:	4603      	mov	r3, r0
 800aa88:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66

	// Engine Pressure Based	
	minDly_pressure	=	MinDelayGen	(s, MinDelayGenPressureList);
 800aa8c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800aa90:	2202      	movs	r2, #2
 800aa92:	4619      	mov	r1, r3
 800aa94:	6878      	ldr	r0, [r7, #4]
 800aa96:	f7ff fd09 	bl	800a4ac <MinDelayGenActual>
 800aa9a:	4603      	mov	r3, r0
 800aa9c:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

	// get min delay of all enabled sensors of all sensor engine groups
	minDly = min(minDly_gyro, minDly_accel);
 800aaa0:	f8b7 206a 	ldrh.w	r2, [r7, #106]	; 0x6a
 800aaa4:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800aaa8:	4293      	cmp	r3, r2
 800aaaa:	bf28      	it	cs
 800aaac:	4613      	movcs	r3, r2
 800aaae:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
	minDly = min(minDly, minDly_cpass);
 800aab2:	f8b7 2066 	ldrh.w	r2, [r7, #102]	; 0x66
 800aab6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800aaba:	4293      	cmp	r3, r2
 800aabc:	bf28      	it	cs
 800aabe:	4613      	movcs	r3, r2
 800aac0:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
	minDly = min(minDly, minDly_pressure);
 800aac4:	f8b7 2064 	ldrh.w	r2, [r7, #100]	; 0x64
 800aac8:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800aacc:	4293      	cmp	r3, r2
 800aace:	bf28      	it	cs
 800aad0:	4613      	movcs	r3, r2
 800aad2:	f8a7 3060 	strh.w	r3, [r7, #96]	; 0x60
	
	// switch between low power and low noise at 500Hz boundary
	if (minDly != 0xFFFF) {
 800aad6:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800aada:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800aade:	4293      	cmp	r3, r2
 800aae0:	d030      	beq.n	800ab44 <inv_set_hw_smplrt_dmp_odrs+0x150>
		// above 500Hz boundary, force LN mode
		if (minDly==1) {
 800aae2:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800aae6:	2b01      	cmp	r3, #1
 800aae8:	d10b      	bne.n	800ab02 <inv_set_hw_smplrt_dmp_odrs+0x10e>
			if (s->base_state.chip_lp_ln_mode == CHIP_LOW_POWER_ICM20948) {
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	7e5b      	ldrb	r3, [r3, #25]
 800aaee:	2b01      	cmp	r3, #1
 800aaf0:	d134      	bne.n	800ab5c <inv_set_hw_smplrt_dmp_odrs+0x168>
				s->go_back_lp_when_odr_low = 1;
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	2201      	movs	r2, #1
 800aaf6:	f883 2244 	strb.w	r2, [r3, #580]	; 0x244
				inv_icm20948_enter_low_noise_mode(s);
 800aafa:	6878      	ldr	r0, [r7, #4]
 800aafc:	f001 fe5f 	bl	800c7be <inv_icm20948_enter_low_noise_mode>
 800ab00:	e02c      	b.n	800ab5c <inv_set_hw_smplrt_dmp_odrs+0x168>
			}
		} else { // below 500 Hz boundary, go back to originally requested mode
			if (s->go_back_lp_when_odr_low) {
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	f893 3244 	ldrb.w	r3, [r3, #580]	; 0x244
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d027      	beq.n	800ab5c <inv_set_hw_smplrt_dmp_odrs+0x168>
				s->go_back_lp_when_odr_low = 0;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2200      	movs	r2, #0
 800ab10:	f883 2244 	strb.w	r2, [r3, #580]	; 0x244
				inv_icm20948_enter_duty_cycle_mode(s);
 800ab14:	6878      	ldr	r0, [r7, #4]
 800ab16:	f001 fe3d 	bl	800c794 <inv_icm20948_enter_duty_cycle_mode>
 800ab1a:	e01f      	b.n	800ab5c <inv_set_hw_smplrt_dmp_odrs+0x168>
 800ab1c:	0801da24 	.word	0x0801da24
 800ab20:	0801da28 	.word	0x0801da28
 800ab24:	0801da34 	.word	0x0801da34
 800ab28:	0801da38 	.word	0x0801da38
 800ab2c:	0801da44 	.word	0x0801da44
 800ab30:	0801da50 	.word	0x0801da50
 800ab34:	0801da54 	.word	0x0801da54
 800ab38:	0801da60 	.word	0x0801da60
 800ab3c:	0801da68 	.word	0x0801da68
 800ab40:	0801da6c 	.word	0x0801da6c
			}	
		}
	} else // all sensors are turned OFF, force originally requested mode
	{
		if (s->go_back_lp_when_odr_low) {
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	f893 3244 	ldrb.w	r3, [r3, #580]	; 0x244
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d006      	beq.n	800ab5c <inv_set_hw_smplrt_dmp_odrs+0x168>
			s->go_back_lp_when_odr_low = 0;
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	2200      	movs	r2, #0
 800ab52:	f883 2244 	strb.w	r2, [r3, #580]	; 0x244
			inv_icm20948_enter_duty_cycle_mode(s);
 800ab56:	6878      	ldr	r0, [r7, #4]
 800ab58:	f001 fe1c 	bl	800c794 <inv_icm20948_enter_duty_cycle_mode>
		}
	}
	
	if (minDly_accel != 0xFFFF)    minDly_accel = minDly;
 800ab5c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800ab60:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ab64:	4293      	cmp	r3, r2
 800ab66:	d003      	beq.n	800ab70 <inv_set_hw_smplrt_dmp_odrs+0x17c>
 800ab68:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800ab6c:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
	if (minDly_gyro  != 0xFFFF)    minDly_gyro  = minDly;
 800ab70:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800ab74:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ab78:	4293      	cmp	r3, r2
 800ab7a:	d003      	beq.n	800ab84 <inv_set_hw_smplrt_dmp_odrs+0x190>
 800ab7c:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800ab80:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
	if (minDly_cpass != 0xFFFF)    minDly_cpass = minDly;
 800ab84:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800ab88:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ab8c:	4293      	cmp	r3, r2
 800ab8e:	d003      	beq.n	800ab98 <inv_set_hw_smplrt_dmp_odrs+0x1a4>
 800ab90:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800ab94:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	if (minDly_pressure != 0xFFFF) minDly_pressure = minDly;
 800ab98:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800ab9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800aba0:	4293      	cmp	r3, r2
 800aba2:	d003      	beq.n	800abac <inv_set_hw_smplrt_dmp_odrs+0x1b8>
 800aba4:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800aba8:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

	if (s->bac_request != 0) {
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	f8b3 3242 	ldrh.w	r3, [r3, #578]	; 0x242
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d035      	beq.n	800ac22 <inv_set_hw_smplrt_dmp_odrs+0x22e>
		unsigned short lBACMinDly = min(INV_ODR_DEFAULT_BAC, minDly_accel);
 800abb6:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800abba:	2b12      	cmp	r3, #18
 800abbc:	bf28      	it	cs
 800abbe:	2312      	movcs	r3, #18
 800abc0:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
		// estimate closest decimator value to have 56Hz multiple and apply it
		lBACMinDly = 1000/(get_multiple_56_rate(lBACMinDly));
 800abc4:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800abc8:	4618      	mov	r0, r3
 800abca:	f000 f9d3 	bl	800af74 <get_multiple_56_rate>
 800abce:	4603      	mov	r3, r0
 800abd0:	461a      	mov	r2, r3
 800abd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800abd6:	fb93 f3f2 	sdiv	r3, r3, r2
 800abda:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
		dmp_icm20948_set_bac_rate(s, get_multiple_56_rate(lBACMinDly));
 800abde:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800abe2:	4618      	mov	r0, r3
 800abe4:	f000 f9c6 	bl	800af74 <get_multiple_56_rate>
 800abe8:	4603      	mov	r3, r0
 800abea:	4619      	mov	r1, r3
 800abec:	6878      	ldr	r0, [r7, #4]
 800abee:	f004 fc33 	bl	800f458 <dmp_icm20948_set_bac_rate>
		minDly_accel = lBACMinDly;
 800abf2:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800abf6:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 800abfa:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800abfe:	4618      	mov	r0, r3
 800ac00:	f7ff fcc2 	bl	800a588 <SampleRateDividerGet>
 800ac04:	4603      	mov	r3, r0
 800ac06:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
		result |= DividerRateSet(s, lBACMinDly, hw_smplrt_divider, INV_SENSOR_ACTIVITY_CLASSIFIER);
 800ac0a:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 800ac0e:	f8b7 105e 	ldrh.w	r1, [r7, #94]	; 0x5e
 800ac12:	230d      	movs	r3, #13
 800ac14:	6878      	ldr	r0, [r7, #4]
 800ac16:	f7ff fc77 	bl	800a508 <DividerRateSet>
 800ac1a:	4602      	mov	r2, r0
 800ac1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac1e:	4313      	orrs	r3, r2
 800ac20:	66fb      	str	r3, [r7, #108]	; 0x6c
	}
	if (s->b2s_status != 0) {
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	f8b3 3156 	ldrh.w	r3, [r3, #342]	; 0x156
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d035      	beq.n	800ac98 <inv_set_hw_smplrt_dmp_odrs+0x2a4>
		unsigned short lB2SMinDly = min(INV_ODR_DEFAULT_B2S, minDly_accel);
 800ac2c:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800ac30:	2b12      	cmp	r3, #18
 800ac32:	bf28      	it	cs
 800ac34:	2312      	movcs	r3, #18
 800ac36:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
		lB2SMinDly = 1000/(get_multiple_56_rate(lB2SMinDly));
 800ac3a:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800ac3e:	4618      	mov	r0, r3
 800ac40:	f000 f998 	bl	800af74 <get_multiple_56_rate>
 800ac44:	4603      	mov	r3, r0
 800ac46:	461a      	mov	r2, r3
 800ac48:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ac4c:	fb93 f3f2 	sdiv	r3, r3, r2
 800ac50:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
		dmp_icm20948_set_b2s_rate(s, get_multiple_56_rate(lB2SMinDly));
 800ac54:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800ac58:	4618      	mov	r0, r3
 800ac5a:	f000 f98b 	bl	800af74 <get_multiple_56_rate>
 800ac5e:	4603      	mov	r3, r0
 800ac60:	4619      	mov	r1, r3
 800ac62:	6878      	ldr	r0, [r7, #4]
 800ac64:	f004 fc43 	bl	800f4ee <dmp_icm20948_set_b2s_rate>
		minDly_accel = lB2SMinDly;
 800ac68:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800ac6c:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 800ac70:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800ac74:	4618      	mov	r0, r3
 800ac76:	f7ff fc87 	bl	800a588 <SampleRateDividerGet>
 800ac7a:	4603      	mov	r3, r0
 800ac7c:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
		result |= DividerRateSet(s, lB2SMinDly, hw_smplrt_divider, INV_SENSOR_BRING_TO_SEE);
 800ac80:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 800ac84:	f8b7 105c 	ldrh.w	r1, [r7, #92]	; 0x5c
 800ac88:	230f      	movs	r3, #15
 800ac8a:	6878      	ldr	r0, [r7, #4]
 800ac8c:	f7ff fc3c 	bl	800a508 <DividerRateSet>
 800ac90:	4602      	mov	r2, r0
 800ac92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ac94:	4313      	orrs	r3, r2
 800ac96:	66fb      	str	r3, [r7, #108]	; 0x6c
	}

	// set odrs for each enabled sensors

	// Engine ACCEL Based
	if (minDly_accel != 0xFFFF)	{ // 0xFFFF -- none accel based sensor enable
 800ac98:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800ac9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800aca0:	4293      	cmp	r3, r2
 800aca2:	d06d      	beq.n	800ad80 <inv_set_hw_smplrt_dmp_odrs+0x38c>
		hw_smplrt_divider = SampleRateDividerGet(minDly_accel);
 800aca4:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800aca8:	4618      	mov	r0, r3
 800acaa:	f7ff fc6d 	bl	800a588 <SampleRateDividerGet>
 800acae:	4603      	mov	r3, r0
 800acb0:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62

		if (hw_smplrt_divider != s->lLastHwSmplrtDividerAcc) {
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	f8b3 3236 	ldrh.w	r3, [r3, #566]	; 0x236
 800acba:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 800acbe:	429a      	cmp	r2, r3
 800acc0:	d025      	beq.n	800ad0e <inv_set_hw_smplrt_dmp_odrs+0x31a>
			
			result |= inv_icm20948_ctrl_set_accel_quaternion_gain(s, hw_smplrt_divider);
 800acc2:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800acc6:	4619      	mov	r1, r3
 800acc8:	6878      	ldr	r0, [r7, #4]
 800acca:	f001 f9c5 	bl	800c058 <inv_icm20948_ctrl_set_accel_quaternion_gain>
 800acce:	4602      	mov	r2, r0
 800acd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800acd2:	4313      	orrs	r3, r2
 800acd4:	66fb      	str	r3, [r7, #108]	; 0x6c
			result |= inv_icm20948_ctrl_set_accel_cal_params(s, hw_smplrt_divider);
 800acd6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800acda:	4619      	mov	r1, r3
 800acdc:	6878      	ldr	r0, [r7, #4]
 800acde:	f001 fa0d 	bl	800c0fc <inv_icm20948_ctrl_set_accel_cal_params>
 800ace2:	4602      	mov	r2, r0
 800ace4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ace6:	4313      	orrs	r3, r2
 800ace8:	66fb      	str	r3, [r7, #108]	; 0x6c
			result |= inv_icm20948_set_accel_divider(s, hw_smplrt_divider - 1);
 800acea:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800acee:	3b01      	subs	r3, #1
 800acf0:	b29b      	uxth	r3, r3
 800acf2:	b21b      	sxth	r3, r3
 800acf4:	4619      	mov	r1, r3
 800acf6:	6878      	ldr	r0, [r7, #4]
 800acf8:	f001 ff4a 	bl	800cb90 <inv_icm20948_set_accel_divider>
 800acfc:	4602      	mov	r2, r0
 800acfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ad00:	4313      	orrs	r3, r2
 800ad02:	66fb      	str	r3, [r7, #108]	; 0x6c
			s->lLastHwSmplrtDividerAcc = hw_smplrt_divider;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 800ad0a:	f8a3 2236 	strh.w	r2, [r3, #566]	; 0x236
		}

		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel2List), hw_smplrt_divider, INV_SENSOR_ACCEL);
 800ad0e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800ad12:	2205      	movs	r2, #5
 800ad14:	4619      	mov	r1, r3
 800ad16:	6878      	ldr	r0, [r7, #4]
 800ad18:	f7ff fbc8 	bl	800a4ac <MinDelayGenActual>
 800ad1c:	4603      	mov	r3, r0
 800ad1e:	4619      	mov	r1, r3
 800ad20:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 800ad24:	2300      	movs	r3, #0
 800ad26:	6878      	ldr	r0, [r7, #4]
 800ad28:	f7ff fbee 	bl	800a508 <DividerRateSet>
 800ad2c:	4602      	mov	r2, r0
 800ad2e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ad30:	4313      	orrs	r3, r2
 800ad32:	66fb      	str	r3, [r7, #108]	; 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel3List), hw_smplrt_divider, INV_SENSOR_GEOMAG);
 800ad34:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800ad38:	2202      	movs	r2, #2
 800ad3a:	4619      	mov	r1, r3
 800ad3c:	6878      	ldr	r0, [r7, #4]
 800ad3e:	f7ff fbb5 	bl	800a4ac <MinDelayGenActual>
 800ad42:	4603      	mov	r3, r0
 800ad44:	4619      	mov	r1, r3
 800ad46:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 800ad4a:	2307      	movs	r3, #7
 800ad4c:	6878      	ldr	r0, [r7, #4]
 800ad4e:	f7ff fbdb 	bl	800a508 <DividerRateSet>
 800ad52:	4602      	mov	r2, r0
 800ad54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ad56:	4313      	orrs	r3, r2
 800ad58:	66fb      	str	r3, [r7, #108]	; 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenAccel4List), hw_smplrt_divider, INV_SENSOR_STEP_COUNTER);
 800ad5a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800ad5e:	2205      	movs	r2, #5
 800ad60:	4619      	mov	r1, r3
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	f7ff fba2 	bl	800a4ac <MinDelayGenActual>
 800ad68:	4603      	mov	r3, r0
 800ad6a:	4619      	mov	r1, r3
 800ad6c:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 800ad70:	230c      	movs	r3, #12
 800ad72:	6878      	ldr	r0, [r7, #4]
 800ad74:	f7ff fbc8 	bl	800a508 <DividerRateSet>
 800ad78:	4602      	mov	r2, r0
 800ad7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ad7c:	4313      	orrs	r3, r2
 800ad7e:	66fb      	str	r3, [r7, #108]	; 0x6c
		
	}

	// Engine Gyro Based
	if (minDly_gyro != 0xFFFF) { // 0xFFFF -- none gyro based sensor enable
 800ad80:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800ad84:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ad88:	4293      	cmp	r3, r2
 800ad8a:	d06c      	beq.n	800ae66 <inv_set_hw_smplrt_dmp_odrs+0x472>
		hw_smplrt_divider = SampleRateDividerGet(minDly_gyro);
 800ad8c:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800ad90:	4618      	mov	r0, r3
 800ad92:	f7ff fbf9 	bl	800a588 <SampleRateDividerGet>
 800ad96:	4603      	mov	r3, r0
 800ad98:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62

		if (hw_smplrt_divider != s->lLastHwSmplrtDividerGyr) {
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	f8b3 3238 	ldrh.w	r3, [r3, #568]	; 0x238
 800ada2:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 800ada6:	429a      	cmp	r2, r3
 800ada8:	d011      	beq.n	800adce <inv_set_hw_smplrt_dmp_odrs+0x3da>
			result |= inv_icm20948_set_gyro_divider(s, (unsigned char)(hw_smplrt_divider - 1));
 800adaa:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800adae:	b2db      	uxtb	r3, r3
 800adb0:	3b01      	subs	r3, #1
 800adb2:	b2db      	uxtb	r3, r3
 800adb4:	4619      	mov	r1, r3
 800adb6:	6878      	ldr	r0, [r7, #4]
 800adb8:	f001 fea4 	bl	800cb04 <inv_icm20948_set_gyro_divider>
 800adbc:	4602      	mov	r2, r0
 800adbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800adc0:	4313      	orrs	r3, r2
 800adc2:	66fb      	str	r3, [r7, #108]	; 0x6c
			s->lLastHwSmplrtDividerGyr = hw_smplrt_divider;
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 800adca:	f8a3 2238 	strh.w	r2, [r3, #568]	; 0x238
		}

		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro2List), hw_smplrt_divider, INV_SENSOR_GYRO);
 800adce:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800add2:	2205      	movs	r2, #5
 800add4:	4619      	mov	r1, r3
 800add6:	6878      	ldr	r0, [r7, #4]
 800add8:	f7ff fb68 	bl	800a4ac <MinDelayGenActual>
 800addc:	4603      	mov	r3, r0
 800adde:	4619      	mov	r1, r3
 800ade0:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 800ade4:	2301      	movs	r3, #1
 800ade6:	6878      	ldr	r0, [r7, #4]
 800ade8:	f7ff fb8e 	bl	800a508 <DividerRateSet>
 800adec:	4602      	mov	r2, r0
 800adee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800adf0:	4313      	orrs	r3, r2
 800adf2:	66fb      	str	r3, [r7, #108]	; 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro3List), hw_smplrt_divider, INV_SENSOR_CALIB_GYRO);
 800adf4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800adf8:	2202      	movs	r2, #2
 800adfa:	4619      	mov	r1, r3
 800adfc:	6878      	ldr	r0, [r7, #4]
 800adfe:	f7ff fb55 	bl	800a4ac <MinDelayGenActual>
 800ae02:	4603      	mov	r3, r0
 800ae04:	4619      	mov	r1, r3
 800ae06:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 800ae0a:	230a      	movs	r3, #10
 800ae0c:	6878      	ldr	r0, [r7, #4]
 800ae0e:	f7ff fb7b 	bl	800a508 <DividerRateSet>
 800ae12:	4602      	mov	r2, r0
 800ae14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ae16:	4313      	orrs	r3, r2
 800ae18:	66fb      	str	r3, [r7, #108]	; 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro4List), hw_smplrt_divider, INV_SENSOR_SIXQ);
 800ae1a:	f107 0320 	add.w	r3, r7, #32
 800ae1e:	2206      	movs	r2, #6
 800ae20:	4619      	mov	r1, r3
 800ae22:	6878      	ldr	r0, [r7, #4]
 800ae24:	f7ff fb42 	bl	800a4ac <MinDelayGenActual>
 800ae28:	4603      	mov	r3, r0
 800ae2a:	4619      	mov	r1, r3
 800ae2c:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 800ae30:	2305      	movs	r3, #5
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	f7ff fb68 	bl	800a508 <DividerRateSet>
 800ae38:	4602      	mov	r2, r0
 800ae3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ae3c:	4313      	orrs	r3, r2
 800ae3e:	66fb      	str	r3, [r7, #108]	; 0x6c
		result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenGyro5List), hw_smplrt_divider, INV_SENSOR_NINEQ);
 800ae40:	f107 0318 	add.w	r3, r7, #24
 800ae44:	2204      	movs	r2, #4
 800ae46:	4619      	mov	r1, r3
 800ae48:	6878      	ldr	r0, [r7, #4]
 800ae4a:	f7ff fb2f 	bl	800a4ac <MinDelayGenActual>
 800ae4e:	4603      	mov	r3, r0
 800ae50:	4619      	mov	r1, r3
 800ae52:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 800ae56:	2306      	movs	r3, #6
 800ae58:	6878      	ldr	r0, [r7, #4]
 800ae5a:	f7ff fb55 	bl	800a508 <DividerRateSet>
 800ae5e:	4602      	mov	r2, r0
 800ae60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ae62:	4313      	orrs	r3, r2
 800ae64:	66fb      	str	r3, [r7, #108]	; 0x6c
	}

	// Engine Cpass and Pressure Based	
	if ((minDly_cpass != 0xFFFF) || (minDly_pressure != 0xFFFF)) {
 800ae66:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800ae6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ae6e:	4293      	cmp	r3, r2
 800ae70:	d105      	bne.n	800ae7e <inv_set_hw_smplrt_dmp_odrs+0x48a>
 800ae72:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800ae76:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ae7a:	4293      	cmp	r3, r2
 800ae7c:	d075      	beq.n	800af6a <inv_set_hw_smplrt_dmp_odrs+0x576>
		unsigned int lI2cEffectiveDivider = 0;
 800ae7e:	2300      	movs	r3, #0
 800ae80:	60bb      	str	r3, [r7, #8]

		// if compass or pressure are alone, compute 1st stage divider, otherwise it will be taken from accel or gyro
		if ( (minDly_accel == 0xFFFF) && (minDly_gyro == 0xFFFF) )
 800ae82:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800ae86:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ae8a:	4293      	cmp	r3, r2
 800ae8c:	d10d      	bne.n	800aeaa <inv_set_hw_smplrt_dmp_odrs+0x4b6>
 800ae8e:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800ae92:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ae96:	4293      	cmp	r3, r2
 800ae98:	d107      	bne.n	800aeaa <inv_set_hw_smplrt_dmp_odrs+0x4b6>
			hw_smplrt_divider = SampleRateDividerGet(minDly);
 800ae9a:	f8b7 3060 	ldrh.w	r3, [r7, #96]	; 0x60
 800ae9e:	4618      	mov	r0, r3
 800aea0:	f7ff fb72 	bl	800a588 <SampleRateDividerGet>
 800aea4:	4603      	mov	r3, r0
 800aea6:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62

		// Apply compass or pressure ODR to I2C and get effective ODR
		// so that 2nd level of divider can take into account real frequency we can expect
		// to determine its divider value
		result |= inv_icm20948_secondary_set_odr(s, hw_smplrt_divider, &lI2cEffectiveDivider);
 800aeaa:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800aeae:	f107 0208 	add.w	r2, r7, #8
 800aeb2:	4619      	mov	r1, r3
 800aeb4:	6878      	ldr	r0, [r7, #4]
 800aeb6:	f7ff fab5 	bl	800a424 <inv_icm20948_secondary_set_odr>
 800aeba:	4602      	mov	r2, r0
 800aebc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aebe:	4313      	orrs	r3, r2
 800aec0:	66fb      	str	r3, [r7, #108]	; 0x6c

		// if compass or pressure are alone, recompute 1st stage divider based on configured divider for I2C
		// otherwise divider is taken from accel or gyro, so there is no need to recompute effective divider value
		// based on the divider we just applied
		if ( (minDly_accel == 0xFFFF) && (minDly_gyro == 0xFFFF) )
 800aec2:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800aec6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800aeca:	4293      	cmp	r3, r2
 800aecc:	d108      	bne.n	800aee0 <inv_set_hw_smplrt_dmp_odrs+0x4ec>
 800aece:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 800aed2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800aed6:	4293      	cmp	r3, r2
 800aed8:	d102      	bne.n	800aee0 <inv_set_hw_smplrt_dmp_odrs+0x4ec>
			hw_smplrt_divider = lI2cEffectiveDivider;
 800aeda:	68bb      	ldr	r3, [r7, #8]
 800aedc:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62

		if (minDly_cpass != 0xFFFF) {
 800aee0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800aee4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800aee8:	4293      	cmp	r3, r2
 800aeea:	d025      	beq.n	800af38 <inv_set_hw_smplrt_dmp_odrs+0x544>
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenCpass2List), hw_smplrt_divider, INV_SENSOR_COMPASS);
 800aeec:	f107 0314 	add.w	r3, r7, #20
 800aef0:	2202      	movs	r2, #2
 800aef2:	4619      	mov	r1, r3
 800aef4:	6878      	ldr	r0, [r7, #4]
 800aef6:	f7ff fad9 	bl	800a4ac <MinDelayGenActual>
 800aefa:	4603      	mov	r3, r0
 800aefc:	4619      	mov	r1, r3
 800aefe:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 800af02:	2303      	movs	r3, #3
 800af04:	6878      	ldr	r0, [r7, #4]
 800af06:	f7ff faff 	bl	800a508 <DividerRateSet>
 800af0a:	4602      	mov	r2, r0
 800af0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af0e:	4313      	orrs	r3, r2
 800af10:	66fb      	str	r3, [r7, #108]	; 0x6c
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenCpass3List), hw_smplrt_divider, INV_SENSOR_CALIB_COMPASS);
 800af12:	f107 0310 	add.w	r3, r7, #16
 800af16:	2202      	movs	r2, #2
 800af18:	4619      	mov	r1, r3
 800af1a:	6878      	ldr	r0, [r7, #4]
 800af1c:	f7ff fac6 	bl	800a4ac <MinDelayGenActual>
 800af20:	4603      	mov	r3, r0
 800af22:	4619      	mov	r1, r3
 800af24:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 800af28:	230b      	movs	r3, #11
 800af2a:	6878      	ldr	r0, [r7, #4]
 800af2c:	f7ff faec 	bl	800a508 <DividerRateSet>
 800af30:	4602      	mov	r2, r0
 800af32:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af34:	4313      	orrs	r3, r2
 800af36:	66fb      	str	r3, [r7, #108]	; 0x6c
		}

		if (minDly_pressure != 0xFFFF)
 800af38:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800af3c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800af40:	4293      	cmp	r3, r2
 800af42:	d012      	beq.n	800af6a <inv_set_hw_smplrt_dmp_odrs+0x576>
			result |= DividerRateSet(s, MinDelayGen(s, MinDelayGenPressure2List), hw_smplrt_divider, INV_SENSOR_PRESSURE);
 800af44:	f107 030c 	add.w	r3, r7, #12
 800af48:	2202      	movs	r2, #2
 800af4a:	4619      	mov	r1, r3
 800af4c:	6878      	ldr	r0, [r7, #4]
 800af4e:	f7ff faad 	bl	800a4ac <MinDelayGenActual>
 800af52:	4603      	mov	r3, r0
 800af54:	4619      	mov	r1, r3
 800af56:	f8b7 2062 	ldrh.w	r2, [r7, #98]	; 0x62
 800af5a:	2309      	movs	r3, #9
 800af5c:	6878      	ldr	r0, [r7, #4]
 800af5e:	f7ff fad3 	bl	800a508 <DividerRateSet>
 800af62:	4602      	mov	r2, r0
 800af64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af66:	4313      	orrs	r3, r2
 800af68:	66fb      	str	r3, [r7, #108]	; 0x6c
	}

	return result;
 800af6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
}
 800af6c:	4618      	mov	r0, r3
 800af6e:	3770      	adds	r7, #112	; 0x70
 800af70:	46bd      	mov	sp, r7
 800af72:	bd80      	pop	{r7, pc}

0800af74 <get_multiple_56_rate>:

static short get_multiple_56_rate(unsigned short delayInMs)
{
 800af74:	b480      	push	{r7}
 800af76:	b085      	sub	sp, #20
 800af78:	af00      	add	r7, sp, #0
 800af7a:	4603      	mov	r3, r0
 800af7c:	80fb      	strh	r3, [r7, #6]
	short lfreq = 0;
 800af7e:	2300      	movs	r3, #0
 800af80:	81fb      	strh	r3, [r7, #14]

	// > 1KHz
	if( delayInMs < 2 ){
 800af82:	88fb      	ldrh	r3, [r7, #6]
 800af84:	2b01      	cmp	r3, #1
 800af86:	d803      	bhi.n	800af90 <get_multiple_56_rate+0x1c>
	lfreq = DMP_ALGO_FREQ_900;
 800af88:	f44f 7361 	mov.w	r3, #900	; 0x384
 800af8c:	81fb      	strh	r3, [r7, #14]
 800af8e:	e020      	b.n	800afd2 <get_multiple_56_rate+0x5e>
	}
	// 225Hz - 500Hz
	else if(( delayInMs >= 2 ) && ( delayInMs < 4 )){
 800af90:	88fb      	ldrh	r3, [r7, #6]
 800af92:	2b01      	cmp	r3, #1
 800af94:	d906      	bls.n	800afa4 <get_multiple_56_rate+0x30>
 800af96:	88fb      	ldrh	r3, [r7, #6]
 800af98:	2b03      	cmp	r3, #3
 800af9a:	d803      	bhi.n	800afa4 <get_multiple_56_rate+0x30>
	lfreq = DMP_ALGO_FREQ_450;
 800af9c:	f44f 73e1 	mov.w	r3, #450	; 0x1c2
 800afa0:	81fb      	strh	r3, [r7, #14]
 800afa2:	e016      	b.n	800afd2 <get_multiple_56_rate+0x5e>
	}
	// 112Hz - 225Hz
	else if(( delayInMs >= 4 ) && ( delayInMs < 8 )){
 800afa4:	88fb      	ldrh	r3, [r7, #6]
 800afa6:	2b03      	cmp	r3, #3
 800afa8:	d905      	bls.n	800afb6 <get_multiple_56_rate+0x42>
 800afaa:	88fb      	ldrh	r3, [r7, #6]
 800afac:	2b07      	cmp	r3, #7
 800afae:	d802      	bhi.n	800afb6 <get_multiple_56_rate+0x42>
	lfreq = DMP_ALGO_FREQ_225;
 800afb0:	23e1      	movs	r3, #225	; 0xe1
 800afb2:	81fb      	strh	r3, [r7, #14]
 800afb4:	e00d      	b.n	800afd2 <get_multiple_56_rate+0x5e>
	}
	// 56Hz - 112Hz
	else if(( delayInMs >= 8 ) && ( delayInMs < 17 )){
 800afb6:	88fb      	ldrh	r3, [r7, #6]
 800afb8:	2b07      	cmp	r3, #7
 800afba:	d905      	bls.n	800afc8 <get_multiple_56_rate+0x54>
 800afbc:	88fb      	ldrh	r3, [r7, #6]
 800afbe:	2b10      	cmp	r3, #16
 800afc0:	d802      	bhi.n	800afc8 <get_multiple_56_rate+0x54>
	lfreq = DMP_ALGO_FREQ_112;
 800afc2:	2370      	movs	r3, #112	; 0x70
 800afc4:	81fb      	strh	r3, [r7, #14]
 800afc6:	e004      	b.n	800afd2 <get_multiple_56_rate+0x5e>
	}
	// < 56Hz
	else if(delayInMs >= 17){
 800afc8:	88fb      	ldrh	r3, [r7, #6]
 800afca:	2b10      	cmp	r3, #16
 800afcc:	d901      	bls.n	800afd2 <get_multiple_56_rate+0x5e>
	lfreq = DMP_ALGO_FREQ_56;
 800afce:	2338      	movs	r3, #56	; 0x38
 800afd0:	81fb      	strh	r3, [r7, #14]
	}
	
	return lfreq;
 800afd2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800afd6:	4618      	mov	r0, r3
 800afd8:	3714      	adds	r7, #20
 800afda:	46bd      	mov	sp, r7
 800afdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe0:	4770      	bx	lr
	...

0800afe4 <inv_icm20948_set_odr>:

int inv_icm20948_set_odr(struct inv_icm20948 * s, unsigned char androidSensor, unsigned short delayInMs)
{
 800afe4:	b590      	push	{r4, r7, lr}
 800afe6:	b085      	sub	sp, #20
 800afe8:	af00      	add	r7, sp, #0
 800afea:	6078      	str	r0, [r7, #4]
 800afec:	460b      	mov	r3, r1
 800afee:	70fb      	strb	r3, [r7, #3]
 800aff0:	4613      	mov	r3, r2
 800aff2:	803b      	strh	r3, [r7, #0]
	int result;

	if(sensor_needs_compass(androidSensor))
 800aff4:	78fb      	ldrb	r3, [r7, #3]
 800aff6:	4618      	mov	r0, r3
 800aff8:	f001 f97c 	bl	800c2f4 <sensor_needs_compass>
 800affc:	4603      	mov	r3, r0
 800affe:	2b00      	cmp	r3, #0
 800b000:	d008      	beq.n	800b014 <inv_icm20948_set_odr+0x30>
		if(!inv_icm20948_get_compass_availability(s))
 800b002:	6878      	ldr	r0, [r7, #4]
 800b004:	f001 fd3e 	bl	800ca84 <inv_icm20948_get_compass_availability>
 800b008:	4603      	mov	r3, r0
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d102      	bne.n	800b014 <inv_icm20948_set_odr+0x30>
			return -1;
 800b00e:	f04f 33ff 	mov.w	r3, #4294967295
 800b012:	e1d6      	b.n	800b3c2 <inv_icm20948_set_odr+0x3de>
	
	//check if sensor is bac algo dependant
	if(sensor_needs_bac_algo(androidSensor)) {
 800b014:	78fb      	ldrb	r3, [r7, #3]
 800b016:	4618      	mov	r0, r3
 800b018:	f001 f9ce 	bl	800c3b8 <sensor_needs_bac_algo>
 800b01c:	4603      	mov	r3, r0
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d001      	beq.n	800b026 <inv_icm20948_set_odr+0x42>
		// set odr for sensors using BAC (1/56)
		delayInMs = INV_ODR_DEFAULT_BAC;
 800b022:	2312      	movs	r3, #18
 800b024:	803b      	strh	r3, [r7, #0]
	}
	
	inv_icm20948_prevent_lpen_control(s);
 800b026:	6878      	ldr	r0, [r7, #4]
 800b028:	f001 fa1a 	bl	800c460 <inv_icm20948_prevent_lpen_control>

	// check that requested ODR is within the allowed limits
	if (delayInMs < s->inv_androidSensorsOdr_boundaries[androidSensor][0]) delayInMs = s->inv_androidSensorsOdr_boundaries[androidSensor][0];
 800b02c:	78fa      	ldrb	r2, [r7, #3]
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	325a      	adds	r2, #90	; 0x5a
 800b032:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 800b036:	883a      	ldrh	r2, [r7, #0]
 800b038:	429a      	cmp	r2, r3
 800b03a:	d205      	bcs.n	800b048 <inv_icm20948_set_odr+0x64>
 800b03c:	78fa      	ldrb	r2, [r7, #3]
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	325a      	adds	r2, #90	; 0x5a
 800b042:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
 800b046:	803b      	strh	r3, [r7, #0]
	if (delayInMs > s->inv_androidSensorsOdr_boundaries[androidSensor][1]) delayInMs = s->inv_androidSensorsOdr_boundaries[androidSensor][1];
 800b048:	78fb      	ldrb	r3, [r7, #3]
 800b04a:	687a      	ldr	r2, [r7, #4]
 800b04c:	009b      	lsls	r3, r3, #2
 800b04e:	4413      	add	r3, r2
 800b050:	f8b3 316a 	ldrh.w	r3, [r3, #362]	; 0x16a
 800b054:	883a      	ldrh	r2, [r7, #0]
 800b056:	429a      	cmp	r2, r3
 800b058:	d906      	bls.n	800b068 <inv_icm20948_set_odr+0x84>
 800b05a:	78fb      	ldrb	r3, [r7, #3]
 800b05c:	687a      	ldr	r2, [r7, #4]
 800b05e:	009b      	lsls	r3, r3, #2
 800b060:	4413      	add	r3, r2
 800b062:	f8b3 316a 	ldrh.w	r3, [r3, #362]	; 0x16a
 800b066:	803b      	strh	r3, [r7, #0]
	switch (androidSensor) {
 800b068:	78fb      	ldrb	r3, [r7, #3]
 800b06a:	2b30      	cmp	r3, #48	; 0x30
 800b06c:	f200 818e 	bhi.w	800b38c <inv_icm20948_set_odr+0x3a8>
 800b070:	a201      	add	r2, pc, #4	; (adr r2, 800b078 <inv_icm20948_set_odr+0x94>)
 800b072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b076:	bf00      	nop
 800b078:	0800b38d 	.word	0x0800b38d
 800b07c:	0800b13d 	.word	0x0800b13d
 800b080:	0800b2a3 	.word	0x0800b2a3
 800b084:	0800b26f 	.word	0x0800b26f
 800b088:	0800b243 	.word	0x0800b243
 800b08c:	0800b2ad 	.word	0x0800b2ad
 800b090:	0800b36f 	.word	0x0800b36f
 800b094:	0800b38d 	.word	0x0800b38d
 800b098:	0800b365 	.word	0x0800b365
 800b09c:	0800b24d 	.word	0x0800b24d
 800b0a0:	0800b24d 	.word	0x0800b24d
 800b0a4:	0800b26f 	.word	0x0800b26f
 800b0a8:	0800b38d 	.word	0x0800b38d
 800b0ac:	0800b38d 	.word	0x0800b38d
 800b0b0:	0800b299 	.word	0x0800b299
 800b0b4:	0800b24d 	.word	0x0800b24d
 800b0b8:	0800b1d3 	.word	0x0800b1d3
 800b0bc:	0800b2c1 	.word	0x0800b2c1
 800b0c0:	0800b1ad 	.word	0x0800b1ad
 800b0c4:	0800b1ad 	.word	0x0800b1ad
 800b0c8:	0800b1b7 	.word	0x0800b1b7
 800b0cc:	0800b38d 	.word	0x0800b38d
 800b0d0:	0800b2ad 	.word	0x0800b2ad
 800b0d4:	0800b2b7 	.word	0x0800b2b7
 800b0d8:	0800b35b 	.word	0x0800b35b
 800b0dc:	0800b327 	.word	0x0800b327
 800b0e0:	0800b2fb 	.word	0x0800b2fb
 800b0e4:	0800b365 	.word	0x0800b365
 800b0e8:	0800b379 	.word	0x0800b379
 800b0ec:	0800b305 	.word	0x0800b305
 800b0f0:	0800b305 	.word	0x0800b305
 800b0f4:	0800b327 	.word	0x0800b327
 800b0f8:	0800b38d 	.word	0x0800b38d
 800b0fc:	0800b38d 	.word	0x0800b38d
 800b100:	0800b351 	.word	0x0800b351
 800b104:	0800b305 	.word	0x0800b305
 800b108:	0800b2f1 	.word	0x0800b2f1
 800b10c:	0800b2c1 	.word	0x0800b2c1
 800b110:	0800b2c1 	.word	0x0800b2c1
 800b114:	0800b2cb 	.word	0x0800b2cb
 800b118:	0800b38d 	.word	0x0800b38d
 800b11c:	0800b2dd 	.word	0x0800b2dd
 800b120:	0800b175 	.word	0x0800b175
 800b124:	0800b20b 	.word	0x0800b20b
 800b128:	0800b38d 	.word	0x0800b38d
 800b12c:	0800b2e7 	.word	0x0800b2e7
 800b130:	0800b383 	.word	0x0800b383
 800b134:	0800b1c9 	.word	0x0800b1c9
 800b138:	0800b38d 	.word	0x0800b38d
		case ANDROID_SENSOR_ACCELEROMETER:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER))
 800b13c:	212a      	movs	r1, #42	; 0x2a
 800b13e:	6878      	ldr	r0, [r7, #4]
 800b140:	f7ff f999 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800b144:	4603      	mov	r3, r0
 800b146:	2b00      	cmp	r3, #0
 800b148:	d00b      	beq.n	800b162 <inv_icm20948_set_odr+0x17e>
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(delayInMs,s->odr_racc_ms);
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	f8b3 3248 	ldrh.w	r3, [r3, #584]	; 0x248
 800b150:	883a      	ldrh	r2, [r7, #0]
 800b152:	4293      	cmp	r3, r2
 800b154:	bf28      	it	cs
 800b156:	4613      	movcs	r3, r2
 800b158:	b29a      	uxth	r2, r3
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	f8a3 2106 	strh.w	r2, [r3, #262]	; 0x106
 800b160:	e003      	b.n	800b16a <inv_icm20948_set_odr+0x186>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = delayInMs;
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	883a      	ldrh	r2, [r7, #0]
 800b166:	f8a3 2106 	strh.w	r2, [r3, #262]	; 0x106
			s->odr_acc_ms = delayInMs;
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	883a      	ldrh	r2, [r7, #0]
 800b16e:	f8a3 2246 	strh.w	r2, [r3, #582]	; 0x246
			break;
 800b172:	e10c      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_RAW_ACCELEROMETER:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER))
 800b174:	2101      	movs	r1, #1
 800b176:	6878      	ldr	r0, [r7, #4]
 800b178:	f7ff f97d 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800b17c:	4603      	mov	r3, r0
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d00b      	beq.n	800b19a <inv_icm20948_set_odr+0x1b6>
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = min(delayInMs,s->odr_acc_ms);
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	f8b3 3246 	ldrh.w	r3, [r3, #582]	; 0x246
 800b188:	883a      	ldrh	r2, [r7, #0]
 800b18a:	4293      	cmp	r3, r2
 800b18c:	bf28      	it	cs
 800b18e:	4613      	movcs	r3, r2
 800b190:	b29a      	uxth	r2, r3
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	f8a3 2106 	strh.w	r2, [r3, #262]	; 0x106
 800b198:	e003      	b.n	800b1a2 <inv_icm20948_set_odr+0x1be>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_ACCEL] = delayInMs;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	883a      	ldrh	r2, [r7, #0]
 800b19e:	f8a3 2106 	strh.w	r2, [r3, #262]	; 0x106
			s->odr_racc_ms = delayInMs;
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	883a      	ldrh	r2, [r7, #0]
 800b1a6:	f8a3 2248 	strh.w	r2, [r3, #584]	; 0x248
			break;
 800b1aa:	e0f0      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_STEP_DETECTOR:
		case ANDROID_SENSOR_STEP_COUNTER:
			s->inv_dmp_odr_delays[INV_SENSOR_STEP_COUNTER] = delayInMs;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	883a      	ldrh	r2, [r7, #0]
 800b1b0:	f8a3 211e 	strh.w	r2, [r3, #286]	; 0x11e
			break;
 800b1b4:	e0eb      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_GEOMAG] = delayInMs;
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	883a      	ldrh	r2, [r7, #0]
 800b1ba:	f8a3 2114 	strh.w	r2, [r3, #276]	; 0x114
			s->inv_dmp_odr_delays[INV_SENSOR_GEOMAG_cpass] = delayInMs;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	883a      	ldrh	r2, [r7, #0]
 800b1c2:	f8a3 212a 	strh.w	r2, [r3, #298]	; 0x12a
			break;
 800b1c6:	e0e2      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_ACTIVITY_CLASSIFICATON:
			s->inv_dmp_odr_delays[INV_SENSOR_ACTIVITY_CLASSIFIER] = delayInMs;
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	883a      	ldrh	r2, [r7, #0]
 800b1cc:	f8a3 2120 	strh.w	r2, [r3, #288]	; 0x120
			break;
 800b1d0:	e0dd      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE))
 800b1d2:	212b      	movs	r1, #43	; 0x2b
 800b1d4:	6878      	ldr	r0, [r7, #4]
 800b1d6:	f7ff f94e 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800b1da:	4603      	mov	r3, r0
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d00b      	beq.n	800b1f8 <inv_icm20948_set_odr+0x214>
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(delayInMs,s->odr_rgyr_ms);
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f8b3 324c 	ldrh.w	r3, [r3, #588]	; 0x24c
 800b1e6:	883a      	ldrh	r2, [r7, #0]
 800b1e8:	4293      	cmp	r3, r2
 800b1ea:	bf28      	it	cs
 800b1ec:	4613      	movcs	r3, r2
 800b1ee:	b29a      	uxth	r2, r3
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	f8a3 2108 	strh.w	r2, [r3, #264]	; 0x108
 800b1f6:	e003      	b.n	800b200 <inv_icm20948_set_odr+0x21c>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = delayInMs;
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	883a      	ldrh	r2, [r7, #0]
 800b1fc:	f8a3 2108 	strh.w	r2, [r3, #264]	; 0x108
			s->odr_gyr_ms = delayInMs;
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	883a      	ldrh	r2, [r7, #0]
 800b204:	f8a3 224a 	strh.w	r2, [r3, #586]	; 0x24a
			break;
 800b208:	e0c1      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_RAW_GYROSCOPE:
			if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED))
 800b20a:	2110      	movs	r1, #16
 800b20c:	6878      	ldr	r0, [r7, #4]
 800b20e:	f7ff f932 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800b212:	4603      	mov	r3, r0
 800b214:	2b00      	cmp	r3, #0
 800b216:	d00b      	beq.n	800b230 <inv_icm20948_set_odr+0x24c>
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = min(delayInMs,s->odr_gyr_ms);
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	f8b3 324a 	ldrh.w	r3, [r3, #586]	; 0x24a
 800b21e:	883a      	ldrh	r2, [r7, #0]
 800b220:	4293      	cmp	r3, r2
 800b222:	bf28      	it	cs
 800b224:	4613      	movcs	r3, r2
 800b226:	b29a      	uxth	r2, r3
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	f8a3 2108 	strh.w	r2, [r3, #264]	; 0x108
 800b22e:	e003      	b.n	800b238 <inv_icm20948_set_odr+0x254>
			else
				s->inv_dmp_odr_delays[INV_SENSOR_GYRO] = delayInMs;
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	883a      	ldrh	r2, [r7, #0]
 800b234:	f8a3 2108 	strh.w	r2, [r3, #264]	; 0x108
			s->odr_rgyr_ms = delayInMs;
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	883a      	ldrh	r2, [r7, #0]
 800b23c:	f8a3 224c 	strh.w	r2, [r3, #588]	; 0x24c
			break;
 800b240:	e0a5      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_GYROSCOPE:
			s->inv_dmp_odr_delays[INV_SENSOR_CALIB_GYRO] = delayInMs;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	883a      	ldrh	r2, [r7, #0]
 800b246:	f8a3 211a 	strh.w	r2, [r3, #282]	; 0x11a
			break;
 800b24a:	e0a0      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_GAME_ROTATION_VECTOR:
		case ANDROID_SENSOR_LINEAR_ACCELERATION:
			// if augmented sensors are handled by this driver,
			// then the fastest 6quat-based sensor which is enabled
			// should be applied to all 6quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 800b24c:	883a      	ldrh	r2, [r7, #0]
 800b24e:	78fb      	ldrb	r3, [r7, #3]
 800b250:	4619      	mov	r1, r3
 800b252:	6878      	ldr	r0, [r7, #4]
 800b254:	f7fd ff44 	bl	80090e0 <inv_icm20948_augmented_sensors_set_odr>
 800b258:	4603      	mov	r3, r0
 800b25a:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_SIXQ] = delayInMs;
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	883a      	ldrh	r2, [r7, #0]
 800b260:	f8a3 2110 	strh.w	r2, [r3, #272]	; 0x110
			s->inv_dmp_odr_delays[INV_SENSOR_SIXQ_accel] = delayInMs;
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	883a      	ldrh	r2, [r7, #0]
 800b268:	f8a3 2126 	strh.w	r2, [r3, #294]	; 0x126
			break;
 800b26c:	e08f      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_ORIENTATION:
		case ANDROID_SENSOR_ROTATION_VECTOR:
			// if augmented sensors are handled by this driver,
			// then the fastest 9quat-based sensor which is enabled
			// should be applied to all 9quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 800b26e:	883a      	ldrh	r2, [r7, #0]
 800b270:	78fb      	ldrb	r3, [r7, #3]
 800b272:	4619      	mov	r1, r3
 800b274:	6878      	ldr	r0, [r7, #4]
 800b276:	f7fd ff33 	bl	80090e0 <inv_icm20948_augmented_sensors_set_odr>
 800b27a:	4603      	mov	r3, r0
 800b27c:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ] = delayInMs;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	883a      	ldrh	r2, [r7, #0]
 800b282:	f8a3 2112 	strh.w	r2, [r3, #274]	; 0x112
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_accel] = delayInMs;
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	883a      	ldrh	r2, [r7, #0]
 800b28a:	f8a3 2128 	strh.w	r2, [r3, #296]	; 0x128
			s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_cpass] = delayInMs;
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	883a      	ldrh	r2, [r7, #0]
 800b292:	f8a3 212c 	strh.w	r2, [r3, #300]	; 0x12c
			break;
 800b296:	e07a      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_COMPASS] = delayInMs;
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	883a      	ldrh	r2, [r7, #0]
 800b29c:	f8a3 210c 	strh.w	r2, [r3, #268]	; 0x10c
			break;
 800b2a0:	e075      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_GEOMAGNETIC_FIELD:
			s->inv_dmp_odr_delays[INV_SENSOR_CALIB_COMPASS] = delayInMs;
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	883a      	ldrh	r2, [r7, #0]
 800b2a6:	f8a3 211c 	strh.w	r2, [r3, #284]	; 0x11c
			break;
 800b2aa:	e070      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_LIGHT:
		case ANDROID_SENSOR_PROXIMITY:
			s->inv_dmp_odr_delays[INV_SENSOR_ALS] = delayInMs;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	883a      	ldrh	r2, [r7, #0]
 800b2b0:	f8a3 210e 	strh.w	r2, [r3, #270]	; 0x10e
			break;
 800b2b4:	e06b      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_ACCELEROMETER:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_ACCEL] = delayInMs;
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	883a      	ldrh	r2, [r7, #0]
 800b2ba:	f8a3 212e 	strh.w	r2, [r3, #302]	; 0x12e
			break;
 800b2be:	e066      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_STEP_DETECTOR:
		case ANDROID_SENSOR_WAKEUP_STEP_COUNTER:
		case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_STEP_COUNTER] = delayInMs;
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	883a      	ldrh	r2, [r7, #0]
 800b2c4:	f8a3 2144 	strh.w	r2, [r3, #324]	; 0x144
			break;
 800b2c8:	e061      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GEOMAG] = delayInMs;
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	883a      	ldrh	r2, [r7, #0]
 800b2ce:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GEOMAG_cpass] = delayInMs;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	883a      	ldrh	r2, [r7, #0]
 800b2d6:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c
			break;
 800b2da:	e058      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_TILT_DETECTOR] = delayInMs;
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	883a      	ldrh	r2, [r7, #0]
 800b2e0:	f8a3 2146 	strh.w	r2, [r3, #326]	; 0x146
			break;
 800b2e4:	e053      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_B2S:
			s->inv_dmp_odr_delays[INV_SENSOR_BRING_TO_SEE] = delayInMs;
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	883a      	ldrh	r2, [r7, #0]
 800b2ea:	f8a3 2124 	strh.w	r2, [r3, #292]	; 0x124
			break;
 800b2ee:	e04e      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GYROSCOPE_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_GYRO] = delayInMs;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	883a      	ldrh	r2, [r7, #0]
 800b2f4:	f8a3 2130 	strh.w	r2, [r3, #304]	; 0x130
			break;
 800b2f8:	e049      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_GYROSCOPE:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_CALIB_GYRO] = delayInMs;
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	883a      	ldrh	r2, [r7, #0]
 800b2fe:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
			break;
 800b302:	e044      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION:
			// if augmented sensors are handled by this driver,
			// then the fastest 6quat-based sensor which is enabled
			// should be applied to all 6quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 800b304:	883a      	ldrh	r2, [r7, #0]
 800b306:	78fb      	ldrb	r3, [r7, #3]
 800b308:	4619      	mov	r1, r3
 800b30a:	6878      	ldr	r0, [r7, #4]
 800b30c:	f7fd fee8 	bl	80090e0 <inv_icm20948_augmented_sensors_set_odr>
 800b310:	4603      	mov	r3, r0
 800b312:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ] = delayInMs;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	883a      	ldrh	r2, [r7, #0]
 800b318:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ_accel] = delayInMs;
 800b31c:	687b      	ldr	r3, [r7, #4]
 800b31e:	883a      	ldrh	r2, [r7, #0]
 800b320:	f8a3 2148 	strh.w	r2, [r3, #328]	; 0x148
			break;
 800b324:	e033      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_ORIENTATION:
		case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
			// if augmented sensors are handled by this driver,
			// then the fastest 9quat-based sensor which is enabled
			// should be applied to all 9quat-based sensors
			delayInMs = inv_icm20948_augmented_sensors_set_odr(s, androidSensor, delayInMs);
 800b326:	883a      	ldrh	r2, [r7, #0]
 800b328:	78fb      	ldrb	r3, [r7, #3]
 800b32a:	4619      	mov	r1, r3
 800b32c:	6878      	ldr	r0, [r7, #4]
 800b32e:	f7fd fed7 	bl	80090e0 <inv_icm20948_augmented_sensors_set_odr>
 800b332:	4603      	mov	r3, r0
 800b334:	803b      	strh	r3, [r7, #0]
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ] = delayInMs;
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	883a      	ldrh	r2, [r7, #0]
 800b33a:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_accel] = delayInMs;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	883a      	ldrh	r2, [r7, #0]
 800b342:	f8a3 214a 	strh.w	r2, [r3, #330]	; 0x14a
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_cpass] = delayInMs;
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	883a      	ldrh	r2, [r7, #0]
 800b34a:	f8a3 214e 	strh.w	r2, [r3, #334]	; 0x14e
			break;
 800b34e:	e01e      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_COMPASS] = delayInMs;
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	883a      	ldrh	r2, [r7, #0]
 800b354:	f8a3 2132 	strh.w	r2, [r3, #306]	; 0x132
			break;
 800b358:	e019      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_CALIB_COMPASS] = delayInMs;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	883a      	ldrh	r2, [r7, #0]
 800b35e:	f8a3 2142 	strh.w	r2, [r3, #322]	; 0x142
			break;
 800b362:	e014      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_LIGHT:
		case ANDROID_SENSOR_WAKEUP_PROXIMITY:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_ALS] = delayInMs;
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	883a      	ldrh	r2, [r7, #0]
 800b368:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
			break;
 800b36c:	e00f      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_PRESSURE:
			s->inv_dmp_odr_delays[INV_SENSOR_PRESSURE] = delayInMs;
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	883a      	ldrh	r2, [r7, #0]
 800b372:	f8a3 2118 	strh.w	r2, [r3, #280]	; 0x118
			break;
 800b376:	e00a      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_WAKEUP_PRESSURE:
			s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_PRESSURE] = delayInMs;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	883a      	ldrh	r2, [r7, #0]
 800b37c:	f8a3 213e 	strh.w	r2, [r3, #318]	; 0x13e
			break;
 800b380:	e005      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>

		case ANDROID_SENSOR_FLIP_PICKUP:
			s->inv_dmp_odr_delays[INV_SENSOR_FLIP_PICKUP] = delayInMs;
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	883a      	ldrh	r2, [r7, #0]
 800b386:	f8a3 2122 	strh.w	r2, [r3, #290]	; 0x122
			break;
 800b38a:	e000      	b.n	800b38e <inv_icm20948_set_odr+0x3aa>
		case ANDROID_SENSOR_WAKEUP_RELATIVE_HUMIDITY:
		case ANDROID_SENSOR_WAKEUP_HEART_RATE:
			break;

		default:
			break;
 800b38c:	bf00      	nop
	}

	result = inv_set_hw_smplrt_dmp_odrs(s);
 800b38e:	6878      	ldr	r0, [r7, #4]
 800b390:	f7ff fb30 	bl	800a9f4 <inv_set_hw_smplrt_dmp_odrs>
 800b394:	60f8      	str	r0, [r7, #12]
	result |= inv_icm20948_set_gyro_sf(s, inv_icm20948_get_gyro_divider(s), inv_icm20948_get_gyro_fullscale(s));
 800b396:	6878      	ldr	r0, [r7, #4]
 800b398:	f001 fbc9 	bl	800cb2e <inv_icm20948_get_gyro_divider>
 800b39c:	4603      	mov	r3, r0
 800b39e:	461c      	mov	r4, r3
 800b3a0:	6878      	ldr	r0, [r7, #4]
 800b3a2:	f001 fd24 	bl	800cdee <inv_icm20948_get_gyro_fullscale>
 800b3a6:	4603      	mov	r3, r0
 800b3a8:	461a      	mov	r2, r3
 800b3aa:	4621      	mov	r1, r4
 800b3ac:	6878      	ldr	r0, [r7, #4]
 800b3ae:	f001 fc1f 	bl	800cbf0 <inv_icm20948_set_gyro_sf>
 800b3b2:	4602      	mov	r2, r0
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	4313      	orrs	r3, r2
 800b3b8:	60fb      	str	r3, [r7, #12]
	// i.e. If you use: O a 63 [ Press capital O then 'a' then 63 then ENTER]
	// You should get the nearest number to 63 here if you debug  the 'test_odr'  

	//inv_icm20948_ctrl_get_odr( androidSensor, &test_odr );

	inv_icm20948_allow_lpen_control(s);
 800b3ba:	6878      	ldr	r0, [r7, #4]
 800b3bc:	f001 f85e 	bl	800c47c <inv_icm20948_allow_lpen_control>
	return result;
 800b3c0:	68fb      	ldr	r3, [r7, #12]
}
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	3714      	adds	r7, #20
 800b3c6:	46bd      	mov	sp, r7
 800b3c8:	bd90      	pop	{r4, r7, pc}
 800b3ca:	bf00      	nop

0800b3cc <inv_reGenerate_sensorControl>:

	return result;
}

static void inv_reGenerate_sensorControl(struct inv_icm20948 * s, const short *sen_num_2_ctrl, unsigned short *sensor_control, uint8_t header2_count)
{
 800b3cc:	b480      	push	{r7}
 800b3ce:	b089      	sub	sp, #36	; 0x24
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	60f8      	str	r0, [r7, #12]
 800b3d4:	60b9      	str	r1, [r7, #8]
 800b3d6:	607a      	str	r2, [r7, #4]
 800b3d8:	70fb      	strb	r3, [r7, #3]
	short delta;
	int i, cntr;
	unsigned long tmp_androidSensorsOn_mask;

	//check if only header2 still remaining
	if(header2_count)
 800b3da:	78fb      	ldrb	r3, [r7, #3]
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d003      	beq.n	800b3e8 <inv_reGenerate_sensorControl+0x1c>
		*sensor_control = HEADER2_SET;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	2208      	movs	r2, #8
 800b3e4:	801a      	strh	r2, [r3, #0]
 800b3e6:	e002      	b.n	800b3ee <inv_reGenerate_sensorControl+0x22>
	else
		*sensor_control = 0;
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	801a      	strh	r2, [r3, #0]
	for (i = 0; i < 2; i++) {
 800b3ee:	2300      	movs	r3, #0
 800b3f0:	61fb      	str	r3, [r7, #28]
 800b3f2:	e02e      	b.n	800b452 <inv_reGenerate_sensorControl+0x86>
		cntr = 32 * i;
 800b3f4:	69fb      	ldr	r3, [r7, #28]
 800b3f6:	015b      	lsls	r3, r3, #5
 800b3f8:	61bb      	str	r3, [r7, #24]
		tmp_androidSensorsOn_mask = s->inv_androidSensorsOn_mask[i];
 800b3fa:	68fb      	ldr	r3, [r7, #12]
 800b3fc:	69fa      	ldr	r2, [r7, #28]
 800b3fe:	3258      	adds	r2, #88	; 0x58
 800b400:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b404:	617b      	str	r3, [r7, #20]
		while (tmp_androidSensorsOn_mask) {
 800b406:	e01e      	b.n	800b446 <inv_reGenerate_sensorControl+0x7a>
			if (tmp_androidSensorsOn_mask & 1) {
 800b408:	697b      	ldr	r3, [r7, #20]
 800b40a:	f003 0301 	and.w	r3, r3, #1
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d013      	beq.n	800b43a <inv_reGenerate_sensorControl+0x6e>
				delta = sen_num_2_ctrl[cntr];
 800b412:	69bb      	ldr	r3, [r7, #24]
 800b414:	005b      	lsls	r3, r3, #1
 800b416:	68ba      	ldr	r2, [r7, #8]
 800b418:	4413      	add	r3, r2
 800b41a:	881b      	ldrh	r3, [r3, #0]
 800b41c:	827b      	strh	r3, [r7, #18]
				if (delta != -1) *sensor_control |= delta;
 800b41e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b422:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b426:	d008      	beq.n	800b43a <inv_reGenerate_sensorControl+0x6e>
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	881b      	ldrh	r3, [r3, #0]
 800b42c:	b21a      	sxth	r2, r3
 800b42e:	8a7b      	ldrh	r3, [r7, #18]
 800b430:	4313      	orrs	r3, r2
 800b432:	b21b      	sxth	r3, r3
 800b434:	b29a      	uxth	r2, r3
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	801a      	strh	r2, [r3, #0]
			}
			tmp_androidSensorsOn_mask >>= 1;
 800b43a:	697b      	ldr	r3, [r7, #20]
 800b43c:	085b      	lsrs	r3, r3, #1
 800b43e:	617b      	str	r3, [r7, #20]
			cntr++;
 800b440:	69bb      	ldr	r3, [r7, #24]
 800b442:	3301      	adds	r3, #1
 800b444:	61bb      	str	r3, [r7, #24]
		while (tmp_androidSensorsOn_mask) {
 800b446:	697b      	ldr	r3, [r7, #20]
 800b448:	2b00      	cmp	r3, #0
 800b44a:	d1dd      	bne.n	800b408 <inv_reGenerate_sensorControl+0x3c>
	for (i = 0; i < 2; i++) {
 800b44c:	69fb      	ldr	r3, [r7, #28]
 800b44e:	3301      	adds	r3, #1
 800b450:	61fb      	str	r3, [r7, #28]
 800b452:	69fb      	ldr	r3, [r7, #28]
 800b454:	2b01      	cmp	r3, #1
 800b456:	ddcd      	ble.n	800b3f4 <inv_reGenerate_sensorControl+0x28>
		}
	}
}
 800b458:	bf00      	nop
 800b45a:	bf00      	nop
 800b45c:	3724      	adds	r7, #36	; 0x24
 800b45e:	46bd      	mov	sp, r7
 800b460:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b464:	4770      	bx	lr

0800b466 <inv_convert_androidSensor_to_control>:
* @param[in] enable non-zero to turn sensor on, 0 to turn sensor off
* @param[in] sen_num_2_ctrl Table matching android sensor number to bits in DMP control register
* @param[in,out] sensor_control Sensor control register to write to DMP to enable/disable sensors
*/
static void inv_convert_androidSensor_to_control(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable, const short *sen_num_2_ctrl, unsigned short *sensor_control)
{
 800b466:	b580      	push	{r7, lr}
 800b468:	b086      	sub	sp, #24
 800b46a:	af00      	add	r7, sp, #0
 800b46c:	60f8      	str	r0, [r7, #12]
 800b46e:	607b      	str	r3, [r7, #4]
 800b470:	460b      	mov	r3, r1
 800b472:	72fb      	strb	r3, [r7, #11]
 800b474:	4613      	mov	r3, r2
 800b476:	72bb      	strb	r3, [r7, #10]
	short delta = 0;
 800b478:	2300      	movs	r3, #0
 800b47a:	82fb      	strh	r3, [r7, #22]

	if (androidSensor == ANDROID_SENSOR_ACTIVITY_CLASSIFICATON || androidSensor == ANDROID_SENSOR_FLIP_PICKUP || 
 800b47c:	7afb      	ldrb	r3, [r7, #11]
 800b47e:	2b2f      	cmp	r3, #47	; 0x2f
 800b480:	d008      	beq.n	800b494 <inv_convert_androidSensor_to_control+0x2e>
 800b482:	7afb      	ldrb	r3, [r7, #11]
 800b484:	2b2e      	cmp	r3, #46	; 0x2e
 800b486:	d005      	beq.n	800b494 <inv_convert_androidSensor_to_control+0x2e>
 800b488:	7afb      	ldrb	r3, [r7, #11]
 800b48a:	2b29      	cmp	r3, #41	; 0x29
 800b48c:	d002      	beq.n	800b494 <inv_convert_androidSensor_to_control+0x2e>
			androidSensor == ANDROID_SENSOR_WAKEUP_TILT_DETECTOR || androidSensor == ANDROID_SENSOR_B2S) {
 800b48e:	7afb      	ldrb	r3, [r7, #11]
 800b490:	2b2d      	cmp	r3, #45	; 0x2d
 800b492:	d122      	bne.n	800b4da <inv_convert_androidSensor_to_control+0x74>
		if (enable) {
 800b494:	7abb      	ldrb	r3, [r7, #10]
 800b496:	2b00      	cmp	r3, #0
 800b498:	d00f      	beq.n	800b4ba <inv_convert_androidSensor_to_control+0x54>
			*sensor_control |= HEADER2_SET;
 800b49a:	6a3b      	ldr	r3, [r7, #32]
 800b49c:	881b      	ldrh	r3, [r3, #0]
 800b49e:	f043 0308 	orr.w	r3, r3, #8
 800b4a2:	b29a      	uxth	r2, r3
 800b4a4:	6a3b      	ldr	r3, [r7, #32]
 800b4a6:	801a      	strh	r2, [r3, #0]
			//we increment counter
			s->header2_count ++;
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	f893 323b 	ldrb.w	r3, [r3, #571]	; 0x23b
 800b4ae:	3301      	adds	r3, #1
 800b4b0:	b2da      	uxtb	r2, r3
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	f883 223b 	strb.w	r2, [r3, #571]	; 0x23b
 800b4b8:	e00f      	b.n	800b4da <inv_convert_androidSensor_to_control+0x74>
		}
		else {
			s->header2_count --;
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	f893 323b 	ldrb.w	r3, [r3, #571]	; 0x23b
 800b4c0:	3b01      	subs	r3, #1
 800b4c2:	b2da      	uxtb	r2, r3
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	f883 223b 	strb.w	r2, [r3, #571]	; 0x23b
			// control has to be regenerated when removing sensors because of overlap
			inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	f893 323b 	ldrb.w	r3, [r3, #571]	; 0x23b
 800b4d0:	6a3a      	ldr	r2, [r7, #32]
 800b4d2:	6879      	ldr	r1, [r7, #4]
 800b4d4:	68f8      	ldr	r0, [r7, #12]
 800b4d6:	f7ff ff79 	bl	800b3cc <inv_reGenerate_sensorControl>
		}
	}

	if (androidSensor >= ANDROID_SENSOR_NUM_MAX)
 800b4da:	7afb      	ldrb	r3, [r7, #11]
 800b4dc:	2b2b      	cmp	r3, #43	; 0x2b
 800b4de:	d84f      	bhi.n	800b580 <inv_convert_androidSensor_to_control+0x11a>
		return; // Sensor not supported

	delta = sen_num_2_ctrl[androidSensor];
 800b4e0:	7afb      	ldrb	r3, [r7, #11]
 800b4e2:	005b      	lsls	r3, r3, #1
 800b4e4:	687a      	ldr	r2, [r7, #4]
 800b4e6:	4413      	add	r3, r2
 800b4e8:	881b      	ldrh	r3, [r3, #0]
 800b4ea:	82fb      	strh	r3, [r7, #22]
	if (delta == -1)
 800b4ec:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800b4f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b4f4:	d046      	beq.n	800b584 <inv_convert_androidSensor_to_control+0x11e>
		return; // This sensor not supported

	if (enable) {
 800b4f6:	7abb      	ldrb	r3, [r7, #10]
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d020      	beq.n	800b53e <inv_convert_androidSensor_to_control+0xd8>
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] |= 1L << (androidSensor & 0x1F); // Set bit
 800b4fc:	7afb      	ldrb	r3, [r7, #11]
 800b4fe:	095b      	lsrs	r3, r3, #5
 800b500:	b2db      	uxtb	r3, r3
 800b502:	461a      	mov	r2, r3
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	3258      	adds	r2, #88	; 0x58
 800b508:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b50c:	7afa      	ldrb	r2, [r7, #11]
 800b50e:	f002 021f 	and.w	r2, r2, #31
 800b512:	2101      	movs	r1, #1
 800b514:	fa01 f202 	lsl.w	r2, r1, r2
 800b518:	4611      	mov	r1, r2
 800b51a:	7afa      	ldrb	r2, [r7, #11]
 800b51c:	0952      	lsrs	r2, r2, #5
 800b51e:	b2d2      	uxtb	r2, r2
 800b520:	4319      	orrs	r1, r3
 800b522:	68fb      	ldr	r3, [r7, #12]
 800b524:	3258      	adds	r2, #88	; 0x58
 800b526:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		*sensor_control |= delta;
 800b52a:	6a3b      	ldr	r3, [r7, #32]
 800b52c:	881b      	ldrh	r3, [r3, #0]
 800b52e:	b21a      	sxth	r2, r3
 800b530:	8afb      	ldrh	r3, [r7, #22]
 800b532:	4313      	orrs	r3, r2
 800b534:	b21b      	sxth	r3, r3
 800b536:	b29a      	uxth	r2, r3
 800b538:	6a3b      	ldr	r3, [r7, #32]
 800b53a:	801a      	strh	r2, [r3, #0]
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] &= ~(1L << (androidSensor & 0x1F)); // Clear bit
		// control has to be regenerated when removing sensors because of overlap
		inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
	}

	return;
 800b53c:	e023      	b.n	800b586 <inv_convert_androidSensor_to_control+0x120>
		s->inv_androidSensorsOn_mask[(androidSensor>>5)] &= ~(1L << (androidSensor & 0x1F)); // Clear bit
 800b53e:	7afb      	ldrb	r3, [r7, #11]
 800b540:	095b      	lsrs	r3, r3, #5
 800b542:	b2db      	uxtb	r3, r3
 800b544:	461a      	mov	r2, r3
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	3258      	adds	r2, #88	; 0x58
 800b54a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b54e:	7afa      	ldrb	r2, [r7, #11]
 800b550:	f002 021f 	and.w	r2, r2, #31
 800b554:	2101      	movs	r1, #1
 800b556:	fa01 f202 	lsl.w	r2, r1, r2
 800b55a:	43d2      	mvns	r2, r2
 800b55c:	4611      	mov	r1, r2
 800b55e:	7afa      	ldrb	r2, [r7, #11]
 800b560:	0952      	lsrs	r2, r2, #5
 800b562:	b2d2      	uxtb	r2, r2
 800b564:	4019      	ands	r1, r3
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	3258      	adds	r2, #88	; 0x58
 800b56a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		inv_reGenerate_sensorControl(s, sen_num_2_ctrl, sensor_control, s->header2_count);
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	f893 323b 	ldrb.w	r3, [r3, #571]	; 0x23b
 800b574:	6a3a      	ldr	r2, [r7, #32]
 800b576:	6879      	ldr	r1, [r7, #4]
 800b578:	68f8      	ldr	r0, [r7, #12]
 800b57a:	f7ff ff27 	bl	800b3cc <inv_reGenerate_sensorControl>
	return;
 800b57e:	e002      	b.n	800b586 <inv_convert_androidSensor_to_control+0x120>
		return; // Sensor not supported
 800b580:	bf00      	nop
 800b582:	e000      	b.n	800b586 <inv_convert_androidSensor_to_control+0x120>
		return; // This sensor not supported
 800b584:	bf00      	nop
}
 800b586:	3718      	adds	r7, #24
 800b588:	46bd      	mov	sp, r7
 800b58a:	bd80      	pop	{r7, pc}

0800b58c <inv_icm20948_ctrl_enable_sensor>:

int inv_icm20948_ctrl_enable_sensor(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable)
{
 800b58c:	b580      	push	{r7, lr}
 800b58e:	b084      	sub	sp, #16
 800b590:	af00      	add	r7, sp, #0
 800b592:	6078      	str	r0, [r7, #4]
 800b594:	460b      	mov	r3, r1
 800b596:	70fb      	strb	r3, [r7, #3]
 800b598:	4613      	mov	r3, r2
 800b59a:	70bb      	strb	r3, [r7, #2]
	int result = 0;
 800b59c:	2300      	movs	r3, #0
 800b59e:	60fb      	str	r3, [r7, #12]

	if(sensor_needs_compass(androidSensor))
 800b5a0:	78fb      	ldrb	r3, [r7, #3]
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	f000 fea6 	bl	800c2f4 <sensor_needs_compass>
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d008      	beq.n	800b5c0 <inv_icm20948_ctrl_enable_sensor+0x34>
		if(!inv_icm20948_get_compass_availability(s))
 800b5ae:	6878      	ldr	r0, [r7, #4]
 800b5b0:	f001 fa68 	bl	800ca84 <inv_icm20948_get_compass_availability>
 800b5b4:	4603      	mov	r3, r0
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d102      	bne.n	800b5c0 <inv_icm20948_ctrl_enable_sensor+0x34>
			return -1;
 800b5ba:	f04f 33ff 	mov.w	r3, #4294967295
 800b5be:	e022      	b.n	800b606 <inv_icm20948_ctrl_enable_sensor+0x7a>

	inv_icm20948_prevent_lpen_control(s);
 800b5c0:	6878      	ldr	r0, [r7, #4]
 800b5c2:	f000 ff4d 	bl	800c460 <inv_icm20948_prevent_lpen_control>
	if( s->mems_put_to_sleep ) {
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d00a      	beq.n	800b5e6 <inv_icm20948_ctrl_enable_sensor+0x5a>
		s->mems_put_to_sleep = 0;
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	2200      	movs	r2, #0
 800b5d4:	f883 223c 	strb.w	r2, [r3, #572]	; 0x23c
		result |= inv_icm20948_wakeup_mems(s);
 800b5d8:	6878      	ldr	r0, [r7, #4]
 800b5da:	f001 f823 	bl	800c624 <inv_icm20948_wakeup_mems>
 800b5de:	4602      	mov	r2, r0
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	4313      	orrs	r3, r2
 800b5e4:	60fb      	str	r3, [r7, #12]
	}
	result |= inv_enable_sensor_internal(s, androidSensor, enable, &s->mems_put_to_sleep);
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 800b5ec:	78ba      	ldrb	r2, [r7, #2]
 800b5ee:	78f9      	ldrb	r1, [r7, #3]
 800b5f0:	6878      	ldr	r0, [r7, #4]
 800b5f2:	f000 f80d 	bl	800b610 <inv_enable_sensor_internal>
 800b5f6:	4602      	mov	r2, r0
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	4313      	orrs	r3, r2
 800b5fc:	60fb      	str	r3, [r7, #12]
	inv_icm20948_allow_lpen_control(s);
 800b5fe:	6878      	ldr	r0, [r7, #4]
 800b600:	f000 ff3c 	bl	800c47c <inv_icm20948_allow_lpen_control>
	return result;
 800b604:	68fb      	ldr	r3, [r7, #12]
}
 800b606:	4618      	mov	r0, r3
 800b608:	3710      	adds	r7, #16
 800b60a:	46bd      	mov	sp, r7
 800b60c:	bd80      	pop	{r7, pc}
	...

0800b610 <inv_enable_sensor_internal>:

static int inv_enable_sensor_internal(struct inv_icm20948 * s, unsigned char androidSensor, unsigned char enable, char * mems_put_to_sleep)
{
 800b610:	b590      	push	{r4, r7, lr}
 800b612:	b0a1      	sub	sp, #132	; 0x84
 800b614:	af02      	add	r7, sp, #8
 800b616:	60f8      	str	r0, [r7, #12]
 800b618:	607b      	str	r3, [r7, #4]
 800b61a:	460b      	mov	r3, r1
 800b61c:	72fb      	strb	r3, [r7, #11]
 800b61e:	4613      	mov	r3, r2
 800b620:	72bb      	strb	r3, [r7, #10]
	int result = 0;
 800b622:	2300      	movs	r3, #0
 800b624:	677b      	str	r3, [r7, #116]	; 0x74
	unsigned short inv_event_control = 0;
 800b626:	2300      	movs	r3, #0
 800b628:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
	unsigned short data_rdy_status = 0;
 800b62c:	2300      	movs	r3, #0
 800b62e:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
	unsigned long steps=0;
 800b632:	2300      	movs	r3, #0
 800b634:	66fb      	str	r3, [r7, #108]	; 0x6c
	const short inv_androidSensor_to_control_bits[ANDROID_SENSOR_NUM_MAX]=
 800b636:	4aa3      	ldr	r2, [pc, #652]	; (800b8c4 <inv_enable_sensor_internal+0x2b4>)
 800b638:	f107 0314 	add.w	r3, r7, #20
 800b63c:	4611      	mov	r1, r2
 800b63e:	2258      	movs	r2, #88	; 0x58
 800b640:	4618      	mov	r0, r3
 800b642:	f00a fb1b 	bl	8015c7c <memcpy>
		-1,		// ANDROID_SENSOR_WAKEUP_HEART_RATE,
		0,		// ANDROID_SENSOR_WAKEUP_TILT_DETECTOR,
		0x8008, // Raw Acc
		0x4048, // Raw Gyr
	};
	if(enable && !inv_icm20948_ctrl_androidSensor_enabled(s, androidSensor))
 800b646:	7abb      	ldrb	r3, [r7, #10]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d012      	beq.n	800b672 <inv_enable_sensor_internal+0x62>
 800b64c:	7afb      	ldrb	r3, [r7, #11]
 800b64e:	4619      	mov	r1, r3
 800b650:	68f8      	ldr	r0, [r7, #12]
 800b652:	f7fe ff10 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800b656:	4603      	mov	r3, r0
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d10a      	bne.n	800b672 <inv_enable_sensor_internal+0x62>
		s->skip_sample[inv_icm20948_sensor_android_2_sensor_type(androidSensor)] = 1;
 800b65c:	7afb      	ldrb	r3, [r7, #11]
 800b65e:	4618      	mov	r0, r3
 800b660:	f005 fdfa 	bl	8011258 <inv_icm20948_sensor_android_2_sensor_type>
 800b664:	4603      	mov	r3, r0
 800b666:	461a      	mov	r2, r3
 800b668:	68fb      	ldr	r3, [r7, #12]
 800b66a:	4413      	add	r3, r2
 800b66c:	2201      	movs	r2, #1
 800b66e:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac
		
	if (androidSensor == ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION) {
 800b672:	7afb      	ldrb	r3, [r7, #11]
 800b674:	2b11      	cmp	r3, #17
 800b676:	d11c      	bne.n	800b6b2 <inv_enable_sensor_internal+0xa2>
		if (enable) {
 800b678:	7abb      	ldrb	r3, [r7, #10]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d00d      	beq.n	800b69a <inv_enable_sensor_internal+0x8a>
			s->smd_status = INV_SMD_EN;
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b684:	f8a3 223e 	strh.w	r2, [r3, #574]	; 0x23e
			s->bac_request ++;
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	f8b3 3242 	ldrh.w	r3, [r3, #578]	; 0x242
 800b68e:	3301      	adds	r3, #1
 800b690:	b29a      	uxth	r2, r3
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	f8a3 2242 	strh.w	r2, [r3, #578]	; 0x242
 800b698:	e00b      	b.n	800b6b2 <inv_enable_sensor_internal+0xa2>
		}
		else {
			s->smd_status = 0;
 800b69a:	68fb      	ldr	r3, [r7, #12]
 800b69c:	2200      	movs	r2, #0
 800b69e:	f8a3 223e 	strh.w	r2, [r3, #574]	; 0x23e
			s->bac_request --;
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	f8b3 3242 	ldrh.w	r3, [r3, #578]	; 0x242
 800b6a8:	3b01      	subs	r3, #1
 800b6aa:	b29a      	uxth	r2, r3
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	f8a3 2242 	strh.w	r2, [r3, #578]	; 0x242
		}
	}

	if (androidSensor == ANDROID_SENSOR_STEP_DETECTOR) {
 800b6b2:	7afb      	ldrb	r3, [r7, #11]
 800b6b4:	2b12      	cmp	r3, #18
 800b6b6:	d11c      	bne.n	800b6f2 <inv_enable_sensor_internal+0xe2>
		if (enable) {
 800b6b8:	7abb      	ldrb	r3, [r7, #10]
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d00d      	beq.n	800b6da <inv_enable_sensor_internal+0xca>
			s->ped_int_status = INV_PEDOMETER_INT_EN;
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800b6c4:	f8a3 2240 	strh.w	r2, [r3, #576]	; 0x240
			s->bac_request ++;
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	f8b3 3242 	ldrh.w	r3, [r3, #578]	; 0x242
 800b6ce:	3301      	adds	r3, #1
 800b6d0:	b29a      	uxth	r2, r3
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	f8a3 2242 	strh.w	r2, [r3, #578]	; 0x242
 800b6d8:	e00b      	b.n	800b6f2 <inv_enable_sensor_internal+0xe2>
		}
		else {
			s->ped_int_status = 0;
 800b6da:	68fb      	ldr	r3, [r7, #12]
 800b6dc:	2200      	movs	r2, #0
 800b6de:	f8a3 2240 	strh.w	r2, [r3, #576]	; 0x240
			s->bac_request --;
 800b6e2:	68fb      	ldr	r3, [r7, #12]
 800b6e4:	f8b3 3242 	ldrh.w	r3, [r3, #578]	; 0x242
 800b6e8:	3b01      	subs	r3, #1
 800b6ea:	b29a      	uxth	r2, r3
 800b6ec:	68fb      	ldr	r3, [r7, #12]
 800b6ee:	f8a3 2242 	strh.w	r2, [r3, #578]	; 0x242
		}
	}
	
	if (androidSensor == ANDROID_SENSOR_STEP_COUNTER) {
 800b6f2:	7afb      	ldrb	r3, [r7, #11]
 800b6f4:	2b13      	cmp	r3, #19
 800b6f6:	d113      	bne.n	800b720 <inv_enable_sensor_internal+0x110>
		if (enable) {
 800b6f8:	7abb      	ldrb	r3, [r7, #10]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d008      	beq.n	800b710 <inv_enable_sensor_internal+0x100>
			s->bac_request ++;
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	f8b3 3242 	ldrh.w	r3, [r3, #578]	; 0x242
 800b704:	3301      	adds	r3, #1
 800b706:	b29a      	uxth	r2, r3
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	f8a3 2242 	strh.w	r2, [r3, #578]	; 0x242
 800b70e:	e007      	b.n	800b720 <inv_enable_sensor_internal+0x110>
		}
		else {
			s->bac_request --;
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	f8b3 3242 	ldrh.w	r3, [r3, #578]	; 0x242
 800b716:	3b01      	subs	r3, #1
 800b718:	b29a      	uxth	r2, r3
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	f8a3 2242 	strh.w	r2, [r3, #578]	; 0x242
		}
	}

	if (androidSensor == ANDROID_SENSOR_FLIP_PICKUP) {
 800b720:	7afb      	ldrb	r3, [r7, #11]
 800b722:	2b2e      	cmp	r3, #46	; 0x2e
 800b724:	d10c      	bne.n	800b740 <inv_enable_sensor_internal+0x130>
		if (enable){
 800b726:	7abb      	ldrb	r3, [r7, #10]
 800b728:	2b00      	cmp	r3, #0
 800b72a:	d005      	beq.n	800b738 <inv_enable_sensor_internal+0x128>
			s->flip_pickup_status = FLIP_PICKUP_SET;
 800b72c:	68fb      	ldr	r3, [r7, #12]
 800b72e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b732:	f8a3 2158 	strh.w	r2, [r3, #344]	; 0x158
 800b736:	e003      	b.n	800b740 <inv_enable_sensor_internal+0x130>
		}
		else
			s->flip_pickup_status = 0;
 800b738:	68fb      	ldr	r3, [r7, #12]
 800b73a:	2200      	movs	r2, #0
 800b73c:	f8a3 2158 	strh.w	r2, [r3, #344]	; 0x158
	}

	if (androidSensor == ANDROID_SENSOR_B2S) {
 800b740:	7afb      	ldrb	r3, [r7, #11]
 800b742:	2b2d      	cmp	r3, #45	; 0x2d
 800b744:	d11b      	bne.n	800b77e <inv_enable_sensor_internal+0x16e>
		if(enable){
 800b746:	7abb      	ldrb	r3, [r7, #10]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d00c      	beq.n	800b766 <inv_enable_sensor_internal+0x156>
			s->b2s_status = INV_BTS_EN;
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	2220      	movs	r2, #32
 800b750:	f8a3 2156 	strh.w	r2, [r3, #342]	; 0x156
			s->bac_request ++;
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	f8b3 3242 	ldrh.w	r3, [r3, #578]	; 0x242
 800b75a:	3301      	adds	r3, #1
 800b75c:	b29a      	uxth	r2, r3
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	f8a3 2242 	strh.w	r2, [r3, #578]	; 0x242
 800b764:	e00b      	b.n	800b77e <inv_enable_sensor_internal+0x16e>
		}
		else {
			s->b2s_status = 0;
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	2200      	movs	r2, #0
 800b76a:	f8a3 2156 	strh.w	r2, [r3, #342]	; 0x156
			s->bac_request --;
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	f8b3 3242 	ldrh.w	r3, [r3, #578]	; 0x242
 800b774:	3b01      	subs	r3, #1
 800b776:	b29a      	uxth	r2, r3
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	f8a3 2242 	strh.w	r2, [r3, #578]	; 0x242
		}
	}
	if (androidSensor == ANDROID_SENSOR_ACTIVITY_CLASSIFICATON)
 800b77e:	7afb      	ldrb	r3, [r7, #11]
 800b780:	2b2f      	cmp	r3, #47	; 0x2f
 800b782:	d104      	bne.n	800b78e <inv_enable_sensor_internal+0x17e>
		inv_icm20948_ctrl_enable_activity_classifier(s, enable);
 800b784:	7abb      	ldrb	r3, [r7, #10]
 800b786:	4619      	mov	r1, r3
 800b788:	68f8      	ldr	r0, [r7, #12]
 800b78a:	f000 facf 	bl	800bd2c <inv_icm20948_ctrl_enable_activity_classifier>

	if (androidSensor == ANDROID_SENSOR_WAKEUP_TILT_DETECTOR)
 800b78e:	7afb      	ldrb	r3, [r7, #11]
 800b790:	2b29      	cmp	r3, #41	; 0x29
 800b792:	d104      	bne.n	800b79e <inv_enable_sensor_internal+0x18e>
		inv_icm20948_ctrl_enable_tilt(s, enable);
 800b794:	7abb      	ldrb	r3, [r7, #10]
 800b796:	4619      	mov	r1, r3
 800b798:	68f8      	ldr	r0, [r7, #12]
 800b79a:	f000 fb0b 	bl	800bdb4 <inv_icm20948_ctrl_enable_tilt>

	inv_convert_androidSensor_to_control(s, androidSensor, enable, inv_androidSensor_to_control_bits, &s->inv_sensor_control);
 800b79e:	68fb      	ldr	r3, [r7, #12]
 800b7a0:	f503 73ad 	add.w	r3, r3, #346	; 0x15a
 800b7a4:	f107 0014 	add.w	r0, r7, #20
 800b7a8:	7aba      	ldrb	r2, [r7, #10]
 800b7aa:	7af9      	ldrb	r1, [r7, #11]
 800b7ac:	9300      	str	r3, [sp, #0]
 800b7ae:	4603      	mov	r3, r0
 800b7b0:	68f8      	ldr	r0, [r7, #12]
 800b7b2:	f7ff fe58 	bl	800b466 <inv_convert_androidSensor_to_control>
	result = dmp_icm20948_set_data_output_control1(s, s->inv_sensor_control);
 800b7b6:	68fb      	ldr	r3, [r7, #12]
 800b7b8:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800b7bc:	4619      	mov	r1, r3
 800b7be:	68f8      	ldr	r0, [r7, #12]
 800b7c0:	f003 f885 	bl	800e8ce <dmp_icm20948_set_data_output_control1>
 800b7c4:	6778      	str	r0, [r7, #116]	; 0x74
	if (s->b2s_status)
 800b7c6:	68fb      	ldr	r3, [r7, #12]
 800b7c8:	f8b3 3156 	ldrh.w	r3, [r3, #342]	; 0x156
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d00e      	beq.n	800b7ee <inv_enable_sensor_internal+0x1de>
		result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control|0x8008);
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	f8b3 215a 	ldrh.w	r2, [r3, #346]	; 0x15a
 800b7d6:	4b3c      	ldr	r3, [pc, #240]	; (800b8c8 <inv_enable_sensor_internal+0x2b8>)
 800b7d8:	4313      	orrs	r3, r2
 800b7da:	b29b      	uxth	r3, r3
 800b7dc:	4619      	mov	r1, r3
 800b7de:	68f8      	ldr	r0, [r7, #12]
 800b7e0:	f003 f8ee 	bl	800e9c0 <dmp_icm20948_set_data_interrupt_control>
 800b7e4:	4602      	mov	r2, r0
 800b7e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b7e8:	4313      	orrs	r3, r2
 800b7ea:	677b      	str	r3, [r7, #116]	; 0x74
 800b7ec:	e00a      	b.n	800b804 <inv_enable_sensor_internal+0x1f4>
		// result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control|0x0000);
	else
		result |= dmp_icm20948_set_data_interrupt_control(s, s->inv_sensor_control);
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800b7f4:	4619      	mov	r1, r3
 800b7f6:	68f8      	ldr	r0, [r7, #12]
 800b7f8:	f003 f8e2 	bl	800e9c0 <dmp_icm20948_set_data_interrupt_control>
 800b7fc:	4602      	mov	r2, r0
 800b7fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b800:	4313      	orrs	r3, r2
 800b802:	677b      	str	r3, [r7, #116]	; 0x74

	if (s->inv_sensor_control & ACCEL_SET)
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800b80a:	b21b      	sxth	r3, r3
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	da09      	bge.n	800b824 <inv_enable_sensor_internal+0x214>
		s->inv_sensor_control2 |= ACCEL_ACCURACY_SET;
 800b810:	68fb      	ldr	r3, [r7, #12]
 800b812:	f8b3 315c 	ldrh.w	r3, [r3, #348]	; 0x15c
 800b816:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b81a:	b29a      	uxth	r2, r3
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	f8a3 215c 	strh.w	r2, [r3, #348]	; 0x15c
 800b822:	e008      	b.n	800b836 <inv_enable_sensor_internal+0x226>
	else
		s->inv_sensor_control2 &= ~ACCEL_ACCURACY_SET;
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	f8b3 315c 	ldrh.w	r3, [r3, #348]	; 0x15c
 800b82a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b82e:	b29a      	uxth	r2, r3
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	f8a3 215c 	strh.w	r2, [r3, #348]	; 0x15c

	if ((s->inv_sensor_control & GYRO_CALIBR_SET) || (s->inv_sensor_control & GYRO_SET))
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800b83c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b840:	2b00      	cmp	r3, #0
 800b842:	d106      	bne.n	800b852 <inv_enable_sensor_internal+0x242>
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800b84a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d009      	beq.n	800b866 <inv_enable_sensor_internal+0x256>
		s->inv_sensor_control2 |= GYRO_ACCURACY_SET;
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	f8b3 315c 	ldrh.w	r3, [r3, #348]	; 0x15c
 800b858:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b85c:	b29a      	uxth	r2, r3
 800b85e:	68fb      	ldr	r3, [r7, #12]
 800b860:	f8a3 215c 	strh.w	r2, [r3, #348]	; 0x15c
 800b864:	e008      	b.n	800b878 <inv_enable_sensor_internal+0x268>
	else
		s->inv_sensor_control2 &= ~GYRO_ACCURACY_SET;
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	f8b3 315c 	ldrh.w	r3, [r3, #348]	; 0x15c
 800b86c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b870:	b29a      	uxth	r2, r3
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	f8a3 215c 	strh.w	r2, [r3, #348]	; 0x15c

	if ((s->inv_sensor_control & CPASS_CALIBR_SET) || (s->inv_sensor_control & QUAT9_SET)
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800b87e:	f003 0320 	and.w	r3, r3, #32
 800b882:	2b00      	cmp	r3, #0
 800b884:	d114      	bne.n	800b8b0 <inv_enable_sensor_internal+0x2a0>
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800b88c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b890:	2b00      	cmp	r3, #0
 800b892:	d10d      	bne.n	800b8b0 <inv_enable_sensor_internal+0x2a0>
		|| (s->inv_sensor_control & GEOMAG_SET) || (s->inv_sensor_control & CPASS_SET))
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800b89a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d106      	bne.n	800b8b0 <inv_enable_sensor_internal+0x2a0>
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800b8a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b8ac:	2b00      	cmp	r3, #0
 800b8ae:	d00d      	beq.n	800b8cc <inv_enable_sensor_internal+0x2bc>
		s->inv_sensor_control2 |= CPASS_ACCURACY_SET;
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	f8b3 315c 	ldrh.w	r3, [r3, #348]	; 0x15c
 800b8b6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b8ba:	b29a      	uxth	r2, r3
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	f8a3 215c 	strh.w	r2, [r3, #348]	; 0x15c
 800b8c2:	e00c      	b.n	800b8de <inv_enable_sensor_internal+0x2ce>
 800b8c4:	0801da70 	.word	0x0801da70
 800b8c8:	ffff8008 	.word	0xffff8008
	else
		s->inv_sensor_control2 &= ~CPASS_ACCURACY_SET;
 800b8cc:	68fb      	ldr	r3, [r7, #12]
 800b8ce:	f8b3 315c 	ldrh.w	r3, [r3, #348]	; 0x15c
 800b8d2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b8d6:	b29a      	uxth	r2, r3
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	f8a3 215c 	strh.w	r2, [r3, #348]	; 0x15c

	if(s->flip_pickup_status)
 800b8de:	68fb      	ldr	r3, [r7, #12]
 800b8e0:	f8b3 3158 	ldrh.w	r3, [r3, #344]	; 0x158
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d009      	beq.n	800b8fc <inv_enable_sensor_internal+0x2ec>
		s->inv_sensor_control2 |= FLIP_PICKUP_SET;
 800b8e8:	68fb      	ldr	r3, [r7, #12]
 800b8ea:	f8b3 315c 	ldrh.w	r3, [r3, #348]	; 0x15c
 800b8ee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b8f2:	b29a      	uxth	r2, r3
 800b8f4:	68fb      	ldr	r3, [r7, #12]
 800b8f6:	f8a3 215c 	strh.w	r2, [r3, #348]	; 0x15c
 800b8fa:	e008      	b.n	800b90e <inv_enable_sensor_internal+0x2fe>
	else
		s->inv_sensor_control2 &= ~FLIP_PICKUP_SET;
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	f8b3 315c 	ldrh.w	r3, [r3, #348]	; 0x15c
 800b902:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b906:	b29a      	uxth	r2, r3
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	f8a3 215c 	strh.w	r2, [r3, #348]	; 0x15c

	// inv_event_control   |= s->b2s_status; 
	if(s->b2s_status)
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	f8b3 3156 	ldrh.w	r3, [r3, #342]	; 0x156
 800b914:	2b00      	cmp	r3, #0
 800b916:	d019      	beq.n	800b94c <inv_enable_sensor_internal+0x33c>
	{
		inv_event_control |= INV_BRING_AND_LOOK_T0_SEE_EN;
 800b918:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800b91c:	f043 0304 	orr.w	r3, r3, #4
 800b920:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
		inv_event_control |= INV_PEDOMETER_EN;
 800b924:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800b928:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b92c:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 800b930:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800b934:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b938:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b93c:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 800b940:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800b944:	68f8      	ldr	r0, [r7, #12]
 800b946:	f003 fede 	bl	800f706 <dmp_icm20948_set_ped_y_ratio>
 800b94a:	e011      	b.n	800b970 <inv_enable_sensor_internal+0x360>
#endif
	}
	else
	{
		inv_event_control &= ~INV_BRING_AND_LOOK_T0_SEE_EN;
 800b94c:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800b950:	f023 0304 	bic.w	r3, r3, #4
 800b954:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
		inv_event_control &= ~INV_PEDOMETER_EN;
 800b958:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800b95c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b960:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control &= ~INV_BAC_WEARABLE_EN;
 800b964:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800b968:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800b96c:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
#endif
	}

	result |= dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	f8b3 315c 	ldrh.w	r3, [r3, #348]	; 0x15c
 800b976:	4619      	mov	r1, r3
 800b978:	68f8      	ldr	r0, [r7, #12]
 800b97a:	f002 ffc1 	bl	800e900 <dmp_icm20948_set_data_output_control2>
 800b97e:	4602      	mov	r2, r0
 800b980:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b982:	4313      	orrs	r3, r2
 800b984:	677b      	str	r3, [r7, #116]	; 0x74

	// sets DATA_RDY_STATUS in DMP based on which sensors are on
	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_GYRO_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_GYRO_MASK1)
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
 800b98c:	4ba0      	ldr	r3, [pc, #640]	; (800bc10 <inv_enable_sensor_internal+0x600>)
 800b98e:	4013      	ands	r3, r2
 800b990:	2b00      	cmp	r3, #0
 800b992:	d107      	bne.n	800b9a4 <inv_enable_sensor_internal+0x394>
 800b994:	68fb      	ldr	r3, [r7, #12]
 800b996:	f8d3 2164 	ldr.w	r2, [r3, #356]	; 0x164
 800b99a:	f640 0318 	movw	r3, #2072	; 0x818
 800b99e:	4013      	ands	r3, r2
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d005      	beq.n	800b9b0 <inv_enable_sensor_internal+0x3a0>
		data_rdy_status |= GYRO_AVAILABLE;
 800b9a4:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 800b9a8:	f043 0301 	orr.w	r3, r3, #1
 800b9ac:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
	
	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_ACCEL_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_ACCEL_MASK1)
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
 800b9b6:	4b97      	ldr	r3, [pc, #604]	; (800bc14 <inv_enable_sensor_internal+0x604>)
 800b9b8:	4013      	ands	r3, r2
 800b9ba:	2b00      	cmp	r3, #0
 800b9bc:	d106      	bne.n	800b9cc <inv_enable_sensor_internal+0x3bc>
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 800b9c4:	f403 63dd 	and.w	r3, r3, #1768	; 0x6e8
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d005      	beq.n	800b9d8 <inv_enable_sensor_internal+0x3c8>
		data_rdy_status |= ACCEL_AVAILABLE;
 800b9cc:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 800b9d0:	f043 0302 	orr.w	r3, r3, #2
 800b9d4:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70

	if (s->flip_pickup_status || s->b2s_status)
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	f8b3 3158 	ldrh.w	r3, [r3, #344]	; 0x158
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d104      	bne.n	800b9ec <inv_enable_sensor_internal+0x3dc>
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	f8b3 3156 	ldrh.w	r3, [r3, #342]	; 0x156
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d005      	beq.n	800b9f8 <inv_enable_sensor_internal+0x3e8>
		data_rdy_status |= ACCEL_AVAILABLE;
 800b9ec:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 800b9f0:	f043 0302 	orr.w	r3, r3, #2
 800b9f4:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70

	if (s->bac_status)
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d005      	beq.n	800ba0e <inv_enable_sensor_internal+0x3fe>
		data_rdy_status |= ACCEL_AVAILABLE;
 800ba02:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 800ba06:	f043 0302 	orr.w	r3, r3, #2
 800ba0a:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70

	if (s->inv_androidSensorsOn_mask[0] & INV_NEEDS_COMPASS_MASK || s->inv_androidSensorsOn_mask[1] & INV_NEEDS_COMPASS_MASK1) {
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	f8d3 2160 	ldr.w	r2, [r3, #352]	; 0x160
 800ba14:	4b80      	ldr	r3, [pc, #512]	; (800bc18 <inv_enable_sensor_internal+0x608>)
 800ba16:	4013      	ands	r3, r2
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d106      	bne.n	800ba2a <inv_enable_sensor_internal+0x41a>
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	f8d3 3164 	ldr.w	r3, [r3, #356]	; 0x164
 800ba22:	f003 0384 	and.w	r3, r3, #132	; 0x84
 800ba26:	2b00      	cmp	r3, #0
 800ba28:	d00b      	beq.n	800ba42 <inv_enable_sensor_internal+0x432>
		data_rdy_status |= SECONDARY_COMPASS_AVAILABLE;
 800ba2a:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 800ba2e:	f043 0308 	orr.w	r3, r3, #8
 800ba32:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
		inv_event_control |= INV_COMPASS_CAL_EN;
 800ba36:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800ba3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba3e:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
	}
	// turn on gyro cal only if gyro is available
	if (data_rdy_status & GYRO_AVAILABLE)
 800ba42:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 800ba46:	f003 0301 	and.w	r3, r3, #1
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d005      	beq.n	800ba5a <inv_enable_sensor_internal+0x44a>
		inv_event_control |= INV_GYRO_CAL_EN;
 800ba4e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800ba52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ba56:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
		
	// turn on acc cal only if acc is available
	if (data_rdy_status & ACCEL_AVAILABLE)
 800ba5a:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 800ba5e:	f003 0302 	and.w	r3, r3, #2
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	d005      	beq.n	800ba72 <inv_enable_sensor_internal+0x462>
		inv_event_control |= INV_ACCEL_CAL_EN;
 800ba66:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800ba6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ba6e:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72

	inv_event_control |= s->smd_status | s->ped_int_status;
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	f8b3 223e 	ldrh.w	r2, [r3, #574]	; 0x23e
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	f8b3 3240 	ldrh.w	r3, [r3, #576]	; 0x240
 800ba7e:	4313      	orrs	r3, r2
 800ba80:	b29a      	uxth	r2, r3
 800ba82:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800ba86:	4313      	orrs	r3, r2
 800ba88:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72

	if (s->inv_sensor_control & QUAT9_SET)
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800ba92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d005      	beq.n	800baa6 <inv_enable_sensor_internal+0x496>
		inv_event_control |= INV_NINE_AXIS_EN;
 800ba9a:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800ba9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800baa2:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72

	if (s->inv_sensor_control & (PED_STEPDET_SET | PED_STEPIND_SET) || inv_event_control & INV_SMD_EN) {
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800baac:	f003 0317 	and.w	r3, r3, #23
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d105      	bne.n	800bac0 <inv_enable_sensor_internal+0x4b0>
 800bab4:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800bab8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800babc:	2b00      	cmp	r3, #0
 800babe:	d012      	beq.n	800bae6 <inv_enable_sensor_internal+0x4d6>
		inv_event_control |= INV_PEDOMETER_EN;
 800bac0:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800bac4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bac8:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 800bacc:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800bad0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bad4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bad8:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 800badc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800bae0:	68f8      	ldr	r0, [r7, #12]
 800bae2:	f003 fe10 	bl	800f706 <dmp_icm20948_set_ped_y_ratio>
#endif
	}

	if (s->inv_sensor_control2 & ACT_RECOG_SET) {
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	f8b3 315c 	ldrh.w	r3, [r3, #348]	; 0x15c
 800baec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d012      	beq.n	800bb1a <inv_enable_sensor_internal+0x50a>
		inv_event_control |= INV_PEDOMETER_EN;
 800baf4:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800baf8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bafc:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
#ifndef ICM20948_FOR_MOBILE // Next lines this to change BAC behavior to wearable platform
		inv_event_control |= INV_BAC_WEARABLE_EN;
 800bb00:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800bb04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bb08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bb0c:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
		dmp_icm20948_set_ped_y_ratio(s, BAC_PED_Y_RATIO_WEARABLE);
 800bb10:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800bb14:	68f8      	ldr	r0, [r7, #12]
 800bb16:	f003 fdf6 	bl	800f706 <dmp_icm20948_set_ped_y_ratio>
#endif
	}

	if (s->inv_sensor_control2 & FLIP_PICKUP_SET){
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	f8b3 315c 	ldrh.w	r3, [r3, #348]	; 0x15c
 800bb20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d005      	beq.n	800bb34 <inv_enable_sensor_internal+0x524>
		inv_event_control |= FLIP_PICKUP_EN;
 800bb28:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800bb2c:	f043 0310 	orr.w	r3, r3, #16
 800bb30:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
	}

	if (s->inv_sensor_control & GEOMAG_SET)
 800bb34:	68fb      	ldr	r3, [r7, #12]
 800bb36:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800bb3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bb3e:	2b00      	cmp	r3, #0
 800bb40:	d005      	beq.n	800bb4e <inv_enable_sensor_internal+0x53e>
		inv_event_control |= GEOMAG_EN;
 800bb42:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800bb46:	f043 0308 	orr.w	r3, r3, #8
 800bb4a:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72

	result |= dmp_icm20948_set_motion_event_control(s, inv_event_control);
 800bb4e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 800bb52:	4619      	mov	r1, r3
 800bb54:	68f8      	ldr	r0, [r7, #12]
 800bb56:	f002 ff96 	bl	800ea86 <dmp_icm20948_set_motion_event_control>
 800bb5a:	4602      	mov	r2, r0
 800bb5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bb5e:	4313      	orrs	r3, r2
 800bb60:	677b      	str	r3, [r7, #116]	; 0x74
	
	// A sensor was just enabled/disabled, need to recompute the required ODR for all augmented sensor-related sensors
	// The fastest ODR will always be applied to other related sensors
	if (   (androidSensor == ANDROID_SENSOR_GRAVITY) 
 800bb62:	7afb      	ldrb	r3, [r7, #11]
 800bb64:	2b09      	cmp	r3, #9
 800bb66:	d005      	beq.n	800bb74 <inv_enable_sensor_internal+0x564>
		|| (androidSensor == ANDROID_SENSOR_GAME_ROTATION_VECTOR) 
 800bb68:	7afb      	ldrb	r3, [r7, #11]
 800bb6a:	2b0f      	cmp	r3, #15
 800bb6c:	d002      	beq.n	800bb74 <inv_enable_sensor_internal+0x564>
		|| (androidSensor == ANDROID_SENSOR_LINEAR_ACCELERATION) ) {
 800bb6e:	7afb      	ldrb	r3, [r7, #11]
 800bb70:	2b0a      	cmp	r3, #10
 800bb72:	d10f      	bne.n	800bb94 <inv_enable_sensor_internal+0x584>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_SIXQ]);
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	f503 7288 	add.w	r2, r3, #272	; 0x110
 800bb7a:	7afb      	ldrb	r3, [r7, #11]
 800bb7c:	4619      	mov	r1, r3
 800bb7e:	68f8      	ldr	r0, [r7, #12]
 800bb80:	f7fd fcda 	bl	8009538 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_SIXQ_accel]);
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	f503 7293 	add.w	r2, r3, #294	; 0x126
 800bb8a:	7afb      	ldrb	r3, [r7, #11]
 800bb8c:	4619      	mov	r1, r3
 800bb8e:	68f8      	ldr	r0, [r7, #12]
 800bb90:	f7fd fcd2 	bl	8009538 <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_ORIENTATION) 
 800bb94:	7afb      	ldrb	r3, [r7, #11]
 800bb96:	2b03      	cmp	r3, #3
 800bb98:	d002      	beq.n	800bba0 <inv_enable_sensor_internal+0x590>
		|| (androidSensor == ANDROID_SENSOR_ROTATION_VECTOR) ) {
 800bb9a:	7afb      	ldrb	r3, [r7, #11]
 800bb9c:	2b0b      	cmp	r3, #11
 800bb9e:	d117      	bne.n	800bbd0 <inv_enable_sensor_internal+0x5c0>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ]);
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	f503 7289 	add.w	r2, r3, #274	; 0x112
 800bba6:	7afb      	ldrb	r3, [r7, #11]
 800bba8:	4619      	mov	r1, r3
 800bbaa:	68f8      	ldr	r0, [r7, #12]
 800bbac:	f7fd fcc4 	bl	8009538 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_accel]);
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	f503 7294 	add.w	r2, r3, #296	; 0x128
 800bbb6:	7afb      	ldrb	r3, [r7, #11]
 800bbb8:	4619      	mov	r1, r3
 800bbba:	68f8      	ldr	r0, [r7, #12]
 800bbbc:	f7fd fcbc 	bl	8009538 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_NINEQ_cpass]);
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	f503 7296 	add.w	r2, r3, #300	; 0x12c
 800bbc6:	7afb      	ldrb	r3, [r7, #11]
 800bbc8:	4619      	mov	r1, r3
 800bbca:	68f8      	ldr	r0, [r7, #12]
 800bbcc:	f7fd fcb4 	bl	8009538 <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_WAKEUP_GRAVITY) 
 800bbd0:	7afb      	ldrb	r3, [r7, #11]
 800bbd2:	2b1d      	cmp	r3, #29
 800bbd4:	d005      	beq.n	800bbe2 <inv_enable_sensor_internal+0x5d2>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_GAME_ROTATION_VECTOR) 
 800bbd6:	7afb      	ldrb	r3, [r7, #11]
 800bbd8:	2b23      	cmp	r3, #35	; 0x23
 800bbda:	d002      	beq.n	800bbe2 <inv_enable_sensor_internal+0x5d2>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_LINEAR_ACCELERATION) ) {
 800bbdc:	7afb      	ldrb	r3, [r7, #11]
 800bbde:	2b1e      	cmp	r3, #30
 800bbe0:	d10f      	bne.n	800bc02 <inv_enable_sensor_internal+0x5f2>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ]);
 800bbe2:	68fb      	ldr	r3, [r7, #12]
 800bbe4:	f503 729b 	add.w	r2, r3, #310	; 0x136
 800bbe8:	7afb      	ldrb	r3, [r7, #11]
 800bbea:	4619      	mov	r1, r3
 800bbec:	68f8      	ldr	r0, [r7, #12]
 800bbee:	f7fd fca3 	bl	8009538 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_SIXQ_accel]);
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	f503 72a4 	add.w	r2, r3, #328	; 0x148
 800bbf8:	7afb      	ldrb	r3, [r7, #11]
 800bbfa:	4619      	mov	r1, r3
 800bbfc:	68f8      	ldr	r0, [r7, #12]
 800bbfe:	f7fd fc9b 	bl	8009538 <inv_icm20948_augmented_sensors_update_odr>
	}

	if (   (androidSensor == ANDROID_SENSOR_WAKEUP_ORIENTATION) 
 800bc02:	7afb      	ldrb	r3, [r7, #11]
 800bc04:	2b19      	cmp	r3, #25
 800bc06:	d009      	beq.n	800bc1c <inv_enable_sensor_internal+0x60c>
		|| (androidSensor == ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR) ) {
 800bc08:	7afb      	ldrb	r3, [r7, #11]
 800bc0a:	2b1f      	cmp	r3, #31
 800bc0c:	d11e      	bne.n	800bc4c <inv_enable_sensor_internal+0x63c>
 800bc0e:	e005      	b.n	800bc1c <inv_enable_sensor_internal+0x60c>
 800bc10:	e6018e18 	.word	0xe6018e18
 800bc14:	e29e8e0a 	.word	0xe29e8e0a
 800bc18:	8310480c 	.word	0x8310480c
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ]);
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	f503 729c 	add.w	r2, r3, #312	; 0x138
 800bc22:	7afb      	ldrb	r3, [r7, #11]
 800bc24:	4619      	mov	r1, r3
 800bc26:	68f8      	ldr	r0, [r7, #12]
 800bc28:	f7fd fc86 	bl	8009538 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_accel]);
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	f503 72a5 	add.w	r2, r3, #330	; 0x14a
 800bc32:	7afb      	ldrb	r3, [r7, #11]
 800bc34:	4619      	mov	r1, r3
 800bc36:	68f8      	ldr	r0, [r7, #12]
 800bc38:	f7fd fc7e 	bl	8009538 <inv_icm20948_augmented_sensors_update_odr>
		inv_icm20948_augmented_sensors_update_odr(s, androidSensor, &s->inv_dmp_odr_delays[INV_SENSOR_WAKEUP_NINEQ_cpass]);
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	f503 72a7 	add.w	r2, r3, #334	; 0x14e
 800bc42:	7afb      	ldrb	r3, [r7, #11]
 800bc44:	4619      	mov	r1, r3
 800bc46:	68f8      	ldr	r0, [r7, #12]
 800bc48:	f7fd fc76 	bl	8009538 <inv_icm20948_augmented_sensors_update_odr>
	}

	result |= inv_set_hw_smplrt_dmp_odrs(s);
 800bc4c:	68f8      	ldr	r0, [r7, #12]
 800bc4e:	f7fe fed1 	bl	800a9f4 <inv_set_hw_smplrt_dmp_odrs>
 800bc52:	4602      	mov	r2, r0
 800bc54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bc56:	4313      	orrs	r3, r2
 800bc58:	677b      	str	r3, [r7, #116]	; 0x74
	result |= inv_icm20948_set_gyro_sf(s, inv_icm20948_get_gyro_divider(s), inv_icm20948_get_gyro_fullscale(s));
 800bc5a:	68f8      	ldr	r0, [r7, #12]
 800bc5c:	f000 ff67 	bl	800cb2e <inv_icm20948_get_gyro_divider>
 800bc60:	4603      	mov	r3, r0
 800bc62:	461c      	mov	r4, r3
 800bc64:	68f8      	ldr	r0, [r7, #12]
 800bc66:	f001 f8c2 	bl	800cdee <inv_icm20948_get_gyro_fullscale>
 800bc6a:	4603      	mov	r3, r0
 800bc6c:	461a      	mov	r2, r3
 800bc6e:	4621      	mov	r1, r4
 800bc70:	68f8      	ldr	r0, [r7, #12]
 800bc72:	f000 ffbd 	bl	800cbf0 <inv_icm20948_set_gyro_sf>
 800bc76:	4602      	mov	r2, r0
 800bc78:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bc7a:	4313      	orrs	r3, r2
 800bc7c:	677b      	str	r3, [r7, #116]	; 0x74

	if (!s->inv_sensor_control && !(s->inv_androidSensorsOn_mask[0] & (1L << ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION)) && !s->b2s_status) {
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d115      	bne.n	800bcb4 <inv_enable_sensor_internal+0x6a4>
 800bc88:	68fb      	ldr	r3, [r7, #12]
 800bc8a:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800bc8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	d10e      	bne.n	800bcb4 <inv_enable_sensor_internal+0x6a4>
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	f8b3 3156 	ldrh.w	r3, [r3, #342]	; 0x156
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d109      	bne.n	800bcb4 <inv_enable_sensor_internal+0x6a4>
		*mems_put_to_sleep =1 ;
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	2201      	movs	r2, #1
 800bca4:	701a      	strb	r2, [r3, #0]
		result |= inv_icm20948_sleep_mems(s);
 800bca6:	68f8      	ldr	r0, [r7, #12]
 800bca8:	f000 fd10 	bl	800c6cc <inv_icm20948_sleep_mems>
 800bcac:	4602      	mov	r2, r0
 800bcae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bcb0:	4313      	orrs	r3, r2
 800bcb2:	677b      	str	r3, [r7, #116]	; 0x74
	}

	// DMP no longer controls PWR_MGMT_2 because of hardware bug, 0x80 set to override default behaviour of inv_icm20948_enable_hw_sensors()
	result |= inv_icm20948_enable_hw_sensors(s, (int)data_rdy_status | 0x80);
 800bcb4:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 800bcb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bcbc:	b29b      	uxth	r3, r3
 800bcbe:	4619      	mov	r1, r3
 800bcc0:	68f8      	ldr	r0, [r7, #12]
 800bcc2:	f001 fa6b 	bl	800d19c <inv_icm20948_enable_hw_sensors>
 800bcc6:	4602      	mov	r2, r0
 800bcc8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bcca:	4313      	orrs	r3, r2
 800bccc:	677b      	str	r3, [r7, #116]	; 0x74

	// set DATA_RDY_STATUS in DMP
	if (data_rdy_status & SECONDARY_COMPASS_AVAILABLE)	{
 800bcce:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 800bcd2:	f003 0308 	and.w	r3, r3, #8
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d005      	beq.n	800bce6 <inv_enable_sensor_internal+0x6d6>
		data_rdy_status |= SECONDARY_COMPASS_AVAILABLE;
 800bcda:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 800bcde:	f043 0308 	orr.w	r3, r3, #8
 800bce2:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
	}

	result |= dmp_icm20948_set_data_rdy_status(s, data_rdy_status);
 800bce6:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 800bcea:	4619      	mov	r1, r3
 800bcec:	68f8      	ldr	r0, [r7, #12]
 800bcee:	f002 fea9 	bl	800ea44 <dmp_icm20948_set_data_rdy_status>
 800bcf2:	4602      	mov	r2, r0
 800bcf4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800bcf6:	4313      	orrs	r3, r2
 800bcf8:	677b      	str	r3, [r7, #116]	; 0x74

	// To have the all steps when you enable the sensor
	if (androidSensor == ANDROID_SENSOR_STEP_COUNTER)
 800bcfa:	7afb      	ldrb	r3, [r7, #11]
 800bcfc:	2b13      	cmp	r3, #19
 800bcfe:	d110      	bne.n	800bd22 <inv_enable_sensor_internal+0x712>
	{
		if (enable)
 800bd00:	7abb      	ldrb	r3, [r7, #10]
 800bd02:	2b00      	cmp	r3, #0
 800bd04:	d00d      	beq.n	800bd22 <inv_enable_sensor_internal+0x712>
		{
			dmp_icm20948_get_pedometer_num_of_steps(s, &steps);
 800bd06:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800bd0a:	4619      	mov	r1, r3
 800bd0c:	68f8      	ldr	r0, [r7, #12]
 800bd0e:	f003 fa84 	bl	800f21a <dmp_icm20948_get_pedometer_num_of_steps>
			s->sStepCounterToBeSubtracted = steps - s->sOldSteps;
 800bd12:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800bd14:	68fb      	ldr	r3, [r7, #12]
 800bd16:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800bd1a:	1ad2      	subs	r2, r2, r3
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		}
	}

	return result;
 800bd22:	6f7b      	ldr	r3, [r7, #116]	; 0x74
}
 800bd24:	4618      	mov	r0, r3
 800bd26:	377c      	adds	r7, #124	; 0x7c
 800bd28:	46bd      	mov	sp, r7
 800bd2a:	bd90      	pop	{r4, r7, pc}

0800bd2c <inv_icm20948_ctrl_enable_activity_classifier>:

void inv_icm20948_ctrl_enable_activity_classifier(struct inv_icm20948 * s, unsigned char enable) 
{
 800bd2c:	b580      	push	{r7, lr}
 800bd2e:	b082      	sub	sp, #8
 800bd30:	af00      	add	r7, sp, #0
 800bd32:	6078      	str	r0, [r7, #4]
 800bd34:	460b      	mov	r3, r1
 800bd36:	70fb      	strb	r3, [r7, #3]
	s->bac_on = enable;
 800bd38:	78fb      	ldrb	r3, [r7, #3]
 800bd3a:	b29a      	uxth	r2, r3
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	f8a3 2150 	strh.w	r2, [r3, #336]	; 0x150
	if (enable) {
 800bd42:	78fb      	ldrb	r3, [r7, #3]
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d015      	beq.n	800bd74 <inv_icm20948_ctrl_enable_activity_classifier+0x48>
		s->bac_status = ACT_RECOG_SET;
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	2280      	movs	r2, #128	; 0x80
 800bd4c:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
		s->inv_sensor_control2 |= ACT_RECOG_SET;
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	f8b3 315c 	ldrh.w	r3, [r3, #348]	; 0x15c
 800bd56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd5a:	b29a      	uxth	r2, r3
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	f8a3 215c 	strh.w	r2, [r3, #348]	; 0x15c
		s->bac_request ++;
 800bd62:	687b      	ldr	r3, [r7, #4]
 800bd64:	f8b3 3242 	ldrh.w	r3, [r3, #578]	; 0x242
 800bd68:	3301      	adds	r3, #1
 800bd6a:	b29a      	uxth	r2, r3
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	f8a3 2242 	strh.w	r2, [r3, #578]	; 0x242
			s->bac_status = 0;
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
			s->bac_request --;
		}
	}
}
 800bd72:	e01b      	b.n	800bdac <inv_icm20948_ctrl_enable_activity_classifier+0x80>
		if (!inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_TILT_DETECTOR)) {
 800bd74:	2129      	movs	r1, #41	; 0x29
 800bd76:	6878      	ldr	r0, [r7, #4]
 800bd78:	f7fe fb7d 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 800bd7c:	4603      	mov	r3, r0
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d114      	bne.n	800bdac <inv_icm20948_ctrl_enable_activity_classifier+0x80>
			s->bac_status = 0;
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	2200      	movs	r2, #0
 800bd86:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	f8b3 315c 	ldrh.w	r3, [r3, #348]	; 0x15c
 800bd90:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bd94:	b29a      	uxth	r2, r3
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	f8a3 215c 	strh.w	r2, [r3, #348]	; 0x15c
			s->bac_request --;
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	f8b3 3242 	ldrh.w	r3, [r3, #578]	; 0x242
 800bda2:	3b01      	subs	r3, #1
 800bda4:	b29a      	uxth	r2, r3
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	f8a3 2242 	strh.w	r2, [r3, #578]	; 0x242
}
 800bdac:	bf00      	nop
 800bdae:	3708      	adds	r7, #8
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	bd80      	pop	{r7, pc}

0800bdb4 <inv_icm20948_ctrl_enable_tilt>:

void inv_icm20948_ctrl_enable_tilt(struct inv_icm20948 * s, unsigned char enable) 
{
 800bdb4:	b480      	push	{r7}
 800bdb6:	b083      	sub	sp, #12
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	6078      	str	r0, [r7, #4]
 800bdbc:	460b      	mov	r3, r1
 800bdbe:	70fb      	strb	r3, [r7, #3]
	if (enable) {
 800bdc0:	78fb      	ldrb	r3, [r7, #3]
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d015      	beq.n	800bdf2 <inv_icm20948_ctrl_enable_tilt+0x3e>
		s->bac_status = ACT_RECOG_SET;
 800bdc6:	687b      	ldr	r3, [r7, #4]
 800bdc8:	2280      	movs	r2, #128	; 0x80
 800bdca:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
		s->inv_sensor_control2 |= ACT_RECOG_SET;
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	f8b3 315c 	ldrh.w	r3, [r3, #348]	; 0x15c
 800bdd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bdd8:	b29a      	uxth	r2, r3
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	f8a3 215c 	strh.w	r2, [r3, #348]	; 0x15c
		s->bac_request ++;
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	f8b3 3242 	ldrh.w	r3, [r3, #578]	; 0x242
 800bde6:	3301      	adds	r3, #1
 800bde8:	b29a      	uxth	r2, r3
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	f8a3 2242 	strh.w	r2, [r3, #578]	; 0x242
			s->bac_status = 0;
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
			s->bac_request --;
		}
	}
}
 800bdf0:	e019      	b.n	800be26 <inv_icm20948_ctrl_enable_tilt+0x72>
		if (!s->bac_on) {
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d114      	bne.n	800be26 <inv_icm20948_ctrl_enable_tilt+0x72>
			s->bac_status = 0;
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	2200      	movs	r2, #0
 800be00:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
			s->inv_sensor_control2 &= ~ACT_RECOG_SET;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	f8b3 315c 	ldrh.w	r3, [r3, #348]	; 0x15c
 800be0a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800be0e:	b29a      	uxth	r2, r3
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	f8a3 215c 	strh.w	r2, [r3, #348]	; 0x15c
			s->bac_request --;
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	f8b3 3242 	ldrh.w	r3, [r3, #578]	; 0x242
 800be1c:	3b01      	subs	r3, #1
 800be1e:	b29a      	uxth	r2, r3
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	f8a3 2242 	strh.w	r2, [r3, #578]	; 0x242
}
 800be26:	bf00      	nop
 800be28:	370c      	adds	r7, #12
 800be2a:	46bd      	mov	sp, r7
 800be2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be30:	4770      	bx	lr

0800be32 <inv_icm20948_ctrl_enable_batch>:

int inv_icm20948_ctrl_enable_batch(struct inv_icm20948 * s, unsigned char enable)
{
 800be32:	b580      	push	{r7, lr}
 800be34:	b084      	sub	sp, #16
 800be36:	af00      	add	r7, sp, #0
 800be38:	6078      	str	r0, [r7, #4]
 800be3a:	460b      	mov	r3, r1
 800be3c:	70fb      	strb	r3, [r7, #3]
	int ret = 0;
 800be3e:	2300      	movs	r3, #0
 800be40:	60fb      	str	r3, [r7, #12]

	if(enable)
 800be42:	78fb      	ldrb	r3, [r7, #3]
 800be44:	2b00      	cmp	r3, #0
 800be46:	d009      	beq.n	800be5c <inv_icm20948_ctrl_enable_batch+0x2a>
		s->inv_sensor_control2 |= BATCH_MODE_EN;
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	f8b3 315c 	ldrh.w	r3, [r3, #348]	; 0x15c
 800be4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800be52:	b29a      	uxth	r2, r3
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	f8a3 215c 	strh.w	r2, [r3, #348]	; 0x15c
 800be5a:	e008      	b.n	800be6e <inv_icm20948_ctrl_enable_batch+0x3c>
	else
		s->inv_sensor_control2 &= ~BATCH_MODE_EN;
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	f8b3 315c 	ldrh.w	r3, [r3, #348]	; 0x15c
 800be62:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800be66:	b29a      	uxth	r2, r3
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	f8a3 215c 	strh.w	r2, [r3, #348]	; 0x15c

	ret = dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	f8b3 315c 	ldrh.w	r3, [r3, #348]	; 0x15c
 800be74:	4619      	mov	r1, r3
 800be76:	6878      	ldr	r0, [r7, #4]
 800be78:	f002 fd42 	bl	800e900 <dmp_icm20948_set_data_output_control2>
 800be7c:	60f8      	str	r0, [r7, #12]

	/* give batch mode status to mems transport layer 
	to allow disable/enable LP_EN when reading FIFO in batch mode */
	inv_icm20948_ctrl_set_batch_mode_status(s, enable);
 800be7e:	78fb      	ldrb	r3, [r7, #3]
 800be80:	4619      	mov	r1, r3
 800be82:	6878      	ldr	r0, [r7, #4]
 800be84:	f000 f805 	bl	800be92 <inv_icm20948_ctrl_set_batch_mode_status>

	return ret;
 800be88:	68fb      	ldr	r3, [r7, #12]
}
 800be8a:	4618      	mov	r0, r3
 800be8c:	3710      	adds	r7, #16
 800be8e:	46bd      	mov	sp, r7
 800be90:	bd80      	pop	{r7, pc}

0800be92 <inv_icm20948_ctrl_set_batch_mode_status>:

void inv_icm20948_ctrl_set_batch_mode_status(struct inv_icm20948 * s, unsigned char enable)
{
 800be92:	b480      	push	{r7}
 800be94:	b083      	sub	sp, #12
 800be96:	af00      	add	r7, sp, #0
 800be98:	6078      	str	r0, [r7, #4]
 800be9a:	460b      	mov	r3, r1
 800be9c:	70fb      	strb	r3, [r7, #3]
	if(enable)
 800be9e:	78fb      	ldrb	r3, [r7, #3]
 800bea0:	2b00      	cmp	r3, #0
 800bea2:	d004      	beq.n	800beae <inv_icm20948_ctrl_set_batch_mode_status+0x1c>
		s->sBatchMode=1;
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	2201      	movs	r2, #1
 800bea8:	f883 223a 	strb.w	r2, [r3, #570]	; 0x23a
	else
		s->sBatchMode=0;
}
 800beac:	e003      	b.n	800beb6 <inv_icm20948_ctrl_set_batch_mode_status+0x24>
		s->sBatchMode=0;
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	2200      	movs	r2, #0
 800beb2:	f883 223a 	strb.w	r2, [r3, #570]	; 0x23a
}
 800beb6:	bf00      	nop
 800beb8:	370c      	adds	r7, #12
 800beba:	46bd      	mov	sp, r7
 800bebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec0:	4770      	bx	lr

0800bec2 <inv_icm20948_ctrl_get_batch_mode_status>:

unsigned char inv_icm20948_ctrl_get_batch_mode_status(struct inv_icm20948 * s)
{
 800bec2:	b480      	push	{r7}
 800bec4:	b083      	sub	sp, #12
 800bec6:	af00      	add	r7, sp, #0
 800bec8:	6078      	str	r0, [r7, #4]
	return s->sBatchMode;
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	f893 323a 	ldrb.w	r3, [r3, #570]	; 0x23a
}
 800bed0:	4618      	mov	r0, r3
 800bed2:	370c      	adds	r7, #12
 800bed4:	46bd      	mov	sp, r7
 800bed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beda:	4770      	bx	lr

0800bedc <inv_icm20948_ctrl_set_batch_timeout_ms>:

	return -1;  // Call batch only when a sensor is enabled.
}    

int inv_icm20948_ctrl_set_batch_timeout_ms(struct inv_icm20948 * s, unsigned short batch_time_in_ms)
{
 800bedc:	b590      	push	{r4, r7, lr}
 800bede:	b085      	sub	sp, #20
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	6078      	str	r0, [r7, #4]
 800bee4:	460b      	mov	r3, r1
 800bee6:	807b      	strh	r3, [r7, #2]
	unsigned int timeout = 0;
 800bee8:	2300      	movs	r3, #0
 800beea:	60fb      	str	r3, [r7, #12]

	if(    s->inv_sensor_control & GYRO_CALIBR_SET 
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800bef2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d114      	bne.n	800bf24 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & QUAT6_SET 
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800bf00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	d10d      	bne.n	800bf24 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & QUAT9_SET 
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800bf0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d106      	bne.n	800bf24 <inv_icm20948_ctrl_set_batch_timeout_ms+0x48>
		|| s->inv_sensor_control & GYRO_SET ) { // If Gyro based sensor is enabled.
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800bf1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d022      	beq.n	800bf6a <inv_icm20948_ctrl_set_batch_timeout_ms+0x8e>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ (inv_icm20948_get_gyro_divider(s) + 1)))/1000);
 800bf24:	887c      	ldrh	r4, [r7, #2]
 800bf26:	6878      	ldr	r0, [r7, #4]
 800bf28:	f000 fe01 	bl	800cb2e <inv_icm20948_get_gyro_divider>
 800bf2c:	4603      	mov	r3, r0
 800bf2e:	3301      	adds	r3, #1
 800bf30:	f240 4265 	movw	r2, #1125	; 0x465
 800bf34:	fb92 f3f3 	sdiv	r3, r2, r3
 800bf38:	fb04 f303 	mul.w	r3, r4, r3
 800bf3c:	4a3e      	ldr	r2, [pc, #248]	; (800c038 <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 800bf3e:	fb82 1203 	smull	r1, r2, r2, r3
 800bf42:	1192      	asrs	r2, r2, #6
 800bf44:	17db      	asrs	r3, r3, #31
 800bf46:	1ad3      	subs	r3, r2, r3
 800bf48:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_GYROSCOPE][0]) {
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	f8b3 3178 	ldrh.w	r3, [r3, #376]	; 0x178
 800bf50:	887a      	ldrh	r2, [r7, #2]
 800bf52:	429a      	cmp	r2, r3
 800bf54:	d202      	bcs.n	800bf5c <inv_icm20948_ctrl_set_batch_timeout_ms+0x80>
			return -1; // requested batch timeout is not supported
 800bf56:	f04f 33ff 	mov.w	r3, #4294967295
 800bf5a:	e069      	b.n	800c030 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, GYRO_AVAILABLE);
 800bf5c:	2201      	movs	r2, #1
 800bf5e:	68f9      	ldr	r1, [r7, #12]
 800bf60:	6878      	ldr	r0, [r7, #4]
 800bf62:	f002 fe13 	bl	800eb8c <dmp_icm20948_set_batchmode_params>
 800bf66:	4603      	mov	r3, r0
 800bf68:	e062      	b.n	800c030 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	if(    s->inv_sensor_control & ACCEL_SET
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800bf70:	b21b      	sxth	r3, r3
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	db06      	blt.n	800bf84 <inv_icm20948_ctrl_set_batch_timeout_ms+0xa8>
		|| s->inv_sensor_control & GEOMAG_SET ) { // If Accel is enabled and no Gyro based sensor is enabled.
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800bf7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d022      	beq.n	800bfca <inv_icm20948_ctrl_set_batch_timeout_ms+0xee>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ (inv_icm20948_get_accel_divider(s) + 1)))/1000);
 800bf84:	887c      	ldrh	r4, [r7, #2]
 800bf86:	6878      	ldr	r0, [r7, #4]
 800bf88:	f000 fe23 	bl	800cbd2 <inv_icm20948_get_accel_divider>
 800bf8c:	4603      	mov	r3, r0
 800bf8e:	3301      	adds	r3, #1
 800bf90:	f240 4265 	movw	r2, #1125	; 0x465
 800bf94:	fb92 f3f3 	sdiv	r3, r2, r3
 800bf98:	fb04 f303 	mul.w	r3, r4, r3
 800bf9c:	4a26      	ldr	r2, [pc, #152]	; (800c038 <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 800bf9e:	fb82 1203 	smull	r1, r2, r2, r3
 800bfa2:	1192      	asrs	r2, r2, #6
 800bfa4:	17db      	asrs	r3, r3, #31
 800bfa6:	1ad3      	subs	r3, r2, r3
 800bfa8:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_ACCELEROMETER][0]) {
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	f8b3 316c 	ldrh.w	r3, [r3, #364]	; 0x16c
 800bfb0:	887a      	ldrh	r2, [r7, #2]
 800bfb2:	429a      	cmp	r2, r3
 800bfb4:	d202      	bcs.n	800bfbc <inv_icm20948_ctrl_set_batch_timeout_ms+0xe0>
			return -1; // requested batch timeout is not supported
 800bfb6:	f04f 33ff 	mov.w	r3, #4294967295
 800bfba:	e039      	b.n	800c030 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, ACCEL_AVAILABLE);
 800bfbc:	2202      	movs	r2, #2
 800bfbe:	68f9      	ldr	r1, [r7, #12]
 800bfc0:	6878      	ldr	r0, [r7, #4]
 800bfc2:	f002 fde3 	bl	800eb8c <dmp_icm20948_set_batchmode_params>
 800bfc6:	4603      	mov	r3, r0
 800bfc8:	e032      	b.n	800c030 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	if(    s->inv_sensor_control & CPASS_SET 
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800bfd0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bfd4:	2b00      	cmp	r3, #0
 800bfd6:	d106      	bne.n	800bfe6 <inv_icm20948_ctrl_set_batch_timeout_ms+0x10a>
		|| s->inv_sensor_control & CPASS_CALIBR_SET ) {
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	f8b3 315a 	ldrh.w	r3, [r3, #346]	; 0x15a
 800bfde:	f003 0320 	and.w	r3, r3, #32
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d022      	beq.n	800c02c <inv_icm20948_ctrl_set_batch_timeout_ms+0x150>
		timeout = (unsigned int) ((batch_time_in_ms * (BASE_SAMPLE_RATE/ inv_icm20948_get_secondary_divider(s)))/1000);
 800bfe6:	887c      	ldrh	r4, [r7, #2]
 800bfe8:	6878      	ldr	r0, [r7, #4]
 800bfea:	f000 fdc5 	bl	800cb78 <inv_icm20948_get_secondary_divider>
 800bfee:	4603      	mov	r3, r0
 800bff0:	461a      	mov	r2, r3
 800bff2:	f240 4365 	movw	r3, #1125	; 0x465
 800bff6:	fb93 f3f2 	sdiv	r3, r3, r2
 800bffa:	fb04 f303 	mul.w	r3, r4, r3
 800bffe:	4a0e      	ldr	r2, [pc, #56]	; (800c038 <inv_icm20948_ctrl_set_batch_timeout_ms+0x15c>)
 800c000:	fb82 1203 	smull	r1, r2, r2, r3
 800c004:	1192      	asrs	r2, r2, #6
 800c006:	17db      	asrs	r3, r3, #31
 800c008:	1ad3      	subs	r3, r2, r3
 800c00a:	60fb      	str	r3, [r7, #12]
		if(batch_time_in_ms < s->inv_androidSensorsOdr_boundaries[ANDROID_SENSOR_GEOMAGNETIC_FIELD][0]) {
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	f8b3 3170 	ldrh.w	r3, [r3, #368]	; 0x170
 800c012:	887a      	ldrh	r2, [r7, #2]
 800c014:	429a      	cmp	r2, r3
 800c016:	d202      	bcs.n	800c01e <inv_icm20948_ctrl_set_batch_timeout_ms+0x142>
			return -1; // requested batch timeout is not supported
 800c018:	f04f 33ff 	mov.w	r3, #4294967295
 800c01c:	e008      	b.n	800c030 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		} else {
			return dmp_icm20948_set_batchmode_params(s, timeout, SECONDARY_COMPASS_AVAILABLE);
 800c01e:	2208      	movs	r2, #8
 800c020:	68f9      	ldr	r1, [r7, #12]
 800c022:	6878      	ldr	r0, [r7, #4]
 800c024:	f002 fdb2 	bl	800eb8c <dmp_icm20948_set_batchmode_params>
 800c028:	4603      	mov	r3, r0
 800c02a:	e001      	b.n	800c030 <inv_icm20948_ctrl_set_batch_timeout_ms+0x154>
		}
	}

	return -1; // Call batch only when a sensor is enabled.
 800c02c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c030:	4618      	mov	r0, r3
 800c032:	3714      	adds	r7, #20
 800c034:	46bd      	mov	sp, r7
 800c036:	bd90      	pop	{r4, r7, pc}
 800c038:	10624dd3 	.word	0x10624dd3

0800c03c <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>:
{
	return s->inv_androidSensorsOn_mask;
}

unsigned short inv_icm20948_ctrl_get_activitiy_classifier_on_flag(struct inv_icm20948 * s)
{
 800c03c:	b480      	push	{r7}
 800c03e:	b083      	sub	sp, #12
 800c040:	af00      	add	r7, sp, #0
 800c042:	6078      	str	r0, [r7, #4]
	return s->bac_on;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
}
 800c04a:	4618      	mov	r0, r3
 800c04c:	370c      	adds	r7, #12
 800c04e:	46bd      	mov	sp, r7
 800c050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c054:	4770      	bx	lr
	...

0800c058 <inv_icm20948_ctrl_set_accel_quaternion_gain>:
/** @brief Sets accel quaternion gain according to accel engine rate.
* @param[in] hw_smplrt_divider  hardware sample rate divider such that accel engine rate = 1125Hz/hw_smplrt_divider
* @return 0 in case of success, -1 for any error
*/
int inv_icm20948_ctrl_set_accel_quaternion_gain(struct inv_icm20948 * s, unsigned short hw_smplrt_divider)
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b084      	sub	sp, #16
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	6078      	str	r0, [r7, #4]
 800c060:	460b      	mov	r3, r1
 800c062:	807b      	strh	r3, [r7, #2]
	int accel_gain = 15252014L; //set 225Hz gain as default
 800c064:	4b23      	ldr	r3, [pc, #140]	; (800c0f4 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 800c066:	60fb      	str	r3, [r7, #12]

	switch (hw_smplrt_divider) {
 800c068:	887b      	ldrh	r3, [r7, #2]
 800c06a:	3b05      	subs	r3, #5
 800c06c:	2b11      	cmp	r3, #17
 800c06e:	d835      	bhi.n	800c0dc <inv_icm20948_ctrl_set_accel_quaternion_gain+0x84>
 800c070:	a201      	add	r2, pc, #4	; (adr r2, 800c078 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x20>)
 800c072:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c076:	bf00      	nop
 800c078:	0800c0c1 	.word	0x0800c0c1
 800c07c:	0800c0dd 	.word	0x0800c0dd
 800c080:	0800c0dd 	.word	0x0800c0dd
 800c084:	0800c0dd 	.word	0x0800c0dd
 800c088:	0800c0dd 	.word	0x0800c0dd
 800c08c:	0800c0c7 	.word	0x0800c0c7
 800c090:	0800c0cd 	.word	0x0800c0cd
 800c094:	0800c0dd 	.word	0x0800c0dd
 800c098:	0800c0dd 	.word	0x0800c0dd
 800c09c:	0800c0dd 	.word	0x0800c0dd
 800c0a0:	0800c0dd 	.word	0x0800c0dd
 800c0a4:	0800c0dd 	.word	0x0800c0dd
 800c0a8:	0800c0dd 	.word	0x0800c0dd
 800c0ac:	0800c0dd 	.word	0x0800c0dd
 800c0b0:	0800c0dd 	.word	0x0800c0dd
 800c0b4:	0800c0dd 	.word	0x0800c0dd
 800c0b8:	0800c0dd 	.word	0x0800c0dd
 800c0bc:	0800c0d5 	.word	0x0800c0d5
		case 5: //1125Hz/5 = 225Hz
			accel_gain = 15252014L;
 800c0c0:	4b0c      	ldr	r3, [pc, #48]	; (800c0f4 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 800c0c2:	60fb      	str	r3, [r7, #12]
			break;
 800c0c4:	e00d      	b.n	800c0e2 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 10: //1125Hz/10 = 112Hz
			accel_gain = 30504029L;
 800c0c6:	4b0c      	ldr	r3, [pc, #48]	; (800c0f8 <inv_icm20948_ctrl_set_accel_quaternion_gain+0xa0>)
 800c0c8:	60fb      	str	r3, [r7, #12]
			break;
 800c0ca:	e00a      	b.n	800c0e2 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 11: //1125Hz/11 = 102Hz
			accel_gain = 33554432L;
 800c0cc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800c0d0:	60fb      	str	r3, [r7, #12]
			break;
 800c0d2:	e006      	b.n	800c0e2 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		case 22: //1125Hz/22 = 51Hz
			accel_gain = 67108864L;
 800c0d4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800c0d8:	60fb      	str	r3, [r7, #12]
			break;
 800c0da:	e002      	b.n	800c0e2 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x8a>
		default:
			accel_gain = 15252014L;
 800c0dc:	4b05      	ldr	r3, [pc, #20]	; (800c0f4 <inv_icm20948_ctrl_set_accel_quaternion_gain+0x9c>)
 800c0de:	60fb      	str	r3, [r7, #12]
			break;
 800c0e0:	bf00      	nop
	}

	return dmp_icm20948_set_accel_feedback_gain(s, accel_gain);
 800c0e2:	68f9      	ldr	r1, [r7, #12]
 800c0e4:	6878      	ldr	r0, [r7, #4]
 800c0e6:	f002 ff6e 	bl	800efc6 <dmp_icm20948_set_accel_feedback_gain>
 800c0ea:	4603      	mov	r3, r0
}
 800c0ec:	4618      	mov	r0, r3
 800c0ee:	3710      	adds	r7, #16
 800c0f0:	46bd      	mov	sp, r7
 800c0f2:	bd80      	pop	{r7, pc}
 800c0f4:	00e8ba2e 	.word	0x00e8ba2e
 800c0f8:	01d1745d 	.word	0x01d1745d

0800c0fc <inv_icm20948_ctrl_set_accel_cal_params>:

int inv_icm20948_ctrl_set_accel_cal_params(struct inv_icm20948 * s, unsigned short hw_smplrt_divider)
{
 800c0fc:	b580      	push	{r7, lr}
 800c0fe:	b086      	sub	sp, #24
 800c100:	af00      	add	r7, sp, #0
 800c102:	6078      	str	r0, [r7, #4]
 800c104:	460b      	mov	r3, r1
 800c106:	807b      	strh	r3, [r7, #2]
	int accel_cal_params[NUM_ACCEL_CAL_PARAMS] = {0};
 800c108:	f107 030c 	add.w	r3, r7, #12
 800c10c:	2200      	movs	r2, #0
 800c10e:	601a      	str	r2, [r3, #0]
 800c110:	605a      	str	r2, [r3, #4]
 800c112:	609a      	str	r2, [r3, #8]

	if (hw_smplrt_divider <= 5) { // freq = 225Hz
 800c114:	887b      	ldrh	r3, [r7, #2]
 800c116:	2b05      	cmp	r3, #5
 800c118:	d804      	bhi.n	800c124 <inv_icm20948_ctrl_set_accel_cal_params+0x28>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 1026019965L;
 800c11a:	4b21      	ldr	r3, [pc, #132]	; (800c1a0 <inv_icm20948_ctrl_set_accel_cal_params+0xa4>)
 800c11c:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 47721859L;
 800c11e:	4b21      	ldr	r3, [pc, #132]	; (800c1a4 <inv_icm20948_ctrl_set_accel_cal_params+0xa8>)
 800c120:	613b      	str	r3, [r7, #16]
 800c122:	e032      	b.n	800c18a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 10) { // 225Hz > freq >= 112Hz
 800c124:	887b      	ldrh	r3, [r7, #2]
 800c126:	2b0a      	cmp	r3, #10
 800c128:	d804      	bhi.n	800c134 <inv_icm20948_ctrl_set_accel_cal_params+0x38>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 977872018L;
 800c12a:	4b1f      	ldr	r3, [pc, #124]	; (800c1a8 <inv_icm20948_ctrl_set_accel_cal_params+0xac>)
 800c12c:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 95869806L;
 800c12e:	4b1f      	ldr	r3, [pc, #124]	; (800c1ac <inv_icm20948_ctrl_set_accel_cal_params+0xb0>)
 800c130:	613b      	str	r3, [r7, #16]
 800c132:	e02a      	b.n	800c18a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 11) { // 112Hz > freq >= 102Hz
 800c134:	887b      	ldrh	r3, [r7, #2]
 800c136:	2b0b      	cmp	r3, #11
 800c138:	d807      	bhi.n	800c14a <inv_icm20948_ctrl_set_accel_cal_params+0x4e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 858993459L;
 800c13a:	f04f 3333 	mov.w	r3, #858993459	; 0x33333333
 800c13e:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 214748365L;
 800c140:	4b1b      	ldr	r3, [pc, #108]	; (800c1b0 <inv_icm20948_ctrl_set_accel_cal_params+0xb4>)
 800c142:	613b      	str	r3, [r7, #16]
		accel_cal_params[ACCEL_CAL_DIV] = 1;
 800c144:	2301      	movs	r3, #1
 800c146:	617b      	str	r3, [r7, #20]
 800c148:	e01f      	b.n	800c18a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 20) { // 102Hz > freq >= 56Hz
 800c14a:	887b      	ldrh	r3, [r7, #2]
 800c14c:	2b14      	cmp	r3, #20
 800c14e:	d804      	bhi.n	800c15a <inv_icm20948_ctrl_set_accel_cal_params+0x5e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 882002213L;
 800c150:	4b18      	ldr	r3, [pc, #96]	; (800c1b4 <inv_icm20948_ctrl_set_accel_cal_params+0xb8>)
 800c152:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 191739611L;
 800c154:	4b18      	ldr	r3, [pc, #96]	; (800c1b8 <inv_icm20948_ctrl_set_accel_cal_params+0xbc>)
 800c156:	613b      	str	r3, [r7, #16]
 800c158:	e017      	b.n	800c18a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 22) { // 56Hz > freq >= 51Hz
 800c15a:	887b      	ldrh	r3, [r7, #2]
 800c15c:	2b16      	cmp	r3, #22
 800c15e:	d805      	bhi.n	800c16c <inv_icm20948_ctrl_set_accel_cal_params+0x70>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 858993459L;
 800c160:	f04f 3333 	mov.w	r3, #858993459	; 0x33333333
 800c164:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 214748365L;
 800c166:	4b12      	ldr	r3, [pc, #72]	; (800c1b0 <inv_icm20948_ctrl_set_accel_cal_params+0xb4>)
 800c168:	613b      	str	r3, [r7, #16]
 800c16a:	e00e      	b.n	800c18a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 75) { // 51Hz > freq >= 15Hz
 800c16c:	887b      	ldrh	r3, [r7, #2]
 800c16e:	2b4b      	cmp	r3, #75	; 0x4b
 800c170:	d804      	bhi.n	800c17c <inv_icm20948_ctrl_set_accel_cal_params+0x80>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 357913941L;
 800c172:	4b12      	ldr	r3, [pc, #72]	; (800c1bc <inv_icm20948_ctrl_set_accel_cal_params+0xc0>)
 800c174:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 715827883L;
 800c176:	4b12      	ldr	r3, [pc, #72]	; (800c1c0 <inv_icm20948_ctrl_set_accel_cal_params+0xc4>)
 800c178:	613b      	str	r3, [r7, #16]
 800c17a:	e006      	b.n	800c18a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
	} 
	else if (hw_smplrt_divider <= 225) { // 15Hz > freq >= 5Hz
 800c17c:	887b      	ldrh	r3, [r7, #2]
 800c17e:	2be1      	cmp	r3, #225	; 0xe1
 800c180:	d803      	bhi.n	800c18a <inv_icm20948_ctrl_set_accel_cal_params+0x8e>
		accel_cal_params[ACCEL_CAL_ALPHA_VAR] = 107374182L;
 800c182:	4b10      	ldr	r3, [pc, #64]	; (800c1c4 <inv_icm20948_ctrl_set_accel_cal_params+0xc8>)
 800c184:	60fb      	str	r3, [r7, #12]
		accel_cal_params[ACCEL_CAL_A_VAR] = 966367642L;
 800c186:	4b10      	ldr	r3, [pc, #64]	; (800c1c8 <inv_icm20948_ctrl_set_accel_cal_params+0xcc>)
 800c188:	613b      	str	r3, [r7, #16]
	}

	return dmp_icm20948_set_accel_cal_params(s, accel_cal_params);
 800c18a:	f107 030c 	add.w	r3, r7, #12
 800c18e:	4619      	mov	r1, r3
 800c190:	6878      	ldr	r0, [r7, #4]
 800c192:	f002 ff37 	bl	800f004 <dmp_icm20948_set_accel_cal_params>
 800c196:	4603      	mov	r3, r0
}
 800c198:	4618      	mov	r0, r3
 800c19a:	3718      	adds	r7, #24
 800c19c:	46bd      	mov	sp, r7
 800c19e:	bd80      	pop	{r7, pc}
 800c1a0:	3d27d27d 	.word	0x3d27d27d
 800c1a4:	02d82d83 	.word	0x02d82d83
 800c1a8:	3a492492 	.word	0x3a492492
 800c1ac:	05b6db6e 	.word	0x05b6db6e
 800c1b0:	0ccccccd 	.word	0x0ccccccd
 800c1b4:	34924925 	.word	0x34924925
 800c1b8:	0b6db6db 	.word	0x0b6db6db
 800c1bc:	15555555 	.word	0x15555555
 800c1c0:	2aaaaaab 	.word	0x2aaaaaab
 800c1c4:	06666666 	.word	0x06666666
 800c1c8:	3999999a 	.word	0x3999999a

0800c1cc <inv_icm20948_ctrl_get_acc_bias>:

	return dmp_icm20948_set_data_output_control2(s, s->inv_sensor_control2);
}

int inv_icm20948_ctrl_get_acc_bias(struct inv_icm20948 * s, int * acc_bias)
{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b082      	sub	sp, #8
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	6078      	str	r0, [r7, #4]
 800c1d4:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_acc(s, acc_bias);
 800c1d6:	6839      	ldr	r1, [r7, #0]
 800c1d8:	6878      	ldr	r0, [r7, #4]
 800c1da:	f002 fdf5 	bl	800edc8 <dmp_icm20948_get_bias_acc>
 800c1de:	4603      	mov	r3, r0
}
 800c1e0:	4618      	mov	r0, r3
 800c1e2:	3708      	adds	r7, #8
 800c1e4:	46bd      	mov	sp, r7
 800c1e6:	bd80      	pop	{r7, pc}

0800c1e8 <inv_icm20948_ctrl_get_gyr_bias>:

int inv_icm20948_ctrl_get_gyr_bias(struct inv_icm20948 * s, int * gyr_bias)
{
 800c1e8:	b580      	push	{r7, lr}
 800c1ea:	b082      	sub	sp, #8
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	6078      	str	r0, [r7, #4]
 800c1f0:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_gyr(s, gyr_bias);
 800c1f2:	6839      	ldr	r1, [r7, #0]
 800c1f4:	6878      	ldr	r0, [r7, #4]
 800c1f6:	f002 fe34 	bl	800ee62 <dmp_icm20948_get_bias_gyr>
 800c1fa:	4603      	mov	r3, r0
}
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	3708      	adds	r7, #8
 800c200:	46bd      	mov	sp, r7
 800c202:	bd80      	pop	{r7, pc}

0800c204 <inv_icm20948_ctrl_get_mag_bias>:

int inv_icm20948_ctrl_get_mag_bias(struct inv_icm20948 * s, int * mag_bias)
{
 800c204:	b580      	push	{r7, lr}
 800c206:	b082      	sub	sp, #8
 800c208:	af00      	add	r7, sp, #0
 800c20a:	6078      	str	r0, [r7, #4]
 800c20c:	6039      	str	r1, [r7, #0]
	return dmp_icm20948_get_bias_cmp(s, mag_bias);
 800c20e:	6839      	ldr	r1, [r7, #0]
 800c210:	6878      	ldr	r0, [r7, #4]
 800c212:	f002 fe73 	bl	800eefc <dmp_icm20948_get_bias_cmp>
 800c216:	4603      	mov	r3, r0
}
 800c218:	4618      	mov	r0, r3
 800c21a:	3708      	adds	r7, #8
 800c21c:	46bd      	mov	sp, r7
 800c21e:	bd80      	pop	{r7, pc}

0800c220 <inv_icm20948_ctrl_set_acc_bias>:

int inv_icm20948_ctrl_set_acc_bias(struct inv_icm20948 * s, int * acc_bias)
{
 800c220:	b580      	push	{r7, lr}
 800c222:	b084      	sub	sp, #16
 800c224:	af00      	add	r7, sp, #0
 800c226:	6078      	str	r0, [r7, #4]
 800c228:	6039      	str	r1, [r7, #0]
	int rc = 0;
 800c22a:	2300      	movs	r3, #0
 800c22c:	60fb      	str	r3, [r7, #12]
	
	s->bias[0] = acc_bias[0];
 800c22e:	683b      	ldr	r3, [r7, #0]
 800c230:	681a      	ldr	r2, [r3, #0]
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
	s->bias[1] = acc_bias[1];
 800c238:	683b      	ldr	r3, [r7, #0]
 800c23a:	685a      	ldr	r2, [r3, #4]
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	f8c3 2254 	str.w	r2, [r3, #596]	; 0x254
	s->bias[2] = acc_bias[2];
 800c242:	683b      	ldr	r3, [r7, #0]
 800c244:	689a      	ldr	r2, [r3, #8]
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	f8c3 2258 	str.w	r2, [r3, #600]	; 0x258
	
	rc = dmp_icm20948_set_bias_acc(s, &s->bias[0]);
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	f503 7314 	add.w	r3, r3, #592	; 0x250
 800c252:	4619      	mov	r1, r3
 800c254:	6878      	ldr	r0, [r7, #4]
 800c256:	f002 fcdc 	bl	800ec12 <dmp_icm20948_set_bias_acc>
 800c25a:	60f8      	str	r0, [r7, #12]
	
	return rc;
 800c25c:	68fb      	ldr	r3, [r7, #12]
}
 800c25e:	4618      	mov	r0, r3
 800c260:	3710      	adds	r7, #16
 800c262:	46bd      	mov	sp, r7
 800c264:	bd80      	pop	{r7, pc}

0800c266 <inv_icm20948_ctrl_set_gyr_bias>:

int inv_icm20948_ctrl_set_gyr_bias(struct inv_icm20948 * s, int * gyr_bias)
{
 800c266:	b580      	push	{r7, lr}
 800c268:	b084      	sub	sp, #16
 800c26a:	af00      	add	r7, sp, #0
 800c26c:	6078      	str	r0, [r7, #4]
 800c26e:	6039      	str	r1, [r7, #0]
	int rc = 0;
 800c270:	2300      	movs	r3, #0
 800c272:	60fb      	str	r3, [r7, #12]
	
	s->bias[3] = gyr_bias[0];
 800c274:	683b      	ldr	r3, [r7, #0]
 800c276:	681a      	ldr	r2, [r3, #0]
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	f8c3 225c 	str.w	r2, [r3, #604]	; 0x25c
	s->bias[4] = gyr_bias[1];
 800c27e:	683b      	ldr	r3, [r7, #0]
 800c280:	685a      	ldr	r2, [r3, #4]
 800c282:	687b      	ldr	r3, [r7, #4]
 800c284:	f8c3 2260 	str.w	r2, [r3, #608]	; 0x260
	s->bias[5] = gyr_bias[2];
 800c288:	683b      	ldr	r3, [r7, #0]
 800c28a:	689a      	ldr	r2, [r3, #8]
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
	
	rc = dmp_icm20948_set_bias_gyr(s, &s->bias[3]);
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	f503 7317 	add.w	r3, r3, #604	; 0x25c
 800c298:	4619      	mov	r1, r3
 800c29a:	6878      	ldr	r0, [r7, #4]
 800c29c:	f002 fd02 	bl	800eca4 <dmp_icm20948_set_bias_gyr>
 800c2a0:	60f8      	str	r0, [r7, #12]
	
	return rc;
 800c2a2:	68fb      	ldr	r3, [r7, #12]
}
 800c2a4:	4618      	mov	r0, r3
 800c2a6:	3710      	adds	r7, #16
 800c2a8:	46bd      	mov	sp, r7
 800c2aa:	bd80      	pop	{r7, pc}

0800c2ac <inv_icm20948_ctrl_set_mag_bias>:

int inv_icm20948_ctrl_set_mag_bias(struct inv_icm20948 * s, int * mag_bias)
{
 800c2ac:	b580      	push	{r7, lr}
 800c2ae:	b084      	sub	sp, #16
 800c2b0:	af00      	add	r7, sp, #0
 800c2b2:	6078      	str	r0, [r7, #4]
 800c2b4:	6039      	str	r1, [r7, #0]
	int rc = 0;
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	60fb      	str	r3, [r7, #12]
	
	s->bias[6] = mag_bias[0];
 800c2ba:	683b      	ldr	r3, [r7, #0]
 800c2bc:	681a      	ldr	r2, [r3, #0]
 800c2be:	687b      	ldr	r3, [r7, #4]
 800c2c0:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268
	s->bias[7] = mag_bias[1];
 800c2c4:	683b      	ldr	r3, [r7, #0]
 800c2c6:	685a      	ldr	r2, [r3, #4]
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
	s->bias[8] = mag_bias[2];
 800c2ce:	683b      	ldr	r3, [r7, #0]
 800c2d0:	689a      	ldr	r2, [r3, #8]
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270
	
	rc = dmp_icm20948_set_bias_cmp(s, &s->bias[6]);
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	f503 731a 	add.w	r3, r3, #616	; 0x268
 800c2de:	4619      	mov	r1, r3
 800c2e0:	6878      	ldr	r0, [r7, #4]
 800c2e2:	f002 fd28 	bl	800ed36 <dmp_icm20948_set_bias_cmp>
 800c2e6:	60f8      	str	r0, [r7, #12]
	
	return rc;
 800c2e8:	68fb      	ldr	r3, [r7, #12]
}
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	3710      	adds	r7, #16
 800c2ee:	46bd      	mov	sp, r7
 800c2f0:	bd80      	pop	{r7, pc}
	...

0800c2f4 <sensor_needs_compass>:
static unsigned char sensor_needs_compass(unsigned char androidSensor)
{
 800c2f4:	b480      	push	{r7}
 800c2f6:	b083      	sub	sp, #12
 800c2f8:	af00      	add	r7, sp, #0
 800c2fa:	4603      	mov	r3, r0
 800c2fc:	71fb      	strb	r3, [r7, #7]
	switch(androidSensor) {
 800c2fe:	79fb      	ldrb	r3, [r7, #7]
 800c300:	3b02      	subs	r3, #2
 800c302:	2b25      	cmp	r3, #37	; 0x25
 800c304:	d850      	bhi.n	800c3a8 <sensor_needs_compass+0xb4>
 800c306:	a201      	add	r2, pc, #4	; (adr r2, 800c30c <sensor_needs_compass+0x18>)
 800c308:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c30c:	0800c3a5 	.word	0x0800c3a5
 800c310:	0800c3a9 	.word	0x0800c3a9
 800c314:	0800c3a9 	.word	0x0800c3a9
 800c318:	0800c3a9 	.word	0x0800c3a9
 800c31c:	0800c3a9 	.word	0x0800c3a9
 800c320:	0800c3a9 	.word	0x0800c3a9
 800c324:	0800c3a9 	.word	0x0800c3a9
 800c328:	0800c3a9 	.word	0x0800c3a9
 800c32c:	0800c3a9 	.word	0x0800c3a9
 800c330:	0800c3a5 	.word	0x0800c3a5
 800c334:	0800c3a9 	.word	0x0800c3a9
 800c338:	0800c3a9 	.word	0x0800c3a9
 800c33c:	0800c3a5 	.word	0x0800c3a5
 800c340:	0800c3a9 	.word	0x0800c3a9
 800c344:	0800c3a9 	.word	0x0800c3a9
 800c348:	0800c3a9 	.word	0x0800c3a9
 800c34c:	0800c3a9 	.word	0x0800c3a9
 800c350:	0800c3a9 	.word	0x0800c3a9
 800c354:	0800c3a5 	.word	0x0800c3a5
 800c358:	0800c3a9 	.word	0x0800c3a9
 800c35c:	0800c3a9 	.word	0x0800c3a9
 800c360:	0800c3a9 	.word	0x0800c3a9
 800c364:	0800c3a5 	.word	0x0800c3a5
 800c368:	0800c3a9 	.word	0x0800c3a9
 800c36c:	0800c3a9 	.word	0x0800c3a9
 800c370:	0800c3a9 	.word	0x0800c3a9
 800c374:	0800c3a9 	.word	0x0800c3a9
 800c378:	0800c3a9 	.word	0x0800c3a9
 800c37c:	0800c3a9 	.word	0x0800c3a9
 800c380:	0800c3a5 	.word	0x0800c3a5
 800c384:	0800c3a9 	.word	0x0800c3a9
 800c388:	0800c3a9 	.word	0x0800c3a9
 800c38c:	0800c3a5 	.word	0x0800c3a5
 800c390:	0800c3a9 	.word	0x0800c3a9
 800c394:	0800c3a9 	.word	0x0800c3a9
 800c398:	0800c3a9 	.word	0x0800c3a9
 800c39c:	0800c3a9 	.word	0x0800c3a9
 800c3a0:	0800c3a5 	.word	0x0800c3a5
		case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD:
		case ANDROID_SENSOR_WAKEUP_ROTATION_VECTOR:
		case ANDROID_SENSOR_WAKEUP_MAGNETIC_FIELD_UNCALIBRATED:
		case ANDROID_SENSOR_WAKEUP_GEOMAGNETIC_ROTATION_VECTOR:
			return 1;
 800c3a4:	2301      	movs	r3, #1
 800c3a6:	e000      	b.n	800c3aa <sensor_needs_compass+0xb6>

		default :
			return 0;
 800c3a8:	2300      	movs	r3, #0
	}
}
 800c3aa:	4618      	mov	r0, r3
 800c3ac:	370c      	adds	r7, #12
 800c3ae:	46bd      	mov	sp, r7
 800c3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b4:	4770      	bx	lr
 800c3b6:	bf00      	nop

0800c3b8 <sensor_needs_bac_algo>:

static unsigned char sensor_needs_bac_algo(unsigned char androidSensor)
{
 800c3b8:	b480      	push	{r7}
 800c3ba:	b083      	sub	sp, #12
 800c3bc:	af00      	add	r7, sp, #0
 800c3be:	4603      	mov	r3, r0
 800c3c0:	71fb      	strb	r3, [r7, #7]
	switch(androidSensor){
 800c3c2:	79fb      	ldrb	r3, [r7, #7]
 800c3c4:	3b11      	subs	r3, #17
 800c3c6:	2b1e      	cmp	r3, #30
 800c3c8:	d842      	bhi.n	800c450 <sensor_needs_bac_algo+0x98>
 800c3ca:	a201      	add	r2, pc, #4	; (adr r2, 800c3d0 <sensor_needs_bac_algo+0x18>)
 800c3cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3d0:	0800c44d 	.word	0x0800c44d
 800c3d4:	0800c44d 	.word	0x0800c44d
 800c3d8:	0800c44d 	.word	0x0800c44d
 800c3dc:	0800c451 	.word	0x0800c451
 800c3e0:	0800c451 	.word	0x0800c451
 800c3e4:	0800c451 	.word	0x0800c451
 800c3e8:	0800c451 	.word	0x0800c451
 800c3ec:	0800c451 	.word	0x0800c451
 800c3f0:	0800c451 	.word	0x0800c451
 800c3f4:	0800c451 	.word	0x0800c451
 800c3f8:	0800c451 	.word	0x0800c451
 800c3fc:	0800c451 	.word	0x0800c451
 800c400:	0800c451 	.word	0x0800c451
 800c404:	0800c451 	.word	0x0800c451
 800c408:	0800c451 	.word	0x0800c451
 800c40c:	0800c451 	.word	0x0800c451
 800c410:	0800c451 	.word	0x0800c451
 800c414:	0800c451 	.word	0x0800c451
 800c418:	0800c451 	.word	0x0800c451
 800c41c:	0800c451 	.word	0x0800c451
 800c420:	0800c44d 	.word	0x0800c44d
 800c424:	0800c44d 	.word	0x0800c44d
 800c428:	0800c451 	.word	0x0800c451
 800c42c:	0800c451 	.word	0x0800c451
 800c430:	0800c44d 	.word	0x0800c44d
 800c434:	0800c451 	.word	0x0800c451
 800c438:	0800c451 	.word	0x0800c451
 800c43c:	0800c451 	.word	0x0800c451
 800c440:	0800c44d 	.word	0x0800c44d
 800c444:	0800c44d 	.word	0x0800c44d
 800c448:	0800c44d 	.word	0x0800c44d
	case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:
	case ANDROID_SENSOR_WAKEUP_STEP_DETECTOR:
	case ANDROID_SENSOR_WAKEUP_STEP_COUNTER:
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:
	case ANDROID_SENSOR_B2S:
		return 1;
 800c44c:	2301      	movs	r3, #1
 800c44e:	e000      	b.n	800c452 <sensor_needs_bac_algo+0x9a>
	default:
		return 0;
 800c450:	2300      	movs	r3, #0
	}
}
 800c452:	4618      	mov	r0, r3
 800c454:	370c      	adds	r7, #12
 800c456:	46bd      	mov	sp, r7
 800c458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c45c:	4770      	bx	lr
 800c45e:	bf00      	nop

0800c460 <inv_icm20948_prevent_lpen_control>:
#include "Icm20948Dmp3Driver.h"

static unsigned char inv_is_gyro_enabled(struct inv_icm20948 * s);

void inv_icm20948_prevent_lpen_control(struct inv_icm20948 * s)
{
 800c460:	b480      	push	{r7}
 800c462:	b083      	sub	sp, #12
 800c464:	af00      	add	r7, sp, #0
 800c466:	6078      	str	r0, [r7, #4]
	s->sAllowLpEn = 0;
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	2200      	movs	r2, #0
 800c46c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
}
 800c470:	bf00      	nop
 800c472:	370c      	adds	r7, #12
 800c474:	46bd      	mov	sp, r7
 800c476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47a:	4770      	bx	lr

0800c47c <inv_icm20948_allow_lpen_control>:
void inv_icm20948_allow_lpen_control(struct inv_icm20948 * s)
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b082      	sub	sp, #8
 800c480:	af00      	add	r7, sp, #0
 800c482:	6078      	str	r0, [r7, #4]
	s->sAllowLpEn = 1;
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	2201      	movs	r2, #1
 800c488:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800c48c:	2201      	movs	r2, #1
 800c48e:	2102      	movs	r1, #2
 800c490:	6878      	ldr	r0, [r7, #4]
 800c492:	f000 f811 	bl	800c4b8 <inv_icm20948_set_chip_power_state>
}
 800c496:	bf00      	nop
 800c498:	3708      	adds	r7, #8
 800c49a:	46bd      	mov	sp, r7
 800c49c:	bd80      	pop	{r7, pc}

0800c49e <inv_icm20948_get_lpen_control>:
static uint8_t inv_icm20948_get_lpen_control(struct inv_icm20948 * s)
{
 800c49e:	b480      	push	{r7}
 800c4a0:	b083      	sub	sp, #12
 800c4a2:	af00      	add	r7, sp, #0
 800c4a4:	6078      	str	r0, [r7, #4]
	return s->sAllowLpEn;
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
}
 800c4ac:	4618      	mov	r0, r3
 800c4ae:	370c      	adds	r7, #12
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b6:	4770      	bx	lr

0800c4b8 <inv_icm20948_set_chip_power_state>:
 *   @param[in] On/Off - The functions are enabled if previously disabled and 
                disabled if previously enabled based on the value of On/Off.
 ******************************************************************************
 */ 
int inv_icm20948_set_chip_power_state(struct inv_icm20948 * s, unsigned char func, unsigned char on_off)
{
 800c4b8:	b580      	push	{r7, lr}
 800c4ba:	b084      	sub	sp, #16
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	6078      	str	r0, [r7, #4]
 800c4c0:	460b      	mov	r3, r1
 800c4c2:	70fb      	strb	r3, [r7, #3]
 800c4c4:	4613      	mov	r3, r2
 800c4c6:	70bb      	strb	r3, [r7, #2]
	int status = 0;
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	60fb      	str	r3, [r7, #12]

	switch(func) {
 800c4cc:	78fb      	ldrb	r3, [r7, #3]
 800c4ce:	2b01      	cmp	r3, #1
 800c4d0:	d002      	beq.n	800c4d8 <inv_icm20948_set_chip_power_state+0x20>
 800c4d2:	2b02      	cmp	r3, #2
 800c4d4:	d044      	beq.n	800c560 <inv_icm20948_set_chip_power_state+0xa8>
				}
			}
		break;

		default:
		break;
 800c4d6:	e094      	b.n	800c602 <inv_icm20948_set_chip_power_state+0x14a>
			if(on_off){
 800c4d8:	78bb      	ldrb	r3, [r7, #2]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d020      	beq.n	800c520 <inv_icm20948_set_chip_power_state+0x68>
				if((s->base_state.wake_state & CHIP_AWAKE) == 0) {// undo sleep_en
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	7e1b      	ldrb	r3, [r3, #24]
 800c4e2:	f003 0301 	and.w	r3, r3, #1
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	f040 8088 	bne.w	800c5fc <inv_icm20948_set_chip_power_state+0x144>
					s->base_state.pwr_mgmt_1 &= ~BIT_SLEEP;
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	7e9b      	ldrb	r3, [r3, #26]
 800c4f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c4f4:	b2da      	uxtb	r2, r3
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	769a      	strb	r2, [r3, #26]
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	7e9b      	ldrb	r3, [r3, #26]
 800c4fe:	461a      	mov	r2, r3
 800c500:	2106      	movs	r1, #6
 800c502:	6878      	ldr	r0, [r7, #4]
 800c504:	f007 fcaa 	bl	8013e5c <inv_icm20948_write_single_mems_reg_core>
 800c508:	60f8      	str	r0, [r7, #12]
					s->base_state.wake_state |= CHIP_AWAKE;
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	7e1b      	ldrb	r3, [r3, #24]
 800c50e:	f043 0301 	orr.w	r3, r3, #1
 800c512:	b2da      	uxtb	r2, r3
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	761a      	strb	r2, [r3, #24]
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 800c518:	2001      	movs	r0, #1
 800c51a:	f007 f909 	bl	8013730 <inv_icm20948_sleep_100us>
		break;
 800c51e:	e06d      	b.n	800c5fc <inv_icm20948_set_chip_power_state+0x144>
				if(s->base_state.wake_state & CHIP_AWAKE) {// set sleep_en
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	7e1b      	ldrb	r3, [r3, #24]
 800c524:	f003 0301 	and.w	r3, r3, #1
 800c528:	2b00      	cmp	r3, #0
 800c52a:	d067      	beq.n	800c5fc <inv_icm20948_set_chip_power_state+0x144>
					s->base_state.pwr_mgmt_1 |= BIT_SLEEP;
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	7e9b      	ldrb	r3, [r3, #26]
 800c530:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c534:	b2da      	uxtb	r2, r3
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	769a      	strb	r2, [r3, #26]
					status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	7e9b      	ldrb	r3, [r3, #26]
 800c53e:	461a      	mov	r2, r3
 800c540:	2106      	movs	r1, #6
 800c542:	6878      	ldr	r0, [r7, #4]
 800c544:	f007 fc8a 	bl	8013e5c <inv_icm20948_write_single_mems_reg_core>
 800c548:	60f8      	str	r0, [r7, #12]
					s->base_state.wake_state &= ~CHIP_AWAKE;
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	7e1b      	ldrb	r3, [r3, #24]
 800c54e:	f023 0301 	bic.w	r3, r3, #1
 800c552:	b2da      	uxtb	r2, r3
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	761a      	strb	r2, [r3, #24]
					inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 800c558:	2001      	movs	r0, #1
 800c55a:	f007 f8e9 	bl	8013730 <inv_icm20948_sleep_100us>
		break;
 800c55e:	e04d      	b.n	800c5fc <inv_icm20948_set_chip_power_state+0x144>
			if(s->base_state.lp_en_support == 1) {
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800c566:	f003 0301 	and.w	r3, r3, #1
 800c56a:	b2db      	uxtb	r3, r3
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d047      	beq.n	800c600 <inv_icm20948_set_chip_power_state+0x148>
				if(on_off) {
 800c570:	78bb      	ldrb	r3, [r7, #2]
 800c572:	2b00      	cmp	r3, #0
 800c574:	d022      	beq.n	800c5bc <inv_icm20948_set_chip_power_state+0x104>
					if( (inv_icm20948_get_lpen_control(s)) && ((s->base_state.wake_state & CHIP_LP_ENABLE) == 0)){
 800c576:	6878      	ldr	r0, [r7, #4]
 800c578:	f7ff ff91 	bl	800c49e <inv_icm20948_get_lpen_control>
 800c57c:	4603      	mov	r3, r0
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d03e      	beq.n	800c600 <inv_icm20948_set_chip_power_state+0x148>
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	7e1b      	ldrb	r3, [r3, #24]
 800c586:	f003 0302 	and.w	r3, r3, #2
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d138      	bne.n	800c600 <inv_icm20948_set_chip_power_state+0x148>
						s->base_state.pwr_mgmt_1 |= BIT_LP_EN; // lp_en ON
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	7e9b      	ldrb	r3, [r3, #26]
 800c592:	f043 0320 	orr.w	r3, r3, #32
 800c596:	b2da      	uxtb	r2, r3
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	769a      	strb	r2, [r3, #26]
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	7e9b      	ldrb	r3, [r3, #26]
 800c5a0:	461a      	mov	r2, r3
 800c5a2:	2106      	movs	r1, #6
 800c5a4:	6878      	ldr	r0, [r7, #4]
 800c5a6:	f007 fc59 	bl	8013e5c <inv_icm20948_write_single_mems_reg_core>
 800c5aa:	60f8      	str	r0, [r7, #12]
						s->base_state.wake_state |= CHIP_LP_ENABLE;
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	7e1b      	ldrb	r3, [r3, #24]
 800c5b0:	f043 0302 	orr.w	r3, r3, #2
 800c5b4:	b2da      	uxtb	r2, r3
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	761a      	strb	r2, [r3, #24]
		break;
 800c5ba:	e021      	b.n	800c600 <inv_icm20948_set_chip_power_state+0x148>
					if(s->base_state.wake_state & CHIP_LP_ENABLE){
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	7e1b      	ldrb	r3, [r3, #24]
 800c5c0:	f003 0302 	and.w	r3, r3, #2
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	d01b      	beq.n	800c600 <inv_icm20948_set_chip_power_state+0x148>
						s->base_state.pwr_mgmt_1 &= ~BIT_LP_EN; // lp_en off
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	7e9b      	ldrb	r3, [r3, #26]
 800c5cc:	f023 0320 	bic.w	r3, r3, #32
 800c5d0:	b2da      	uxtb	r2, r3
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	769a      	strb	r2, [r3, #26]
						status = inv_icm20948_write_single_mems_reg_core(s, REG_PWR_MGMT_1, s->base_state.pwr_mgmt_1);
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	7e9b      	ldrb	r3, [r3, #26]
 800c5da:	461a      	mov	r2, r3
 800c5dc:	2106      	movs	r1, #6
 800c5de:	6878      	ldr	r0, [r7, #4]
 800c5e0:	f007 fc3c 	bl	8013e5c <inv_icm20948_write_single_mems_reg_core>
 800c5e4:	60f8      	str	r0, [r7, #12]
						s->base_state.wake_state &= ~CHIP_LP_ENABLE;
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	7e1b      	ldrb	r3, [r3, #24]
 800c5ea:	f023 0302 	bic.w	r3, r3, #2
 800c5ee:	b2da      	uxtb	r2, r3
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	761a      	strb	r2, [r3, #24]
						inv_icm20948_sleep_100us(1); // after writing the bit wait 100 Micro Seconds
 800c5f4:	2001      	movs	r0, #1
 800c5f6:	f007 f89b 	bl	8013730 <inv_icm20948_sleep_100us>
		break;
 800c5fa:	e001      	b.n	800c600 <inv_icm20948_set_chip_power_state+0x148>
		break;
 800c5fc:	bf00      	nop
 800c5fe:	e000      	b.n	800c602 <inv_icm20948_set_chip_power_state+0x14a>
		break;
 800c600:	bf00      	nop

	}// end switch

	return status;
 800c602:	68fb      	ldr	r3, [r7, #12]
}
 800c604:	4618      	mov	r0, r3
 800c606:	3710      	adds	r7, #16
 800c608:	46bd      	mov	sp, r7
 800c60a:	bd80      	pop	{r7, pc}

0800c60c <inv_icm20948_get_chip_power_state>:
 ******************************************************************************
 *   @return    Current wake status of the Ivory chip.
 ******************************************************************************
 */
uint8_t inv_icm20948_get_chip_power_state(struct inv_icm20948 * s)
{
 800c60c:	b480      	push	{r7}
 800c60e:	b083      	sub	sp, #12
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]
	return s->base_state.wake_state;
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	7e1b      	ldrb	r3, [r3, #24]
}
 800c618:	4618      	mov	r0, r3
 800c61a:	370c      	adds	r7, #12
 800c61c:	46bd      	mov	sp, r7
 800c61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c622:	4770      	bx	lr

0800c624 <inv_icm20948_wakeup_mems>:

/** Wakes up DMP3 (SMARTSENSOR).
*/
int inv_icm20948_wakeup_mems(struct inv_icm20948 * s)
{
 800c624:	b580      	push	{r7, lr}
 800c626:	b084      	sub	sp, #16
 800c628:	af00      	add	r7, sp, #0
 800c62a:	6078      	str	r0, [r7, #4]
	unsigned char data;
	int result = 0;
 800c62c:	2300      	movs	r3, #0
 800c62e:	60fb      	str	r3, [r7, #12]

	result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 800c630:	2201      	movs	r2, #1
 800c632:	2101      	movs	r1, #1
 800c634:	6878      	ldr	r0, [r7, #4]
 800c636:	f7ff ff3f 	bl	800c4b8 <inv_icm20948_set_chip_power_state>
 800c63a:	60f8      	str	r0, [r7, #12]

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800c642:	2b02      	cmp	r3, #2
 800c644:	d10d      	bne.n	800c662 <inv_icm20948_wakeup_mems+0x3e>
		s->base_state.user_ctrl |= BIT_I2C_IF_DIS;
 800c646:	687b      	ldr	r3, [r7, #4]
 800c648:	7f1b      	ldrb	r3, [r3, #28]
 800c64a:	f043 0310 	orr.w	r3, r3, #16
 800c64e:	b2da      	uxtb	r2, r3
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	771a      	strb	r2, [r3, #28]
		inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	7f1b      	ldrb	r3, [r3, #28]
 800c658:	461a      	mov	r2, r3
 800c65a:	2103      	movs	r1, #3
 800c65c:	6878      	ldr	r0, [r7, #4]
 800c65e:	f007 f971 	bl	8013944 <inv_icm20948_write_single_mems_reg>
	}

	data = 0x47;	// FIXME, should set up according to sensor/engines enabled.
 800c662:	2347      	movs	r3, #71	; 0x47
 800c664:	72fb      	strb	r3, [r7, #11]
	result |= inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 800c666:	f107 030b 	add.w	r3, r7, #11
 800c66a:	2201      	movs	r2, #1
 800c66c:	2107      	movs	r1, #7
 800c66e:	6878      	ldr	r0, [r7, #4]
 800c670:	f007 f8ef 	bl	8013852 <inv_icm20948_write_mems_reg>
 800c674:	4602      	mov	r2, r0
 800c676:	68fb      	ldr	r3, [r7, #12]
 800c678:	4313      	orrs	r3, r2
 800c67a:	60fb      	str	r3, [r7, #12]

	if(s->base_state.firmware_loaded == 1) {
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800c682:	f003 0302 	and.w	r3, r3, #2
 800c686:	b2db      	uxtb	r3, r3
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d011      	beq.n	800c6b0 <inv_icm20948_wakeup_mems+0x8c>
		s->base_state.user_ctrl |= BIT_DMP_EN | BIT_FIFO_EN;
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	7f1b      	ldrb	r3, [r3, #28]
 800c690:	f063 033f 	orn	r3, r3, #63	; 0x3f
 800c694:	b2da      	uxtb	r2, r3
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	771a      	strb	r2, [r3, #28]
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);  
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	7f1b      	ldrb	r3, [r3, #28]
 800c69e:	461a      	mov	r2, r3
 800c6a0:	2103      	movs	r1, #3
 800c6a2:	6878      	ldr	r0, [r7, #4]
 800c6a4:	f007 f94e 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 800c6a8:	4602      	mov	r2, r0
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	4313      	orrs	r3, r2
 800c6ae:	60fb      	str	r3, [r7, #12]
	}

	result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800c6b0:	2201      	movs	r2, #1
 800c6b2:	2102      	movs	r1, #2
 800c6b4:	6878      	ldr	r0, [r7, #4]
 800c6b6:	f7ff feff 	bl	800c4b8 <inv_icm20948_set_chip_power_state>
 800c6ba:	4602      	mov	r2, r0
 800c6bc:	68fb      	ldr	r3, [r7, #12]
 800c6be:	4313      	orrs	r3, r2
 800c6c0:	60fb      	str	r3, [r7, #12]
	return result;
 800c6c2:	68fb      	ldr	r3, [r7, #12]
}
 800c6c4:	4618      	mov	r0, r3
 800c6c6:	3710      	adds	r7, #16
 800c6c8:	46bd      	mov	sp, r7
 800c6ca:	bd80      	pop	{r7, pc}

0800c6cc <inv_icm20948_sleep_mems>:

/** Puts DMP3 (SMARTSENSOR) into the lowest power state. Assumes sensors are all off.
*/
int inv_icm20948_sleep_mems(struct inv_icm20948 * s)
{
 800c6cc:	b580      	push	{r7, lr}
 800c6ce:	b084      	sub	sp, #16
 800c6d0:	af00      	add	r7, sp, #0
 800c6d2:	6078      	str	r0, [r7, #4]
	int result;
	unsigned char data;

	data = 0x7F;
 800c6d4:	237f      	movs	r3, #127	; 0x7f
 800c6d6:	72fb      	strb	r3, [r7, #11]
	result = inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &data);
 800c6d8:	f107 030b 	add.w	r3, r7, #11
 800c6dc:	2201      	movs	r2, #1
 800c6de:	2107      	movs	r1, #7
 800c6e0:	6878      	ldr	r0, [r7, #4]
 800c6e2:	f007 f8b6 	bl	8013852 <inv_icm20948_write_mems_reg>
 800c6e6:	60f8      	str	r0, [r7, #12]

	result |= inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 0);
 800c6e8:	2200      	movs	r2, #0
 800c6ea:	2101      	movs	r1, #1
 800c6ec:	6878      	ldr	r0, [r7, #4]
 800c6ee:	f7ff fee3 	bl	800c4b8 <inv_icm20948_set_chip_power_state>
 800c6f2:	4602      	mov	r2, r0
 800c6f4:	68fb      	ldr	r3, [r7, #12]
 800c6f6:	4313      	orrs	r3, r2
 800c6f8:	60fb      	str	r3, [r7, #12]

	return result;
 800c6fa:	68fb      	ldr	r3, [r7, #12]
}
 800c6fc:	4618      	mov	r0, r3
 800c6fe:	3710      	adds	r7, #16
 800c700:	46bd      	mov	sp, r7
 800c702:	bd80      	pop	{r7, pc}

0800c704 <inv_icm20948_set_dmp_address>:

int inv_icm20948_set_dmp_address(struct inv_icm20948 * s)
{
 800c704:	b580      	push	{r7, lr}
 800c706:	b086      	sub	sp, #24
 800c708:	af00      	add	r7, sp, #0
 800c70a:	6078      	str	r0, [r7, #4]
	int result;
	unsigned char dmp_cfg[2] = {0};
 800c70c:	2300      	movs	r3, #0
 800c70e:	823b      	strh	r3, [r7, #16]
	unsigned short config;

	// Write DMP Start address
	inv_icm20948_get_dmp_start_address(s, &config);
 800c710:	f107 030e 	add.w	r3, r7, #14
 800c714:	4619      	mov	r1, r3
 800c716:	6878      	ldr	r0, [r7, #4]
 800c718:	f002 f8ca 	bl	800e8b0 <inv_icm20948_get_dmp_start_address>
	/* setup DMP start address and firmware */
	dmp_cfg[0] = (unsigned char)((config >> 8) & 0xff);
 800c71c:	89fb      	ldrh	r3, [r7, #14]
 800c71e:	0a1b      	lsrs	r3, r3, #8
 800c720:	b29b      	uxth	r3, r3
 800c722:	b2db      	uxtb	r3, r3
 800c724:	743b      	strb	r3, [r7, #16]
	dmp_cfg[1] = (unsigned char)(config & 0xff);
 800c726:	89fb      	ldrh	r3, [r7, #14]
 800c728:	b2db      	uxtb	r3, r3
 800c72a:	747b      	strb	r3, [r7, #17]

	result = inv_icm20948_write_mems_reg(s, REG_PRGM_START_ADDRH, 2, dmp_cfg);
 800c72c:	f107 0310 	add.w	r3, r7, #16
 800c730:	2202      	movs	r2, #2
 800c732:	f44f 71a8 	mov.w	r1, #336	; 0x150
 800c736:	6878      	ldr	r0, [r7, #4]
 800c738:	f007 f88b 	bl	8013852 <inv_icm20948_write_mems_reg>
 800c73c:	6178      	str	r0, [r7, #20]
	return result;
 800c73e:	697b      	ldr	r3, [r7, #20]
}
 800c740:	4618      	mov	r0, r3
 800c742:	3718      	adds	r7, #24
 800c744:	46bd      	mov	sp, r7
 800c746:	bd80      	pop	{r7, pc}

0800c748 <inv_icm20948_set_secondary>:
*  @param[in]  MPU state varible
*  @return     0 if successful.
*/

int inv_icm20948_set_secondary(struct inv_icm20948 * s)
{
 800c748:	b580      	push	{r7, lr}
 800c74a:	b084      	sub	sp, #16
 800c74c:	af00      	add	r7, sp, #0
 800c74e:	6078      	str	r0, [r7, #4]
	int r = 0;
 800c750:	2300      	movs	r3, #0
 800c752:	60fb      	str	r3, [r7, #12]
	static uint8_t lIsInited = 0;

	if(lIsInited == 0) {
 800c754:	4b0e      	ldr	r3, [pc, #56]	; (800c790 <inv_icm20948_set_secondary+0x48>)
 800c756:	781b      	ldrb	r3, [r3, #0]
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d113      	bne.n	800c784 <inv_icm20948_set_secondary+0x3c>
		r  = inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_CTRL, BIT_I2C_MST_P_NSR);
 800c75c:	2210      	movs	r2, #16
 800c75e:	f240 1181 	movw	r1, #385	; 0x181
 800c762:	6878      	ldr	r0, [r7, #4]
 800c764:	f007 f8ee 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 800c768:	60f8      	str	r0, [r7, #12]
		r |= inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, MIN_MST_ODR_CONFIG);
 800c76a:	2204      	movs	r2, #4
 800c76c:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800c770:	6878      	ldr	r0, [r7, #4]
 800c772:	f007 f8e7 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 800c776:	4602      	mov	r2, r0
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	4313      	orrs	r3, r2
 800c77c:	60fb      	str	r3, [r7, #12]

		lIsInited = 1;
 800c77e:	4b04      	ldr	r3, [pc, #16]	; (800c790 <inv_icm20948_set_secondary+0x48>)
 800c780:	2201      	movs	r2, #1
 800c782:	701a      	strb	r2, [r3, #0]
	}
	return r;
 800c784:	68fb      	ldr	r3, [r7, #12]
}
 800c786:	4618      	mov	r0, r3
 800c788:	3710      	adds	r7, #16
 800c78a:	46bd      	mov	sp, r7
 800c78c:	bd80      	pop	{r7, pc}
 800c78e:	bf00      	nop
 800c790:	20001250 	.word	0x20001250

0800c794 <inv_icm20948_enter_duty_cycle_mode>:

int inv_icm20948_enter_duty_cycle_mode(struct inv_icm20948 * s)
{
 800c794:	b580      	push	{r7, lr}
 800c796:	b084      	sub	sp, #16
 800c798:	af00      	add	r7, sp, #0
 800c79a:	6078      	str	r0, [r7, #4]
	/* secondary cycle mode should be set all the time */
	unsigned char data  = BIT_I2C_MST_CYCLE|BIT_ACCEL_CYCLE|BIT_GYRO_CYCLE;
 800c79c:	2370      	movs	r3, #112	; 0x70
 800c79e:	73fb      	strb	r3, [r7, #15]

	s->base_state.chip_lp_ln_mode = CHIP_LOW_POWER_ICM20948;
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	2201      	movs	r2, #1
 800c7a4:	765a      	strb	r2, [r3, #25]
	return inv_icm20948_write_mems_reg(s, REG_LP_CONFIG, 1, &data);
 800c7a6:	f107 030f 	add.w	r3, r7, #15
 800c7aa:	2201      	movs	r2, #1
 800c7ac:	2105      	movs	r1, #5
 800c7ae:	6878      	ldr	r0, [r7, #4]
 800c7b0:	f007 f84f 	bl	8013852 <inv_icm20948_write_mems_reg>
 800c7b4:	4603      	mov	r3, r0
}
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	3710      	adds	r7, #16
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	bd80      	pop	{r7, pc}

0800c7be <inv_icm20948_enter_low_noise_mode>:

int inv_icm20948_enter_low_noise_mode(struct inv_icm20948 * s)
{
 800c7be:	b580      	push	{r7, lr}
 800c7c0:	b084      	sub	sp, #16
 800c7c2:	af00      	add	r7, sp, #0
 800c7c4:	6078      	str	r0, [r7, #4]
	/* secondary cycle mode should be set all the time */
	unsigned char data  = BIT_I2C_MST_CYCLE;
 800c7c6:	2340      	movs	r3, #64	; 0x40
 800c7c8:	73fb      	strb	r3, [r7, #15]

	s->base_state.chip_lp_ln_mode = CHIP_LOW_NOISE_ICM20948;
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	2200      	movs	r2, #0
 800c7ce:	765a      	strb	r2, [r3, #25]
	return inv_icm20948_write_mems_reg(s, REG_LP_CONFIG, 1, &data);
 800c7d0:	f107 030f 	add.w	r3, r7, #15
 800c7d4:	2201      	movs	r2, #1
 800c7d6:	2105      	movs	r1, #5
 800c7d8:	6878      	ldr	r0, [r7, #4]
 800c7da:	f007 f83a 	bl	8013852 <inv_icm20948_write_mems_reg>
 800c7de:	4603      	mov	r3, r0
}
 800c7e0:	4618      	mov	r0, r3
 800c7e2:	3710      	adds	r7, #16
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	bd80      	pop	{r7, pc}

0800c7e8 <inv_icm20948_initialize_lower_driver>:
/** Should be called once on power up. Loads DMP3, initializes internal variables needed 
*   for other lower driver functions.
*/
int inv_icm20948_initialize_lower_driver(struct inv_icm20948 * s, enum SMARTSENSOR_SERIAL_INTERFACE type, 
	const uint8_t *dmp3_image, uint32_t dmp3_image_size)
{
 800c7e8:	b580      	push	{r7, lr}
 800c7ea:	b086      	sub	sp, #24
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	60f8      	str	r0, [r7, #12]
 800c7f0:	607a      	str	r2, [r7, #4]
 800c7f2:	603b      	str	r3, [r7, #0]
 800c7f4:	460b      	mov	r3, r1
 800c7f6:	72fb      	strb	r3, [r7, #11]
	int result = 0;
 800c7f8:	2300      	movs	r3, #0
 800c7fa:	617b      	str	r3, [r7, #20]
	static unsigned char data;
	// set static variable
	s->sAllowLpEn = 1;
 800c7fc:	68fb      	ldr	r3, [r7, #12]
 800c7fe:	2201      	movs	r2, #1
 800c800:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	s->s_compass_available = 0;
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	2200      	movs	r2, #0
 800c808:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
	// ICM20948 do not support the proximity sensor for the moment.
	// s_proximity_available variable is nerver changes
	s->s_proximity_available = 0;
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	2200      	movs	r2, #0
 800c810:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba

	// Set varialbes to default values
	memset(&s->base_state, 0, sizeof(s->base_state));
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	3318      	adds	r3, #24
 800c818:	2212      	movs	r2, #18
 800c81a:	2100      	movs	r1, #0
 800c81c:	4618      	mov	r0, r3
 800c81e:	f009 fa55 	bl	8015ccc <memset>
	s->base_state.pwr_mgmt_1 = BIT_CLK_PLL;
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	2201      	movs	r2, #1
 800c826:	769a      	strb	r2, [r3, #26]
	s->base_state.pwr_mgmt_2 = BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY | BIT_PWR_PRESSURE_STBY;
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	227f      	movs	r2, #127	; 0x7f
 800c82c:	76da      	strb	r2, [r3, #27]
	s->base_state.serial_interface = type;
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	7afa      	ldrb	r2, [r7, #11]
 800c832:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	result |= inv_icm20948_read_mems_reg(s, REG_USER_CTRL, 1, &s->base_state.user_ctrl);
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	331c      	adds	r3, #28
 800c83a:	2201      	movs	r2, #1
 800c83c:	2103      	movs	r1, #3
 800c83e:	68f8      	ldr	r0, [r7, #12]
 800c840:	f007 f8dc 	bl	80139fc <inv_icm20948_read_mems_reg>
 800c844:	4602      	mov	r2, r0
 800c846:	697b      	ldr	r3, [r7, #20]
 800c848:	4313      	orrs	r3, r2
 800c84a:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_wakeup_mems(s);
 800c84c:	68f8      	ldr	r0, [r7, #12]
 800c84e:	f7ff fee9 	bl	800c624 <inv_icm20948_wakeup_mems>
 800c852:	4602      	mov	r2, r0
 800c854:	697b      	ldr	r3, [r7, #20]
 800c856:	4313      	orrs	r3, r2
 800c858:	617b      	str	r3, [r7, #20]

	result |= inv_icm20948_read_mems_reg(s, REG_WHO_AM_I, 1, &data);
 800c85a:	4b7b      	ldr	r3, [pc, #492]	; (800ca48 <inv_icm20948_initialize_lower_driver+0x260>)
 800c85c:	2201      	movs	r2, #1
 800c85e:	2100      	movs	r1, #0
 800c860:	68f8      	ldr	r0, [r7, #12]
 800c862:	f007 f8cb 	bl	80139fc <inv_icm20948_read_mems_reg>
 800c866:	4602      	mov	r2, r0
 800c868:	697b      	ldr	r3, [r7, #20]
 800c86a:	4313      	orrs	r3, r2
 800c86c:	617b      	str	r3, [r7, #20]

	/* secondary cycle mode should be set all the time */
	data = BIT_I2C_MST_CYCLE|BIT_ACCEL_CYCLE|BIT_GYRO_CYCLE;
 800c86e:	4b76      	ldr	r3, [pc, #472]	; (800ca48 <inv_icm20948_initialize_lower_driver+0x260>)
 800c870:	2270      	movs	r2, #112	; 0x70
 800c872:	701a      	strb	r2, [r3, #0]

	// Set default mode to low power mode
	result |= inv_icm20948_set_lowpower_or_highperformance(s, 0);
 800c874:	2100      	movs	r1, #0
 800c876:	68f8      	ldr	r0, [r7, #12]
 800c878:	f005 f878 	bl	801196c <inv_icm20948_set_lowpower_or_highperformance>
 800c87c:	4602      	mov	r2, r0
 800c87e:	697b      	ldr	r3, [r7, #20]
 800c880:	4313      	orrs	r3, r2
 800c882:	617b      	str	r3, [r7, #20]
	
	// Disable Ivory DMP.
	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI)   
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800c88a:	2b02      	cmp	r3, #2
 800c88c:	d103      	bne.n	800c896 <inv_icm20948_initialize_lower_driver+0xae>
		s->base_state.user_ctrl = BIT_I2C_IF_DIS;
 800c88e:	68fb      	ldr	r3, [r7, #12]
 800c890:	2210      	movs	r2, #16
 800c892:	771a      	strb	r2, [r3, #28]
 800c894:	e002      	b.n	800c89c <inv_icm20948_initialize_lower_driver+0xb4>
	else
		s->base_state.user_ctrl = 0;
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	2200      	movs	r2, #0
 800c89a:	771a      	strb	r2, [r3, #28]

	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	7f1b      	ldrb	r3, [r3, #28]
 800c8a0:	461a      	mov	r2, r3
 800c8a2:	2103      	movs	r1, #3
 800c8a4:	68f8      	ldr	r0, [r7, #12]
 800c8a6:	f007 f84d 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 800c8aa:	4602      	mov	r2, r0
 800c8ac:	697b      	ldr	r3, [r7, #20]
 800c8ae:	4313      	orrs	r3, r2
 800c8b0:	617b      	str	r3, [r7, #20]

	//Setup Ivory DMP.
	result |= inv_icm20948_load_firmware(s, dmp3_image, dmp3_image_size);
 800c8b2:	683a      	ldr	r2, [r7, #0]
 800c8b4:	6879      	ldr	r1, [r7, #4]
 800c8b6:	68f8      	ldr	r0, [r7, #12]
 800c8b8:	f001 ffe8 	bl	800e88c <inv_icm20948_load_firmware>
 800c8bc:	4602      	mov	r2, r0
 800c8be:	697b      	ldr	r3, [r7, #20]
 800c8c0:	4313      	orrs	r3, r2
 800c8c2:	617b      	str	r3, [r7, #20]
	if(result)
 800c8c4:	697b      	ldr	r3, [r7, #20]
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d001      	beq.n	800c8ce <inv_icm20948_initialize_lower_driver+0xe6>
		return result;
 800c8ca:	697b      	ldr	r3, [r7, #20]
 800c8cc:	e0b8      	b.n	800ca40 <inv_icm20948_initialize_lower_driver+0x258>
	else
		s->base_state.firmware_loaded = 1;
 800c8ce:	68fa      	ldr	r2, [r7, #12]
 800c8d0:	f892 3026 	ldrb.w	r3, [r2, #38]	; 0x26
 800c8d4:	f043 0302 	orr.w	r3, r3, #2
 800c8d8:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	result |= inv_icm20948_set_dmp_address(s);
 800c8dc:	68f8      	ldr	r0, [r7, #12]
 800c8de:	f7ff ff11 	bl	800c704 <inv_icm20948_set_dmp_address>
 800c8e2:	4602      	mov	r2, r0
 800c8e4:	697b      	ldr	r3, [r7, #20]
 800c8e6:	4313      	orrs	r3, r2
 800c8e8:	617b      	str	r3, [r7, #20]
	// Turn off all sensors on DMP by default.
	//result |= dmp_set_data_output_control1(0);   // FIXME in DMP, these should be off by default.
	result |= dmp_icm20948_reset_control_registers(s);
 800c8ea:	68f8      	ldr	r0, [r7, #12]
 800c8ec:	f002 f824 	bl	800e938 <dmp_icm20948_reset_control_registers>
 800c8f0:	4602      	mov	r2, r0
 800c8f2:	697b      	ldr	r3, [r7, #20]
 800c8f4:	4313      	orrs	r3, r2
 800c8f6:	617b      	str	r3, [r7, #20]
	
	// set FIFO watermark to 80% of actual FIFO size
	result |= dmp_icm20948_set_FIFO_watermark(s, 800);
 800c8f8:	f44f 7148 	mov.w	r1, #800	; 0x320
 800c8fc:	68f8      	ldr	r0, [r7, #12]
 800c8fe:	f002 f87f 	bl	800ea00 <dmp_icm20948_set_FIFO_watermark>
 800c902:	4602      	mov	r2, r0
 800c904:	697b      	ldr	r3, [r7, #20]
 800c906:	4313      	orrs	r3, r2
 800c908:	617b      	str	r3, [r7, #20]

	// Enable Interrupts.
	data = 0x2;
 800c90a:	4b4f      	ldr	r3, [pc, #316]	; (800ca48 <inv_icm20948_initialize_lower_driver+0x260>)
 800c90c:	2202      	movs	r2, #2
 800c90e:	701a      	strb	r2, [r3, #0]
	result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE, 1, &data); // Enable DMP Interrupt
 800c910:	4b4d      	ldr	r3, [pc, #308]	; (800ca48 <inv_icm20948_initialize_lower_driver+0x260>)
 800c912:	2201      	movs	r2, #1
 800c914:	2110      	movs	r1, #16
 800c916:	68f8      	ldr	r0, [r7, #12]
 800c918:	f006 ff9b 	bl	8013852 <inv_icm20948_write_mems_reg>
 800c91c:	4602      	mov	r2, r0
 800c91e:	697b      	ldr	r3, [r7, #20]
 800c920:	4313      	orrs	r3, r2
 800c922:	617b      	str	r3, [r7, #20]
	data = 0x1;
 800c924:	4b48      	ldr	r3, [pc, #288]	; (800ca48 <inv_icm20948_initialize_lower_driver+0x260>)
 800c926:	2201      	movs	r2, #1
 800c928:	701a      	strb	r2, [r3, #0]
	result |= inv_icm20948_write_mems_reg(s, REG_INT_ENABLE_2, 1, &data); // Enable FIFO Overflow Interrupt
 800c92a:	4b47      	ldr	r3, [pc, #284]	; (800ca48 <inv_icm20948_initialize_lower_driver+0x260>)
 800c92c:	2201      	movs	r2, #1
 800c92e:	2112      	movs	r1, #18
 800c930:	68f8      	ldr	r0, [r7, #12]
 800c932:	f006 ff8e 	bl	8013852 <inv_icm20948_write_mems_reg>
 800c936:	4602      	mov	r2, r0
 800c938:	697b      	ldr	r3, [r7, #20]
 800c93a:	4313      	orrs	r3, r2
 800c93c:	617b      	str	r3, [r7, #20]

	// TRACKING : To have accelerometers datas and the interrupt without gyro enables.
	data = 0XE4;
 800c93e:	4b42      	ldr	r3, [pc, #264]	; (800ca48 <inv_icm20948_initialize_lower_driver+0x260>)
 800c940:	22e4      	movs	r2, #228	; 0xe4
 800c942:	701a      	strb	r2, [r3, #0]
	result |= inv_icm20948_write_mems_reg(s, REG_SINGLE_FIFO_PRIORITY_SEL, 1, &data);
 800c944:	4b40      	ldr	r3, [pc, #256]	; (800ca48 <inv_icm20948_initialize_lower_driver+0x260>)
 800c946:	2201      	movs	r2, #1
 800c948:	2126      	movs	r1, #38	; 0x26
 800c94a:	68f8      	ldr	r0, [r7, #12]
 800c94c:	f006 ff81 	bl	8013852 <inv_icm20948_write_mems_reg>
 800c950:	4602      	mov	r2, r0
 800c952:	697b      	ldr	r3, [r7, #20]
 800c954:	4313      	orrs	r3, r2
 800c956:	617b      	str	r3, [r7, #20]

	// Disable HW temp fix
	inv_icm20948_read_mems_reg(s, REG_HW_FIX_DISABLE,1,&data);
 800c958:	4b3b      	ldr	r3, [pc, #236]	; (800ca48 <inv_icm20948_initialize_lower_driver+0x260>)
 800c95a:	2201      	movs	r2, #1
 800c95c:	2175      	movs	r1, #117	; 0x75
 800c95e:	68f8      	ldr	r0, [r7, #12]
 800c960:	f007 f84c 	bl	80139fc <inv_icm20948_read_mems_reg>
	data |= 0x08;
 800c964:	4b38      	ldr	r3, [pc, #224]	; (800ca48 <inv_icm20948_initialize_lower_driver+0x260>)
 800c966:	781b      	ldrb	r3, [r3, #0]
 800c968:	f043 0308 	orr.w	r3, r3, #8
 800c96c:	b2da      	uxtb	r2, r3
 800c96e:	4b36      	ldr	r3, [pc, #216]	; (800ca48 <inv_icm20948_initialize_lower_driver+0x260>)
 800c970:	701a      	strb	r2, [r3, #0]
	inv_icm20948_write_mems_reg(s, REG_HW_FIX_DISABLE,1,&data);
 800c972:	4b35      	ldr	r3, [pc, #212]	; (800ca48 <inv_icm20948_initialize_lower_driver+0x260>)
 800c974:	2201      	movs	r2, #1
 800c976:	2175      	movs	r1, #117	; 0x75
 800c978:	68f8      	ldr	r0, [r7, #12]
 800c97a:	f006 ff6a 	bl	8013852 <inv_icm20948_write_mems_reg>

	// Setup MEMs properties.
	s->base_state.accel_averaging = 1; //Change this value if higher sensor sample avergaing is required.
 800c97e:	68fb      	ldr	r3, [r7, #12]
 800c980:	2201      	movs	r2, #1
 800c982:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	s->base_state.gyro_averaging = 1;  //Change this value if higher sensor sample avergaing is required.
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	2201      	movs	r2, #1
 800c98a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	inv_icm20948_set_gyro_divider(s, FIFO_DIVIDER);       //Initial sampling rate 1125Hz/19+1 = 56Hz.
 800c98e:	2113      	movs	r1, #19
 800c990:	68f8      	ldr	r0, [r7, #12]
 800c992:	f000 f8b7 	bl	800cb04 <inv_icm20948_set_gyro_divider>
	inv_icm20948_set_accel_divider(s, FIFO_DIVIDER);      //Initial sampling rate 1125Hz/19+1 = 56Hz.
 800c996:	2113      	movs	r1, #19
 800c998:	68f8      	ldr	r0, [r7, #12]
 800c99a:	f000 f8f9 	bl	800cb90 <inv_icm20948_set_accel_divider>

	// Init the sample rate to 56 Hz for BAC,STEPC and B2S
	dmp_icm20948_set_bac_rate(s, DMP_ALGO_FREQ_56);
 800c99e:	2138      	movs	r1, #56	; 0x38
 800c9a0:	68f8      	ldr	r0, [r7, #12]
 800c9a2:	f002 fd59 	bl	800f458 <dmp_icm20948_set_bac_rate>
	dmp_icm20948_set_b2s_rate(s, DMP_ALGO_FREQ_56);
 800c9a6:	2138      	movs	r1, #56	; 0x38
 800c9a8:	68f8      	ldr	r0, [r7, #12]
 800c9aa:	f002 fda0 	bl	800f4ee <dmp_icm20948_set_b2s_rate>

	// FIFO Setup.
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_CFG, BIT_SINGLE_FIFO_CFG); // FIFO Config. fixme do once? burst write?
 800c9ae:	2200      	movs	r2, #0
 800c9b0:	2176      	movs	r1, #118	; 0x76
 800c9b2:	68f8      	ldr	r0, [r7, #12]
 800c9b4:	f006 ffc6 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 800c9b8:	4602      	mov	r2, r0
 800c9ba:	697b      	ldr	r3, [r7, #20]
 800c9bc:	4313      	orrs	r3, r2
 800c9be:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, 0x1f); // Reset all FIFOs.
 800c9c0:	221f      	movs	r2, #31
 800c9c2:	2168      	movs	r1, #104	; 0x68
 800c9c4:	68f8      	ldr	r0, [r7, #12]
 800c9c6:	f006 ffbd 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 800c9ca:	4602      	mov	r2, r0
 800c9cc:	697b      	ldr	r3, [r7, #20]
 800c9ce:	4313      	orrs	r3, r2
 800c9d0:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, 0x1e); // Keep all but Gyro FIFO in reset.
 800c9d2:	221e      	movs	r2, #30
 800c9d4:	2168      	movs	r1, #104	; 0x68
 800c9d6:	68f8      	ldr	r0, [r7, #12]
 800c9d8:	f006 ffb4 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 800c9dc:	4602      	mov	r2, r0
 800c9de:	697b      	ldr	r3, [r7, #20]
 800c9e0:	4313      	orrs	r3, r2
 800c9e2:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN, 0x0); // Slave FIFO turned off.
 800c9e4:	2200      	movs	r2, #0
 800c9e6:	2166      	movs	r1, #102	; 0x66
 800c9e8:	68f8      	ldr	r0, [r7, #12]
 800c9ea:	f006 ffab 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 800c9ee:	4602      	mov	r2, r0
 800c9f0:	697b      	ldr	r3, [r7, #20]
 800c9f2:	4313      	orrs	r3, r2
 800c9f4:	617b      	str	r3, [r7, #20]
	result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN_2, 0x0); // Hardware FIFO turned off.
 800c9f6:	2200      	movs	r2, #0
 800c9f8:	2167      	movs	r1, #103	; 0x67
 800c9fa:	68f8      	ldr	r0, [r7, #12]
 800c9fc:	f006 ffa2 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 800ca00:	4602      	mov	r2, r0
 800ca02:	697b      	ldr	r3, [r7, #20]
 800ca04:	4313      	orrs	r3, r2
 800ca06:	617b      	str	r3, [r7, #20]
    
	s->base_state.lp_en_support = 1;
 800ca08:	68fa      	ldr	r2, [r7, #12]
 800ca0a:	f892 3026 	ldrb.w	r3, [r2, #38]	; 0x26
 800ca0e:	f043 0301 	orr.w	r3, r3, #1
 800ca12:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	
	if(s->base_state.lp_en_support == 1)
 800ca16:	68fb      	ldr	r3, [r7, #12]
 800ca18:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800ca1c:	f003 0301 	and.w	r3, r3, #1
 800ca20:	b2db      	uxtb	r3, r3
 800ca22:	2b00      	cmp	r3, #0
 800ca24:	d004      	beq.n	800ca30 <inv_icm20948_initialize_lower_driver+0x248>
		inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 800ca26:	2201      	movs	r2, #1
 800ca28:	2102      	movs	r1, #2
 800ca2a:	68f8      	ldr	r0, [r7, #12]
 800ca2c:	f7ff fd44 	bl	800c4b8 <inv_icm20948_set_chip_power_state>

	result |= inv_icm20948_sleep_mems(s);   
 800ca30:	68f8      	ldr	r0, [r7, #12]
 800ca32:	f7ff fe4b 	bl	800c6cc <inv_icm20948_sleep_mems>
 800ca36:	4602      	mov	r2, r0
 800ca38:	697b      	ldr	r3, [r7, #20]
 800ca3a:	4313      	orrs	r3, r2
 800ca3c:	617b      	str	r3, [r7, #20]
        
	return result;
 800ca3e:	697b      	ldr	r3, [r7, #20]
}
 800ca40:	4618      	mov	r0, r3
 800ca42:	3718      	adds	r7, #24
 800ca44:	46bd      	mov	sp, r7
 800ca46:	bd80      	pop	{r7, pc}
 800ca48:	20001251 	.word	0x20001251

0800ca4c <activate_compass>:

static void activate_compass(struct inv_icm20948 * s)
{
 800ca4c:	b480      	push	{r7}
 800ca4e:	b083      	sub	sp, #12
 800ca50:	af00      	add	r7, sp, #0
 800ca52:	6078      	str	r0, [r7, #4]
	s->s_compass_available = 1;
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	2201      	movs	r2, #1
 800ca58:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
}
 800ca5c:	bf00      	nop
 800ca5e:	370c      	adds	r7, #12
 800ca60:	46bd      	mov	sp, r7
 800ca62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca66:	4770      	bx	lr

0800ca68 <desactivate_compass>:

static void desactivate_compass(struct inv_icm20948 * s)
{
 800ca68:	b480      	push	{r7}
 800ca6a:	b083      	sub	sp, #12
 800ca6c:	af00      	add	r7, sp, #0
 800ca6e:	6078      	str	r0, [r7, #4]
	s->s_compass_available = 0;
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	2200      	movs	r2, #0
 800ca74:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
}
 800ca78:	bf00      	nop
 800ca7a:	370c      	adds	r7, #12
 800ca7c:	46bd      	mov	sp, r7
 800ca7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca82:	4770      	bx	lr

0800ca84 <inv_icm20948_get_compass_availability>:

int inv_icm20948_get_compass_availability(struct inv_icm20948 * s)
{
 800ca84:	b480      	push	{r7}
 800ca86:	b083      	sub	sp, #12
 800ca88:	af00      	add	r7, sp, #0
 800ca8a:	6078      	str	r0, [r7, #4]
	return s->s_compass_available;
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
}
 800ca92:	4618      	mov	r0, r3
 800ca94:	370c      	adds	r7, #12
 800ca96:	46bd      	mov	sp, r7
 800ca98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca9c:	4770      	bx	lr

0800ca9e <inv_icm20948_set_slave_compass_id>:
{
	return s->s_proximity_available;
}

int inv_icm20948_set_slave_compass_id(struct inv_icm20948 * s, int id)
{
 800ca9e:	b580      	push	{r7, lr}
 800caa0:	b084      	sub	sp, #16
 800caa2:	af00      	add	r7, sp, #0
 800caa4:	6078      	str	r0, [r7, #4]
 800caa6:	6039      	str	r1, [r7, #0]
	int result = 0;
 800caa8:	2300      	movs	r3, #0
 800caaa:	60fb      	str	r3, [r7, #12]

	//result = inv_icm20948_wakeup_mems(s);
	//if (result)
	//	return result;
		
	inv_icm20948_prevent_lpen_control(s);
 800caac:	6878      	ldr	r0, [r7, #4]
 800caae:	f7ff fcd7 	bl	800c460 <inv_icm20948_prevent_lpen_control>
	activate_compass(s);
 800cab2:	6878      	ldr	r0, [r7, #4]
 800cab4:	f7ff ffca 	bl	800ca4c <activate_compass>
	
	inv_icm20948_init_secondary(s);
 800cab8:	6878      	ldr	r0, [r7, #4]
 800caba:	f7fd faee 	bl	800a09a <inv_icm20948_init_secondary>

	// Set up the secondary I2C bus on 20630.
	inv_icm20948_set_secondary(s);
 800cabe:	6878      	ldr	r0, [r7, #4]
 800cac0:	f7ff fe42 	bl	800c748 <inv_icm20948_set_secondary>

	//Setup Compass
	result = inv_icm20948_setup_compass_akm(s);
 800cac4:	6878      	ldr	r0, [r7, #4]
 800cac6:	f7fc fe6f 	bl	80097a8 <inv_icm20948_setup_compass_akm>
 800caca:	60f8      	str	r0, [r7, #12]

	//Setup Compass mounting matrix into DMP
	result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	f503 711d 	add.w	r1, r3, #628	; 0x274
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800cad8:	461a      	mov	r2, r3
 800cada:	6878      	ldr	r0, [r7, #4]
 800cadc:	f7fd f900 	bl	8009ce0 <inv_icm20948_compass_dmp_cal>
 800cae0:	4602      	mov	r2, r0
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	4313      	orrs	r3, r2
 800cae6:	60fb      	str	r3, [r7, #12]
	
	if (result)
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	2b00      	cmp	r3, #0
 800caec:	d002      	beq.n	800caf4 <inv_icm20948_set_slave_compass_id+0x56>
		desactivate_compass(s);
 800caee:	6878      	ldr	r0, [r7, #4]
 800caf0:	f7ff ffba 	bl	800ca68 <desactivate_compass>

	//result = inv_icm20948_sleep_mems(s);
	inv_icm20948_allow_lpen_control(s);
 800caf4:	6878      	ldr	r0, [r7, #4]
 800caf6:	f7ff fcc1 	bl	800c47c <inv_icm20948_allow_lpen_control>
	return result;
 800cafa:	68fb      	ldr	r3, [r7, #12]
}
 800cafc:	4618      	mov	r0, r3
 800cafe:	3710      	adds	r7, #16
 800cb00:	46bd      	mov	sp, r7
 800cb02:	bd80      	pop	{r7, pc}

0800cb04 <inv_icm20948_set_gyro_divider>:

int inv_icm20948_set_gyro_divider(struct inv_icm20948 * s, unsigned char div)
{
 800cb04:	b580      	push	{r7, lr}
 800cb06:	b082      	sub	sp, #8
 800cb08:	af00      	add	r7, sp, #0
 800cb0a:	6078      	str	r0, [r7, #4]
 800cb0c:	460b      	mov	r3, r1
 800cb0e:	70fb      	strb	r3, [r7, #3]
	s->base_state.gyro_div = div;
 800cb10:	78fa      	ldrb	r2, [r7, #3]
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	775a      	strb	r2, [r3, #29]
	return inv_icm20948_write_mems_reg(s, REG_GYRO_SMPLRT_DIV, 1, &div);
 800cb16:	1cfb      	adds	r3, r7, #3
 800cb18:	2201      	movs	r2, #1
 800cb1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800cb1e:	6878      	ldr	r0, [r7, #4]
 800cb20:	f006 fe97 	bl	8013852 <inv_icm20948_write_mems_reg>
 800cb24:	4603      	mov	r3, r0
}
 800cb26:	4618      	mov	r0, r3
 800cb28:	3708      	adds	r7, #8
 800cb2a:	46bd      	mov	sp, r7
 800cb2c:	bd80      	pop	{r7, pc}

0800cb2e <inv_icm20948_get_gyro_divider>:

unsigned char inv_icm20948_get_gyro_divider(struct inv_icm20948 * s)
{
 800cb2e:	b480      	push	{r7}
 800cb30:	b083      	sub	sp, #12
 800cb32:	af00      	add	r7, sp, #0
 800cb34:	6078      	str	r0, [r7, #4]
	return s->base_state.gyro_div;
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	7f5b      	ldrb	r3, [r3, #29]
}
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	370c      	adds	r7, #12
 800cb3e:	46bd      	mov	sp, r7
 800cb40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb44:	4770      	bx	lr

0800cb46 <inv_icm20948_set_secondary_divider>:

int inv_icm20948_set_secondary_divider(struct inv_icm20948 * s, unsigned char div)
{
 800cb46:	b580      	push	{r7, lr}
 800cb48:	b082      	sub	sp, #8
 800cb4a:	af00      	add	r7, sp, #0
 800cb4c:	6078      	str	r0, [r7, #4]
 800cb4e:	460b      	mov	r3, r1
 800cb50:	70fb      	strb	r3, [r7, #3]
	s->base_state.secondary_div = 1UL<<div;
 800cb52:	78fb      	ldrb	r3, [r7, #3]
 800cb54:	2201      	movs	r2, #1
 800cb56:	fa02 f303 	lsl.w	r3, r2, r3
 800cb5a:	b29a      	uxth	r2, r3
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	83da      	strh	r2, [r3, #30]
	return inv_icm20948_write_single_mems_reg(s, REG_I2C_MST_ODR_CONFIG, div);
 800cb60:	78fb      	ldrb	r3, [r7, #3]
 800cb62:	461a      	mov	r2, r3
 800cb64:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800cb68:	6878      	ldr	r0, [r7, #4]
 800cb6a:	f006 feeb 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 800cb6e:	4603      	mov	r3, r0
}
 800cb70:	4618      	mov	r0, r3
 800cb72:	3708      	adds	r7, #8
 800cb74:	46bd      	mov	sp, r7
 800cb76:	bd80      	pop	{r7, pc}

0800cb78 <inv_icm20948_get_secondary_divider>:

unsigned short inv_icm20948_get_secondary_divider(struct inv_icm20948 * s)
{
 800cb78:	b480      	push	{r7}
 800cb7a:	b083      	sub	sp, #12
 800cb7c:	af00      	add	r7, sp, #0
 800cb7e:	6078      	str	r0, [r7, #4]
	return s->base_state.secondary_div;
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	8bdb      	ldrh	r3, [r3, #30]
}
 800cb84:	4618      	mov	r0, r3
 800cb86:	370c      	adds	r7, #12
 800cb88:	46bd      	mov	sp, r7
 800cb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb8e:	4770      	bx	lr

0800cb90 <inv_icm20948_set_accel_divider>:

int inv_icm20948_set_accel_divider(struct inv_icm20948 * s, short div)
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b084      	sub	sp, #16
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	6078      	str	r0, [r7, #4]
 800cb98:	460b      	mov	r3, r1
 800cb9a:	807b      	strh	r3, [r7, #2]
	unsigned char data[2] = {0};
 800cb9c:	2300      	movs	r3, #0
 800cb9e:	81bb      	strh	r3, [r7, #12]

	s->base_state.accel_div = div;
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	887a      	ldrh	r2, [r7, #2]
 800cba4:	841a      	strh	r2, [r3, #32]
	data[0] = (unsigned char)(div >> 8);
 800cba6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800cbaa:	121b      	asrs	r3, r3, #8
 800cbac:	b21b      	sxth	r3, r3
 800cbae:	b2db      	uxtb	r3, r3
 800cbb0:	733b      	strb	r3, [r7, #12]
	data[1] = (unsigned char)(div & 0xff);
 800cbb2:	887b      	ldrh	r3, [r7, #2]
 800cbb4:	b2db      	uxtb	r3, r3
 800cbb6:	737b      	strb	r3, [r7, #13]

	return inv_icm20948_write_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 2, data);
 800cbb8:	f107 030c 	add.w	r3, r7, #12
 800cbbc:	2202      	movs	r2, #2
 800cbbe:	f44f 7188 	mov.w	r1, #272	; 0x110
 800cbc2:	6878      	ldr	r0, [r7, #4]
 800cbc4:	f006 fe45 	bl	8013852 <inv_icm20948_write_mems_reg>
 800cbc8:	4603      	mov	r3, r0
}
 800cbca:	4618      	mov	r0, r3
 800cbcc:	3710      	adds	r7, #16
 800cbce:	46bd      	mov	sp, r7
 800cbd0:	bd80      	pop	{r7, pc}

0800cbd2 <inv_icm20948_get_accel_divider>:

short inv_icm20948_get_accel_divider(struct inv_icm20948 * s)
{
 800cbd2:	b480      	push	{r7}
 800cbd4:	b083      	sub	sp, #12
 800cbd6:	af00      	add	r7, sp, #0
 800cbd8:	6078      	str	r0, [r7, #4]
	return s->base_state.accel_div;
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
}
 800cbe0:	4618      	mov	r0, r3
 800cbe2:	370c      	adds	r7, #12
 800cbe4:	46bd      	mov	sp, r7
 800cbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbea:	4770      	bx	lr
 800cbec:	0000      	movs	r0, r0
	...

0800cbf0 <inv_icm20948_set_gyro_sf>:
*            0=1125Hz sample rate, 1=562.5Hz sample rate, ... 4=225Hz sample rate, ...
*            10=102.2727Hz sample rate, ... etc.
* @param[in] gyro_level 0=250 dps, 1=500 dps, 2=1000 dps, 3=2000 dps
*/
int inv_icm20948_set_gyro_sf(struct inv_icm20948 * s, unsigned char div, int gyro_level)
{
 800cbf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbf4:	b097      	sub	sp, #92	; 0x5c
 800cbf6:	af00      	add	r7, sp, #0
 800cbf8:	6378      	str	r0, [r7, #52]	; 0x34
 800cbfa:	460b      	mov	r3, r1
 800cbfc:	62fa      	str	r2, [r7, #44]	; 0x2c
 800cbfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
	long gyro_sf;
	static long lLastGyroSf = 0;
	int result = 0;
 800cc02:	2300      	movs	r3, #0
 800cc04:	653b      	str	r3, [r7, #80]	; 0x50

	if(s->base_state.timebase_correction_pll == 0)
 800cc06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cc08:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d10a      	bne.n	800cc26 <inv_icm20948_set_gyro_sf+0x36>
		result |= inv_icm20948_read_mems_reg(s, REG_TIMEBASE_CORRECTION_PLL, 1, &s->base_state.timebase_correction_pll);
 800cc10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cc12:	3328      	adds	r3, #40	; 0x28
 800cc14:	2201      	movs	r2, #1
 800cc16:	21a8      	movs	r1, #168	; 0xa8
 800cc18:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800cc1a:	f006 feef 	bl	80139fc <inv_icm20948_read_mems_reg>
 800cc1e:	4602      	mov	r2, r0
 800cc20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cc22:	4313      	orrs	r3, r2
 800cc24:	653b      	str	r3, [r7, #80]	; 0x50

	{
		unsigned long long const MagicConstant = 264446880937391LL;
 800cc26:	a360      	add	r3, pc, #384	; (adr r3, 800cda8 <inv_icm20948_set_gyro_sf+0x1b8>)
 800cc28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc2c:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
		unsigned long long const MagicConstantScale = 100000LL;
 800cc30:	4a5b      	ldr	r2, [pc, #364]	; (800cda0 <inv_icm20948_set_gyro_sf+0x1b0>)
 800cc32:	f04f 0300 	mov.w	r3, #0
 800cc36:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
		unsigned long long ResultLL;

		if (s->base_state.timebase_correction_pll & 0x80) {
 800cc3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cc3c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cc40:	b25b      	sxtb	r3, r3
 800cc42:	2b00      	cmp	r3, #0
 800cc44:	da48      	bge.n	800ccd8 <inv_icm20948_set_gyro_sf+0xe8>
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 - (s->base_state.timebase_correction_pll & 0x7F)) / MagicConstantScale);
 800cc46:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800cc4a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800cc4c:	f1a1 0420 	sub.w	r4, r1, #32
 800cc50:	f1c1 0020 	rsb	r0, r1, #32
 800cc54:	fa03 fb01 	lsl.w	fp, r3, r1
 800cc58:	fa02 f404 	lsl.w	r4, r2, r4
 800cc5c:	ea4b 0b04 	orr.w	fp, fp, r4
 800cc60:	fa22 f000 	lsr.w	r0, r2, r0
 800cc64:	ea4b 0b00 	orr.w	fp, fp, r0
 800cc68:	fa02 fa01 	lsl.w	sl, r2, r1
 800cc6c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800cc70:	3301      	adds	r3, #1
 800cc72:	17da      	asrs	r2, r3, #31
 800cc74:	61bb      	str	r3, [r7, #24]
 800cc76:	61fa      	str	r2, [r7, #28]
 800cc78:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800cc7c:	4603      	mov	r3, r0
 800cc7e:	fb03 f20b 	mul.w	r2, r3, fp
 800cc82:	460b      	mov	r3, r1
 800cc84:	fb0a f303 	mul.w	r3, sl, r3
 800cc88:	4413      	add	r3, r2
 800cc8a:	4602      	mov	r2, r0
 800cc8c:	fbaa 1202 	umull	r1, r2, sl, r2
 800cc90:	627a      	str	r2, [r7, #36]	; 0x24
 800cc92:	460a      	mov	r2, r1
 800cc94:	623a      	str	r2, [r7, #32]
 800cc96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cc98:	4413      	add	r3, r2
 800cc9a:	627b      	str	r3, [r7, #36]	; 0x24
 800cc9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cc9e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cca2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cca6:	f5c3 639e 	rsb	r3, r3, #1264	; 0x4f0
 800ccaa:	3306      	adds	r3, #6
 800ccac:	17da      	asrs	r2, r3, #31
 800ccae:	613b      	str	r3, [r7, #16]
 800ccb0:	617a      	str	r2, [r7, #20]
 800ccb2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800ccb6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800ccba:	f7f3 ffe5 	bl	8000c88 <__aeabi_uldivmod>
 800ccbe:	4602      	mov	r2, r0
 800ccc0:	460b      	mov	r3, r1
 800ccc2:	4610      	mov	r0, r2
 800ccc4:	4619      	mov	r1, r3
 800ccc6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800ccca:	f7f3 ffdd 	bl	8000c88 <__aeabi_uldivmod>
 800ccce:	4602      	mov	r2, r0
 800ccd0:	460b      	mov	r3, r1
 800ccd2:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 800ccd6:	e040      	b.n	800cd5a <inv_icm20948_set_gyro_sf+0x16a>
		}
		else {
			ResultLL = (MagicConstant * (long long)(1ULL << gyro_level) * (1 + div) / (1270 + s->base_state.timebase_correction_pll) / MagicConstantScale);
 800ccd8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800ccdc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ccde:	f1a1 0420 	sub.w	r4, r1, #32
 800cce2:	f1c1 0020 	rsb	r0, r1, #32
 800cce6:	fa03 f901 	lsl.w	r9, r3, r1
 800ccea:	fa02 f404 	lsl.w	r4, r2, r4
 800ccee:	ea49 0904 	orr.w	r9, r9, r4
 800ccf2:	fa22 f000 	lsr.w	r0, r2, r0
 800ccf6:	ea49 0900 	orr.w	r9, r9, r0
 800ccfa:	fa02 f801 	lsl.w	r8, r2, r1
 800ccfe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800cd02:	3301      	adds	r3, #1
 800cd04:	17da      	asrs	r2, r3, #31
 800cd06:	60bb      	str	r3, [r7, #8]
 800cd08:	60fa      	str	r2, [r7, #12]
 800cd0a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800cd0e:	4603      	mov	r3, r0
 800cd10:	fb03 f209 	mul.w	r2, r3, r9
 800cd14:	460b      	mov	r3, r1
 800cd16:	fb08 f303 	mul.w	r3, r8, r3
 800cd1a:	4413      	add	r3, r2
 800cd1c:	4602      	mov	r2, r0
 800cd1e:	fba8 5602 	umull	r5, r6, r8, r2
 800cd22:	4433      	add	r3, r6
 800cd24:	461e      	mov	r6, r3
 800cd26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cd28:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800cd2c:	f203 43f6 	addw	r3, r3, #1270	; 0x4f6
 800cd30:	17da      	asrs	r2, r3, #31
 800cd32:	603b      	str	r3, [r7, #0]
 800cd34:	607a      	str	r2, [r7, #4]
 800cd36:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cd3a:	4628      	mov	r0, r5
 800cd3c:	4631      	mov	r1, r6
 800cd3e:	f7f3 ffa3 	bl	8000c88 <__aeabi_uldivmod>
 800cd42:	4602      	mov	r2, r0
 800cd44:	460b      	mov	r3, r1
 800cd46:	4610      	mov	r0, r2
 800cd48:	4619      	mov	r1, r3
 800cd4a:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800cd4e:	f7f3 ff9b 	bl	8000c88 <__aeabi_uldivmod>
 800cd52:	4602      	mov	r2, r0
 800cd54:	460b      	mov	r3, r1
 800cd56:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
		/*
		    In above deprecated FP version, worst case arguments can produce a result that overflows a signed long.
		    Here, for such cases, we emulate the FP behavior of setting the result to the maximum positive value, as
		    the compiler's conversion of a u64 to an s32 is simple truncation of the u64's high half, sadly....
		*/
		if  (ResultLL > 0x7FFFFFFF) 
 800cd5a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800cd5e:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800cd62:	f173 0300 	sbcs.w	r3, r3, #0
 800cd66:	d303      	bcc.n	800cd70 <inv_icm20948_set_gyro_sf+0x180>
			gyro_sf = 0x7FFFFFFF;
 800cd68:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800cd6c:	657b      	str	r3, [r7, #84]	; 0x54
 800cd6e:	e001      	b.n	800cd74 <inv_icm20948_set_gyro_sf+0x184>
		else
			gyro_sf = (long)ResultLL;
 800cd70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800cd72:	657b      	str	r3, [r7, #84]	; 0x54
	}

	if (gyro_sf != lLastGyroSf) {
 800cd74:	4b0b      	ldr	r3, [pc, #44]	; (800cda4 <inv_icm20948_set_gyro_sf+0x1b4>)
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800cd7a:	429a      	cmp	r2, r3
 800cd7c:	d00a      	beq.n	800cd94 <inv_icm20948_set_gyro_sf+0x1a4>
		result |= dmp_icm20948_set_gyro_sf(s, gyro_sf);
 800cd7e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800cd80:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800cd82:	f002 f908 	bl	800ef96 <dmp_icm20948_set_gyro_sf>
 800cd86:	4602      	mov	r2, r0
 800cd88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cd8a:	4313      	orrs	r3, r2
 800cd8c:	653b      	str	r3, [r7, #80]	; 0x50
		lLastGyroSf = gyro_sf;
 800cd8e:	4a05      	ldr	r2, [pc, #20]	; (800cda4 <inv_icm20948_set_gyro_sf+0x1b4>)
 800cd90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cd92:	6013      	str	r3, [r2, #0]
	}

	return result;
 800cd94:	6d3b      	ldr	r3, [r7, #80]	; 0x50
}
 800cd96:	4618      	mov	r0, r3
 800cd98:	375c      	adds	r7, #92	; 0x5c
 800cd9a:	46bd      	mov	sp, r7
 800cd9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cda0:	000186a0 	.word	0x000186a0
 800cda4:	20001254 	.word	0x20001254
 800cda8:	566675af 	.word	0x566675af
 800cdac:	0000f083 	.word	0x0000f083

0800cdb0 <inv_icm20948_set_gyro_fullscale>:

int inv_icm20948_set_gyro_fullscale(struct inv_icm20948 * s, int level)
{
 800cdb0:	b580      	push	{r7, lr}
 800cdb2:	b084      	sub	sp, #16
 800cdb4:	af00      	add	r7, sp, #0
 800cdb6:	6078      	str	r0, [r7, #4]
 800cdb8:	6039      	str	r1, [r7, #0]
	int result;
	s->base_state.gyro_fullscale = level;
 800cdba:	683b      	ldr	r3, [r7, #0]
 800cdbc:	b2da      	uxtb	r2, r3
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	result = inv_icm20948_set_icm20948_gyro_fullscale(s, level);
 800cdc4:	6839      	ldr	r1, [r7, #0]
 800cdc6:	6878      	ldr	r0, [r7, #4]
 800cdc8:	f000 f81e 	bl	800ce08 <inv_icm20948_set_icm20948_gyro_fullscale>
 800cdcc:	60f8      	str	r0, [r7, #12]
	result |= inv_icm20948_set_gyro_sf(s, s->base_state.gyro_div, level);
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	7f5b      	ldrb	r3, [r3, #29]
 800cdd2:	683a      	ldr	r2, [r7, #0]
 800cdd4:	4619      	mov	r1, r3
 800cdd6:	6878      	ldr	r0, [r7, #4]
 800cdd8:	f7ff ff0a 	bl	800cbf0 <inv_icm20948_set_gyro_sf>
 800cddc:	4602      	mov	r2, r0
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	4313      	orrs	r3, r2
 800cde2:	60fb      	str	r3, [r7, #12]

	return result;
 800cde4:	68fb      	ldr	r3, [r7, #12]
}
 800cde6:	4618      	mov	r0, r3
 800cde8:	3710      	adds	r7, #16
 800cdea:	46bd      	mov	sp, r7
 800cdec:	bd80      	pop	{r7, pc}

0800cdee <inv_icm20948_get_gyro_fullscale>:

uint8_t inv_icm20948_get_gyro_fullscale(struct inv_icm20948 * s)
{
 800cdee:	b480      	push	{r7}
 800cdf0:	b083      	sub	sp, #12
 800cdf2:	af00      	add	r7, sp, #0
 800cdf4:	6078      	str	r0, [r7, #4]
	return s->base_state.gyro_fullscale;
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
}
 800cdfc:	4618      	mov	r0, r3
 800cdfe:	370c      	adds	r7, #12
 800ce00:	46bd      	mov	sp, r7
 800ce02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce06:	4770      	bx	lr

0800ce08 <inv_icm20948_set_icm20948_gyro_fullscale>:


int inv_icm20948_set_icm20948_gyro_fullscale(struct inv_icm20948 * s, int level)
{
 800ce08:	b580      	push	{r7, lr}
 800ce0a:	b086      	sub	sp, #24
 800ce0c:	af00      	add	r7, sp, #0
 800ce0e:	6078      	str	r0, [r7, #4]
 800ce10:	6039      	str	r1, [r7, #0]
	int result = 0;
 800ce12:	2300      	movs	r3, #0
 800ce14:	613b      	str	r3, [r7, #16]
	unsigned char gyro_config_1_reg;
	unsigned char gyro_config_2_reg;
	unsigned char dec3_cfg;
	if (level >= NUM_MPU_GFS)
 800ce16:	683b      	ldr	r3, [r7, #0]
 800ce18:	2b03      	cmp	r3, #3
 800ce1a:	dd02      	ble.n	800ce22 <inv_icm20948_set_icm20948_gyro_fullscale+0x1a>
		return -1;
 800ce1c:	f04f 33ff 	mov.w	r3, #4294967295
 800ce20:	e0b7      	b.n	800cf92 <inv_icm20948_set_icm20948_gyro_fullscale+0x18a>

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_1, 1, &gyro_config_1_reg);
 800ce22:	f107 030f 	add.w	r3, r7, #15
 800ce26:	2201      	movs	r2, #1
 800ce28:	f240 1101 	movw	r1, #257	; 0x101
 800ce2c:	6878      	ldr	r0, [r7, #4]
 800ce2e:	f006 fde5 	bl	80139fc <inv_icm20948_read_mems_reg>
 800ce32:	4602      	mov	r2, r0
 800ce34:	693b      	ldr	r3, [r7, #16]
 800ce36:	4313      	orrs	r3, r2
 800ce38:	613b      	str	r3, [r7, #16]
	gyro_config_1_reg &= 0xC0;
 800ce3a:	7bfb      	ldrb	r3, [r7, #15]
 800ce3c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800ce40:	b2db      	uxtb	r3, r3
 800ce42:	73fb      	strb	r3, [r7, #15]
	gyro_config_1_reg |= (level << 1) | 1;  //fchoice = 1, filter = 0.
 800ce44:	683b      	ldr	r3, [r7, #0]
 800ce46:	005b      	lsls	r3, r3, #1
 800ce48:	b2da      	uxtb	r2, r3
 800ce4a:	7bfb      	ldrb	r3, [r7, #15]
 800ce4c:	4313      	orrs	r3, r2
 800ce4e:	b2db      	uxtb	r3, r3
 800ce50:	f043 0301 	orr.w	r3, r3, #1
 800ce54:	b2db      	uxtb	r3, r3
 800ce56:	73fb      	strb	r3, [r7, #15]
	result |= inv_icm20948_write_mems_reg(s, REG_GYRO_CONFIG_1, 1, &gyro_config_1_reg);
 800ce58:	f107 030f 	add.w	r3, r7, #15
 800ce5c:	2201      	movs	r2, #1
 800ce5e:	f240 1101 	movw	r1, #257	; 0x101
 800ce62:	6878      	ldr	r0, [r7, #4]
 800ce64:	f006 fcf5 	bl	8013852 <inv_icm20948_write_mems_reg>
 800ce68:	4602      	mov	r2, r0
 800ce6a:	693b      	ldr	r3, [r7, #16]
 800ce6c:	4313      	orrs	r3, r2
 800ce6e:	613b      	str	r3, [r7, #16]

	result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_2, 1, &gyro_config_2_reg);
 800ce70:	f107 030e 	add.w	r3, r7, #14
 800ce74:	2201      	movs	r2, #1
 800ce76:	f44f 7181 	mov.w	r1, #258	; 0x102
 800ce7a:	6878      	ldr	r0, [r7, #4]
 800ce7c:	f006 fdbe 	bl	80139fc <inv_icm20948_read_mems_reg>
 800ce80:	4602      	mov	r2, r0
 800ce82:	693b      	ldr	r3, [r7, #16]
 800ce84:	4313      	orrs	r3, r2
 800ce86:	613b      	str	r3, [r7, #16]
	gyro_config_2_reg &= 0xF8;
 800ce88:	7bbb      	ldrb	r3, [r7, #14]
 800ce8a:	f023 0307 	bic.w	r3, r3, #7
 800ce8e:	b2db      	uxtb	r3, r3
 800ce90:	73bb      	strb	r3, [r7, #14]
	
	switch(s->base_state.gyro_averaging) {
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800ce98:	2b80      	cmp	r3, #128	; 0x80
 800ce9a:	d063      	beq.n	800cf64 <inv_icm20948_set_icm20948_gyro_fullscale+0x15c>
 800ce9c:	2b80      	cmp	r3, #128	; 0x80
 800ce9e:	dc64      	bgt.n	800cf6a <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 800cea0:	2b20      	cmp	r3, #32
 800cea2:	dc47      	bgt.n	800cf34 <inv_icm20948_set_icm20948_gyro_fullscale+0x12c>
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	dd60      	ble.n	800cf6a <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 800cea8:	3b01      	subs	r3, #1
 800ceaa:	2b1f      	cmp	r3, #31
 800ceac:	d85d      	bhi.n	800cf6a <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
 800ceae:	a201      	add	r2, pc, #4	; (adr r2, 800ceb4 <inv_icm20948_set_icm20948_gyro_fullscale+0xac>)
 800ceb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ceb4:	0800cf3b 	.word	0x0800cf3b
 800ceb8:	0800cf41 	.word	0x0800cf41
 800cebc:	0800cf6b 	.word	0x0800cf6b
 800cec0:	0800cf47 	.word	0x0800cf47
 800cec4:	0800cf6b 	.word	0x0800cf6b
 800cec8:	0800cf6b 	.word	0x0800cf6b
 800cecc:	0800cf6b 	.word	0x0800cf6b
 800ced0:	0800cf4d 	.word	0x0800cf4d
 800ced4:	0800cf6b 	.word	0x0800cf6b
 800ced8:	0800cf6b 	.word	0x0800cf6b
 800cedc:	0800cf6b 	.word	0x0800cf6b
 800cee0:	0800cf6b 	.word	0x0800cf6b
 800cee4:	0800cf6b 	.word	0x0800cf6b
 800cee8:	0800cf6b 	.word	0x0800cf6b
 800ceec:	0800cf6b 	.word	0x0800cf6b
 800cef0:	0800cf53 	.word	0x0800cf53
 800cef4:	0800cf6b 	.word	0x0800cf6b
 800cef8:	0800cf6b 	.word	0x0800cf6b
 800cefc:	0800cf6b 	.word	0x0800cf6b
 800cf00:	0800cf6b 	.word	0x0800cf6b
 800cf04:	0800cf6b 	.word	0x0800cf6b
 800cf08:	0800cf6b 	.word	0x0800cf6b
 800cf0c:	0800cf6b 	.word	0x0800cf6b
 800cf10:	0800cf6b 	.word	0x0800cf6b
 800cf14:	0800cf6b 	.word	0x0800cf6b
 800cf18:	0800cf6b 	.word	0x0800cf6b
 800cf1c:	0800cf6b 	.word	0x0800cf6b
 800cf20:	0800cf6b 	.word	0x0800cf6b
 800cf24:	0800cf6b 	.word	0x0800cf6b
 800cf28:	0800cf6b 	.word	0x0800cf6b
 800cf2c:	0800cf6b 	.word	0x0800cf6b
 800cf30:	0800cf59 	.word	0x0800cf59
 800cf34:	2b40      	cmp	r3, #64	; 0x40
 800cf36:	d012      	beq.n	800cf5e <inv_icm20948_set_icm20948_gyro_fullscale+0x156>
 800cf38:	e017      	b.n	800cf6a <inv_icm20948_set_icm20948_gyro_fullscale+0x162>
		case 1:
			dec3_cfg = 0;
 800cf3a:	2300      	movs	r3, #0
 800cf3c:	75fb      	strb	r3, [r7, #23]
			break;
 800cf3e:	e017      	b.n	800cf70 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 2:
			dec3_cfg = 1;
 800cf40:	2301      	movs	r3, #1
 800cf42:	75fb      	strb	r3, [r7, #23]
			break;
 800cf44:	e014      	b.n	800cf70 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 4:
			dec3_cfg = 2;
 800cf46:	2302      	movs	r3, #2
 800cf48:	75fb      	strb	r3, [r7, #23]
			break;
 800cf4a:	e011      	b.n	800cf70 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 8:
			dec3_cfg = 3;
 800cf4c:	2303      	movs	r3, #3
 800cf4e:	75fb      	strb	r3, [r7, #23]
			break;
 800cf50:	e00e      	b.n	800cf70 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 16:
			dec3_cfg = 4;
 800cf52:	2304      	movs	r3, #4
 800cf54:	75fb      	strb	r3, [r7, #23]
			break;
 800cf56:	e00b      	b.n	800cf70 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 32:
			dec3_cfg = 5;
 800cf58:	2305      	movs	r3, #5
 800cf5a:	75fb      	strb	r3, [r7, #23]
			break;
 800cf5c:	e008      	b.n	800cf70 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 64:
			dec3_cfg = 6;
 800cf5e:	2306      	movs	r3, #6
 800cf60:	75fb      	strb	r3, [r7, #23]
			break;
 800cf62:	e005      	b.n	800cf70 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		case 128:
			dec3_cfg = 7;
 800cf64:	2307      	movs	r3, #7
 800cf66:	75fb      	strb	r3, [r7, #23]
			break;
 800cf68:	e002      	b.n	800cf70 <inv_icm20948_set_icm20948_gyro_fullscale+0x168>

		default:
			dec3_cfg = 0;
 800cf6a:	2300      	movs	r3, #0
 800cf6c:	75fb      	strb	r3, [r7, #23]
			break;
 800cf6e:	bf00      	nop
	}
	gyro_config_2_reg |= dec3_cfg;  
 800cf70:	7bba      	ldrb	r2, [r7, #14]
 800cf72:	7dfb      	ldrb	r3, [r7, #23]
 800cf74:	4313      	orrs	r3, r2
 800cf76:	b2db      	uxtb	r3, r3
 800cf78:	73bb      	strb	r3, [r7, #14]
	result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, gyro_config_2_reg);
 800cf7a:	7bbb      	ldrb	r3, [r7, #14]
 800cf7c:	461a      	mov	r2, r3
 800cf7e:	f44f 7181 	mov.w	r1, #258	; 0x102
 800cf82:	6878      	ldr	r0, [r7, #4]
 800cf84:	f006 fcde 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 800cf88:	4602      	mov	r2, r0
 800cf8a:	693b      	ldr	r3, [r7, #16]
 800cf8c:	4313      	orrs	r3, r2
 800cf8e:	613b      	str	r3, [r7, #16]
	return result;
 800cf90:	693b      	ldr	r3, [r7, #16]
}
 800cf92:	4618      	mov	r0, r3
 800cf94:	3718      	adds	r7, #24
 800cf96:	46bd      	mov	sp, r7
 800cf98:	bd80      	pop	{r7, pc}
 800cf9a:	bf00      	nop

0800cf9c <inv_icm20948_set_accel_fullscale>:


int inv_icm20948_set_accel_fullscale(struct inv_icm20948 * s, int level)
{
 800cf9c:	b580      	push	{r7, lr}
 800cf9e:	b084      	sub	sp, #16
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	6078      	str	r0, [r7, #4]
 800cfa4:	6039      	str	r1, [r7, #0]
	int result;
	s->base_state.accel_fullscale = level;
 800cfa6:	683b      	ldr	r3, [r7, #0]
 800cfa8:	b2da      	uxtb	r2, r3
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	result = inv_icm20948_set_icm20948_accel_fullscale(s, level);
 800cfb0:	6839      	ldr	r1, [r7, #0]
 800cfb2:	6878      	ldr	r0, [r7, #4]
 800cfb4:	f000 f82e 	bl	800d014 <inv_icm20948_set_icm20948_accel_fullscale>
 800cfb8:	60f8      	str	r0, [r7, #12]
	result |= dmp_icm20948_set_accel_fsr(s, 2<<level);
 800cfba:	2202      	movs	r2, #2
 800cfbc:	683b      	ldr	r3, [r7, #0]
 800cfbe:	fa02 f303 	lsl.w	r3, r2, r3
 800cfc2:	b21b      	sxth	r3, r3
 800cfc4:	4619      	mov	r1, r3
 800cfc6:	6878      	ldr	r0, [r7, #4]
 800cfc8:	f002 f94e 	bl	800f268 <dmp_icm20948_set_accel_fsr>
 800cfcc:	4602      	mov	r2, r0
 800cfce:	68fb      	ldr	r3, [r7, #12]
 800cfd0:	4313      	orrs	r3, r2
 800cfd2:	60fb      	str	r3, [r7, #12]
	result |= dmp_icm20948_set_accel_scale2(s, 2<<level);
 800cfd4:	2202      	movs	r2, #2
 800cfd6:	683b      	ldr	r3, [r7, #0]
 800cfd8:	fa02 f303 	lsl.w	r3, r2, r3
 800cfdc:	b21b      	sxth	r3, r3
 800cfde:	4619      	mov	r1, r3
 800cfe0:	6878      	ldr	r0, [r7, #4]
 800cfe2:	f002 f9bd 	bl	800f360 <dmp_icm20948_set_accel_scale2>
 800cfe6:	4602      	mov	r2, r0
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	4313      	orrs	r3, r2
 800cfec:	60fb      	str	r3, [r7, #12]
	return result;
 800cfee:	68fb      	ldr	r3, [r7, #12]
}
 800cff0:	4618      	mov	r0, r3
 800cff2:	3710      	adds	r7, #16
 800cff4:	46bd      	mov	sp, r7
 800cff6:	bd80      	pop	{r7, pc}

0800cff8 <inv_icm20948_get_accel_fullscale>:

uint8_t inv_icm20948_get_accel_fullscale(struct inv_icm20948 * s)
{
 800cff8:	b480      	push	{r7}
 800cffa:	b083      	sub	sp, #12
 800cffc:	af00      	add	r7, sp, #0
 800cffe:	6078      	str	r0, [r7, #4]
	return s->base_state.accel_fullscale;
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
}
 800d006:	4618      	mov	r0, r3
 800d008:	370c      	adds	r7, #12
 800d00a:	46bd      	mov	sp, r7
 800d00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d010:	4770      	bx	lr
	...

0800d014 <inv_icm20948_set_icm20948_accel_fullscale>:


int inv_icm20948_set_icm20948_accel_fullscale(struct inv_icm20948 * s, int level)
{
 800d014:	b580      	push	{r7, lr}
 800d016:	b086      	sub	sp, #24
 800d018:	af00      	add	r7, sp, #0
 800d01a:	6078      	str	r0, [r7, #4]
 800d01c:	6039      	str	r1, [r7, #0]
	int result = 0;
 800d01e:	2300      	movs	r3, #0
 800d020:	613b      	str	r3, [r7, #16]
	unsigned char accel_config_1_reg;
	unsigned char accel_config_2_reg;
	unsigned char dec3_cfg;

	if (level >= NUM_MPU_AFS)
 800d022:	683b      	ldr	r3, [r7, #0]
 800d024:	2b03      	cmp	r3, #3
 800d026:	dd02      	ble.n	800d02e <inv_icm20948_set_icm20948_accel_fullscale+0x1a>
		return -1;
 800d028:	f04f 33ff 	mov.w	r3, #4294967295
 800d02c:	e0b2      	b.n	800d194 <inv_icm20948_set_icm20948_accel_fullscale+0x180>

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG, 1, &accel_config_1_reg);
 800d02e:	f107 030f 	add.w	r3, r7, #15
 800d032:	2201      	movs	r2, #1
 800d034:	f44f 718a 	mov.w	r1, #276	; 0x114
 800d038:	6878      	ldr	r0, [r7, #4]
 800d03a:	f006 fcdf 	bl	80139fc <inv_icm20948_read_mems_reg>
 800d03e:	4602      	mov	r2, r0
 800d040:	693b      	ldr	r3, [r7, #16]
 800d042:	4313      	orrs	r3, r2
 800d044:	613b      	str	r3, [r7, #16]
	accel_config_1_reg &= 0xC0;
 800d046:	7bfb      	ldrb	r3, [r7, #15]
 800d048:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800d04c:	b2db      	uxtb	r3, r3
 800d04e:	73fb      	strb	r3, [r7, #15]

	if(s->base_state.accel_averaging > 1)
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800d056:	2b01      	cmp	r3, #1
 800d058:	d90a      	bls.n	800d070 <inv_icm20948_set_icm20948_accel_fullscale+0x5c>
		accel_config_1_reg |= (7 << 3) | (level << 1) | 1;   //fchoice = 1, filter = 7.
 800d05a:	683b      	ldr	r3, [r7, #0]
 800d05c:	005b      	lsls	r3, r3, #1
 800d05e:	b2da      	uxtb	r2, r3
 800d060:	7bfb      	ldrb	r3, [r7, #15]
 800d062:	4313      	orrs	r3, r2
 800d064:	b2db      	uxtb	r3, r3
 800d066:	f043 0339 	orr.w	r3, r3, #57	; 0x39
 800d06a:	b2db      	uxtb	r3, r3
 800d06c:	73fb      	strb	r3, [r7, #15]
 800d06e:	e008      	b.n	800d082 <inv_icm20948_set_icm20948_accel_fullscale+0x6e>
	else
		accel_config_1_reg |= (level << 1) | 0;  //fchoice = 0, filter = 0.
 800d070:	683b      	ldr	r3, [r7, #0]
 800d072:	005b      	lsls	r3, r3, #1
 800d074:	b25a      	sxtb	r2, r3
 800d076:	7bfb      	ldrb	r3, [r7, #15]
 800d078:	b25b      	sxtb	r3, r3
 800d07a:	4313      	orrs	r3, r2
 800d07c:	b25b      	sxtb	r3, r3
 800d07e:	b2db      	uxtb	r3, r3
 800d080:	73fb      	strb	r3, [r7, #15]
	/* /!\ FCHOICE=0 considers we are in low power mode always and allows us to have correct values on raw data since not averaged,
	in case low noise mode is to be supported for 20649, please reconsider this value and update base sample rate from 1125 to 4500...
	*/
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, accel_config_1_reg);
 800d082:	7bfb      	ldrb	r3, [r7, #15]
 800d084:	461a      	mov	r2, r3
 800d086:	f44f 718a 	mov.w	r1, #276	; 0x114
 800d08a:	6878      	ldr	r0, [r7, #4]
 800d08c:	f006 fc5a 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 800d090:	4602      	mov	r2, r0
 800d092:	693b      	ldr	r3, [r7, #16]
 800d094:	4313      	orrs	r3, r2
 800d096:	613b      	str	r3, [r7, #16]

	switch(s->base_state.accel_averaging) {
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800d09e:	3b01      	subs	r3, #1
 800d0a0:	2b1f      	cmp	r3, #31
 800d0a2:	d852      	bhi.n	800d14a <inv_icm20948_set_icm20948_accel_fullscale+0x136>
 800d0a4:	a201      	add	r2, pc, #4	; (adr r2, 800d0ac <inv_icm20948_set_icm20948_accel_fullscale+0x98>)
 800d0a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0aa:	bf00      	nop
 800d0ac:	0800d12d 	.word	0x0800d12d
 800d0b0:	0800d14b 	.word	0x0800d14b
 800d0b4:	0800d14b 	.word	0x0800d14b
 800d0b8:	0800d133 	.word	0x0800d133
 800d0bc:	0800d14b 	.word	0x0800d14b
 800d0c0:	0800d14b 	.word	0x0800d14b
 800d0c4:	0800d14b 	.word	0x0800d14b
 800d0c8:	0800d139 	.word	0x0800d139
 800d0cc:	0800d14b 	.word	0x0800d14b
 800d0d0:	0800d14b 	.word	0x0800d14b
 800d0d4:	0800d14b 	.word	0x0800d14b
 800d0d8:	0800d14b 	.word	0x0800d14b
 800d0dc:	0800d14b 	.word	0x0800d14b
 800d0e0:	0800d14b 	.word	0x0800d14b
 800d0e4:	0800d14b 	.word	0x0800d14b
 800d0e8:	0800d13f 	.word	0x0800d13f
 800d0ec:	0800d14b 	.word	0x0800d14b
 800d0f0:	0800d14b 	.word	0x0800d14b
 800d0f4:	0800d14b 	.word	0x0800d14b
 800d0f8:	0800d14b 	.word	0x0800d14b
 800d0fc:	0800d14b 	.word	0x0800d14b
 800d100:	0800d14b 	.word	0x0800d14b
 800d104:	0800d14b 	.word	0x0800d14b
 800d108:	0800d14b 	.word	0x0800d14b
 800d10c:	0800d14b 	.word	0x0800d14b
 800d110:	0800d14b 	.word	0x0800d14b
 800d114:	0800d14b 	.word	0x0800d14b
 800d118:	0800d14b 	.word	0x0800d14b
 800d11c:	0800d14b 	.word	0x0800d14b
 800d120:	0800d14b 	.word	0x0800d14b
 800d124:	0800d14b 	.word	0x0800d14b
 800d128:	0800d145 	.word	0x0800d145
		case 1:
			dec3_cfg = 0;
 800d12c:	2300      	movs	r3, #0
 800d12e:	75fb      	strb	r3, [r7, #23]
			break;
 800d130:	e00e      	b.n	800d150 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>

		case 4:
			dec3_cfg = 0;
 800d132:	2300      	movs	r3, #0
 800d134:	75fb      	strb	r3, [r7, #23]
			break;
 800d136:	e00b      	b.n	800d150 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
		
		case 8:
			dec3_cfg = 1;
 800d138:	2301      	movs	r3, #1
 800d13a:	75fb      	strb	r3, [r7, #23]
			break;
 800d13c:	e008      	b.n	800d150 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
	
		case 16:
			dec3_cfg = 2;
 800d13e:	2302      	movs	r3, #2
 800d140:	75fb      	strb	r3, [r7, #23]
			break;
 800d142:	e005      	b.n	800d150 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>
		
		case 32:
			dec3_cfg = 3;
 800d144:	2303      	movs	r3, #3
 800d146:	75fb      	strb	r3, [r7, #23]
			break;
 800d148:	e002      	b.n	800d150 <inv_icm20948_set_icm20948_accel_fullscale+0x13c>

		default:
			dec3_cfg = 0;
 800d14a:	2300      	movs	r3, #0
 800d14c:	75fb      	strb	r3, [r7, #23]
			break;
 800d14e:	bf00      	nop
	}

	result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG_2, 1, &accel_config_2_reg);
 800d150:	f107 030e 	add.w	r3, r7, #14
 800d154:	2201      	movs	r2, #1
 800d156:	f240 1115 	movw	r1, #277	; 0x115
 800d15a:	6878      	ldr	r0, [r7, #4]
 800d15c:	f006 fc4e 	bl	80139fc <inv_icm20948_read_mems_reg>
 800d160:	4602      	mov	r2, r0
 800d162:	693b      	ldr	r3, [r7, #16]
 800d164:	4313      	orrs	r3, r2
 800d166:	613b      	str	r3, [r7, #16]
	accel_config_2_reg &= 0xFC;
 800d168:	7bbb      	ldrb	r3, [r7, #14]
 800d16a:	f023 0303 	bic.w	r3, r3, #3
 800d16e:	b2db      	uxtb	r3, r3
 800d170:	73bb      	strb	r3, [r7, #14]

	accel_config_2_reg |=  dec3_cfg;
 800d172:	7bba      	ldrb	r2, [r7, #14]
 800d174:	7dfb      	ldrb	r3, [r7, #23]
 800d176:	4313      	orrs	r3, r2
 800d178:	b2db      	uxtb	r3, r3
 800d17a:	73bb      	strb	r3, [r7, #14]
	result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, accel_config_2_reg);
 800d17c:	7bbb      	ldrb	r3, [r7, #14]
 800d17e:	461a      	mov	r2, r3
 800d180:	f240 1115 	movw	r1, #277	; 0x115
 800d184:	6878      	ldr	r0, [r7, #4]
 800d186:	f006 fbdd 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 800d18a:	4602      	mov	r2, r0
 800d18c:	693b      	ldr	r3, [r7, #16]
 800d18e:	4313      	orrs	r3, r2
 800d190:	613b      	str	r3, [r7, #16]

	return result;
 800d192:	693b      	ldr	r3, [r7, #16]
}
 800d194:	4618      	mov	r0, r3
 800d196:	3718      	adds	r7, #24
 800d198:	46bd      	mov	sp, r7
 800d19a:	bd80      	pop	{r7, pc}

0800d19c <inv_icm20948_enable_hw_sensors>:


int inv_icm20948_enable_hw_sensors(struct inv_icm20948 * s, int bit_mask)
{
 800d19c:	b580      	push	{r7, lr}
 800d19e:	b084      	sub	sp, #16
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	6078      	str	r0, [r7, #4]
 800d1a4:	6039      	str	r1, [r7, #0]
	int rc = 0;
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	60fb      	str	r3, [r7, #12]

	if ((s->base_state.pwr_mgmt_2 == (BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY | BIT_PWR_PRESSURE_STBY)) | (bit_mask & 0x80)) {
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	7edb      	ldrb	r3, [r3, #27]
 800d1ae:	2b7f      	cmp	r3, #127	; 0x7f
 800d1b0:	bf0c      	ite	eq
 800d1b2:	2301      	moveq	r3, #1
 800d1b4:	2300      	movne	r3, #0
 800d1b6:	b2db      	uxtb	r3, r3
 800d1b8:	461a      	mov	r2, r3
 800d1ba:	683b      	ldr	r3, [r7, #0]
 800d1bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d1c0:	4313      	orrs	r3, r2
 800d1c2:	2b00      	cmp	r3, #0
 800d1c4:	d02d      	beq.n	800d222 <inv_icm20948_enable_hw_sensors+0x86>
		// All sensors off, or override is on
		s->base_state.pwr_mgmt_2 = 0; // Zero means all sensors are on
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	2200      	movs	r2, #0
 800d1ca:	76da      	strb	r2, [r3, #27]
		// Gyro and Accel were off
		if ((bit_mask & 2) == 0) {
 800d1cc:	683b      	ldr	r3, [r7, #0]
 800d1ce:	f003 0302 	and.w	r3, r3, #2
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	d102      	bne.n	800d1dc <inv_icm20948_enable_hw_sensors+0x40>
			s->base_state.pwr_mgmt_2 = BIT_PWR_ACCEL_STBY; // Turn off accel
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	2238      	movs	r2, #56	; 0x38
 800d1da:	76da      	strb	r2, [r3, #27]
		}
		if ((bit_mask & 1) == 0) {
 800d1dc:	683b      	ldr	r3, [r7, #0]
 800d1de:	f003 0301 	and.w	r3, r3, #1
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d106      	bne.n	800d1f4 <inv_icm20948_enable_hw_sensors+0x58>
			s->base_state.pwr_mgmt_2 |= BIT_PWR_GYRO_STBY; // Turn off gyro
 800d1e6:	687b      	ldr	r3, [r7, #4]
 800d1e8:	7edb      	ldrb	r3, [r3, #27]
 800d1ea:	f043 0307 	orr.w	r3, r3, #7
 800d1ee:	b2da      	uxtb	r2, r3
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	76da      	strb	r2, [r3, #27]
		}
		if ((bit_mask & 4) == 0) {
 800d1f4:	683b      	ldr	r3, [r7, #0]
 800d1f6:	f003 0304 	and.w	r3, r3, #4
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d106      	bne.n	800d20c <inv_icm20948_enable_hw_sensors+0x70>
			s->base_state.pwr_mgmt_2 |= BIT_PWR_PRESSURE_STBY; // Turn off pressure
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	7edb      	ldrb	r3, [r3, #27]
 800d202:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d206:	b2da      	uxtb	r2, r3
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	76da      	strb	r2, [r3, #27]
		}

		rc |= inv_icm20948_write_mems_reg(s, REG_PWR_MGMT_2, 1, &s->base_state.pwr_mgmt_2);
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	331b      	adds	r3, #27
 800d210:	2201      	movs	r2, #1
 800d212:	2107      	movs	r1, #7
 800d214:	6878      	ldr	r0, [r7, #4]
 800d216:	f006 fb1c 	bl	8013852 <inv_icm20948_write_mems_reg>
 800d21a:	4602      	mov	r2, r0
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	4313      	orrs	r3, r2
 800d220:	60fb      	str	r3, [r7, #12]
	}

	if (bit_mask & SECONDARY_COMPASS_AVAILABLE) {
 800d222:	683b      	ldr	r3, [r7, #0]
 800d224:	f003 0308 	and.w	r3, r3, #8
 800d228:	2b00      	cmp	r3, #0
 800d22a:	d007      	beq.n	800d23c <inv_icm20948_enable_hw_sensors+0xa0>
		rc |= inv_icm20948_resume_akm(s);
 800d22c:	6878      	ldr	r0, [r7, #4]
 800d22e:	f7fc fcf1 	bl	8009c14 <inv_icm20948_resume_akm>
 800d232:	4602      	mov	r2, r0
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	4313      	orrs	r3, r2
 800d238:	60fb      	str	r3, [r7, #12]
 800d23a:	e006      	b.n	800d24a <inv_icm20948_enable_hw_sensors+0xae>
	} 
	else {
		rc |= inv_icm20948_suspend_akm(s);
 800d23c:	6878      	ldr	r0, [r7, #4]
 800d23e:	f7fc fcbc 	bl	8009bba <inv_icm20948_suspend_akm>
 800d242:	4602      	mov	r2, r0
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	4313      	orrs	r3, r2
 800d248:	60fb      	str	r3, [r7, #12]
	}

	return rc;
 800d24a:	68fb      	ldr	r3, [r7, #12]
}
 800d24c:	4618      	mov	r0, r3
 800d24e:	3710      	adds	r7, #16
 800d250:	46bd      	mov	sp, r7
 800d252:	bd80      	pop	{r7, pc}

0800d254 <invn_convert_quat_mult_fxp>:
#include <math.h>

static void invn_convert_quat_invert_fxp(const long *quat_q30, long *invQuat_q30);

static void invn_convert_quat_mult_fxp(const long *quat1_q30, const long *quat2_q30, long *quatProd_q30)
{
 800d254:	b590      	push	{r4, r7, lr}
 800d256:	b085      	sub	sp, #20
 800d258:	af00      	add	r7, sp, #0
 800d25a:	60f8      	str	r0, [r7, #12]
 800d25c:	60b9      	str	r1, [r7, #8]
 800d25e:	607a      	str	r2, [r7, #4]
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 800d260:	68fb      	ldr	r3, [r7, #12]
 800d262:	681a      	ldr	r2, [r3, #0]
 800d264:	68bb      	ldr	r3, [r7, #8]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	4619      	mov	r1, r3
 800d26a:	4610      	mov	r0, r2
 800d26c:	f000 fb84 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d270:	4604      	mov	r4, r0
 800d272:	68fb      	ldr	r3, [r7, #12]
 800d274:	3304      	adds	r3, #4
 800d276:	681a      	ldr	r2, [r3, #0]
 800d278:	68bb      	ldr	r3, [r7, #8]
 800d27a:	3304      	adds	r3, #4
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	4619      	mov	r1, r3
 800d280:	4610      	mov	r0, r2
 800d282:	f000 fb79 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d286:	4603      	mov	r3, r0
 800d288:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 800d28a:	68fb      	ldr	r3, [r7, #12]
 800d28c:	3308      	adds	r3, #8
 800d28e:	681a      	ldr	r2, [r3, #0]
 800d290:	68bb      	ldr	r3, [r7, #8]
 800d292:	3308      	adds	r3, #8
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	4619      	mov	r1, r3
 800d298:	4610      	mov	r0, r2
 800d29a:	f000 fb6d 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d29e:	4603      	mov	r3, r0
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 800d2a0:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[3]);
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	330c      	adds	r3, #12
 800d2a6:	681a      	ldr	r2, [r3, #0]
 800d2a8:	68bb      	ldr	r3, [r7, #8]
 800d2aa:	330c      	adds	r3, #12
 800d2ac:	681b      	ldr	r3, [r3, #0]
 800d2ae:	4619      	mov	r1, r3
 800d2b0:	4610      	mov	r0, r2
 800d2b2:	f000 fb61 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d2b6:	4603      	mov	r3, r0
 800d2b8:	1ae2      	subs	r2, r4, r3
    quatProd_q30[0] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[0]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[1]) -
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	601a      	str	r2, [r3, #0]

    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	681a      	ldr	r2, [r3, #0]
 800d2c2:	68bb      	ldr	r3, [r7, #8]
 800d2c4:	3304      	adds	r3, #4
 800d2c6:	681b      	ldr	r3, [r3, #0]
 800d2c8:	4619      	mov	r1, r3
 800d2ca:	4610      	mov	r0, r2
 800d2cc:	f000 fb54 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d2d0:	4604      	mov	r4, r0
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	3304      	adds	r3, #4
 800d2d6:	681a      	ldr	r2, [r3, #0]
 800d2d8:	68bb      	ldr	r3, [r7, #8]
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	4619      	mov	r1, r3
 800d2de:	4610      	mov	r0, r2
 800d2e0:	f000 fb4a 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d2e4:	4603      	mov	r3, r0
 800d2e6:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	3308      	adds	r3, #8
 800d2ec:	681a      	ldr	r2, [r3, #0]
 800d2ee:	68bb      	ldr	r3, [r7, #8]
 800d2f0:	330c      	adds	r3, #12
 800d2f2:	681b      	ldr	r3, [r3, #0]
 800d2f4:	4619      	mov	r1, r3
 800d2f6:	4610      	mov	r0, r2
 800d2f8:	f000 fb3e 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d2fc:	4603      	mov	r3, r0
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 800d2fe:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	330c      	adds	r3, #12
 800d304:	681a      	ldr	r2, [r3, #0]
 800d306:	68bb      	ldr	r3, [r7, #8]
 800d308:	3308      	adds	r3, #8
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	4619      	mov	r1, r3
 800d30e:	4610      	mov	r0, r2
 800d310:	f000 fb32 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d314:	4602      	mov	r2, r0
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	3304      	adds	r3, #4
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[3]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[2]);
 800d31a:	1aa2      	subs	r2, r4, r2
    quatProd_q30[1] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[0]) +
 800d31c:	601a      	str	r2, [r3, #0]

    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	681a      	ldr	r2, [r3, #0]
 800d322:	68bb      	ldr	r3, [r7, #8]
 800d324:	3308      	adds	r3, #8
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	4619      	mov	r1, r3
 800d32a:	4610      	mov	r0, r2
 800d32c:	f000 fb24 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d330:	4604      	mov	r4, r0
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	3304      	adds	r3, #4
 800d336:	681a      	ldr	r2, [r3, #0]
 800d338:	68bb      	ldr	r3, [r7, #8]
 800d33a:	330c      	adds	r3, #12
 800d33c:	681b      	ldr	r3, [r3, #0]
 800d33e:	4619      	mov	r1, r3
 800d340:	4610      	mov	r0, r2
 800d342:	f000 fb19 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d346:	4603      	mov	r3, r0
 800d348:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 800d34a:	68fb      	ldr	r3, [r7, #12]
 800d34c:	3308      	adds	r3, #8
 800d34e:	681a      	ldr	r2, [r3, #0]
 800d350:	68bb      	ldr	r3, [r7, #8]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	4619      	mov	r1, r3
 800d356:	4610      	mov	r0, r2
 800d358:	f000 fb0e 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d35c:	4603      	mov	r3, r0
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 800d35e:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	330c      	adds	r3, #12
 800d364:	681a      	ldr	r2, [r3, #0]
 800d366:	68bb      	ldr	r3, [r7, #8]
 800d368:	3304      	adds	r3, #4
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	4619      	mov	r1, r3
 800d36e:	4610      	mov	r0, r2
 800d370:	f000 fb02 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d374:	4602      	mov	r2, r0
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	3308      	adds	r3, #8
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[0]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[1]);
 800d37a:	4422      	add	r2, r4
    quatProd_q30[2] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[2]) - inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[3]) +
 800d37c:	601a      	str	r2, [r3, #0]

    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	681a      	ldr	r2, [r3, #0]
 800d382:	68bb      	ldr	r3, [r7, #8]
 800d384:	330c      	adds	r3, #12
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	4619      	mov	r1, r3
 800d38a:	4610      	mov	r0, r2
 800d38c:	f000 faf4 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d390:	4604      	mov	r4, r0
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	3304      	adds	r3, #4
 800d396:	681a      	ldr	r2, [r3, #0]
 800d398:	68bb      	ldr	r3, [r7, #8]
 800d39a:	3308      	adds	r3, #8
 800d39c:	681b      	ldr	r3, [r3, #0]
 800d39e:	4619      	mov	r1, r3
 800d3a0:	4610      	mov	r0, r2
 800d3a2:	f000 fae9 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d3a6:	4603      	mov	r3, r0
 800d3a8:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 800d3aa:	68fb      	ldr	r3, [r7, #12]
 800d3ac:	3308      	adds	r3, #8
 800d3ae:	681a      	ldr	r2, [r3, #0]
 800d3b0:	68bb      	ldr	r3, [r7, #8]
 800d3b2:	3304      	adds	r3, #4
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	4619      	mov	r1, r3
 800d3b8:	4610      	mov	r0, r2
 800d3ba:	f000 fadd 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d3be:	4603      	mov	r3, r0
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 800d3c0:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 800d3c2:	68fb      	ldr	r3, [r7, #12]
 800d3c4:	330c      	adds	r3, #12
 800d3c6:	681a      	ldr	r2, [r3, #0]
 800d3c8:	68bb      	ldr	r3, [r7, #8]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	4619      	mov	r1, r3
 800d3ce:	4610      	mov	r0, r2
 800d3d0:	f000 fad2 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d3d4:	4602      	mov	r2, r0
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 800d3d6:	687b      	ldr	r3, [r7, #4]
 800d3d8:	330c      	adds	r3, #12
               inv_icm20948_convert_mult_q30_fxp(quat1_q30[2], quat2_q30[1]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[3], quat2_q30[0]);
 800d3da:	4422      	add	r2, r4
    quatProd_q30[3] = inv_icm20948_convert_mult_q30_fxp(quat1_q30[0], quat2_q30[3]) + inv_icm20948_convert_mult_q30_fxp(quat1_q30[1], quat2_q30[2]) -
 800d3dc:	601a      	str	r2, [r3, #0]
}
 800d3de:	bf00      	nop
 800d3e0:	3714      	adds	r7, #20
 800d3e2:	46bd      	mov	sp, r7
 800d3e4:	bd90      	pop	{r4, r7, pc}

0800d3e6 <invn_convert_quat_invert_fxp>:

static void invn_convert_quat_invert_fxp(const long *quat_q30, long *invQuat_q30)
{
 800d3e6:	b480      	push	{r7}
 800d3e8:	b083      	sub	sp, #12
 800d3ea:	af00      	add	r7, sp, #0
 800d3ec:	6078      	str	r0, [r7, #4]
 800d3ee:	6039      	str	r1, [r7, #0]
    invQuat_q30[0] = quat_q30[0];
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	681a      	ldr	r2, [r3, #0]
 800d3f4:	683b      	ldr	r3, [r7, #0]
 800d3f6:	601a      	str	r2, [r3, #0]
    invQuat_q30[1] = -quat_q30[1];
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	3304      	adds	r3, #4
 800d3fc:	681a      	ldr	r2, [r3, #0]
 800d3fe:	683b      	ldr	r3, [r7, #0]
 800d400:	3304      	adds	r3, #4
 800d402:	4252      	negs	r2, r2
 800d404:	601a      	str	r2, [r3, #0]
    invQuat_q30[2] = -quat_q30[2];
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	3308      	adds	r3, #8
 800d40a:	681a      	ldr	r2, [r3, #0]
 800d40c:	683b      	ldr	r3, [r7, #0]
 800d40e:	3308      	adds	r3, #8
 800d410:	4252      	negs	r2, r2
 800d412:	601a      	str	r2, [r3, #0]
    invQuat_q30[3] = -quat_q30[3];
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	330c      	adds	r3, #12
 800d418:	681a      	ldr	r2, [r3, #0]
 800d41a:	683b      	ldr	r3, [r7, #0]
 800d41c:	330c      	adds	r3, #12
 800d41e:	4252      	negs	r2, r2
 800d420:	601a      	str	r2, [r3, #0]
}
 800d422:	bf00      	nop
 800d424:	370c      	adds	r7, #12
 800d426:	46bd      	mov	sp, r7
 800d428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d42c:	4770      	bx	lr

0800d42e <inv_icm20948_q_mult_q_qi>:

void inv_icm20948_q_mult_q_qi(const long *q1, const long *q2, long *qProd)
{
 800d42e:	b590      	push	{r4, r7, lr}
 800d430:	b085      	sub	sp, #20
 800d432:	af00      	add	r7, sp, #0
 800d434:	60f8      	str	r0, [r7, #12]
 800d436:	60b9      	str	r1, [r7, #8]
 800d438:	607a      	str	r2, [r7, #4]
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	681a      	ldr	r2, [r3, #0]
 800d43e:	68bb      	ldr	r3, [r7, #8]
 800d440:	681b      	ldr	r3, [r3, #0]
 800d442:	4619      	mov	r1, r3
 800d444:	4610      	mov	r0, r2
 800d446:	f000 fa97 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d44a:	4604      	mov	r4, r0
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	3304      	adds	r3, #4
 800d450:	681a      	ldr	r2, [r3, #0]
 800d452:	68bb      	ldr	r3, [r7, #8]
 800d454:	3304      	adds	r3, #4
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	4619      	mov	r1, r3
 800d45a:	4610      	mov	r0, r2
 800d45c:	f000 fa8c 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d460:	4603      	mov	r3, r0
 800d462:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[3]);
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	3308      	adds	r3, #8
 800d468:	681a      	ldr	r2, [r3, #0]
 800d46a:	68bb      	ldr	r3, [r7, #8]
 800d46c:	3308      	adds	r3, #8
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	4619      	mov	r1, r3
 800d472:	4610      	mov	r0, r2
 800d474:	f000 fa80 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d478:	4603      	mov	r3, r0
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 800d47a:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[3]);
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	330c      	adds	r3, #12
 800d480:	681a      	ldr	r2, [r3, #0]
 800d482:	68bb      	ldr	r3, [r7, #8]
 800d484:	330c      	adds	r3, #12
 800d486:	681b      	ldr	r3, [r3, #0]
 800d488:	4619      	mov	r1, r3
 800d48a:	4610      	mov	r0, r2
 800d48c:	f000 fa74 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d490:	4603      	mov	r3, r0
 800d492:	18e2      	adds	r2, r4, r3
    qProd[0] = inv_icm20948_convert_mult_q30_fxp(q1[0], q2[0]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[1]) +
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	601a      	str	r2, [r3, #0]

    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	3304      	adds	r3, #4
 800d49c:	681a      	ldr	r2, [r3, #0]
 800d49e:	68bb      	ldr	r3, [r7, #8]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	4619      	mov	r1, r3
 800d4a4:	4610      	mov	r0, r2
 800d4a6:	f000 fa67 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d4aa:	4604      	mov	r4, r0
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	681a      	ldr	r2, [r3, #0]
 800d4b0:	68bb      	ldr	r3, [r7, #8]
 800d4b2:	3304      	adds	r3, #4
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	4619      	mov	r1, r3
 800d4b8:	4610      	mov	r0, r2
 800d4ba:	f000 fa5d 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d4be:	4603      	mov	r3, r0
 800d4c0:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	3308      	adds	r3, #8
 800d4c6:	681a      	ldr	r2, [r3, #0]
 800d4c8:	68bb      	ldr	r3, [r7, #8]
 800d4ca:	330c      	adds	r3, #12
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	4619      	mov	r1, r3
 800d4d0:	4610      	mov	r0, r2
 800d4d2:	f000 fa51 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d4d6:	4603      	mov	r3, r0
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 800d4d8:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	330c      	adds	r3, #12
 800d4de:	681a      	ldr	r2, [r3, #0]
 800d4e0:	68bb      	ldr	r3, [r7, #8]
 800d4e2:	3308      	adds	r3, #8
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	4619      	mov	r1, r3
 800d4e8:	4610      	mov	r0, r2
 800d4ea:	f000 fa45 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d4ee:	4602      	mov	r2, r0
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	3304      	adds	r3, #4
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[3]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[2]);
 800d4f4:	4422      	add	r2, r4
    qProd[1] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[0]) -
 800d4f6:	601a      	str	r2, [r3, #0]

    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	3304      	adds	r3, #4
 800d4fc:	681a      	ldr	r2, [r3, #0]
 800d4fe:	68bb      	ldr	r3, [r7, #8]
 800d500:	330c      	adds	r3, #12
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	4619      	mov	r1, r3
 800d506:	4610      	mov	r0, r2
 800d508:	f000 fa36 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d50c:	4604      	mov	r4, r0
 800d50e:	68fb      	ldr	r3, [r7, #12]
 800d510:	681a      	ldr	r2, [r3, #0]
 800d512:	68bb      	ldr	r3, [r7, #8]
 800d514:	3308      	adds	r3, #8
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	4619      	mov	r1, r3
 800d51a:	4610      	mov	r0, r2
 800d51c:	f000 fa2c 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d520:	4603      	mov	r3, r0
 800d522:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	3308      	adds	r3, #8
 800d528:	681a      	ldr	r2, [r3, #0]
 800d52a:	68bb      	ldr	r3, [r7, #8]
 800d52c:	681b      	ldr	r3, [r3, #0]
 800d52e:	4619      	mov	r1, r3
 800d530:	4610      	mov	r0, r2
 800d532:	f000 fa21 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d536:	4603      	mov	r3, r0
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 800d538:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	330c      	adds	r3, #12
 800d53e:	681a      	ldr	r2, [r3, #0]
 800d540:	68bb      	ldr	r3, [r7, #8]
 800d542:	3304      	adds	r3, #4
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	4619      	mov	r1, r3
 800d548:	4610      	mov	r0, r2
 800d54a:	f000 fa15 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d54e:	4602      	mov	r2, r0
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	3308      	adds	r3, #8
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[0]) - inv_icm20948_convert_mult_q30_fxp(q1[3], q2[1]);
 800d554:	1aa2      	subs	r2, r4, r2
    qProd[2] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[2]) + inv_icm20948_convert_mult_q30_fxp(q1[1], q2[3]) +
 800d556:	601a      	str	r2, [r3, #0]

    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	681a      	ldr	r2, [r3, #0]
 800d55c:	68bb      	ldr	r3, [r7, #8]
 800d55e:	330c      	adds	r3, #12
 800d560:	681b      	ldr	r3, [r3, #0]
 800d562:	4619      	mov	r1, r3
 800d564:	4610      	mov	r0, r2
 800d566:	f000 fa07 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d56a:	4603      	mov	r3, r0
 800d56c:	425c      	negs	r4, r3
 800d56e:	68fb      	ldr	r3, [r7, #12]
 800d570:	3304      	adds	r3, #4
 800d572:	681a      	ldr	r2, [r3, #0]
 800d574:	68bb      	ldr	r3, [r7, #8]
 800d576:	3308      	adds	r3, #8
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	4619      	mov	r1, r3
 800d57c:	4610      	mov	r0, r2
 800d57e:	f000 f9fb 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d582:	4603      	mov	r3, r0
 800d584:	1ae4      	subs	r4, r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	3308      	adds	r3, #8
 800d58a:	681a      	ldr	r2, [r3, #0]
 800d58c:	68bb      	ldr	r3, [r7, #8]
 800d58e:	3304      	adds	r3, #4
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	4619      	mov	r1, r3
 800d594:	4610      	mov	r0, r2
 800d596:	f000 f9ef 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d59a:	4603      	mov	r3, r0
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 800d59c:	441c      	add	r4, r3
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 800d59e:	68fb      	ldr	r3, [r7, #12]
 800d5a0:	330c      	adds	r3, #12
 800d5a2:	681a      	ldr	r2, [r3, #0]
 800d5a4:	68bb      	ldr	r3, [r7, #8]
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	4619      	mov	r1, r3
 800d5aa:	4610      	mov	r0, r2
 800d5ac:	f000 f9e4 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d5b0:	4602      	mov	r2, r0
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	330c      	adds	r3, #12
               inv_icm20948_convert_mult_q30_fxp(q1[2], q2[1]) + inv_icm20948_convert_mult_q30_fxp(q1[3], q2[0]);
 800d5b6:	4422      	add	r2, r4
    qProd[3] = -inv_icm20948_convert_mult_q30_fxp(q1[0], q2[3]) - inv_icm20948_convert_mult_q30_fxp(q1[1], q2[2]) +
 800d5b8:	601a      	str	r2, [r3, #0]
}
 800d5ba:	bf00      	nop
 800d5bc:	3714      	adds	r7, #20
 800d5be:	46bd      	mov	sp, r7
 800d5c0:	bd90      	pop	{r4, r7, pc}

0800d5c2 <inv_icm20948_convert_quat_rotate_fxp>:

void inv_icm20948_convert_quat_rotate_fxp(const long *quat_q30, const long *in, long *out)
{
 800d5c2:	b580      	push	{r7, lr}
 800d5c4:	b094      	sub	sp, #80	; 0x50
 800d5c6:	af00      	add	r7, sp, #0
 800d5c8:	60f8      	str	r0, [r7, #12]
 800d5ca:	60b9      	str	r1, [r7, #8]
 800d5cc:	607a      	str	r2, [r7, #4]
    long q_temp1[4], q_temp2[4];
    long in4[4], out4[4];

    // Fixme optimize
    in4[0] = 0;
 800d5ce:	2300      	movs	r3, #0
 800d5d0:	623b      	str	r3, [r7, #32]
    memcpy(&in4[1], in, 3 * sizeof(long));
 800d5d2:	f107 0320 	add.w	r3, r7, #32
 800d5d6:	3304      	adds	r3, #4
 800d5d8:	220c      	movs	r2, #12
 800d5da:	68b9      	ldr	r1, [r7, #8]
 800d5dc:	4618      	mov	r0, r3
 800d5de:	f008 fb4d 	bl	8015c7c <memcpy>
    invn_convert_quat_mult_fxp(quat_q30, in4, q_temp1);
 800d5e2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800d5e6:	f107 0320 	add.w	r3, r7, #32
 800d5ea:	4619      	mov	r1, r3
 800d5ec:	68f8      	ldr	r0, [r7, #12]
 800d5ee:	f7ff fe31 	bl	800d254 <invn_convert_quat_mult_fxp>
    invn_convert_quat_invert_fxp(quat_q30, q_temp2);
 800d5f2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800d5f6:	4619      	mov	r1, r3
 800d5f8:	68f8      	ldr	r0, [r7, #12]
 800d5fa:	f7ff fef4 	bl	800d3e6 <invn_convert_quat_invert_fxp>
    invn_convert_quat_mult_fxp(q_temp1, q_temp2, out4);
 800d5fe:	f107 0210 	add.w	r2, r7, #16
 800d602:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800d606:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800d60a:	4618      	mov	r0, r3
 800d60c:	f7ff fe22 	bl	800d254 <invn_convert_quat_mult_fxp>
    memcpy(out, &out4[1], 3 * sizeof(long));
 800d610:	f107 0310 	add.w	r3, r7, #16
 800d614:	3304      	adds	r3, #4
 800d616:	220c      	movs	r2, #12
 800d618:	4619      	mov	r1, r3
 800d61a:	6878      	ldr	r0, [r7, #4]
 800d61c:	f008 fb2e 	bl	8015c7c <memcpy>
}
 800d620:	bf00      	nop
 800d622:	3750      	adds	r7, #80	; 0x50
 800d624:	46bd      	mov	sp, r7
 800d626:	bd80      	pop	{r7, pc}

0800d628 <inv_icm20948_set_chip_to_body>:
/** Set the transformation used for chip to body frame
*/
void inv_icm20948_set_chip_to_body(struct inv_icm20948 * s, long *quat)
{
 800d628:	b580      	push	{r7, lr}
 800d62a:	b082      	sub	sp, #8
 800d62c:	af00      	add	r7, sp, #0
 800d62e:	6078      	str	r0, [r7, #4]
 800d630:	6039      	str	r1, [r7, #0]
    memcpy(s->s_quat_chip_to_body, quat, sizeof(s->s_quat_chip_to_body));
 800d632:	687b      	ldr	r3, [r7, #4]
 800d634:	33a8      	adds	r3, #168	; 0xa8
 800d636:	2210      	movs	r2, #16
 800d638:	6839      	ldr	r1, [r7, #0]
 800d63a:	4618      	mov	r0, r3
 800d63c:	f008 fb1e 	bl	8015c7c <memcpy>
}
 800d640:	bf00      	nop
 800d642:	3708      	adds	r7, #8
 800d644:	46bd      	mov	sp, r7
 800d646:	bd80      	pop	{r7, pc}

0800d648 <inv_icm20948_convert_rotation_vector>:
/** Convert fixed point DMP rotation vector to floating point android notation
* @param[in] quat 3 element rotation vector from DMP, missing the scalar part. Converts from Chip frame to World frame
* @param[out] values 4 element quaternion in Android format
*/
void inv_icm20948_convert_rotation_vector(struct inv_icm20948 * s, const long *quat, float *values)
{
 800d648:	b580      	push	{r7, lr}
 800d64a:	b08c      	sub	sp, #48	; 0x30
 800d64c:	af00      	add	r7, sp, #0
 800d64e:	60f8      	str	r0, [r7, #12]
 800d650:	60b9      	str	r1, [r7, #8]
 800d652:	607a      	str	r2, [r7, #4]
    long quat4[4];
    long quat_body_to_world[4];

    inv_icm20948_convert_compute_scalar_part_fxp(quat, quat4);
 800d654:	f107 0320 	add.w	r3, r7, #32
 800d658:	4619      	mov	r1, r3
 800d65a:	68b8      	ldr	r0, [r7, #8]
 800d65c:	f000 f9ba 	bl	800d9d4 <inv_icm20948_convert_compute_scalar_part_fxp>
    inv_icm20948_q_mult_q_qi(quat4, s->s_quat_chip_to_body, quat_body_to_world);
 800d660:	68fb      	ldr	r3, [r7, #12]
 800d662:	f103 01a8 	add.w	r1, r3, #168	; 0xa8
 800d666:	f107 0210 	add.w	r2, r7, #16
 800d66a:	f107 0320 	add.w	r3, r7, #32
 800d66e:	4618      	mov	r0, r3
 800d670:	f7ff fedd 	bl	800d42e <inv_icm20948_q_mult_q_qi>
    if (quat_body_to_world[0] >= 0) {
 800d674:	693b      	ldr	r3, [r7, #16]
 800d676:	2b00      	cmp	r3, #0
 800d678:	db33      	blt.n	800d6e2 <inv_icm20948_convert_rotation_vector+0x9a>
        values[0] = quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 800d67a:	697b      	ldr	r3, [r7, #20]
 800d67c:	ee07 3a90 	vmov	s15, r3
 800d680:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d684:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800d758 <inv_icm20948_convert_rotation_vector+0x110>
 800d688:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	edc3 7a00 	vstr	s15, [r3]
        values[1] = quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 800d692:	69bb      	ldr	r3, [r7, #24]
 800d694:	ee07 3a90 	vmov	s15, r3
 800d698:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	3304      	adds	r3, #4
 800d6a0:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 800d758 <inv_icm20948_convert_rotation_vector+0x110>
 800d6a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d6a8:	edc3 7a00 	vstr	s15, [r3]
        values[2] = quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 800d6ac:	69fb      	ldr	r3, [r7, #28]
 800d6ae:	ee07 3a90 	vmov	s15, r3
 800d6b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	3308      	adds	r3, #8
 800d6ba:	ed9f 7a27 	vldr	s14, [pc, #156]	; 800d758 <inv_icm20948_convert_rotation_vector+0x110>
 800d6be:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d6c2:	edc3 7a00 	vstr	s15, [r3]
        values[3] = quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 800d6c6:	693b      	ldr	r3, [r7, #16]
 800d6c8:	ee07 3a90 	vmov	s15, r3
 800d6cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	330c      	adds	r3, #12
 800d6d4:	ed9f 7a20 	vldr	s14, [pc, #128]	; 800d758 <inv_icm20948_convert_rotation_vector+0x110>
 800d6d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d6dc:	edc3 7a00 	vstr	s15, [r3]
        values[0] = -quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
        values[1] = -quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
        values[2] = -quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
        values[3] = -quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
    }
}
 800d6e0:	e036      	b.n	800d750 <inv_icm20948_convert_rotation_vector+0x108>
        values[0] = -quat_body_to_world[1] * INV_TWO_POWER_NEG_30;
 800d6e2:	697b      	ldr	r3, [r7, #20]
 800d6e4:	425b      	negs	r3, r3
 800d6e6:	ee07 3a90 	vmov	s15, r3
 800d6ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d6ee:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800d758 <inv_icm20948_convert_rotation_vector+0x110>
 800d6f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d6f6:	687b      	ldr	r3, [r7, #4]
 800d6f8:	edc3 7a00 	vstr	s15, [r3]
        values[1] = -quat_body_to_world[2] * INV_TWO_POWER_NEG_30;
 800d6fc:	69bb      	ldr	r3, [r7, #24]
 800d6fe:	425b      	negs	r3, r3
 800d700:	ee07 3a90 	vmov	s15, r3
 800d704:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	3304      	adds	r3, #4
 800d70c:	ed9f 7a12 	vldr	s14, [pc, #72]	; 800d758 <inv_icm20948_convert_rotation_vector+0x110>
 800d710:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d714:	edc3 7a00 	vstr	s15, [r3]
        values[2] = -quat_body_to_world[3] * INV_TWO_POWER_NEG_30;
 800d718:	69fb      	ldr	r3, [r7, #28]
 800d71a:	425b      	negs	r3, r3
 800d71c:	ee07 3a90 	vmov	s15, r3
 800d720:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	3308      	adds	r3, #8
 800d728:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 800d758 <inv_icm20948_convert_rotation_vector+0x110>
 800d72c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d730:	edc3 7a00 	vstr	s15, [r3]
        values[3] = -quat_body_to_world[0] * INV_TWO_POWER_NEG_30;
 800d734:	693b      	ldr	r3, [r7, #16]
 800d736:	425b      	negs	r3, r3
 800d738:	ee07 3a90 	vmov	s15, r3
 800d73c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	330c      	adds	r3, #12
 800d744:	ed9f 7a04 	vldr	s14, [pc, #16]	; 800d758 <inv_icm20948_convert_rotation_vector+0x110>
 800d748:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d74c:	edc3 7a00 	vstr	s15, [r3]
}
 800d750:	bf00      	nop
 800d752:	3730      	adds	r7, #48	; 0x30
 800d754:	46bd      	mov	sp, r7
 800d756:	bd80      	pop	{r7, pc}
 800d758:	30800000 	.word	0x30800000

0800d75c <inv_rotation_to_quaternion>:
        values[2] = -quat4_world[3] * INV_TWO_POWER_NEG_30;
        values[3] = -quat4_world[0] * INV_TWO_POWER_NEG_30;
    }
}

static void inv_rotation_to_quaternion(float Rcb[9], long Qcb_fp[4]) {	
 800d75c:	b580      	push	{r7, lr}
 800d75e:	b088      	sub	sp, #32
 800d760:	af00      	add	r7, sp, #0
 800d762:	6078      	str	r0, [r7, #4]
 800d764:	6039      	str	r1, [r7, #0]
	float q[4]; 
	inv_icm20948_convert_matrix_to_quat_flt(Rcb, q); 
 800d766:	f107 030c 	add.w	r3, r7, #12
 800d76a:	4619      	mov	r1, r3
 800d76c:	6878      	ldr	r0, [r7, #4]
 800d76e:	f000 fade 	bl	800dd2e <inv_icm20948_convert_matrix_to_quat_flt>
	INVN_CONVERT_FLT_TO_FXP(q, Qcb_fp, 4, 30); 
 800d772:	2300      	movs	r3, #0
 800d774:	61fb      	str	r3, [r7, #28]
 800d776:	e02d      	b.n	800d7d4 <inv_rotation_to_quaternion+0x78>
 800d778:	69fb      	ldr	r3, [r7, #28]
 800d77a:	009b      	lsls	r3, r3, #2
 800d77c:	3320      	adds	r3, #32
 800d77e:	443b      	add	r3, r7
 800d780:	3b14      	subs	r3, #20
 800d782:	edd3 7a00 	vldr	s15, [r3]
 800d786:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800d7e4 <inv_rotation_to_quaternion+0x88>
 800d78a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d78e:	69fb      	ldr	r3, [r7, #28]
 800d790:	009b      	lsls	r3, r3, #2
 800d792:	3320      	adds	r3, #32
 800d794:	443b      	add	r3, r7
 800d796:	3b14      	subs	r3, #20
 800d798:	edd3 7a00 	vldr	s15, [r3]
 800d79c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800d7a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d7a4:	db02      	blt.n	800d7ac <inv_rotation_to_quaternion+0x50>
 800d7a6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800d7aa:	e001      	b.n	800d7b0 <inv_rotation_to_quaternion+0x54>
 800d7ac:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800d7e8 <inv_rotation_to_quaternion+0x8c>
 800d7b0:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800d7b4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d7b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800d7bc:	69fb      	ldr	r3, [r7, #28]
 800d7be:	009b      	lsls	r3, r3, #2
 800d7c0:	683a      	ldr	r2, [r7, #0]
 800d7c2:	4413      	add	r3, r2
 800d7c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d7c8:	ee17 2a90 	vmov	r2, s15
 800d7cc:	601a      	str	r2, [r3, #0]
 800d7ce:	69fb      	ldr	r3, [r7, #28]
 800d7d0:	3301      	adds	r3, #1
 800d7d2:	61fb      	str	r3, [r7, #28]
 800d7d4:	69fb      	ldr	r3, [r7, #28]
 800d7d6:	2b03      	cmp	r3, #3
 800d7d8:	ddce      	ble.n	800d778 <inv_rotation_to_quaternion+0x1c>
}
 800d7da:	bf00      	nop
 800d7dc:	bf00      	nop
 800d7de:	3720      	adds	r7, #32
 800d7e0:	46bd      	mov	sp, r7
 800d7e2:	bd80      	pop	{r7, pc}
 800d7e4:	4e800000 	.word	0x4e800000
 800d7e8:	00000000 	.word	0x00000000

0800d7ec <inv_icm20948_set_chip_to_body_axis_quaternion>:

void inv_icm20948_set_chip_to_body_axis_quaternion(struct inv_icm20948 * s, signed char *accel_gyro_matrix, float angle)
{
 800d7ec:	b580      	push	{r7, lr}
 800d7ee:	b09a      	sub	sp, #104	; 0x68
 800d7f0:	af00      	add	r7, sp, #0
 800d7f2:	60f8      	str	r0, [r7, #12]
 800d7f4:	60b9      	str	r1, [r7, #8]
 800d7f6:	ed87 0a01 	vstr	s0, [r7, #4]
    int i;
    float rot[9];
    long qcb[4],q_all[4];
    long q_adjust[4];
    for (i=0; i<9; i++) {
 800d7fa:	2300      	movs	r3, #0
 800d7fc:	667b      	str	r3, [r7, #100]	; 0x64
 800d7fe:	e012      	b.n	800d826 <inv_icm20948_set_chip_to_body_axis_quaternion+0x3a>
        rot[i] = (float)accel_gyro_matrix[i];
 800d800:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d802:	68ba      	ldr	r2, [r7, #8]
 800d804:	4413      	add	r3, r2
 800d806:	f993 3000 	ldrsb.w	r3, [r3]
 800d80a:	ee07 3a90 	vmov	s15, r3
 800d80e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d812:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d814:	009b      	lsls	r3, r3, #2
 800d816:	3368      	adds	r3, #104	; 0x68
 800d818:	443b      	add	r3, r7
 800d81a:	3b28      	subs	r3, #40	; 0x28
 800d81c:	edc3 7a00 	vstr	s15, [r3]
    for (i=0; i<9; i++) {
 800d820:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d822:	3301      	adds	r3, #1
 800d824:	667b      	str	r3, [r7, #100]	; 0x64
 800d826:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d828:	2b08      	cmp	r3, #8
 800d82a:	dde9      	ble.n	800d800 <inv_icm20948_set_chip_to_body_axis_quaternion+0x14>
    }
    // Convert Chip to Body transformation matrix to quaternion
    // inv_icm20948_convert_matrix_to_quat_fxp(rot, qcb);
	inv_rotation_to_quaternion(rot, qcb);
 800d82c:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800d830:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800d834:	4611      	mov	r1, r2
 800d836:	4618      	mov	r0, r3
 800d838:	f7ff ff90 	bl	800d75c <inv_rotation_to_quaternion>
	
    // The quaterion generated is the inverse, take the inverse again.
    qcb[1] = -qcb[1];
 800d83c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d83e:	425b      	negs	r3, r3
 800d840:	637b      	str	r3, [r7, #52]	; 0x34
    qcb[2] = -qcb[2];
 800d842:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d844:	425b      	negs	r3, r3
 800d846:	63bb      	str	r3, [r7, #56]	; 0x38
    qcb[3] = -qcb[3];
 800d848:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d84a:	425b      	negs	r3, r3
 800d84c:	63fb      	str	r3, [r7, #60]	; 0x3c

    // Now rotate by angle, negate angle to rotate other way
    q_adjust[0] = (long)((1L<<30) * cosf(-angle*(float)M_PI/180.f/2.f));
 800d84e:	edd7 7a01 	vldr	s15, [r7, #4]
 800d852:	eef1 7a67 	vneg.f32	s15, s15
 800d856:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800d8f8 <inv_icm20948_set_chip_to_body_axis_quaternion+0x10c>
 800d85a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d85e:	eddf 6a27 	vldr	s13, [pc, #156]	; 800d8fc <inv_icm20948_set_chip_to_body_axis_quaternion+0x110>
 800d862:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d866:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800d86a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800d86e:	eeb0 0a47 	vmov.f32	s0, s14
 800d872:	f00d ff1f 	bl	801b6b4 <cosf>
 800d876:	eef0 7a40 	vmov.f32	s15, s0
 800d87a:	ed9f 7a21 	vldr	s14, [pc, #132]	; 800d900 <inv_icm20948_set_chip_to_body_axis_quaternion+0x114>
 800d87e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d882:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d886:	ee17 3a90 	vmov	r3, s15
 800d88a:	613b      	str	r3, [r7, #16]
    q_adjust[1] = 0;
 800d88c:	2300      	movs	r3, #0
 800d88e:	617b      	str	r3, [r7, #20]
    q_adjust[2] = (long)((1L<<30)*sinf(-angle*(float)M_PI/180.f/2.f));
 800d890:	edd7 7a01 	vldr	s15, [r7, #4]
 800d894:	eef1 7a67 	vneg.f32	s15, s15
 800d898:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800d8f8 <inv_icm20948_set_chip_to_body_axis_quaternion+0x10c>
 800d89c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800d8a0:	eddf 6a16 	vldr	s13, [pc, #88]	; 800d8fc <inv_icm20948_set_chip_to_body_axis_quaternion+0x110>
 800d8a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800d8a8:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800d8ac:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800d8b0:	eeb0 0a47 	vmov.f32	s0, s14
 800d8b4:	f00d ff42 	bl	801b73c <sinf>
 800d8b8:	eef0 7a40 	vmov.f32	s15, s0
 800d8bc:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800d900 <inv_icm20948_set_chip_to_body_axis_quaternion+0x114>
 800d8c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800d8c4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d8c8:	ee17 3a90 	vmov	r3, s15
 800d8cc:	61bb      	str	r3, [r7, #24]
    q_adjust[3] = 0;
 800d8ce:	2300      	movs	r3, #0
 800d8d0:	61fb      	str	r3, [r7, #28]
    invn_convert_quat_mult_fxp(q_adjust, qcb, q_all);
 800d8d2:	f107 0220 	add.w	r2, r7, #32
 800d8d6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800d8da:	f107 0310 	add.w	r3, r7, #16
 800d8de:	4618      	mov	r0, r3
 800d8e0:	f7ff fcb8 	bl	800d254 <invn_convert_quat_mult_fxp>
    inv_icm20948_set_chip_to_body(s, q_all);
 800d8e4:	f107 0320 	add.w	r3, r7, #32
 800d8e8:	4619      	mov	r1, r3
 800d8ea:	68f8      	ldr	r0, [r7, #12]
 800d8ec:	f7ff fe9c 	bl	800d628 <inv_icm20948_set_chip_to_body>
}
 800d8f0:	bf00      	nop
 800d8f2:	3768      	adds	r7, #104	; 0x68
 800d8f4:	46bd      	mov	sp, r7
 800d8f6:	bd80      	pop	{r7, pc}
 800d8f8:	40490fdb 	.word	0x40490fdb
 800d8fc:	43340000 	.word	0x43340000
 800d900:	4e800000 	.word	0x4e800000

0800d904 <inv_icm20948_convert_dmp3_to_body>:

void inv_icm20948_convert_dmp3_to_body(struct inv_icm20948 * s, const long *vec3, float scale, float *values)
{
 800d904:	b580      	push	{r7, lr}
 800d906:	b088      	sub	sp, #32
 800d908:	af00      	add	r7, sp, #0
 800d90a:	60f8      	str	r0, [r7, #12]
 800d90c:	60b9      	str	r1, [r7, #8]
 800d90e:	ed87 0a01 	vstr	s0, [r7, #4]
 800d912:	603a      	str	r2, [r7, #0]
    long out[3];
    inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, vec3, out);
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	33a8      	adds	r3, #168	; 0xa8
 800d918:	f107 0214 	add.w	r2, r7, #20
 800d91c:	68b9      	ldr	r1, [r7, #8]
 800d91e:	4618      	mov	r0, r3
 800d920:	f7ff fe4f 	bl	800d5c2 <inv_icm20948_convert_quat_rotate_fxp>
    values[0] = out[0] * scale;
 800d924:	697b      	ldr	r3, [r7, #20]
 800d926:	ee07 3a90 	vmov	s15, r3
 800d92a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d92e:	edd7 7a01 	vldr	s15, [r7, #4]
 800d932:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d936:	683b      	ldr	r3, [r7, #0]
 800d938:	edc3 7a00 	vstr	s15, [r3]
    values[1] = out[1] * scale;
 800d93c:	69bb      	ldr	r3, [r7, #24]
 800d93e:	ee07 3a90 	vmov	s15, r3
 800d942:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d946:	683b      	ldr	r3, [r7, #0]
 800d948:	3304      	adds	r3, #4
 800d94a:	edd7 7a01 	vldr	s15, [r7, #4]
 800d94e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d952:	edc3 7a00 	vstr	s15, [r3]
    values[2] = out[2] * scale;
 800d956:	69fb      	ldr	r3, [r7, #28]
 800d958:	ee07 3a90 	vmov	s15, r3
 800d95c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800d960:	683b      	ldr	r3, [r7, #0]
 800d962:	3308      	adds	r3, #8
 800d964:	edd7 7a01 	vldr	s15, [r7, #4]
 800d968:	ee67 7a27 	vmul.f32	s15, s14, s15
 800d96c:	edc3 7a00 	vstr	s15, [r3]
}
 800d970:	bf00      	nop
 800d972:	3720      	adds	r7, #32
 800d974:	46bd      	mov	sp, r7
 800d976:	bd80      	pop	{r7, pc}

0800d978 <inv_icm20948_convert_mult_q30_fxp>:
    rad_val = deg_val*(float)M_PI / 180.f;
	return rad_val;
}

long inv_icm20948_convert_mult_q30_fxp(long a_q30, long b_q30)
{
 800d978:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 800d97c:	b087      	sub	sp, #28
 800d97e:	af00      	add	r7, sp, #0
 800d980:	6078      	str	r0, [r7, #4]
 800d982:	6039      	str	r1, [r7, #0]
	long long temp;
	long result;
	temp = (long long)a_q30 * b_q30;
 800d984:	6879      	ldr	r1, [r7, #4]
 800d986:	17c8      	asrs	r0, r1, #31
 800d988:	4688      	mov	r8, r1
 800d98a:	4681      	mov	r9, r0
 800d98c:	6839      	ldr	r1, [r7, #0]
 800d98e:	17c8      	asrs	r0, r1, #31
 800d990:	460c      	mov	r4, r1
 800d992:	4605      	mov	r5, r0
 800d994:	fb04 f009 	mul.w	r0, r4, r9
 800d998:	fb08 f105 	mul.w	r1, r8, r5
 800d99c:	4401      	add	r1, r0
 800d99e:	fba8 2304 	umull	r2, r3, r8, r4
 800d9a2:	4419      	add	r1, r3
 800d9a4:	460b      	mov	r3, r1
 800d9a6:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800d9aa:	e9c7 2304 	strd	r2, r3, [r7, #16]
	result = (long)(temp >> 30);
 800d9ae:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800d9b2:	f04f 0200 	mov.w	r2, #0
 800d9b6:	f04f 0300 	mov.w	r3, #0
 800d9ba:	0f82      	lsrs	r2, r0, #30
 800d9bc:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 800d9c0:	178b      	asrs	r3, r1, #30
 800d9c2:	4613      	mov	r3, r2
 800d9c4:	60fb      	str	r3, [r7, #12]
	return result;
 800d9c6:	68fb      	ldr	r3, [r7, #12]
}
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	371c      	adds	r7, #28
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 800d9d2:	4770      	bx	lr

0800d9d4 <inv_icm20948_convert_compute_scalar_part_fxp>:

int inv_icm20948_convert_compute_scalar_part_fxp(const long * inQuat_q30, long* outQuat_q30)
{
 800d9d4:	b590      	push	{r4, r7, lr}
 800d9d6:	b085      	sub	sp, #20
 800d9d8:	af00      	add	r7, sp, #0
 800d9da:	6078      	str	r0, [r7, #4]
 800d9dc:	6039      	str	r1, [r7, #0]
    long scalarPart = 0;
 800d9de:	2300      	movs	r3, #0
 800d9e0:	60fb      	str	r3, [r7, #12]

    scalarPart = inv_icm20948_convert_fast_sqrt_fxp((1L<<30) - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[0], inQuat_q30[0])
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	681a      	ldr	r2, [r3, #0]
 800d9e6:	687b      	ldr	r3, [r7, #4]
 800d9e8:	681b      	ldr	r3, [r3, #0]
 800d9ea:	4619      	mov	r1, r3
 800d9ec:	4610      	mov	r0, r2
 800d9ee:	f7ff ffc3 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800d9f2:	4603      	mov	r3, r0
 800d9f4:	f1c3 4480 	rsb	r4, r3, #1073741824	; 0x40000000
                                        - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[1], inQuat_q30[1])
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	3304      	adds	r3, #4
 800d9fc:	681a      	ldr	r2, [r3, #0]
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	3304      	adds	r3, #4
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	4619      	mov	r1, r3
 800da06:	4610      	mov	r0, r2
 800da08:	f7ff ffb6 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800da0c:	4603      	mov	r3, r0
 800da0e:	1ae4      	subs	r4, r4, r3
                                        - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[2], inQuat_q30[2]) );
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	3308      	adds	r3, #8
 800da14:	681a      	ldr	r2, [r3, #0]
 800da16:	687b      	ldr	r3, [r7, #4]
 800da18:	3308      	adds	r3, #8
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	4619      	mov	r1, r3
 800da1e:	4610      	mov	r0, r2
 800da20:	f7ff ffaa 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800da24:	4603      	mov	r3, r0
    scalarPart = inv_icm20948_convert_fast_sqrt_fxp((1L<<30) - inv_icm20948_convert_mult_q30_fxp(inQuat_q30[0], inQuat_q30[0])
 800da26:	1ae3      	subs	r3, r4, r3
 800da28:	4618      	mov	r0, r3
 800da2a:	f000 f819 	bl	800da60 <inv_icm20948_convert_fast_sqrt_fxp>
 800da2e:	60f8      	str	r0, [r7, #12]
    outQuat_q30[0] = scalarPart;
 800da30:	683b      	ldr	r3, [r7, #0]
 800da32:	68fa      	ldr	r2, [r7, #12]
 800da34:	601a      	str	r2, [r3, #0]
    outQuat_q30[1] = inQuat_q30[0];
 800da36:	683b      	ldr	r3, [r7, #0]
 800da38:	3304      	adds	r3, #4
 800da3a:	687a      	ldr	r2, [r7, #4]
 800da3c:	6812      	ldr	r2, [r2, #0]
 800da3e:	601a      	str	r2, [r3, #0]
    outQuat_q30[2] = inQuat_q30[1];
 800da40:	683b      	ldr	r3, [r7, #0]
 800da42:	3308      	adds	r3, #8
 800da44:	687a      	ldr	r2, [r7, #4]
 800da46:	6852      	ldr	r2, [r2, #4]
 800da48:	601a      	str	r2, [r3, #0]
    outQuat_q30[3] = inQuat_q30[2];
 800da4a:	683b      	ldr	r3, [r7, #0]
 800da4c:	330c      	adds	r3, #12
 800da4e:	687a      	ldr	r2, [r7, #4]
 800da50:	6892      	ldr	r2, [r2, #8]
 800da52:	601a      	str	r2, [r3, #0]

    return 0;
 800da54:	2300      	movs	r3, #0
}
 800da56:	4618      	mov	r0, r3
 800da58:	3714      	adds	r7, #20
 800da5a:	46bd      	mov	sp, r7
 800da5c:	bd90      	pop	{r4, r7, pc}
	...

0800da60 <inv_icm20948_convert_fast_sqrt_fxp>:

long inv_icm20948_convert_fast_sqrt_fxp(long x0_q30)
{
 800da60:	b590      	push	{r4, r7, lr}
 800da62:	b08b      	sub	sp, #44	; 0x2c
 800da64:	af00      	add	r7, sp, #0
 800da66:	6078      	str	r0, [r7, #4]
	long sqrt2, oneoversqrt2, one_pt5;
	long xx, cc;
	int pow2, sq2scale, nr_iters;

	// Return if input is zero. Negative should really error out. 
	if (x0_q30 <= 0L) {
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	dc01      	bgt.n	800da72 <inv_icm20948_convert_fast_sqrt_fxp+0x12>
		return 0L;
 800da6e:	2300      	movs	r3, #0
 800da70:	e080      	b.n	800db74 <inv_icm20948_convert_fast_sqrt_fxp+0x114>
	}

	sqrt2 =1518500250L;
 800da72:	4b42      	ldr	r3, [pc, #264]	; (800db7c <inv_icm20948_convert_fast_sqrt_fxp+0x11c>)
 800da74:	61fb      	str	r3, [r7, #28]
	oneoversqrt2=759250125L;
 800da76:	4b42      	ldr	r3, [pc, #264]	; (800db80 <inv_icm20948_convert_fast_sqrt_fxp+0x120>)
 800da78:	61bb      	str	r3, [r7, #24]
	one_pt5=1610612736L;
 800da7a:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 800da7e:	617b      	str	r3, [r7, #20]

	nr_iters = inv_icm20948_convert_test_limits_and_scale_fxp(&x0_q30, &pow2);
 800da80:	f107 0208 	add.w	r2, r7, #8
 800da84:	1d3b      	adds	r3, r7, #4
 800da86:	4611      	mov	r1, r2
 800da88:	4618      	mov	r0, r3
 800da8a:	f000 f87b 	bl	800db84 <inv_icm20948_convert_test_limits_and_scale_fxp>
 800da8e:	6138      	str	r0, [r7, #16]
	
	sq2scale = 0;
 800da90:	2300      	movs	r3, #0
 800da92:	623b      	str	r3, [r7, #32]
	if (pow2 > 0) 
 800da94:	68bb      	ldr	r3, [r7, #8]
 800da96:	2b00      	cmp	r3, #0
 800da98:	dd06      	ble.n	800daa8 <inv_icm20948_convert_fast_sqrt_fxp+0x48>
		sq2scale=pow2%2;  // Find remainder. Is it even or odd?
 800da9a:	68bb      	ldr	r3, [r7, #8]
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	f003 0301 	and.w	r3, r3, #1
 800daa2:	bfb8      	it	lt
 800daa4:	425b      	neglt	r3, r3
 800daa6:	623b      	str	r3, [r7, #32]
	pow2 = pow2-sq2scale; // Now pow2 is even. Note we are adding because result is scaled with sqrt(2)
 800daa8:	68ba      	ldr	r2, [r7, #8]
 800daaa:	6a3b      	ldr	r3, [r7, #32]
 800daac:	1ad3      	subs	r3, r2, r3
 800daae:	60bb      	str	r3, [r7, #8]

	// Sqrt 1st NR iteration
	cc = x0_q30 - (1L<<30);
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800dab6:	60fb      	str	r3, [r7, #12]
	xx = x0_q30 - (inv_icm20948_convert_mult_q30_fxp(x0_q30, cc)>>1);
 800dab8:	687c      	ldr	r4, [r7, #4]
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	68f9      	ldr	r1, [r7, #12]
 800dabe:	4618      	mov	r0, r3
 800dac0:	f7ff ff5a 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800dac4:	4603      	mov	r3, r0
 800dac6:	105b      	asrs	r3, r3, #1
 800dac8:	1ae3      	subs	r3, r4, r3
 800daca:	627b      	str	r3, [r7, #36]	; 0x24
 	if ( nr_iters>=2 ) {
 800dacc:	693b      	ldr	r3, [r7, #16]
 800dace:	2b01      	cmp	r3, #1
 800dad0:	dd34      	ble.n	800db3c <inv_icm20948_convert_fast_sqrt_fxp+0xdc>
		// Sqrt second NR iteration
		// cc = cc*cc*(cc-3)/4; = cc*cc*(cc/2 - 3/2)/2;
		// cc = ( cc*cc*((cc>>1) - onePt5) ) >> 1
		cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	105a      	asrs	r2, r3, #1
 800dad6:	697b      	ldr	r3, [r7, #20]
 800dad8:	1ad3      	subs	r3, r2, r3
 800dada:	4619      	mov	r1, r3
 800dadc:	68f8      	ldr	r0, [r7, #12]
 800dade:	f7ff ff4b 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800dae2:	4603      	mov	r3, r0
 800dae4:	4619      	mov	r1, r3
 800dae6:	68f8      	ldr	r0, [r7, #12]
 800dae8:	f7ff ff46 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800daec:	4603      	mov	r3, r0
 800daee:	105b      	asrs	r3, r3, #1
 800daf0:	60fb      	str	r3, [r7, #12]
		xx = xx - (inv_icm20948_convert_mult_q30_fxp(xx, cc)>>1);
 800daf2:	68f9      	ldr	r1, [r7, #12]
 800daf4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800daf6:	f7ff ff3f 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800dafa:	4603      	mov	r3, r0
 800dafc:	105b      	asrs	r3, r3, #1
 800dafe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800db00:	1ad3      	subs	r3, r2, r3
 800db02:	627b      	str	r3, [r7, #36]	; 0x24
		if ( nr_iters==3 ) {
 800db04:	693b      	ldr	r3, [r7, #16]
 800db06:	2b03      	cmp	r3, #3
 800db08:	d118      	bne.n	800db3c <inv_icm20948_convert_fast_sqrt_fxp+0xdc>
			// Sqrt third NR iteration
			cc = inv_icm20948_convert_mult_q30_fxp( cc, inv_icm20948_convert_mult_q30_fxp(cc, (cc>>1) - one_pt5) ) >> 1;
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	105a      	asrs	r2, r3, #1
 800db0e:	697b      	ldr	r3, [r7, #20]
 800db10:	1ad3      	subs	r3, r2, r3
 800db12:	4619      	mov	r1, r3
 800db14:	68f8      	ldr	r0, [r7, #12]
 800db16:	f7ff ff2f 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800db1a:	4603      	mov	r3, r0
 800db1c:	4619      	mov	r1, r3
 800db1e:	68f8      	ldr	r0, [r7, #12]
 800db20:	f7ff ff2a 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800db24:	4603      	mov	r3, r0
 800db26:	105b      	asrs	r3, r3, #1
 800db28:	60fb      	str	r3, [r7, #12]
			xx = xx - (inv_icm20948_convert_mult_q30_fxp(xx, cc)>>1);
 800db2a:	68f9      	ldr	r1, [r7, #12]
 800db2c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800db2e:	f7ff ff23 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800db32:	4603      	mov	r3, r0
 800db34:	105b      	asrs	r3, r3, #1
 800db36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800db38:	1ad3      	subs	r3, r2, r3
 800db3a:	627b      	str	r3, [r7, #36]	; 0x24
		}
	}
	if (sq2scale)
 800db3c:	6a3b      	ldr	r3, [r7, #32]
 800db3e:	2b00      	cmp	r3, #0
 800db40:	d004      	beq.n	800db4c <inv_icm20948_convert_fast_sqrt_fxp+0xec>
		xx = inv_icm20948_convert_mult_q30_fxp(xx,oneoversqrt2);
 800db42:	69b9      	ldr	r1, [r7, #24]
 800db44:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800db46:	f7ff ff17 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800db4a:	6278      	str	r0, [r7, #36]	; 0x24
	// Scale the number with the half of the power of 2 scaling
	if (pow2>0)
 800db4c:	68bb      	ldr	r3, [r7, #8]
 800db4e:	2b00      	cmp	r3, #0
 800db50:	dd06      	ble.n	800db60 <inv_icm20948_convert_fast_sqrt_fxp+0x100>
		xx = (xx >> (pow2>>1)); 
 800db52:	68bb      	ldr	r3, [r7, #8]
 800db54:	105b      	asrs	r3, r3, #1
 800db56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800db58:	fa42 f303 	asr.w	r3, r2, r3
 800db5c:	627b      	str	r3, [r7, #36]	; 0x24
 800db5e:	e008      	b.n	800db72 <inv_icm20948_convert_fast_sqrt_fxp+0x112>
	else if (pow2 == -1)
 800db60:	68bb      	ldr	r3, [r7, #8]
 800db62:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db66:	d104      	bne.n	800db72 <inv_icm20948_convert_fast_sqrt_fxp+0x112>
		xx = inv_icm20948_convert_mult_q30_fxp(xx,sqrt2);
 800db68:	69f9      	ldr	r1, [r7, #28]
 800db6a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800db6c:	f7ff ff04 	bl	800d978 <inv_icm20948_convert_mult_q30_fxp>
 800db70:	6278      	str	r0, [r7, #36]	; 0x24
	return xx;
 800db72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800db74:	4618      	mov	r0, r3
 800db76:	372c      	adds	r7, #44	; 0x2c
 800db78:	46bd      	mov	sp, r7
 800db7a:	bd90      	pop	{r4, r7, pc}
 800db7c:	5a82799a 	.word	0x5a82799a
 800db80:	2d413ccd 	.word	0x2d413ccd

0800db84 <inv_icm20948_convert_test_limits_and_scale_fxp>:

int inv_icm20948_convert_test_limits_and_scale_fxp(long *x0_q30, int *pow)
{
 800db84:	b580      	push	{r7, lr}
 800db86:	b088      	sub	sp, #32
 800db88:	af00      	add	r7, sp, #0
 800db8a:	6078      	str	r0, [r7, #4]
 800db8c:	6039      	str	r1, [r7, #0]
    long lowerlimit, upperlimit, oneiterlothr, oneiterhithr, zeroiterlothr, zeroiterhithr;

    // Lower Limit: ll = int32(log(2)*2^30);
    lowerlimit = 744261118L;
 800db8e:	4b33      	ldr	r3, [pc, #204]	; (800dc5c <inv_icm20948_convert_test_limits_and_scale_fxp+0xd8>)
 800db90:	61fb      	str	r3, [r7, #28]
    //Upper Limit ul = int32(log(4)*2^30);
    upperlimit = 1488522236L;
 800db92:	4b33      	ldr	r3, [pc, #204]	; (800dc60 <inv_icm20948_convert_test_limits_and_scale_fxp+0xdc>)
 800db94:	61bb      	str	r3, [r7, #24]
    //  int32(0.9*2^30)
    oneiterlothr = 966367642L;
 800db96:	4b33      	ldr	r3, [pc, #204]	; (800dc64 <inv_icm20948_convert_test_limits_and_scale_fxp+0xe0>)
 800db98:	617b      	str	r3, [r7, #20]
    // int32(1.1*2^30)
    oneiterhithr = 1181116006L;
 800db9a:	4b33      	ldr	r3, [pc, #204]	; (800dc68 <inv_icm20948_convert_test_limits_and_scale_fxp+0xe4>)
 800db9c:	613b      	str	r3, [r7, #16]
    // int32(0.99*2^30)
    zeroiterlothr=1063004406L;
 800db9e:	4b33      	ldr	r3, [pc, #204]	; (800dc6c <inv_icm20948_convert_test_limits_and_scale_fxp+0xe8>)
 800dba0:	60fb      	str	r3, [r7, #12]
    //int32(1.01*2^30)
    zeroiterhithr=1084479242L;
 800dba2:	4b33      	ldr	r3, [pc, #204]	; (800dc70 <inv_icm20948_convert_test_limits_and_scale_fxp+0xec>)
 800dba4:	60bb      	str	r3, [r7, #8]

    // Scale number such that Newton Raphson iteration works best:
    // Find the power of two scaling that leaves the number in the optimal range,
    // ll <= number <= ul. Note odd powers have special scaling further below
	if (*x0_q30 > upperlimit) {
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	69ba      	ldr	r2, [r7, #24]
 800dbac:	429a      	cmp	r2, r3
 800dbae:	da09      	bge.n	800dbc4 <inv_icm20948_convert_test_limits_and_scale_fxp+0x40>
		// Halving the number will push it in the optimal range since largest value is 2
		*x0_q30 = *x0_q30>>1;
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	105a      	asrs	r2, r3, #1
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	601a      	str	r2, [r3, #0]
		*pow=-1;
 800dbba:	683b      	ldr	r3, [r7, #0]
 800dbbc:	f04f 32ff 	mov.w	r2, #4294967295
 800dbc0:	601a      	str	r2, [r3, #0]
 800dbc2:	e02e      	b.n	800dc22 <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
	} else if (*x0_q30 < lowerlimit) {
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	681b      	ldr	r3, [r3, #0]
 800dbc8:	69fa      	ldr	r2, [r7, #28]
 800dbca:	429a      	cmp	r2, r3
 800dbcc:	dd26      	ble.n	800dc1c <inv_icm20948_convert_test_limits_and_scale_fxp+0x98>
		// Find position of highest bit, counting from left, and scale number 
		*pow=inv_icm20948_convert_get_highest_bit_position((uint32_t*)x0_q30);
 800dbce:	6878      	ldr	r0, [r7, #4]
 800dbd0:	f000 f850 	bl	800dc74 <inv_icm20948_convert_get_highest_bit_position>
 800dbd4:	4603      	mov	r3, r0
 800dbd6:	461a      	mov	r2, r3
 800dbd8:	683b      	ldr	r3, [r7, #0]
 800dbda:	601a      	str	r2, [r3, #0]
		if (*x0_q30 >= upperlimit) {
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	69ba      	ldr	r2, [r7, #24]
 800dbe2:	429a      	cmp	r2, r3
 800dbe4:	dc0a      	bgt.n	800dbfc <inv_icm20948_convert_test_limits_and_scale_fxp+0x78>
			// Halving the number will push it in the optimal range
			*x0_q30 = *x0_q30>>1;
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	105a      	asrs	r2, r3, #1
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	601a      	str	r2, [r3, #0]
			*pow=*pow-1;
 800dbf0:	683b      	ldr	r3, [r7, #0]
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	1e5a      	subs	r2, r3, #1
 800dbf6:	683b      	ldr	r3, [r7, #0]
 800dbf8:	601a      	str	r2, [r3, #0]
 800dbfa:	e012      	b.n	800dc22 <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
		}
		else if (*x0_q30 < lowerlimit) {
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	681b      	ldr	r3, [r3, #0]
 800dc00:	69fa      	ldr	r2, [r7, #28]
 800dc02:	429a      	cmp	r2, r3
 800dc04:	dd0d      	ble.n	800dc22 <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
			// Doubling the number will push it in the optimal range
			*x0_q30 = *x0_q30<<1;
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	005a      	lsls	r2, r3, #1
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	601a      	str	r2, [r3, #0]
			*pow=*pow+1;
 800dc10:	683b      	ldr	r3, [r7, #0]
 800dc12:	681b      	ldr	r3, [r3, #0]
 800dc14:	1c5a      	adds	r2, r3, #1
 800dc16:	683b      	ldr	r3, [r7, #0]
 800dc18:	601a      	str	r2, [r3, #0]
 800dc1a:	e002      	b.n	800dc22 <inv_icm20948_convert_test_limits_and_scale_fxp+0x9e>
		}
	} else {
		*pow = 0;
 800dc1c:	683b      	ldr	r3, [r7, #0]
 800dc1e:	2200      	movs	r2, #0
 800dc20:	601a      	str	r2, [r3, #0]
	}
    
    if ( *x0_q30<oneiterlothr || *x0_q30>oneiterhithr )
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	681b      	ldr	r3, [r3, #0]
 800dc26:	697a      	ldr	r2, [r7, #20]
 800dc28:	429a      	cmp	r2, r3
 800dc2a:	dc04      	bgt.n	800dc36 <inv_icm20948_convert_test_limits_and_scale_fxp+0xb2>
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	693a      	ldr	r2, [r7, #16]
 800dc32:	429a      	cmp	r2, r3
 800dc34:	da01      	bge.n	800dc3a <inv_icm20948_convert_test_limits_and_scale_fxp+0xb6>
        return 3; // 3 NR iterations
 800dc36:	2303      	movs	r3, #3
 800dc38:	e00c      	b.n	800dc54 <inv_icm20948_convert_test_limits_and_scale_fxp+0xd0>
    if ( *x0_q30<zeroiterlothr || *x0_q30>zeroiterhithr )
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	681b      	ldr	r3, [r3, #0]
 800dc3e:	68fa      	ldr	r2, [r7, #12]
 800dc40:	429a      	cmp	r2, r3
 800dc42:	dc04      	bgt.n	800dc4e <inv_icm20948_convert_test_limits_and_scale_fxp+0xca>
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	68ba      	ldr	r2, [r7, #8]
 800dc4a:	429a      	cmp	r2, r3
 800dc4c:	da01      	bge.n	800dc52 <inv_icm20948_convert_test_limits_and_scale_fxp+0xce>
        return 2; // 2 NR iteration
 800dc4e:	2302      	movs	r3, #2
 800dc50:	e000      	b.n	800dc54 <inv_icm20948_convert_test_limits_and_scale_fxp+0xd0>

    return 1; // 1 NR iteration
 800dc52:	2301      	movs	r3, #1
}
 800dc54:	4618      	mov	r0, r3
 800dc56:	3720      	adds	r7, #32
 800dc58:	46bd      	mov	sp, r7
 800dc5a:	bd80      	pop	{r7, pc}
 800dc5c:	2c5c85fe 	.word	0x2c5c85fe
 800dc60:	58b90bfc 	.word	0x58b90bfc
 800dc64:	3999999a 	.word	0x3999999a
 800dc68:	46666666 	.word	0x46666666
 800dc6c:	3f5c28f6 	.word	0x3f5c28f6
 800dc70:	40a3d70a 	.word	0x40a3d70a

0800dc74 <inv_icm20948_convert_get_highest_bit_position>:
* @return highest bit position.
* \note This function performs the log2 of an interger as well. 
* \ingroup binary
**/
int16_t inv_icm20948_convert_get_highest_bit_position(uint32_t *value)
{
 800dc74:	b480      	push	{r7}
 800dc76:	b085      	sub	sp, #20
 800dc78:	af00      	add	r7, sp, #0
 800dc7a:	6078      	str	r0, [r7, #4]
    int16_t position;
    position = 0;
 800dc7c:	2300      	movs	r3, #0
 800dc7e:	81fb      	strh	r3, [r7, #14]
    if (*value == 0) return 0;
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d101      	bne.n	800dc8c <inv_icm20948_convert_get_highest_bit_position+0x18>
 800dc88:	2300      	movs	r3, #0
 800dc8a:	e04a      	b.n	800dd22 <inv_icm20948_convert_get_highest_bit_position+0xae>

    if ((*value & 0xFFFF0000) == 0) {
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	0c1b      	lsrs	r3, r3, #16
 800dc92:	041b      	lsls	r3, r3, #16
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d108      	bne.n	800dcaa <inv_icm20948_convert_get_highest_bit_position+0x36>
        position += 16;
 800dc98:	89fb      	ldrh	r3, [r7, #14]
 800dc9a:	3310      	adds	r3, #16
 800dc9c:	b29b      	uxth	r3, r3
 800dc9e:	81fb      	strh	r3, [r7, #14]
        *value=*value<<16;
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	041a      	lsls	r2, r3, #16
 800dca6:	687b      	ldr	r3, [r7, #4]
 800dca8:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xFF000000) == 0) {
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	681b      	ldr	r3, [r3, #0]
 800dcae:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d108      	bne.n	800dcc8 <inv_icm20948_convert_get_highest_bit_position+0x54>
        position += 8;
 800dcb6:	89fb      	ldrh	r3, [r7, #14]
 800dcb8:	3308      	adds	r3, #8
 800dcba:	b29b      	uxth	r3, r3
 800dcbc:	81fb      	strh	r3, [r7, #14]
        *value=*value<<8;
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	021a      	lsls	r2, r3, #8
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xF0000000) == 0) {
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	681b      	ldr	r3, [r3, #0]
 800dccc:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800dcd0:	2b00      	cmp	r3, #0
 800dcd2:	d108      	bne.n	800dce6 <inv_icm20948_convert_get_highest_bit_position+0x72>
        position += 4;
 800dcd4:	89fb      	ldrh	r3, [r7, #14]
 800dcd6:	3304      	adds	r3, #4
 800dcd8:	b29b      	uxth	r3, r3
 800dcda:	81fb      	strh	r3, [r7, #14]
        *value=*value<<4;
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	011a      	lsls	r2, r3, #4
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	601a      	str	r2, [r3, #0]
    }
    if ((*value & 0xC0000000) == 0) {
 800dce6:	687b      	ldr	r3, [r7, #4]
 800dce8:	681b      	ldr	r3, [r3, #0]
 800dcea:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	d108      	bne.n	800dd04 <inv_icm20948_convert_get_highest_bit_position+0x90>
        position += 2;
 800dcf2:	89fb      	ldrh	r3, [r7, #14]
 800dcf4:	3302      	adds	r3, #2
 800dcf6:	b29b      	uxth	r3, r3
 800dcf8:	81fb      	strh	r3, [r7, #14]
        *value=*value<<2;
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	009a      	lsls	r2, r3, #2
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	601a      	str	r2, [r3, #0]
    }

    // If we got too far into sign bit, shift back. Note we are using an
    // unsigned long here, so right shift is going to shift all the bits.
    if ((*value & 0x80000000)) { 
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	da08      	bge.n	800dd1e <inv_icm20948_convert_get_highest_bit_position+0xaa>
        position -= 1;
 800dd0c:	89fb      	ldrh	r3, [r7, #14]
 800dd0e:	3b01      	subs	r3, #1
 800dd10:	b29b      	uxth	r3, r3
 800dd12:	81fb      	strh	r3, [r7, #14]
        *value=*value>>1;
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	085a      	lsrs	r2, r3, #1
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	601a      	str	r2, [r3, #0]
    }
    return position;
 800dd1e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800dd22:	4618      	mov	r0, r3
 800dd24:	3714      	adds	r7, #20
 800dd26:	46bd      	mov	sp, r7
 800dd28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd2c:	4770      	bx	lr

0800dd2e <inv_icm20948_convert_matrix_to_quat_flt>:
        y=-y;
    return y;
}

void inv_icm20948_convert_matrix_to_quat_flt(float *R, float *q)
{
 800dd2e:	b590      	push	{r4, r7, lr}
 800dd30:	b08d      	sub	sp, #52	; 0x34
 800dd32:	af00      	add	r7, sp, #0
 800dd34:	6078      	str	r0, [r7, #4]
 800dd36:	6039      	str	r1, [r7, #0]
	float r11,r12,r13, r21,r22,r23, r31,r32,r33;

	r11 = R[0]; //assume matrix is stored row wise first, that is rot[1] is row 1, col 2
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	62fb      	str	r3, [r7, #44]	; 0x2c
	r12 = R[1];
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	685b      	ldr	r3, [r3, #4]
 800dd42:	62bb      	str	r3, [r7, #40]	; 0x28
	r13 = R[2];
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	689b      	ldr	r3, [r3, #8]
 800dd48:	627b      	str	r3, [r7, #36]	; 0x24

	r21 = R[3];
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	68db      	ldr	r3, [r3, #12]
 800dd4e:	623b      	str	r3, [r7, #32]
	r22 = R[4];
 800dd50:	687b      	ldr	r3, [r7, #4]
 800dd52:	691b      	ldr	r3, [r3, #16]
 800dd54:	61fb      	str	r3, [r7, #28]
	r23 = R[5];
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	695b      	ldr	r3, [r3, #20]
 800dd5a:	61bb      	str	r3, [r7, #24]

	r31 = R[6];
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	699b      	ldr	r3, [r3, #24]
 800dd60:	617b      	str	r3, [r7, #20]
	r32 = R[7];
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	69db      	ldr	r3, [r3, #28]
 800dd66:	613b      	str	r3, [r7, #16]
	r33 = R[8];
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	6a1b      	ldr	r3, [r3, #32]
 800dd6c:	60fb      	str	r3, [r7, #12]

	q[0] = (1.f + r11 + r22 + r33) / 4.f;
 800dd6e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800dd72:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dd76:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dd7a:	edd7 7a07 	vldr	s15, [r7, #28]
 800dd7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800dd82:	edd7 7a03 	vldr	s15, [r7, #12]
 800dd86:	ee37 7a27 	vadd.f32	s14, s14, s15
 800dd8a:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800dd8e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800dd92:	683b      	ldr	r3, [r7, #0]
 800dd94:	edc3 7a00 	vstr	s15, [r3]
	q[1] = (1.f + r11 - r22 - r33) / 4.f;
 800dd98:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800dd9c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800dda0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800dda4:	edd7 7a07 	vldr	s15, [r7, #28]
 800dda8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ddac:	edd7 7a03 	vldr	s15, [r7, #12]
 800ddb0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ddb4:	683b      	ldr	r3, [r7, #0]
 800ddb6:	3304      	adds	r3, #4
 800ddb8:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800ddbc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ddc0:	edc3 7a00 	vstr	s15, [r3]
	q[2] = (1.f - r11 + r22 - r33) / 4.f;
 800ddc4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ddc8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800ddcc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ddd0:	edd7 7a07 	vldr	s15, [r7, #28]
 800ddd4:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ddd8:	edd7 7a03 	vldr	s15, [r7, #12]
 800dddc:	ee37 7a67 	vsub.f32	s14, s14, s15
 800dde0:	683b      	ldr	r3, [r7, #0]
 800dde2:	3308      	adds	r3, #8
 800dde4:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800dde8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800ddec:	edc3 7a00 	vstr	s15, [r3]
	q[3] = (1.f - r11 - r22 + r33) / 4.f;
 800ddf0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ddf4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800ddf8:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ddfc:	edd7 7a07 	vldr	s15, [r7, #28]
 800de00:	ee37 7a67 	vsub.f32	s14, s14, s15
 800de04:	edd7 7a03 	vldr	s15, [r7, #12]
 800de08:	ee37 7a27 	vadd.f32	s14, s14, s15
 800de0c:	683b      	ldr	r3, [r7, #0]
 800de0e:	330c      	adds	r3, #12
 800de10:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800de14:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800de18:	edc3 7a00 	vstr	s15, [r3]

	if(q[0] < 0.0f) q[0] = 0.0f;
 800de1c:	683b      	ldr	r3, [r7, #0]
 800de1e:	edd3 7a00 	vldr	s15, [r3]
 800de22:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800de26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de2a:	d503      	bpl.n	800de34 <inv_icm20948_convert_matrix_to_quat_flt+0x106>
 800de2c:	683b      	ldr	r3, [r7, #0]
 800de2e:	f04f 0200 	mov.w	r2, #0
 800de32:	601a      	str	r2, [r3, #0]
	if(q[1] < 0.0f) q[1] = 0.0f;
 800de34:	683b      	ldr	r3, [r7, #0]
 800de36:	3304      	adds	r3, #4
 800de38:	edd3 7a00 	vldr	s15, [r3]
 800de3c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800de40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de44:	d504      	bpl.n	800de50 <inv_icm20948_convert_matrix_to_quat_flt+0x122>
 800de46:	683b      	ldr	r3, [r7, #0]
 800de48:	3304      	adds	r3, #4
 800de4a:	f04f 0200 	mov.w	r2, #0
 800de4e:	601a      	str	r2, [r3, #0]
	if(q[2] < 0.0f) q[2] = 0.0f;
 800de50:	683b      	ldr	r3, [r7, #0]
 800de52:	3308      	adds	r3, #8
 800de54:	edd3 7a00 	vldr	s15, [r3]
 800de58:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800de5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de60:	d504      	bpl.n	800de6c <inv_icm20948_convert_matrix_to_quat_flt+0x13e>
 800de62:	683b      	ldr	r3, [r7, #0]
 800de64:	3308      	adds	r3, #8
 800de66:	f04f 0200 	mov.w	r2, #0
 800de6a:	601a      	str	r2, [r3, #0]
	if(q[3] < 0.0f) q[3] = 0.0f;
 800de6c:	683b      	ldr	r3, [r7, #0]
 800de6e:	330c      	adds	r3, #12
 800de70:	edd3 7a00 	vldr	s15, [r3]
 800de74:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800de78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800de7c:	d504      	bpl.n	800de88 <inv_icm20948_convert_matrix_to_quat_flt+0x15a>
 800de7e:	683b      	ldr	r3, [r7, #0]
 800de80:	330c      	adds	r3, #12
 800de82:	f04f 0200 	mov.w	r2, #0
 800de86:	601a      	str	r2, [r3, #0]
	q[0] = sqrtf(q[0]);
 800de88:	683b      	ldr	r3, [r7, #0]
 800de8a:	edd3 7a00 	vldr	s15, [r3]
 800de8e:	eeb0 0a67 	vmov.f32	s0, s15
 800de92:	f00d fd0b 	bl	801b8ac <sqrtf>
 800de96:	eef0 7a40 	vmov.f32	s15, s0
 800de9a:	683b      	ldr	r3, [r7, #0]
 800de9c:	edc3 7a00 	vstr	s15, [r3]
	q[1] = sqrtf(q[1]);
 800dea0:	683b      	ldr	r3, [r7, #0]
 800dea2:	3304      	adds	r3, #4
 800dea4:	edd3 7a00 	vldr	s15, [r3]
 800dea8:	683b      	ldr	r3, [r7, #0]
 800deaa:	1d1c      	adds	r4, r3, #4
 800deac:	eeb0 0a67 	vmov.f32	s0, s15
 800deb0:	f00d fcfc 	bl	801b8ac <sqrtf>
 800deb4:	eef0 7a40 	vmov.f32	s15, s0
 800deb8:	edc4 7a00 	vstr	s15, [r4]
	q[2] = sqrtf(q[2]);
 800debc:	683b      	ldr	r3, [r7, #0]
 800debe:	3308      	adds	r3, #8
 800dec0:	edd3 7a00 	vldr	s15, [r3]
 800dec4:	683b      	ldr	r3, [r7, #0]
 800dec6:	f103 0408 	add.w	r4, r3, #8
 800deca:	eeb0 0a67 	vmov.f32	s0, s15
 800dece:	f00d fced 	bl	801b8ac <sqrtf>
 800ded2:	eef0 7a40 	vmov.f32	s15, s0
 800ded6:	edc4 7a00 	vstr	s15, [r4]
	q[3] = sqrtf(q[3]);
 800deda:	683b      	ldr	r3, [r7, #0]
 800dedc:	330c      	adds	r3, #12
 800dede:	edd3 7a00 	vldr	s15, [r3]
 800dee2:	683b      	ldr	r3, [r7, #0]
 800dee4:	f103 040c 	add.w	r4, r3, #12
 800dee8:	eeb0 0a67 	vmov.f32	s0, s15
 800deec:	f00d fcde 	bl	801b8ac <sqrtf>
 800def0:	eef0 7a40 	vmov.f32	s15, s0
 800def4:	edc4 7a00 	vstr	s15, [r4]
	q[1] =(q[1] < 0.0f) ? q[1] = 0.0f : sqrtf(q[1]);
	q[2] =(q[2] < 0.0f) ? q[2] = 0.0f : sqrtf(q[2]);
	q[3] =(q[3] < 0.0f) ? q[3] = 0.0f : sqrtf(q[3]);
	*/
	
	if(q[0] >= q[1] && q[0] >= q[2] && q[0] >= q[3]) //q[0] is max
 800def8:	683b      	ldr	r3, [r7, #0]
 800defa:	ed93 7a00 	vldr	s14, [r3]
 800defe:	683b      	ldr	r3, [r7, #0]
 800df00:	3304      	adds	r3, #4
 800df02:	edd3 7a00 	vldr	s15, [r3]
 800df06:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800df0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df0e:	db51      	blt.n	800dfb4 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
 800df10:	683b      	ldr	r3, [r7, #0]
 800df12:	ed93 7a00 	vldr	s14, [r3]
 800df16:	683b      	ldr	r3, [r7, #0]
 800df18:	3308      	adds	r3, #8
 800df1a:	edd3 7a00 	vldr	s15, [r3]
 800df1e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800df22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df26:	db45      	blt.n	800dfb4 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
 800df28:	683b      	ldr	r3, [r7, #0]
 800df2a:	ed93 7a00 	vldr	s14, [r3]
 800df2e:	683b      	ldr	r3, [r7, #0]
 800df30:	330c      	adds	r3, #12
 800df32:	edd3 7a00 	vldr	s15, [r3]
 800df36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800df3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800df3e:	db39      	blt.n	800dfb4 <inv_icm20948_convert_matrix_to_quat_flt+0x286>
	{
		 q[1] = (r23 - r32)/(4.f*q[0]);
 800df40:	ed97 7a06 	vldr	s14, [r7, #24]
 800df44:	edd7 7a04 	vldr	s15, [r7, #16]
 800df48:	ee77 6a67 	vsub.f32	s13, s14, s15
 800df4c:	683b      	ldr	r3, [r7, #0]
 800df4e:	edd3 7a00 	vldr	s15, [r3]
 800df52:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800df56:	ee27 7a87 	vmul.f32	s14, s15, s14
 800df5a:	683b      	ldr	r3, [r7, #0]
 800df5c:	3304      	adds	r3, #4
 800df5e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800df62:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r31 - r13)/(4.f*q[0]);
 800df66:	ed97 7a05 	vldr	s14, [r7, #20]
 800df6a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800df6e:	ee77 6a67 	vsub.f32	s13, s14, s15
 800df72:	683b      	ldr	r3, [r7, #0]
 800df74:	edd3 7a00 	vldr	s15, [r3]
 800df78:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800df7c:	ee27 7a87 	vmul.f32	s14, s15, s14
 800df80:	683b      	ldr	r3, [r7, #0]
 800df82:	3308      	adds	r3, #8
 800df84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800df88:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r12 - r21)/(4.f*q[0]);
 800df8c:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800df90:	edd7 7a08 	vldr	s15, [r7, #32]
 800df94:	ee77 6a67 	vsub.f32	s13, s14, s15
 800df98:	683b      	ldr	r3, [r7, #0]
 800df9a:	edd3 7a00 	vldr	s15, [r3]
 800df9e:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800dfa2:	ee27 7a87 	vmul.f32	s14, s15, s14
 800dfa6:	683b      	ldr	r3, [r7, #0]
 800dfa8:	330c      	adds	r3, #12
 800dfaa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dfae:	edc3 7a00 	vstr	s15, [r3]
 800dfb2:	e128      	b.n	800e206 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[1] >= q[0] && q[1] >= q[2] && q[1] >= q[3]) //q[1] is max
 800dfb4:	683b      	ldr	r3, [r7, #0]
 800dfb6:	3304      	adds	r3, #4
 800dfb8:	ed93 7a00 	vldr	s14, [r3]
 800dfbc:	683b      	ldr	r3, [r7, #0]
 800dfbe:	edd3 7a00 	vldr	s15, [r3]
 800dfc2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800dfc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfca:	db55      	blt.n	800e078 <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
 800dfcc:	683b      	ldr	r3, [r7, #0]
 800dfce:	3304      	adds	r3, #4
 800dfd0:	ed93 7a00 	vldr	s14, [r3]
 800dfd4:	683b      	ldr	r3, [r7, #0]
 800dfd6:	3308      	adds	r3, #8
 800dfd8:	edd3 7a00 	vldr	s15, [r3]
 800dfdc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800dfe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dfe4:	db48      	blt.n	800e078 <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
 800dfe6:	683b      	ldr	r3, [r7, #0]
 800dfe8:	3304      	adds	r3, #4
 800dfea:	ed93 7a00 	vldr	s14, [r3]
 800dfee:	683b      	ldr	r3, [r7, #0]
 800dff0:	330c      	adds	r3, #12
 800dff2:	edd3 7a00 	vldr	s15, [r3]
 800dff6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800dffa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800dffe:	db3b      	blt.n	800e078 <inv_icm20948_convert_matrix_to_quat_flt+0x34a>
	{
		 q[0] = (r23 - r32)/(4.f*q[1]);
 800e000:	ed97 7a06 	vldr	s14, [r7, #24]
 800e004:	edd7 7a04 	vldr	s15, [r7, #16]
 800e008:	ee77 6a67 	vsub.f32	s13, s14, s15
 800e00c:	683b      	ldr	r3, [r7, #0]
 800e00e:	3304      	adds	r3, #4
 800e010:	edd3 7a00 	vldr	s15, [r3]
 800e014:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800e018:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e01c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e020:	683b      	ldr	r3, [r7, #0]
 800e022:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r12 + r21)/(4.f*q[1]);
 800e026:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800e02a:	edd7 7a08 	vldr	s15, [r7, #32]
 800e02e:	ee77 6a27 	vadd.f32	s13, s14, s15
 800e032:	683b      	ldr	r3, [r7, #0]
 800e034:	3304      	adds	r3, #4
 800e036:	edd3 7a00 	vldr	s15, [r3]
 800e03a:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800e03e:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e042:	683b      	ldr	r3, [r7, #0]
 800e044:	3308      	adds	r3, #8
 800e046:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e04a:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r31 + r13)/(4.f*q[1]);
 800e04e:	ed97 7a05 	vldr	s14, [r7, #20]
 800e052:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800e056:	ee77 6a27 	vadd.f32	s13, s14, s15
 800e05a:	683b      	ldr	r3, [r7, #0]
 800e05c:	3304      	adds	r3, #4
 800e05e:	edd3 7a00 	vldr	s15, [r3]
 800e062:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800e066:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e06a:	683b      	ldr	r3, [r7, #0]
 800e06c:	330c      	adds	r3, #12
 800e06e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e072:	edc3 7a00 	vstr	s15, [r3]
 800e076:	e0c6      	b.n	800e206 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[2] >= q[0] && q[2] >= q[1] && q[2] >= q[3]) //q[2] is max
 800e078:	683b      	ldr	r3, [r7, #0]
 800e07a:	3308      	adds	r3, #8
 800e07c:	ed93 7a00 	vldr	s14, [r3]
 800e080:	683b      	ldr	r3, [r7, #0]
 800e082:	edd3 7a00 	vldr	s15, [r3]
 800e086:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e08a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e08e:	db55      	blt.n	800e13c <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
 800e090:	683b      	ldr	r3, [r7, #0]
 800e092:	3308      	adds	r3, #8
 800e094:	ed93 7a00 	vldr	s14, [r3]
 800e098:	683b      	ldr	r3, [r7, #0]
 800e09a:	3304      	adds	r3, #4
 800e09c:	edd3 7a00 	vldr	s15, [r3]
 800e0a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e0a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0a8:	db48      	blt.n	800e13c <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
 800e0aa:	683b      	ldr	r3, [r7, #0]
 800e0ac:	3308      	adds	r3, #8
 800e0ae:	ed93 7a00 	vldr	s14, [r3]
 800e0b2:	683b      	ldr	r3, [r7, #0]
 800e0b4:	330c      	adds	r3, #12
 800e0b6:	edd3 7a00 	vldr	s15, [r3]
 800e0ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e0be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0c2:	db3b      	blt.n	800e13c <inv_icm20948_convert_matrix_to_quat_flt+0x40e>
	{
		 q[0] = (r31 - r13)/(4.f*q[2]);
 800e0c4:	ed97 7a05 	vldr	s14, [r7, #20]
 800e0c8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800e0cc:	ee77 6a67 	vsub.f32	s13, s14, s15
 800e0d0:	683b      	ldr	r3, [r7, #0]
 800e0d2:	3308      	adds	r3, #8
 800e0d4:	edd3 7a00 	vldr	s15, [r3]
 800e0d8:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800e0dc:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e0e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e0e4:	683b      	ldr	r3, [r7, #0]
 800e0e6:	edc3 7a00 	vstr	s15, [r3]
		 q[1] = (r12 + r21)/(4.f*q[2]);
 800e0ea:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800e0ee:	edd7 7a08 	vldr	s15, [r7, #32]
 800e0f2:	ee77 6a27 	vadd.f32	s13, s14, s15
 800e0f6:	683b      	ldr	r3, [r7, #0]
 800e0f8:	3308      	adds	r3, #8
 800e0fa:	edd3 7a00 	vldr	s15, [r3]
 800e0fe:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800e102:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e106:	683b      	ldr	r3, [r7, #0]
 800e108:	3304      	adds	r3, #4
 800e10a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e10e:	edc3 7a00 	vstr	s15, [r3]
		 q[3] = (r23 + r32)/(4.f*q[2]);
 800e112:	ed97 7a06 	vldr	s14, [r7, #24]
 800e116:	edd7 7a04 	vldr	s15, [r7, #16]
 800e11a:	ee77 6a27 	vadd.f32	s13, s14, s15
 800e11e:	683b      	ldr	r3, [r7, #0]
 800e120:	3308      	adds	r3, #8
 800e122:	edd3 7a00 	vldr	s15, [r3]
 800e126:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800e12a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e12e:	683b      	ldr	r3, [r7, #0]
 800e130:	330c      	adds	r3, #12
 800e132:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e136:	edc3 7a00 	vstr	s15, [r3]
 800e13a:	e064      	b.n	800e206 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	}
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 800e13c:	683b      	ldr	r3, [r7, #0]
 800e13e:	330c      	adds	r3, #12
 800e140:	ed93 7a00 	vldr	s14, [r3]
 800e144:	683b      	ldr	r3, [r7, #0]
 800e146:	edd3 7a00 	vldr	s15, [r3]
 800e14a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e14e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e152:	da00      	bge.n	800e156 <inv_icm20948_convert_matrix_to_quat_flt+0x428>
	{
		 q[0] = (r12 - r21)/(4.f*q[3]);
		 q[1] = (r31 + r13)/(4.f*q[3]);
		 q[2] = (r23 + r32)/(4.f*q[3]);
	}
}
 800e154:	e057      	b.n	800e206 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 800e156:	683b      	ldr	r3, [r7, #0]
 800e158:	330c      	adds	r3, #12
 800e15a:	ed93 7a00 	vldr	s14, [r3]
 800e15e:	683b      	ldr	r3, [r7, #0]
 800e160:	3304      	adds	r3, #4
 800e162:	edd3 7a00 	vldr	s15, [r3]
 800e166:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e16a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e16e:	da00      	bge.n	800e172 <inv_icm20948_convert_matrix_to_quat_flt+0x444>
}
 800e170:	e049      	b.n	800e206 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
	else if(q[3] >= q[0] && q[3] >= q[1] && q[3] >= q[2]) //q[3] is max
 800e172:	683b      	ldr	r3, [r7, #0]
 800e174:	330c      	adds	r3, #12
 800e176:	ed93 7a00 	vldr	s14, [r3]
 800e17a:	683b      	ldr	r3, [r7, #0]
 800e17c:	3308      	adds	r3, #8
 800e17e:	edd3 7a00 	vldr	s15, [r3]
 800e182:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e186:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e18a:	da00      	bge.n	800e18e <inv_icm20948_convert_matrix_to_quat_flt+0x460>
}
 800e18c:	e03b      	b.n	800e206 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
		 q[0] = (r12 - r21)/(4.f*q[3]);
 800e18e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800e192:	edd7 7a08 	vldr	s15, [r7, #32]
 800e196:	ee77 6a67 	vsub.f32	s13, s14, s15
 800e19a:	683b      	ldr	r3, [r7, #0]
 800e19c:	330c      	adds	r3, #12
 800e19e:	edd3 7a00 	vldr	s15, [r3]
 800e1a2:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800e1a6:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e1aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e1ae:	683b      	ldr	r3, [r7, #0]
 800e1b0:	edc3 7a00 	vstr	s15, [r3]
		 q[1] = (r31 + r13)/(4.f*q[3]);
 800e1b4:	ed97 7a05 	vldr	s14, [r7, #20]
 800e1b8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800e1bc:	ee77 6a27 	vadd.f32	s13, s14, s15
 800e1c0:	683b      	ldr	r3, [r7, #0]
 800e1c2:	330c      	adds	r3, #12
 800e1c4:	edd3 7a00 	vldr	s15, [r3]
 800e1c8:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800e1cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e1d0:	683b      	ldr	r3, [r7, #0]
 800e1d2:	3304      	adds	r3, #4
 800e1d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e1d8:	edc3 7a00 	vstr	s15, [r3]
		 q[2] = (r23 + r32)/(4.f*q[3]);
 800e1dc:	ed97 7a06 	vldr	s14, [r7, #24]
 800e1e0:	edd7 7a04 	vldr	s15, [r7, #16]
 800e1e4:	ee77 6a27 	vadd.f32	s13, s14, s15
 800e1e8:	683b      	ldr	r3, [r7, #0]
 800e1ea:	330c      	adds	r3, #12
 800e1ec:	edd3 7a00 	vldr	s15, [r3]
 800e1f0:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800e1f4:	ee27 7a87 	vmul.f32	s14, s15, s14
 800e1f8:	683b      	ldr	r3, [r7, #0]
 800e1fa:	3308      	adds	r3, #8
 800e1fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800e200:	edc3 7a00 	vstr	s15, [r3]
}
 800e204:	e7ff      	b.n	800e206 <inv_icm20948_convert_matrix_to_quat_flt+0x4d8>
 800e206:	bf00      	nop
 800e208:	3734      	adds	r7, #52	; 0x34
 800e20a:	46bd      	mov	sp, r7
 800e20c:	bd90      	pop	{r4, r7, pc}

0800e20e <inv_icm20948_convert_mult_qfix_fxp>:

long inv_icm20948_convert_mult_qfix_fxp(long a, long b, unsigned char qfix)
{
 800e20e:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800e212:	b08a      	sub	sp, #40	; 0x28
 800e214:	af00      	add	r7, sp, #0
 800e216:	6178      	str	r0, [r7, #20]
 800e218:	6139      	str	r1, [r7, #16]
 800e21a:	4613      	mov	r3, r2
 800e21c:	73fb      	strb	r3, [r7, #15]
    long long temp;
    long result;
    temp = (long long)a * b;
 800e21e:	697b      	ldr	r3, [r7, #20]
 800e220:	17da      	asrs	r2, r3, #31
 800e222:	603b      	str	r3, [r7, #0]
 800e224:	607a      	str	r2, [r7, #4]
 800e226:	693b      	ldr	r3, [r7, #16]
 800e228:	17da      	asrs	r2, r3, #31
 800e22a:	469a      	mov	sl, r3
 800e22c:	4693      	mov	fp, r2
 800e22e:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e232:	460b      	mov	r3, r1
 800e234:	fb0a f203 	mul.w	r2, sl, r3
 800e238:	4603      	mov	r3, r0
 800e23a:	fb03 f30b 	mul.w	r3, r3, fp
 800e23e:	4413      	add	r3, r2
 800e240:	4602      	mov	r2, r0
 800e242:	fba2 890a 	umull	r8, r9, r2, sl
 800e246:	444b      	add	r3, r9
 800e248:	4699      	mov	r9, r3
 800e24a:	e9c7 8908 	strd	r8, r9, [r7, #32]
 800e24e:	e9c7 8908 	strd	r8, r9, [r7, #32]
    result = (long)(temp >> qfix);
 800e252:	7bf9      	ldrb	r1, [r7, #15]
 800e254:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800e258:	f1c1 0620 	rsb	r6, r1, #32
 800e25c:	f1b1 0020 	subs.w	r0, r1, #32
 800e260:	fa22 f401 	lsr.w	r4, r2, r1
 800e264:	fa03 f606 	lsl.w	r6, r3, r6
 800e268:	ea44 0406 	orr.w	r4, r4, r6
 800e26c:	d402      	bmi.n	800e274 <inv_icm20948_convert_mult_qfix_fxp+0x66>
 800e26e:	fa43 f000 	asr.w	r0, r3, r0
 800e272:	4304      	orrs	r4, r0
 800e274:	fa43 f501 	asr.w	r5, r3, r1
 800e278:	4623      	mov	r3, r4
 800e27a:	61fb      	str	r3, [r7, #28]
    return result;
 800e27c:	69fb      	ldr	r3, [r7, #28]
}
 800e27e:	4618      	mov	r0, r3
 800e280:	3728      	adds	r7, #40	; 0x28
 800e282:	46bd      	mov	sp, r7
 800e284:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800e288:	4770      	bx	lr

0800e28a <invn_convert_mult_q29_fxp>:

static long invn_convert_mult_q29_fxp(long a_q29, long b_q29)
{
 800e28a:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 800e28e:	b087      	sub	sp, #28
 800e290:	af00      	add	r7, sp, #0
 800e292:	6078      	str	r0, [r7, #4]
 800e294:	6039      	str	r1, [r7, #0]
	long long temp;
	long result;
	temp = (long long)a_q29 * b_q29;
 800e296:	6879      	ldr	r1, [r7, #4]
 800e298:	17c8      	asrs	r0, r1, #31
 800e29a:	4688      	mov	r8, r1
 800e29c:	4681      	mov	r9, r0
 800e29e:	6839      	ldr	r1, [r7, #0]
 800e2a0:	17c8      	asrs	r0, r1, #31
 800e2a2:	460c      	mov	r4, r1
 800e2a4:	4605      	mov	r5, r0
 800e2a6:	fb04 f009 	mul.w	r0, r4, r9
 800e2aa:	fb08 f105 	mul.w	r1, r8, r5
 800e2ae:	4401      	add	r1, r0
 800e2b0:	fba8 2304 	umull	r2, r3, r8, r4
 800e2b4:	4419      	add	r1, r3
 800e2b6:	460b      	mov	r3, r1
 800e2b8:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800e2bc:	e9c7 2304 	strd	r2, r3, [r7, #16]
	result = (long)(temp >> 29);
 800e2c0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800e2c4:	f04f 0200 	mov.w	r2, #0
 800e2c8:	f04f 0300 	mov.w	r3, #0
 800e2cc:	0f42      	lsrs	r2, r0, #29
 800e2ce:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800e2d2:	174b      	asrs	r3, r1, #29
 800e2d4:	4613      	mov	r3, r2
 800e2d6:	60fb      	str	r3, [r7, #12]
	return result;
 800e2d8:	68fb      	ldr	r3, [r7, #12]

}
 800e2da:	4618      	mov	r0, r3
 800e2dc:	371c      	adds	r7, #28
 800e2de:	46bd      	mov	sp, r7
 800e2e0:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 800e2e4:	4770      	bx	lr

0800e2e6 <inv_icm20948_convert_quat_to_col_major_matrix_fxp>:

void inv_icm20948_convert_quat_to_col_major_matrix_fxp(const long *quat_q30, long *rot_q30)
{
 800e2e6:	b590      	push	{r4, r7, lr}
 800e2e8:	b083      	sub	sp, #12
 800e2ea:	af00      	add	r7, sp, #0
 800e2ec:	6078      	str	r0, [r7, #4]
 800e2ee:	6039      	str	r1, [r7, #0]
	//Use q29 in order to skip a multiplication by 2
    rot_q30[0] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[1]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	3304      	adds	r3, #4
 800e2f4:	681a      	ldr	r2, [r3, #0]
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	3304      	adds	r3, #4
 800e2fa:	681b      	ldr	r3, [r3, #0]
 800e2fc:	4619      	mov	r1, r3
 800e2fe:	4610      	mov	r0, r2
 800e300:	f7ff ffc3 	bl	800e28a <invn_convert_mult_q29_fxp>
 800e304:	4604      	mov	r4, r0
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	681a      	ldr	r2, [r3, #0]
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	4619      	mov	r1, r3
 800e310:	4610      	mov	r0, r2
 800e312:	f7ff ffba 	bl	800e28a <invn_convert_mult_q29_fxp>
 800e316:	4603      	mov	r3, r0
 800e318:	4423      	add	r3, r4
 800e31a:	f103 4240 	add.w	r2, r3, #3221225472	; 0xc0000000
    rot_q30[0] =
 800e31e:	683b      	ldr	r3, [r7, #0]
 800e320:	601a      	str	r2, [r3, #0]
    rot_q30[1] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) - invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	3304      	adds	r3, #4
 800e326:	681a      	ldr	r2, [r3, #0]
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	3308      	adds	r3, #8
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	4619      	mov	r1, r3
 800e330:	4610      	mov	r0, r2
 800e332:	f7ff ffaa 	bl	800e28a <invn_convert_mult_q29_fxp>
 800e336:	4604      	mov	r4, r0
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	330c      	adds	r3, #12
 800e33c:	681a      	ldr	r2, [r3, #0]
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	4619      	mov	r1, r3
 800e344:	4610      	mov	r0, r2
 800e346:	f7ff ffa0 	bl	800e28a <invn_convert_mult_q29_fxp>
 800e34a:	4602      	mov	r2, r0
    rot_q30[1] =
 800e34c:	683b      	ldr	r3, [r7, #0]
 800e34e:	3304      	adds	r3, #4
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) - invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 800e350:	1aa2      	subs	r2, r4, r2
    rot_q30[1] =
 800e352:	601a      	str	r2, [r3, #0]
    rot_q30[2] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	3304      	adds	r3, #4
 800e358:	681a      	ldr	r2, [r3, #0]
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	330c      	adds	r3, #12
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	4619      	mov	r1, r3
 800e362:	4610      	mov	r0, r2
 800e364:	f7ff ff91 	bl	800e28a <invn_convert_mult_q29_fxp>
 800e368:	4604      	mov	r4, r0
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	3308      	adds	r3, #8
 800e36e:	681a      	ldr	r2, [r3, #0]
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	4619      	mov	r1, r3
 800e376:	4610      	mov	r0, r2
 800e378:	f7ff ff87 	bl	800e28a <invn_convert_mult_q29_fxp>
 800e37c:	4602      	mov	r2, r0
    rot_q30[2] =
 800e37e:	683b      	ldr	r3, [r7, #0]
 800e380:	3308      	adds	r3, #8
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 800e382:	4422      	add	r2, r4
    rot_q30[2] =
 800e384:	601a      	str	r2, [r3, #0]
    rot_q30[3] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	3304      	adds	r3, #4
 800e38a:	681a      	ldr	r2, [r3, #0]
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	3308      	adds	r3, #8
 800e390:	681b      	ldr	r3, [r3, #0]
 800e392:	4619      	mov	r1, r3
 800e394:	4610      	mov	r0, r2
 800e396:	f7ff ff78 	bl	800e28a <invn_convert_mult_q29_fxp>
 800e39a:	4604      	mov	r4, r0
 800e39c:	687b      	ldr	r3, [r7, #4]
 800e39e:	330c      	adds	r3, #12
 800e3a0:	681a      	ldr	r2, [r3, #0]
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	4619      	mov	r1, r3
 800e3a8:	4610      	mov	r0, r2
 800e3aa:	f7ff ff6e 	bl	800e28a <invn_convert_mult_q29_fxp>
 800e3ae:	4602      	mov	r2, r0
    rot_q30[3] =
 800e3b0:	683b      	ldr	r3, [r7, #0]
 800e3b2:	330c      	adds	r3, #12
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[0]);
 800e3b4:	4422      	add	r2, r4
    rot_q30[3] =
 800e3b6:	601a      	str	r2, [r3, #0]
    rot_q30[4] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	3308      	adds	r3, #8
 800e3bc:	681a      	ldr	r2, [r3, #0]
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	3308      	adds	r3, #8
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	4619      	mov	r1, r3
 800e3c6:	4610      	mov	r0, r2
 800e3c8:	f7ff ff5f 	bl	800e28a <invn_convert_mult_q29_fxp>
 800e3cc:	4604      	mov	r4, r0
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	681a      	ldr	r2, [r3, #0]
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	681b      	ldr	r3, [r3, #0]
 800e3d6:	4619      	mov	r1, r3
 800e3d8:	4610      	mov	r0, r2
 800e3da:	f7ff ff56 	bl	800e28a <invn_convert_mult_q29_fxp>
 800e3de:	4603      	mov	r3, r0
 800e3e0:	18e2      	adds	r2, r4, r3
    rot_q30[4] =
 800e3e2:	683b      	ldr	r3, [r7, #0]
 800e3e4:	3310      	adds	r3, #16
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[2]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 800e3e6:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
    rot_q30[4] =
 800e3ea:	601a      	str	r2, [r3, #0]
    rot_q30[5] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 800e3ec:	687b      	ldr	r3, [r7, #4]
 800e3ee:	3308      	adds	r3, #8
 800e3f0:	681a      	ldr	r2, [r3, #0]
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	330c      	adds	r3, #12
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	4619      	mov	r1, r3
 800e3fa:	4610      	mov	r0, r2
 800e3fc:	f7ff ff45 	bl	800e28a <invn_convert_mult_q29_fxp>
 800e400:	4604      	mov	r4, r0
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	3304      	adds	r3, #4
 800e406:	681a      	ldr	r2, [r3, #0]
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	4619      	mov	r1, r3
 800e40e:	4610      	mov	r0, r2
 800e410:	f7ff ff3b 	bl	800e28a <invn_convert_mult_q29_fxp>
 800e414:	4602      	mov	r2, r0
    rot_q30[5] =
 800e416:	683b      	ldr	r3, [r7, #0]
 800e418:	3314      	adds	r3, #20
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 800e41a:	1aa2      	subs	r2, r4, r2
    rot_q30[5] =
 800e41c:	601a      	str	r2, [r3, #0]
    rot_q30[6] =
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	3304      	adds	r3, #4
 800e422:	681a      	ldr	r2, [r3, #0]
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	330c      	adds	r3, #12
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	4619      	mov	r1, r3
 800e42c:	4610      	mov	r0, r2
 800e42e:	f7ff ff2c 	bl	800e28a <invn_convert_mult_q29_fxp>
 800e432:	4604      	mov	r4, r0
 800e434:	687b      	ldr	r3, [r7, #4]
 800e436:	3308      	adds	r3, #8
 800e438:	681a      	ldr	r2, [r3, #0]
 800e43a:	687b      	ldr	r3, [r7, #4]
 800e43c:	681b      	ldr	r3, [r3, #0]
 800e43e:	4619      	mov	r1, r3
 800e440:	4610      	mov	r0, r2
 800e442:	f7ff ff22 	bl	800e28a <invn_convert_mult_q29_fxp>
 800e446:	4602      	mov	r2, r0
    rot_q30[6] =
 800e448:	683b      	ldr	r3, [r7, #0]
 800e44a:	3318      	adds	r3, #24
        invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[3]) - invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[0]);
 800e44c:	1aa2      	subs	r2, r4, r2
    rot_q30[6] =
 800e44e:	601a      	str	r2, [r3, #0]
    rot_q30[7] =
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 800e450:	687b      	ldr	r3, [r7, #4]
 800e452:	3308      	adds	r3, #8
 800e454:	681a      	ldr	r2, [r3, #0]
 800e456:	687b      	ldr	r3, [r7, #4]
 800e458:	330c      	adds	r3, #12
 800e45a:	681b      	ldr	r3, [r3, #0]
 800e45c:	4619      	mov	r1, r3
 800e45e:	4610      	mov	r0, r2
 800e460:	f7ff ff13 	bl	800e28a <invn_convert_mult_q29_fxp>
 800e464:	4604      	mov	r4, r0
 800e466:	687b      	ldr	r3, [r7, #4]
 800e468:	3304      	adds	r3, #4
 800e46a:	681a      	ldr	r2, [r3, #0]
 800e46c:	687b      	ldr	r3, [r7, #4]
 800e46e:	681b      	ldr	r3, [r3, #0]
 800e470:	4619      	mov	r1, r3
 800e472:	4610      	mov	r0, r2
 800e474:	f7ff ff09 	bl	800e28a <invn_convert_mult_q29_fxp>
 800e478:	4602      	mov	r2, r0
    rot_q30[7] =
 800e47a:	683b      	ldr	r3, [r7, #0]
 800e47c:	331c      	adds	r3, #28
        invn_convert_mult_q29_fxp(quat_q30[2], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[1], quat_q30[0]);
 800e47e:	4422      	add	r2, r4
    rot_q30[7] =
 800e480:	601a      	str	r2, [r3, #0]
    rot_q30[8] =
        invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	330c      	adds	r3, #12
 800e486:	681a      	ldr	r2, [r3, #0]
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	330c      	adds	r3, #12
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	4619      	mov	r1, r3
 800e490:	4610      	mov	r0, r2
 800e492:	f7ff fefa 	bl	800e28a <invn_convert_mult_q29_fxp>
 800e496:	4604      	mov	r4, r0
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	681a      	ldr	r2, [r3, #0]
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	681b      	ldr	r3, [r3, #0]
 800e4a0:	4619      	mov	r1, r3
 800e4a2:	4610      	mov	r0, r2
 800e4a4:	f7ff fef1 	bl	800e28a <invn_convert_mult_q29_fxp>
 800e4a8:	4603      	mov	r3, r0
 800e4aa:	18e2      	adds	r2, r4, r3
    rot_q30[8] =
 800e4ac:	683b      	ldr	r3, [r7, #0]
 800e4ae:	3320      	adds	r3, #32
        invn_convert_mult_q29_fxp(quat_q30[3], quat_q30[3]) + invn_convert_mult_q29_fxp(quat_q30[0], quat_q30[0]) - 1073741824L;
 800e4b0:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
    rot_q30[8] =
 800e4b4:	601a      	str	r2, [r3, #0]
}
 800e4b6:	bf00      	nop
 800e4b8:	370c      	adds	r7, #12
 800e4ba:	46bd      	mov	sp, r7
 800e4bc:	bd90      	pop	{r4, r7, pc}

0800e4be <invn_convert_mult_q15_fxp>:

static long invn_convert_mult_q15_fxp(long a_q15, long b_q15)
{
 800e4be:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 800e4c2:	b085      	sub	sp, #20
 800e4c4:	af00      	add	r7, sp, #0
 800e4c6:	6078      	str	r0, [r7, #4]
 800e4c8:	6039      	str	r1, [r7, #0]
	long out = (long)(((long long)a_q15 * (long long)b_q15) >> 15);
 800e4ca:	6879      	ldr	r1, [r7, #4]
 800e4cc:	17c8      	asrs	r0, r1, #31
 800e4ce:	4688      	mov	r8, r1
 800e4d0:	4681      	mov	r9, r0
 800e4d2:	6839      	ldr	r1, [r7, #0]
 800e4d4:	17c8      	asrs	r0, r1, #31
 800e4d6:	460c      	mov	r4, r1
 800e4d8:	4605      	mov	r5, r0
 800e4da:	fb04 f009 	mul.w	r0, r4, r9
 800e4de:	fb08 f105 	mul.w	r1, r8, r5
 800e4e2:	4401      	add	r1, r0
 800e4e4:	fba8 2304 	umull	r2, r3, r8, r4
 800e4e8:	4419      	add	r1, r3
 800e4ea:	460b      	mov	r3, r1
 800e4ec:	f04f 0000 	mov.w	r0, #0
 800e4f0:	f04f 0100 	mov.w	r1, #0
 800e4f4:	0bd0      	lsrs	r0, r2, #15
 800e4f6:	ea40 4043 	orr.w	r0, r0, r3, lsl #17
 800e4fa:	13d9      	asrs	r1, r3, #15
 800e4fc:	4603      	mov	r3, r0
 800e4fe:	60fb      	str	r3, [r7, #12]
	return out;
 800e500:	68fb      	ldr	r3, [r7, #12]
}
 800e502:	4618      	mov	r0, r3
 800e504:	3714      	adds	r7, #20
 800e506:	46bd      	mov	sp, r7
 800e508:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 800e50c:	4770      	bx	lr

0800e50e <invn_convert_inv_sqrt_q15_fxp>:

static long invn_convert_inv_sqrt_q15_fxp(long x_q15)
{
 800e50e:	b580      	push	{r7, lr}
 800e510:	b08a      	sub	sp, #40	; 0x28
 800e512:	af00      	add	r7, sp, #0
 800e514:	6078      	str	r0, [r7, #4]
    long oneoversqrt2 = 23170L; // int32(2^15*1/sqrt(2))
 800e516:	f645 2382 	movw	r3, #23170	; 0x5a82
 800e51a:	61bb      	str	r3, [r7, #24]
    long oneandhalf = 49152L; // int32(1.5*2^15);
 800e51c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800e520:	617b      	str	r3, [r7, #20]
    long upperlimit = 45426; // int32(log(4)*2^15);
 800e522:	f24b 1372 	movw	r3, #45426	; 0xb172
 800e526:	613b      	str	r3, [r7, #16]
    long lowerlimit = 22713; // int32(log(2)*2^15); 
 800e528:	f645 03b9 	movw	r3, #22713	; 0x58b9
 800e52c:	60fb      	str	r3, [r7, #12]
    long xx, x0_2, invsqrtx;
    int pow2;

    if (x_q15 <= 0)
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	2b00      	cmp	r3, #0
 800e532:	dc01      	bgt.n	800e538 <invn_convert_inv_sqrt_q15_fxp+0x2a>
        return 0L;
 800e534:	2300      	movs	r3, #0
 800e536:	e07c      	b.n	800e632 <invn_convert_inv_sqrt_q15_fxp+0x124>

    pow2 = 0;
 800e538:	2300      	movs	r3, #0
 800e53a:	61fb      	str	r3, [r7, #28]
    xx = x_q15;
 800e53c:	687b      	ldr	r3, [r7, #4]
 800e53e:	627b      	str	r3, [r7, #36]	; 0x24
    if (xx > upperlimit) {
 800e540:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e542:	693b      	ldr	r3, [r7, #16]
 800e544:	429a      	cmp	r2, r3
 800e546:	dd0d      	ble.n	800e564 <invn_convert_inv_sqrt_q15_fxp+0x56>
downscale:
 800e548:	bf00      	nop
        if (xx > upperlimit) {
 800e54a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e54c:	693b      	ldr	r3, [r7, #16]
 800e54e:	429a      	cmp	r2, r3
 800e550:	dd18      	ble.n	800e584 <invn_convert_inv_sqrt_q15_fxp+0x76>
            xx = xx/2;
 800e552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e554:	0fda      	lsrs	r2, r3, #31
 800e556:	4413      	add	r3, r2
 800e558:	105b      	asrs	r3, r3, #1
 800e55a:	627b      	str	r3, [r7, #36]	; 0x24
            pow2 = pow2 - 1;
 800e55c:	69fb      	ldr	r3, [r7, #28]
 800e55e:	3b01      	subs	r3, #1
 800e560:	61fb      	str	r3, [r7, #28]
            goto downscale;
 800e562:	e7f2      	b.n	800e54a <invn_convert_inv_sqrt_q15_fxp+0x3c>
        }
        goto newton_raphson;
    }

    if (xx < lowerlimit) {
 800e564:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	429a      	cmp	r2, r3
 800e56a:	da0d      	bge.n	800e588 <invn_convert_inv_sqrt_q15_fxp+0x7a>
upscale:
 800e56c:	bf00      	nop
        if (xx < lowerlimit) {
 800e56e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	429a      	cmp	r2, r3
 800e574:	da0a      	bge.n	800e58c <invn_convert_inv_sqrt_q15_fxp+0x7e>
            xx = xx*2;
 800e576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e578:	005b      	lsls	r3, r3, #1
 800e57a:	627b      	str	r3, [r7, #36]	; 0x24
            pow2 = pow2 + 1;
 800e57c:	69fb      	ldr	r3, [r7, #28]
 800e57e:	3301      	adds	r3, #1
 800e580:	61fb      	str	r3, [r7, #28]
            goto upscale;
 800e582:	e7f4      	b.n	800e56e <invn_convert_inv_sqrt_q15_fxp+0x60>
        goto newton_raphson;
 800e584:	bf00      	nop
 800e586:	e002      	b.n	800e58e <invn_convert_inv_sqrt_q15_fxp+0x80>
        }
        goto newton_raphson;
    }

newton_raphson:
 800e588:	bf00      	nop
 800e58a:	e000      	b.n	800e58e <invn_convert_inv_sqrt_q15_fxp+0x80>
        goto newton_raphson;
 800e58c:	bf00      	nop
    // 3 NR iterations. In some cases second and/or third iteration may not be needed, however
    // for code simplicity always iterate three times. Fourth iteration is below bit precision.
    x0_2 = xx >>1;
 800e58e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e590:	105b      	asrs	r3, r3, #1
 800e592:	60bb      	str	r3, [r7, #8]
    xx = oneandhalf - x0_2;
 800e594:	697a      	ldr	r2, [r7, #20]
 800e596:	68bb      	ldr	r3, [r7, #8]
 800e598:	1ad3      	subs	r3, r2, r3
 800e59a:	627b      	str	r3, [r7, #36]	; 0x24
    xx = invn_convert_mult_q15_fxp( xx, ( oneandhalf - invn_convert_mult_q15_fxp(x0_2, invn_convert_mult_q15_fxp(xx,xx) ) ) );
 800e59c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e59e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e5a0:	f7ff ff8d 	bl	800e4be <invn_convert_mult_q15_fxp>
 800e5a4:	4603      	mov	r3, r0
 800e5a6:	4619      	mov	r1, r3
 800e5a8:	68b8      	ldr	r0, [r7, #8]
 800e5aa:	f7ff ff88 	bl	800e4be <invn_convert_mult_q15_fxp>
 800e5ae:	4602      	mov	r2, r0
 800e5b0:	697b      	ldr	r3, [r7, #20]
 800e5b2:	1a9b      	subs	r3, r3, r2
 800e5b4:	4619      	mov	r1, r3
 800e5b6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e5b8:	f7ff ff81 	bl	800e4be <invn_convert_mult_q15_fxp>
 800e5bc:	6278      	str	r0, [r7, #36]	; 0x24
    xx = invn_convert_mult_q15_fxp( xx, ( oneandhalf - invn_convert_mult_q15_fxp(x0_2, invn_convert_mult_q15_fxp(xx,xx) ) ) );
 800e5be:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e5c0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e5c2:	f7ff ff7c 	bl	800e4be <invn_convert_mult_q15_fxp>
 800e5c6:	4603      	mov	r3, r0
 800e5c8:	4619      	mov	r1, r3
 800e5ca:	68b8      	ldr	r0, [r7, #8]
 800e5cc:	f7ff ff77 	bl	800e4be <invn_convert_mult_q15_fxp>
 800e5d0:	4602      	mov	r2, r0
 800e5d2:	697b      	ldr	r3, [r7, #20]
 800e5d4:	1a9b      	subs	r3, r3, r2
 800e5d6:	4619      	mov	r1, r3
 800e5d8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e5da:	f7ff ff70 	bl	800e4be <invn_convert_mult_q15_fxp>
 800e5de:	6278      	str	r0, [r7, #36]	; 0x24

    if (pow2 & 1) { // This checks if the number is even or odd.
 800e5e0:	69fb      	ldr	r3, [r7, #28]
 800e5e2:	f003 0301 	and.w	r3, r3, #1
 800e5e6:	2b00      	cmp	r3, #0
 800e5e8:	d009      	beq.n	800e5fe <invn_convert_inv_sqrt_q15_fxp+0xf0>
        pow2 = (pow2>>1) + 1; // Account for sqrt(2) in denominator
 800e5ea:	69fb      	ldr	r3, [r7, #28]
 800e5ec:	105b      	asrs	r3, r3, #1
 800e5ee:	3301      	adds	r3, #1
 800e5f0:	61fb      	str	r3, [r7, #28]
        invsqrtx = (invn_convert_mult_q15_fxp(xx,oneoversqrt2));
 800e5f2:	69b9      	ldr	r1, [r7, #24]
 800e5f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e5f6:	f7ff ff62 	bl	800e4be <invn_convert_mult_q15_fxp>
 800e5fa:	6238      	str	r0, [r7, #32]
 800e5fc:	e004      	b.n	800e608 <invn_convert_inv_sqrt_q15_fxp+0xfa>
    }
    else {
        pow2 = pow2>>1;
 800e5fe:	69fb      	ldr	r3, [r7, #28]
 800e600:	105b      	asrs	r3, r3, #1
 800e602:	61fb      	str	r3, [r7, #28]
        invsqrtx =  xx;
 800e604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e606:	623b      	str	r3, [r7, #32]
    }

    if (pow2 < 0)
 800e608:	69fb      	ldr	r3, [r7, #28]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	da08      	bge.n	800e620 <invn_convert_inv_sqrt_q15_fxp+0x112>
        invsqrtx = invsqrtx>>ABS(pow2);
 800e60e:	69fb      	ldr	r3, [r7, #28]
 800e610:	2b00      	cmp	r3, #0
 800e612:	bfb8      	it	lt
 800e614:	425b      	neglt	r3, r3
 800e616:	6a3a      	ldr	r2, [r7, #32]
 800e618:	fa42 f303 	asr.w	r3, r2, r3
 800e61c:	623b      	str	r3, [r7, #32]
 800e61e:	e007      	b.n	800e630 <invn_convert_inv_sqrt_q15_fxp+0x122>
    else if (pow2>0)
 800e620:	69fb      	ldr	r3, [r7, #28]
 800e622:	2b00      	cmp	r3, #0
 800e624:	dd04      	ble.n	800e630 <invn_convert_inv_sqrt_q15_fxp+0x122>
        invsqrtx = invsqrtx <<pow2;
 800e626:	6a3a      	ldr	r2, [r7, #32]
 800e628:	69fb      	ldr	r3, [r7, #28]
 800e62a:	fa02 f303 	lsl.w	r3, r2, r3
 800e62e:	623b      	str	r3, [r7, #32]

    return invsqrtx;
 800e630:	6a3b      	ldr	r3, [r7, #32]
}
 800e632:	4618      	mov	r0, r3
 800e634:	3728      	adds	r7, #40	; 0x28
 800e636:	46bd      	mov	sp, r7
 800e638:	bd80      	pop	{r7, pc}

0800e63a <invn_convert_inverse_q15_fxp>:

static long invn_convert_inverse_q15_fxp(long x_q15)
{
 800e63a:	b580      	push	{r7, lr}
 800e63c:	b084      	sub	sp, #16
 800e63e:	af00      	add	r7, sp, #0
 800e640:	6078      	str	r0, [r7, #4]
    long y;
    int negx;

	if (x_q15 == 0) {
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	2b00      	cmp	r3, #0
 800e646:	d103      	bne.n	800e650 <invn_convert_inverse_q15_fxp+0x16>
		y = 0L;
 800e648:	2300      	movs	r3, #0
 800e64a:	60fb      	str	r3, [r7, #12]
		return y;
 800e64c:	68fb      	ldr	r3, [r7, #12]
 800e64e:	e028      	b.n	800e6a2 <invn_convert_inverse_q15_fxp+0x68>
	}

    negx=0;
 800e650:	2300      	movs	r3, #0
 800e652:	60bb      	str	r3, [r7, #8]
    if (x_q15 < 0 ) {
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	2b00      	cmp	r3, #0
 800e658:	da04      	bge.n	800e664 <invn_convert_inverse_q15_fxp+0x2a>
        x_q15 = -x_q15;
 800e65a:	687b      	ldr	r3, [r7, #4]
 800e65c:	425b      	negs	r3, r3
 800e65e:	607b      	str	r3, [r7, #4]
        negx = 1;
 800e660:	2301      	movs	r3, #1
 800e662:	60bb      	str	r3, [r7, #8]
    }

	if(x_q15 >= 1073741824L) { // 2^15 in Q15; underflow number
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e66a:	db0a      	blt.n	800e682 <invn_convert_inverse_q15_fxp+0x48>
        if (negx)
 800e66c:	68bb      	ldr	r3, [r7, #8]
 800e66e:	2b00      	cmp	r3, #0
 800e670:	d003      	beq.n	800e67a <invn_convert_inverse_q15_fxp+0x40>
            y=-1L;
 800e672:	f04f 33ff 	mov.w	r3, #4294967295
 800e676:	60fb      	str	r3, [r7, #12]
 800e678:	e001      	b.n	800e67e <invn_convert_inverse_q15_fxp+0x44>
        else
            y = 1L;
 800e67a:	2301      	movs	r3, #1
 800e67c:	60fb      	str	r3, [r7, #12]
		return y;
 800e67e:	68fb      	ldr	r3, [r7, #12]
 800e680:	e00f      	b.n	800e6a2 <invn_convert_inverse_q15_fxp+0x68>
	}

    y = invn_convert_inv_sqrt_q15_fxp(x_q15); // sqrt(y)
 800e682:	6878      	ldr	r0, [r7, #4]
 800e684:	f7ff ff43 	bl	800e50e <invn_convert_inv_sqrt_q15_fxp>
 800e688:	60f8      	str	r0, [r7, #12]
    y = invn_convert_mult_q15_fxp(y, y);
 800e68a:	68f9      	ldr	r1, [r7, #12]
 800e68c:	68f8      	ldr	r0, [r7, #12]
 800e68e:	f7ff ff16 	bl	800e4be <invn_convert_mult_q15_fxp>
 800e692:	60f8      	str	r0, [r7, #12]

    if (negx)
 800e694:	68bb      	ldr	r3, [r7, #8]
 800e696:	2b00      	cmp	r3, #0
 800e698:	d002      	beq.n	800e6a0 <invn_convert_inverse_q15_fxp+0x66>
        y=-y;
 800e69a:	68fb      	ldr	r3, [r7, #12]
 800e69c:	425b      	negs	r3, r3
 800e69e:	60fb      	str	r3, [r7, #12]
    return y;
 800e6a0:	68fb      	ldr	r3, [r7, #12]
}
 800e6a2:	4618      	mov	r0, r3
 800e6a4:	3710      	adds	r7, #16
 800e6a6:	46bd      	mov	sp, r7
 800e6a8:	bd80      	pop	{r7, pc}
	...

0800e6ac <inv_icm20948_math_atan2_q15_fxp>:

long inv_icm20948_math_atan2_q15_fxp(long y_q15, long x_q15)
{
 800e6ac:	b580      	push	{r7, lr}
 800e6ae:	b08a      	sub	sp, #40	; 0x28
 800e6b0:	af00      	add	r7, sp, #0
 800e6b2:	6078      	str	r0, [r7, #4]
 800e6b4:	6039      	str	r1, [r7, #0]
    long absy, absx, maxABS, tmp, tmp2, tmp3, Z, angle;
    static long constA7[4] = {32740, -10503,  4751, -1254}; // int32(2^15*[0.999133448222780 -0.320533292381664 0.144982490144465,-0.038254464970299]); %7th order
    static long PI15 = 102944; // int32(2^15*pi): pi in Q15

    absx=ABS(x_q15);
 800e6b6:	683b      	ldr	r3, [r7, #0]
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	bfb8      	it	lt
 800e6bc:	425b      	neglt	r3, r3
 800e6be:	623b      	str	r3, [r7, #32]
    absy=ABS(y_q15);
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	bfb8      	it	lt
 800e6c6:	425b      	neglt	r3, r3
 800e6c8:	627b      	str	r3, [r7, #36]	; 0x24

    maxABS=MAX(absx, absy);
 800e6ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e6cc:	6a3b      	ldr	r3, [r7, #32]
 800e6ce:	4293      	cmp	r3, r2
 800e6d0:	bfb8      	it	lt
 800e6d2:	4613      	movlt	r3, r2
 800e6d4:	61fb      	str	r3, [r7, #28]
    // SCALE arguments down to protect from roundoff loss due to 1/x operation.
    //% Threshold for scaling found by numericaly simulating arguments
    //% to yield optimal (minimal) error of less than 0.01 deg through
    //% entire range (for Chebycheff order 7).
//    while ( maxABS >> 13) {  --> Or it can be done this way if DMP code is more efficient
    while ( maxABS > 8192L) {
 800e6d6:	e00e      	b.n	800e6f6 <inv_icm20948_math_atan2_q15_fxp+0x4a>
            maxABS=maxABS/2;
 800e6d8:	69fb      	ldr	r3, [r7, #28]
 800e6da:	0fda      	lsrs	r2, r3, #31
 800e6dc:	4413      	add	r3, r2
 800e6de:	105b      	asrs	r3, r3, #1
 800e6e0:	61fb      	str	r3, [r7, #28]
            absx=absx/2;
 800e6e2:	6a3b      	ldr	r3, [r7, #32]
 800e6e4:	0fda      	lsrs	r2, r3, #31
 800e6e6:	4413      	add	r3, r2
 800e6e8:	105b      	asrs	r3, r3, #1
 800e6ea:	623b      	str	r3, [r7, #32]
            absy=absy/2;
 800e6ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e6ee:	0fda      	lsrs	r2, r3, #31
 800e6f0:	4413      	add	r3, r2
 800e6f2:	105b      	asrs	r3, r3, #1
 800e6f4:	627b      	str	r3, [r7, #36]	; 0x24
    while ( maxABS > 8192L) {
 800e6f6:	69fb      	ldr	r3, [r7, #28]
 800e6f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e6fc:	dcec      	bgt.n	800e6d8 <inv_icm20948_math_atan2_q15_fxp+0x2c>
    }

    {
        if (absx >= absy) // (0, pi/4]: tmp = abs(y)/abs(x);
 800e6fe:	6a3a      	ldr	r2, [r7, #32]
 800e700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e702:	429a      	cmp	r2, r3
 800e704:	db09      	blt.n	800e71a <inv_icm20948_math_atan2_q15_fxp+0x6e>
            tmp = invn_convert_mult_q15_fxp(absy, invn_convert_inverse_q15_fxp(absx));
 800e706:	6a38      	ldr	r0, [r7, #32]
 800e708:	f7ff ff97 	bl	800e63a <invn_convert_inverse_q15_fxp>
 800e70c:	4603      	mov	r3, r0
 800e70e:	4619      	mov	r1, r3
 800e710:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e712:	f7ff fed4 	bl	800e4be <invn_convert_mult_q15_fxp>
 800e716:	61b8      	str	r0, [r7, #24]
 800e718:	e008      	b.n	800e72c <inv_icm20948_math_atan2_q15_fxp+0x80>
        else             // (pi/4, pi/2): tmp = abs(x)/abs(y);
            tmp = invn_convert_mult_q15_fxp(absx, invn_convert_inverse_q15_fxp(absy));
 800e71a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e71c:	f7ff ff8d 	bl	800e63a <invn_convert_inverse_q15_fxp>
 800e720:	4603      	mov	r3, r0
 800e722:	4619      	mov	r1, r3
 800e724:	6a38      	ldr	r0, [r7, #32]
 800e726:	f7ff feca 	bl	800e4be <invn_convert_mult_q15_fxp>
 800e72a:	61b8      	str	r0, [r7, #24]

        tmp2=invn_convert_mult_q15_fxp(tmp, tmp);
 800e72c:	69b9      	ldr	r1, [r7, #24]
 800e72e:	69b8      	ldr	r0, [r7, #24]
 800e730:	f7ff fec5 	bl	800e4be <invn_convert_mult_q15_fxp>
 800e734:	6138      	str	r0, [r7, #16]
         // Alternatively:
        tmp3 = invn_convert_mult_q15_fxp(constA7[3], tmp2);
 800e736:	4b27      	ldr	r3, [pc, #156]	; (800e7d4 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 800e738:	68db      	ldr	r3, [r3, #12]
 800e73a:	6939      	ldr	r1, [r7, #16]
 800e73c:	4618      	mov	r0, r3
 800e73e:	f7ff febe 	bl	800e4be <invn_convert_mult_q15_fxp>
 800e742:	60f8      	str	r0, [r7, #12]
        tmp3 = invn_convert_mult_q15_fxp(constA7[2] + tmp3, tmp2);
 800e744:	4b23      	ldr	r3, [pc, #140]	; (800e7d4 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 800e746:	689a      	ldr	r2, [r3, #8]
 800e748:	68fb      	ldr	r3, [r7, #12]
 800e74a:	4413      	add	r3, r2
 800e74c:	6939      	ldr	r1, [r7, #16]
 800e74e:	4618      	mov	r0, r3
 800e750:	f7ff feb5 	bl	800e4be <invn_convert_mult_q15_fxp>
 800e754:	60f8      	str	r0, [r7, #12]
        tmp3 = invn_convert_mult_q15_fxp(constA7[1] + tmp3, tmp2);
 800e756:	4b1f      	ldr	r3, [pc, #124]	; (800e7d4 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 800e758:	685a      	ldr	r2, [r3, #4]
 800e75a:	68fb      	ldr	r3, [r7, #12]
 800e75c:	4413      	add	r3, r2
 800e75e:	6939      	ldr	r1, [r7, #16]
 800e760:	4618      	mov	r0, r3
 800e762:	f7ff feac 	bl	800e4be <invn_convert_mult_q15_fxp>
 800e766:	60f8      	str	r0, [r7, #12]
        Z    = invn_convert_mult_q15_fxp(constA7[0] + tmp3, tmp);
 800e768:	4b1a      	ldr	r3, [pc, #104]	; (800e7d4 <inv_icm20948_math_atan2_q15_fxp+0x128>)
 800e76a:	681a      	ldr	r2, [r3, #0]
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	4413      	add	r3, r2
 800e770:	69b9      	ldr	r1, [r7, #24]
 800e772:	4618      	mov	r0, r3
 800e774:	f7ff fea3 	bl	800e4be <invn_convert_mult_q15_fxp>
 800e778:	6178      	str	r0, [r7, #20]

        if (absx < absy)
 800e77a:	6a3a      	ldr	r2, [r7, #32]
 800e77c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e77e:	429a      	cmp	r2, r3
 800e780:	da08      	bge.n	800e794 <inv_icm20948_math_atan2_q15_fxp+0xe8>
            Z = PI15/2 - Z;
 800e782:	4b15      	ldr	r3, [pc, #84]	; (800e7d8 <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	0fda      	lsrs	r2, r3, #31
 800e788:	4413      	add	r3, r2
 800e78a:	105b      	asrs	r3, r3, #1
 800e78c:	461a      	mov	r2, r3
 800e78e:	697b      	ldr	r3, [r7, #20]
 800e790:	1ad3      	subs	r3, r2, r3
 800e792:	617b      	str	r3, [r7, #20]

        if (x_q15 < 0) { // second and third quadrant
 800e794:	683b      	ldr	r3, [r7, #0]
 800e796:	2b00      	cmp	r3, #0
 800e798:	da0e      	bge.n	800e7b8 <inv_icm20948_math_atan2_q15_fxp+0x10c>
            if (y_q15 < 0)
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	da05      	bge.n	800e7ac <inv_icm20948_math_atan2_q15_fxp+0x100>
                Z = -PI15 + Z;
 800e7a0:	4b0d      	ldr	r3, [pc, #52]	; (800e7d8 <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 800e7a2:	681b      	ldr	r3, [r3, #0]
 800e7a4:	697a      	ldr	r2, [r7, #20]
 800e7a6:	1ad3      	subs	r3, r2, r3
 800e7a8:	617b      	str	r3, [r7, #20]
 800e7aa:	e00b      	b.n	800e7c4 <inv_icm20948_math_atan2_q15_fxp+0x118>
            else
                Z = PI15 - Z;
 800e7ac:	4b0a      	ldr	r3, [pc, #40]	; (800e7d8 <inv_icm20948_math_atan2_q15_fxp+0x12c>)
 800e7ae:	681a      	ldr	r2, [r3, #0]
 800e7b0:	697b      	ldr	r3, [r7, #20]
 800e7b2:	1ad3      	subs	r3, r2, r3
 800e7b4:	617b      	str	r3, [r7, #20]
 800e7b6:	e005      	b.n	800e7c4 <inv_icm20948_math_atan2_q15_fxp+0x118>
        }
        else { // fourth quadrant
            if (y_q15 < 0)
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	da02      	bge.n	800e7c4 <inv_icm20948_math_atan2_q15_fxp+0x118>
                Z = -Z;
 800e7be:	697b      	ldr	r3, [r7, #20]
 800e7c0:	425b      	negs	r3, r3
 800e7c2:	617b      	str	r3, [r7, #20]
        }
        angle = Z; // Note the result is angle in radians, expressed in Q15.
 800e7c4:	697b      	ldr	r3, [r7, #20]
 800e7c6:	60bb      	str	r3, [r7, #8]
    }
    return angle;
 800e7c8:	68bb      	ldr	r3, [r7, #8]
}
 800e7ca:	4618      	mov	r0, r3
 800e7cc:	3728      	adds	r7, #40	; 0x28
 800e7ce:	46bd      	mov	sp, r7
 800e7d0:	bd80      	pop	{r7, pc}
 800e7d2:	bf00      	nop
 800e7d4:	20000014 	.word	0x20000014
 800e7d8:	20000024 	.word	0x20000024

0800e7dc <inv_icm20948_convert_int16_to_big8>:

uint8_t *inv_icm20948_convert_int16_to_big8(int16_t x, uint8_t *big8)
{
 800e7dc:	b480      	push	{r7}
 800e7de:	b083      	sub	sp, #12
 800e7e0:	af00      	add	r7, sp, #0
 800e7e2:	4603      	mov	r3, r0
 800e7e4:	6039      	str	r1, [r7, #0]
 800e7e6:	80fb      	strh	r3, [r7, #6]
    big8[0] = (uint8_t)((x >> 8) & 0xff);
 800e7e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e7ec:	121b      	asrs	r3, r3, #8
 800e7ee:	b21b      	sxth	r3, r3
 800e7f0:	b2da      	uxtb	r2, r3
 800e7f2:	683b      	ldr	r3, [r7, #0]
 800e7f4:	701a      	strb	r2, [r3, #0]
    big8[1] = (uint8_t)(x & 0xff);
 800e7f6:	683b      	ldr	r3, [r7, #0]
 800e7f8:	3301      	adds	r3, #1
 800e7fa:	88fa      	ldrh	r2, [r7, #6]
 800e7fc:	b2d2      	uxtb	r2, r2
 800e7fe:	701a      	strb	r2, [r3, #0]
    return big8;
 800e800:	683b      	ldr	r3, [r7, #0]
}
 800e802:	4618      	mov	r0, r3
 800e804:	370c      	adds	r7, #12
 800e806:	46bd      	mov	sp, r7
 800e808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e80c:	4770      	bx	lr

0800e80e <inv_icm20948_convert_int32_to_big8>:

uint8_t *inv_icm20948_convert_int32_to_big8(int32_t x, uint8_t *big8)
{
 800e80e:	b480      	push	{r7}
 800e810:	b083      	sub	sp, #12
 800e812:	af00      	add	r7, sp, #0
 800e814:	6078      	str	r0, [r7, #4]
 800e816:	6039      	str	r1, [r7, #0]
    big8[0] = (uint8_t)((x >> 24) & 0xff);
 800e818:	687b      	ldr	r3, [r7, #4]
 800e81a:	161b      	asrs	r3, r3, #24
 800e81c:	b2da      	uxtb	r2, r3
 800e81e:	683b      	ldr	r3, [r7, #0]
 800e820:	701a      	strb	r2, [r3, #0]
    big8[1] = (uint8_t)((x >> 16) & 0xff);
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	141a      	asrs	r2, r3, #16
 800e826:	683b      	ldr	r3, [r7, #0]
 800e828:	3301      	adds	r3, #1
 800e82a:	b2d2      	uxtb	r2, r2
 800e82c:	701a      	strb	r2, [r3, #0]
    big8[2] = (uint8_t)((x >> 8) & 0xff);
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	121a      	asrs	r2, r3, #8
 800e832:	683b      	ldr	r3, [r7, #0]
 800e834:	3302      	adds	r3, #2
 800e836:	b2d2      	uxtb	r2, r2
 800e838:	701a      	strb	r2, [r3, #0]
    big8[3] = (uint8_t)(x & 0xff);
 800e83a:	683b      	ldr	r3, [r7, #0]
 800e83c:	3303      	adds	r3, #3
 800e83e:	687a      	ldr	r2, [r7, #4]
 800e840:	b2d2      	uxtb	r2, r2
 800e842:	701a      	strb	r2, [r3, #0]
    return big8;
 800e844:	683b      	ldr	r3, [r7, #0]
}
 800e846:	4618      	mov	r0, r3
 800e848:	370c      	adds	r7, #12
 800e84a:	46bd      	mov	sp, r7
 800e84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e850:	4770      	bx	lr

0800e852 <inv_icm20948_convert_big8_to_int32>:

int32_t inv_icm20948_convert_big8_to_int32(const uint8_t *big8)
{
 800e852:	b480      	push	{r7}
 800e854:	b085      	sub	sp, #20
 800e856:	af00      	add	r7, sp, #0
 800e858:	6078      	str	r0, [r7, #4]
    int32_t x;
    x = ((int32_t)big8[0] << 24) | ((int32_t)big8[1] << 16) | ((int32_t)big8[2] << 8)
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	781b      	ldrb	r3, [r3, #0]
 800e85e:	061a      	lsls	r2, r3, #24
 800e860:	687b      	ldr	r3, [r7, #4]
 800e862:	3301      	adds	r3, #1
 800e864:	781b      	ldrb	r3, [r3, #0]
 800e866:	041b      	lsls	r3, r3, #16
 800e868:	431a      	orrs	r2, r3
 800e86a:	687b      	ldr	r3, [r7, #4]
 800e86c:	3302      	adds	r3, #2
 800e86e:	781b      	ldrb	r3, [r3, #0]
 800e870:	021b      	lsls	r3, r3, #8
 800e872:	4313      	orrs	r3, r2
        | ((int32_t)big8[3]);
 800e874:	687a      	ldr	r2, [r7, #4]
 800e876:	3203      	adds	r2, #3
 800e878:	7812      	ldrb	r2, [r2, #0]
    x = ((int32_t)big8[0] << 24) | ((int32_t)big8[1] << 16) | ((int32_t)big8[2] << 8)
 800e87a:	4313      	orrs	r3, r2
 800e87c:	60fb      	str	r3, [r7, #12]
    return x;
 800e87e:	68fb      	ldr	r3, [r7, #12]
}
 800e880:	4618      	mov	r0, r3
 800e882:	3714      	adds	r7, #20
 800e884:	46bd      	mov	sp, r7
 800e886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e88a:	4770      	bx	lr

0800e88c <inv_icm20948_load_firmware>:

/** Loads the dmp firmware for the icm20948 part.
 * @param[in] dmp_image_sram Load DMP3 image from SRAM.
 */
int inv_icm20948_load_firmware(struct inv_icm20948 * s, const unsigned char *dmp3_image, unsigned int dmp3_image_size)
{
 800e88c:	b580      	push	{r7, lr}
 800e88e:	b084      	sub	sp, #16
 800e890:	af00      	add	r7, sp, #0
 800e892:	60f8      	str	r0, [r7, #12]
 800e894:	60b9      	str	r1, [r7, #8]
 800e896:	607a      	str	r2, [r7, #4]
    return inv_icm20948_firmware_load(s, dmp3_image, dmp3_image_size, DMP_LOAD_START);
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	b29a      	uxth	r2, r3
 800e89c:	2390      	movs	r3, #144	; 0x90
 800e89e:	68b9      	ldr	r1, [r7, #8]
 800e8a0:	68f8      	ldr	r0, [r7, #12]
 800e8a2:	f000 ff4a 	bl	800f73a <inv_icm20948_firmware_load>
 800e8a6:	4603      	mov	r3, r0
}
 800e8a8:	4618      	mov	r0, r3
 800e8aa:	3710      	adds	r7, #16
 800e8ac:	46bd      	mov	sp, r7
 800e8ae:	bd80      	pop	{r7, pc}

0800e8b0 <inv_icm20948_get_dmp_start_address>:

/** Loads the dmp firmware for the icm20948 part.
 * @param[out] dmp_cnfg The config item
 */
void inv_icm20948_get_dmp_start_address(struct inv_icm20948 * s, unsigned short *dmp_cnfg)
{
 800e8b0:	b480      	push	{r7}
 800e8b2:	b083      	sub	sp, #12
 800e8b4:	af00      	add	r7, sp, #0
 800e8b6:	6078      	str	r0, [r7, #4]
 800e8b8:	6039      	str	r1, [r7, #0]

    (void)s;

    *dmp_cnfg = DMP_START_ADDRESS;
 800e8ba:	683b      	ldr	r3, [r7, #0]
 800e8bc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800e8c0:	801a      	strh	r2, [r3, #0]
}
 800e8c2:	bf00      	nop
 800e8c4:	370c      	adds	r7, #12
 800e8c6:	46bd      	mov	sp, r7
 800e8c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8cc:	4770      	bx	lr

0800e8ce <dmp_icm20948_set_data_output_control1>:
 *	PED_STEPDET_SET		0x0010 - timestamp when each step is detected
 *	HEADER2_SET			0x0008 - enable/disable data output in data output control register 2
 *	PED_STEPIND_SET		0x0007 - number of steps detected will be attached to the 3 least significant bits of header
 */
int dmp_icm20948_set_data_output_control1(struct inv_icm20948 * s, int output_mask)
{
 800e8ce:	b580      	push	{r7, lr}
 800e8d0:	b084      	sub	sp, #16
 800e8d2:	af00      	add	r7, sp, #0
 800e8d4:	6078      	str	r0, [r7, #4]
 800e8d6:	6039      	str	r1, [r7, #0]

    int result;
    unsigned char data_output_control_reg1[2];

    data_output_control_reg1[0] = (unsigned char)(output_mask >> 8);
 800e8d8:	683b      	ldr	r3, [r7, #0]
 800e8da:	121b      	asrs	r3, r3, #8
 800e8dc:	b2db      	uxtb	r3, r3
 800e8de:	723b      	strb	r3, [r7, #8]
    data_output_control_reg1[1] = (unsigned char)(output_mask & 0xff);
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	b2db      	uxtb	r3, r3
 800e8e4:	727b      	strb	r3, [r7, #9]

    result = inv_icm20948_write_mems(s, DATA_OUT_CTL1, 2, data_output_control_reg1);
 800e8e6:	f107 0308 	add.w	r3, r7, #8
 800e8ea:	2202      	movs	r2, #2
 800e8ec:	2140      	movs	r1, #64	; 0x40
 800e8ee:	6878      	ldr	r0, [r7, #4]
 800e8f0:	f005 fa1b 	bl	8013d2a <inv_icm20948_write_mems>
 800e8f4:	60f8      	str	r0, [r7, #12]

    return result;
 800e8f6:	68fb      	ldr	r3, [r7, #12]
}
 800e8f8:	4618      	mov	r0, r3
 800e8fa:	3710      	adds	r7, #16
 800e8fc:	46bd      	mov	sp, r7
 800e8fe:	bd80      	pop	{r7, pc}

0800e900 <dmp_icm20948_set_data_output_control2>:
 *	GYRO_ACCURACY_SET	0x2000 - gyro accuracy when changes, HEADER2_SET also needs to be set in data output control regsiter 1
 *	CPASS_ACCURACY_SET	0x1000 - compass accuracy when changes, HEADER2_SET also needs to be set in data output control regsiter 1
 *	BATCH_MODE_EN		0x0100 - enable batching
 */
int dmp_icm20948_set_data_output_control2(struct inv_icm20948 * s, int output_mask)
{
 800e900:	b580      	push	{r7, lr}
 800e902:	b084      	sub	sp, #16
 800e904:	af00      	add	r7, sp, #0
 800e906:	6078      	str	r0, [r7, #4]
 800e908:	6039      	str	r1, [r7, #0]
    int result;
    static unsigned char data_output_control_reg2[2]={0};

    data_output_control_reg2[0] = (unsigned char)(output_mask >> 8);
 800e90a:	683b      	ldr	r3, [r7, #0]
 800e90c:	121b      	asrs	r3, r3, #8
 800e90e:	b2da      	uxtb	r2, r3
 800e910:	4b08      	ldr	r3, [pc, #32]	; (800e934 <dmp_icm20948_set_data_output_control2+0x34>)
 800e912:	701a      	strb	r2, [r3, #0]
    data_output_control_reg2[1] = (unsigned char)(output_mask & 0xff);
 800e914:	683b      	ldr	r3, [r7, #0]
 800e916:	b2da      	uxtb	r2, r3
 800e918:	4b06      	ldr	r3, [pc, #24]	; (800e934 <dmp_icm20948_set_data_output_control2+0x34>)
 800e91a:	705a      	strb	r2, [r3, #1]

    result = inv_icm20948_write_mems(s, DATA_OUT_CTL2, 2, data_output_control_reg2);
 800e91c:	4b05      	ldr	r3, [pc, #20]	; (800e934 <dmp_icm20948_set_data_output_control2+0x34>)
 800e91e:	2202      	movs	r2, #2
 800e920:	2142      	movs	r1, #66	; 0x42
 800e922:	6878      	ldr	r0, [r7, #4]
 800e924:	f005 fa01 	bl	8013d2a <inv_icm20948_write_mems>
 800e928:	60f8      	str	r0, [r7, #12]

    return result;
 800e92a:	68fb      	ldr	r3, [r7, #12]
}
 800e92c:	4618      	mov	r0, r3
 800e92e:	3710      	adds	r7, #16
 800e930:	46bd      	mov	sp, r7
 800e932:	bd80      	pop	{r7, pc}
 800e934:	20001258 	.word	0x20001258

0800e938 <dmp_icm20948_reset_control_registers>:
/**
 * Clears all output control registers:
 *	data output control register 1, data output control register 2, data interrupt control register, motion event control regsiter, data ready status register
 */
int dmp_icm20948_reset_control_registers(struct inv_icm20948 * s)
{
 800e938:	b580      	push	{r7, lr}
 800e93a:	b084      	sub	sp, #16
 800e93c:	af00      	add	r7, sp, #0
 800e93e:	6078      	str	r0, [r7, #4]
    int result;
    unsigned char data[4]={0};
 800e940:	2300      	movs	r3, #0
 800e942:	60bb      	str	r3, [r7, #8]

    //reset data output control registers
    result = inv_icm20948_write_mems(s, DATA_OUT_CTL1, 2, &data[0]);
 800e944:	f107 0308 	add.w	r3, r7, #8
 800e948:	2202      	movs	r2, #2
 800e94a:	2140      	movs	r1, #64	; 0x40
 800e94c:	6878      	ldr	r0, [r7, #4]
 800e94e:	f005 f9ec 	bl	8013d2a <inv_icm20948_write_mems>
 800e952:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, DATA_OUT_CTL2, 2, &data[0]);
 800e954:	f107 0308 	add.w	r3, r7, #8
 800e958:	2202      	movs	r2, #2
 800e95a:	2142      	movs	r1, #66	; 0x42
 800e95c:	6878      	ldr	r0, [r7, #4]
 800e95e:	f005 f9e4 	bl	8013d2a <inv_icm20948_write_mems>
 800e962:	4602      	mov	r2, r0
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	4413      	add	r3, r2
 800e968:	60fb      	str	r3, [r7, #12]

    //reset data interrupt control register
    result += inv_icm20948_write_mems(s, DATA_INTR_CTL, 2, &data[0]);
 800e96a:	f107 0308 	add.w	r3, r7, #8
 800e96e:	2202      	movs	r2, #2
 800e970:	214c      	movs	r1, #76	; 0x4c
 800e972:	6878      	ldr	r0, [r7, #4]
 800e974:	f005 f9d9 	bl	8013d2a <inv_icm20948_write_mems>
 800e978:	4602      	mov	r2, r0
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	4413      	add	r3, r2
 800e97e:	60fb      	str	r3, [r7, #12]

    //reset motion event control register
    result += inv_icm20948_write_mems(s, MOTION_EVENT_CTL, 2, &data[0]);
 800e980:	f107 0308 	add.w	r3, r7, #8
 800e984:	2202      	movs	r2, #2
 800e986:	214e      	movs	r1, #78	; 0x4e
 800e988:	6878      	ldr	r0, [r7, #4]
 800e98a:	f005 f9ce 	bl	8013d2a <inv_icm20948_write_mems>
 800e98e:	4602      	mov	r2, r0
 800e990:	68fb      	ldr	r3, [r7, #12]
 800e992:	4413      	add	r3, r2
 800e994:	60fb      	str	r3, [r7, #12]

    //reset data ready status register
    result += inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, &data[0]);
 800e996:	f107 0308 	add.w	r3, r7, #8
 800e99a:	2202      	movs	r2, #2
 800e99c:	218a      	movs	r1, #138	; 0x8a
 800e99e:	6878      	ldr	r0, [r7, #4]
 800e9a0:	f005 f9c3 	bl	8013d2a <inv_icm20948_write_mems>
 800e9a4:	4602      	mov	r2, r0
 800e9a6:	68fb      	ldr	r3, [r7, #12]
 800e9a8:	4413      	add	r3, r2
 800e9aa:	60fb      	str	r3, [r7, #12]
    //result += inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, inv_icm20948_convert_int16_to_big8(3, data)); //fixme

    if (result) 
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d001      	beq.n	800e9b6 <dmp_icm20948_reset_control_registers+0x7e>
        return result;
 800e9b2:	68fb      	ldr	r3, [r7, #12]
 800e9b4:	e000      	b.n	800e9b8 <dmp_icm20948_reset_control_registers+0x80>

    return 0;
 800e9b6:	2300      	movs	r3, #0
}
 800e9b8:	4618      	mov	r0, r3
 800e9ba:	3710      	adds	r7, #16
 800e9bc:	46bd      	mov	sp, r7
 800e9be:	bd80      	pop	{r7, pc}

0800e9c0 <dmp_icm20948_set_data_interrupt_control>:
 *	PED_STEPDET_SET		0x0010 - timestamp when each step is detected
 *	HEADER2_SET			0x0008 - data output defined in data output control register 2
 *	PED_STEPIND_SET		0x0007 - number of steps detected will be attached to the 3 least significant bits of header
 */
int dmp_icm20948_set_data_interrupt_control(struct inv_icm20948 * s, uint32_t interrupt_ctl)
{
 800e9c0:	b580      	push	{r7, lr}
 800e9c2:	b084      	sub	sp, #16
 800e9c4:	af00      	add	r7, sp, #0
 800e9c6:	6078      	str	r0, [r7, #4]
 800e9c8:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[2]={0};
 800e9ca:	2300      	movs	r3, #0
 800e9cc:	813b      	strh	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, DATA_INTR_CTL, 2, inv_icm20948_convert_int16_to_big8(interrupt_ctl, big8));
 800e9ce:	683b      	ldr	r3, [r7, #0]
 800e9d0:	b21b      	sxth	r3, r3
 800e9d2:	f107 0208 	add.w	r2, r7, #8
 800e9d6:	4611      	mov	r1, r2
 800e9d8:	4618      	mov	r0, r3
 800e9da:	f7ff feff 	bl	800e7dc <inv_icm20948_convert_int16_to_big8>
 800e9de:	4603      	mov	r3, r0
 800e9e0:	2202      	movs	r2, #2
 800e9e2:	214c      	movs	r1, #76	; 0x4c
 800e9e4:	6878      	ldr	r0, [r7, #4]
 800e9e6:	f005 f9a0 	bl	8013d2a <inv_icm20948_write_mems>
 800e9ea:	60f8      	str	r0, [r7, #12]

    if (result) 
 800e9ec:	68fb      	ldr	r3, [r7, #12]
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d001      	beq.n	800e9f6 <dmp_icm20948_set_data_interrupt_control+0x36>
        return result;
 800e9f2:	68fb      	ldr	r3, [r7, #12]
 800e9f4:	e000      	b.n	800e9f8 <dmp_icm20948_set_data_interrupt_control+0x38>

    return 0;
 800e9f6:	2300      	movs	r3, #0
}
 800e9f8:	4618      	mov	r0, r3
 800e9fa:	3710      	adds	r7, #16
 800e9fc:	46bd      	mov	sp, r7
 800e9fe:	bd80      	pop	{r7, pc}

0800ea00 <dmp_icm20948_set_FIFO_watermark>:
/**
 * Sets FIFO watermark. DMP will send FIFO interrupt if FIFO count > FIFO watermark
 * @param[in] fifo_wm	FIFO watermark set to 80% of actual FIFO size by default
 */
int dmp_icm20948_set_FIFO_watermark(struct inv_icm20948 * s, unsigned short fifo_wm)
{
 800ea00:	b580      	push	{r7, lr}
 800ea02:	b084      	sub	sp, #16
 800ea04:	af00      	add	r7, sp, #0
 800ea06:	6078      	str	r0, [r7, #4]
 800ea08:	460b      	mov	r3, r1
 800ea0a:	807b      	strh	r3, [r7, #2]
    int result;
    unsigned char big8[2]={0};
 800ea0c:	2300      	movs	r3, #0
 800ea0e:	813b      	strh	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, FIFO_WATERMARK, 2, inv_icm20948_convert_int16_to_big8(fifo_wm,big8));
 800ea10:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ea14:	f107 0208 	add.w	r2, r7, #8
 800ea18:	4611      	mov	r1, r2
 800ea1a:	4618      	mov	r0, r3
 800ea1c:	f7ff fede 	bl	800e7dc <inv_icm20948_convert_int16_to_big8>
 800ea20:	4603      	mov	r3, r0
 800ea22:	2202      	movs	r2, #2
 800ea24:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
 800ea28:	6878      	ldr	r0, [r7, #4]
 800ea2a:	f005 f97e 	bl	8013d2a <inv_icm20948_write_mems>
 800ea2e:	60f8      	str	r0, [r7, #12]

    if (result)
 800ea30:	68fb      	ldr	r3, [r7, #12]
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	d001      	beq.n	800ea3a <dmp_icm20948_set_FIFO_watermark+0x3a>
        return result;
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	e000      	b.n	800ea3c <dmp_icm20948_set_FIFO_watermark+0x3c>

    return 0;
 800ea3a:	2300      	movs	r3, #0
}
 800ea3c:	4618      	mov	r0, r3
 800ea3e:	3710      	adds	r7, #16
 800ea40:	46bd      	mov	sp, r7
 800ea42:	bd80      	pop	{r7, pc}

0800ea44 <dmp_icm20948_set_data_rdy_status>:
 *	gyro samples available		0x1
 *	accel samples available		0x2
 *	secondary samples available	0x8
 */
int dmp_icm20948_set_data_rdy_status(struct inv_icm20948 * s, unsigned short data_rdy)
{
 800ea44:	b580      	push	{r7, lr}
 800ea46:	b084      	sub	sp, #16
 800ea48:	af00      	add	r7, sp, #0
 800ea4a:	6078      	str	r0, [r7, #4]
 800ea4c:	460b      	mov	r3, r1
 800ea4e:	807b      	strh	r3, [r7, #2]
    int result;
    unsigned char big8[2]={0};
 800ea50:	2300      	movs	r3, #0
 800ea52:	813b      	strh	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, DATA_RDY_STATUS, 2, inv_icm20948_convert_int16_to_big8(data_rdy, big8));
 800ea54:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ea58:	f107 0208 	add.w	r2, r7, #8
 800ea5c:	4611      	mov	r1, r2
 800ea5e:	4618      	mov	r0, r3
 800ea60:	f7ff febc 	bl	800e7dc <inv_icm20948_convert_int16_to_big8>
 800ea64:	4603      	mov	r3, r0
 800ea66:	2202      	movs	r2, #2
 800ea68:	218a      	movs	r1, #138	; 0x8a
 800ea6a:	6878      	ldr	r0, [r7, #4]
 800ea6c:	f005 f95d 	bl	8013d2a <inv_icm20948_write_mems>
 800ea70:	60f8      	str	r0, [r7, #12]

    if (result) 
 800ea72:	68fb      	ldr	r3, [r7, #12]
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d001      	beq.n	800ea7c <dmp_icm20948_set_data_rdy_status+0x38>
        return result;
 800ea78:	68fb      	ldr	r3, [r7, #12]
 800ea7a:	e000      	b.n	800ea7e <dmp_icm20948_set_data_rdy_status+0x3a>

    return 0;
 800ea7c:	2300      	movs	r3, #0
}
 800ea7e:	4618      	mov	r0, r3
 800ea80:	3710      	adds	r7, #16
 800ea82:	46bd      	mov	sp, r7
 800ea84:	bd80      	pop	{r7, pc}

0800ea86 <dmp_icm20948_set_motion_event_control>:
 *	GEOMAG_EN			0x0008 - Geomag algorithm execution
 *	BTS_LTS_EN          0x0004 - bring & look to see
 *	BAC_ACCEL_ONLY_EN   0x0002 - run BAC as accel only
 */
int dmp_icm20948_set_motion_event_control(struct inv_icm20948 * s, unsigned short output_mask)
{
 800ea86:	b580      	push	{r7, lr}
 800ea88:	b084      	sub	sp, #16
 800ea8a:	af00      	add	r7, sp, #0
 800ea8c:	6078      	str	r0, [r7, #4]
 800ea8e:	460b      	mov	r3, r1
 800ea90:	807b      	strh	r3, [r7, #2]
    int result;
    unsigned char motion_event_control_reg[2];

    motion_event_control_reg[0] = (unsigned char)(output_mask >> 8);
 800ea92:	887b      	ldrh	r3, [r7, #2]
 800ea94:	0a1b      	lsrs	r3, r3, #8
 800ea96:	b29b      	uxth	r3, r3
 800ea98:	b2db      	uxtb	r3, r3
 800ea9a:	723b      	strb	r3, [r7, #8]
    motion_event_control_reg[1] = (unsigned char)(output_mask & 0xff);
 800ea9c:	887b      	ldrh	r3, [r7, #2]
 800ea9e:	b2db      	uxtb	r3, r3
 800eaa0:	727b      	strb	r3, [r7, #9]

    result = inv_icm20948_write_mems(s, MOTION_EVENT_CTL, 2, motion_event_control_reg);
 800eaa2:	f107 0308 	add.w	r3, r7, #8
 800eaa6:	2202      	movs	r2, #2
 800eaa8:	214e      	movs	r1, #78	; 0x4e
 800eaaa:	6878      	ldr	r0, [r7, #4]
 800eaac:	f005 f93d 	bl	8013d2a <inv_icm20948_write_mems>
 800eab0:	60f8      	str	r0, [r7, #12]

    return result;
 800eab2:	68fb      	ldr	r3, [r7, #12]
}
 800eab4:	4618      	mov	r0, r3
 800eab6:	3710      	adds	r7, #16
 800eab8:	46bd      	mov	sp, r7
 800eaba:	bd80      	pop	{r7, pc}

0800eabc <dmp_icm20948_set_sensor_rate>:
 *		INV_SENSOR_INVALID,
 *	};
 * @param[in] divider	desired ODR = base engine rate/(divider + 1)
 */
int dmp_icm20948_set_sensor_rate(struct inv_icm20948 * s, int invSensor, short divider)
{
 800eabc:	b590      	push	{r4, r7, lr}
 800eabe:	b089      	sub	sp, #36	; 0x24
 800eac0:	af00      	add	r7, sp, #0
 800eac2:	60f8      	str	r0, [r7, #12]
 800eac4:	60b9      	str	r1, [r7, #8]
 800eac6:	4613      	mov	r3, r2
 800eac8:	80fb      	strh	r3, [r7, #6]
    int result;
    unsigned char big8[2]={0};
 800eaca:	2300      	movs	r3, #0
 800eacc:	82bb      	strh	r3, [r7, #20]
    int odr_addr = 0;
 800eace:	2300      	movs	r3, #0
 800ead0:	61fb      	str	r3, [r7, #28]

    switch (invSensor) {
 800ead2:	68bb      	ldr	r3, [r7, #8]
 800ead4:	2b0c      	cmp	r3, #12
 800ead6:	d83e      	bhi.n	800eb56 <dmp_icm20948_set_sensor_rate+0x9a>
 800ead8:	a201      	add	r2, pc, #4	; (adr r2, 800eae0 <dmp_icm20948_set_sensor_rate+0x24>)
 800eada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eade:	bf00      	nop
 800eae0:	0800eb15 	.word	0x0800eb15
 800eae4:	0800eb1b 	.word	0x0800eb1b
 800eae8:	0800eb57 	.word	0x0800eb57
 800eaec:	0800eb21 	.word	0x0800eb21
 800eaf0:	0800eb27 	.word	0x0800eb27
 800eaf4:	0800eb2d 	.word	0x0800eb2d
 800eaf8:	0800eb33 	.word	0x0800eb33
 800eafc:	0800eb39 	.word	0x0800eb39
 800eb00:	0800eb3f 	.word	0x0800eb3f
 800eb04:	0800eb45 	.word	0x0800eb45
 800eb08:	0800eb4b 	.word	0x0800eb4b
 800eb0c:	0800eb51 	.word	0x0800eb51
 800eb10:	0800eb57 	.word	0x0800eb57
        case INV_SENSOR_ACCEL:
            odr_addr = ODR_ACCEL;
 800eb14:	23be      	movs	r3, #190	; 0xbe
 800eb16:	61fb      	str	r3, [r7, #28]
            break;
 800eb18:	e01d      	b.n	800eb56 <dmp_icm20948_set_sensor_rate+0x9a>
        case INV_SENSOR_GYRO:
            odr_addr = ODR_GYRO;
 800eb1a:	23ba      	movs	r3, #186	; 0xba
 800eb1c:	61fb      	str	r3, [r7, #28]
            break;
 800eb1e:	e01a      	b.n	800eb56 <dmp_icm20948_set_sensor_rate+0x9a>
        case INV_SENSOR_COMPASS:
            odr_addr = ODR_CPASS;
 800eb20:	23b6      	movs	r3, #182	; 0xb6
 800eb22:	61fb      	str	r3, [r7, #28]
            break;
 800eb24:	e017      	b.n	800eb56 <dmp_icm20948_set_sensor_rate+0x9a>
        case INV_SENSOR_ALS:
            odr_addr = ODR_ALS;
 800eb26:	23b2      	movs	r3, #178	; 0xb2
 800eb28:	61fb      	str	r3, [r7, #28]
            break;
 800eb2a:	e014      	b.n	800eb56 <dmp_icm20948_set_sensor_rate+0x9a>
        case INV_SENSOR_SIXQ:
            odr_addr = ODR_QUAT6;
 800eb2c:	23ac      	movs	r3, #172	; 0xac
 800eb2e:	61fb      	str	r3, [r7, #28]
            break;
 800eb30:	e011      	b.n	800eb56 <dmp_icm20948_set_sensor_rate+0x9a>
        case INV_SENSOR_NINEQ:
            odr_addr = ODR_QUAT9;
 800eb32:	23a8      	movs	r3, #168	; 0xa8
 800eb34:	61fb      	str	r3, [r7, #28]
            break;
 800eb36:	e00e      	b.n	800eb56 <dmp_icm20948_set_sensor_rate+0x9a>
        case INV_SENSOR_GEOMAG:
            odr_addr = ODR_GEOMAG;
 800eb38:	23a0      	movs	r3, #160	; 0xa0
 800eb3a:	61fb      	str	r3, [r7, #28]
            break;
 800eb3c:	e00b      	b.n	800eb56 <dmp_icm20948_set_sensor_rate+0x9a>
        case INV_SENSOR_PEDQ:
            odr_addr = ODR_PQUAT6;
 800eb3e:	23a4      	movs	r3, #164	; 0xa4
 800eb40:	61fb      	str	r3, [r7, #28]
            break;
 800eb42:	e008      	b.n	800eb56 <dmp_icm20948_set_sensor_rate+0x9a>
        case INV_SENSOR_PRESSURE:
            odr_addr = ODR_PRESSURE;
 800eb44:	23bc      	movs	r3, #188	; 0xbc
 800eb46:	61fb      	str	r3, [r7, #28]
            break;
 800eb48:	e005      	b.n	800eb56 <dmp_icm20948_set_sensor_rate+0x9a>
        case INV_SENSOR_CALIB_GYRO:
            odr_addr = ODR_GYRO_CALIBR;
 800eb4a:	23b8      	movs	r3, #184	; 0xb8
 800eb4c:	61fb      	str	r3, [r7, #28]
            break;
 800eb4e:	e002      	b.n	800eb56 <dmp_icm20948_set_sensor_rate+0x9a>
        case INV_SENSOR_CALIB_COMPASS:
            odr_addr = ODR_CPASS_CALIBR;
 800eb50:	23b4      	movs	r3, #180	; 0xb4
 800eb52:	61fb      	str	r3, [r7, #28]
            break;
 800eb54:	bf00      	nop
        case INV_SENSOR_STEP_COUNTER:
            //odr_addr = PED_RATE + 2; //PED_RATE is a 4-byte address but only writing 2 bytes here
            break;
    }	

    result = inv_icm20948_write_mems(s, odr_addr, 2, inv_icm20948_convert_int16_to_big8(divider, big8));
 800eb56:	69fb      	ldr	r3, [r7, #28]
 800eb58:	b29c      	uxth	r4, r3
 800eb5a:	f107 0214 	add.w	r2, r7, #20
 800eb5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800eb62:	4611      	mov	r1, r2
 800eb64:	4618      	mov	r0, r3
 800eb66:	f7ff fe39 	bl	800e7dc <inv_icm20948_convert_int16_to_big8>
 800eb6a:	4603      	mov	r3, r0
 800eb6c:	2202      	movs	r2, #2
 800eb6e:	4621      	mov	r1, r4
 800eb70:	68f8      	ldr	r0, [r7, #12]
 800eb72:	f005 f8da 	bl	8013d2a <inv_icm20948_write_mems>
 800eb76:	61b8      	str	r0, [r7, #24]

    if (result)
 800eb78:	69bb      	ldr	r3, [r7, #24]
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d001      	beq.n	800eb82 <dmp_icm20948_set_sensor_rate+0xc6>
        return result;
 800eb7e:	69bb      	ldr	r3, [r7, #24]
 800eb80:	e000      	b.n	800eb84 <dmp_icm20948_set_sensor_rate+0xc8>

    return 0;
 800eb82:	2300      	movs	r3, #0
}
 800eb84:	4618      	mov	r0, r3
 800eb86:	3724      	adds	r7, #36	; 0x24
 800eb88:	46bd      	mov	sp, r7
 800eb8a:	bd90      	pop	{r4, r7, pc}

0800eb8c <dmp_icm20948_set_batchmode_params>:
 *	BIT 1 set: 2 - tie to accel
 *	BIT 2 set: 4 - tie to pressure in Diamond
 *	BIT 3 set: 8 - tie to secondary
 */
int dmp_icm20948_set_batchmode_params(struct inv_icm20948 * s, unsigned int thld, short mask)
{
 800eb8c:	b580      	push	{r7, lr}
 800eb8e:	b088      	sub	sp, #32
 800eb90:	af00      	add	r7, sp, #0
 800eb92:	60f8      	str	r0, [r7, #12]
 800eb94:	60b9      	str	r1, [r7, #8]
 800eb96:	4613      	mov	r3, r2
 800eb98:	80fb      	strh	r3, [r7, #6]
    int result;
    unsigned char big8[4]={0};
 800eb9a:	2300      	movs	r3, #0
 800eb9c:	61bb      	str	r3, [r7, #24]
    unsigned char data[2]={0};
 800eb9e:	2300      	movs	r3, #0
 800eba0:	82bb      	strh	r3, [r7, #20]

    result = inv_icm20948_write_mems(s, BM_BATCH_CNTR, 4, big8);
 800eba2:	f107 0318 	add.w	r3, r7, #24
 800eba6:	2204      	movs	r2, #4
 800eba8:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 800ebac:	68f8      	ldr	r0, [r7, #12]
 800ebae:	f005 f8bc 	bl	8013d2a <inv_icm20948_write_mems>
 800ebb2:	61f8      	str	r0, [r7, #28]
    result += inv_icm20948_write_mems(s, BM_BATCH_THLD, 4, inv_icm20948_convert_int32_to_big8(thld,big8));
 800ebb4:	68bb      	ldr	r3, [r7, #8]
 800ebb6:	f107 0218 	add.w	r2, r7, #24
 800ebba:	4611      	mov	r1, r2
 800ebbc:	4618      	mov	r0, r3
 800ebbe:	f7ff fe26 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800ebc2:	4603      	mov	r3, r0
 800ebc4:	2204      	movs	r2, #4
 800ebc6:	f44f 719e 	mov.w	r1, #316	; 0x13c
 800ebca:	68f8      	ldr	r0, [r7, #12]
 800ebcc:	f005 f8ad 	bl	8013d2a <inv_icm20948_write_mems>
 800ebd0:	4602      	mov	r2, r0
 800ebd2:	69fb      	ldr	r3, [r7, #28]
 800ebd4:	4413      	add	r3, r2
 800ebd6:	61fb      	str	r3, [r7, #28]
    result += inv_icm20948_write_mems(s, BM_BATCH_MASK, 2, inv_icm20948_convert_int16_to_big8(mask,data));
 800ebd8:	f107 0214 	add.w	r2, r7, #20
 800ebdc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ebe0:	4611      	mov	r1, r2
 800ebe2:	4618      	mov	r0, r3
 800ebe4:	f7ff fdfa 	bl	800e7dc <inv_icm20948_convert_int16_to_big8>
 800ebe8:	4603      	mov	r3, r0
 800ebea:	2202      	movs	r2, #2
 800ebec:	f44f 71af 	mov.w	r1, #350	; 0x15e
 800ebf0:	68f8      	ldr	r0, [r7, #12]
 800ebf2:	f005 f89a 	bl	8013d2a <inv_icm20948_write_mems>
 800ebf6:	4602      	mov	r2, r0
 800ebf8:	69fb      	ldr	r3, [r7, #28]
 800ebfa:	4413      	add	r3, r2
 800ebfc:	61fb      	str	r3, [r7, #28]

    if (result)
 800ebfe:	69fb      	ldr	r3, [r7, #28]
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d001      	beq.n	800ec08 <dmp_icm20948_set_batchmode_params+0x7c>
        return result;
 800ec04:	69fb      	ldr	r3, [r7, #28]
 800ec06:	e000      	b.n	800ec0a <dmp_icm20948_set_batchmode_params+0x7e>

    return 0;
 800ec08:	2300      	movs	r3, #0
}
 800ec0a:	4618      	mov	r0, r3
 800ec0c:	3720      	adds	r7, #32
 800ec0e:	46bd      	mov	sp, r7
 800ec10:	bd80      	pop	{r7, pc}

0800ec12 <dmp_icm20948_set_bias_acc>:
 *	[0] accel_x
 *	[1] accel_y
 *	[2] accel_z
 */
int dmp_icm20948_set_bias_acc(struct inv_icm20948 * s, int *bias)
{
 800ec12:	b580      	push	{r7, lr}
 800ec14:	b084      	sub	sp, #16
 800ec16:	af00      	add	r7, sp, #0
 800ec18:	6078      	str	r0, [r7, #4]
 800ec1a:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 800ec1c:	2300      	movs	r3, #0
 800ec1e:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, ACCEL_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800ec20:	683b      	ldr	r3, [r7, #0]
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	f107 0208 	add.w	r2, r7, #8
 800ec28:	4611      	mov	r1, r2
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	f7ff fdef 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800ec30:	4603      	mov	r3, r0
 800ec32:	2204      	movs	r2, #4
 800ec34:	f240 61e4 	movw	r1, #1764	; 0x6e4
 800ec38:	6878      	ldr	r0, [r7, #4]
 800ec3a:	f005 f876 	bl	8013d2a <inv_icm20948_write_mems>
 800ec3e:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, ACCEL_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800ec40:	683b      	ldr	r3, [r7, #0]
 800ec42:	3304      	adds	r3, #4
 800ec44:	681b      	ldr	r3, [r3, #0]
 800ec46:	f107 0208 	add.w	r2, r7, #8
 800ec4a:	4611      	mov	r1, r2
 800ec4c:	4618      	mov	r0, r3
 800ec4e:	f7ff fdde 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800ec52:	4603      	mov	r3, r0
 800ec54:	2204      	movs	r2, #4
 800ec56:	f44f 61dd 	mov.w	r1, #1768	; 0x6e8
 800ec5a:	6878      	ldr	r0, [r7, #4]
 800ec5c:	f005 f865 	bl	8013d2a <inv_icm20948_write_mems>
 800ec60:	4602      	mov	r2, r0
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	4413      	add	r3, r2
 800ec66:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, ACCEL_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800ec68:	683b      	ldr	r3, [r7, #0]
 800ec6a:	3308      	adds	r3, #8
 800ec6c:	681b      	ldr	r3, [r3, #0]
 800ec6e:	f107 0208 	add.w	r2, r7, #8
 800ec72:	4611      	mov	r1, r2
 800ec74:	4618      	mov	r0, r3
 800ec76:	f7ff fdca 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800ec7a:	4603      	mov	r3, r0
 800ec7c:	2204      	movs	r2, #4
 800ec7e:	f240 61ec 	movw	r1, #1772	; 0x6ec
 800ec82:	6878      	ldr	r0, [r7, #4]
 800ec84:	f005 f851 	bl	8013d2a <inv_icm20948_write_mems>
 800ec88:	4602      	mov	r2, r0
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	4413      	add	r3, r2
 800ec8e:	60fb      	str	r3, [r7, #12]

    if (result)
 800ec90:	68fb      	ldr	r3, [r7, #12]
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d001      	beq.n	800ec9a <dmp_icm20948_set_bias_acc+0x88>
        return result;
 800ec96:	68fb      	ldr	r3, [r7, #12]
 800ec98:	e000      	b.n	800ec9c <dmp_icm20948_set_bias_acc+0x8a>

    return 0;
 800ec9a:	2300      	movs	r3, #0
}
 800ec9c:	4618      	mov	r0, r3
 800ec9e:	3710      	adds	r7, #16
 800eca0:	46bd      	mov	sp, r7
 800eca2:	bd80      	pop	{r7, pc}

0800eca4 <dmp_icm20948_set_bias_gyr>:
 *	[0] gyro_x
 *	[1] gyro_y
 *	[2] gyro_z
 */
int dmp_icm20948_set_bias_gyr(struct inv_icm20948 * s, int *bias)
{
 800eca4:	b580      	push	{r7, lr}
 800eca6:	b084      	sub	sp, #16
 800eca8:	af00      	add	r7, sp, #0
 800ecaa:	6078      	str	r0, [r7, #4]
 800ecac:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 800ecae:	2300      	movs	r3, #0
 800ecb0:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, GYRO_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800ecb2:	683b      	ldr	r3, [r7, #0]
 800ecb4:	681b      	ldr	r3, [r3, #0]
 800ecb6:	f107 0208 	add.w	r2, r7, #8
 800ecba:	4611      	mov	r1, r2
 800ecbc:	4618      	mov	r0, r3
 800ecbe:	f7ff fda6 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800ecc2:	4603      	mov	r3, r0
 800ecc4:	2204      	movs	r2, #4
 800ecc6:	f640 01b4 	movw	r1, #2228	; 0x8b4
 800ecca:	6878      	ldr	r0, [r7, #4]
 800eccc:	f005 f82d 	bl	8013d2a <inv_icm20948_write_mems>
 800ecd0:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, GYRO_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800ecd2:	683b      	ldr	r3, [r7, #0]
 800ecd4:	3304      	adds	r3, #4
 800ecd6:	681b      	ldr	r3, [r3, #0]
 800ecd8:	f107 0208 	add.w	r2, r7, #8
 800ecdc:	4611      	mov	r1, r2
 800ecde:	4618      	mov	r0, r3
 800ece0:	f7ff fd95 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800ece4:	4603      	mov	r3, r0
 800ece6:	2204      	movs	r2, #4
 800ece8:	f640 01b8 	movw	r1, #2232	; 0x8b8
 800ecec:	6878      	ldr	r0, [r7, #4]
 800ecee:	f005 f81c 	bl	8013d2a <inv_icm20948_write_mems>
 800ecf2:	4602      	mov	r2, r0
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	4413      	add	r3, r2
 800ecf8:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, GYRO_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800ecfa:	683b      	ldr	r3, [r7, #0]
 800ecfc:	3308      	adds	r3, #8
 800ecfe:	681b      	ldr	r3, [r3, #0]
 800ed00:	f107 0208 	add.w	r2, r7, #8
 800ed04:	4611      	mov	r1, r2
 800ed06:	4618      	mov	r0, r3
 800ed08:	f7ff fd81 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800ed0c:	4603      	mov	r3, r0
 800ed0e:	2204      	movs	r2, #4
 800ed10:	f640 01bc 	movw	r1, #2236	; 0x8bc
 800ed14:	6878      	ldr	r0, [r7, #4]
 800ed16:	f005 f808 	bl	8013d2a <inv_icm20948_write_mems>
 800ed1a:	4602      	mov	r2, r0
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	4413      	add	r3, r2
 800ed20:	60fb      	str	r3, [r7, #12]

    if (result)
 800ed22:	68fb      	ldr	r3, [r7, #12]
 800ed24:	2b00      	cmp	r3, #0
 800ed26:	d001      	beq.n	800ed2c <dmp_icm20948_set_bias_gyr+0x88>
        return result;
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	e000      	b.n	800ed2e <dmp_icm20948_set_bias_gyr+0x8a>

    return 0;
 800ed2c:	2300      	movs	r3, #0
}
 800ed2e:	4618      	mov	r0, r3
 800ed30:	3710      	adds	r7, #16
 800ed32:	46bd      	mov	sp, r7
 800ed34:	bd80      	pop	{r7, pc}

0800ed36 <dmp_icm20948_set_bias_cmp>:
 *	[0] compass_x
 *	[1] compass_y
 *	[2] compass_z
 */
int dmp_icm20948_set_bias_cmp(struct inv_icm20948 * s, int *bias)
{
 800ed36:	b580      	push	{r7, lr}
 800ed38:	b084      	sub	sp, #16
 800ed3a:	af00      	add	r7, sp, #0
 800ed3c:	6078      	str	r0, [r7, #4]
 800ed3e:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 800ed40:	2300      	movs	r3, #0
 800ed42:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, CPASS_BIAS_X, 4, inv_icm20948_convert_int32_to_big8(bias[0], big8));
 800ed44:	683b      	ldr	r3, [r7, #0]
 800ed46:	681b      	ldr	r3, [r3, #0]
 800ed48:	f107 0208 	add.w	r2, r7, #8
 800ed4c:	4611      	mov	r1, r2
 800ed4e:	4618      	mov	r0, r3
 800ed50:	f7ff fd5d 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800ed54:	4603      	mov	r3, r0
 800ed56:	2204      	movs	r2, #4
 800ed58:	f240 71e4 	movw	r1, #2020	; 0x7e4
 800ed5c:	6878      	ldr	r0, [r7, #4]
 800ed5e:	f004 ffe4 	bl	8013d2a <inv_icm20948_write_mems>
 800ed62:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_BIAS_Y, 4, inv_icm20948_convert_int32_to_big8(bias[1], big8));
 800ed64:	683b      	ldr	r3, [r7, #0]
 800ed66:	3304      	adds	r3, #4
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	f107 0208 	add.w	r2, r7, #8
 800ed6e:	4611      	mov	r1, r2
 800ed70:	4618      	mov	r0, r3
 800ed72:	f7ff fd4c 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800ed76:	4603      	mov	r3, r0
 800ed78:	2204      	movs	r2, #4
 800ed7a:	f44f 61fd 	mov.w	r1, #2024	; 0x7e8
 800ed7e:	6878      	ldr	r0, [r7, #4]
 800ed80:	f004 ffd3 	bl	8013d2a <inv_icm20948_write_mems>
 800ed84:	4602      	mov	r2, r0
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	4413      	add	r3, r2
 800ed8a:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_BIAS_Z, 4, inv_icm20948_convert_int32_to_big8(bias[2], big8));
 800ed8c:	683b      	ldr	r3, [r7, #0]
 800ed8e:	3308      	adds	r3, #8
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	f107 0208 	add.w	r2, r7, #8
 800ed96:	4611      	mov	r1, r2
 800ed98:	4618      	mov	r0, r3
 800ed9a:	f7ff fd38 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800ed9e:	4603      	mov	r3, r0
 800eda0:	2204      	movs	r2, #4
 800eda2:	f240 71ec 	movw	r1, #2028	; 0x7ec
 800eda6:	6878      	ldr	r0, [r7, #4]
 800eda8:	f004 ffbf 	bl	8013d2a <inv_icm20948_write_mems>
 800edac:	4602      	mov	r2, r0
 800edae:	68fb      	ldr	r3, [r7, #12]
 800edb0:	4413      	add	r3, r2
 800edb2:	60fb      	str	r3, [r7, #12]

    if (result)
 800edb4:	68fb      	ldr	r3, [r7, #12]
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d001      	beq.n	800edbe <dmp_icm20948_set_bias_cmp+0x88>
        return result;
 800edba:	68fb      	ldr	r3, [r7, #12]
 800edbc:	e000      	b.n	800edc0 <dmp_icm20948_set_bias_cmp+0x8a>

    return 0;
 800edbe:	2300      	movs	r3, #0
}
 800edc0:	4618      	mov	r0, r3
 800edc2:	3710      	adds	r7, #16
 800edc4:	46bd      	mov	sp, r7
 800edc6:	bd80      	pop	{r7, pc}

0800edc8 <dmp_icm20948_get_bias_acc>:
 *	[0] accel_x
 *	[1] accel_y
 *	[2] accel_z
 */
int dmp_icm20948_get_bias_acc(struct inv_icm20948 * s, int *bias)
{
 800edc8:	b590      	push	{r4, r7, lr}
 800edca:	b085      	sub	sp, #20
 800edcc:	af00      	add	r7, sp, #0
 800edce:	6078      	str	r0, [r7, #4]
 800edd0:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 800edd2:	2300      	movs	r3, #0
 800edd4:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_read_mems(s, ACCEL_BIAS_X, 4, big8);
 800edd6:	f107 0308 	add.w	r3, r7, #8
 800edda:	2204      	movs	r2, #4
 800eddc:	f240 61e4 	movw	r1, #1764	; 0x6e4
 800ede0:	6878      	ldr	r0, [r7, #4]
 800ede2:	f004 febe 	bl	8013b62 <inv_icm20948_read_mems>
 800ede6:	60f8      	str	r0, [r7, #12]
    bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 800ede8:	f107 0308 	add.w	r3, r7, #8
 800edec:	4618      	mov	r0, r3
 800edee:	f7ff fd30 	bl	800e852 <inv_icm20948_convert_big8_to_int32>
 800edf2:	4602      	mov	r2, r0
 800edf4:	683b      	ldr	r3, [r7, #0]
 800edf6:	601a      	str	r2, [r3, #0]
    result += inv_icm20948_read_mems(s, ACCEL_BIAS_Y, 4, big8);
 800edf8:	f107 0308 	add.w	r3, r7, #8
 800edfc:	2204      	movs	r2, #4
 800edfe:	f44f 61dd 	mov.w	r1, #1768	; 0x6e8
 800ee02:	6878      	ldr	r0, [r7, #4]
 800ee04:	f004 fead 	bl	8013b62 <inv_icm20948_read_mems>
 800ee08:	4602      	mov	r2, r0
 800ee0a:	68fb      	ldr	r3, [r7, #12]
 800ee0c:	4413      	add	r3, r2
 800ee0e:	60fb      	str	r3, [r7, #12]
    bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 800ee10:	683b      	ldr	r3, [r7, #0]
 800ee12:	1d1c      	adds	r4, r3, #4
 800ee14:	f107 0308 	add.w	r3, r7, #8
 800ee18:	4618      	mov	r0, r3
 800ee1a:	f7ff fd1a 	bl	800e852 <inv_icm20948_convert_big8_to_int32>
 800ee1e:	4603      	mov	r3, r0
 800ee20:	6023      	str	r3, [r4, #0]
    result += inv_icm20948_read_mems(s, ACCEL_BIAS_Z, 4, big8);
 800ee22:	f107 0308 	add.w	r3, r7, #8
 800ee26:	2204      	movs	r2, #4
 800ee28:	f240 61ec 	movw	r1, #1772	; 0x6ec
 800ee2c:	6878      	ldr	r0, [r7, #4]
 800ee2e:	f004 fe98 	bl	8013b62 <inv_icm20948_read_mems>
 800ee32:	4602      	mov	r2, r0
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	4413      	add	r3, r2
 800ee38:	60fb      	str	r3, [r7, #12]
    bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 800ee3a:	683b      	ldr	r3, [r7, #0]
 800ee3c:	f103 0408 	add.w	r4, r3, #8
 800ee40:	f107 0308 	add.w	r3, r7, #8
 800ee44:	4618      	mov	r0, r3
 800ee46:	f7ff fd04 	bl	800e852 <inv_icm20948_convert_big8_to_int32>
 800ee4a:	4603      	mov	r3, r0
 800ee4c:	6023      	str	r3, [r4, #0]

    if (result)
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d001      	beq.n	800ee58 <dmp_icm20948_get_bias_acc+0x90>
        return result;
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	e000      	b.n	800ee5a <dmp_icm20948_get_bias_acc+0x92>

    return 0;
 800ee58:	2300      	movs	r3, #0
}
 800ee5a:	4618      	mov	r0, r3
 800ee5c:	3714      	adds	r7, #20
 800ee5e:	46bd      	mov	sp, r7
 800ee60:	bd90      	pop	{r4, r7, pc}

0800ee62 <dmp_icm20948_get_bias_gyr>:
 *	[0] gyro_x
 *	[1] gyro_y
 *	[2] gyro_z
 */
int dmp_icm20948_get_bias_gyr(struct inv_icm20948 * s, int *bias)
{
 800ee62:	b590      	push	{r4, r7, lr}
 800ee64:	b085      	sub	sp, #20
 800ee66:	af00      	add	r7, sp, #0
 800ee68:	6078      	str	r0, [r7, #4]
 800ee6a:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 800ee6c:	2300      	movs	r3, #0
 800ee6e:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_read_mems(s, GYRO_BIAS_X, 4, big8);
 800ee70:	f107 0308 	add.w	r3, r7, #8
 800ee74:	2204      	movs	r2, #4
 800ee76:	f640 01b4 	movw	r1, #2228	; 0x8b4
 800ee7a:	6878      	ldr	r0, [r7, #4]
 800ee7c:	f004 fe71 	bl	8013b62 <inv_icm20948_read_mems>
 800ee80:	60f8      	str	r0, [r7, #12]
    bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 800ee82:	f107 0308 	add.w	r3, r7, #8
 800ee86:	4618      	mov	r0, r3
 800ee88:	f7ff fce3 	bl	800e852 <inv_icm20948_convert_big8_to_int32>
 800ee8c:	4602      	mov	r2, r0
 800ee8e:	683b      	ldr	r3, [r7, #0]
 800ee90:	601a      	str	r2, [r3, #0]
    result += inv_icm20948_read_mems(s, GYRO_BIAS_Y, 4, big8);
 800ee92:	f107 0308 	add.w	r3, r7, #8
 800ee96:	2204      	movs	r2, #4
 800ee98:	f640 01b8 	movw	r1, #2232	; 0x8b8
 800ee9c:	6878      	ldr	r0, [r7, #4]
 800ee9e:	f004 fe60 	bl	8013b62 <inv_icm20948_read_mems>
 800eea2:	4602      	mov	r2, r0
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	4413      	add	r3, r2
 800eea8:	60fb      	str	r3, [r7, #12]
    bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 800eeaa:	683b      	ldr	r3, [r7, #0]
 800eeac:	1d1c      	adds	r4, r3, #4
 800eeae:	f107 0308 	add.w	r3, r7, #8
 800eeb2:	4618      	mov	r0, r3
 800eeb4:	f7ff fccd 	bl	800e852 <inv_icm20948_convert_big8_to_int32>
 800eeb8:	4603      	mov	r3, r0
 800eeba:	6023      	str	r3, [r4, #0]
    result += inv_icm20948_read_mems(s, GYRO_BIAS_Z, 4, big8);
 800eebc:	f107 0308 	add.w	r3, r7, #8
 800eec0:	2204      	movs	r2, #4
 800eec2:	f640 01bc 	movw	r1, #2236	; 0x8bc
 800eec6:	6878      	ldr	r0, [r7, #4]
 800eec8:	f004 fe4b 	bl	8013b62 <inv_icm20948_read_mems>
 800eecc:	4602      	mov	r2, r0
 800eece:	68fb      	ldr	r3, [r7, #12]
 800eed0:	4413      	add	r3, r2
 800eed2:	60fb      	str	r3, [r7, #12]
    bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 800eed4:	683b      	ldr	r3, [r7, #0]
 800eed6:	f103 0408 	add.w	r4, r3, #8
 800eeda:	f107 0308 	add.w	r3, r7, #8
 800eede:	4618      	mov	r0, r3
 800eee0:	f7ff fcb7 	bl	800e852 <inv_icm20948_convert_big8_to_int32>
 800eee4:	4603      	mov	r3, r0
 800eee6:	6023      	str	r3, [r4, #0]

    if (result)
 800eee8:	68fb      	ldr	r3, [r7, #12]
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d001      	beq.n	800eef2 <dmp_icm20948_get_bias_gyr+0x90>
        return result;
 800eeee:	68fb      	ldr	r3, [r7, #12]
 800eef0:	e000      	b.n	800eef4 <dmp_icm20948_get_bias_gyr+0x92>

    return 0;
 800eef2:	2300      	movs	r3, #0
}
 800eef4:	4618      	mov	r0, r3
 800eef6:	3714      	adds	r7, #20
 800eef8:	46bd      	mov	sp, r7
 800eefa:	bd90      	pop	{r4, r7, pc}

0800eefc <dmp_icm20948_get_bias_cmp>:
 *	[0] compass_x
 *	[1] compass_y
 *	[2] compass_z
 */
int dmp_icm20948_get_bias_cmp(struct inv_icm20948 * s, int *bias)
{
 800eefc:	b590      	push	{r4, r7, lr}
 800eefe:	b085      	sub	sp, #20
 800ef00:	af00      	add	r7, sp, #0
 800ef02:	6078      	str	r0, [r7, #4]
 800ef04:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 800ef06:	2300      	movs	r3, #0
 800ef08:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_read_mems(s, CPASS_BIAS_X, 4, big8);
 800ef0a:	f107 0308 	add.w	r3, r7, #8
 800ef0e:	2204      	movs	r2, #4
 800ef10:	f240 71e4 	movw	r1, #2020	; 0x7e4
 800ef14:	6878      	ldr	r0, [r7, #4]
 800ef16:	f004 fe24 	bl	8013b62 <inv_icm20948_read_mems>
 800ef1a:	60f8      	str	r0, [r7, #12]
    bias[0] = inv_icm20948_convert_big8_to_int32(big8);
 800ef1c:	f107 0308 	add.w	r3, r7, #8
 800ef20:	4618      	mov	r0, r3
 800ef22:	f7ff fc96 	bl	800e852 <inv_icm20948_convert_big8_to_int32>
 800ef26:	4602      	mov	r2, r0
 800ef28:	683b      	ldr	r3, [r7, #0]
 800ef2a:	601a      	str	r2, [r3, #0]
    result += inv_icm20948_read_mems(s, CPASS_BIAS_Y, 4, big8);
 800ef2c:	f107 0308 	add.w	r3, r7, #8
 800ef30:	2204      	movs	r2, #4
 800ef32:	f44f 61fd 	mov.w	r1, #2024	; 0x7e8
 800ef36:	6878      	ldr	r0, [r7, #4]
 800ef38:	f004 fe13 	bl	8013b62 <inv_icm20948_read_mems>
 800ef3c:	4602      	mov	r2, r0
 800ef3e:	68fb      	ldr	r3, [r7, #12]
 800ef40:	4413      	add	r3, r2
 800ef42:	60fb      	str	r3, [r7, #12]
    bias[1] = inv_icm20948_convert_big8_to_int32(big8);
 800ef44:	683b      	ldr	r3, [r7, #0]
 800ef46:	1d1c      	adds	r4, r3, #4
 800ef48:	f107 0308 	add.w	r3, r7, #8
 800ef4c:	4618      	mov	r0, r3
 800ef4e:	f7ff fc80 	bl	800e852 <inv_icm20948_convert_big8_to_int32>
 800ef52:	4603      	mov	r3, r0
 800ef54:	6023      	str	r3, [r4, #0]
    result += inv_icm20948_read_mems(s, CPASS_BIAS_Z, 4, big8);
 800ef56:	f107 0308 	add.w	r3, r7, #8
 800ef5a:	2204      	movs	r2, #4
 800ef5c:	f240 71ec 	movw	r1, #2028	; 0x7ec
 800ef60:	6878      	ldr	r0, [r7, #4]
 800ef62:	f004 fdfe 	bl	8013b62 <inv_icm20948_read_mems>
 800ef66:	4602      	mov	r2, r0
 800ef68:	68fb      	ldr	r3, [r7, #12]
 800ef6a:	4413      	add	r3, r2
 800ef6c:	60fb      	str	r3, [r7, #12]
    bias[2] = inv_icm20948_convert_big8_to_int32(big8);
 800ef6e:	683b      	ldr	r3, [r7, #0]
 800ef70:	f103 0408 	add.w	r4, r3, #8
 800ef74:	f107 0308 	add.w	r3, r7, #8
 800ef78:	4618      	mov	r0, r3
 800ef7a:	f7ff fc6a 	bl	800e852 <inv_icm20948_convert_big8_to_int32>
 800ef7e:	4603      	mov	r3, r0
 800ef80:	6023      	str	r3, [r4, #0]

    if (result)
 800ef82:	68fb      	ldr	r3, [r7, #12]
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	d001      	beq.n	800ef8c <dmp_icm20948_get_bias_cmp+0x90>
        return result;
 800ef88:	68fb      	ldr	r3, [r7, #12]
 800ef8a:	e000      	b.n	800ef8e <dmp_icm20948_get_bias_cmp+0x92>

    return 0;
 800ef8c:	2300      	movs	r3, #0
}
 800ef8e:	4618      	mov	r0, r3
 800ef90:	3714      	adds	r7, #20
 800ef92:	46bd      	mov	sp, r7
 800ef94:	bd90      	pop	{r4, r7, pc}

0800ef96 <dmp_icm20948_set_gyro_sf>:
/**
 * Sets the gyro_sf used by quaternions on the DMP.
 * @param[in] gyro_sf	see inv_icm20948_set_gyro_sf() for value to set based on gyro rate and gyro fullscale range
 */
int dmp_icm20948_set_gyro_sf(struct inv_icm20948 * s, long gyro_sf)
{
 800ef96:	b580      	push	{r7, lr}
 800ef98:	b084      	sub	sp, #16
 800ef9a:	af00      	add	r7, sp, #0
 800ef9c:	6078      	str	r0, [r7, #4]
 800ef9e:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4];

    result = inv_icm20948_write_mems(s, GYRO_SF, 4, inv_icm20948_convert_int32_to_big8(gyro_sf, big8));
 800efa0:	f107 0308 	add.w	r3, r7, #8
 800efa4:	4619      	mov	r1, r3
 800efa6:	6838      	ldr	r0, [r7, #0]
 800efa8:	f7ff fc31 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800efac:	4603      	mov	r3, r0
 800efae:	2204      	movs	r2, #4
 800efb0:	f44f 7198 	mov.w	r1, #304	; 0x130
 800efb4:	6878      	ldr	r0, [r7, #4]
 800efb6:	f004 feb8 	bl	8013d2a <inv_icm20948_write_mems>
 800efba:	60f8      	str	r0, [r7, #12]

    return result;
 800efbc:	68fb      	ldr	r3, [r7, #12]
}
 800efbe:	4618      	mov	r0, r3
 800efc0:	3710      	adds	r7, #16
 800efc2:	46bd      	mov	sp, r7
 800efc4:	bd80      	pop	{r7, pc}

0800efc6 <dmp_icm20948_set_accel_feedback_gain>:
/**
 * Sets the accel gain used by accel quaternion on the DMP.
 * @param[in] accel_gain		value changes with accel engine rate
 */
int dmp_icm20948_set_accel_feedback_gain(struct inv_icm20948 * s, int accel_gain)
{
 800efc6:	b580      	push	{r7, lr}
 800efc8:	b084      	sub	sp, #16
 800efca:	af00      	add	r7, sp, #0
 800efcc:	6078      	str	r0, [r7, #4]
 800efce:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 800efd0:	2300      	movs	r3, #0
 800efd2:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, ACCEL_ONLY_GAIN, 4, inv_icm20948_convert_int32_to_big8(accel_gain, big8));
 800efd4:	f107 0308 	add.w	r3, r7, #8
 800efd8:	4619      	mov	r1, r3
 800efda:	6838      	ldr	r0, [r7, #0]
 800efdc:	f7ff fc17 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800efe0:	4603      	mov	r3, r0
 800efe2:	2204      	movs	r2, #4
 800efe4:	f44f 7186 	mov.w	r1, #268	; 0x10c
 800efe8:	6878      	ldr	r0, [r7, #4]
 800efea:	f004 fe9e 	bl	8013d2a <inv_icm20948_write_mems>
 800efee:	60f8      	str	r0, [r7, #12]

    if (result)
 800eff0:	68fb      	ldr	r3, [r7, #12]
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	d001      	beq.n	800effa <dmp_icm20948_set_accel_feedback_gain+0x34>
        return result;
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	e000      	b.n	800effc <dmp_icm20948_set_accel_feedback_gain+0x36>

    return 0;
 800effa:	2300      	movs	r3, #0
}
 800effc:	4618      	mov	r0, r3
 800effe:	3710      	adds	r7, #16
 800f000:	46bd      	mov	sp, r7
 800f002:	bd80      	pop	{r7, pc}

0800f004 <dmp_icm20948_set_accel_cal_params>:
 *	[0] = ACCEL_CAL_ALPHA_VAR
 *	[1] = ACCEL_CAL_A_VAR
 *   [2] = ACCEL_CAL_DIV - divider from hardware accel engine rate such that acce cal runs at accel_engine_rate/(divider+1)
 */
int dmp_icm20948_set_accel_cal_params(struct inv_icm20948 * s, int *accel_cal)
{
 800f004:	b580      	push	{r7, lr}
 800f006:	b084      	sub	sp, #16
 800f008:	af00      	add	r7, sp, #0
 800f00a:	6078      	str	r0, [r7, #4]
 800f00c:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 800f00e:	2300      	movs	r3, #0
 800f010:	60bb      	str	r3, [r7, #8]

    result  = inv_icm20948_write_mems(s, ACCEL_ALPHA_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_ALPHA_VAR], big8));
 800f012:	683b      	ldr	r3, [r7, #0]
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	f107 0208 	add.w	r2, r7, #8
 800f01a:	4611      	mov	r1, r2
 800f01c:	4618      	mov	r0, r3
 800f01e:	f7ff fbf6 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f022:	4603      	mov	r3, r0
 800f024:	2204      	movs	r2, #4
 800f026:	f44f 61b6 	mov.w	r1, #1456	; 0x5b0
 800f02a:	6878      	ldr	r0, [r7, #4]
 800f02c:	f004 fe7d 	bl	8013d2a <inv_icm20948_write_mems>
 800f030:	60f8      	str	r0, [r7, #12]
    result |= inv_icm20948_write_mems(s, ACCEL_A_VAR, 4, inv_icm20948_convert_int32_to_big8(accel_cal[ACCEL_CAL_A_VAR], big8));
 800f032:	683b      	ldr	r3, [r7, #0]
 800f034:	3304      	adds	r3, #4
 800f036:	681b      	ldr	r3, [r3, #0]
 800f038:	f107 0208 	add.w	r2, r7, #8
 800f03c:	4611      	mov	r1, r2
 800f03e:	4618      	mov	r0, r3
 800f040:	f7ff fbe5 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f044:	4603      	mov	r3, r0
 800f046:	2204      	movs	r2, #4
 800f048:	f44f 61b8 	mov.w	r1, #1472	; 0x5c0
 800f04c:	6878      	ldr	r0, [r7, #4]
 800f04e:	f004 fe6c 	bl	8013d2a <inv_icm20948_write_mems>
 800f052:	4602      	mov	r2, r0
 800f054:	68fb      	ldr	r3, [r7, #12]
 800f056:	4313      	orrs	r3, r2
 800f058:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_write_mems(s, ACCEL_CAL_RATE, 2, inv_icm20948_convert_int16_to_big8(accel_cal[ACCEL_CAL_DIV], big8));
 800f05a:	683b      	ldr	r3, [r7, #0]
 800f05c:	3308      	adds	r3, #8
 800f05e:	681b      	ldr	r3, [r3, #0]
 800f060:	b21b      	sxth	r3, r3
 800f062:	f107 0208 	add.w	r2, r7, #8
 800f066:	4611      	mov	r1, r2
 800f068:	4618      	mov	r0, r3
 800f06a:	f7ff fbb7 	bl	800e7dc <inv_icm20948_convert_int16_to_big8>
 800f06e:	4603      	mov	r3, r0
 800f070:	2202      	movs	r2, #2
 800f072:	f240 51e4 	movw	r1, #1508	; 0x5e4
 800f076:	6878      	ldr	r0, [r7, #4]
 800f078:	f004 fe57 	bl	8013d2a <inv_icm20948_write_mems>
 800f07c:	4602      	mov	r2, r0
 800f07e:	68fb      	ldr	r3, [r7, #12]
 800f080:	4313      	orrs	r3, r2
 800f082:	60fb      	str	r3, [r7, #12]

    if (result)
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	2b00      	cmp	r3, #0
 800f088:	d001      	beq.n	800f08e <dmp_icm20948_set_accel_cal_params+0x8a>
        return result;
 800f08a:	68fb      	ldr	r3, [r7, #12]
 800f08c:	e000      	b.n	800f090 <dmp_icm20948_set_accel_cal_params+0x8c>

    return 0;
 800f08e:	2300      	movs	r3, #0
}
 800f090:	4618      	mov	r0, r3
 800f092:	3710      	adds	r7, #16
 800f094:	46bd      	mov	sp, r7
 800f096:	bd80      	pop	{r7, pc}

0800f098 <dmp_icm20948_set_compass_matrix>:
/**
 * Sets compass orientation matrix to DMP.
 * @param[in] compass_mtx
 */
int dmp_icm20948_set_compass_matrix(struct inv_icm20948 * s, int *compass_mtx)
{
 800f098:	b580      	push	{r7, lr}
 800f09a:	b084      	sub	sp, #16
 800f09c:	af00      	add	r7, sp, #0
 800f09e:	6078      	str	r0, [r7, #4]
 800f0a0:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 800f0a2:	2300      	movs	r3, #0
 800f0a4:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, CPASS_MTX_00, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[0], big8));
 800f0a6:	683b      	ldr	r3, [r7, #0]
 800f0a8:	681b      	ldr	r3, [r3, #0]
 800f0aa:	f107 0208 	add.w	r2, r7, #8
 800f0ae:	4611      	mov	r1, r2
 800f0b0:	4618      	mov	r0, r3
 800f0b2:	f7ff fbac 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f0b6:	4603      	mov	r3, r0
 800f0b8:	2204      	movs	r2, #4
 800f0ba:	f44f 71b8 	mov.w	r1, #368	; 0x170
 800f0be:	6878      	ldr	r0, [r7, #4]
 800f0c0:	f004 fe33 	bl	8013d2a <inv_icm20948_write_mems>
 800f0c4:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_01, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[1], big8));
 800f0c6:	683b      	ldr	r3, [r7, #0]
 800f0c8:	3304      	adds	r3, #4
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	f107 0208 	add.w	r2, r7, #8
 800f0d0:	4611      	mov	r1, r2
 800f0d2:	4618      	mov	r0, r3
 800f0d4:	f7ff fb9b 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f0d8:	4603      	mov	r3, r0
 800f0da:	2204      	movs	r2, #4
 800f0dc:	f44f 71ba 	mov.w	r1, #372	; 0x174
 800f0e0:	6878      	ldr	r0, [r7, #4]
 800f0e2:	f004 fe22 	bl	8013d2a <inv_icm20948_write_mems>
 800f0e6:	4602      	mov	r2, r0
 800f0e8:	68fb      	ldr	r3, [r7, #12]
 800f0ea:	4413      	add	r3, r2
 800f0ec:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_02, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[2], big8));
 800f0ee:	683b      	ldr	r3, [r7, #0]
 800f0f0:	3308      	adds	r3, #8
 800f0f2:	681b      	ldr	r3, [r3, #0]
 800f0f4:	f107 0208 	add.w	r2, r7, #8
 800f0f8:	4611      	mov	r1, r2
 800f0fa:	4618      	mov	r0, r3
 800f0fc:	f7ff fb87 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f100:	4603      	mov	r3, r0
 800f102:	2204      	movs	r2, #4
 800f104:	f44f 71bc 	mov.w	r1, #376	; 0x178
 800f108:	6878      	ldr	r0, [r7, #4]
 800f10a:	f004 fe0e 	bl	8013d2a <inv_icm20948_write_mems>
 800f10e:	4602      	mov	r2, r0
 800f110:	68fb      	ldr	r3, [r7, #12]
 800f112:	4413      	add	r3, r2
 800f114:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_10, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[3], big8));
 800f116:	683b      	ldr	r3, [r7, #0]
 800f118:	330c      	adds	r3, #12
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	f107 0208 	add.w	r2, r7, #8
 800f120:	4611      	mov	r1, r2
 800f122:	4618      	mov	r0, r3
 800f124:	f7ff fb73 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f128:	4603      	mov	r3, r0
 800f12a:	2204      	movs	r2, #4
 800f12c:	f44f 71be 	mov.w	r1, #380	; 0x17c
 800f130:	6878      	ldr	r0, [r7, #4]
 800f132:	f004 fdfa 	bl	8013d2a <inv_icm20948_write_mems>
 800f136:	4602      	mov	r2, r0
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	4413      	add	r3, r2
 800f13c:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_11, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[4], big8));
 800f13e:	683b      	ldr	r3, [r7, #0]
 800f140:	3310      	adds	r3, #16
 800f142:	681b      	ldr	r3, [r3, #0]
 800f144:	f107 0208 	add.w	r2, r7, #8
 800f148:	4611      	mov	r1, r2
 800f14a:	4618      	mov	r0, r3
 800f14c:	f7ff fb5f 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f150:	4603      	mov	r3, r0
 800f152:	2204      	movs	r2, #4
 800f154:	f44f 71c0 	mov.w	r1, #384	; 0x180
 800f158:	6878      	ldr	r0, [r7, #4]
 800f15a:	f004 fde6 	bl	8013d2a <inv_icm20948_write_mems>
 800f15e:	4602      	mov	r2, r0
 800f160:	68fb      	ldr	r3, [r7, #12]
 800f162:	4413      	add	r3, r2
 800f164:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_12, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[5], big8));
 800f166:	683b      	ldr	r3, [r7, #0]
 800f168:	3314      	adds	r3, #20
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	f107 0208 	add.w	r2, r7, #8
 800f170:	4611      	mov	r1, r2
 800f172:	4618      	mov	r0, r3
 800f174:	f7ff fb4b 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f178:	4603      	mov	r3, r0
 800f17a:	2204      	movs	r2, #4
 800f17c:	f44f 71c2 	mov.w	r1, #388	; 0x184
 800f180:	6878      	ldr	r0, [r7, #4]
 800f182:	f004 fdd2 	bl	8013d2a <inv_icm20948_write_mems>
 800f186:	4602      	mov	r2, r0
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	4413      	add	r3, r2
 800f18c:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_20, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[6], big8));
 800f18e:	683b      	ldr	r3, [r7, #0]
 800f190:	3318      	adds	r3, #24
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	f107 0208 	add.w	r2, r7, #8
 800f198:	4611      	mov	r1, r2
 800f19a:	4618      	mov	r0, r3
 800f19c:	f7ff fb37 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f1a0:	4603      	mov	r3, r0
 800f1a2:	2204      	movs	r2, #4
 800f1a4:	f44f 71c4 	mov.w	r1, #392	; 0x188
 800f1a8:	6878      	ldr	r0, [r7, #4]
 800f1aa:	f004 fdbe 	bl	8013d2a <inv_icm20948_write_mems>
 800f1ae:	4602      	mov	r2, r0
 800f1b0:	68fb      	ldr	r3, [r7, #12]
 800f1b2:	4413      	add	r3, r2
 800f1b4:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_21, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[7], big8));
 800f1b6:	683b      	ldr	r3, [r7, #0]
 800f1b8:	331c      	adds	r3, #28
 800f1ba:	681b      	ldr	r3, [r3, #0]
 800f1bc:	f107 0208 	add.w	r2, r7, #8
 800f1c0:	4611      	mov	r1, r2
 800f1c2:	4618      	mov	r0, r3
 800f1c4:	f7ff fb23 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f1c8:	4603      	mov	r3, r0
 800f1ca:	2204      	movs	r2, #4
 800f1cc:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 800f1d0:	6878      	ldr	r0, [r7, #4]
 800f1d2:	f004 fdaa 	bl	8013d2a <inv_icm20948_write_mems>
 800f1d6:	4602      	mov	r2, r0
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	4413      	add	r3, r2
 800f1dc:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, CPASS_MTX_22, 4, inv_icm20948_convert_int32_to_big8(compass_mtx[8], big8));
 800f1de:	683b      	ldr	r3, [r7, #0]
 800f1e0:	3320      	adds	r3, #32
 800f1e2:	681b      	ldr	r3, [r3, #0]
 800f1e4:	f107 0208 	add.w	r2, r7, #8
 800f1e8:	4611      	mov	r1, r2
 800f1ea:	4618      	mov	r0, r3
 800f1ec:	f7ff fb0f 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f1f0:	4603      	mov	r3, r0
 800f1f2:	2204      	movs	r2, #4
 800f1f4:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800f1f8:	6878      	ldr	r0, [r7, #4]
 800f1fa:	f004 fd96 	bl	8013d2a <inv_icm20948_write_mems>
 800f1fe:	4602      	mov	r2, r0
 800f200:	68fb      	ldr	r3, [r7, #12]
 800f202:	4413      	add	r3, r2
 800f204:	60fb      	str	r3, [r7, #12]

    if (result)
 800f206:	68fb      	ldr	r3, [r7, #12]
 800f208:	2b00      	cmp	r3, #0
 800f20a:	d001      	beq.n	800f210 <dmp_icm20948_set_compass_matrix+0x178>
        return result;
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	e000      	b.n	800f212 <dmp_icm20948_set_compass_matrix+0x17a>

    return 0;
 800f210:	2300      	movs	r3, #0
}
 800f212:	4618      	mov	r0, r3
 800f214:	3710      	adds	r7, #16
 800f216:	46bd      	mov	sp, r7
 800f218:	bd80      	pop	{r7, pc}

0800f21a <dmp_icm20948_get_pedometer_num_of_steps>:
 * Gets pedometer step count.
 * @param[in] steps
 * @param[out] steps
 */
int dmp_icm20948_get_pedometer_num_of_steps(struct inv_icm20948 * s, unsigned long *steps)
{
 800f21a:	b580      	push	{r7, lr}
 800f21c:	b084      	sub	sp, #16
 800f21e:	af00      	add	r7, sp, #0
 800f220:	6078      	str	r0, [r7, #4]
 800f222:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 800f224:	2300      	movs	r3, #0
 800f226:	60bb      	str	r3, [r7, #8]
    (void)s;
    result = inv_icm20948_read_mems(s, PEDSTD_STEPCTR, 4, big8);
 800f228:	f107 0308 	add.w	r3, r7, #8
 800f22c:	2204      	movs	r2, #4
 800f22e:	f44f 7158 	mov.w	r1, #864	; 0x360
 800f232:	6878      	ldr	r0, [r7, #4]
 800f234:	f004 fc95 	bl	8013b62 <inv_icm20948_read_mems>
 800f238:	60f8      	str	r0, [r7, #12]
    if (result) 
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	2b00      	cmp	r3, #0
 800f23e:	d001      	beq.n	800f244 <dmp_icm20948_get_pedometer_num_of_steps+0x2a>
        return result;
 800f240:	68fb      	ldr	r3, [r7, #12]
 800f242:	e00d      	b.n	800f260 <dmp_icm20948_get_pedometer_num_of_steps+0x46>
    *steps = (big8[0]*(1L<<24)) + (big8[1]*(1L<<16)) + (big8[2]*256) + big8[3];
 800f244:	7a3b      	ldrb	r3, [r7, #8]
 800f246:	021b      	lsls	r3, r3, #8
 800f248:	7a7a      	ldrb	r2, [r7, #9]
 800f24a:	4413      	add	r3, r2
 800f24c:	021b      	lsls	r3, r3, #8
 800f24e:	7aba      	ldrb	r2, [r7, #10]
 800f250:	4413      	add	r3, r2
 800f252:	021b      	lsls	r3, r3, #8
 800f254:	7afa      	ldrb	r2, [r7, #11]
 800f256:	4413      	add	r3, r2
 800f258:	461a      	mov	r2, r3
 800f25a:	683b      	ldr	r3, [r7, #0]
 800f25c:	601a      	str	r2, [r3, #0]

    return 0;
 800f25e:	2300      	movs	r3, #0
}
 800f260:	4618      	mov	r0, r3
 800f262:	3710      	adds	r7, #16
 800f264:	46bd      	mov	sp, r7
 800f266:	bd80      	pop	{r7, pc}

0800f268 <dmp_icm20948_set_accel_fsr>:
             For 8g parts, 8g = 2^15 -> 1g = 2^12.
             DMP takes raw accel data and left shifts by 16 bits, so 1g=2^12 (<<16) becomes 1g=2^28, to make 1g=2^25, >>3bits.
             In Q-30 math, >> 3 equals multiply by 2^27 = 134217728.
 */
int dmp_icm20948_set_accel_fsr(struct inv_icm20948 * s, short accel_fsr)
{
 800f268:	b580      	push	{r7, lr}
 800f26a:	b086      	sub	sp, #24
 800f26c:	af00      	add	r7, sp, #0
 800f26e:	6078      	str	r0, [r7, #4]
 800f270:	460b      	mov	r3, r1
 800f272:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4];
    int result;
    long scale;

    switch (accel_fsr) {
 800f274:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f278:	3b02      	subs	r3, #2
 800f27a:	2b1e      	cmp	r3, #30
 800f27c:	d854      	bhi.n	800f328 <dmp_icm20948_set_accel_fsr+0xc0>
 800f27e:	a201      	add	r2, pc, #4	; (adr r2, 800f284 <dmp_icm20948_set_accel_fsr+0x1c>)
 800f280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f284:	0800f301 	.word	0x0800f301
 800f288:	0800f329 	.word	0x0800f329
 800f28c:	0800f309 	.word	0x0800f309
 800f290:	0800f329 	.word	0x0800f329
 800f294:	0800f329 	.word	0x0800f329
 800f298:	0800f329 	.word	0x0800f329
 800f29c:	0800f311 	.word	0x0800f311
 800f2a0:	0800f329 	.word	0x0800f329
 800f2a4:	0800f329 	.word	0x0800f329
 800f2a8:	0800f329 	.word	0x0800f329
 800f2ac:	0800f329 	.word	0x0800f329
 800f2b0:	0800f329 	.word	0x0800f329
 800f2b4:	0800f329 	.word	0x0800f329
 800f2b8:	0800f329 	.word	0x0800f329
 800f2bc:	0800f319 	.word	0x0800f319
 800f2c0:	0800f329 	.word	0x0800f329
 800f2c4:	0800f329 	.word	0x0800f329
 800f2c8:	0800f329 	.word	0x0800f329
 800f2cc:	0800f329 	.word	0x0800f329
 800f2d0:	0800f329 	.word	0x0800f329
 800f2d4:	0800f329 	.word	0x0800f329
 800f2d8:	0800f329 	.word	0x0800f329
 800f2dc:	0800f329 	.word	0x0800f329
 800f2e0:	0800f329 	.word	0x0800f329
 800f2e4:	0800f329 	.word	0x0800f329
 800f2e8:	0800f329 	.word	0x0800f329
 800f2ec:	0800f329 	.word	0x0800f329
 800f2f0:	0800f329 	.word	0x0800f329
 800f2f4:	0800f329 	.word	0x0800f329
 800f2f8:	0800f329 	.word	0x0800f329
 800f2fc:	0800f321 	.word	0x0800f321
        case 2:
            scale =  33554432L;  // 2^25
 800f300:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800f304:	617b      	str	r3, [r7, #20]
            break;
 800f306:	e012      	b.n	800f32e <dmp_icm20948_set_accel_fsr+0xc6>
        case 4:
            scale =  67108864L;  // 2^26
 800f308:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800f30c:	617b      	str	r3, [r7, #20]
            break;
 800f30e:	e00e      	b.n	800f32e <dmp_icm20948_set_accel_fsr+0xc6>
        case 8:
            scale = 134217728L;  // 2^27
 800f310:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800f314:	617b      	str	r3, [r7, #20]
            break;
 800f316:	e00a      	b.n	800f32e <dmp_icm20948_set_accel_fsr+0xc6>
        case 16:
            scale = 268435456L;  // 2^28
 800f318:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f31c:	617b      	str	r3, [r7, #20]
            break;
 800f31e:	e006      	b.n	800f32e <dmp_icm20948_set_accel_fsr+0xc6>
        case 32:
            scale = 536870912L;  // 2^29
 800f320:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800f324:	617b      	str	r3, [r7, #20]
            break;
 800f326:	e002      	b.n	800f32e <dmp_icm20948_set_accel_fsr+0xc6>
        default:
            return -1;
 800f328:	f04f 33ff 	mov.w	r3, #4294967295
 800f32c:	e013      	b.n	800f356 <dmp_icm20948_set_accel_fsr+0xee>
    }

    result = inv_icm20948_write_mems(s, ACC_SCALE, 4, inv_icm20948_convert_int32_to_big8(scale,reg));
 800f32e:	f107 030c 	add.w	r3, r7, #12
 800f332:	4619      	mov	r1, r3
 800f334:	6978      	ldr	r0, [r7, #20]
 800f336:	f7ff fa6a 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f33a:	4603      	mov	r3, r0
 800f33c:	2204      	movs	r2, #4
 800f33e:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 800f342:	6878      	ldr	r0, [r7, #4]
 800f344:	f004 fcf1 	bl	8013d2a <inv_icm20948_write_mems>
 800f348:	6138      	str	r0, [r7, #16]

    if (result) {
 800f34a:	693b      	ldr	r3, [r7, #16]
 800f34c:	2b00      	cmp	r3, #0
 800f34e:	d001      	beq.n	800f354 <dmp_icm20948_set_accel_fsr+0xec>
        return result;
 800f350:	693b      	ldr	r3, [r7, #16]
 800f352:	e000      	b.n	800f356 <dmp_icm20948_set_accel_fsr+0xee>
    } else {
        return 0;
 800f354:	2300      	movs	r3, #0
    }
}
 800f356:	4618      	mov	r0, r3
 800f358:	3718      	adds	r7, #24
 800f35a:	46bd      	mov	sp, r7
 800f35c:	bd80      	pop	{r7, pc}
 800f35e:	bf00      	nop

0800f360 <dmp_icm20948_set_accel_scale2>:
 * It is a reverse scaling of the scale factor written to ACC_SCALE.
 * @param[in] fsr for accel parts
			 2: 2g. 4: 4g. 8: 8g. 16: 16g. 32: 32g.
 */
int dmp_icm20948_set_accel_scale2(struct inv_icm20948 * s, short accel_fsr)
{
 800f360:	b580      	push	{r7, lr}
 800f362:	b086      	sub	sp, #24
 800f364:	af00      	add	r7, sp, #0
 800f366:	6078      	str	r0, [r7, #4]
 800f368:	460b      	mov	r3, r1
 800f36a:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4];
    int result;
    long scale;

    switch (accel_fsr) {
 800f36c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f370:	3b02      	subs	r3, #2
 800f372:	2b1e      	cmp	r3, #30
 800f374:	d854      	bhi.n	800f420 <dmp_icm20948_set_accel_scale2+0xc0>
 800f376:	a201      	add	r2, pc, #4	; (adr r2, 800f37c <dmp_icm20948_set_accel_scale2+0x1c>)
 800f378:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f37c:	0800f3f9 	.word	0x0800f3f9
 800f380:	0800f421 	.word	0x0800f421
 800f384:	0800f401 	.word	0x0800f401
 800f388:	0800f421 	.word	0x0800f421
 800f38c:	0800f421 	.word	0x0800f421
 800f390:	0800f421 	.word	0x0800f421
 800f394:	0800f409 	.word	0x0800f409
 800f398:	0800f421 	.word	0x0800f421
 800f39c:	0800f421 	.word	0x0800f421
 800f3a0:	0800f421 	.word	0x0800f421
 800f3a4:	0800f421 	.word	0x0800f421
 800f3a8:	0800f421 	.word	0x0800f421
 800f3ac:	0800f421 	.word	0x0800f421
 800f3b0:	0800f421 	.word	0x0800f421
 800f3b4:	0800f411 	.word	0x0800f411
 800f3b8:	0800f421 	.word	0x0800f421
 800f3bc:	0800f421 	.word	0x0800f421
 800f3c0:	0800f421 	.word	0x0800f421
 800f3c4:	0800f421 	.word	0x0800f421
 800f3c8:	0800f421 	.word	0x0800f421
 800f3cc:	0800f421 	.word	0x0800f421
 800f3d0:	0800f421 	.word	0x0800f421
 800f3d4:	0800f421 	.word	0x0800f421
 800f3d8:	0800f421 	.word	0x0800f421
 800f3dc:	0800f421 	.word	0x0800f421
 800f3e0:	0800f421 	.word	0x0800f421
 800f3e4:	0800f421 	.word	0x0800f421
 800f3e8:	0800f421 	.word	0x0800f421
 800f3ec:	0800f421 	.word	0x0800f421
 800f3f0:	0800f421 	.word	0x0800f421
 800f3f4:	0800f419 	.word	0x0800f419
        case 2:
            scale = 524288L;  // 2^19
 800f3f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800f3fc:	617b      	str	r3, [r7, #20]
            break;
 800f3fe:	e012      	b.n	800f426 <dmp_icm20948_set_accel_scale2+0xc6>
        case 4:
            scale = 262144L;  // 2^18
 800f400:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800f404:	617b      	str	r3, [r7, #20]
            break;
 800f406:	e00e      	b.n	800f426 <dmp_icm20948_set_accel_scale2+0xc6>
        case 8:
            scale = 131072L;  // 2^17
 800f408:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800f40c:	617b      	str	r3, [r7, #20]
            break;
 800f40e:	e00a      	b.n	800f426 <dmp_icm20948_set_accel_scale2+0xc6>
        case 16:
            scale = 65536L;  // 2^16
 800f410:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800f414:	617b      	str	r3, [r7, #20]
            break;
 800f416:	e006      	b.n	800f426 <dmp_icm20948_set_accel_scale2+0xc6>
        case 32:
            scale = 32768L;  // 2^15
 800f418:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f41c:	617b      	str	r3, [r7, #20]
            break;
 800f41e:	e002      	b.n	800f426 <dmp_icm20948_set_accel_scale2+0xc6>
        default:
            return -1;
 800f420:	f04f 33ff 	mov.w	r3, #4294967295
 800f424:	e013      	b.n	800f44e <dmp_icm20948_set_accel_scale2+0xee>
    }

    result = inv_icm20948_write_mems(s, ACC_SCALE2, 4, inv_icm20948_convert_int32_to_big8(scale,reg));
 800f426:	f107 030c 	add.w	r3, r7, #12
 800f42a:	4619      	mov	r1, r3
 800f42c:	6978      	ldr	r0, [r7, #20]
 800f42e:	f7ff f9ee 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f432:	4603      	mov	r3, r0
 800f434:	2204      	movs	r2, #4
 800f436:	f240 41f4 	movw	r1, #1268	; 0x4f4
 800f43a:	6878      	ldr	r0, [r7, #4]
 800f43c:	f004 fc75 	bl	8013d2a <inv_icm20948_write_mems>
 800f440:	6138      	str	r0, [r7, #16]

    if (result) {
 800f442:	693b      	ldr	r3, [r7, #16]
 800f444:	2b00      	cmp	r3, #0
 800f446:	d001      	beq.n	800f44c <dmp_icm20948_set_accel_scale2+0xec>
        return result;
 800f448:	693b      	ldr	r3, [r7, #16]
 800f44a:	e000      	b.n	800f44e <dmp_icm20948_set_accel_scale2+0xee>
    } else {
        return 0;
 800f44c:	2300      	movs	r3, #0
    }
}
 800f44e:	4618      	mov	r0, r3
 800f450:	3718      	adds	r7, #24
 800f452:	46bd      	mov	sp, r7
 800f454:	bd80      	pop	{r7, pc}
 800f456:	bf00      	nop

0800f458 <dmp_icm20948_set_bac_rate>:
/**
 * BAC only works in 56 Hz. Set divider to make sure accel ODR into BAC is 56Hz.
 * @param[in] bac_odr. the values are 56 , 112 , 225 450 or 900 Hz
 */
int dmp_icm20948_set_bac_rate(struct inv_icm20948 * s, short bac_odr)
{
 800f458:	b580      	push	{r7, lr}
 800f45a:	b086      	sub	sp, #24
 800f45c:	af00      	add	r7, sp, #0
 800f45e:	6078      	str	r0, [r7, #4]
 800f460:	460b      	mov	r3, r1
 800f462:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4]={0,0,0,0};
 800f464:	2300      	movs	r3, #0
 800f466:	60fb      	str	r3, [r7, #12]
    int result;
    short odr;

    switch (bac_odr) {
 800f468:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f46c:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 800f470:	d01d      	beq.n	800f4ae <dmp_icm20948_set_bac_rate+0x56>
 800f472:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 800f476:	dc1d      	bgt.n	800f4b4 <dmp_icm20948_set_bac_rate+0x5c>
 800f478:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 800f47c:	d014      	beq.n	800f4a8 <dmp_icm20948_set_bac_rate+0x50>
 800f47e:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 800f482:	dc17      	bgt.n	800f4b4 <dmp_icm20948_set_bac_rate+0x5c>
 800f484:	2be1      	cmp	r3, #225	; 0xe1
 800f486:	d00c      	beq.n	800f4a2 <dmp_icm20948_set_bac_rate+0x4a>
 800f488:	2be1      	cmp	r3, #225	; 0xe1
 800f48a:	dc13      	bgt.n	800f4b4 <dmp_icm20948_set_bac_rate+0x5c>
 800f48c:	2b38      	cmp	r3, #56	; 0x38
 800f48e:	d002      	beq.n	800f496 <dmp_icm20948_set_bac_rate+0x3e>
 800f490:	2b70      	cmp	r3, #112	; 0x70
 800f492:	d003      	beq.n	800f49c <dmp_icm20948_set_bac_rate+0x44>
 800f494:	e00e      	b.n	800f4b4 <dmp_icm20948_set_bac_rate+0x5c>
        case DMP_ALGO_FREQ_56:
            odr = 0;
 800f496:	2300      	movs	r3, #0
 800f498:	82fb      	strh	r3, [r7, #22]
            break;
 800f49a:	e00e      	b.n	800f4ba <dmp_icm20948_set_bac_rate+0x62>
        case DMP_ALGO_FREQ_112:
            odr = 1;
 800f49c:	2301      	movs	r3, #1
 800f49e:	82fb      	strh	r3, [r7, #22]
            break;
 800f4a0:	e00b      	b.n	800f4ba <dmp_icm20948_set_bac_rate+0x62>
        case DMP_ALGO_FREQ_225:
            odr = 3;
 800f4a2:	2303      	movs	r3, #3
 800f4a4:	82fb      	strh	r3, [r7, #22]
            break;
 800f4a6:	e008      	b.n	800f4ba <dmp_icm20948_set_bac_rate+0x62>
        case DMP_ALGO_FREQ_450:
            odr = 7;
 800f4a8:	2307      	movs	r3, #7
 800f4aa:	82fb      	strh	r3, [r7, #22]
            break;
 800f4ac:	e005      	b.n	800f4ba <dmp_icm20948_set_bac_rate+0x62>
        case DMP_ALGO_FREQ_900:
            odr = 15;
 800f4ae:	230f      	movs	r3, #15
 800f4b0:	82fb      	strh	r3, [r7, #22]
            break;
 800f4b2:	e002      	b.n	800f4ba <dmp_icm20948_set_bac_rate+0x62>
        default:
            return -1;
 800f4b4:	f04f 33ff 	mov.w	r3, #4294967295
 800f4b8:	e015      	b.n	800f4e6 <dmp_icm20948_set_bac_rate+0x8e>
    }

    result = inv_icm20948_write_mems(s, BAC_RATE, 2, inv_icm20948_convert_int16_to_big8(odr,reg));
 800f4ba:	f107 020c 	add.w	r2, r7, #12
 800f4be:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800f4c2:	4611      	mov	r1, r2
 800f4c4:	4618      	mov	r0, r3
 800f4c6:	f7ff f989 	bl	800e7dc <inv_icm20948_convert_int16_to_big8>
 800f4ca:	4603      	mov	r3, r0
 800f4cc:	2202      	movs	r2, #2
 800f4ce:	f240 310a 	movw	r1, #778	; 0x30a
 800f4d2:	6878      	ldr	r0, [r7, #4]
 800f4d4:	f004 fc29 	bl	8013d2a <inv_icm20948_write_mems>
 800f4d8:	6138      	str	r0, [r7, #16]
    if (result) {
 800f4da:	693b      	ldr	r3, [r7, #16]
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d001      	beq.n	800f4e4 <dmp_icm20948_set_bac_rate+0x8c>
        return result;
 800f4e0:	693b      	ldr	r3, [r7, #16]
 800f4e2:	e000      	b.n	800f4e6 <dmp_icm20948_set_bac_rate+0x8e>
    } else {
        return 0;
 800f4e4:	2300      	movs	r3, #0
    }
}
 800f4e6:	4618      	mov	r0, r3
 800f4e8:	3718      	adds	r7, #24
 800f4ea:	46bd      	mov	sp, r7
 800f4ec:	bd80      	pop	{r7, pc}

0800f4ee <dmp_icm20948_set_b2s_rate>:
/**
 * B2S only works in 56 Hz. Set divider to make sure accel ODR into B2S is 56Hz.
 * @param[in] bac_odr. the values are 56 , 112 , 225 450 or 900 Hz
 */
int dmp_icm20948_set_b2s_rate(struct inv_icm20948 * s, short accel_odr)
{
 800f4ee:	b580      	push	{r7, lr}
 800f4f0:	b086      	sub	sp, #24
 800f4f2:	af00      	add	r7, sp, #0
 800f4f4:	6078      	str	r0, [r7, #4]
 800f4f6:	460b      	mov	r3, r1
 800f4f8:	807b      	strh	r3, [r7, #2]
    unsigned char reg[4]={0,0,0,0};
 800f4fa:	2300      	movs	r3, #0
 800f4fc:	60fb      	str	r3, [r7, #12]
    int result;
    short odr;

    switch (accel_odr) {
 800f4fe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800f502:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 800f506:	d01d      	beq.n	800f544 <dmp_icm20948_set_b2s_rate+0x56>
 800f508:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 800f50c:	dc1d      	bgt.n	800f54a <dmp_icm20948_set_b2s_rate+0x5c>
 800f50e:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 800f512:	d014      	beq.n	800f53e <dmp_icm20948_set_b2s_rate+0x50>
 800f514:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 800f518:	dc17      	bgt.n	800f54a <dmp_icm20948_set_b2s_rate+0x5c>
 800f51a:	2be1      	cmp	r3, #225	; 0xe1
 800f51c:	d00c      	beq.n	800f538 <dmp_icm20948_set_b2s_rate+0x4a>
 800f51e:	2be1      	cmp	r3, #225	; 0xe1
 800f520:	dc13      	bgt.n	800f54a <dmp_icm20948_set_b2s_rate+0x5c>
 800f522:	2b38      	cmp	r3, #56	; 0x38
 800f524:	d002      	beq.n	800f52c <dmp_icm20948_set_b2s_rate+0x3e>
 800f526:	2b70      	cmp	r3, #112	; 0x70
 800f528:	d003      	beq.n	800f532 <dmp_icm20948_set_b2s_rate+0x44>
 800f52a:	e00e      	b.n	800f54a <dmp_icm20948_set_b2s_rate+0x5c>
        case DMP_ALGO_FREQ_56:
            odr = 0;
 800f52c:	2300      	movs	r3, #0
 800f52e:	82fb      	strh	r3, [r7, #22]
            break;
 800f530:	e00e      	b.n	800f550 <dmp_icm20948_set_b2s_rate+0x62>
        case DMP_ALGO_FREQ_112:
            odr = 1;
 800f532:	2301      	movs	r3, #1
 800f534:	82fb      	strh	r3, [r7, #22]
            break;
 800f536:	e00b      	b.n	800f550 <dmp_icm20948_set_b2s_rate+0x62>
        case DMP_ALGO_FREQ_225:
            odr = 3;
 800f538:	2303      	movs	r3, #3
 800f53a:	82fb      	strh	r3, [r7, #22]
            break;
 800f53c:	e008      	b.n	800f550 <dmp_icm20948_set_b2s_rate+0x62>
        case DMP_ALGO_FREQ_450:
            odr = 7;
 800f53e:	2307      	movs	r3, #7
 800f540:	82fb      	strh	r3, [r7, #22]
            break;
 800f542:	e005      	b.n	800f550 <dmp_icm20948_set_b2s_rate+0x62>
        case DMP_ALGO_FREQ_900:
            odr = 15;
 800f544:	230f      	movs	r3, #15
 800f546:	82fb      	strh	r3, [r7, #22]
            break;
 800f548:	e002      	b.n	800f550 <dmp_icm20948_set_b2s_rate+0x62>
        default:
            return -1;
 800f54a:	f04f 33ff 	mov.w	r3, #4294967295
 800f54e:	e015      	b.n	800f57c <dmp_icm20948_set_b2s_rate+0x8e>
    }

    result = inv_icm20948_write_mems(s, B2S_RATE, 2, inv_icm20948_convert_int16_to_big8(odr,reg));
 800f550:	f107 020c 	add.w	r2, r7, #12
 800f554:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800f558:	4611      	mov	r1, r2
 800f55a:	4618      	mov	r0, r3
 800f55c:	f7ff f93e 	bl	800e7dc <inv_icm20948_convert_int16_to_big8>
 800f560:	4603      	mov	r3, r0
 800f562:	2202      	movs	r2, #2
 800f564:	f44f 7142 	mov.w	r1, #776	; 0x308
 800f568:	6878      	ldr	r0, [r7, #4]
 800f56a:	f004 fbde 	bl	8013d2a <inv_icm20948_write_mems>
 800f56e:	6138      	str	r0, [r7, #16]
    if (result) {
 800f570:	693b      	ldr	r3, [r7, #16]
 800f572:	2b00      	cmp	r3, #0
 800f574:	d001      	beq.n	800f57a <dmp_icm20948_set_b2s_rate+0x8c>
        return result;
 800f576:	693b      	ldr	r3, [r7, #16]
 800f578:	e000      	b.n	800f57c <dmp_icm20948_set_b2s_rate+0x8e>
    } else {
        return 0;
 800f57a:	2300      	movs	r3, #0
    }
}
 800f57c:	4618      	mov	r0, r3
 800f57e:	3718      	adds	r7, #24
 800f580:	46bd      	mov	sp, r7
 800f582:	bd80      	pop	{r7, pc}

0800f584 <dmp_icm20948_set_B2S_matrix>:
/**
 * Sets B2S accel orientation matrix to DMP.
 * @param[in] b2s_mtx. Unit: 1 = 2^30.
 */
int dmp_icm20948_set_B2S_matrix(struct inv_icm20948 * s, int *b2s_mtx)
{
 800f584:	b580      	push	{r7, lr}
 800f586:	b084      	sub	sp, #16
 800f588:	af00      	add	r7, sp, #0
 800f58a:	6078      	str	r0, [r7, #4]
 800f58c:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0};
 800f58e:	2300      	movs	r3, #0
 800f590:	60bb      	str	r3, [r7, #8]

    result  = inv_icm20948_write_mems(s, B2S_MTX_00, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[0], big8));
 800f592:	683b      	ldr	r3, [r7, #0]
 800f594:	681b      	ldr	r3, [r3, #0]
 800f596:	f107 0208 	add.w	r2, r7, #8
 800f59a:	4611      	mov	r1, r2
 800f59c:	4618      	mov	r0, r3
 800f59e:	f7ff f936 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f5a2:	4603      	mov	r3, r0
 800f5a4:	2204      	movs	r2, #4
 800f5a6:	f44f 6150 	mov.w	r1, #3328	; 0xd00
 800f5aa:	6878      	ldr	r0, [r7, #4]
 800f5ac:	f004 fbbd 	bl	8013d2a <inv_icm20948_write_mems>
 800f5b0:	60f8      	str	r0, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_01, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[1], big8));
 800f5b2:	683b      	ldr	r3, [r7, #0]
 800f5b4:	3304      	adds	r3, #4
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	f107 0208 	add.w	r2, r7, #8
 800f5bc:	4611      	mov	r1, r2
 800f5be:	4618      	mov	r0, r3
 800f5c0:	f7ff f925 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f5c4:	4603      	mov	r3, r0
 800f5c6:	2204      	movs	r2, #4
 800f5c8:	f640 5104 	movw	r1, #3332	; 0xd04
 800f5cc:	6878      	ldr	r0, [r7, #4]
 800f5ce:	f004 fbac 	bl	8013d2a <inv_icm20948_write_mems>
 800f5d2:	4602      	mov	r2, r0
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	4413      	add	r3, r2
 800f5d8:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_02, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[2], big8));
 800f5da:	683b      	ldr	r3, [r7, #0]
 800f5dc:	3308      	adds	r3, #8
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	f107 0208 	add.w	r2, r7, #8
 800f5e4:	4611      	mov	r1, r2
 800f5e6:	4618      	mov	r0, r3
 800f5e8:	f7ff f911 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f5ec:	4603      	mov	r3, r0
 800f5ee:	2204      	movs	r2, #4
 800f5f0:	f640 5108 	movw	r1, #3336	; 0xd08
 800f5f4:	6878      	ldr	r0, [r7, #4]
 800f5f6:	f004 fb98 	bl	8013d2a <inv_icm20948_write_mems>
 800f5fa:	4602      	mov	r2, r0
 800f5fc:	68fb      	ldr	r3, [r7, #12]
 800f5fe:	4413      	add	r3, r2
 800f600:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_10, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[3], big8));
 800f602:	683b      	ldr	r3, [r7, #0]
 800f604:	330c      	adds	r3, #12
 800f606:	681b      	ldr	r3, [r3, #0]
 800f608:	f107 0208 	add.w	r2, r7, #8
 800f60c:	4611      	mov	r1, r2
 800f60e:	4618      	mov	r0, r3
 800f610:	f7ff f8fd 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f614:	4603      	mov	r3, r0
 800f616:	2204      	movs	r2, #4
 800f618:	f640 510c 	movw	r1, #3340	; 0xd0c
 800f61c:	6878      	ldr	r0, [r7, #4]
 800f61e:	f004 fb84 	bl	8013d2a <inv_icm20948_write_mems>
 800f622:	4602      	mov	r2, r0
 800f624:	68fb      	ldr	r3, [r7, #12]
 800f626:	4413      	add	r3, r2
 800f628:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_11, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[4], big8));
 800f62a:	683b      	ldr	r3, [r7, #0]
 800f62c:	3310      	adds	r3, #16
 800f62e:	681b      	ldr	r3, [r3, #0]
 800f630:	f107 0208 	add.w	r2, r7, #8
 800f634:	4611      	mov	r1, r2
 800f636:	4618      	mov	r0, r3
 800f638:	f7ff f8e9 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f63c:	4603      	mov	r3, r0
 800f63e:	2204      	movs	r2, #4
 800f640:	f44f 6151 	mov.w	r1, #3344	; 0xd10
 800f644:	6878      	ldr	r0, [r7, #4]
 800f646:	f004 fb70 	bl	8013d2a <inv_icm20948_write_mems>
 800f64a:	4602      	mov	r2, r0
 800f64c:	68fb      	ldr	r3, [r7, #12]
 800f64e:	4413      	add	r3, r2
 800f650:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_12, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[5], big8));
 800f652:	683b      	ldr	r3, [r7, #0]
 800f654:	3314      	adds	r3, #20
 800f656:	681b      	ldr	r3, [r3, #0]
 800f658:	f107 0208 	add.w	r2, r7, #8
 800f65c:	4611      	mov	r1, r2
 800f65e:	4618      	mov	r0, r3
 800f660:	f7ff f8d5 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f664:	4603      	mov	r3, r0
 800f666:	2204      	movs	r2, #4
 800f668:	f640 5114 	movw	r1, #3348	; 0xd14
 800f66c:	6878      	ldr	r0, [r7, #4]
 800f66e:	f004 fb5c 	bl	8013d2a <inv_icm20948_write_mems>
 800f672:	4602      	mov	r2, r0
 800f674:	68fb      	ldr	r3, [r7, #12]
 800f676:	4413      	add	r3, r2
 800f678:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_20, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[6], big8));
 800f67a:	683b      	ldr	r3, [r7, #0]
 800f67c:	3318      	adds	r3, #24
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	f107 0208 	add.w	r2, r7, #8
 800f684:	4611      	mov	r1, r2
 800f686:	4618      	mov	r0, r3
 800f688:	f7ff f8c1 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f68c:	4603      	mov	r3, r0
 800f68e:	2204      	movs	r2, #4
 800f690:	f640 5118 	movw	r1, #3352	; 0xd18
 800f694:	6878      	ldr	r0, [r7, #4]
 800f696:	f004 fb48 	bl	8013d2a <inv_icm20948_write_mems>
 800f69a:	4602      	mov	r2, r0
 800f69c:	68fb      	ldr	r3, [r7, #12]
 800f69e:	4413      	add	r3, r2
 800f6a0:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_21, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[7], big8));
 800f6a2:	683b      	ldr	r3, [r7, #0]
 800f6a4:	331c      	adds	r3, #28
 800f6a6:	681b      	ldr	r3, [r3, #0]
 800f6a8:	f107 0208 	add.w	r2, r7, #8
 800f6ac:	4611      	mov	r1, r2
 800f6ae:	4618      	mov	r0, r3
 800f6b0:	f7ff f8ad 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f6b4:	4603      	mov	r3, r0
 800f6b6:	2204      	movs	r2, #4
 800f6b8:	f640 511c 	movw	r1, #3356	; 0xd1c
 800f6bc:	6878      	ldr	r0, [r7, #4]
 800f6be:	f004 fb34 	bl	8013d2a <inv_icm20948_write_mems>
 800f6c2:	4602      	mov	r2, r0
 800f6c4:	68fb      	ldr	r3, [r7, #12]
 800f6c6:	4413      	add	r3, r2
 800f6c8:	60fb      	str	r3, [r7, #12]
    result += inv_icm20948_write_mems(s, B2S_MTX_22, 4, inv_icm20948_convert_int32_to_big8(b2s_mtx[8], big8));
 800f6ca:	683b      	ldr	r3, [r7, #0]
 800f6cc:	3320      	adds	r3, #32
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	f107 0208 	add.w	r2, r7, #8
 800f6d4:	4611      	mov	r1, r2
 800f6d6:	4618      	mov	r0, r3
 800f6d8:	f7ff f899 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f6dc:	4603      	mov	r3, r0
 800f6de:	2204      	movs	r2, #4
 800f6e0:	f44f 6152 	mov.w	r1, #3360	; 0xd20
 800f6e4:	6878      	ldr	r0, [r7, #4]
 800f6e6:	f004 fb20 	bl	8013d2a <inv_icm20948_write_mems>
 800f6ea:	4602      	mov	r2, r0
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	4413      	add	r3, r2
 800f6f0:	60fb      	str	r3, [r7, #12]

    if (result)
 800f6f2:	68fb      	ldr	r3, [r7, #12]
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d001      	beq.n	800f6fc <dmp_icm20948_set_B2S_matrix+0x178>
        return result;
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	e000      	b.n	800f6fe <dmp_icm20948_set_B2S_matrix+0x17a>

    return 0;
 800f6fc:	2300      	movs	r3, #0
}
 800f6fe:	4618      	mov	r0, r3
 800f700:	3710      	adds	r7, #16
 800f702:	46bd      	mov	sp, r7
 800f704:	bd80      	pop	{r7, pc}

0800f706 <dmp_icm20948_set_ped_y_ratio>:
/**
 * Set BAC ped y ration
 * @param[in] ped_y_ratio: value will influence pedometer result
 */
int dmp_icm20948_set_ped_y_ratio(struct inv_icm20948 * s, long ped_y_ratio)
{
 800f706:	b580      	push	{r7, lr}
 800f708:	b084      	sub	sp, #16
 800f70a:	af00      	add	r7, sp, #0
 800f70c:	6078      	str	r0, [r7, #4]
 800f70e:	6039      	str	r1, [r7, #0]
    int result;
    unsigned char big8[4]={0, 0, 0, 0};
 800f710:	2300      	movs	r3, #0
 800f712:	60bb      	str	r3, [r7, #8]

    result = inv_icm20948_write_mems(s, PED_Y_RATIO, 4, inv_icm20948_convert_int32_to_big8(ped_y_ratio, big8));
 800f714:	f107 0308 	add.w	r3, r7, #8
 800f718:	4619      	mov	r1, r3
 800f71a:	6838      	ldr	r0, [r7, #0]
 800f71c:	f7ff f877 	bl	800e80e <inv_icm20948_convert_int32_to_big8>
 800f720:	4603      	mov	r3, r0
 800f722:	2204      	movs	r2, #4
 800f724:	f44f 7188 	mov.w	r1, #272	; 0x110
 800f728:	6878      	ldr	r0, [r7, #4]
 800f72a:	f004 fafe 	bl	8013d2a <inv_icm20948_write_mems>
 800f72e:	60f8      	str	r0, [r7, #12]

    return result;
 800f730:	68fb      	ldr	r3, [r7, #12]
}
 800f732:	4618      	mov	r0, r3
 800f734:	3710      	adds	r7, #16
 800f736:	46bd      	mov	sp, r7
 800f738:	bd80      	pop	{r7, pc}

0800f73a <inv_icm20948_firmware_load>:
#include "Icm20948LoadFirmware.h"
#include "Icm20948Defs.h"
#include "Icm20948DataBaseDriver.h"

int inv_icm20948_firmware_load(struct inv_icm20948 * s, const unsigned char *data_start, unsigned short size_start, unsigned short load_addr)
{ 
 800f73a:	b580      	push	{r7, lr}
 800f73c:	b08e      	sub	sp, #56	; 0x38
 800f73e:	af00      	add	r7, sp, #0
 800f740:	60f8      	str	r0, [r7, #12]
 800f742:	60b9      	str	r1, [r7, #8]
 800f744:	4611      	mov	r1, r2
 800f746:	461a      	mov	r2, r3
 800f748:	460b      	mov	r3, r1
 800f74a:	80fb      	strh	r3, [r7, #6]
 800f74c:	4613      	mov	r3, r2
 800f74e:	80bb      	strh	r3, [r7, #4]
    int result;
    unsigned short memaddr;
    const unsigned char *data;
    unsigned short size;
    unsigned char data_cmp[INV_MAX_SERIAL_READ];
    int flag = 0;
 800f750:	2300      	movs	r3, #0
 800f752:	627b      	str	r3, [r7, #36]	; 0x24

	if(s->base_state.firmware_loaded)
 800f754:	68fb      	ldr	r3, [r7, #12]
 800f756:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800f75a:	f003 0302 	and.w	r3, r3, #2
 800f75e:	b2db      	uxtb	r3, r3
 800f760:	2b00      	cmp	r3, #0
 800f762:	d001      	beq.n	800f768 <inv_icm20948_firmware_load+0x2e>
		return 0;
 800f764:	2300      	movs	r3, #0
 800f766:	e07f      	b.n	800f868 <inv_icm20948_firmware_load+0x12e>
		
    // Write DMP memory
    data = data_start;
 800f768:	68bb      	ldr	r3, [r7, #8]
 800f76a:	62fb      	str	r3, [r7, #44]	; 0x2c
    size = size_start;
 800f76c:	88fb      	ldrh	r3, [r7, #6]
 800f76e:	857b      	strh	r3, [r7, #42]	; 0x2a
    memaddr = load_addr;
 800f770:	88bb      	ldrh	r3, [r7, #4]
 800f772:	867b      	strh	r3, [r7, #50]	; 0x32
    while (size > 0) {
 800f774:	e02d      	b.n	800f7d2 <inv_icm20948_firmware_load+0x98>
        write_size = min(size, INV_MAX_SERIAL_WRITE);
 800f776:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800f778:	2b10      	cmp	r3, #16
 800f77a:	bf28      	it	cs
 800f77c:	2310      	movcs	r3, #16
 800f77e:	b29b      	uxth	r3, r3
 800f780:	637b      	str	r3, [r7, #52]	; 0x34
        if ((memaddr & 0xff) + write_size > 0x100) {
 800f782:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800f784:	b2da      	uxtb	r2, r3
 800f786:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f788:	4413      	add	r3, r2
 800f78a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f78e:	dd06      	ble.n	800f79e <inv_icm20948_firmware_load+0x64>
            // Moved across a bank
            write_size = (memaddr & 0xff) + write_size - 0x100;
 800f790:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800f792:	b2da      	uxtb	r2, r3
 800f794:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f796:	4413      	add	r3, r2
 800f798:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800f79c:	637b      	str	r3, [r7, #52]	; 0x34
        }
        result = inv_icm20948_write_mems(s, memaddr, write_size, (unsigned char *)data);
 800f79e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f7a0:	8e79      	ldrh	r1, [r7, #50]	; 0x32
 800f7a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f7a4:	68f8      	ldr	r0, [r7, #12]
 800f7a6:	f004 fac0 	bl	8013d2a <inv_icm20948_write_mems>
 800f7aa:	6238      	str	r0, [r7, #32]
        if (result)  
 800f7ac:	6a3b      	ldr	r3, [r7, #32]
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	d001      	beq.n	800f7b6 <inv_icm20948_firmware_load+0x7c>
            return result;
 800f7b2:	6a3b      	ldr	r3, [r7, #32]
 800f7b4:	e058      	b.n	800f868 <inv_icm20948_firmware_load+0x12e>
        data += write_size;
 800f7b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f7b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f7ba:	4413      	add	r3, r2
 800f7bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        size -= write_size;
 800f7be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f7c0:	b29b      	uxth	r3, r3
 800f7c2:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 800f7c4:	1ad3      	subs	r3, r2, r3
 800f7c6:	857b      	strh	r3, [r7, #42]	; 0x2a
        memaddr += write_size;
 800f7c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f7ca:	b29a      	uxth	r2, r3
 800f7cc:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800f7ce:	4413      	add	r3, r2
 800f7d0:	867b      	strh	r3, [r7, #50]	; 0x32
    while (size > 0) {
 800f7d2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d1ce      	bne.n	800f776 <inv_icm20948_firmware_load+0x3c>
    }

    // Verify DMP memory

    data = data_start;
 800f7d8:	68bb      	ldr	r3, [r7, #8]
 800f7da:	62fb      	str	r3, [r7, #44]	; 0x2c
    size = size_start;
 800f7dc:	88fb      	ldrh	r3, [r7, #6]
 800f7de:	857b      	strh	r3, [r7, #42]	; 0x2a
    memaddr = load_addr;
 800f7e0:	88bb      	ldrh	r3, [r7, #4]
 800f7e2:	867b      	strh	r3, [r7, #50]	; 0x32
    while (size > 0) {
 800f7e4:	e03c      	b.n	800f860 <inv_icm20948_firmware_load+0x126>
        write_size = min(size, INV_MAX_SERIAL_READ);
 800f7e6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800f7e8:	2b10      	cmp	r3, #16
 800f7ea:	bf28      	it	cs
 800f7ec:	2310      	movcs	r3, #16
 800f7ee:	b29b      	uxth	r3, r3
 800f7f0:	637b      	str	r3, [r7, #52]	; 0x34
        if ((memaddr & 0xff) + write_size > 0x100) {
 800f7f2:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800f7f4:	b2da      	uxtb	r2, r3
 800f7f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f7f8:	4413      	add	r3, r2
 800f7fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800f7fe:	dd06      	ble.n	800f80e <inv_icm20948_firmware_load+0xd4>
            // Moved across a bank
            write_size = (memaddr & 0xff) + write_size - 0x100;
 800f800:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800f802:	b2da      	uxtb	r2, r3
 800f804:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f806:	4413      	add	r3, r2
 800f808:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800f80c:	637b      	str	r3, [r7, #52]	; 0x34
        }
        result = inv_icm20948_read_mems(s, memaddr, write_size, data_cmp);
 800f80e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f810:	f107 0310 	add.w	r3, r7, #16
 800f814:	8e79      	ldrh	r1, [r7, #50]	; 0x32
 800f816:	68f8      	ldr	r0, [r7, #12]
 800f818:	f004 f9a3 	bl	8013b62 <inv_icm20948_read_mems>
 800f81c:	6238      	str	r0, [r7, #32]
        if (result)
 800f81e:	6a3b      	ldr	r3, [r7, #32]
 800f820:	2b00      	cmp	r3, #0
 800f822:	d002      	beq.n	800f82a <inv_icm20948_firmware_load+0xf0>
            flag++; // Error, DMP not written correctly
 800f824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f826:	3301      	adds	r3, #1
 800f828:	627b      	str	r3, [r7, #36]	; 0x24
        if (memcmp(data_cmp, data, write_size))
 800f82a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f82c:	f107 0310 	add.w	r3, r7, #16
 800f830:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f832:	4618      	mov	r0, r3
 800f834:	f006 fa12 	bl	8015c5c <memcmp>
 800f838:	4603      	mov	r3, r0
 800f83a:	2b00      	cmp	r3, #0
 800f83c:	d002      	beq.n	800f844 <inv_icm20948_firmware_load+0x10a>
            return -1;
 800f83e:	f04f 33ff 	mov.w	r3, #4294967295
 800f842:	e011      	b.n	800f868 <inv_icm20948_firmware_load+0x12e>
        data += write_size;
 800f844:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f846:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f848:	4413      	add	r3, r2
 800f84a:	62fb      	str	r3, [r7, #44]	; 0x2c
        size -= write_size;
 800f84c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f84e:	b29b      	uxth	r3, r3
 800f850:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 800f852:	1ad3      	subs	r3, r2, r3
 800f854:	857b      	strh	r3, [r7, #42]	; 0x2a
        memaddr += write_size;
 800f856:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f858:	b29a      	uxth	r2, r3
 800f85a:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800f85c:	4413      	add	r3, r2
 800f85e:	867b      	strh	r3, [r7, #50]	; 0x32
    while (size > 0) {
 800f860:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800f862:	2b00      	cmp	r3, #0
 800f864:	d1bf      	bne.n	800f7e6 <inv_icm20948_firmware_load+0xac>
#if defined(WIN32)   
    //if(!flag)
      // inv_log("DMP Firmware was updated successfully..\r\n");
#endif

    return 0;
 800f866:	2300      	movs	r3, #0
}
 800f868:	4618      	mov	r0, r3
 800f86a:	3738      	adds	r7, #56	; 0x38
 800f86c:	46bd      	mov	sp, r7
 800f86e:	bd80      	pop	{r7, pc}

0800f870 <inv_icm20948_mpu_set_FIFO_RST_Diamond>:

static void inv_decode_3_16bit_elements(short *out_data, const unsigned char *in_data);
static void inv_decode_3_32bit_elements(long *out_data, const unsigned char *in_data);

int inv_icm20948_mpu_set_FIFO_RST_Diamond(struct inv_icm20948 * s, unsigned char value)
{
 800f870:	b580      	push	{r7, lr}
 800f872:	b084      	sub	sp, #16
 800f874:	af00      	add	r7, sp, #0
 800f876:	6078      	str	r0, [r7, #4]
 800f878:	460b      	mov	r3, r1
 800f87a:	70fb      	strb	r3, [r7, #3]
	int result = 0;
 800f87c:	2300      	movs	r3, #0
 800f87e:	60fb      	str	r3, [r7, #12]
	unsigned char reg;

	result |= inv_icm20948_read_mems_reg(s, REG_FIFO_RST, 1, &reg);
 800f880:	f107 030b 	add.w	r3, r7, #11
 800f884:	2201      	movs	r2, #1
 800f886:	2168      	movs	r1, #104	; 0x68
 800f888:	6878      	ldr	r0, [r7, #4]
 800f88a:	f004 f8b7 	bl	80139fc <inv_icm20948_read_mems_reg>
 800f88e:	4602      	mov	r2, r0
 800f890:	68fb      	ldr	r3, [r7, #12]
 800f892:	4313      	orrs	r3, r2
 800f894:	60fb      	str	r3, [r7, #12]
    
	reg &= 0xe0;
 800f896:	7afb      	ldrb	r3, [r7, #11]
 800f898:	f023 031f 	bic.w	r3, r3, #31
 800f89c:	b2db      	uxtb	r3, r3
 800f89e:	72fb      	strb	r3, [r7, #11]
	reg |= value;
 800f8a0:	7afa      	ldrb	r2, [r7, #11]
 800f8a2:	78fb      	ldrb	r3, [r7, #3]
 800f8a4:	4313      	orrs	r3, r2
 800f8a6:	b2db      	uxtb	r3, r3
 800f8a8:	72fb      	strb	r3, [r7, #11]
	result |= inv_icm20948_write_mems_reg(s, REG_FIFO_RST, 1, &reg);
 800f8aa:	f107 030b 	add.w	r3, r7, #11
 800f8ae:	2201      	movs	r2, #1
 800f8b0:	2168      	movs	r1, #104	; 0x68
 800f8b2:	6878      	ldr	r0, [r7, #4]
 800f8b4:	f003 ffcd 	bl	8013852 <inv_icm20948_write_mems_reg>
 800f8b8:	4602      	mov	r2, r0
 800f8ba:	68fb      	ldr	r3, [r7, #12]
 800f8bc:	4313      	orrs	r3, r2
 800f8be:	60fb      	str	r3, [r7, #12]
    
	return result;
 800f8c0:	68fb      	ldr	r3, [r7, #12]
}
 800f8c2:	4618      	mov	r0, r3
 800f8c4:	3710      	adds	r7, #16
 800f8c6:	46bd      	mov	sp, r7
 800f8c8:	bd80      	pop	{r7, pc}

0800f8ca <inv_icm20948_identify_interrupt>:

int inv_icm20948_identify_interrupt(struct inv_icm20948 * s, short *int_read)
{
 800f8ca:	b580      	push	{r7, lr}
 800f8cc:	b084      	sub	sp, #16
 800f8ce:	af00      	add	r7, sp, #0
 800f8d0:	6078      	str	r0, [r7, #4]
 800f8d2:	6039      	str	r1, [r7, #0]
	unsigned char int_status;
    int result=0 ;
 800f8d4:	2300      	movs	r3, #0
 800f8d6:	60fb      	str	r3, [r7, #12]
    
    if(int_read)
 800f8d8:	683b      	ldr	r3, [r7, #0]
 800f8da:	2b00      	cmp	r3, #0
 800f8dc:	d002      	beq.n	800f8e4 <inv_icm20948_identify_interrupt+0x1a>
        *int_read = 0;
 800f8de:	683b      	ldr	r3, [r7, #0]
 800f8e0:	2200      	movs	r2, #0
 800f8e2:	801a      	strh	r2, [r3, #0]
    
    result = inv_icm20948_read_mems_reg(s, REG_INT_STATUS, 1, &int_status);
 800f8e4:	f107 030b 	add.w	r3, r7, #11
 800f8e8:	2201      	movs	r2, #1
 800f8ea:	2119      	movs	r1, #25
 800f8ec:	6878      	ldr	r0, [r7, #4]
 800f8ee:	f004 f885 	bl	80139fc <inv_icm20948_read_mems_reg>
 800f8f2:	60f8      	str	r0, [r7, #12]
    if(int_read)
 800f8f4:	683b      	ldr	r3, [r7, #0]
 800f8f6:	2b00      	cmp	r3, #0
 800f8f8:	d003      	beq.n	800f902 <inv_icm20948_identify_interrupt+0x38>
        *int_read = int_status;
 800f8fa:	7afb      	ldrb	r3, [r7, #11]
 800f8fc:	b21a      	sxth	r2, r3
 800f8fe:	683b      	ldr	r3, [r7, #0]
 800f900:	801a      	strh	r2, [r3, #0]

    result = inv_icm20948_read_mems_reg(s, REG_DMP_INT_STATUS, 1, &int_status); // DMP_INT_STATUS
 800f902:	f107 030b 	add.w	r3, r7, #11
 800f906:	2201      	movs	r2, #1
 800f908:	2118      	movs	r1, #24
 800f90a:	6878      	ldr	r0, [r7, #4]
 800f90c:	f004 f876 	bl	80139fc <inv_icm20948_read_mems_reg>
 800f910:	60f8      	str	r0, [r7, #12]
	if(int_read)
 800f912:	683b      	ldr	r3, [r7, #0]
 800f914:	2b00      	cmp	r3, #0
 800f916:	d009      	beq.n	800f92c <inv_icm20948_identify_interrupt+0x62>
		*int_read |= (int_status << 8);
 800f918:	683b      	ldr	r3, [r7, #0]
 800f91a:	f9b3 2000 	ldrsh.w	r2, [r3]
 800f91e:	7afb      	ldrb	r3, [r7, #11]
 800f920:	021b      	lsls	r3, r3, #8
 800f922:	b21b      	sxth	r3, r3
 800f924:	4313      	orrs	r3, r2
 800f926:	b21a      	sxth	r2, r3
 800f928:	683b      	ldr	r3, [r7, #0]
 800f92a:	801a      	strh	r2, [r3, #0]
     * We do not need to handle FIFO overflow here. 
     * When we read FIFO_SIZE we can determine if FIFO overflow has occured.
     */
    //result = inv_icm20948_read_mems_reg(s, 0x1B, 1, &int_status);
    
	return result;
 800f92c:	68fb      	ldr	r3, [r7, #12]
}
 800f92e:	4618      	mov	r0, r3
 800f930:	3710      	adds	r7, #16
 800f932:	46bd      	mov	sp, r7
 800f934:	bd80      	pop	{r7, pc}

0800f936 <dmp_get_fifo_length>:
* @param[out] len amount of data currently stored in the fifo.
*
* @return MPU_SUCCESS or non-zero error code.
**/
static int dmp_get_fifo_length(struct inv_icm20948 * s, uint_fast16_t * len )
{
 800f936:	b580      	push	{r7, lr}
 800f938:	b084      	sub	sp, #16
 800f93a:	af00      	add	r7, sp, #0
 800f93c:	6078      	str	r0, [r7, #4]
 800f93e:	6039      	str	r1, [r7, #0]
	unsigned char fifoBuf[2];
	int result = 0;
 800f940:	2300      	movs	r3, #0
 800f942:	60fb      	str	r3, [r7, #12]
    
	if (NULL == len)
 800f944:	683b      	ldr	r3, [r7, #0]
 800f946:	2b00      	cmp	r3, #0
 800f948:	d102      	bne.n	800f950 <dmp_get_fifo_length+0x1a>
		return -1;
 800f94a:	f04f 33ff 	mov.w	r3, #4294967295
 800f94e:	e020      	b.n	800f992 <dmp_get_fifo_length+0x5c>
    
	/*---- read the 2 'count' registers and
	burst read the data from the FIFO ----*/
	result = inv_icm20948_read_mems_reg(s, REG_FIFO_COUNT_H, 2, fifoBuf);
 800f950:	f107 0308 	add.w	r3, r7, #8
 800f954:	2202      	movs	r2, #2
 800f956:	2170      	movs	r1, #112	; 0x70
 800f958:	6878      	ldr	r0, [r7, #4]
 800f95a:	f004 f84f 	bl	80139fc <inv_icm20948_read_mems_reg>
 800f95e:	60f8      	str	r0, [r7, #12]
	if (result) 
 800f960:	68fb      	ldr	r3, [r7, #12]
 800f962:	2b00      	cmp	r3, #0
 800f964:	d009      	beq.n	800f97a <dmp_get_fifo_length+0x44>
	{
		s->fifo_info.fifoError = -1;
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	f04f 32ff 	mov.w	r2, #4294967295
 800f96c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		*len = 0;
 800f970:	683b      	ldr	r3, [r7, #0]
 800f972:	2200      	movs	r2, #0
 800f974:	601a      	str	r2, [r3, #0]
		return result;
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	e00b      	b.n	800f992 <dmp_get_fifo_length+0x5c>
	}
    
	*len = (uint_fast16_t) (fifoBuf[0] << 8);
 800f97a:	7a3b      	ldrb	r3, [r7, #8]
 800f97c:	021b      	lsls	r3, r3, #8
 800f97e:	461a      	mov	r2, r3
 800f980:	683b      	ldr	r3, [r7, #0]
 800f982:	601a      	str	r2, [r3, #0]
	*len += (uint_fast16_t) (fifoBuf[1]);
 800f984:	683b      	ldr	r3, [r7, #0]
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	7a7a      	ldrb	r2, [r7, #9]
 800f98a:	441a      	add	r2, r3
 800f98c:	683b      	ldr	r3, [r7, #0]
 800f98e:	601a      	str	r2, [r3, #0]

	return result;
 800f990:	68fb      	ldr	r3, [r7, #12]
}
 800f992:	4618      	mov	r0, r3
 800f994:	3710      	adds	r7, #16
 800f996:	46bd      	mov	sp, r7
 800f998:	bd80      	pop	{r7, pc}

0800f99a <dmp_reset_fifo>:
*  @note   Halt the DMP writing into the FIFO for the time
*          needed to reset the FIFO.
*  @return MPU_SUCCESS if successful, a non-zero error code otherwise.
*/
static int dmp_reset_fifo(struct inv_icm20948 * s)
{
 800f99a:	b580      	push	{r7, lr}
 800f99c:	b086      	sub	sp, #24
 800f99e:	af00      	add	r7, sp, #0
 800f9a0:	6078      	str	r0, [r7, #4]
    uint_fast16_t len = HARDWARE_FIFO_SIZE;
 800f9a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f9a6:	60fb      	str	r3, [r7, #12]
	unsigned char tries = 0;
 800f9a8:	2300      	movs	r3, #0
 800f9aa:	75fb      	strb	r3, [r7, #23]
	int result = 0;
 800f9ac:	2300      	movs	r3, #0
 800f9ae:	613b      	str	r3, [r7, #16]
    
	while (len != 0 && tries < 6) 
 800f9b0:	e03e      	b.n	800fa30 <dmp_reset_fifo+0x96>
	{ 
		s->base_state.user_ctrl &= (~BIT_FIFO_EN);
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	7f1b      	ldrb	r3, [r3, #28]
 800f9b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f9ba:	b2da      	uxtb	r2, r3
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	771a      	strb	r2, [r3, #28]
		s->base_state.user_ctrl &= (~BIT_DMP_EN);
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	7f1b      	ldrb	r3, [r3, #28]
 800f9c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f9c8:	b2da      	uxtb	r2, r3
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	771a      	strb	r2, [r3, #28]
		result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	7f1b      	ldrb	r3, [r3, #28]
 800f9d2:	461a      	mov	r2, r3
 800f9d4:	2103      	movs	r1, #3
 800f9d6:	6878      	ldr	r0, [r7, #4]
 800f9d8:	f003 ffb4 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 800f9dc:	4602      	mov	r2, r0
 800f9de:	693b      	ldr	r3, [r7, #16]
 800f9e0:	4313      	orrs	r3, r2
 800f9e2:	613b      	str	r3, [r7, #16]
		result |= inv_icm20948_mpu_set_FIFO_RST_Diamond(s, 0x1f);
 800f9e4:	211f      	movs	r1, #31
 800f9e6:	6878      	ldr	r0, [r7, #4]
 800f9e8:	f7ff ff42 	bl	800f870 <inv_icm20948_mpu_set_FIFO_RST_Diamond>
 800f9ec:	4602      	mov	r2, r0
 800f9ee:	693b      	ldr	r3, [r7, #16]
 800f9f0:	4313      	orrs	r3, r2
 800f9f2:	613b      	str	r3, [r7, #16]
		result |= inv_icm20948_mpu_set_FIFO_RST_Diamond(s, 0x1e);
 800f9f4:	211e      	movs	r1, #30
 800f9f6:	6878      	ldr	r0, [r7, #4]
 800f9f8:	f7ff ff3a 	bl	800f870 <inv_icm20948_mpu_set_FIFO_RST_Diamond>
 800f9fc:	4602      	mov	r2, r0
 800f9fe:	693b      	ldr	r3, [r7, #16]
 800fa00:	4313      	orrs	r3, r2
 800fa02:	613b      	str	r3, [r7, #16]
        
		// Reset overflow flag
		s->fifo_info.fifo_overflow = 0;
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	2200      	movs	r2, #0
 800fa08:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
        
		result |= dmp_get_fifo_length(s, &len);
 800fa0c:	f107 030c 	add.w	r3, r7, #12
 800fa10:	4619      	mov	r1, r3
 800fa12:	6878      	ldr	r0, [r7, #4]
 800fa14:	f7ff ff8f 	bl	800f936 <dmp_get_fifo_length>
 800fa18:	4602      	mov	r2, r0
 800fa1a:	693b      	ldr	r3, [r7, #16]
 800fa1c:	4313      	orrs	r3, r2
 800fa1e:	613b      	str	r3, [r7, #16]
		if (result) 
 800fa20:	693b      	ldr	r3, [r7, #16]
 800fa22:	2b00      	cmp	r3, #0
 800fa24:	d001      	beq.n	800fa2a <dmp_reset_fifo+0x90>
			return result;
 800fa26:	693b      	ldr	r3, [r7, #16]
 800fa28:	e022      	b.n	800fa70 <dmp_reset_fifo+0xd6>
        
		tries++;
 800fa2a:	7dfb      	ldrb	r3, [r7, #23]
 800fa2c:	3301      	adds	r3, #1
 800fa2e:	75fb      	strb	r3, [r7, #23]
	while (len != 0 && tries < 6) 
 800fa30:	68fb      	ldr	r3, [r7, #12]
 800fa32:	2b00      	cmp	r3, #0
 800fa34:	d002      	beq.n	800fa3c <dmp_reset_fifo+0xa2>
 800fa36:	7dfb      	ldrb	r3, [r7, #23]
 800fa38:	2b05      	cmp	r3, #5
 800fa3a:	d9ba      	bls.n	800f9b2 <dmp_reset_fifo+0x18>
	}
    
	s->base_state.user_ctrl |= BIT_FIFO_EN;
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	7f1b      	ldrb	r3, [r3, #28]
 800fa40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa44:	b2da      	uxtb	r2, r3
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	771a      	strb	r2, [r3, #28]
	s->base_state.user_ctrl |= BIT_DMP_EN;
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	7f1b      	ldrb	r3, [r3, #28]
 800fa4e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800fa52:	b2da      	uxtb	r2, r3
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	771a      	strb	r2, [r3, #28]
	result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL, s->base_state.user_ctrl);
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	7f1b      	ldrb	r3, [r3, #28]
 800fa5c:	461a      	mov	r2, r3
 800fa5e:	2103      	movs	r1, #3
 800fa60:	6878      	ldr	r0, [r7, #4]
 800fa62:	f003 ff6f 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 800fa66:	4602      	mov	r2, r0
 800fa68:	693b      	ldr	r3, [r7, #16]
 800fa6a:	4313      	orrs	r3, r2
 800fa6c:	613b      	str	r3, [r7, #16]
    
	return result;
 800fa6e:	693b      	ldr	r3, [r7, #16]
}
 800fa70:	4618      	mov	r0, r3
 800fa72:	3718      	adds	r7, #24
 800fa74:	46bd      	mov	sp, r7
 800fa76:	bd80      	pop	{r7, pc}

0800fa78 <dmp_read_fifo>:
*  @param[in] len   Amount of data to read out of the fifo
*
*  @return MPU_SUCCESS or non-zero error code
**/
static int dmp_read_fifo(struct inv_icm20948 * s, unsigned char *data, uint_fast16_t len)
{
 800fa78:	b580      	push	{r7, lr}
 800fa7a:	b088      	sub	sp, #32
 800fa7c:	af00      	add	r7, sp, #0
 800fa7e:	60f8      	str	r0, [r7, #12]
 800fa80:	60b9      	str	r1, [r7, #8]
 800fa82:	607a      	str	r2, [r7, #4]
	int result;
    uint_fast16_t bytesRead = 0;
 800fa84:	2300      	movs	r3, #0
 800fa86:	61bb      	str	r3, [r7, #24]

    while (bytesRead<len) 
 800fa88:	e021      	b.n	800face <dmp_read_fifo+0x56>
    {
        unsigned short thisLen = min(INV_MAX_SERIAL_READ, len-bytesRead);
 800fa8a:	687a      	ldr	r2, [r7, #4]
 800fa8c:	69bb      	ldr	r3, [r7, #24]
 800fa8e:	1ad3      	subs	r3, r2, r3
 800fa90:	2b10      	cmp	r3, #16
 800fa92:	bf28      	it	cs
 800fa94:	2310      	movcs	r3, #16
 800fa96:	82fb      	strh	r3, [r7, #22]
        
        result = inv_icm20948_read_mems_reg(s, REG_FIFO_R_W, thisLen, &data[bytesRead]);
 800fa98:	8af9      	ldrh	r1, [r7, #22]
 800fa9a:	68ba      	ldr	r2, [r7, #8]
 800fa9c:	69bb      	ldr	r3, [r7, #24]
 800fa9e:	4413      	add	r3, r2
 800faa0:	460a      	mov	r2, r1
 800faa2:	2172      	movs	r1, #114	; 0x72
 800faa4:	68f8      	ldr	r0, [r7, #12]
 800faa6:	f003 ffa9 	bl	80139fc <inv_icm20948_read_mems_reg>
 800faaa:	61f8      	str	r0, [r7, #28]
        if (result)
 800faac:	69fb      	ldr	r3, [r7, #28]
 800faae:	2b00      	cmp	r3, #0
 800fab0:	d009      	beq.n	800fac6 <dmp_read_fifo+0x4e>
		{
			dmp_reset_fifo(s);
 800fab2:	68f8      	ldr	r0, [r7, #12]
 800fab4:	f7ff ff71 	bl	800f99a <dmp_reset_fifo>
			s->fifo_info.fifoError = -1;
 800fab8:	68fb      	ldr	r3, [r7, #12]
 800faba:	f04f 32ff 	mov.w	r2, #4294967295
 800fabe:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			return result;
 800fac2:	69fb      	ldr	r3, [r7, #28]
 800fac4:	e008      	b.n	800fad8 <dmp_read_fifo+0x60>
		}
        
        bytesRead += thisLen;
 800fac6:	8afb      	ldrh	r3, [r7, #22]
 800fac8:	69ba      	ldr	r2, [r7, #24]
 800faca:	4413      	add	r3, r2
 800facc:	61bb      	str	r3, [r7, #24]
    while (bytesRead<len) 
 800face:	69ba      	ldr	r2, [r7, #24]
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	429a      	cmp	r2, r3
 800fad4:	d3d9      	bcc.n	800fa8a <dmp_read_fifo+0x12>
    }

	return result;
 800fad6:	69fb      	ldr	r3, [r7, #28]
}
 800fad8:	4618      	mov	r0, r3
 800fada:	3720      	adds	r7, #32
 800fadc:	46bd      	mov	sp, r7
 800fade:	bd80      	pop	{r7, pc}

0800fae0 <dmp_get_fifo_all>:
*  @param  buffer Reads up to length into the buffer.
*
*  @return number of bytes of read.
**/
static uint_fast16_t dmp_get_fifo_all(struct inv_icm20948 * s, uint_fast16_t length, unsigned char *buffer, int *reset)
{
 800fae0:	b580      	push	{r7, lr}
 800fae2:	b086      	sub	sp, #24
 800fae4:	af00      	add	r7, sp, #0
 800fae6:	60f8      	str	r0, [r7, #12]
 800fae8:	60b9      	str	r1, [r7, #8]
 800faea:	607a      	str	r2, [r7, #4]
 800faec:	603b      	str	r3, [r7, #0]
	int result;
	uint_fast16_t in_fifo;
    
	if(reset)
 800faee:	683b      	ldr	r3, [r7, #0]
 800faf0:	2b00      	cmp	r3, #0
 800faf2:	d002      	beq.n	800fafa <dmp_get_fifo_all+0x1a>
		*reset = 0;
 800faf4:	683b      	ldr	r3, [r7, #0]
 800faf6:	2200      	movs	r2, #0
 800faf8:	601a      	str	r2, [r3, #0]
   
	result = dmp_get_fifo_length(s, &in_fifo);
 800fafa:	f107 0310 	add.w	r3, r7, #16
 800fafe:	4619      	mov	r1, r3
 800fb00:	68f8      	ldr	r0, [r7, #12]
 800fb02:	f7ff ff18 	bl	800f936 <dmp_get_fifo_length>
 800fb06:	6178      	str	r0, [r7, #20]
	if (result) {
 800fb08:	697b      	ldr	r3, [r7, #20]
 800fb0a:	2b00      	cmp	r3, #0
 800fb0c:	d005      	beq.n	800fb1a <dmp_get_fifo_all+0x3a>
		s->fifo_info.fifoError = result;
 800fb0e:	68fb      	ldr	r3, [r7, #12]
 800fb10:	697a      	ldr	r2, [r7, #20]
 800fb12:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		return 0;
 800fb16:	2300      	movs	r3, #0
 800fb18:	e029      	b.n	800fb6e <dmp_get_fifo_all+0x8e>
	}
    
	// Nothing to read
	if (in_fifo == 0)
 800fb1a:	693b      	ldr	r3, [r7, #16]
 800fb1c:	2b00      	cmp	r3, #0
 800fb1e:	d101      	bne.n	800fb24 <dmp_get_fifo_all+0x44>
		return 0;
 800fb20:	2300      	movs	r3, #0
 800fb22:	e024      	b.n	800fb6e <dmp_get_fifo_all+0x8e>
    
	/* Check if buffer is able to be filled in with in_fifo bytes */
	if (in_fifo > length) {
 800fb24:	693b      	ldr	r3, [r7, #16]
 800fb26:	68ba      	ldr	r2, [r7, #8]
 800fb28:	429a      	cmp	r2, r3
 800fb2a:	d20f      	bcs.n	800fb4c <dmp_get_fifo_all+0x6c>
		dmp_reset_fifo(s);
 800fb2c:	68f8      	ldr	r0, [r7, #12]
 800fb2e:	f7ff ff34 	bl	800f99a <dmp_reset_fifo>
		s->fifo_info.fifoError = -1;
 800fb32:	68fb      	ldr	r3, [r7, #12]
 800fb34:	f04f 32ff 	mov.w	r2, #4294967295
 800fb38:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		if(reset)
 800fb3c:	683b      	ldr	r3, [r7, #0]
 800fb3e:	2b00      	cmp	r3, #0
 800fb40:	d002      	beq.n	800fb48 <dmp_get_fifo_all+0x68>
			*reset = 1;
 800fb42:	683b      	ldr	r3, [r7, #0]
 800fb44:	2201      	movs	r2, #1
 800fb46:	601a      	str	r2, [r3, #0]
		return 0;
 800fb48:	2300      	movs	r3, #0
 800fb4a:	e010      	b.n	800fb6e <dmp_get_fifo_all+0x8e>
	}

	result = dmp_read_fifo(s, buffer, in_fifo);
 800fb4c:	693b      	ldr	r3, [r7, #16]
 800fb4e:	461a      	mov	r2, r3
 800fb50:	6879      	ldr	r1, [r7, #4]
 800fb52:	68f8      	ldr	r0, [r7, #12]
 800fb54:	f7ff ff90 	bl	800fa78 <dmp_read_fifo>
 800fb58:	6178      	str	r0, [r7, #20]
	if (result) {
 800fb5a:	697b      	ldr	r3, [r7, #20]
 800fb5c:	2b00      	cmp	r3, #0
 800fb5e:	d005      	beq.n	800fb6c <dmp_get_fifo_all+0x8c>
		s->fifo_info.fifoError = result;
 800fb60:	68fb      	ldr	r3, [r7, #12]
 800fb62:	697a      	ldr	r2, [r7, #20]
 800fb64:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
		return 0;
 800fb68:	2300      	movs	r3, #0
 800fb6a:	e000      	b.n	800fb6e <dmp_get_fifo_all+0x8e>
	}
	return in_fifo;
 800fb6c:	693b      	ldr	r3, [r7, #16]
}
 800fb6e:	4618      	mov	r0, r3
 800fb70:	3718      	adds	r7, #24
 800fb72:	46bd      	mov	sp, r7
 800fb74:	bd80      	pop	{r7, pc}

0800fb76 <get_packet_size_and_samplecnt>:

/** Determines the packet size by decoding the header. Both header and header2 are set. header2 is set to zero
*   if it doesn't exist. sample_cnt_array is filled in if not null with number of samples expected for each sensor
*/
static uint_fast16_t get_packet_size_and_samplecnt(unsigned char *data, unsigned short *header, unsigned short *header2, unsigned short * sample_cnt_array)
{
 800fb76:	b480      	push	{r7}
 800fb78:	b087      	sub	sp, #28
 800fb7a:	af00      	add	r7, sp, #0
 800fb7c:	60f8      	str	r0, [r7, #12]
 800fb7e:	60b9      	str	r1, [r7, #8]
 800fb80:	607a      	str	r2, [r7, #4]
 800fb82:	603b      	str	r3, [r7, #0]
	int sz = HEADER_SZ; // 2 for header
 800fb84:	2302      	movs	r3, #2
 800fb86:	617b      	str	r3, [r7, #20]
    
	*header = (((unsigned short)data[0])<<8) | data[1];
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	781b      	ldrb	r3, [r3, #0]
 800fb8c:	021b      	lsls	r3, r3, #8
 800fb8e:	b21a      	sxth	r2, r3
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	3301      	adds	r3, #1
 800fb94:	781b      	ldrb	r3, [r3, #0]
 800fb96:	b21b      	sxth	r3, r3
 800fb98:	4313      	orrs	r3, r2
 800fb9a:	b21b      	sxth	r3, r3
 800fb9c:	b29a      	uxth	r2, r3
 800fb9e:	68bb      	ldr	r3, [r7, #8]
 800fba0:	801a      	strh	r2, [r3, #0]

	if (*header & ACCEL_SET) {
 800fba2:	68bb      	ldr	r3, [r7, #8]
 800fba4:	881b      	ldrh	r3, [r3, #0]
 800fba6:	b21b      	sxth	r3, r3
 800fba8:	2b00      	cmp	r3, #0
 800fbaa:	da14      	bge.n	800fbd6 <get_packet_size_and_samplecnt+0x60>
		sz += ACCEL_DATA_SZ;
 800fbac:	697b      	ldr	r3, [r7, #20]
 800fbae:	3306      	adds	r3, #6
 800fbb0:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800fbb2:	683b      	ldr	r3, [r7, #0]
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	d005      	beq.n	800fbc4 <get_packet_size_and_samplecnt+0x4e>
			sample_cnt_array[ANDROID_SENSOR_ACCELEROMETER]++;
 800fbb8:	683b      	ldr	r3, [r7, #0]
 800fbba:	3302      	adds	r3, #2
 800fbbc:	881a      	ldrh	r2, [r3, #0]
 800fbbe:	3201      	adds	r2, #1
 800fbc0:	b292      	uxth	r2, r2
 800fbc2:	801a      	strh	r2, [r3, #0]
		if (sample_cnt_array)
 800fbc4:	683b      	ldr	r3, [r7, #0]
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d005      	beq.n	800fbd6 <get_packet_size_and_samplecnt+0x60>
			sample_cnt_array[ANDROID_SENSOR_RAW_ACCELEROMETER]++;
 800fbca:	683b      	ldr	r3, [r7, #0]
 800fbcc:	3354      	adds	r3, #84	; 0x54
 800fbce:	881a      	ldrh	r2, [r3, #0]
 800fbd0:	3201      	adds	r2, #1
 800fbd2:	b292      	uxth	r2, r2
 800fbd4:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & GYRO_SET) {
 800fbd6:	68bb      	ldr	r3, [r7, #8]
 800fbd8:	881b      	ldrh	r3, [r3, #0]
 800fbda:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d020      	beq.n	800fc24 <get_packet_size_and_samplecnt+0xae>
		sz += GYRO_DATA_SZ;
 800fbe2:	697b      	ldr	r3, [r7, #20]
 800fbe4:	3306      	adds	r3, #6
 800fbe6:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800fbe8:	683b      	ldr	r3, [r7, #0]
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d005      	beq.n	800fbfa <get_packet_size_and_samplecnt+0x84>
			sample_cnt_array[ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED]++;
 800fbee:	683b      	ldr	r3, [r7, #0]
 800fbf0:	3320      	adds	r3, #32
 800fbf2:	881a      	ldrh	r2, [r3, #0]
 800fbf4:	3201      	adds	r2, #1
 800fbf6:	b292      	uxth	r2, r2
 800fbf8:	801a      	strh	r2, [r3, #0]
		sz += GYRO_BIAS_DATA_SZ;
 800fbfa:	697b      	ldr	r3, [r7, #20]
 800fbfc:	3306      	adds	r3, #6
 800fbfe:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800fc00:	683b      	ldr	r3, [r7, #0]
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	d005      	beq.n	800fc12 <get_packet_size_and_samplecnt+0x9c>
			sample_cnt_array[ANDROID_SENSOR_GYROSCOPE]++;
 800fc06:	683b      	ldr	r3, [r7, #0]
 800fc08:	3308      	adds	r3, #8
 800fc0a:	881a      	ldrh	r2, [r3, #0]
 800fc0c:	3201      	adds	r2, #1
 800fc0e:	b292      	uxth	r2, r2
 800fc10:	801a      	strh	r2, [r3, #0]
		if (sample_cnt_array)
 800fc12:	683b      	ldr	r3, [r7, #0]
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d005      	beq.n	800fc24 <get_packet_size_and_samplecnt+0xae>
			sample_cnt_array[ANDROID_SENSOR_RAW_GYROSCOPE]++;
 800fc18:	683b      	ldr	r3, [r7, #0]
 800fc1a:	3356      	adds	r3, #86	; 0x56
 800fc1c:	881a      	ldrh	r2, [r3, #0]
 800fc1e:	3201      	adds	r2, #1
 800fc20:	b292      	uxth	r2, r2
 800fc22:	801a      	strh	r2, [r3, #0]
	}
 
	if (*header & CPASS_SET) {
 800fc24:	68bb      	ldr	r3, [r7, #8]
 800fc26:	881b      	ldrh	r3, [r3, #0]
 800fc28:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800fc2c:	2b00      	cmp	r3, #0
 800fc2e:	d00b      	beq.n	800fc48 <get_packet_size_and_samplecnt+0xd2>
		sz += CPASS_DATA_SZ;
 800fc30:	697b      	ldr	r3, [r7, #20]
 800fc32:	3306      	adds	r3, #6
 800fc34:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800fc36:	683b      	ldr	r3, [r7, #0]
 800fc38:	2b00      	cmp	r3, #0
 800fc3a:	d005      	beq.n	800fc48 <get_packet_size_and_samplecnt+0xd2>
			sample_cnt_array[ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED]++;
 800fc3c:	683b      	ldr	r3, [r7, #0]
 800fc3e:	331c      	adds	r3, #28
 800fc40:	881a      	ldrh	r2, [r3, #0]
 800fc42:	3201      	adds	r2, #1
 800fc44:	b292      	uxth	r2, r2
 800fc46:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & ALS_SET) {
 800fc48:	68bb      	ldr	r3, [r7, #8]
 800fc4a:	881b      	ldrh	r3, [r3, #0]
 800fc4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	d00b      	beq.n	800fc6c <get_packet_size_and_samplecnt+0xf6>
		sz += ALS_DATA_SZ;
 800fc54:	697b      	ldr	r3, [r7, #20]
 800fc56:	3308      	adds	r3, #8
 800fc58:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800fc5a:	683b      	ldr	r3, [r7, #0]
 800fc5c:	2b00      	cmp	r3, #0
 800fc5e:	d005      	beq.n	800fc6c <get_packet_size_and_samplecnt+0xf6>
			sample_cnt_array[ANDROID_SENSOR_LIGHT]++;
 800fc60:	683b      	ldr	r3, [r7, #0]
 800fc62:	330a      	adds	r3, #10
 800fc64:	881a      	ldrh	r2, [r3, #0]
 800fc66:	3201      	adds	r2, #1
 800fc68:	b292      	uxth	r2, r2
 800fc6a:	801a      	strh	r2, [r3, #0]
	}

	if (*header & QUAT6_SET) {
 800fc6c:	68bb      	ldr	r3, [r7, #8]
 800fc6e:	881b      	ldrh	r3, [r3, #0]
 800fc70:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d00b      	beq.n	800fc90 <get_packet_size_and_samplecnt+0x11a>
		sz += QUAT6_DATA_SZ;
 800fc78:	697b      	ldr	r3, [r7, #20]
 800fc7a:	330c      	adds	r3, #12
 800fc7c:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800fc7e:	683b      	ldr	r3, [r7, #0]
 800fc80:	2b00      	cmp	r3, #0
 800fc82:	d005      	beq.n	800fc90 <get_packet_size_and_samplecnt+0x11a>
			sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR]++;
 800fc84:	683b      	ldr	r3, [r7, #0]
 800fc86:	331e      	adds	r3, #30
 800fc88:	881a      	ldrh	r2, [r3, #0]
 800fc8a:	3201      	adds	r2, #1
 800fc8c:	b292      	uxth	r2, r2
 800fc8e:	801a      	strh	r2, [r3, #0]
	}

	if (*header & QUAT9_SET) {
 800fc90:	68bb      	ldr	r3, [r7, #8]
 800fc92:	881b      	ldrh	r3, [r3, #0]
 800fc94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800fc98:	2b00      	cmp	r3, #0
 800fc9a:	d00b      	beq.n	800fcb4 <get_packet_size_and_samplecnt+0x13e>
		sz += QUAT9_DATA_SZ;
 800fc9c:	697b      	ldr	r3, [r7, #20]
 800fc9e:	330e      	adds	r3, #14
 800fca0:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800fca2:	683b      	ldr	r3, [r7, #0]
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	d005      	beq.n	800fcb4 <get_packet_size_and_samplecnt+0x13e>
			sample_cnt_array[ANDROID_SENSOR_ROTATION_VECTOR]++;
 800fca8:	683b      	ldr	r3, [r7, #0]
 800fcaa:	3316      	adds	r3, #22
 800fcac:	881a      	ldrh	r2, [r3, #0]
 800fcae:	3201      	adds	r2, #1
 800fcb0:	b292      	uxth	r2, r2
 800fcb2:	801a      	strh	r2, [r3, #0]
	}

	if (*header & PQUAT6_SET) 
 800fcb4:	68bb      	ldr	r3, [r7, #8]
 800fcb6:	881b      	ldrh	r3, [r3, #0]
 800fcb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800fcbc:	2b00      	cmp	r3, #0
 800fcbe:	d002      	beq.n	800fcc6 <get_packet_size_and_samplecnt+0x150>
		sz += PQUAT6_DATA_SZ;
 800fcc0:	697b      	ldr	r3, [r7, #20]
 800fcc2:	3306      	adds	r3, #6
 800fcc4:	617b      	str	r3, [r7, #20]
    
	if (*header & GEOMAG_SET) {
 800fcc6:	68bb      	ldr	r3, [r7, #8]
 800fcc8:	881b      	ldrh	r3, [r3, #0]
 800fcca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d00b      	beq.n	800fcea <get_packet_size_and_samplecnt+0x174>
		sz += GEOMAG_DATA_SZ;
 800fcd2:	697b      	ldr	r3, [r7, #20]
 800fcd4:	330e      	adds	r3, #14
 800fcd6:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800fcd8:	683b      	ldr	r3, [r7, #0]
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d005      	beq.n	800fcea <get_packet_size_and_samplecnt+0x174>
			sample_cnt_array[ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR]++;
 800fcde:	683b      	ldr	r3, [r7, #0]
 800fce0:	3328      	adds	r3, #40	; 0x28
 800fce2:	881a      	ldrh	r2, [r3, #0]
 800fce4:	3201      	adds	r2, #1
 800fce6:	b292      	uxth	r2, r2
 800fce8:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header & CPASS_CALIBR_SET) {
 800fcea:	68bb      	ldr	r3, [r7, #8]
 800fcec:	881b      	ldrh	r3, [r3, #0]
 800fcee:	f003 0320 	and.w	r3, r3, #32
 800fcf2:	2b00      	cmp	r3, #0
 800fcf4:	d00b      	beq.n	800fd0e <get_packet_size_and_samplecnt+0x198>
		sz += CPASS_CALIBR_DATA_SZ;
 800fcf6:	697b      	ldr	r3, [r7, #20]
 800fcf8:	330c      	adds	r3, #12
 800fcfa:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800fcfc:	683b      	ldr	r3, [r7, #0]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d005      	beq.n	800fd0e <get_packet_size_and_samplecnt+0x198>
			sample_cnt_array[ANDROID_SENSOR_GEOMAGNETIC_FIELD]++;
 800fd02:	683b      	ldr	r3, [r7, #0]
 800fd04:	3304      	adds	r3, #4
 800fd06:	881a      	ldrh	r2, [r3, #0]
 800fd08:	3201      	adds	r2, #1
 800fd0a:	b292      	uxth	r2, r2
 800fd0c:	801a      	strh	r2, [r3, #0]
	}

	if (*header & PED_STEPDET_SET) {
 800fd0e:	68bb      	ldr	r3, [r7, #8]
 800fd10:	881b      	ldrh	r3, [r3, #0]
 800fd12:	f003 0310 	and.w	r3, r3, #16
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	d00b      	beq.n	800fd32 <get_packet_size_and_samplecnt+0x1bc>
		sz += PED_STEPDET_TIMESTAMP_SZ;
 800fd1a:	697b      	ldr	r3, [r7, #20]
 800fd1c:	3304      	adds	r3, #4
 800fd1e:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800fd20:	683b      	ldr	r3, [r7, #0]
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	d005      	beq.n	800fd32 <get_packet_size_and_samplecnt+0x1bc>
			sample_cnt_array[ANDROID_SENSOR_STEP_DETECTOR]++;
 800fd26:	683b      	ldr	r3, [r7, #0]
 800fd28:	3324      	adds	r3, #36	; 0x24
 800fd2a:	881a      	ldrh	r2, [r3, #0]
 800fd2c:	3201      	adds	r2, #1
 800fd2e:	b292      	uxth	r2, r2
 800fd30:	801a      	strh	r2, [r3, #0]
	}

	if (*header & HEADER2_SET) {
 800fd32:	68bb      	ldr	r3, [r7, #8]
 800fd34:	881b      	ldrh	r3, [r3, #0]
 800fd36:	f003 0308 	and.w	r3, r3, #8
 800fd3a:	2b00      	cmp	r3, #0
 800fd3c:	d011      	beq.n	800fd62 <get_packet_size_and_samplecnt+0x1ec>
		*header2 = (((unsigned short)data[2])<<8) | data[3];
 800fd3e:	68fb      	ldr	r3, [r7, #12]
 800fd40:	3302      	adds	r3, #2
 800fd42:	781b      	ldrb	r3, [r3, #0]
 800fd44:	021b      	lsls	r3, r3, #8
 800fd46:	b21a      	sxth	r2, r3
 800fd48:	68fb      	ldr	r3, [r7, #12]
 800fd4a:	3303      	adds	r3, #3
 800fd4c:	781b      	ldrb	r3, [r3, #0]
 800fd4e:	b21b      	sxth	r3, r3
 800fd50:	4313      	orrs	r3, r2
 800fd52:	b21b      	sxth	r3, r3
 800fd54:	b29a      	uxth	r2, r3
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	801a      	strh	r2, [r3, #0]
		sz += HEADER2_SZ;
 800fd5a:	697b      	ldr	r3, [r7, #20]
 800fd5c:	3302      	adds	r3, #2
 800fd5e:	617b      	str	r3, [r7, #20]
 800fd60:	e002      	b.n	800fd68 <get_packet_size_and_samplecnt+0x1f2>
	} else {
		*header2 = 0;
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	2200      	movs	r2, #0
 800fd66:	801a      	strh	r2, [r3, #0]
	}
    
	if (*header2 & ACCEL_ACCURACY_SET) {
 800fd68:	687b      	ldr	r3, [r7, #4]
 800fd6a:	881b      	ldrh	r3, [r3, #0]
 800fd6c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800fd70:	2b00      	cmp	r3, #0
 800fd72:	d002      	beq.n	800fd7a <get_packet_size_and_samplecnt+0x204>
		sz += ACCEL_ACCURACY_SZ;
 800fd74:	697b      	ldr	r3, [r7, #20]
 800fd76:	3302      	adds	r3, #2
 800fd78:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & GYRO_ACCURACY_SET) {
 800fd7a:	687b      	ldr	r3, [r7, #4]
 800fd7c:	881b      	ldrh	r3, [r3, #0]
 800fd7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d002      	beq.n	800fd8c <get_packet_size_and_samplecnt+0x216>
		sz += GYRO_ACCURACY_SZ;
 800fd86:	697b      	ldr	r3, [r7, #20]
 800fd88:	3302      	adds	r3, #2
 800fd8a:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & CPASS_ACCURACY_SET) {
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	881b      	ldrh	r3, [r3, #0]
 800fd90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d002      	beq.n	800fd9e <get_packet_size_and_samplecnt+0x228>
		sz += CPASS_ACCURACY_SZ;
 800fd98:	697b      	ldr	r3, [r7, #20]
 800fd9a:	3302      	adds	r3, #2
 800fd9c:	617b      	str	r3, [r7, #20]
	}
	if (*header2 & FLIP_PICKUP_SET) {
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	881b      	ldrh	r3, [r3, #0]
 800fda2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	d00b      	beq.n	800fdc2 <get_packet_size_and_samplecnt+0x24c>
		sz += FLIP_PICKUP_SZ;
 800fdaa:	697b      	ldr	r3, [r7, #20]
 800fdac:	3302      	adds	r3, #2
 800fdae:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800fdb0:	683b      	ldr	r3, [r7, #0]
 800fdb2:	2b00      	cmp	r3, #0
 800fdb4:	d005      	beq.n	800fdc2 <get_packet_size_and_samplecnt+0x24c>
			sample_cnt_array[ANDROID_SENSOR_FLIP_PICKUP]++;
 800fdb6:	683b      	ldr	r3, [r7, #0]
 800fdb8:	335c      	adds	r3, #92	; 0x5c
 800fdba:	881a      	ldrh	r2, [r3, #0]
 800fdbc:	3201      	adds	r2, #1
 800fdbe:	b292      	uxth	r2, r2
 800fdc0:	801a      	strh	r2, [r3, #0]
	}
	if (*header2 & ACT_RECOG_SET) {
 800fdc2:	687b      	ldr	r3, [r7, #4]
 800fdc4:	881b      	ldrh	r3, [r3, #0]
 800fdc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fdca:	2b00      	cmp	r3, #0
 800fdcc:	d00b      	beq.n	800fde6 <get_packet_size_and_samplecnt+0x270>
		sz += ACT_RECOG_SZ;
 800fdce:	697b      	ldr	r3, [r7, #20]
 800fdd0:	3306      	adds	r3, #6
 800fdd2:	617b      	str	r3, [r7, #20]
		if (sample_cnt_array)
 800fdd4:	683b      	ldr	r3, [r7, #0]
 800fdd6:	2b00      	cmp	r3, #0
 800fdd8:	d005      	beq.n	800fde6 <get_packet_size_and_samplecnt+0x270>
			sample_cnt_array[ANDROID_SENSOR_ACTIVITY_CLASSIFICATON]++;
 800fdda:	683b      	ldr	r3, [r7, #0]
 800fddc:	335e      	adds	r3, #94	; 0x5e
 800fdde:	881a      	ldrh	r2, [r3, #0]
 800fde0:	3201      	adds	r2, #1
 800fde2:	b292      	uxth	r2, r2
 800fde4:	801a      	strh	r2, [r3, #0]
	}
	sz += ODR_CNT_GYRO_SZ;
 800fde6:	697b      	ldr	r3, [r7, #20]
 800fde8:	3302      	adds	r3, #2
 800fdea:	617b      	str	r3, [r7, #20]

	return sz;
 800fdec:	697b      	ldr	r3, [r7, #20]
}
 800fdee:	4618      	mov	r0, r3
 800fdf0:	371c      	adds	r7, #28
 800fdf2:	46bd      	mov	sp, r7
 800fdf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdf8:	4770      	bx	lr

0800fdfa <check_fifo_decoded_headers>:

static int check_fifo_decoded_headers(unsigned short header, unsigned short header2)
{
 800fdfa:	b480      	push	{r7}
 800fdfc:	b085      	sub	sp, #20
 800fdfe:	af00      	add	r7, sp, #0
 800fe00:	4603      	mov	r3, r0
 800fe02:	460a      	mov	r2, r1
 800fe04:	80fb      	strh	r3, [r7, #6]
 800fe06:	4613      	mov	r3, r2
 800fe08:	80bb      	strh	r3, [r7, #4]
	unsigned short header_bit_mask = 0;
 800fe0a:	2300      	movs	r3, #0
 800fe0c:	81fb      	strh	r3, [r7, #14]
	unsigned short header2_bit_mask = 0;
 800fe0e:	2300      	movs	r3, #0
 800fe10:	81bb      	strh	r3, [r7, #12]
	
	// at least 1 bit must be set
	if (header == 0)
 800fe12:	88fb      	ldrh	r3, [r7, #6]
 800fe14:	2b00      	cmp	r3, #0
 800fe16:	d102      	bne.n	800fe1e <check_fifo_decoded_headers+0x24>
		return -1;
 800fe18:	f04f 33ff 	mov.w	r3, #4294967295
 800fe1c:	e063      	b.n	800fee6 <check_fifo_decoded_headers+0xec>
	
	header_bit_mask |= ACCEL_SET;
 800fe1e:	89fb      	ldrh	r3, [r7, #14]
 800fe20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fe24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fe28:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GYRO_SET;
 800fe2a:	89fb      	ldrh	r3, [r7, #14]
 800fe2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800fe30:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= CPASS_SET;
 800fe32:	89fb      	ldrh	r3, [r7, #14]
 800fe34:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800fe38:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= ALS_SET;
 800fe3a:	89fb      	ldrh	r3, [r7, #14]
 800fe3c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800fe40:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= QUAT6_SET;
 800fe42:	89fb      	ldrh	r3, [r7, #14]
 800fe44:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800fe48:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= QUAT9_SET;
 800fe4a:	89fb      	ldrh	r3, [r7, #14]
 800fe4c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800fe50:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= PQUAT6_SET;
 800fe52:	89fb      	ldrh	r3, [r7, #14]
 800fe54:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800fe58:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GEOMAG_SET;
 800fe5a:	89fb      	ldrh	r3, [r7, #14]
 800fe5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800fe60:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= GYRO_CALIBR_SET;
 800fe62:	89fb      	ldrh	r3, [r7, #14]
 800fe64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fe68:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= CPASS_CALIBR_SET;
 800fe6a:	89fb      	ldrh	r3, [r7, #14]
 800fe6c:	f043 0320 	orr.w	r3, r3, #32
 800fe70:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= PED_STEPDET_SET;
 800fe72:	89fb      	ldrh	r3, [r7, #14]
 800fe74:	f043 0310 	orr.w	r3, r3, #16
 800fe78:	81fb      	strh	r3, [r7, #14]
	header_bit_mask |= HEADER2_SET;
 800fe7a:	89fb      	ldrh	r3, [r7, #14]
 800fe7c:	f043 0308 	orr.w	r3, r3, #8
 800fe80:	81fb      	strh	r3, [r7, #14]
	
	if (header & ~header_bit_mask)
 800fe82:	88fa      	ldrh	r2, [r7, #6]
 800fe84:	89fb      	ldrh	r3, [r7, #14]
 800fe86:	43db      	mvns	r3, r3
 800fe88:	4013      	ands	r3, r2
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d002      	beq.n	800fe94 <check_fifo_decoded_headers+0x9a>
		return -1;
 800fe8e:	f04f 33ff 	mov.w	r3, #4294967295
 800fe92:	e028      	b.n	800fee6 <check_fifo_decoded_headers+0xec>
	
	// at least 1 bit must be set if header 2 is set
	if (header & HEADER2_SET) {
 800fe94:	88fb      	ldrh	r3, [r7, #6]
 800fe96:	f003 0308 	and.w	r3, r3, #8
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d022      	beq.n	800fee4 <check_fifo_decoded_headers+0xea>
		header2_bit_mask |= ACCEL_ACCURACY_SET;
 800fe9e:	89bb      	ldrh	r3, [r7, #12]
 800fea0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800fea4:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= GYRO_ACCURACY_SET;
 800fea6:	89bb      	ldrh	r3, [r7, #12]
 800fea8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800feac:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= CPASS_ACCURACY_SET;
 800feae:	89bb      	ldrh	r3, [r7, #12]
 800feb0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800feb4:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= FLIP_PICKUP_SET;
 800feb6:	89bb      	ldrh	r3, [r7, #12]
 800feb8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800febc:	81bb      	strh	r3, [r7, #12]
		header2_bit_mask |= ACT_RECOG_SET;
 800febe:	89bb      	ldrh	r3, [r7, #12]
 800fec0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fec4:	81bb      	strh	r3, [r7, #12]
		if (header2 == 0)
 800fec6:	88bb      	ldrh	r3, [r7, #4]
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d102      	bne.n	800fed2 <check_fifo_decoded_headers+0xd8>
			return -1;
 800fecc:	f04f 33ff 	mov.w	r3, #4294967295
 800fed0:	e009      	b.n	800fee6 <check_fifo_decoded_headers+0xec>
		if (header2 & ~header2_bit_mask)
 800fed2:	88ba      	ldrh	r2, [r7, #4]
 800fed4:	89bb      	ldrh	r3, [r7, #12]
 800fed6:	43db      	mvns	r3, r3
 800fed8:	4013      	ands	r3, r2
 800feda:	2b00      	cmp	r3, #0
 800fedc:	d002      	beq.n	800fee4 <check_fifo_decoded_headers+0xea>
			return -1;
 800fede:	f04f 33ff 	mov.w	r3, #4294967295
 800fee2:	e000      	b.n	800fee6 <check_fifo_decoded_headers+0xec>
	}

    return 0;
 800fee4:	2300      	movs	r3, #0
}
 800fee6:	4618      	mov	r0, r3
 800fee8:	3714      	adds	r7, #20
 800feea:	46bd      	mov	sp, r7
 800feec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fef0:	4770      	bx	lr
	...

0800fef4 <extract_sample_cnt>:
    
/** Determine number of samples present in SW FIFO fifo_data containing fifo_size bytes to be analyzed. Total number
* of samples filled in total_sample_cnt, number of samples per sensor filled in sample_cnt_array array
*/
static int extract_sample_cnt(struct inv_icm20948 * s, int fifo_size, unsigned short * total_sample_cnt, unsigned short * sample_cnt_array)
{
 800fef4:	b580      	push	{r7, lr}
 800fef6:	b088      	sub	sp, #32
 800fef8:	af00      	add	r7, sp, #0
 800fefa:	60f8      	str	r0, [r7, #12]
 800fefc:	60b9      	str	r1, [r7, #8]
 800fefe:	607a      	str	r2, [r7, #4]
 800ff00:	603b      	str	r3, [r7, #0]
	// Next SW FIFO index to be parsed
	int fifo_idx = 0;
 800ff02:	2300      	movs	r3, #0
 800ff04:	61fb      	str	r3, [r7, #28]
	
	while (fifo_idx < fifo_size) {
 800ff06:	e02a      	b.n	800ff5e <extract_sample_cnt+0x6a>
		unsigned short header;
		unsigned short header2;
		int need_sz = get_packet_size_and_samplecnt(&fifo_data[fifo_idx], &header, &header2, sample_cnt_array);
 800ff08:	69fb      	ldr	r3, [r7, #28]
 800ff0a:	4a2c      	ldr	r2, [pc, #176]	; (800ffbc <extract_sample_cnt+0xc8>)
 800ff0c:	1898      	adds	r0, r3, r2
 800ff0e:	f107 0214 	add.w	r2, r7, #20
 800ff12:	f107 0116 	add.w	r1, r7, #22
 800ff16:	683b      	ldr	r3, [r7, #0]
 800ff18:	f7ff fe2d 	bl	800fb76 <get_packet_size_and_samplecnt>
 800ff1c:	4603      	mov	r3, r0
 800ff1e:	61bb      	str	r3, [r7, #24]
		
		// Guarantee there is a full packet before continuing to decode the FIFO packet
		if (fifo_size-fifo_idx < need_sz)
 800ff20:	68ba      	ldr	r2, [r7, #8]
 800ff22:	69fb      	ldr	r3, [r7, #28]
 800ff24:	1ad3      	subs	r3, r2, r3
 800ff26:	69ba      	ldr	r2, [r7, #24]
 800ff28:	429a      	cmp	r2, r3
 800ff2a:	dc1d      	bgt.n	800ff68 <extract_sample_cnt+0x74>
			goto endSuccess;
		
		// Decode any error
		if (check_fifo_decoded_headers(header, header2)) {
 800ff2c:	8afb      	ldrh	r3, [r7, #22]
 800ff2e:	8aba      	ldrh	r2, [r7, #20]
 800ff30:	4611      	mov	r1, r2
 800ff32:	4618      	mov	r0, r3
 800ff34:	f7ff ff61 	bl	800fdfa <check_fifo_decoded_headers>
 800ff38:	4603      	mov	r3, r0
 800ff3a:	2b00      	cmp	r3, #0
 800ff3c:	d005      	beq.n	800ff4a <extract_sample_cnt+0x56>
			// in that case, stop processing, we might have overflowed so following bytes are non sense
			dmp_reset_fifo(s);
 800ff3e:	68f8      	ldr	r0, [r7, #12]
 800ff40:	f7ff fd2b 	bl	800f99a <dmp_reset_fifo>
			return -1;
 800ff44:	f04f 33ff 	mov.w	r3, #4294967295
 800ff48:	e034      	b.n	800ffb4 <extract_sample_cnt+0xc0>
		}
		
		fifo_idx += need_sz;
 800ff4a:	69fa      	ldr	r2, [r7, #28]
 800ff4c:	69bb      	ldr	r3, [r7, #24]
 800ff4e:	4413      	add	r3, r2
 800ff50:	61fb      	str	r3, [r7, #28]
		
		// One sample found, increment total sample counter
		(*total_sample_cnt)++;
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	881b      	ldrh	r3, [r3, #0]
 800ff56:	3301      	adds	r3, #1
 800ff58:	b29a      	uxth	r2, r3
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	801a      	strh	r2, [r3, #0]
	while (fifo_idx < fifo_size) {
 800ff5e:	69fa      	ldr	r2, [r7, #28]
 800ff60:	68bb      	ldr	r3, [r7, #8]
 800ff62:	429a      	cmp	r2, r3
 800ff64:	dbd0      	blt.n	800ff08 <extract_sample_cnt+0x14>
	}

endSuccess:
 800ff66:	e000      	b.n	800ff6a <extract_sample_cnt+0x76>
			goto endSuccess;
 800ff68:	bf00      	nop
	// Augmented sensors are not part of DMP FIFO, they are computed by DMP driver based on GRV or RV presence in DMP FIFO
	// So their sample counts must rely on GRV and RV sample counts
	if (sample_cnt_array) {
 800ff6a:	683b      	ldr	r3, [r7, #0]
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d020      	beq.n	800ffb2 <extract_sample_cnt+0xbe>
		sample_cnt_array[ANDROID_SENSOR_GRAVITY] += sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR];
 800ff70:	683b      	ldr	r3, [r7, #0]
 800ff72:	3312      	adds	r3, #18
 800ff74:	8819      	ldrh	r1, [r3, #0]
 800ff76:	683b      	ldr	r3, [r7, #0]
 800ff78:	331e      	adds	r3, #30
 800ff7a:	881a      	ldrh	r2, [r3, #0]
 800ff7c:	683b      	ldr	r3, [r7, #0]
 800ff7e:	3312      	adds	r3, #18
 800ff80:	440a      	add	r2, r1
 800ff82:	b292      	uxth	r2, r2
 800ff84:	801a      	strh	r2, [r3, #0]
		sample_cnt_array[ANDROID_SENSOR_LINEAR_ACCELERATION] += sample_cnt_array[ANDROID_SENSOR_GAME_ROTATION_VECTOR];
 800ff86:	683b      	ldr	r3, [r7, #0]
 800ff88:	3314      	adds	r3, #20
 800ff8a:	8819      	ldrh	r1, [r3, #0]
 800ff8c:	683b      	ldr	r3, [r7, #0]
 800ff8e:	331e      	adds	r3, #30
 800ff90:	881a      	ldrh	r2, [r3, #0]
 800ff92:	683b      	ldr	r3, [r7, #0]
 800ff94:	3314      	adds	r3, #20
 800ff96:	440a      	add	r2, r1
 800ff98:	b292      	uxth	r2, r2
 800ff9a:	801a      	strh	r2, [r3, #0]
		sample_cnt_array[ANDROID_SENSOR_ORIENTATION] += sample_cnt_array[ANDROID_SENSOR_ROTATION_VECTOR];
 800ff9c:	683b      	ldr	r3, [r7, #0]
 800ff9e:	3306      	adds	r3, #6
 800ffa0:	8819      	ldrh	r1, [r3, #0]
 800ffa2:	683b      	ldr	r3, [r7, #0]
 800ffa4:	3316      	adds	r3, #22
 800ffa6:	881a      	ldrh	r2, [r3, #0]
 800ffa8:	683b      	ldr	r3, [r7, #0]
 800ffaa:	3306      	adds	r3, #6
 800ffac:	440a      	add	r2, r1
 800ffae:	b292      	uxth	r2, r2
 800ffb0:	801a      	strh	r2, [r3, #0]
	}

	return 0;
 800ffb2:	2300      	movs	r3, #0
}
 800ffb4:	4618      	mov	r0, r3
 800ffb6:	3720      	adds	r7, #32
 800ffb8:	46bd      	mov	sp, r7
 800ffba:	bd80      	pop	{r7, pc}
 800ffbc:	20001300 	.word	0x20001300

0800ffc0 <inv_icm20948_fifo_swmirror>:

int inv_icm20948_fifo_swmirror(struct inv_icm20948 * s, int *fifo_sw_size, unsigned short * total_sample_cnt, unsigned short * sample_cnt_array)
{
 800ffc0:	b580      	push	{r7, lr}
 800ffc2:	b086      	sub	sp, #24
 800ffc4:	af00      	add	r7, sp, #0
 800ffc6:	60f8      	str	r0, [r7, #12]
 800ffc8:	60b9      	str	r1, [r7, #8]
 800ffca:	607a      	str	r2, [r7, #4]
 800ffcc:	603b      	str	r3, [r7, #0]
	int reset=0; 
 800ffce:	2300      	movs	r3, #0
 800ffd0:	617b      	str	r3, [r7, #20]

	*total_sample_cnt = 0;
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	2200      	movs	r2, #0
 800ffd6:	801a      	strh	r2, [r3, #0]

	// Mirror HW FIFO into local SW FIFO, taking into account remaining *fifo_sw_size bytes still present in SW FIFO
	if (*fifo_sw_size < HARDWARE_FIFO_SIZE ) {
 800ffd8:	68bb      	ldr	r3, [r7, #8]
 800ffda:	681b      	ldr	r3, [r3, #0]
 800ffdc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ffe0:	da17      	bge.n	8010012 <inv_icm20948_fifo_swmirror+0x52>
		*fifo_sw_size += dmp_get_fifo_all(s, (HARDWARE_FIFO_SIZE - *fifo_sw_size),&fifo_data[*fifo_sw_size],&reset);
 800ffe2:	68bb      	ldr	r3, [r7, #8]
 800ffe4:	681b      	ldr	r3, [r3, #0]
 800ffe6:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 800ffea:	4619      	mov	r1, r3
 800ffec:	68bb      	ldr	r3, [r7, #8]
 800ffee:	681b      	ldr	r3, [r3, #0]
 800fff0:	4a14      	ldr	r2, [pc, #80]	; (8010044 <inv_icm20948_fifo_swmirror+0x84>)
 800fff2:	441a      	add	r2, r3
 800fff4:	f107 0314 	add.w	r3, r7, #20
 800fff8:	68f8      	ldr	r0, [r7, #12]
 800fffa:	f7ff fd71 	bl	800fae0 <dmp_get_fifo_all>
 800fffe:	4602      	mov	r2, r0
 8010000:	68bb      	ldr	r3, [r7, #8]
 8010002:	681b      	ldr	r3, [r3, #0]
 8010004:	4413      	add	r3, r2
 8010006:	461a      	mov	r2, r3
 8010008:	68bb      	ldr	r3, [r7, #8]
 801000a:	601a      	str	r2, [r3, #0]

		if (reset)
 801000c:	697b      	ldr	r3, [r7, #20]
 801000e:	2b00      	cmp	r3, #0
 8010010:	d10b      	bne.n	801002a <inv_icm20948_fifo_swmirror+0x6a>
			goto error;
	}

	// SW FIFO is mirror, we can now parse it to extract total number of samples and number of samples per sensor
	if (extract_sample_cnt(s, *fifo_sw_size, total_sample_cnt, sample_cnt_array))
 8010012:	68bb      	ldr	r3, [r7, #8]
 8010014:	6819      	ldr	r1, [r3, #0]
 8010016:	683b      	ldr	r3, [r7, #0]
 8010018:	687a      	ldr	r2, [r7, #4]
 801001a:	68f8      	ldr	r0, [r7, #12]
 801001c:	f7ff ff6a 	bl	800fef4 <extract_sample_cnt>
 8010020:	4603      	mov	r3, r0
 8010022:	2b00      	cmp	r3, #0
 8010024:	d103      	bne.n	801002e <inv_icm20948_fifo_swmirror+0x6e>
			goto error;

	return MPU_SUCCESS;
 8010026:	2300      	movs	r3, #0
 8010028:	e007      	b.n	801003a <inv_icm20948_fifo_swmirror+0x7a>
			goto error;
 801002a:	bf00      	nop
 801002c:	e000      	b.n	8010030 <inv_icm20948_fifo_swmirror+0x70>
			goto error;
 801002e:	bf00      	nop
	
error:
	*fifo_sw_size = 0;
 8010030:	68bb      	ldr	r3, [r7, #8]
 8010032:	2200      	movs	r2, #0
 8010034:	601a      	str	r2, [r3, #0]
	return -1;
 8010036:	f04f 33ff 	mov.w	r3, #4294967295
	
}
 801003a:	4618      	mov	r0, r3
 801003c:	3718      	adds	r7, #24
 801003e:	46bd      	mov	sp, r7
 8010040:	bd80      	pop	{r7, pc}
 8010042:	bf00      	nop
 8010044:	20001300 	.word	0x20001300

08010048 <inv_icm20948_fifo_pop>:

int inv_icm20948_fifo_pop(struct inv_icm20948 * s, unsigned short *user_header, unsigned short *user_header2, int *fifo_sw_size)  
{
 8010048:	b580      	push	{r7, lr}
 801004a:	b086      	sub	sp, #24
 801004c:	af00      	add	r7, sp, #0
 801004e:	60f8      	str	r0, [r7, #12]
 8010050:	60b9      	str	r1, [r7, #8]
 8010052:	607a      	str	r2, [r7, #4]
 8010054:	603b      	str	r3, [r7, #0]
	int need_sz=0; // size in bytes of packet to be analyzed from FIFO
 8010056:	2300      	movs	r3, #0
 8010058:	613b      	str	r3, [r7, #16]
	unsigned char *fifo_ptr = fifo_data; // pointer to next byte in SW FIFO to be parsed
 801005a:	4b28      	ldr	r3, [pc, #160]	; (80100fc <inv_icm20948_fifo_pop+0xb4>)
 801005c:	617b      	str	r3, [r7, #20]
    
	if (*fifo_sw_size > 3) {
 801005e:	683b      	ldr	r3, [r7, #0]
 8010060:	681b      	ldr	r3, [r3, #0]
 8010062:	2b03      	cmp	r3, #3
 8010064:	dd44      	ble.n	80100f0 <inv_icm20948_fifo_pop+0xa8>
		// extract headers and number of bytes requested by next sample present in FIFO
		need_sz = get_packet_size_and_samplecnt(fifo_data, &fd.header, &fd.header2, 0);
 8010066:	2300      	movs	r3, #0
 8010068:	4a25      	ldr	r2, [pc, #148]	; (8010100 <inv_icm20948_fifo_pop+0xb8>)
 801006a:	4926      	ldr	r1, [pc, #152]	; (8010104 <inv_icm20948_fifo_pop+0xbc>)
 801006c:	4823      	ldr	r0, [pc, #140]	; (80100fc <inv_icm20948_fifo_pop+0xb4>)
 801006e:	f7ff fd82 	bl	800fb76 <get_packet_size_and_samplecnt>
 8010072:	4603      	mov	r3, r0
 8010074:	613b      	str	r3, [r7, #16]

		// Guarantee there is a full packet before continuing to decode the FIFO packet
		if (*fifo_sw_size < need_sz) {
 8010076:	683b      	ldr	r3, [r7, #0]
 8010078:	681b      	ldr	r3, [r3, #0]
 801007a:	693a      	ldr	r2, [r7, #16]
 801007c:	429a      	cmp	r2, r3
 801007e:	dd03      	ble.n	8010088 <inv_icm20948_fifo_pop+0x40>
		    return s->fifo_info.fifoError;
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8010086:	e034      	b.n	80100f2 <inv_icm20948_fifo_pop+0xaa>
		}

		fifo_ptr += HEADER_SZ;        
 8010088:	697b      	ldr	r3, [r7, #20]
 801008a:	3302      	adds	r3, #2
 801008c:	617b      	str	r3, [r7, #20]
		if (fd.header & HEADER2_SET)
 801008e:	4b1e      	ldr	r3, [pc, #120]	; (8010108 <inv_icm20948_fifo_pop+0xc0>)
 8010090:	f8b3 309a 	ldrh.w	r3, [r3, #154]	; 0x9a
 8010094:	f003 0308 	and.w	r3, r3, #8
 8010098:	2b00      	cmp	r3, #0
 801009a:	d002      	beq.n	80100a2 <inv_icm20948_fifo_pop+0x5a>
			fifo_ptr += HEADER2_SZ;        
 801009c:	697b      	ldr	r3, [r7, #20]
 801009e:	3302      	adds	r3, #2
 80100a0:	617b      	str	r3, [r7, #20]

		// extract payload data from SW FIFO
		fifo_ptr += inv_icm20948_inv_decode_one_ivory_fifo_packet(s, &fd, fifo_ptr);        
 80100a2:	697a      	ldr	r2, [r7, #20]
 80100a4:	4918      	ldr	r1, [pc, #96]	; (8010108 <inv_icm20948_fifo_pop+0xc0>)
 80100a6:	68f8      	ldr	r0, [r7, #12]
 80100a8:	f000 f8ad 	bl	8010206 <inv_icm20948_inv_decode_one_ivory_fifo_packet>
 80100ac:	4603      	mov	r3, r0
 80100ae:	461a      	mov	r2, r3
 80100b0:	697b      	ldr	r3, [r7, #20]
 80100b2:	4413      	add	r3, r2
 80100b4:	617b      	str	r3, [r7, #20]

		// remove first need_sz bytes from SW FIFO
		*fifo_sw_size -= need_sz;
 80100b6:	683b      	ldr	r3, [r7, #0]
 80100b8:	681a      	ldr	r2, [r3, #0]
 80100ba:	693b      	ldr	r3, [r7, #16]
 80100bc:	1ad2      	subs	r2, r2, r3
 80100be:	683b      	ldr	r3, [r7, #0]
 80100c0:	601a      	str	r2, [r3, #0]
		if(*fifo_sw_size)
 80100c2:	683b      	ldr	r3, [r7, #0]
 80100c4:	681b      	ldr	r3, [r3, #0]
 80100c6:	2b00      	cmp	r3, #0
 80100c8:	d008      	beq.n	80100dc <inv_icm20948_fifo_pop+0x94>
			memmove(fifo_data, &fifo_data[need_sz], *fifo_sw_size);// Data left in FIFO
 80100ca:	693b      	ldr	r3, [r7, #16]
 80100cc:	4a0b      	ldr	r2, [pc, #44]	; (80100fc <inv_icm20948_fifo_pop+0xb4>)
 80100ce:	1899      	adds	r1, r3, r2
 80100d0:	683b      	ldr	r3, [r7, #0]
 80100d2:	681b      	ldr	r3, [r3, #0]
 80100d4:	461a      	mov	r2, r3
 80100d6:	4809      	ldr	r0, [pc, #36]	; (80100fc <inv_icm20948_fifo_pop+0xb4>)
 80100d8:	f005 fdde 	bl	8015c98 <memmove>

		*user_header = fd.header;
 80100dc:	4b0a      	ldr	r3, [pc, #40]	; (8010108 <inv_icm20948_fifo_pop+0xc0>)
 80100de:	f8b3 209a 	ldrh.w	r2, [r3, #154]	; 0x9a
 80100e2:	68bb      	ldr	r3, [r7, #8]
 80100e4:	801a      	strh	r2, [r3, #0]
		*user_header2 = fd.header2;
 80100e6:	4b08      	ldr	r3, [pc, #32]	; (8010108 <inv_icm20948_fifo_pop+0xc0>)
 80100e8:	f8b3 209c 	ldrh.w	r2, [r3, #156]	; 0x9c
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	801a      	strh	r2, [r3, #0]
	}

	return MPU_SUCCESS;
 80100f0:	2300      	movs	r3, #0
}
 80100f2:	4618      	mov	r0, r3
 80100f4:	3718      	adds	r7, #24
 80100f6:	46bd      	mov	sp, r7
 80100f8:	bd80      	pop	{r7, pc}
 80100fa:	bf00      	nop
 80100fc:	20001300 	.word	0x20001300
 8010100:	200012f8 	.word	0x200012f8
 8010104:	200012f6 	.word	0x200012f6
 8010108:	2000125c 	.word	0x2000125c

0801010c <inv_decode_3_32bit_elements>:

    return result;
}

static void inv_decode_3_32bit_elements(long *out_data, const unsigned char *in_data)
{
 801010c:	b480      	push	{r7}
 801010e:	b083      	sub	sp, #12
 8010110:	af00      	add	r7, sp, #0
 8010112:	6078      	str	r0, [r7, #4]
 8010114:	6039      	str	r1, [r7, #0]
    out_data[0] = ((long)(0xff & in_data[0]) << 24) | ((long)(0xff & in_data[1]) << 16) | ((long)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 8010116:	683b      	ldr	r3, [r7, #0]
 8010118:	781b      	ldrb	r3, [r3, #0]
 801011a:	061a      	lsls	r2, r3, #24
 801011c:	683b      	ldr	r3, [r7, #0]
 801011e:	3301      	adds	r3, #1
 8010120:	781b      	ldrb	r3, [r3, #0]
 8010122:	041b      	lsls	r3, r3, #16
 8010124:	431a      	orrs	r2, r3
 8010126:	683b      	ldr	r3, [r7, #0]
 8010128:	3302      	adds	r3, #2
 801012a:	781b      	ldrb	r3, [r3, #0]
 801012c:	021b      	lsls	r3, r3, #8
 801012e:	4313      	orrs	r3, r2
 8010130:	683a      	ldr	r2, [r7, #0]
 8010132:	3203      	adds	r2, #3
 8010134:	7812      	ldrb	r2, [r2, #0]
 8010136:	431a      	orrs	r2, r3
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	601a      	str	r2, [r3, #0]
    out_data[1] = ((long)(0xff & in_data[4]) << 24) | ((long)(0xff & in_data[5]) << 16) | ((long)(0xff & in_data[6]) << 8) | (0xff & in_data[7]);
 801013c:	683b      	ldr	r3, [r7, #0]
 801013e:	3304      	adds	r3, #4
 8010140:	781b      	ldrb	r3, [r3, #0]
 8010142:	061a      	lsls	r2, r3, #24
 8010144:	683b      	ldr	r3, [r7, #0]
 8010146:	3305      	adds	r3, #5
 8010148:	781b      	ldrb	r3, [r3, #0]
 801014a:	041b      	lsls	r3, r3, #16
 801014c:	431a      	orrs	r2, r3
 801014e:	683b      	ldr	r3, [r7, #0]
 8010150:	3306      	adds	r3, #6
 8010152:	781b      	ldrb	r3, [r3, #0]
 8010154:	021b      	lsls	r3, r3, #8
 8010156:	431a      	orrs	r2, r3
 8010158:	683b      	ldr	r3, [r7, #0]
 801015a:	3307      	adds	r3, #7
 801015c:	781b      	ldrb	r3, [r3, #0]
 801015e:	4619      	mov	r1, r3
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	3304      	adds	r3, #4
 8010164:	430a      	orrs	r2, r1
 8010166:	601a      	str	r2, [r3, #0]
    out_data[2] = ((long)(0xff & in_data[8]) << 24) | ((long)(0xff & in_data[9]) << 16) | ((long)(0xff & in_data[10]) << 8) | (0xff & in_data[11]);
 8010168:	683b      	ldr	r3, [r7, #0]
 801016a:	3308      	adds	r3, #8
 801016c:	781b      	ldrb	r3, [r3, #0]
 801016e:	061a      	lsls	r2, r3, #24
 8010170:	683b      	ldr	r3, [r7, #0]
 8010172:	3309      	adds	r3, #9
 8010174:	781b      	ldrb	r3, [r3, #0]
 8010176:	041b      	lsls	r3, r3, #16
 8010178:	431a      	orrs	r2, r3
 801017a:	683b      	ldr	r3, [r7, #0]
 801017c:	330a      	adds	r3, #10
 801017e:	781b      	ldrb	r3, [r3, #0]
 8010180:	021b      	lsls	r3, r3, #8
 8010182:	431a      	orrs	r2, r3
 8010184:	683b      	ldr	r3, [r7, #0]
 8010186:	330b      	adds	r3, #11
 8010188:	781b      	ldrb	r3, [r3, #0]
 801018a:	4619      	mov	r1, r3
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	3308      	adds	r3, #8
 8010190:	430a      	orrs	r2, r1
 8010192:	601a      	str	r2, [r3, #0]
}
 8010194:	bf00      	nop
 8010196:	370c      	adds	r7, #12
 8010198:	46bd      	mov	sp, r7
 801019a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801019e:	4770      	bx	lr

080101a0 <inv_decode_3_16bit_elements>:
static void inv_decode_3_16bit_elements(short *out_data, const unsigned char *in_data)
{
 80101a0:	b480      	push	{r7}
 80101a2:	b083      	sub	sp, #12
 80101a4:	af00      	add	r7, sp, #0
 80101a6:	6078      	str	r0, [r7, #4]
 80101a8:	6039      	str	r1, [r7, #0]
    out_data[0] = ((short)(0xff & in_data[0]) << 8) | (0xff & in_data[1]);
 80101aa:	683b      	ldr	r3, [r7, #0]
 80101ac:	781b      	ldrb	r3, [r3, #0]
 80101ae:	021b      	lsls	r3, r3, #8
 80101b0:	b21a      	sxth	r2, r3
 80101b2:	683b      	ldr	r3, [r7, #0]
 80101b4:	3301      	adds	r3, #1
 80101b6:	781b      	ldrb	r3, [r3, #0]
 80101b8:	b21b      	sxth	r3, r3
 80101ba:	4313      	orrs	r3, r2
 80101bc:	b21a      	sxth	r2, r3
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	801a      	strh	r2, [r3, #0]
    out_data[1] = ((short)(0xff & in_data[2]) << 8) | (0xff & in_data[3]);
 80101c2:	683b      	ldr	r3, [r7, #0]
 80101c4:	3302      	adds	r3, #2
 80101c6:	781b      	ldrb	r3, [r3, #0]
 80101c8:	021b      	lsls	r3, r3, #8
 80101ca:	b219      	sxth	r1, r3
 80101cc:	683b      	ldr	r3, [r7, #0]
 80101ce:	3303      	adds	r3, #3
 80101d0:	781b      	ldrb	r3, [r3, #0]
 80101d2:	b21a      	sxth	r2, r3
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	3302      	adds	r3, #2
 80101d8:	430a      	orrs	r2, r1
 80101da:	b212      	sxth	r2, r2
 80101dc:	801a      	strh	r2, [r3, #0]
    out_data[2] = ((short)(0xff & in_data[4]) << 8) | (0xff & in_data[5]);
 80101de:	683b      	ldr	r3, [r7, #0]
 80101e0:	3304      	adds	r3, #4
 80101e2:	781b      	ldrb	r3, [r3, #0]
 80101e4:	021b      	lsls	r3, r3, #8
 80101e6:	b219      	sxth	r1, r3
 80101e8:	683b      	ldr	r3, [r7, #0]
 80101ea:	3305      	adds	r3, #5
 80101ec:	781b      	ldrb	r3, [r3, #0]
 80101ee:	b21a      	sxth	r2, r3
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	3304      	adds	r3, #4
 80101f4:	430a      	orrs	r2, r1
 80101f6:	b212      	sxth	r2, r2
 80101f8:	801a      	strh	r2, [r3, #0]
}
 80101fa:	bf00      	nop
 80101fc:	370c      	adds	r7, #12
 80101fe:	46bd      	mov	sp, r7
 8010200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010204:	4770      	bx	lr

08010206 <inv_icm20948_inv_decode_one_ivory_fifo_packet>:
* @param[in] fd Structure to be filled out with data. Assumes header and header2 are already set inside.
* @param[in] fifo_ptr FIFO data, points to just after any header information
* @return Returns the number of bytes consumed in FIFO data.
*/
int inv_icm20948_inv_decode_one_ivory_fifo_packet(struct inv_icm20948 * s, struct inv_fifo_decoded_t *fd, const unsigned char *fifo_ptr)
{
 8010206:	b580      	push	{r7, lr}
 8010208:	b086      	sub	sp, #24
 801020a:	af00      	add	r7, sp, #0
 801020c:	60f8      	str	r0, [r7, #12]
 801020e:	60b9      	str	r1, [r7, #8]
 8010210:	607a      	str	r2, [r7, #4]
    const unsigned char *fifo_ptr_start = fifo_ptr;  
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	617b      	str	r3, [r7, #20]
	short odr_cntr;
    if (fd->header & ACCEL_SET) {
 8010216:	68bb      	ldr	r3, [r7, #8]
 8010218:	f8b3 309a 	ldrh.w	r3, [r3, #154]	; 0x9a
 801021c:	b21b      	sxth	r3, r3
 801021e:	2b00      	cmp	r3, #0
 8010220:	da1a      	bge.n	8010258 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x52>
        // do not cast data here, do that when you use it
        inv_decode_3_16bit_elements(fd->accel_s, fifo_ptr);
 8010222:	68bb      	ldr	r3, [r7, #8]
 8010224:	332c      	adds	r3, #44	; 0x2c
 8010226:	6879      	ldr	r1, [r7, #4]
 8010228:	4618      	mov	r0, r3
 801022a:	f7ff ffb9 	bl	80101a0 <inv_decode_3_16bit_elements>
        fd->accel[0] = fd->accel_s[0] << 15;
 801022e:	68bb      	ldr	r3, [r7, #8]
 8010230:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 8010234:	03da      	lsls	r2, r3, #15
 8010236:	68bb      	ldr	r3, [r7, #8]
 8010238:	635a      	str	r2, [r3, #52]	; 0x34
        fd->accel[1] = fd->accel_s[1] << 15;
 801023a:	68bb      	ldr	r3, [r7, #8]
 801023c:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 8010240:	03da      	lsls	r2, r3, #15
 8010242:	68bb      	ldr	r3, [r7, #8]
 8010244:	639a      	str	r2, [r3, #56]	; 0x38
        fd->accel[2] = fd->accel_s[2] << 15;
 8010246:	68bb      	ldr	r3, [r7, #8]
 8010248:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801024c:	03da      	lsls	r2, r3, #15
 801024e:	68bb      	ldr	r3, [r7, #8]
 8010250:	63da      	str	r2, [r3, #60]	; 0x3c
        fifo_ptr += ACCEL_DATA_SZ;
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	3306      	adds	r3, #6
 8010256:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & GYRO_SET) {
 8010258:	68bb      	ldr	r3, [r7, #8]
 801025a:	f8b3 309a 	ldrh.w	r3, [r3, #154]	; 0x9a
 801025e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010262:	2b00      	cmp	r3, #0
 8010264:	d011      	beq.n	801028a <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x84>
        inv_decode_3_16bit_elements(fd->gyro, fifo_ptr);
 8010266:	68bb      	ldr	r3, [r7, #8]
 8010268:	3340      	adds	r3, #64	; 0x40
 801026a:	6879      	ldr	r1, [r7, #4]
 801026c:	4618      	mov	r0, r3
 801026e:	f7ff ff97 	bl	80101a0 <inv_decode_3_16bit_elements>
        fifo_ptr += GYRO_DATA_SZ;
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	3306      	adds	r3, #6
 8010276:	607b      	str	r3, [r7, #4]
        inv_decode_3_16bit_elements(fd->gyro_bias, fifo_ptr);
 8010278:	68bb      	ldr	r3, [r7, #8]
 801027a:	3346      	adds	r3, #70	; 0x46
 801027c:	6879      	ldr	r1, [r7, #4]
 801027e:	4618      	mov	r0, r3
 8010280:	f7ff ff8e 	bl	80101a0 <inv_decode_3_16bit_elements>
        fifo_ptr += GYRO_BIAS_DATA_SZ;
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	3306      	adds	r3, #6
 8010288:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & CPASS_SET) {
 801028a:	68bb      	ldr	r3, [r7, #8]
 801028c:	f8b3 309a 	ldrh.w	r3, [r3, #154]	; 0x9a
 8010290:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8010294:	2b00      	cmp	r3, #0
 8010296:	d018      	beq.n	80102ca <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xc4>
        inv_decode_3_16bit_elements(fd->cpass_raw_data, fifo_ptr);
 8010298:	68bb      	ldr	r3, [r7, #8]
 801029a:	3374      	adds	r3, #116	; 0x74
 801029c:	6879      	ldr	r1, [r7, #4]
 801029e:	4618      	mov	r0, r3
 80102a0:	f7ff ff7e 	bl	80101a0 <inv_decode_3_16bit_elements>
        inv_icm20948_apply_raw_compass_matrix(s, fd->cpass_raw_data, fd->compass);
 80102a4:	68bb      	ldr	r3, [r7, #8]
 80102a6:	f103 0174 	add.w	r1, r3, #116	; 0x74
 80102aa:	68bb      	ldr	r3, [r7, #8]
 80102ac:	3358      	adds	r3, #88	; 0x58
 80102ae:	461a      	mov	r2, r3
 80102b0:	68f8      	ldr	r0, [r7, #12]
 80102b2:	f7f9 fe91 	bl	8009fd8 <inv_icm20948_apply_raw_compass_matrix>
        memcpy( fd->cpass_calibr_6chars, fifo_ptr, 6*sizeof(unsigned char));
 80102b6:	68bb      	ldr	r3, [r7, #8]
 80102b8:	3394      	adds	r3, #148	; 0x94
 80102ba:	2206      	movs	r2, #6
 80102bc:	6879      	ldr	r1, [r7, #4]
 80102be:	4618      	mov	r0, r3
 80102c0:	f005 fcdc 	bl	8015c7c <memcpy>
        fifo_ptr += CPASS_DATA_SZ;
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	3306      	adds	r3, #6
 80102c8:	607b      	str	r3, [r7, #4]
    }

    if(fd->header & ALS_SET) {
 80102ca:	68bb      	ldr	r3, [r7, #8]
 80102cc:	f8b3 309a 	ldrh.w	r3, [r3, #154]	; 0x9a
 80102d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80102d4:	2b00      	cmp	r3, #0
 80102d6:	d002      	beq.n	80102de <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xd8>
        fifo_ptr += ALS_DATA_SZ;
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	3308      	adds	r3, #8
 80102dc:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & QUAT6_SET) {
 80102de:	68bb      	ldr	r3, [r7, #8]
 80102e0:	f8b3 309a 	ldrh.w	r3, [r3, #154]	; 0x9a
 80102e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	d007      	beq.n	80102fc <inv_icm20948_inv_decode_one_ivory_fifo_packet+0xf6>
        inv_decode_3_32bit_elements(fd->dmp_3e_6quat, fifo_ptr);
 80102ec:	68bb      	ldr	r3, [r7, #8]
 80102ee:	6879      	ldr	r1, [r7, #4]
 80102f0:	4618      	mov	r0, r3
 80102f2:	f7ff ff0b 	bl	801010c <inv_decode_3_32bit_elements>
        fifo_ptr += QUAT6_DATA_SZ;
 80102f6:	687b      	ldr	r3, [r7, #4]
 80102f8:	330c      	adds	r3, #12
 80102fa:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & QUAT9_SET) {
 80102fc:	68bb      	ldr	r3, [r7, #8]
 80102fe:	f8b3 309a 	ldrh.w	r3, [r3, #154]	; 0x9a
 8010302:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010306:	2b00      	cmp	r3, #0
 8010308:	d013      	beq.n	8010332 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x12c>
        inv_decode_3_32bit_elements(fd->dmp_3e_9quat, fifo_ptr);
 801030a:	68bb      	ldr	r3, [r7, #8]
 801030c:	330c      	adds	r3, #12
 801030e:	6879      	ldr	r1, [r7, #4]
 8010310:	4618      	mov	r0, r3
 8010312:	f7ff fefb 	bl	801010c <inv_decode_3_32bit_elements>
        fd->dmp_rv_accuracyQ29 = ((0xff & fifo_ptr[12]) << 24) | ((0xff & fifo_ptr[13]) << 16);
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	330c      	adds	r3, #12
 801031a:	781b      	ldrb	r3, [r3, #0]
 801031c:	061a      	lsls	r2, r3, #24
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	330d      	adds	r3, #13
 8010322:	781b      	ldrb	r3, [r3, #0]
 8010324:	041b      	lsls	r3, r3, #16
 8010326:	431a      	orrs	r2, r3
 8010328:	68bb      	ldr	r3, [r7, #8]
 801032a:	619a      	str	r2, [r3, #24]
        fifo_ptr += QUAT9_DATA_SZ;
 801032c:	687b      	ldr	r3, [r7, #4]
 801032e:	330e      	adds	r3, #14
 8010330:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & PED_STEPDET_SET) {
 8010332:	68bb      	ldr	r3, [r7, #8]
 8010334:	f8b3 309a 	ldrh.w	r3, [r3, #154]	; 0x9a
 8010338:	f003 0310 	and.w	r3, r3, #16
 801033c:	2b00      	cmp	r3, #0
 801033e:	d015      	beq.n	801036c <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x166>
        fd->ped_step_det_ts = ((0xff & fifo_ptr[0]) << 24) | ((0xff & fifo_ptr[1]) << 16) | ((0xff & fifo_ptr[2]) << 8) | (0xff & fifo_ptr[3]);
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	781b      	ldrb	r3, [r3, #0]
 8010344:	061a      	lsls	r2, r3, #24
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	3301      	adds	r3, #1
 801034a:	781b      	ldrb	r3, [r3, #0]
 801034c:	041b      	lsls	r3, r3, #16
 801034e:	431a      	orrs	r2, r3
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	3302      	adds	r3, #2
 8010354:	781b      	ldrb	r3, [r3, #0]
 8010356:	021b      	lsls	r3, r3, #8
 8010358:	4313      	orrs	r3, r2
 801035a:	687a      	ldr	r2, [r7, #4]
 801035c:	3203      	adds	r2, #3
 801035e:	7812      	ldrb	r2, [r2, #0]
 8010360:	431a      	orrs	r2, r3
 8010362:	68bb      	ldr	r3, [r7, #8]
 8010364:	671a      	str	r2, [r3, #112]	; 0x70
        fifo_ptr += PED_STEPDET_TIMESTAMP_SZ;
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	3304      	adds	r3, #4
 801036a:	607b      	str	r3, [r7, #4]
    }

    if (fd->header & GEOMAG_SET) {
 801036c:	68bb      	ldr	r3, [r7, #8]
 801036e:	f8b3 309a 	ldrh.w	r3, [r3, #154]	; 0x9a
 8010372:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8010376:	2b00      	cmp	r3, #0
 8010378:	d013      	beq.n	80103a2 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x19c>
        inv_decode_3_32bit_elements(fd->dmp_3e_geomagquat, fifo_ptr);
 801037a:	68bb      	ldr	r3, [r7, #8]
 801037c:	331c      	adds	r3, #28
 801037e:	6879      	ldr	r1, [r7, #4]
 8010380:	4618      	mov	r0, r3
 8010382:	f7ff fec3 	bl	801010c <inv_decode_3_32bit_elements>
        fd->dmp_geomag_accuracyQ29 = ((0xff & fifo_ptr[12]) << 24) | ((0xff & fifo_ptr[13]) << 16);
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	330c      	adds	r3, #12
 801038a:	781b      	ldrb	r3, [r3, #0]
 801038c:	061a      	lsls	r2, r3, #24
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	330d      	adds	r3, #13
 8010392:	781b      	ldrb	r3, [r3, #0]
 8010394:	041b      	lsls	r3, r3, #16
 8010396:	431a      	orrs	r2, r3
 8010398:	68bb      	ldr	r3, [r7, #8]
 801039a:	629a      	str	r2, [r3, #40]	; 0x28
        fifo_ptr += GEOMAG_DATA_SZ;
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	330e      	adds	r3, #14
 80103a0:	607b      	str	r3, [r7, #4]
    }

    if(fd->header & PRESSURE_SET) {
 80103a2:	68bb      	ldr	r3, [r7, #8]
 80103a4:	f8b3 309a 	ldrh.w	r3, [r3, #154]	; 0x9a
 80103a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d002      	beq.n	80103b6 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x1b0>
        fifo_ptr += PRESSURE_DATA_SZ;
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	3306      	adds	r3, #6
 80103b4:	607b      	str	r3, [r7, #4]
    }
    if (fd->header & CPASS_CALIBR_SET) {
 80103b6:	68bb      	ldr	r3, [r7, #8]
 80103b8:	f8b3 309a 	ldrh.w	r3, [r3, #154]	; 0x9a
 80103bc:	f003 0320 	and.w	r3, r3, #32
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	d00f      	beq.n	80103e4 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x1de>
        inv_decode_3_32bit_elements(fd->cpass_calibr, fifo_ptr);
 80103c4:	68bb      	ldr	r3, [r7, #8]
 80103c6:	3364      	adds	r3, #100	; 0x64
 80103c8:	6879      	ldr	r1, [r7, #4]
 80103ca:	4618      	mov	r0, r3
 80103cc:	f7ff fe9e 	bl	801010c <inv_decode_3_32bit_elements>
        memcpy( fd->cpass_calibr_12chars, fifo_ptr, 12*sizeof(unsigned char));
 80103d0:	68bb      	ldr	r3, [r7, #8]
 80103d2:	3388      	adds	r3, #136	; 0x88
 80103d4:	220c      	movs	r2, #12
 80103d6:	6879      	ldr	r1, [r7, #4]
 80103d8:	4618      	mov	r0, r3
 80103da:	f005 fc4f 	bl	8015c7c <memcpy>
        fifo_ptr += CPASS_CALIBR_DATA_SZ;
 80103de:	687b      	ldr	r3, [r7, #4]
 80103e0:	330c      	adds	r3, #12
 80103e2:	607b      	str	r3, [r7, #4]
    }

    if (fd->header2 & ACCEL_ACCURACY_SET) {
 80103e4:	68bb      	ldr	r3, [r7, #8]
 80103e6:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 80103ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80103ee:	2b00      	cmp	r3, #0
 80103f0:	d00f      	beq.n	8010412 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x20c>
        fd->accel_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	781b      	ldrb	r3, [r3, #0]
 80103f6:	021b      	lsls	r3, r3, #8
 80103f8:	b21a      	sxth	r2, r3
 80103fa:	687b      	ldr	r3, [r7, #4]
 80103fc:	3301      	adds	r3, #1
 80103fe:	781b      	ldrb	r3, [r3, #0]
 8010400:	b21b      	sxth	r3, r3
 8010402:	4313      	orrs	r3, r2
 8010404:	b21a      	sxth	r2, r3
 8010406:	68bb      	ldr	r3, [r7, #8]
 8010408:	f8a3 207a 	strh.w	r2, [r3, #122]	; 0x7a
        fifo_ptr += ACCEL_ACCURACY_SZ;
 801040c:	687b      	ldr	r3, [r7, #4]
 801040e:	3302      	adds	r3, #2
 8010410:	607b      	str	r3, [r7, #4]
    }
        
    if (fd->header2 & GYRO_ACCURACY_SET) {
 8010412:	68bb      	ldr	r3, [r7, #8]
 8010414:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 8010418:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801041c:	2b00      	cmp	r3, #0
 801041e:	d00f      	beq.n	8010440 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x23a>
        fd->gyro_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	781b      	ldrb	r3, [r3, #0]
 8010424:	021b      	lsls	r3, r3, #8
 8010426:	b21a      	sxth	r2, r3
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	3301      	adds	r3, #1
 801042c:	781b      	ldrb	r3, [r3, #0]
 801042e:	b21b      	sxth	r3, r3
 8010430:	4313      	orrs	r3, r2
 8010432:	b21a      	sxth	r2, r3
 8010434:	68bb      	ldr	r3, [r7, #8]
 8010436:	f8a3 207c 	strh.w	r2, [r3, #124]	; 0x7c
        fifo_ptr += GYRO_ACCURACY_SZ;
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	3302      	adds	r3, #2
 801043e:	607b      	str	r3, [r7, #4]
    }
 
    if (fd->header2 & CPASS_ACCURACY_SET) {
 8010440:	68bb      	ldr	r3, [r7, #8]
 8010442:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 8010446:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 801044a:	2b00      	cmp	r3, #0
 801044c:	d00f      	beq.n	801046e <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x268>
        fd->cpass_accuracy = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	781b      	ldrb	r3, [r3, #0]
 8010452:	021b      	lsls	r3, r3, #8
 8010454:	b21a      	sxth	r2, r3
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	3301      	adds	r3, #1
 801045a:	781b      	ldrb	r3, [r3, #0]
 801045c:	b21b      	sxth	r3, r3
 801045e:	4313      	orrs	r3, r2
 8010460:	b21a      	sxth	r2, r3
 8010462:	68bb      	ldr	r3, [r7, #8]
 8010464:	f8a3 207e 	strh.w	r2, [r3, #126]	; 0x7e
        fifo_ptr += CPASS_ACCURACY_SZ;
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	3302      	adds	r3, #2
 801046c:	607b      	str	r3, [r7, #4]
    }

	if (fd->header2 & FLIP_PICKUP_SET) {
 801046e:	68bb      	ldr	r3, [r7, #8]
 8010470:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 8010474:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010478:	2b00      	cmp	r3, #0
 801047a:	d00f      	beq.n	801049c <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x296>
		fd->flip_pickup = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 801047c:	687b      	ldr	r3, [r7, #4]
 801047e:	781b      	ldrb	r3, [r3, #0]
 8010480:	021b      	lsls	r3, r3, #8
 8010482:	b21a      	sxth	r2, r3
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	3301      	adds	r3, #1
 8010488:	781b      	ldrb	r3, [r3, #0]
 801048a:	b21b      	sxth	r3, r3
 801048c:	4313      	orrs	r3, r2
 801048e:	b21a      	sxth	r2, r3
 8010490:	68bb      	ldr	r3, [r7, #8]
 8010492:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86
		fifo_ptr += FLIP_PICKUP_SZ;
 8010496:	687b      	ldr	r3, [r7, #4]
 8010498:	3302      	adds	r3, #2
 801049a:	607b      	str	r3, [r7, #4]
	}
	
	if (fd->header2 & ACT_RECOG_SET) {
 801049c:	68bb      	ldr	r3, [r7, #8]
 801049e:	f8b3 309c 	ldrh.w	r3, [r3, #156]	; 0x9c
 80104a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d025      	beq.n	80104f6 <inv_icm20948_inv_decode_one_ivory_fifo_packet+0x2f0>
		fd->bac_state = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	781b      	ldrb	r3, [r3, #0]
 80104ae:	021b      	lsls	r3, r3, #8
 80104b0:	b21a      	sxth	r2, r3
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	3301      	adds	r3, #1
 80104b6:	781b      	ldrb	r3, [r3, #0]
 80104b8:	b21b      	sxth	r3, r3
 80104ba:	4313      	orrs	r3, r2
 80104bc:	b21b      	sxth	r3, r3
 80104be:	b29a      	uxth	r2, r3
 80104c0:	68bb      	ldr	r3, [r7, #8]
 80104c2:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
		fd->bac_ts     = ((0xff & fifo_ptr[2]) << 24) | ((0xff & fifo_ptr[3]) << 16) | ((0xff & fifo_ptr[4]) << 8) | (0xff & fifo_ptr[5]);
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	3302      	adds	r3, #2
 80104ca:	781b      	ldrb	r3, [r3, #0]
 80104cc:	061a      	lsls	r2, r3, #24
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	3303      	adds	r3, #3
 80104d2:	781b      	ldrb	r3, [r3, #0]
 80104d4:	041b      	lsls	r3, r3, #16
 80104d6:	431a      	orrs	r2, r3
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	3304      	adds	r3, #4
 80104dc:	781b      	ldrb	r3, [r3, #0]
 80104de:	021b      	lsls	r3, r3, #8
 80104e0:	4313      	orrs	r3, r2
 80104e2:	687a      	ldr	r2, [r7, #4]
 80104e4:	3205      	adds	r2, #5
 80104e6:	7812      	ldrb	r2, [r2, #0]
 80104e8:	431a      	orrs	r2, r3
 80104ea:	68bb      	ldr	r3, [r7, #8]
 80104ec:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		fifo_ptr += ACT_RECOG_SZ;
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	3306      	adds	r3, #6
 80104f4:	607b      	str	r3, [r7, #4]
	}

	odr_cntr = ((0xff & fifo_ptr[0]) << 8) | (0xff & fifo_ptr[1]);
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	781b      	ldrb	r3, [r3, #0]
 80104fa:	021b      	lsls	r3, r3, #8
 80104fc:	b21a      	sxth	r2, r3
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	3301      	adds	r3, #1
 8010502:	781b      	ldrb	r3, [r3, #0]
 8010504:	b21b      	sxth	r3, r3
 8010506:	4313      	orrs	r3, r2
 8010508:	827b      	strh	r3, [r7, #18]
	// odr_cntr_gyro is odr_cntr & 0xfff
	// 9KHz cnt is odr_cntr >> 12
	// not used for now, needed only for FSYNC purpose
	(void)odr_cntr;
	fifo_ptr += FOOTER_SZ;
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	3302      	adds	r3, #2
 801050e:	607b      	str	r3, [r7, #4]

    fd->new_data = 1; // Record a new data set
 8010510:	68bb      	ldr	r3, [r7, #8]
 8010512:	2201      	movs	r2, #1
 8010514:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

    return fifo_ptr-fifo_ptr_start;
 8010518:	687a      	ldr	r2, [r7, #4]
 801051a:	697b      	ldr	r3, [r7, #20]
 801051c:	1ad3      	subs	r3, r2, r3
}
 801051e:	4618      	mov	r0, r3
 8010520:	3718      	adds	r7, #24
 8010522:	46bd      	mov	sp, r7
 8010524:	bd80      	pop	{r7, pc}
	...

08010528 <inv_icm20948_dmp_get_accel>:

int inv_icm20948_dmp_get_accel(long acl[3])
{
 8010528:	b580      	push	{r7, lr}
 801052a:	b082      	sub	sp, #8
 801052c:	af00      	add	r7, sp, #0
 801052e:	6078      	str	r0, [r7, #4]
    if(!acl) return -1;
 8010530:	687b      	ldr	r3, [r7, #4]
 8010532:	2b00      	cmp	r3, #0
 8010534:	d102      	bne.n	801053c <inv_icm20948_dmp_get_accel+0x14>
 8010536:	f04f 33ff 	mov.w	r3, #4294967295
 801053a:	e005      	b.n	8010548 <inv_icm20948_dmp_get_accel+0x20>
    memcpy( acl, fd.accel, 3*sizeof(long));
 801053c:	220c      	movs	r2, #12
 801053e:	4904      	ldr	r1, [pc, #16]	; (8010550 <inv_icm20948_dmp_get_accel+0x28>)
 8010540:	6878      	ldr	r0, [r7, #4]
 8010542:	f005 fb9b 	bl	8015c7c <memcpy>
    return MPU_SUCCESS;
 8010546:	2300      	movs	r3, #0
} 
 8010548:	4618      	mov	r0, r3
 801054a:	3708      	adds	r7, #8
 801054c:	46bd      	mov	sp, r7
 801054e:	bd80      	pop	{r7, pc}
 8010550:	20001290 	.word	0x20001290

08010554 <inv_icm20948_dmp_get_raw_gyro>:

int inv_icm20948_dmp_get_raw_gyro(short raw_gyro[3])
{
 8010554:	b480      	push	{r7}
 8010556:	b083      	sub	sp, #12
 8010558:	af00      	add	r7, sp, #0
 801055a:	6078      	str	r0, [r7, #4]
    if(!raw_gyro) return -1;
 801055c:	687b      	ldr	r3, [r7, #4]
 801055e:	2b00      	cmp	r3, #0
 8010560:	d102      	bne.n	8010568 <inv_icm20948_dmp_get_raw_gyro+0x14>
 8010562:	f04f 33ff 	mov.w	r3, #4294967295
 8010566:	e011      	b.n	801058c <inv_icm20948_dmp_get_raw_gyro+0x38>
    raw_gyro[0] = fd.gyro[0];
 8010568:	4b0b      	ldr	r3, [pc, #44]	; (8010598 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 801056a:	f9b3 2040 	ldrsh.w	r2, [r3, #64]	; 0x40
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	801a      	strh	r2, [r3, #0]
    raw_gyro[1] = fd.gyro[1];
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	3302      	adds	r3, #2
 8010576:	4a08      	ldr	r2, [pc, #32]	; (8010598 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 8010578:	f9b2 2042 	ldrsh.w	r2, [r2, #66]	; 0x42
 801057c:	801a      	strh	r2, [r3, #0]
    raw_gyro[2] = fd.gyro[2];
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	3304      	adds	r3, #4
 8010582:	4a05      	ldr	r2, [pc, #20]	; (8010598 <inv_icm20948_dmp_get_raw_gyro+0x44>)
 8010584:	f9b2 2044 	ldrsh.w	r2, [r2, #68]	; 0x44
 8010588:	801a      	strh	r2, [r3, #0]
    return MPU_SUCCESS;
 801058a:	2300      	movs	r3, #0
}
 801058c:	4618      	mov	r0, r3
 801058e:	370c      	adds	r7, #12
 8010590:	46bd      	mov	sp, r7
 8010592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010596:	4770      	bx	lr
 8010598:	2000125c 	.word	0x2000125c

0801059c <inv_icm20948_dmp_get_gyro_bias>:


int inv_icm20948_dmp_get_gyro_bias(short gyro_bias[3])
{
 801059c:	b580      	push	{r7, lr}
 801059e:	b082      	sub	sp, #8
 80105a0:	af00      	add	r7, sp, #0
 80105a2:	6078      	str	r0, [r7, #4]
    if(!gyro_bias) return -1;  
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	2b00      	cmp	r3, #0
 80105a8:	d102      	bne.n	80105b0 <inv_icm20948_dmp_get_gyro_bias+0x14>
 80105aa:	f04f 33ff 	mov.w	r3, #4294967295
 80105ae:	e005      	b.n	80105bc <inv_icm20948_dmp_get_gyro_bias+0x20>
    memcpy(gyro_bias, fd.gyro_bias, 3*sizeof(short)); 
 80105b0:	2206      	movs	r2, #6
 80105b2:	4904      	ldr	r1, [pc, #16]	; (80105c4 <inv_icm20948_dmp_get_gyro_bias+0x28>)
 80105b4:	6878      	ldr	r0, [r7, #4]
 80105b6:	f005 fb61 	bl	8015c7c <memcpy>
    return MPU_SUCCESS;
 80105ba:	2300      	movs	r3, #0
}
 80105bc:	4618      	mov	r0, r3
 80105be:	3708      	adds	r7, #8
 80105c0:	46bd      	mov	sp, r7
 80105c2:	bd80      	pop	{r7, pc}
 80105c4:	200012a2 	.word	0x200012a2

080105c8 <inv_icm20948_dmp_get_calibrated_gyro>:


int inv_icm20948_dmp_get_calibrated_gyro(signed long calibratedData[3], signed long raw[3], signed long bias[3])
{
 80105c8:	b480      	push	{r7}
 80105ca:	b085      	sub	sp, #20
 80105cc:	af00      	add	r7, sp, #0
 80105ce:	60f8      	str	r0, [r7, #12]
 80105d0:	60b9      	str	r1, [r7, #8]
 80105d2:	607a      	str	r2, [r7, #4]
    if(!calibratedData) return -1;  
 80105d4:	68fb      	ldr	r3, [r7, #12]
 80105d6:	2b00      	cmp	r3, #0
 80105d8:	d102      	bne.n	80105e0 <inv_icm20948_dmp_get_calibrated_gyro+0x18>
 80105da:	f04f 33ff 	mov.w	r3, #4294967295
 80105de:	e027      	b.n	8010630 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    if(!raw) return -1;  
 80105e0:	68bb      	ldr	r3, [r7, #8]
 80105e2:	2b00      	cmp	r3, #0
 80105e4:	d102      	bne.n	80105ec <inv_icm20948_dmp_get_calibrated_gyro+0x24>
 80105e6:	f04f 33ff 	mov.w	r3, #4294967295
 80105ea:	e021      	b.n	8010630 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    if(!bias) return -1;  
 80105ec:	687b      	ldr	r3, [r7, #4]
 80105ee:	2b00      	cmp	r3, #0
 80105f0:	d102      	bne.n	80105f8 <inv_icm20948_dmp_get_calibrated_gyro+0x30>
 80105f2:	f04f 33ff 	mov.w	r3, #4294967295
 80105f6:	e01b      	b.n	8010630 <inv_icm20948_dmp_get_calibrated_gyro+0x68>
    
    calibratedData[0] = raw[0] - bias[0];
 80105f8:	68bb      	ldr	r3, [r7, #8]
 80105fa:	681a      	ldr	r2, [r3, #0]
 80105fc:	687b      	ldr	r3, [r7, #4]
 80105fe:	681b      	ldr	r3, [r3, #0]
 8010600:	1ad2      	subs	r2, r2, r3
 8010602:	68fb      	ldr	r3, [r7, #12]
 8010604:	601a      	str	r2, [r3, #0]
    calibratedData[1] = raw[1] - bias[1];
 8010606:	68bb      	ldr	r3, [r7, #8]
 8010608:	3304      	adds	r3, #4
 801060a:	6819      	ldr	r1, [r3, #0]
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	3304      	adds	r3, #4
 8010610:	681a      	ldr	r2, [r3, #0]
 8010612:	68fb      	ldr	r3, [r7, #12]
 8010614:	3304      	adds	r3, #4
 8010616:	1a8a      	subs	r2, r1, r2
 8010618:	601a      	str	r2, [r3, #0]
    calibratedData[2] = raw[2] - bias[2];
 801061a:	68bb      	ldr	r3, [r7, #8]
 801061c:	3308      	adds	r3, #8
 801061e:	6819      	ldr	r1, [r3, #0]
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	3308      	adds	r3, #8
 8010624:	681a      	ldr	r2, [r3, #0]
 8010626:	68fb      	ldr	r3, [r7, #12]
 8010628:	3308      	adds	r3, #8
 801062a:	1a8a      	subs	r2, r1, r2
 801062c:	601a      	str	r2, [r3, #0]
    
    return MPU_SUCCESS;
 801062e:	2300      	movs	r3, #0
}
 8010630:	4618      	mov	r0, r3
 8010632:	3714      	adds	r7, #20
 8010634:	46bd      	mov	sp, r7
 8010636:	f85d 7b04 	ldr.w	r7, [sp], #4
 801063a:	4770      	bx	lr

0801063c <inv_icm20948_dmp_get_6quaternion>:

int inv_icm20948_dmp_get_6quaternion(long quat[3])
{
 801063c:	b580      	push	{r7, lr}
 801063e:	b082      	sub	sp, #8
 8010640:	af00      	add	r7, sp, #0
 8010642:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 8010644:	687b      	ldr	r3, [r7, #4]
 8010646:	2b00      	cmp	r3, #0
 8010648:	d102      	bne.n	8010650 <inv_icm20948_dmp_get_6quaternion+0x14>
 801064a:	f04f 33ff 	mov.w	r3, #4294967295
 801064e:	e005      	b.n	801065c <inv_icm20948_dmp_get_6quaternion+0x20>
    memcpy( quat, fd.dmp_3e_6quat, sizeof(fd.dmp_3e_6quat));            
 8010650:	220c      	movs	r2, #12
 8010652:	4904      	ldr	r1, [pc, #16]	; (8010664 <inv_icm20948_dmp_get_6quaternion+0x28>)
 8010654:	6878      	ldr	r0, [r7, #4]
 8010656:	f005 fb11 	bl	8015c7c <memcpy>
    return MPU_SUCCESS;
 801065a:	2300      	movs	r3, #0
}
 801065c:	4618      	mov	r0, r3
 801065e:	3708      	adds	r7, #8
 8010660:	46bd      	mov	sp, r7
 8010662:	bd80      	pop	{r7, pc}
 8010664:	2000125c 	.word	0x2000125c

08010668 <inv_icm20948_dmp_get_9quaternion>:

int inv_icm20948_dmp_get_9quaternion(long quat[3])
{
 8010668:	b580      	push	{r7, lr}
 801066a:	b082      	sub	sp, #8
 801066c:	af00      	add	r7, sp, #0
 801066e:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 8010670:	687b      	ldr	r3, [r7, #4]
 8010672:	2b00      	cmp	r3, #0
 8010674:	d102      	bne.n	801067c <inv_icm20948_dmp_get_9quaternion+0x14>
 8010676:	f04f 33ff 	mov.w	r3, #4294967295
 801067a:	e005      	b.n	8010688 <inv_icm20948_dmp_get_9quaternion+0x20>
    memcpy( quat, fd.dmp_3e_9quat, sizeof(fd.dmp_3e_9quat));            
 801067c:	220c      	movs	r2, #12
 801067e:	4904      	ldr	r1, [pc, #16]	; (8010690 <inv_icm20948_dmp_get_9quaternion+0x28>)
 8010680:	6878      	ldr	r0, [r7, #4]
 8010682:	f005 fafb 	bl	8015c7c <memcpy>
    return MPU_SUCCESS;
 8010686:	2300      	movs	r3, #0
}
 8010688:	4618      	mov	r0, r3
 801068a:	3708      	adds	r7, #8
 801068c:	46bd      	mov	sp, r7
 801068e:	bd80      	pop	{r7, pc}
 8010690:	20001268 	.word	0x20001268

08010694 <inv_icm20948_dmp_get_gmrvquaternion>:

int inv_icm20948_dmp_get_gmrvquaternion(long quat[3])
{
 8010694:	b580      	push	{r7, lr}
 8010696:	b082      	sub	sp, #8
 8010698:	af00      	add	r7, sp, #0
 801069a:	6078      	str	r0, [r7, #4]
    if(!quat) return -1;
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	2b00      	cmp	r3, #0
 80106a0:	d102      	bne.n	80106a8 <inv_icm20948_dmp_get_gmrvquaternion+0x14>
 80106a2:	f04f 33ff 	mov.w	r3, #4294967295
 80106a6:	e005      	b.n	80106b4 <inv_icm20948_dmp_get_gmrvquaternion+0x20>
    memcpy( quat, fd.dmp_3e_geomagquat, sizeof(fd.dmp_3e_geomagquat));            
 80106a8:	220c      	movs	r2, #12
 80106aa:	4904      	ldr	r1, [pc, #16]	; (80106bc <inv_icm20948_dmp_get_gmrvquaternion+0x28>)
 80106ac:	6878      	ldr	r0, [r7, #4]
 80106ae:	f005 fae5 	bl	8015c7c <memcpy>
    return MPU_SUCCESS;
 80106b2:	2300      	movs	r3, #0
}
 80106b4:	4618      	mov	r0, r3
 80106b6:	3708      	adds	r7, #8
 80106b8:	46bd      	mov	sp, r7
 80106ba:	bd80      	pop	{r7, pc}
 80106bc:	20001278 	.word	0x20001278

080106c0 <inv_icm20948_dmp_get_raw_compass>:

int inv_icm20948_dmp_get_raw_compass(long raw_compass[3])
{
 80106c0:	b580      	push	{r7, lr}
 80106c2:	b082      	sub	sp, #8
 80106c4:	af00      	add	r7, sp, #0
 80106c6:	6078      	str	r0, [r7, #4]
    if(!raw_compass) return -1;
 80106c8:	687b      	ldr	r3, [r7, #4]
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	d102      	bne.n	80106d4 <inv_icm20948_dmp_get_raw_compass+0x14>
 80106ce:	f04f 33ff 	mov.w	r3, #4294967295
 80106d2:	e005      	b.n	80106e0 <inv_icm20948_dmp_get_raw_compass+0x20>
    memcpy( raw_compass, fd.compass, 3*sizeof(long)); 
 80106d4:	220c      	movs	r2, #12
 80106d6:	4904      	ldr	r1, [pc, #16]	; (80106e8 <inv_icm20948_dmp_get_raw_compass+0x28>)
 80106d8:	6878      	ldr	r0, [r7, #4]
 80106da:	f005 facf 	bl	8015c7c <memcpy>
    return MPU_SUCCESS;
 80106de:	2300      	movs	r3, #0
}
 80106e0:	4618      	mov	r0, r3
 80106e2:	3708      	adds	r7, #8
 80106e4:	46bd      	mov	sp, r7
 80106e6:	bd80      	pop	{r7, pc}
 80106e8:	200012b4 	.word	0x200012b4

080106ec <inv_icm20948_dmp_get_calibrated_compass>:

int inv_icm20948_dmp_get_calibrated_compass(long cal_compass[3])
{
 80106ec:	b580      	push	{r7, lr}
 80106ee:	b082      	sub	sp, #8
 80106f0:	af00      	add	r7, sp, #0
 80106f2:	6078      	str	r0, [r7, #4]
    if(!cal_compass) return -1;
 80106f4:	687b      	ldr	r3, [r7, #4]
 80106f6:	2b00      	cmp	r3, #0
 80106f8:	d102      	bne.n	8010700 <inv_icm20948_dmp_get_calibrated_compass+0x14>
 80106fa:	f04f 33ff 	mov.w	r3, #4294967295
 80106fe:	e005      	b.n	801070c <inv_icm20948_dmp_get_calibrated_compass+0x20>
    memcpy( cal_compass, fd.cpass_calibr, 3*sizeof(long));  
 8010700:	220c      	movs	r2, #12
 8010702:	4904      	ldr	r1, [pc, #16]	; (8010714 <inv_icm20948_dmp_get_calibrated_compass+0x28>)
 8010704:	6878      	ldr	r0, [r7, #4]
 8010706:	f005 fab9 	bl	8015c7c <memcpy>
    return MPU_SUCCESS;
 801070a:	2300      	movs	r3, #0
}
 801070c:	4618      	mov	r0, r3
 801070e:	3708      	adds	r7, #8
 8010710:	46bd      	mov	sp, r7
 8010712:	bd80      	pop	{r7, pc}
 8010714:	200012c0 	.word	0x200012c0

08010718 <inv_icm20948_dmp_get_bac_state>:

int inv_icm20948_dmp_get_bac_state(uint16_t *bac_state)
{
 8010718:	b480      	push	{r7}
 801071a:	b083      	sub	sp, #12
 801071c:	af00      	add	r7, sp, #0
 801071e:	6078      	str	r0, [r7, #4]
	if(!bac_state) return -1;
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	2b00      	cmp	r3, #0
 8010724:	d102      	bne.n	801072c <inv_icm20948_dmp_get_bac_state+0x14>
 8010726:	f04f 33ff 	mov.w	r3, #4294967295
 801072a:	e005      	b.n	8010738 <inv_icm20948_dmp_get_bac_state+0x20>
	*bac_state = fd.bac_state;
 801072c:	4b05      	ldr	r3, [pc, #20]	; (8010744 <inv_icm20948_dmp_get_bac_state+0x2c>)
 801072e:	f8b3 2084 	ldrh.w	r2, [r3, #132]	; 0x84
 8010732:	687b      	ldr	r3, [r7, #4]
 8010734:	801a      	strh	r2, [r3, #0]
	return 0;
 8010736:	2300      	movs	r3, #0
}
 8010738:	4618      	mov	r0, r3
 801073a:	370c      	adds	r7, #12
 801073c:	46bd      	mov	sp, r7
 801073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010742:	4770      	bx	lr
 8010744:	2000125c 	.word	0x2000125c

08010748 <inv_icm20948_dmp_get_bac_ts>:

int inv_icm20948_dmp_get_bac_ts(long *bac_ts)
{
 8010748:	b480      	push	{r7}
 801074a:	b083      	sub	sp, #12
 801074c:	af00      	add	r7, sp, #0
 801074e:	6078      	str	r0, [r7, #4]
	if(!bac_ts) return -1;
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	2b00      	cmp	r3, #0
 8010754:	d102      	bne.n	801075c <inv_icm20948_dmp_get_bac_ts+0x14>
 8010756:	f04f 33ff 	mov.w	r3, #4294967295
 801075a:	e005      	b.n	8010768 <inv_icm20948_dmp_get_bac_ts+0x20>
	*bac_ts = fd.bac_ts;
 801075c:	4b05      	ldr	r3, [pc, #20]	; (8010774 <inv_icm20948_dmp_get_bac_ts+0x2c>)
 801075e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	601a      	str	r2, [r3, #0]
	return 0;
 8010766:	2300      	movs	r3, #0
}
 8010768:	4618      	mov	r0, r3
 801076a:	370c      	adds	r7, #12
 801076c:	46bd      	mov	sp, r7
 801076e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010772:	4770      	bx	lr
 8010774:	2000125c 	.word	0x2000125c

08010778 <inv_icm20948_dmp_get_flip_pickup_state>:

int inv_icm20948_dmp_get_flip_pickup_state(uint16_t *flip_pickup)
{
 8010778:	b480      	push	{r7}
 801077a:	b083      	sub	sp, #12
 801077c:	af00      	add	r7, sp, #0
 801077e:	6078      	str	r0, [r7, #4]
	if(!flip_pickup) return -1;
 8010780:	687b      	ldr	r3, [r7, #4]
 8010782:	2b00      	cmp	r3, #0
 8010784:	d102      	bne.n	801078c <inv_icm20948_dmp_get_flip_pickup_state+0x14>
 8010786:	f04f 33ff 	mov.w	r3, #4294967295
 801078a:	e006      	b.n	801079a <inv_icm20948_dmp_get_flip_pickup_state+0x22>
	*flip_pickup = fd.flip_pickup;
 801078c:	4b06      	ldr	r3, [pc, #24]	; (80107a8 <inv_icm20948_dmp_get_flip_pickup_state+0x30>)
 801078e:	f9b3 3086 	ldrsh.w	r3, [r3, #134]	; 0x86
 8010792:	b29a      	uxth	r2, r3
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	801a      	strh	r2, [r3, #0]
	return 0;
 8010798:	2300      	movs	r3, #0
}
 801079a:	4618      	mov	r0, r3
 801079c:	370c      	adds	r7, #12
 801079e:	46bd      	mov	sp, r7
 80107a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107a4:	4770      	bx	lr
 80107a6:	bf00      	nop
 80107a8:	2000125c 	.word	0x2000125c

080107ac <inv_icm20948_get_accel_accuracy>:

/** Returns accuracy of accel.
 * @return Accuracy of accel with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_accel_accuracy(void)
{
 80107ac:	b480      	push	{r7}
 80107ae:	af00      	add	r7, sp, #0
	return fd.accel_accuracy;
 80107b0:	4b03      	ldr	r3, [pc, #12]	; (80107c0 <inv_icm20948_get_accel_accuracy+0x14>)
 80107b2:	f9b3 307a 	ldrsh.w	r3, [r3, #122]	; 0x7a
}
 80107b6:	4618      	mov	r0, r3
 80107b8:	46bd      	mov	sp, r7
 80107ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107be:	4770      	bx	lr
 80107c0:	2000125c 	.word	0x2000125c

080107c4 <inv_icm20948_get_gyro_accuracy>:

/** Returns accuracy of gyro.
 * @return Accuracy of gyro with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_gyro_accuracy(void)
{
 80107c4:	b480      	push	{r7}
 80107c6:	af00      	add	r7, sp, #0
	return fd.gyro_accuracy;
 80107c8:	4b03      	ldr	r3, [pc, #12]	; (80107d8 <inv_icm20948_get_gyro_accuracy+0x14>)
 80107ca:	f9b3 307c 	ldrsh.w	r3, [r3, #124]	; 0x7c
}
 80107ce:	4618      	mov	r0, r3
 80107d0:	46bd      	mov	sp, r7
 80107d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107d6:	4770      	bx	lr
 80107d8:	2000125c 	.word	0x2000125c

080107dc <inv_icm20948_get_mag_accuracy>:

/** Returns accuracy of compass.
 * @return Accuracy of compass with 0 being not accurate, and 3 being most accurate.
*/
int inv_icm20948_get_mag_accuracy(void)
{
 80107dc:	b480      	push	{r7}
 80107de:	af00      	add	r7, sp, #0
	return fd.cpass_accuracy;
 80107e0:	4b03      	ldr	r3, [pc, #12]	; (80107f0 <inv_icm20948_get_mag_accuracy+0x14>)
 80107e2:	f9b3 307e 	ldrsh.w	r3, [r3, #126]	; 0x7e
}
 80107e6:	4618      	mov	r0, r3
 80107e8:	46bd      	mov	sp, r7
 80107ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ee:	4770      	bx	lr
 80107f0:	2000125c 	.word	0x2000125c

080107f4 <inv_icm20948_get_gmrv_accuracy>:

/** Returns accuracy of geomagnetic rotation vector.
 * @return Accuracy of GMRV in Q29.
*/
int inv_icm20948_get_gmrv_accuracy(void)
{
 80107f4:	b480      	push	{r7}
 80107f6:	af00      	add	r7, sp, #0
	return fd.dmp_geomag_accuracyQ29;
 80107f8:	4b03      	ldr	r3, [pc, #12]	; (8010808 <inv_icm20948_get_gmrv_accuracy+0x14>)
 80107fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 80107fc:	4618      	mov	r0, r3
 80107fe:	46bd      	mov	sp, r7
 8010800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010804:	4770      	bx	lr
 8010806:	bf00      	nop
 8010808:	2000125c 	.word	0x2000125c

0801080c <inv_icm20948_get_rv_accuracy>:

/** Returns accuracy of rotation vector.
 * @return Accuracy of RV in Q29.
*/
int inv_icm20948_get_rv_accuracy(void)
{
 801080c:	b480      	push	{r7}
 801080e:	af00      	add	r7, sp, #0
	return fd.dmp_rv_accuracyQ29;
 8010810:	4b03      	ldr	r3, [pc, #12]	; (8010820 <inv_icm20948_get_rv_accuracy+0x14>)
 8010812:	699b      	ldr	r3, [r3, #24]
}
 8010814:	4618      	mov	r0, r3
 8010816:	46bd      	mov	sp, r7
 8010818:	f85d 7b04 	ldr.w	r7, [sp], #4
 801081c:	4770      	bx	lr
 801081e:	bf00      	nop
 8010820:	2000125c 	.word	0x2000125c

08010824 <inv_save_setting>:
        28538, 28823, 29112, 29403, 29697, 29994, 30294, 30597,
        30903, 31212, 31524, 31839, 32157, 32479, 32804
};

static int inv_save_setting(struct inv_icm20948 * s, struct recover_regs * saved_regs)
{
 8010824:	b580      	push	{r7, lr}
 8010826:	b084      	sub	sp, #16
 8010828:	af00      	add	r7, sp, #0
 801082a:	6078      	str	r0, [r7, #4]
 801082c:	6039      	str	r1, [r7, #0]
    int result = 0;
 801082e:	2300      	movs	r3, #0
 8010830:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_FIFO_CFG, 1, &saved_regs->fifo_cfg);
 8010832:	683b      	ldr	r3, [r7, #0]
 8010834:	2201      	movs	r2, #1
 8010836:	2176      	movs	r1, #118	; 0x76
 8010838:	6878      	ldr	r0, [r7, #4]
 801083a:	f003 f8df 	bl	80139fc <inv_icm20948_read_mems_reg>
 801083e:	4602      	mov	r2, r0
 8010840:	68fb      	ldr	r3, [r7, #12]
 8010842:	4313      	orrs	r3, r2
 8010844:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_USER_CTRL, 1, &saved_regs->user_ctrl);
 8010846:	683b      	ldr	r3, [r7, #0]
 8010848:	3301      	adds	r3, #1
 801084a:	2201      	movs	r2, #1
 801084c:	2103      	movs	r1, #3
 801084e:	6878      	ldr	r0, [r7, #4]
 8010850:	f003 f8d4 	bl	80139fc <inv_icm20948_read_mems_reg>
 8010854:	4602      	mov	r2, r0
 8010856:	68fb      	ldr	r3, [r7, #12]
 8010858:	4313      	orrs	r3, r2
 801085a:	60fb      	str	r3, [r7, #12]

    result = inv_icm20948_read_mems_reg(s, REG_LP_CONFIG, 1, &saved_regs->lp_config);
 801085c:	683b      	ldr	r3, [r7, #0]
 801085e:	3302      	adds	r3, #2
 8010860:	2201      	movs	r2, #1
 8010862:	2105      	movs	r1, #5
 8010864:	6878      	ldr	r0, [r7, #4]
 8010866:	f003 f8c9 	bl	80139fc <inv_icm20948_read_mems_reg>
 801086a:	60f8      	str	r0, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE, 1, &saved_regs->int_enable);
 801086c:	683b      	ldr	r3, [r7, #0]
 801086e:	3303      	adds	r3, #3
 8010870:	2201      	movs	r2, #1
 8010872:	2110      	movs	r1, #16
 8010874:	6878      	ldr	r0, [r7, #4]
 8010876:	f003 f8c1 	bl	80139fc <inv_icm20948_read_mems_reg>
 801087a:	4602      	mov	r2, r0
 801087c:	68fb      	ldr	r3, [r7, #12]
 801087e:	4313      	orrs	r3, r2
 8010880:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE_1, 1, &saved_regs->int_enable_1);
 8010882:	683b      	ldr	r3, [r7, #0]
 8010884:	3304      	adds	r3, #4
 8010886:	2201      	movs	r2, #1
 8010888:	2111      	movs	r1, #17
 801088a:	6878      	ldr	r0, [r7, #4]
 801088c:	f003 f8b6 	bl	80139fc <inv_icm20948_read_mems_reg>
 8010890:	4602      	mov	r2, r0
 8010892:	68fb      	ldr	r3, [r7, #12]
 8010894:	4313      	orrs	r3, r2
 8010896:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_INT_ENABLE_2, 1, &saved_regs->int_enable_2);
 8010898:	683b      	ldr	r3, [r7, #0]
 801089a:	3305      	adds	r3, #5
 801089c:	2201      	movs	r2, #1
 801089e:	2112      	movs	r1, #18
 80108a0:	6878      	ldr	r0, [r7, #4]
 80108a2:	f003 f8ab 	bl	80139fc <inv_icm20948_read_mems_reg>
 80108a6:	4602      	mov	r2, r0
 80108a8:	68fb      	ldr	r3, [r7, #12]
 80108aa:	4313      	orrs	r3, r2
 80108ac:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_FIFO_EN, 1, &saved_regs->fifo_en);
 80108ae:	683b      	ldr	r3, [r7, #0]
 80108b0:	3306      	adds	r3, #6
 80108b2:	2201      	movs	r2, #1
 80108b4:	2166      	movs	r1, #102	; 0x66
 80108b6:	6878      	ldr	r0, [r7, #4]
 80108b8:	f003 f8a0 	bl	80139fc <inv_icm20948_read_mems_reg>
 80108bc:	4602      	mov	r2, r0
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	4313      	orrs	r3, r2
 80108c2:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_FIFO_EN_2, 1, &saved_regs->fifo_en_2);
 80108c4:	683b      	ldr	r3, [r7, #0]
 80108c6:	3307      	adds	r3, #7
 80108c8:	2201      	movs	r2, #1
 80108ca:	2167      	movs	r1, #103	; 0x67
 80108cc:	6878      	ldr	r0, [r7, #4]
 80108ce:	f003 f895 	bl	80139fc <inv_icm20948_read_mems_reg>
 80108d2:	4602      	mov	r2, r0
 80108d4:	68fb      	ldr	r3, [r7, #12]
 80108d6:	4313      	orrs	r3, r2
 80108d8:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_FIFO_RST, 1, &saved_regs->fifo_rst);
 80108da:	683b      	ldr	r3, [r7, #0]
 80108dc:	3308      	adds	r3, #8
 80108de:	2201      	movs	r2, #1
 80108e0:	2168      	movs	r1, #104	; 0x68
 80108e2:	6878      	ldr	r0, [r7, #4]
 80108e4:	f003 f88a 	bl	80139fc <inv_icm20948_read_mems_reg>
 80108e8:	4602      	mov	r2, r0
 80108ea:	68fb      	ldr	r3, [r7, #12]
 80108ec:	4313      	orrs	r3, r2
 80108ee:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_GYRO_SMPLRT_DIV, 1, &saved_regs->gyro_smplrt_div);
 80108f0:	683b      	ldr	r3, [r7, #0]
 80108f2:	3309      	adds	r3, #9
 80108f4:	2201      	movs	r2, #1
 80108f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80108fa:	6878      	ldr	r0, [r7, #4]
 80108fc:	f003 f87e 	bl	80139fc <inv_icm20948_read_mems_reg>
 8010900:	4602      	mov	r2, r0
 8010902:	68fb      	ldr	r3, [r7, #12]
 8010904:	4313      	orrs	r3, r2
 8010906:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_1, 1, &saved_regs->gyro_config_1);
 8010908:	683b      	ldr	r3, [r7, #0]
 801090a:	330a      	adds	r3, #10
 801090c:	2201      	movs	r2, #1
 801090e:	f240 1101 	movw	r1, #257	; 0x101
 8010912:	6878      	ldr	r0, [r7, #4]
 8010914:	f003 f872 	bl	80139fc <inv_icm20948_read_mems_reg>
 8010918:	4602      	mov	r2, r0
 801091a:	68fb      	ldr	r3, [r7, #12]
 801091c:	4313      	orrs	r3, r2
 801091e:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_GYRO_CONFIG_2, 1, &saved_regs->gyro_config_2);
 8010920:	683b      	ldr	r3, [r7, #0]
 8010922:	330b      	adds	r3, #11
 8010924:	2201      	movs	r2, #1
 8010926:	f44f 7181 	mov.w	r1, #258	; 0x102
 801092a:	6878      	ldr	r0, [r7, #4]
 801092c:	f003 f866 	bl	80139fc <inv_icm20948_read_mems_reg>
 8010930:	4602      	mov	r2, r0
 8010932:	68fb      	ldr	r3, [r7, #12]
 8010934:	4313      	orrs	r3, r2
 8010936:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 1, &saved_regs->accel_smplrt_div_1);
 8010938:	683b      	ldr	r3, [r7, #0]
 801093a:	330c      	adds	r3, #12
 801093c:	2201      	movs	r2, #1
 801093e:	f44f 7188 	mov.w	r1, #272	; 0x110
 8010942:	6878      	ldr	r0, [r7, #4]
 8010944:	f003 f85a 	bl	80139fc <inv_icm20948_read_mems_reg>
 8010948:	4602      	mov	r2, r0
 801094a:	68fb      	ldr	r3, [r7, #12]
 801094c:	4313      	orrs	r3, r2
 801094e:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, 1, &saved_regs->accel_smplrt_div_2);
 8010950:	683b      	ldr	r3, [r7, #0]
 8010952:	330d      	adds	r3, #13
 8010954:	2201      	movs	r2, #1
 8010956:	f240 1111 	movw	r1, #273	; 0x111
 801095a:	6878      	ldr	r0, [r7, #4]
 801095c:	f003 f84e 	bl	80139fc <inv_icm20948_read_mems_reg>
 8010960:	4602      	mov	r2, r0
 8010962:	68fb      	ldr	r3, [r7, #12]
 8010964:	4313      	orrs	r3, r2
 8010966:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG, 1, &saved_regs->accel_config);
 8010968:	683b      	ldr	r3, [r7, #0]
 801096a:	330e      	adds	r3, #14
 801096c:	2201      	movs	r2, #1
 801096e:	f44f 718a 	mov.w	r1, #276	; 0x114
 8010972:	6878      	ldr	r0, [r7, #4]
 8010974:	f003 f842 	bl	80139fc <inv_icm20948_read_mems_reg>
 8010978:	4602      	mov	r2, r0
 801097a:	68fb      	ldr	r3, [r7, #12]
 801097c:	4313      	orrs	r3, r2
 801097e:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_ACCEL_CONFIG_2, 1, &saved_regs->accel_config_2);
 8010980:	683b      	ldr	r3, [r7, #0]
 8010982:	330f      	adds	r3, #15
 8010984:	2201      	movs	r2, #1
 8010986:	f240 1115 	movw	r1, #277	; 0x115
 801098a:	6878      	ldr	r0, [r7, #4]
 801098c:	f003 f836 	bl	80139fc <inv_icm20948_read_mems_reg>
 8010990:	4602      	mov	r2, r0
 8010992:	68fb      	ldr	r3, [r7, #12]
 8010994:	4313      	orrs	r3, r2
 8010996:	60fb      	str	r3, [r7, #12]

    return result;
 8010998:	68fb      	ldr	r3, [r7, #12]
}
 801099a:	4618      	mov	r0, r3
 801099c:	3710      	adds	r7, #16
 801099e:	46bd      	mov	sp, r7
 80109a0:	bd80      	pop	{r7, pc}

080109a2 <inv_recover_setting>:

static int inv_recover_setting(struct inv_icm20948 * s, const struct recover_regs * saved_regs)
{
 80109a2:	b580      	push	{r7, lr}
 80109a4:	b084      	sub	sp, #16
 80109a6:	af00      	add	r7, sp, #0
 80109a8:	6078      	str	r0, [r7, #4]
 80109aa:	6039      	str	r1, [r7, #0]
    int result = 0;
 80109ac:	2300      	movs	r3, #0
 80109ae:	60fb      	str	r3, [r7, #12]

    // Stop sensors
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_2, 
 80109b0:	227f      	movs	r2, #127	; 0x7f
 80109b2:	2107      	movs	r1, #7
 80109b4:	6878      	ldr	r0, [r7, #4]
 80109b6:	f002 ffc5 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 80109ba:	4602      	mov	r2, r0
 80109bc:	68fb      	ldr	r3, [r7, #12]
 80109be:	4313      	orrs	r3, r2
 80109c0:	60fb      	str	r3, [r7, #12]
            BIT_PWR_PRESSURE_STBY | BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY);

    // Restore sensor configurations
    result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_SMPLRT_DIV, saved_regs->gyro_smplrt_div);
 80109c2:	683b      	ldr	r3, [r7, #0]
 80109c4:	7a5b      	ldrb	r3, [r3, #9]
 80109c6:	461a      	mov	r2, r3
 80109c8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80109cc:	6878      	ldr	r0, [r7, #4]
 80109ce:	f002 ffb9 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 80109d2:	4602      	mov	r2, r0
 80109d4:	68fb      	ldr	r3, [r7, #12]
 80109d6:	4313      	orrs	r3, r2
 80109d8:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_1, saved_regs->gyro_config_1);
 80109da:	683b      	ldr	r3, [r7, #0]
 80109dc:	7a9b      	ldrb	r3, [r3, #10]
 80109de:	461a      	mov	r2, r3
 80109e0:	f240 1101 	movw	r1, #257	; 0x101
 80109e4:	6878      	ldr	r0, [r7, #4]
 80109e6:	f002 ffad 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 80109ea:	4602      	mov	r2, r0
 80109ec:	68fb      	ldr	r3, [r7, #12]
 80109ee:	4313      	orrs	r3, r2
 80109f0:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, saved_regs->gyro_config_2);
 80109f2:	683b      	ldr	r3, [r7, #0]
 80109f4:	7adb      	ldrb	r3, [r3, #11]
 80109f6:	461a      	mov	r2, r3
 80109f8:	f44f 7181 	mov.w	r1, #258	; 0x102
 80109fc:	6878      	ldr	r0, [r7, #4]
 80109fe:	f002 ffa1 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010a02:	4602      	mov	r2, r0
 8010a04:	68fb      	ldr	r3, [r7, #12]
 8010a06:	4313      	orrs	r3, r2
 8010a08:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, saved_regs->accel_smplrt_div_1);
 8010a0a:	683b      	ldr	r3, [r7, #0]
 8010a0c:	7b1b      	ldrb	r3, [r3, #12]
 8010a0e:	461a      	mov	r2, r3
 8010a10:	f44f 7188 	mov.w	r1, #272	; 0x110
 8010a14:	6878      	ldr	r0, [r7, #4]
 8010a16:	f002 ff95 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010a1a:	4602      	mov	r2, r0
 8010a1c:	68fb      	ldr	r3, [r7, #12]
 8010a1e:	4313      	orrs	r3, r2
 8010a20:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, saved_regs->accel_smplrt_div_2);
 8010a22:	683b      	ldr	r3, [r7, #0]
 8010a24:	7b5b      	ldrb	r3, [r3, #13]
 8010a26:	461a      	mov	r2, r3
 8010a28:	f240 1111 	movw	r1, #273	; 0x111
 8010a2c:	6878      	ldr	r0, [r7, #4]
 8010a2e:	f002 ff89 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010a32:	4602      	mov	r2, r0
 8010a34:	68fb      	ldr	r3, [r7, #12]
 8010a36:	4313      	orrs	r3, r2
 8010a38:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, saved_regs->accel_config);
 8010a3a:	683b      	ldr	r3, [r7, #0]
 8010a3c:	7b9b      	ldrb	r3, [r3, #14]
 8010a3e:	461a      	mov	r2, r3
 8010a40:	f44f 718a 	mov.w	r1, #276	; 0x114
 8010a44:	6878      	ldr	r0, [r7, #4]
 8010a46:	f002 ff7d 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010a4a:	4602      	mov	r2, r0
 8010a4c:	68fb      	ldr	r3, [r7, #12]
 8010a4e:	4313      	orrs	r3, r2
 8010a50:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, saved_regs->accel_config_2);
 8010a52:	683b      	ldr	r3, [r7, #0]
 8010a54:	7bdb      	ldrb	r3, [r3, #15]
 8010a56:	461a      	mov	r2, r3
 8010a58:	f240 1115 	movw	r1, #277	; 0x115
 8010a5c:	6878      	ldr	r0, [r7, #4]
 8010a5e:	f002 ff71 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010a62:	4602      	mov	r2, r0
 8010a64:	68fb      	ldr	r3, [r7, #12]
 8010a66:	4313      	orrs	r3, r2
 8010a68:	60fb      	str	r3, [r7, #12]

    // Restore FIFO configurations
    result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_CFG, saved_regs->fifo_cfg);
 8010a6a:	683b      	ldr	r3, [r7, #0]
 8010a6c:	781b      	ldrb	r3, [r3, #0]
 8010a6e:	461a      	mov	r2, r3
 8010a70:	2176      	movs	r1, #118	; 0x76
 8010a72:	6878      	ldr	r0, [r7, #4]
 8010a74:	f002 ff66 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010a78:	4602      	mov	r2, r0
 8010a7a:	68fb      	ldr	r3, [r7, #12]
 8010a7c:	4313      	orrs	r3, r2
 8010a7e:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_write_single_mems_reg(s, REG_LP_CONFIG, saved_regs->lp_config);
 8010a80:	683b      	ldr	r3, [r7, #0]
 8010a82:	789b      	ldrb	r3, [r3, #2]
 8010a84:	461a      	mov	r2, r3
 8010a86:	2105      	movs	r1, #5
 8010a88:	6878      	ldr	r0, [r7, #4]
 8010a8a:	f002 ff5b 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010a8e:	4602      	mov	r2, r0
 8010a90:	68fb      	ldr	r3, [r7, #12]
 8010a92:	4313      	orrs	r3, r2
 8010a94:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_write_single_mems_reg(s, REG_INT_ENABLE, saved_regs->int_enable);
 8010a96:	683b      	ldr	r3, [r7, #0]
 8010a98:	78db      	ldrb	r3, [r3, #3]
 8010a9a:	461a      	mov	r2, r3
 8010a9c:	2110      	movs	r1, #16
 8010a9e:	6878      	ldr	r0, [r7, #4]
 8010aa0:	f002 ff50 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010aa4:	4602      	mov	r2, r0
 8010aa6:	68fb      	ldr	r3, [r7, #12]
 8010aa8:	4313      	orrs	r3, r2
 8010aaa:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_write_single_mems_reg(s, REG_INT_ENABLE_1, saved_regs->int_enable_1);
 8010aac:	683b      	ldr	r3, [r7, #0]
 8010aae:	791b      	ldrb	r3, [r3, #4]
 8010ab0:	461a      	mov	r2, r3
 8010ab2:	2111      	movs	r1, #17
 8010ab4:	6878      	ldr	r0, [r7, #4]
 8010ab6:	f002 ff45 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010aba:	4602      	mov	r2, r0
 8010abc:	68fb      	ldr	r3, [r7, #12]
 8010abe:	4313      	orrs	r3, r2
 8010ac0:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN, saved_regs->fifo_en);
 8010ac2:	683b      	ldr	r3, [r7, #0]
 8010ac4:	799b      	ldrb	r3, [r3, #6]
 8010ac6:	461a      	mov	r2, r3
 8010ac8:	2166      	movs	r1, #102	; 0x66
 8010aca:	6878      	ldr	r0, [r7, #4]
 8010acc:	f002 ff3a 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010ad0:	4602      	mov	r2, r0
 8010ad2:	68fb      	ldr	r3, [r7, #12]
 8010ad4:	4313      	orrs	r3, r2
 8010ad6:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_EN_2, saved_regs->fifo_en_2);
 8010ad8:	683b      	ldr	r3, [r7, #0]
 8010ada:	79db      	ldrb	r3, [r3, #7]
 8010adc:	461a      	mov	r2, r3
 8010ade:	2167      	movs	r1, #103	; 0x67
 8010ae0:	6878      	ldr	r0, [r7, #4]
 8010ae2:	f002 ff2f 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010ae6:	4602      	mov	r2, r0
 8010ae8:	68fb      	ldr	r3, [r7, #12]
 8010aea:	4313      	orrs	r3, r2
 8010aec:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, MAX_5_BIT_VALUE);
 8010aee:	221f      	movs	r2, #31
 8010af0:	2168      	movs	r1, #104	; 0x68
 8010af2:	6878      	ldr	r0, [r7, #4]
 8010af4:	f002 ff26 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010af8:	4602      	mov	r2, r0
 8010afa:	68fb      	ldr	r3, [r7, #12]
 8010afc:	4313      	orrs	r3, r2
 8010afe:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_write_single_mems_reg(s, REG_FIFO_RST, saved_regs->fifo_rst);
 8010b00:	683b      	ldr	r3, [r7, #0]
 8010b02:	7a1b      	ldrb	r3, [r3, #8]
 8010b04:	461a      	mov	r2, r3
 8010b06:	2168      	movs	r1, #104	; 0x68
 8010b08:	6878      	ldr	r0, [r7, #4]
 8010b0a:	f002 ff1b 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010b0e:	4602      	mov	r2, r0
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	4313      	orrs	r3, r2
 8010b14:	60fb      	str	r3, [r7, #12]

    // Reset DMP
    result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL,
            (saved_regs->user_ctrl & (~BIT_FIFO_EN)) | BIT_DMP_RST);
 8010b16:	683b      	ldr	r3, [r7, #0]
 8010b18:	785b      	ldrb	r3, [r3, #1]
 8010b1a:	b25b      	sxtb	r3, r3
 8010b1c:	f023 0348 	bic.w	r3, r3, #72	; 0x48
 8010b20:	b25b      	sxtb	r3, r3
 8010b22:	f043 0308 	orr.w	r3, r3, #8
 8010b26:	b25b      	sxtb	r3, r3
    result |= inv_icm20948_write_single_mems_reg(s, REG_USER_CTRL,
 8010b28:	b2db      	uxtb	r3, r3
 8010b2a:	461a      	mov	r2, r3
 8010b2c:	2103      	movs	r1, #3
 8010b2e:	6878      	ldr	r0, [r7, #4]
 8010b30:	f002 ff08 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010b34:	4602      	mov	r2, r0
 8010b36:	68fb      	ldr	r3, [r7, #12]
 8010b38:	4313      	orrs	r3, r2
 8010b3a:	60fb      	str	r3, [r7, #12]
    inv_icm20948_sleep_us(DMP_RESET_TIME*1000);
 8010b3c:	f644 6020 	movw	r0, #20000	; 0x4e20
 8010b40:	f003 fe74 	bl	801482c <inv_icm20948_sleep_us>

    result |=inv_icm20948_set_dmp_address(s);
 8010b44:	6878      	ldr	r0, [r7, #4]
 8010b46:	f7fb fddd 	bl	800c704 <inv_icm20948_set_dmp_address>
 8010b4a:	4602      	mov	r2, r0
 8010b4c:	68fb      	ldr	r3, [r7, #12]
 8010b4e:	4313      	orrs	r3, r2
 8010b50:	60fb      	str	r3, [r7, #12]
    result |=inv_icm20948_set_secondary(s);
 8010b52:	6878      	ldr	r0, [r7, #4]
 8010b54:	f7fb fdf8 	bl	800c748 <inv_icm20948_set_secondary>
 8010b58:	4602      	mov	r2, r0
 8010b5a:	68fb      	ldr	r3, [r7, #12]
 8010b5c:	4313      	orrs	r3, r2
 8010b5e:	60fb      	str	r3, [r7, #12]
    result |=inv_icm20948_setup_compass_akm(s);
 8010b60:	6878      	ldr	r0, [r7, #4]
 8010b62:	f7f8 fe21 	bl	80097a8 <inv_icm20948_setup_compass_akm>
 8010b66:	4602      	mov	r2, r0
 8010b68:	68fb      	ldr	r3, [r7, #12]
 8010b6a:	4313      	orrs	r3, r2
 8010b6c:	60fb      	str	r3, [r7, #12]
    result |= inv_icm20948_sleep_mems(s);
 8010b6e:	6878      	ldr	r0, [r7, #4]
 8010b70:	f7fb fdac 	bl	800c6cc <inv_icm20948_sleep_mems>
 8010b74:	4602      	mov	r2, r0
 8010b76:	68fb      	ldr	r3, [r7, #12]
 8010b78:	4313      	orrs	r3, r2
 8010b7a:	60fb      	str	r3, [r7, #12]
    return result;
 8010b7c:	68fb      	ldr	r3, [r7, #12]
}
 8010b7e:	4618      	mov	r0, r3
 8010b80:	3710      	adds	r7, #16
 8010b82:	46bd      	mov	sp, r7
 8010b84:	bd80      	pop	{r7, pc}
	...

08010b88 <inv_check_accelgyro_self_test>:
 *  @param[in] meanNormalTestValues average value of normal test.
 *  @param[in] meanSelfTestValues   average value of self test
 *  @return zero as success. A non-zero return value indicates failure in self test.
 */
static int inv_check_accelgyro_self_test(enum INV_SENSORS sensorType, uint8_t * selfTestValuesReadFromReg, int *meanNormalTestValues, int *meanSelfTestValues) 
{
 8010b88:	b480      	push	{r7}
 8010b8a:	b08f      	sub	sp, #60	; 0x3c
 8010b8c:	af00      	add	r7, sp, #0
 8010b8e:	60b9      	str	r1, [r7, #8]
 8010b90:	607a      	str	r2, [r7, #4]
 8010b92:	603b      	str	r3, [r7, #0]
 8010b94:	4603      	mov	r3, r0
 8010b96:	73fb      	strb	r3, [r7, #15]
    int ret_val;
    int lIsStOtpReadZero = 0;
 8010b98:	2300      	movs	r3, #0
 8010b9a:	633b      	str	r3, [r7, #48]	; 0x30
    int l_st_otp_read[3], lDiffNormalStValues[3], i;

    ret_val = 0;
 8010b9c:	2300      	movs	r3, #0
 8010b9e:	637b      	str	r3, [r7, #52]	; 0x34
    // Calculate factory Self-Test value (ST_OTP) based on the following equation:
    // The factory Self-Test value (ST_OTP) is calculated from the ST_Code (the SELF_TEST values read)
    // using the following equation, where FS is the full scale value code:
    // st_otp = 2620/2^FS * 1.01^(st_value - 1)
    // the result of the equation is in sSelfTestEquation array
    for (i = 0; i < 3; i++) {
 8010ba0:	2300      	movs	r3, #0
 8010ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010ba4:	e021      	b.n	8010bea <inv_check_accelgyro_self_test+0x62>
        if (selfTestValuesReadFromReg[i] != 0) {
 8010ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ba8:	68ba      	ldr	r2, [r7, #8]
 8010baa:	4413      	add	r3, r2
 8010bac:	781b      	ldrb	r3, [r3, #0]
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d00f      	beq.n	8010bd2 <inv_check_accelgyro_self_test+0x4a>
            l_st_otp_read[i] = sSelfTestEquation[selfTestValuesReadFromReg[i] - 1];
 8010bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010bb4:	68ba      	ldr	r2, [r7, #8]
 8010bb6:	4413      	add	r3, r2
 8010bb8:	781b      	ldrb	r3, [r3, #0]
 8010bba:	3b01      	subs	r3, #1
 8010bbc:	4a36      	ldr	r2, [pc, #216]	; (8010c98 <inv_check_accelgyro_self_test+0x110>)
 8010bbe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010bc2:	461a      	mov	r2, r3
 8010bc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010bc6:	009b      	lsls	r3, r3, #2
 8010bc8:	3338      	adds	r3, #56	; 0x38
 8010bca:	443b      	add	r3, r7
 8010bcc:	f843 2c18 	str.w	r2, [r3, #-24]
 8010bd0:	e008      	b.n	8010be4 <inv_check_accelgyro_self_test+0x5c>
        } else {
            l_st_otp_read[i] = 0;
 8010bd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010bd4:	009b      	lsls	r3, r3, #2
 8010bd6:	3338      	adds	r3, #56	; 0x38
 8010bd8:	443b      	add	r3, r7
 8010bda:	2200      	movs	r2, #0
 8010bdc:	f843 2c18 	str.w	r2, [r3, #-24]
            lIsStOtpReadZero = 1;
 8010be0:	2301      	movs	r3, #1
 8010be2:	633b      	str	r3, [r7, #48]	; 0x30
    for (i = 0; i < 3; i++) {
 8010be4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010be6:	3301      	adds	r3, #1
 8010be8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010bea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010bec:	2b02      	cmp	r3, #2
 8010bee:	ddda      	ble.n	8010ba6 <inv_check_accelgyro_self_test+0x1e>
    // - GYST = GY_ST_OS - GY_OS
    // - GZST = GZ_ST_OS - GZ_OS
    // - AXST = AX_ST_OS - AX_OS
    // - AYST = AY_ST_OS - AY_OS
    // - AZST = AZ_ST_OS - AZ_OS
    for (i = 0; i < 3; i++) {
 8010bf0:	2300      	movs	r3, #0
 8010bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010bf4:	e045      	b.n	8010c82 <inv_check_accelgyro_self_test+0xfa>
        lDiffNormalStValues[i] = meanSelfTestValues[i] - meanNormalTestValues[i];
 8010bf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010bf8:	009b      	lsls	r3, r3, #2
 8010bfa:	683a      	ldr	r2, [r7, #0]
 8010bfc:	4413      	add	r3, r2
 8010bfe:	681a      	ldr	r2, [r3, #0]
 8010c00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c02:	009b      	lsls	r3, r3, #2
 8010c04:	6879      	ldr	r1, [r7, #4]
 8010c06:	440b      	add	r3, r1
 8010c08:	681b      	ldr	r3, [r3, #0]
 8010c0a:	1ad2      	subs	r2, r2, r3
 8010c0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c0e:	009b      	lsls	r3, r3, #2
 8010c10:	3338      	adds	r3, #56	; 0x38
 8010c12:	443b      	add	r3, r7
 8010c14:	f843 2c24 	str.w	r2, [r3, #-36]

        // Ensure the factory Self-Test values ST_OTP are not 0
        if (!lIsStOtpReadZero) {
 8010c18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010c1a:	2b00      	cmp	r3, #0
 8010c1c:	d12c      	bne.n	8010c78 <inv_check_accelgyro_self_test+0xf0>
            // Compare the current Self-Test response (GXST, GYST, GZST, AXST, AYST and AZST) to the factory Self-Test values (ST_OTP)
            // and report Self-Test is passing if all the following criteria are fulfilled:
            // (GXST / GXST_OTP)  > 0.5
            if (lDiffNormalStValues[i] < LOWER_BOUND_CHECK(l_st_otp_read[i]) )
 8010c1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c20:	009b      	lsls	r3, r3, #2
 8010c22:	3338      	adds	r3, #56	; 0x38
 8010c24:	443b      	add	r3, r7
 8010c26:	f853 2c24 	ldr.w	r2, [r3, #-36]
 8010c2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c2c:	009b      	lsls	r3, r3, #2
 8010c2e:	3338      	adds	r3, #56	; 0x38
 8010c30:	443b      	add	r3, r7
 8010c32:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8010c36:	105b      	asrs	r3, r3, #1
 8010c38:	429a      	cmp	r2, r3
 8010c3a:	da01      	bge.n	8010c40 <inv_check_accelgyro_self_test+0xb8>
                ret_val = 1;
 8010c3c:	2301      	movs	r3, #1
 8010c3e:	637b      	str	r3, [r7, #52]	; 0x34
            if (sensorType != INV_SENSOR_GYRO)
 8010c40:	7bfb      	ldrb	r3, [r7, #15]
 8010c42:	2b01      	cmp	r3, #1
 8010c44:	d01a      	beq.n	8010c7c <inv_check_accelgyro_self_test+0xf4>
                // (AXST / AXST_OTP)  < 1.5
                if (lDiffNormalStValues[i] > UPPER_BOUND_CHECK(l_st_otp_read[i]) )
 8010c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c48:	009b      	lsls	r3, r3, #2
 8010c4a:	3338      	adds	r3, #56	; 0x38
 8010c4c:	443b      	add	r3, r7
 8010c4e:	f853 2c24 	ldr.w	r2, [r3, #-36]
 8010c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c54:	009b      	lsls	r3, r3, #2
 8010c56:	3338      	adds	r3, #56	; 0x38
 8010c58:	443b      	add	r3, r7
 8010c5a:	f853 1c18 	ldr.w	r1, [r3, #-24]
 8010c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c60:	009b      	lsls	r3, r3, #2
 8010c62:	3338      	adds	r3, #56	; 0x38
 8010c64:	443b      	add	r3, r7
 8010c66:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8010c6a:	105b      	asrs	r3, r3, #1
 8010c6c:	440b      	add	r3, r1
 8010c6e:	429a      	cmp	r2, r3
 8010c70:	dd04      	ble.n	8010c7c <inv_check_accelgyro_self_test+0xf4>
                    ret_val = 1;
 8010c72:	2301      	movs	r3, #1
 8010c74:	637b      	str	r3, [r7, #52]	; 0x34
 8010c76:	e001      	b.n	8010c7c <inv_check_accelgyro_self_test+0xf4>
        } else
            ret_val = 1;
 8010c78:	2301      	movs	r3, #1
 8010c7a:	637b      	str	r3, [r7, #52]	; 0x34
    for (i = 0; i < 3; i++) {
 8010c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c7e:	3301      	adds	r3, #1
 8010c80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010c82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c84:	2b02      	cmp	r3, #2
 8010c86:	ddb6      	ble.n	8010bf6 <inv_check_accelgyro_self_test+0x6e>
    }

    return ret_val;
 8010c88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8010c8a:	4618      	mov	r0, r3
 8010c8c:	373c      	adds	r7, #60	; 0x3c
 8010c8e:	46bd      	mov	sp, r7
 8010c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c94:	4770      	bx	lr
 8010c96:	bf00      	nop
 8010c98:	08022078 	.word	0x08022078

08010c9c <inv_setup_selftest>:

static int inv_setup_selftest(struct inv_icm20948 * s, struct recover_regs * recover_regs)
{
 8010c9c:	b580      	push	{r7, lr}
 8010c9e:	b084      	sub	sp, #16
 8010ca0:	af00      	add	r7, sp, #0
 8010ca2:	6078      	str	r0, [r7, #4]
 8010ca4:	6039      	str	r1, [r7, #0]
    int result = 0;
 8010ca6:	2300      	movs	r3, #0
 8010ca8:	60fb      	str	r3, [r7, #12]

    // reset static value
    memset(s->gyro_st_data, 0, sizeof(s->gyro_st_data));
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	3391      	adds	r3, #145	; 0x91
 8010cae:	2203      	movs	r2, #3
 8010cb0:	2100      	movs	r1, #0
 8010cb2:	4618      	mov	r0, r3
 8010cb4:	f005 f80a 	bl	8015ccc <memset>
    memset(s->accel_st_data, 0, sizeof(s->accel_st_data));
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	3394      	adds	r3, #148	; 0x94
 8010cbc:	2203      	movs	r2, #3
 8010cbe:	2100      	movs	r1, #0
 8010cc0:	4618      	mov	r0, r3
 8010cc2:	f005 f803 	bl	8015ccc <memset>

    // Wake up
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_CLK_PLL);
 8010cc6:	2201      	movs	r2, #1
 8010cc8:	2106      	movs	r1, #6
 8010cca:	6878      	ldr	r0, [r7, #4]
 8010ccc:	f002 fe3a 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010cd0:	4602      	mov	r2, r0
 8010cd2:	68fb      	ldr	r3, [r7, #12]
 8010cd4:	4313      	orrs	r3, r2
 8010cd6:	60fb      	str	r3, [r7, #12]

    // Save the current settings
    result |= inv_save_setting(s, recover_regs);
 8010cd8:	6839      	ldr	r1, [r7, #0]
 8010cda:	6878      	ldr	r0, [r7, #4]
 8010cdc:	f7ff fda2 	bl	8010824 <inv_save_setting>
 8010ce0:	4602      	mov	r2, r0
 8010ce2:	68fb      	ldr	r3, [r7, #12]
 8010ce4:	4313      	orrs	r3, r2
 8010ce6:	60fb      	str	r3, [r7, #12]

    // Stop sensors
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_2, BIT_PWR_ACCEL_STBY | BIT_PWR_GYRO_STBY);
 8010ce8:	223f      	movs	r2, #63	; 0x3f
 8010cea:	2107      	movs	r1, #7
 8010cec:	6878      	ldr	r0, [r7, #4]
 8010cee:	f002 fe29 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010cf2:	4602      	mov	r2, r0
 8010cf4:	68fb      	ldr	r3, [r7, #12]
 8010cf6:	4313      	orrs	r3, r2
 8010cf8:	60fb      	str	r3, [r7, #12]

    /*   Perform a soft-reset of the chip by setting the MSB of PWR_MGMT_1 register
     * This will clear any prior states in the chip
     */
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_H_RESET);               
 8010cfa:	2280      	movs	r2, #128	; 0x80
 8010cfc:	2106      	movs	r1, #6
 8010cfe:	6878      	ldr	r0, [r7, #4]
 8010d00:	f002 fe20 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010d04:	4602      	mov	r2, r0
 8010d06:	68fb      	ldr	r3, [r7, #12]
 8010d08:	4313      	orrs	r3, r2
 8010d0a:	60fb      	str	r3, [r7, #12]
    inv_icm20948_sleep_us(100000); //100ms delay after soft reset--yd
 8010d0c:	4855      	ldr	r0, [pc, #340]	; (8010e64 <inv_setup_selftest+0x1c8>)
 8010d0e:	f003 fd8d 	bl	801482c <inv_icm20948_sleep_us>

    // Wake up
    result |= inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_CLK_PLL);
 8010d12:	2201      	movs	r2, #1
 8010d14:	2106      	movs	r1, #6
 8010d16:	6878      	ldr	r0, [r7, #4]
 8010d18:	f002 fe14 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010d1c:	4602      	mov	r2, r0
 8010d1e:	68fb      	ldr	r3, [r7, #12]
 8010d20:	4313      	orrs	r3, r2
 8010d22:	60fb      	str	r3, [r7, #12]
    if (result)
 8010d24:	68fb      	ldr	r3, [r7, #12]
 8010d26:	2b00      	cmp	r3, #0
 8010d28:	d001      	beq.n	8010d2e <inv_setup_selftest+0x92>
        return result;
 8010d2a:	68fb      	ldr	r3, [r7, #12]
 8010d2c:	e095      	b.n	8010e5a <inv_setup_selftest+0x1be>

    // Set cycle mode
    result |= inv_icm20948_write_single_mems_reg(s, REG_LP_CONFIG,
 8010d2e:	2270      	movs	r2, #112	; 0x70
 8010d30:	2105      	movs	r1, #5
 8010d32:	6878      	ldr	r0, [r7, #4]
 8010d34:	f002 fe06 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010d38:	4602      	mov	r2, r0
 8010d3a:	68fb      	ldr	r3, [r7, #12]
 8010d3c:	4313      	orrs	r3, r2
 8010d3e:	60fb      	str	r3, [r7, #12]
            BIT_I2C_MST_CYCLE | BIT_ACCEL_CYCLE | BIT_GYRO_CYCLE);

    // Configure FSR and DLPF for gyro
    result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_SMPLRT_DIV, SELFTEST_GYRO_SMPLRT_DIV);
 8010d40:	220a      	movs	r2, #10
 8010d42:	f44f 7180 	mov.w	r1, #256	; 0x100
 8010d46:	6878      	ldr	r0, [r7, #4]
 8010d48:	f002 fdfc 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010d4c:	4602      	mov	r2, r0
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	4313      	orrs	r3, r2
 8010d52:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_1, SELFTEST_GYRO_FS);
 8010d54:	2201      	movs	r2, #1
 8010d56:	f240 1101 	movw	r1, #257	; 0x101
 8010d5a:	6878      	ldr	r0, [r7, #4]
 8010d5c:	f002 fdf2 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010d60:	4602      	mov	r2, r0
 8010d62:	68fb      	ldr	r3, [r7, #12]
 8010d64:	4313      	orrs	r3, r2
 8010d66:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, SELFTEST_GYRO_AVGCFG);
 8010d68:	2203      	movs	r2, #3
 8010d6a:	f44f 7181 	mov.w	r1, #258	; 0x102
 8010d6e:	6878      	ldr	r0, [r7, #4]
 8010d70:	f002 fde8 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010d74:	4602      	mov	r2, r0
 8010d76:	68fb      	ldr	r3, [r7, #12]
 8010d78:	4313      	orrs	r3, r2
 8010d7a:	60fb      	str	r3, [r7, #12]

    // Configure FSR and DLPF for accel
    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_1, 0);
 8010d7c:	2200      	movs	r2, #0
 8010d7e:	f44f 7188 	mov.w	r1, #272	; 0x110
 8010d82:	6878      	ldr	r0, [r7, #4]
 8010d84:	f002 fdde 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010d88:	4602      	mov	r2, r0
 8010d8a:	68fb      	ldr	r3, [r7, #12]
 8010d8c:	4313      	orrs	r3, r2
 8010d8e:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_SMPLRT_DIV_2, SELFTEST_ACCEL_SMPLRT_DIV);
 8010d90:	220a      	movs	r2, #10
 8010d92:	f240 1111 	movw	r1, #273	; 0x111
 8010d96:	6878      	ldr	r0, [r7, #4]
 8010d98:	f002 fdd4 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010d9c:	4602      	mov	r2, r0
 8010d9e:	68fb      	ldr	r3, [r7, #12]
 8010da0:	4313      	orrs	r3, r2
 8010da2:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG, SELFTEST_ACCEL_FS);
 8010da4:	2239      	movs	r2, #57	; 0x39
 8010da6:	f44f 718a 	mov.w	r1, #276	; 0x114
 8010daa:	6878      	ldr	r0, [r7, #4]
 8010dac:	f002 fdca 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010db0:	4602      	mov	r2, r0
 8010db2:	68fb      	ldr	r3, [r7, #12]
 8010db4:	4313      	orrs	r3, r2
 8010db6:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, SELFTEST_ACCEL_DEC3_CFG);
 8010db8:	2202      	movs	r2, #2
 8010dba:	f240 1115 	movw	r1, #277	; 0x115
 8010dbe:	6878      	ldr	r0, [r7, #4]
 8010dc0:	f002 fdc0 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010dc4:	4602      	mov	r2, r0
 8010dc6:	68fb      	ldr	r3, [r7, #12]
 8010dc8:	4313      	orrs	r3, r2
 8010dca:	60fb      	str	r3, [r7, #12]

    // Read selftest values
    // Retrieve factory Self-Test code (ST_Code) from SELF_TEST registers  (User Bank 1): 
    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST1, 1, &s->gyro_st_data[0]);
 8010dcc:	687b      	ldr	r3, [r7, #4]
 8010dce:	3391      	adds	r3, #145	; 0x91
 8010dd0:	2201      	movs	r2, #1
 8010dd2:	2182      	movs	r1, #130	; 0x82
 8010dd4:	6878      	ldr	r0, [r7, #4]
 8010dd6:	f002 fe11 	bl	80139fc <inv_icm20948_read_mems_reg>
 8010dda:	4602      	mov	r2, r0
 8010ddc:	68fb      	ldr	r3, [r7, #12]
 8010dde:	4313      	orrs	r3, r2
 8010de0:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST2, 1, &s->gyro_st_data[1]);
 8010de2:	687b      	ldr	r3, [r7, #4]
 8010de4:	3392      	adds	r3, #146	; 0x92
 8010de6:	2201      	movs	r2, #1
 8010de8:	2183      	movs	r1, #131	; 0x83
 8010dea:	6878      	ldr	r0, [r7, #4]
 8010dec:	f002 fe06 	bl	80139fc <inv_icm20948_read_mems_reg>
 8010df0:	4602      	mov	r2, r0
 8010df2:	68fb      	ldr	r3, [r7, #12]
 8010df4:	4313      	orrs	r3, r2
 8010df6:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST3, 1, &s->gyro_st_data[2]);
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	3393      	adds	r3, #147	; 0x93
 8010dfc:	2201      	movs	r2, #1
 8010dfe:	2184      	movs	r1, #132	; 0x84
 8010e00:	6878      	ldr	r0, [r7, #4]
 8010e02:	f002 fdfb 	bl	80139fc <inv_icm20948_read_mems_reg>
 8010e06:	4602      	mov	r2, r0
 8010e08:	68fb      	ldr	r3, [r7, #12]
 8010e0a:	4313      	orrs	r3, r2
 8010e0c:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST4, 1, &s->accel_st_data[0]);
 8010e0e:	687b      	ldr	r3, [r7, #4]
 8010e10:	3394      	adds	r3, #148	; 0x94
 8010e12:	2201      	movs	r2, #1
 8010e14:	218e      	movs	r1, #142	; 0x8e
 8010e16:	6878      	ldr	r0, [r7, #4]
 8010e18:	f002 fdf0 	bl	80139fc <inv_icm20948_read_mems_reg>
 8010e1c:	4602      	mov	r2, r0
 8010e1e:	68fb      	ldr	r3, [r7, #12]
 8010e20:	4313      	orrs	r3, r2
 8010e22:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST5, 1, &s->accel_st_data[1]);
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	3395      	adds	r3, #149	; 0x95
 8010e28:	2201      	movs	r2, #1
 8010e2a:	218f      	movs	r1, #143	; 0x8f
 8010e2c:	6878      	ldr	r0, [r7, #4]
 8010e2e:	f002 fde5 	bl	80139fc <inv_icm20948_read_mems_reg>
 8010e32:	4602      	mov	r2, r0
 8010e34:	68fb      	ldr	r3, [r7, #12]
 8010e36:	4313      	orrs	r3, r2
 8010e38:	60fb      	str	r3, [r7, #12]

    result |= inv_icm20948_read_mems_reg(s, REG_SELF_TEST6, 1, &s->accel_st_data[2]);
 8010e3a:	687b      	ldr	r3, [r7, #4]
 8010e3c:	3396      	adds	r3, #150	; 0x96
 8010e3e:	2201      	movs	r2, #1
 8010e40:	2190      	movs	r1, #144	; 0x90
 8010e42:	6878      	ldr	r0, [r7, #4]
 8010e44:	f002 fdda 	bl	80139fc <inv_icm20948_read_mems_reg>
 8010e48:	4602      	mov	r2, r0
 8010e4a:	68fb      	ldr	r3, [r7, #12]
 8010e4c:	4313      	orrs	r3, r2
 8010e4e:	60fb      	str	r3, [r7, #12]

    // Restart sensors
    inv_icm20948_sleep_us(GYRO_ENGINE_UP_TIME*1000);
 8010e50:	f24c 3050 	movw	r0, #50000	; 0xc350
 8010e54:	f003 fcea 	bl	801482c <inv_icm20948_sleep_us>

    return result;
 8010e58:	68fb      	ldr	r3, [r7, #12]
}
 8010e5a:	4618      	mov	r0, r3
 8010e5c:	3710      	adds	r7, #16
 8010e5e:	46bd      	mov	sp, r7
 8010e60:	bd80      	pop	{r7, pc}
 8010e62:	bf00      	nop
 8010e64:	000186a0 	.word	0x000186a0

08010e68 <inv_selftest_read_samples>:

static int inv_selftest_read_samples(struct inv_icm20948 * self, enum INV_SENSORS type, int *sum_result, int *s)
{
 8010e68:	b580      	push	{r7, lr}
 8010e6a:	b08a      	sub	sp, #40	; 0x28
 8010e6c:	af00      	add	r7, sp, #0
 8010e6e:	60f8      	str	r0, [r7, #12]
 8010e70:	607a      	str	r2, [r7, #4]
 8010e72:	603b      	str	r3, [r7, #0]
 8010e74:	460b      	mov	r3, r1
 8010e76:	72fb      	strb	r3, [r7, #11]
    // - GZ_OS = Average (GYRO_ZOUT_H | GYRO_ZOUT_L)
    // - AX_OS = Average (ACCEL_XOUT_H | ACCEL_XOUT_L)
    // - AY_OS = Average (ACCEL_YOUT_H | ACCEL_YOUT_L)
    // - AZ_OS = Average (ACCEL_ZOUT_H | ACCEL_ZOUT_L)

    if (INV_SENSOR_GYRO == type)
 8010e78:	7afb      	ldrb	r3, [r7, #11]
 8010e7a:	2b01      	cmp	r3, #1
 8010e7c:	d103      	bne.n	8010e86 <inv_selftest_read_samples+0x1e>
        w = REG_GYRO_XOUT_H_SH;
 8010e7e:	2333      	movs	r3, #51	; 0x33
 8010e80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010e84:	e04e      	b.n	8010f24 <inv_selftest_read_samples+0xbc>
    else
        w = REG_ACCEL_XOUT_H_SH;
 8010e86:	232d      	movs	r3, #45	; 0x2d
 8010e88:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    while (*s < DEF_ST_SAMPLES) {
 8010e8c:	e04a      	b.n	8010f24 <inv_selftest_read_samples+0xbc>

        if(inv_icm20948_read_mems_reg(self, w, BYTES_PER_SENSOR, d))
 8010e8e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010e92:	b299      	uxth	r1, r3
 8010e94:	f107 0310 	add.w	r3, r7, #16
 8010e98:	2206      	movs	r2, #6
 8010e9a:	68f8      	ldr	r0, [r7, #12]
 8010e9c:	f002 fdae 	bl	80139fc <inv_icm20948_read_mems_reg>
 8010ea0:	4603      	mov	r3, r0
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	d002      	beq.n	8010eac <inv_selftest_read_samples+0x44>
            return -1;
 8010ea6:	f04f 33ff 	mov.w	r3, #4294967295
 8010eaa:	e040      	b.n	8010f2e <inv_selftest_read_samples+0xc6>

        for (j = 0; j < THREE_AXES; j++) {
 8010eac:	2300      	movs	r3, #0
 8010eae:	623b      	str	r3, [r7, #32]
 8010eb0:	e02c      	b.n	8010f0c <inv_selftest_read_samples+0xa4>
            vals[j] = (d[(2*j)]<<8) | (d[(2*j)+ 1] & 0xff);
 8010eb2:	6a3b      	ldr	r3, [r7, #32]
 8010eb4:	005b      	lsls	r3, r3, #1
 8010eb6:	3328      	adds	r3, #40	; 0x28
 8010eb8:	443b      	add	r3, r7
 8010eba:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8010ebe:	021b      	lsls	r3, r3, #8
 8010ec0:	b21a      	sxth	r2, r3
 8010ec2:	6a3b      	ldr	r3, [r7, #32]
 8010ec4:	005b      	lsls	r3, r3, #1
 8010ec6:	3301      	adds	r3, #1
 8010ec8:	3328      	adds	r3, #40	; 0x28
 8010eca:	443b      	add	r3, r7
 8010ecc:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8010ed0:	b21b      	sxth	r3, r3
 8010ed2:	4313      	orrs	r3, r2
 8010ed4:	b21a      	sxth	r2, r3
 8010ed6:	6a3b      	ldr	r3, [r7, #32]
 8010ed8:	005b      	lsls	r3, r3, #1
 8010eda:	3328      	adds	r3, #40	; 0x28
 8010edc:	443b      	add	r3, r7
 8010ede:	f823 2c10 	strh.w	r2, [r3, #-16]
            sum_result[j] += vals[j];
 8010ee2:	6a3b      	ldr	r3, [r7, #32]
 8010ee4:	009b      	lsls	r3, r3, #2
 8010ee6:	687a      	ldr	r2, [r7, #4]
 8010ee8:	4413      	add	r3, r2
 8010eea:	681a      	ldr	r2, [r3, #0]
 8010eec:	6a3b      	ldr	r3, [r7, #32]
 8010eee:	005b      	lsls	r3, r3, #1
 8010ef0:	3328      	adds	r3, #40	; 0x28
 8010ef2:	443b      	add	r3, r7
 8010ef4:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8010ef8:	4618      	mov	r0, r3
 8010efa:	6a3b      	ldr	r3, [r7, #32]
 8010efc:	009b      	lsls	r3, r3, #2
 8010efe:	6879      	ldr	r1, [r7, #4]
 8010f00:	440b      	add	r3, r1
 8010f02:	4402      	add	r2, r0
 8010f04:	601a      	str	r2, [r3, #0]
        for (j = 0; j < THREE_AXES; j++) {
 8010f06:	6a3b      	ldr	r3, [r7, #32]
 8010f08:	3301      	adds	r3, #1
 8010f0a:	623b      	str	r3, [r7, #32]
 8010f0c:	6a3b      	ldr	r3, [r7, #32]
 8010f0e:	2b02      	cmp	r3, #2
 8010f10:	ddcf      	ble.n	8010eb2 <inv_selftest_read_samples+0x4a>
        }

        (*s)++;
 8010f12:	683b      	ldr	r3, [r7, #0]
 8010f14:	681b      	ldr	r3, [r3, #0]
 8010f16:	1c5a      	adds	r2, r3, #1
 8010f18:	683b      	ldr	r3, [r7, #0]
 8010f1a:	601a      	str	r2, [r3, #0]

        inv_icm20948_sleep_us(WAIT_TIME_BTW_2_SAMPLESREAD*1000);
 8010f1c:	f242 7010 	movw	r0, #10000	; 0x2710
 8010f20:	f003 fc84 	bl	801482c <inv_icm20948_sleep_us>
    while (*s < DEF_ST_SAMPLES) {
 8010f24:	683b      	ldr	r3, [r7, #0]
 8010f26:	681b      	ldr	r3, [r3, #0]
 8010f28:	2bc7      	cmp	r3, #199	; 0xc7
 8010f2a:	ddb0      	ble.n	8010e8e <inv_selftest_read_samples+0x26>
    }
    return 0;
 8010f2c:	2300      	movs	r3, #0
}
 8010f2e:	4618      	mov	r0, r3
 8010f30:	3728      	adds	r7, #40	; 0x28
 8010f32:	46bd      	mov	sp, r7
 8010f34:	bd80      	pop	{r7, pc}

08010f36 <inv_do_test_accelgyro>:

/*
 *  inv_do_test_accelgyro() - do the actual test of self testing
 */
static int inv_do_test_accelgyro(struct inv_icm20948 * s, enum INV_SENSORS sensorType, int *meanValue, int *stMeanValue)
{
 8010f36:	b580      	push	{r7, lr}
 8010f38:	b088      	sub	sp, #32
 8010f3a:	af00      	add	r7, sp, #0
 8010f3c:	60f8      	str	r0, [r7, #12]
 8010f3e:	607a      	str	r2, [r7, #4]
 8010f40:	603b      	str	r3, [r7, #0]
 8010f42:	460b      	mov	r3, r1
 8010f44:	72fb      	strb	r3, [r7, #11]
    int result, i, j;
    int lNbSamples = 0;
 8010f46:	2300      	movs	r3, #0
 8010f48:	613b      	str	r3, [r7, #16]

    // initialize output to be 0
    for (i = 0; i < THREE_AXES; i++) {
 8010f4a:	2300      	movs	r3, #0
 8010f4c:	61bb      	str	r3, [r7, #24]
 8010f4e:	e00e      	b.n	8010f6e <inv_do_test_accelgyro+0x38>
        meanValue[i] = 0;
 8010f50:	69bb      	ldr	r3, [r7, #24]
 8010f52:	009b      	lsls	r3, r3, #2
 8010f54:	687a      	ldr	r2, [r7, #4]
 8010f56:	4413      	add	r3, r2
 8010f58:	2200      	movs	r2, #0
 8010f5a:	601a      	str	r2, [r3, #0]
        stMeanValue[i] = 0;
 8010f5c:	69bb      	ldr	r3, [r7, #24]
 8010f5e:	009b      	lsls	r3, r3, #2
 8010f60:	683a      	ldr	r2, [r7, #0]
 8010f62:	4413      	add	r3, r2
 8010f64:	2200      	movs	r2, #0
 8010f66:	601a      	str	r2, [r3, #0]
    for (i = 0; i < THREE_AXES; i++) {
 8010f68:	69bb      	ldr	r3, [r7, #24]
 8010f6a:	3301      	adds	r3, #1
 8010f6c:	61bb      	str	r3, [r7, #24]
 8010f6e:	69bb      	ldr	r3, [r7, #24]
 8010f70:	2b02      	cmp	r3, #2
 8010f72:	dded      	ble.n	8010f50 <inv_do_test_accelgyro+0x1a>
    }

    // read the accel/gyro output
    // the output values are 16 bits wide and in 2s complement
    // Average 200 readings and save the averaged values
    result = inv_selftest_read_samples(s, sensorType, meanValue, &lNbSamples);
 8010f74:	f107 0310 	add.w	r3, r7, #16
 8010f78:	7af9      	ldrb	r1, [r7, #11]
 8010f7a:	687a      	ldr	r2, [r7, #4]
 8010f7c:	68f8      	ldr	r0, [r7, #12]
 8010f7e:	f7ff ff73 	bl	8010e68 <inv_selftest_read_samples>
 8010f82:	61f8      	str	r0, [r7, #28]
    if (result)
 8010f84:	69fb      	ldr	r3, [r7, #28]
 8010f86:	2b00      	cmp	r3, #0
 8010f88:	d001      	beq.n	8010f8e <inv_do_test_accelgyro+0x58>
        return result;
 8010f8a:	69fb      	ldr	r3, [r7, #28]
 8010f8c:	e056      	b.n	801103c <inv_do_test_accelgyro+0x106>
    for (j = 0; j < THREE_AXES; j++) {
 8010f8e:	2300      	movs	r3, #0
 8010f90:	617b      	str	r3, [r7, #20]
 8010f92:	e00f      	b.n	8010fb4 <inv_do_test_accelgyro+0x7e>
        meanValue[j] /= lNbSamples;
 8010f94:	697b      	ldr	r3, [r7, #20]
 8010f96:	009b      	lsls	r3, r3, #2
 8010f98:	687a      	ldr	r2, [r7, #4]
 8010f9a:	4413      	add	r3, r2
 8010f9c:	6819      	ldr	r1, [r3, #0]
 8010f9e:	693a      	ldr	r2, [r7, #16]
 8010fa0:	697b      	ldr	r3, [r7, #20]
 8010fa2:	009b      	lsls	r3, r3, #2
 8010fa4:	6878      	ldr	r0, [r7, #4]
 8010fa6:	4403      	add	r3, r0
 8010fa8:	fb91 f2f2 	sdiv	r2, r1, r2
 8010fac:	601a      	str	r2, [r3, #0]
    for (j = 0; j < THREE_AXES; j++) {
 8010fae:	697b      	ldr	r3, [r7, #20]
 8010fb0:	3301      	adds	r3, #1
 8010fb2:	617b      	str	r3, [r7, #20]
 8010fb4:	697b      	ldr	r3, [r7, #20]
 8010fb6:	2b02      	cmp	r3, #2
 8010fb8:	ddec      	ble.n	8010f94 <inv_do_test_accelgyro+0x5e>
    }

    // Set Self-Test Bit
    if (sensorType == INV_SENSOR_GYRO)
 8010fba:	7afb      	ldrb	r3, [r7, #11]
 8010fbc:	2b01      	cmp	r3, #1
 8010fbe:	d107      	bne.n	8010fd0 <inv_do_test_accelgyro+0x9a>
    {
        // Enable gyroscope Self-Test by setting register User Bank 2, Register Address 02 (02h) Bit [5:3] to b111
        result = inv_icm20948_write_single_mems_reg(s, REG_GYRO_CONFIG_2, BIT_GYRO_CTEN | SELFTEST_GYRO_AVGCFG);
 8010fc0:	223b      	movs	r2, #59	; 0x3b
 8010fc2:	f44f 7181 	mov.w	r1, #258	; 0x102
 8010fc6:	68f8      	ldr	r0, [r7, #12]
 8010fc8:	f002 fcbc 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010fcc:	61f8      	str	r0, [r7, #28]
 8010fce:	e006      	b.n	8010fde <inv_do_test_accelgyro+0xa8>
    } else
    {
        result = inv_icm20948_write_single_mems_reg(s, REG_ACCEL_CONFIG_2, BIT_ACCEL_CTEN | SELFTEST_ACCEL_DEC3_CFG);
 8010fd0:	221e      	movs	r2, #30
 8010fd2:	f240 1115 	movw	r1, #277	; 0x115
 8010fd6:	68f8      	ldr	r0, [r7, #12]
 8010fd8:	f002 fcb4 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8010fdc:	61f8      	str	r0, [r7, #28]
    }
    if (result)
 8010fde:	69fb      	ldr	r3, [r7, #28]
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	d001      	beq.n	8010fe8 <inv_do_test_accelgyro+0xb2>
        return result;
 8010fe4:	69fb      	ldr	r3, [r7, #28]
 8010fe6:	e029      	b.n	801103c <inv_do_test_accelgyro+0x106>

    // Wait 20ms for oscillations to stabilize. 
    inv_icm20948_sleep_us(DEF_ST_STABLE_TIME*1000);
 8010fe8:	f644 6020 	movw	r0, #20000	; 0x4e20
 8010fec:	f003 fc1e 	bl	801482c <inv_icm20948_sleep_us>

    // Read the accel/gyro output and average 200 readings
    // These readings are in units of LSBs
    lNbSamples = 0; 
 8010ff0:	2300      	movs	r3, #0
 8010ff2:	613b      	str	r3, [r7, #16]
    result = inv_selftest_read_samples(s, sensorType, stMeanValue, &lNbSamples);
 8010ff4:	f107 0310 	add.w	r3, r7, #16
 8010ff8:	7af9      	ldrb	r1, [r7, #11]
 8010ffa:	683a      	ldr	r2, [r7, #0]
 8010ffc:	68f8      	ldr	r0, [r7, #12]
 8010ffe:	f7ff ff33 	bl	8010e68 <inv_selftest_read_samples>
 8011002:	61f8      	str	r0, [r7, #28]
    if (result)
 8011004:	69fb      	ldr	r3, [r7, #28]
 8011006:	2b00      	cmp	r3, #0
 8011008:	d001      	beq.n	801100e <inv_do_test_accelgyro+0xd8>
        return result;
 801100a:	69fb      	ldr	r3, [r7, #28]
 801100c:	e016      	b.n	801103c <inv_do_test_accelgyro+0x106>
    for (j = 0; j < THREE_AXES; j++) {
 801100e:	2300      	movs	r3, #0
 8011010:	617b      	str	r3, [r7, #20]
 8011012:	e00f      	b.n	8011034 <inv_do_test_accelgyro+0xfe>
        stMeanValue[j] /= lNbSamples;
 8011014:	697b      	ldr	r3, [r7, #20]
 8011016:	009b      	lsls	r3, r3, #2
 8011018:	683a      	ldr	r2, [r7, #0]
 801101a:	4413      	add	r3, r2
 801101c:	6819      	ldr	r1, [r3, #0]
 801101e:	693a      	ldr	r2, [r7, #16]
 8011020:	697b      	ldr	r3, [r7, #20]
 8011022:	009b      	lsls	r3, r3, #2
 8011024:	6838      	ldr	r0, [r7, #0]
 8011026:	4403      	add	r3, r0
 8011028:	fb91 f2f2 	sdiv	r2, r1, r2
 801102c:	601a      	str	r2, [r3, #0]
    for (j = 0; j < THREE_AXES; j++) {
 801102e:	697b      	ldr	r3, [r7, #20]
 8011030:	3301      	adds	r3, #1
 8011032:	617b      	str	r3, [r7, #20]
 8011034:	697b      	ldr	r3, [r7, #20]
 8011036:	2b02      	cmp	r3, #2
 8011038:	ddec      	ble.n	8011014 <inv_do_test_accelgyro+0xde>
    }

    return 0;
 801103a:	2300      	movs	r3, #0
}
 801103c:	4618      	mov	r0, r3
 801103e:	3720      	adds	r7, #32
 8011040:	46bd      	mov	sp, r7
 8011042:	bd80      	pop	{r7, pc}

08011044 <inv_icm20948_run_selftest>:




int inv_icm20948_run_selftest(struct inv_icm20948 * s)
{
 8011044:	b580      	push	{r7, lr}
 8011046:	b096      	sub	sp, #88	; 0x58
 8011048:	af00      	add	r7, sp, #0
 801104a:	6078      	str	r0, [r7, #4]
    int accel_bias_st[THREE_AXES], accel_bias_regular[THREE_AXES];
    int test_times;
    char accel_result, gyro_result, compass_result;
    struct recover_regs recover_regs;

    accel_result = 0;
 801104c:	2300      	movs	r3, #0
 801104e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    gyro_result = 0;
 8011052:	2300      	movs	r3, #0
 8011054:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
    compass_result = 0;
 8011058:	2300      	movs	r3, #0
 801105a:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    // save original state of the chip, initialize registers, configure sensors and read ST values
    result = inv_setup_selftest(s, &recover_regs);
 801105e:	f107 030c 	add.w	r3, r7, #12
 8011062:	4619      	mov	r1, r3
 8011064:	6878      	ldr	r0, [r7, #4]
 8011066:	f7ff fe19 	bl	8010c9c <inv_setup_selftest>
 801106a:	6578      	str	r0, [r7, #84]	; 0x54
    if (result)
 801106c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801106e:	2b00      	cmp	r3, #0
 8011070:	d163      	bne.n	801113a <inv_icm20948_run_selftest+0xf6>
        goto test_fail;

    // perform self test for gyro
    test_times = DEF_ST_TRY_TIMES;
 8011072:	2302      	movs	r3, #2
 8011074:	653b      	str	r3, [r7, #80]	; 0x50
    while (test_times > 0) {
 8011076:	e00e      	b.n	8011096 <inv_icm20948_run_selftest+0x52>
        result = inv_do_test_accelgyro(s, INV_SENSOR_GYRO, gyro_bias_regular, gyro_bias_st);
 8011078:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801107c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8011080:	2101      	movs	r1, #1
 8011082:	6878      	ldr	r0, [r7, #4]
 8011084:	f7ff ff57 	bl	8010f36 <inv_do_test_accelgyro>
 8011088:	6578      	str	r0, [r7, #84]	; 0x54
        if (result)
 801108a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801108c:	2b00      	cmp	r3, #0
 801108e:	d006      	beq.n	801109e <inv_icm20948_run_selftest+0x5a>
            test_times--;
 8011090:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011092:	3b01      	subs	r3, #1
 8011094:	653b      	str	r3, [r7, #80]	; 0x50
    while (test_times > 0) {
 8011096:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8011098:	2b00      	cmp	r3, #0
 801109a:	dced      	bgt.n	8011078 <inv_icm20948_run_selftest+0x34>
 801109c:	e000      	b.n	80110a0 <inv_icm20948_run_selftest+0x5c>
        else
            break;
 801109e:	bf00      	nop
    }
    if (result)
 80110a0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d14b      	bne.n	801113e <inv_icm20948_run_selftest+0xfa>
        goto test_fail;

    // perform self test for accel
    test_times = DEF_ST_TRY_TIMES;
 80110a6:	2302      	movs	r3, #2
 80110a8:	653b      	str	r3, [r7, #80]	; 0x50
    while (test_times > 0) {
 80110aa:	e00e      	b.n	80110ca <inv_icm20948_run_selftest+0x86>
        result = inv_do_test_accelgyro(s, INV_SENSOR_ACCEL, accel_bias_regular, accel_bias_st);
 80110ac:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80110b0:	f107 021c 	add.w	r2, r7, #28
 80110b4:	2100      	movs	r1, #0
 80110b6:	6878      	ldr	r0, [r7, #4]
 80110b8:	f7ff ff3d 	bl	8010f36 <inv_do_test_accelgyro>
 80110bc:	6578      	str	r0, [r7, #84]	; 0x54
        if (result)
 80110be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	d006      	beq.n	80110d2 <inv_icm20948_run_selftest+0x8e>
            test_times--;
 80110c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80110c6:	3b01      	subs	r3, #1
 80110c8:	653b      	str	r3, [r7, #80]	; 0x50
    while (test_times > 0) {
 80110ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80110cc:	2b00      	cmp	r3, #0
 80110ce:	dced      	bgt.n	80110ac <inv_icm20948_run_selftest+0x68>
 80110d0:	e000      	b.n	80110d4 <inv_icm20948_run_selftest+0x90>
        else
            break;
 80110d2:	bf00      	nop
    }
    if (result)
 80110d4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80110d6:	2b00      	cmp	r3, #0
 80110d8:	d133      	bne.n	8011142 <inv_icm20948_run_selftest+0xfe>
        goto test_fail;

    // check values read at various steps
    accel_result = !inv_check_accelgyro_self_test(INV_SENSOR_ACCEL, s->accel_st_data, accel_bias_regular, accel_bias_st);
 80110da:	687b      	ldr	r3, [r7, #4]
 80110dc:	f103 0194 	add.w	r1, r3, #148	; 0x94
 80110e0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80110e4:	f107 021c 	add.w	r2, r7, #28
 80110e8:	2000      	movs	r0, #0
 80110ea:	f7ff fd4d 	bl	8010b88 <inv_check_accelgyro_self_test>
 80110ee:	4603      	mov	r3, r0
 80110f0:	2b00      	cmp	r3, #0
 80110f2:	bf0c      	ite	eq
 80110f4:	2301      	moveq	r3, #1
 80110f6:	2300      	movne	r3, #0
 80110f8:	b2db      	uxtb	r3, r3
 80110fa:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    gyro_result = !inv_check_accelgyro_self_test(INV_SENSOR_GYRO, s->gyro_st_data, gyro_bias_regular, gyro_bias_st);
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	f103 0191 	add.w	r1, r3, #145	; 0x91
 8011104:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011108:	f107 0234 	add.w	r2, r7, #52	; 0x34
 801110c:	2001      	movs	r0, #1
 801110e:	f7ff fd3b 	bl	8010b88 <inv_check_accelgyro_self_test>
 8011112:	4603      	mov	r3, r0
 8011114:	2b00      	cmp	r3, #0
 8011116:	bf0c      	ite	eq
 8011118:	2301      	moveq	r3, #1
 801111a:	2300      	movne	r3, #0
 801111c:	b2db      	uxtb	r3, r3
 801111e:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
    compass_result = !inv_icm20948_check_akm_self_test(s);
 8011122:	6878      	ldr	r0, [r7, #4]
 8011124:	f7f8 fbb6 	bl	8009894 <inv_icm20948_check_akm_self_test>
 8011128:	4603      	mov	r3, r0
 801112a:	2b00      	cmp	r3, #0
 801112c:	bf0c      	ite	eq
 801112e:	2301      	moveq	r3, #1
 8011130:	2300      	movne	r3, #0
 8011132:	b2db      	uxtb	r3, r3
 8011134:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 8011138:	e004      	b.n	8011144 <inv_icm20948_run_selftest+0x100>
        goto test_fail;
 801113a:	bf00      	nop
 801113c:	e002      	b.n	8011144 <inv_icm20948_run_selftest+0x100>
        goto test_fail;
 801113e:	bf00      	nop
 8011140:	e000      	b.n	8011144 <inv_icm20948_run_selftest+0x100>
        goto test_fail;
 8011142:	bf00      	nop

    test_fail:
    // restore original state of the chips
    inv_recover_setting(s, &recover_regs);
 8011144:	f107 030c 	add.w	r3, r7, #12
 8011148:	4619      	mov	r1, r3
 801114a:	6878      	ldr	r0, [r7, #4]
 801114c:	f7ff fc29 	bl	80109a2 <inv_recover_setting>

    return (compass_result << 2) |
 8011150:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 8011154:	009a      	lsls	r2, r3, #2
            (accel_result   << 1) |
 8011156:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801115a:	005b      	lsls	r3, r3, #1
    return (compass_result << 2) |
 801115c:	431a      	orrs	r2, r3
            (accel_result   << 1) |
 801115e:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8011162:	4313      	orrs	r3, r2
            gyro_result;
}
 8011164:	4618      	mov	r0, r3
 8011166:	3758      	adds	r7, #88	; 0x58
 8011168:	46bd      	mov	sp, r7
 801116a:	bd80      	pop	{r7, pc}

0801116c <inv_icm20948_read_reg_one>:
{
	return inv_icm20948_write_reg(s, reg, &reg_value, 1);
}

static inline int inv_icm20948_read_reg_one(struct inv_icm20948 * s, uint8_t reg, uint8_t * reg_value)
{
 801116c:	b580      	push	{r7, lr}
 801116e:	b084      	sub	sp, #16
 8011170:	af00      	add	r7, sp, #0
 8011172:	60f8      	str	r0, [r7, #12]
 8011174:	460b      	mov	r3, r1
 8011176:	607a      	str	r2, [r7, #4]
 8011178:	72fb      	strb	r3, [r7, #11]
	return inv_icm20948_read_reg(s, reg, reg_value, 1);
 801117a:	7af9      	ldrb	r1, [r7, #11]
 801117c:	2301      	movs	r3, #1
 801117e:	687a      	ldr	r2, [r7, #4]
 8011180:	68f8      	ldr	r0, [r7, #12]
 8011182:	f002 faaf 	bl	80136e4 <inv_icm20948_read_reg>
 8011186:	4603      	mov	r3, r0
}
 8011188:	4618      	mov	r0, r3
 801118a:	3710      	adds	r7, #16
 801118c:	46bd      	mov	sp, r7
 801118e:	bd80      	pop	{r7, pc}

08011190 <sensor_type_2_android_sensor>:
/** @brief Conversion from DMP units to float format for compass scale */
#define DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION      (1/(float)(1UL<<16))
//! Convert the \a value from QN value to float. \ingroup invn_macro 
#define INVN_FXP_TO_FLT(value, shift)	( (float)  (int32_t)(value) / (float)(1ULL << (shift)) ) 
static uint8_t sensor_type_2_android_sensor(enum inv_icm20948_sensor sensor)
{
 8011190:	b480      	push	{r7}
 8011192:	b083      	sub	sp, #12
 8011194:	af00      	add	r7, sp, #0
 8011196:	4603      	mov	r3, r0
 8011198:	71fb      	strb	r3, [r7, #7]
	switch(sensor) {
 801119a:	79fb      	ldrb	r3, [r7, #7]
 801119c:	2b13      	cmp	r3, #19
 801119e:	d853      	bhi.n	8011248 <sensor_type_2_android_sensor+0xb8>
 80111a0:	a201      	add	r2, pc, #4	; (adr r2, 80111a8 <sensor_type_2_android_sensor+0x18>)
 80111a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80111a6:	bf00      	nop
 80111a8:	080111f9 	.word	0x080111f9
 80111ac:	080111fd 	.word	0x080111fd
 80111b0:	08011201 	.word	0x08011201
 80111b4:	08011205 	.word	0x08011205
 80111b8:	08011209 	.word	0x08011209
 80111bc:	0801120d 	.word	0x0801120d
 80111c0:	08011211 	.word	0x08011211
 80111c4:	08011215 	.word	0x08011215
 80111c8:	08011219 	.word	0x08011219
 80111cc:	0801121d 	.word	0x0801121d
 80111d0:	08011221 	.word	0x08011221
 80111d4:	08011225 	.word	0x08011225
 80111d8:	08011229 	.word	0x08011229
 80111dc:	0801122d 	.word	0x0801122d
 80111e0:	08011231 	.word	0x08011231
 80111e4:	08011235 	.word	0x08011235
 80111e8:	08011239 	.word	0x08011239
 80111ec:	0801123d 	.word	0x0801123d
 80111f0:	08011241 	.word	0x08011241
 80111f4:	08011245 	.word	0x08011245
	case INV_ICM20948_SENSOR_ACCELEROMETER:                 return ANDROID_SENSOR_ACCELEROMETER;
 80111f8:	2301      	movs	r3, #1
 80111fa:	e026      	b.n	801124a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE:                     return ANDROID_SENSOR_GYROSCOPE;
 80111fc:	2304      	movs	r3, #4
 80111fe:	e024      	b.n	801124a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_RAW_ACCELEROMETER:             return ANDROID_SENSOR_RAW_ACCELEROMETER;
 8011200:	232a      	movs	r3, #42	; 0x2a
 8011202:	e022      	b.n	801124a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_RAW_GYROSCOPE:                 return ANDROID_SENSOR_RAW_GYROSCOPE;
 8011204:	232b      	movs	r3, #43	; 0x2b
 8011206:	e020      	b.n	801124a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:   return ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 8011208:	230e      	movs	r3, #14
 801120a:	e01e      	b.n	801124a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:        return ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED;
 801120c:	2310      	movs	r3, #16
 801120e:	e01c      	b.n	801124a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON:        return ANDROID_SENSOR_ACTIVITY_CLASSIFICATON;
 8011210:	232f      	movs	r3, #47	; 0x2f
 8011212:	e01a      	b.n	801124a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_STEP_DETECTOR:                 return ANDROID_SENSOR_STEP_DETECTOR;
 8011214:	2312      	movs	r3, #18
 8011216:	e018      	b.n	801124a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_STEP_COUNTER:                  return ANDROID_SENSOR_STEP_COUNTER;
 8011218:	2313      	movs	r3, #19
 801121a:	e016      	b.n	801124a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR:          return ANDROID_SENSOR_GAME_ROTATION_VECTOR;
 801121c:	230f      	movs	r3, #15
 801121e:	e014      	b.n	801124a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ROTATION_VECTOR:               return ANDROID_SENSOR_ROTATION_VECTOR;
 8011220:	230b      	movs	r3, #11
 8011222:	e012      	b.n	801124a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:   return ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 8011224:	2314      	movs	r3, #20
 8011226:	e010      	b.n	801124a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:             return ANDROID_SENSOR_GEOMAGNETIC_FIELD;
 8011228:	2302      	movs	r3, #2
 801122a:	e00e      	b.n	801124a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION:     return ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 801122c:	2311      	movs	r3, #17
 801122e:	e00c      	b.n	801124a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_FLIP_PICKUP:                   return ANDROID_SENSOR_FLIP_PICKUP;
 8011230:	232e      	movs	r3, #46	; 0x2e
 8011232:	e00a      	b.n	801124a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR:          return ANDROID_SENSOR_WAKEUP_TILT_DETECTOR;
 8011234:	2329      	movs	r3, #41	; 0x29
 8011236:	e008      	b.n	801124a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_GRAVITY:                       return ANDROID_SENSOR_GRAVITY;
 8011238:	2309      	movs	r3, #9
 801123a:	e006      	b.n	801124a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_LINEAR_ACCELERATION:           return ANDROID_SENSOR_LINEAR_ACCELERATION;
 801123c:	230a      	movs	r3, #10
 801123e:	e004      	b.n	801124a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_ORIENTATION:                   return ANDROID_SENSOR_ORIENTATION;
 8011240:	2303      	movs	r3, #3
 8011242:	e002      	b.n	801124a <sensor_type_2_android_sensor+0xba>
	case INV_ICM20948_SENSOR_B2S:                           return ANDROID_SENSOR_B2S;
 8011244:	232d      	movs	r3, #45	; 0x2d
 8011246:	e000      	b.n	801124a <sensor_type_2_android_sensor+0xba>
	default:                                                return ANDROID_SENSOR_NUM_MAX;
 8011248:	232c      	movs	r3, #44	; 0x2c
	}
}
 801124a:	4618      	mov	r0, r3
 801124c:	370c      	adds	r7, #12
 801124e:	46bd      	mov	sp, r7
 8011250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011254:	4770      	bx	lr
 8011256:	bf00      	nop

08011258 <inv_icm20948_sensor_android_2_sensor_type>:

enum inv_icm20948_sensor inv_icm20948_sensor_android_2_sensor_type(int sensor)
{
 8011258:	b480      	push	{r7}
 801125a:	b083      	sub	sp, #12
 801125c:	af00      	add	r7, sp, #0
 801125e:	6078      	str	r0, [r7, #4]
	switch(sensor) {
 8011260:	687b      	ldr	r3, [r7, #4]
 8011262:	3b01      	subs	r3, #1
 8011264:	2b2e      	cmp	r3, #46	; 0x2e
 8011266:	f200 8089 	bhi.w	801137c <inv_icm20948_sensor_android_2_sensor_type+0x124>
 801126a:	a201      	add	r2, pc, #4	; (adr r2, 8011270 <inv_icm20948_sensor_android_2_sensor_type+0x18>)
 801126c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011270:	0801132d 	.word	0x0801132d
 8011274:	0801135d 	.word	0x0801135d
 8011278:	08011375 	.word	0x08011375
 801127c:	08011331 	.word	0x08011331
 8011280:	0801137d 	.word	0x0801137d
 8011284:	0801137d 	.word	0x0801137d
 8011288:	0801137d 	.word	0x0801137d
 801128c:	0801137d 	.word	0x0801137d
 8011290:	0801136d 	.word	0x0801136d
 8011294:	08011371 	.word	0x08011371
 8011298:	08011355 	.word	0x08011355
 801129c:	0801137d 	.word	0x0801137d
 80112a0:	0801137d 	.word	0x0801137d
 80112a4:	0801133d 	.word	0x0801133d
 80112a8:	08011351 	.word	0x08011351
 80112ac:	08011341 	.word	0x08011341
 80112b0:	08011361 	.word	0x08011361
 80112b4:	08011349 	.word	0x08011349
 80112b8:	0801134d 	.word	0x0801134d
 80112bc:	08011359 	.word	0x08011359
 80112c0:	0801137d 	.word	0x0801137d
 80112c4:	0801137d 	.word	0x0801137d
 80112c8:	0801137d 	.word	0x0801137d
 80112cc:	0801137d 	.word	0x0801137d
 80112d0:	0801137d 	.word	0x0801137d
 80112d4:	0801137d 	.word	0x0801137d
 80112d8:	0801137d 	.word	0x0801137d
 80112dc:	0801137d 	.word	0x0801137d
 80112e0:	0801137d 	.word	0x0801137d
 80112e4:	0801137d 	.word	0x0801137d
 80112e8:	0801137d 	.word	0x0801137d
 80112ec:	0801137d 	.word	0x0801137d
 80112f0:	0801137d 	.word	0x0801137d
 80112f4:	0801137d 	.word	0x0801137d
 80112f8:	0801137d 	.word	0x0801137d
 80112fc:	0801137d 	.word	0x0801137d
 8011300:	0801137d 	.word	0x0801137d
 8011304:	0801137d 	.word	0x0801137d
 8011308:	0801137d 	.word	0x0801137d
 801130c:	0801137d 	.word	0x0801137d
 8011310:	08011369 	.word	0x08011369
 8011314:	08011335 	.word	0x08011335
 8011318:	08011339 	.word	0x08011339
 801131c:	0801137d 	.word	0x0801137d
 8011320:	08011379 	.word	0x08011379
 8011324:	08011365 	.word	0x08011365
 8011328:	08011345 	.word	0x08011345
	case ANDROID_SENSOR_ACCELEROMETER:                    return INV_ICM20948_SENSOR_ACCELEROMETER;
 801132c:	2300      	movs	r3, #0
 801132e:	e026      	b.n	801137e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GYROSCOPE:                        return INV_ICM20948_SENSOR_GYROSCOPE;
 8011330:	2301      	movs	r3, #1
 8011332:	e024      	b.n	801137e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_RAW_ACCELEROMETER:                return INV_ICM20948_SENSOR_RAW_ACCELEROMETER;
 8011334:	2302      	movs	r3, #2
 8011336:	e022      	b.n	801137e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_RAW_GYROSCOPE:                    return INV_ICM20948_SENSOR_RAW_GYROSCOPE;
 8011338:	2303      	movs	r3, #3
 801133a:	e020      	b.n	801137e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:      return INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED;
 801133c:	2304      	movs	r3, #4
 801133e:	e01e      	b.n	801137e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED:           return INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED;
 8011340:	2305      	movs	r3, #5
 8011342:	e01c      	b.n	801137e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ACTIVITY_CLASSIFICATON:           return INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON;
 8011344:	2306      	movs	r3, #6
 8011346:	e01a      	b.n	801137e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_STEP_DETECTOR:                    return INV_ICM20948_SENSOR_STEP_DETECTOR;
 8011348:	2307      	movs	r3, #7
 801134a:	e018      	b.n	801137e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_STEP_COUNTER:                     return INV_ICM20948_SENSOR_STEP_COUNTER;
 801134c:	2308      	movs	r3, #8
 801134e:	e016      	b.n	801137e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GAME_ROTATION_VECTOR:             return INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR;
 8011350:	2309      	movs	r3, #9
 8011352:	e014      	b.n	801137e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ROTATION_VECTOR:                  return INV_ICM20948_SENSOR_ROTATION_VECTOR;
 8011354:	230a      	movs	r3, #10
 8011356:	e012      	b.n	801137e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR:      return INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR;
 8011358:	230b      	movs	r3, #11
 801135a:	e010      	b.n	801137e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GEOMAGNETIC_FIELD:                return INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD;
 801135c:	230c      	movs	r3, #12
 801135e:	e00e      	b.n	801137e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION:        return INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION;
 8011360:	230d      	movs	r3, #13
 8011362:	e00c      	b.n	801137e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_FLIP_PICKUP:                      return INV_ICM20948_SENSOR_FLIP_PICKUP;
 8011364:	230e      	movs	r3, #14
 8011366:	e00a      	b.n	801137e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_WAKEUP_TILT_DETECTOR:             return INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR;
 8011368:	230f      	movs	r3, #15
 801136a:	e008      	b.n	801137e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_GRAVITY:                          return INV_ICM20948_SENSOR_GRAVITY;
 801136c:	2310      	movs	r3, #16
 801136e:	e006      	b.n	801137e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_LINEAR_ACCELERATION:              return INV_ICM20948_SENSOR_LINEAR_ACCELERATION;
 8011370:	2311      	movs	r3, #17
 8011372:	e004      	b.n	801137e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_ORIENTATION:                      return INV_ICM20948_SENSOR_ORIENTATION;
 8011374:	2312      	movs	r3, #18
 8011376:	e002      	b.n	801137e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	case ANDROID_SENSOR_B2S:                              return INV_ICM20948_SENSOR_B2S;
 8011378:	2313      	movs	r3, #19
 801137a:	e000      	b.n	801137e <inv_icm20948_sensor_android_2_sensor_type+0x126>
	default:                                              return INV_ICM20948_SENSOR_MAX;
 801137c:	2314      	movs	r3, #20
	}
}
 801137e:	4618      	mov	r0, r3
 8011380:	370c      	adds	r7, #12
 8011382:	46bd      	mov	sp, r7
 8011384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011388:	4770      	bx	lr
 801138a:	bf00      	nop

0801138c <skip_sensor>:

static int skip_sensor(struct inv_icm20948 * s, unsigned char androidSensor)
{
 801138c:	b580      	push	{r7, lr}
 801138e:	b084      	sub	sp, #16
 8011390:	af00      	add	r7, sp, #0
 8011392:	6078      	str	r0, [r7, #4]
 8011394:	460b      	mov	r3, r1
 8011396:	70fb      	strb	r3, [r7, #3]
	enum inv_icm20948_sensor icm20948_sensor_id = inv_icm20948_sensor_android_2_sensor_type(androidSensor);
 8011398:	78fb      	ldrb	r3, [r7, #3]
 801139a:	4618      	mov	r0, r3
 801139c:	f7ff ff5c 	bl	8011258 <inv_icm20948_sensor_android_2_sensor_type>
 80113a0:	4603      	mov	r3, r0
 80113a2:	73fb      	strb	r3, [r7, #15]
	uint8_t skip_sample = s->skip_sample[icm20948_sensor_id];
 80113a4:	7bfb      	ldrb	r3, [r7, #15]
 80113a6:	687a      	ldr	r2, [r7, #4]
 80113a8:	4413      	add	r3, r2
 80113aa:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 80113ae:	73bb      	strb	r3, [r7, #14]
	
	if (s->skip_sample[icm20948_sensor_id])
 80113b0:	7bfb      	ldrb	r3, [r7, #15]
 80113b2:	687a      	ldr	r2, [r7, #4]
 80113b4:	4413      	add	r3, r2
 80113b6:	f893 32ac 	ldrb.w	r3, [r3, #684]	; 0x2ac
 80113ba:	2b00      	cmp	r3, #0
 80113bc:	d00b      	beq.n	80113d6 <skip_sensor+0x4a>
		s->skip_sample[icm20948_sensor_id]--;
 80113be:	7bfb      	ldrb	r3, [r7, #15]
 80113c0:	687a      	ldr	r2, [r7, #4]
 80113c2:	441a      	add	r2, r3
 80113c4:	f892 22ac 	ldrb.w	r2, [r2, #684]	; 0x2ac
 80113c8:	3a01      	subs	r2, #1
 80113ca:	b2d1      	uxtb	r1, r2
 80113cc:	687a      	ldr	r2, [r7, #4]
 80113ce:	4413      	add	r3, r2
 80113d0:	460a      	mov	r2, r1
 80113d2:	f883 22ac 	strb.w	r2, [r3, #684]	; 0x2ac

	return skip_sample;
 80113d6:	7bbb      	ldrb	r3, [r7, #14]
}
 80113d8:	4618      	mov	r0, r3
 80113da:	3710      	adds	r7, #16
 80113dc:	46bd      	mov	sp, r7
 80113de:	bd80      	pop	{r7, pc}

080113e0 <inv_icm20948_get_whoami>:

/* Identification related functions */
int inv_icm20948_get_whoami(struct inv_icm20948 * s, uint8_t * whoami)
{
 80113e0:	b580      	push	{r7, lr}
 80113e2:	b082      	sub	sp, #8
 80113e4:	af00      	add	r7, sp, #0
 80113e6:	6078      	str	r0, [r7, #4]
 80113e8:	6039      	str	r1, [r7, #0]
	return inv_icm20948_read_reg_one(s, REG_WHO_AM_I, whoami);
 80113ea:	683a      	ldr	r2, [r7, #0]
 80113ec:	2100      	movs	r1, #0
 80113ee:	6878      	ldr	r0, [r7, #4]
 80113f0:	f7ff febc 	bl	801116c <inv_icm20948_read_reg_one>
 80113f4:	4603      	mov	r3, r0
}
 80113f6:	4618      	mov	r0, r3
 80113f8:	3708      	adds	r7, #8
 80113fa:	46bd      	mov	sp, r7
 80113fc:	bd80      	pop	{r7, pc}
	...

08011400 <inv_icm20948_init_matrix>:

void inv_icm20948_init_matrix(struct inv_icm20948 * s)
{
 8011400:	b580      	push	{r7, lr}
 8011402:	b082      	sub	sp, #8
 8011404:	af00      	add	r7, sp, #0
 8011406:	6078      	str	r0, [r7, #4]
	// initialize chip to body
	s->s_quat_chip_to_body[0] = (1L<<30);
 8011408:	687b      	ldr	r3, [r7, #4]
 801140a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 801140e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	s->s_quat_chip_to_body[1] = 0;
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	2200      	movs	r2, #0
 8011416:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
	s->s_quat_chip_to_body[2] = 0;
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	2200      	movs	r2, #0
 801141e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
	s->s_quat_chip_to_body[3] = 0;
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	2200      	movs	r2, #0
 8011426:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	//initialize mounting matrix
	memset(s->mounting_matrix, 0, sizeof(s->mounting_matrix));
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	f503 731d 	add.w	r3, r3, #628	; 0x274
 8011430:	2209      	movs	r2, #9
 8011432:	2100      	movs	r1, #0
 8011434:	4618      	mov	r0, r3
 8011436:	f004 fc49 	bl	8015ccc <memset>
	s->mounting_matrix[0] = 1;
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	2201      	movs	r2, #1
 801143e:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
	s->mounting_matrix[4] = 1;
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	2201      	movs	r2, #1
 8011446:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
	s->mounting_matrix[8] = 1;
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	2201      	movs	r2, #1
 801144e:	f883 227c 	strb.w	r2, [r3, #636]	; 0x27c
	//initialize soft iron matrix
	s->soft_iron_matrix[0] = (1L<<30);
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8011458:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
	s->soft_iron_matrix[4] = (1L<<30);
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8011462:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298
	s->soft_iron_matrix[8] = (1L<<30);
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 801146c:	f8c3 22a8 	str.w	r2, [r3, #680]	; 0x2a8

	inv_icm20948_set_chip_to_body_axis_quaternion(s, s->mounting_matrix, 0.0);
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	f503 731d 	add.w	r3, r3, #628	; 0x274
 8011476:	ed9f 0a05 	vldr	s0, [pc, #20]	; 801148c <inv_icm20948_init_matrix+0x8c>
 801147a:	4619      	mov	r1, r3
 801147c:	6878      	ldr	r0, [r7, #4]
 801147e:	f7fc f9b5 	bl	800d7ec <inv_icm20948_set_chip_to_body_axis_quaternion>
}
 8011482:	bf00      	nop
 8011484:	3708      	adds	r7, #8
 8011486:	46bd      	mov	sp, r7
 8011488:	bd80      	pop	{r7, pc}
 801148a:	bf00      	nop
 801148c:	00000000 	.word	0x00000000

08011490 <inv_icm20948_init_structure>:

int inv_icm20948_init_structure(struct inv_icm20948 * s)
{
 8011490:	b580      	push	{r7, lr}
 8011492:	b084      	sub	sp, #16
 8011494:	af00      	add	r7, sp, #0
 8011496:	6078      	str	r0, [r7, #4]
	int i;
	inv_icm20948_base_control_init(s);
 8011498:	6878      	ldr	r0, [r7, #4]
 801149a:	f7f9 f9d5 	bl	800a848 <inv_icm20948_base_control_init>
	inv_icm20948_transport_init(s);
 801149e:	6878      	ldr	r0, [r7, #4]
 80114a0:	f002 f955 	bl	801374e <inv_icm20948_transport_init>
	inv_icm20948_augmented_init(s);
 80114a4:	6878      	ldr	r0, [r7, #4]
 80114a6:	f7f7 fcb3 	bl	8008e10 <inv_icm20948_augmented_init>
	//Init state
	s->set_accuracy = 0;
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	2200      	movs	r2, #0
 80114ae:	f8a3 24f2 	strh.w	r2, [r3, #1266]	; 0x4f2
	s->new_accuracy = 0;
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	2200      	movs	r2, #0
 80114b6:	f8c3 24f4 	str.w	r2, [r3, #1268]	; 0x4f4
	for(i = 0; i < GENERAL_SENSORS_MAX; i ++)
 80114ba:	2300      	movs	r3, #0
 80114bc:	60fb      	str	r3, [r7, #12]
 80114be:	e010      	b.n	80114e2 <inv_icm20948_init_structure+0x52>
		s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = 0;
 80114c0:	68f8      	ldr	r0, [r7, #12]
 80114c2:	f7ff fec9 	bl	8011258 <inv_icm20948_sensor_android_2_sensor_type>
 80114c6:	4603      	mov	r3, r0
 80114c8:	687a      	ldr	r2, [r7, #4]
 80114ca:	3359      	adds	r3, #89	; 0x59
 80114cc:	00db      	lsls	r3, r3, #3
 80114ce:	18d1      	adds	r1, r2, r3
 80114d0:	f04f 0200 	mov.w	r2, #0
 80114d4:	f04f 0300 	mov.w	r3, #0
 80114d8:	e9c1 2300 	strd	r2, r3, [r1]
	for(i = 0; i < GENERAL_SENSORS_MAX; i ++)
 80114dc:	68fb      	ldr	r3, [r7, #12]
 80114de:	3301      	adds	r3, #1
 80114e0:	60fb      	str	r3, [r7, #12]
 80114e2:	68fb      	ldr	r3, [r7, #12]
 80114e4:	2b32      	cmp	r3, #50	; 0x32
 80114e6:	ddeb      	ble.n	80114c0 <inv_icm20948_init_structure+0x30>
		
	return 0;
 80114e8:	2300      	movs	r3, #0
}
 80114ea:	4618      	mov	r0, r3
 80114ec:	3710      	adds	r7, #16
 80114ee:	46bd      	mov	sp, r7
 80114f0:	bd80      	pop	{r7, pc}

080114f2 <inv_icm20948_initialize>:

int inv_icm20948_initialize(struct inv_icm20948 * s, const uint8_t *dmp3_image, uint32_t dmp3_image_size)
{
 80114f2:	b580      	push	{r7, lr}
 80114f4:	b084      	sub	sp, #16
 80114f6:	af00      	add	r7, sp, #0
 80114f8:	60f8      	str	r0, [r7, #12]
 80114fa:	60b9      	str	r1, [r7, #8]
 80114fc:	607a      	str	r2, [r7, #4]
	if(s->serif.is_spi) {
 80114fe:	68fb      	ldr	r3, [r7, #12]
 8011500:	695b      	ldr	r3, [r3, #20]
 8011502:	2b00      	cmp	r3, #0
 8011504:	d00b      	beq.n	801151e <inv_icm20948_initialize+0x2c>
		/* Hardware initialization */
		// No image to be loaded from flash, no pointer to pass.
		if (inv_icm20948_initialize_lower_driver(s, SERIAL_INTERFACE_SPI, dmp3_image, dmp3_image_size)) {
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	68ba      	ldr	r2, [r7, #8]
 801150a:	2102      	movs	r1, #2
 801150c:	68f8      	ldr	r0, [r7, #12]
 801150e:	f7fb f96b 	bl	800c7e8 <inv_icm20948_initialize_lower_driver>
 8011512:	4603      	mov	r3, r0
 8011514:	2b00      	cmp	r3, #0
 8011516:	d00e      	beq.n	8011536 <inv_icm20948_initialize+0x44>
			return -1;
 8011518:	f04f 33ff 	mov.w	r3, #4294967295
 801151c:	e00c      	b.n	8011538 <inv_icm20948_initialize+0x46>
		}
	}
	else {
		/* Hardware initialization */
		// No image to be loaded from flash, no pointer to pass.
		if (inv_icm20948_initialize_lower_driver(s, SERIAL_INTERFACE_I2C, dmp3_image, dmp3_image_size)) {
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	68ba      	ldr	r2, [r7, #8]
 8011522:	2101      	movs	r1, #1
 8011524:	68f8      	ldr	r0, [r7, #12]
 8011526:	f7fb f95f 	bl	800c7e8 <inv_icm20948_initialize_lower_driver>
 801152a:	4603      	mov	r3, r0
 801152c:	2b00      	cmp	r3, #0
 801152e:	d002      	beq.n	8011536 <inv_icm20948_initialize+0x44>
			return -1;
 8011530:	f04f 33ff 	mov.w	r3, #4294967295
 8011534:	e000      	b.n	8011538 <inv_icm20948_initialize+0x46>
		}
	}
	return 0;
 8011536:	2300      	movs	r3, #0
}
 8011538:	4618      	mov	r0, r3
 801153a:	3710      	adds	r7, #16
 801153c:	46bd      	mov	sp, r7
 801153e:	bd80      	pop	{r7, pc}

08011540 <inv_icm20948_init_scale>:

int inv_icm20948_init_scale(struct inv_icm20948 * s)
{
 8011540:	b580      	push	{r7, lr}
 8011542:	b082      	sub	sp, #8
 8011544:	af00      	add	r7, sp, #0
 8011546:	6078      	str	r0, [r7, #4]
	/* Force accelero fullscale to 4g and gyr to 200dps */
	inv_icm20948_set_accel_fullscale(s, MPU_FS_4G);
 8011548:	2101      	movs	r1, #1
 801154a:	6878      	ldr	r0, [r7, #4]
 801154c:	f7fb fd26 	bl	800cf9c <inv_icm20948_set_accel_fullscale>
	inv_icm20948_set_gyro_fullscale(s, MPU_FS_2000dps);
 8011550:	2103      	movs	r1, #3
 8011552:	6878      	ldr	r0, [r7, #4]
 8011554:	f7fb fc2c 	bl	800cdb0 <inv_icm20948_set_gyro_fullscale>

	return 0;
 8011558:	2300      	movs	r3, #0
}
 801155a:	4618      	mov	r0, r3
 801155c:	3708      	adds	r7, #8
 801155e:	46bd      	mov	sp, r7
 8011560:	bd80      	pop	{r7, pc}

08011562 <inv_icm20948_set_fsr>:

int inv_icm20948_set_fsr(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * fsr)
{
 8011562:	b580      	push	{r7, lr}
 8011564:	b088      	sub	sp, #32
 8011566:	af00      	add	r7, sp, #0
 8011568:	60f8      	str	r0, [r7, #12]
 801156a:	460b      	mov	r3, r1
 801156c:	607a      	str	r2, [r7, #4]
 801156e:	72fb      	strb	r3, [r7, #11]
	int result = 0;
 8011570:	2300      	movs	r3, #0
 8011572:	61fb      	str	r3, [r7, #28]
	int * castedvalue = (int*) fsr;
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	617b      	str	r3, [r7, #20]
	if((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) ||
 8011578:	7afb      	ldrb	r3, [r7, #11]
 801157a:	2b02      	cmp	r3, #2
 801157c:	d002      	beq.n	8011584 <inv_icm20948_set_fsr+0x22>
 801157e:	7afb      	ldrb	r3, [r7, #11]
 8011580:	2b00      	cmp	r3, #0
 8011582:	d128      	bne.n	80115d6 <inv_icm20948_set_fsr+0x74>
	   (sensor == INV_ICM20948_SENSOR_ACCELEROMETER)){
		enum mpu_accel_fs afsr;
		if(*castedvalue == 2)
 8011584:	697b      	ldr	r3, [r7, #20]
 8011586:	681b      	ldr	r3, [r3, #0]
 8011588:	2b02      	cmp	r3, #2
 801158a:	d102      	bne.n	8011592 <inv_icm20948_set_fsr+0x30>
			afsr = MPU_FS_2G;
 801158c:	2300      	movs	r3, #0
 801158e:	76fb      	strb	r3, [r7, #27]
 8011590:	e017      	b.n	80115c2 <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 4)
 8011592:	697b      	ldr	r3, [r7, #20]
 8011594:	681b      	ldr	r3, [r3, #0]
 8011596:	2b04      	cmp	r3, #4
 8011598:	d102      	bne.n	80115a0 <inv_icm20948_set_fsr+0x3e>
			afsr = MPU_FS_4G;
 801159a:	2301      	movs	r3, #1
 801159c:	76fb      	strb	r3, [r7, #27]
 801159e:	e010      	b.n	80115c2 <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 8)
 80115a0:	697b      	ldr	r3, [r7, #20]
 80115a2:	681b      	ldr	r3, [r3, #0]
 80115a4:	2b08      	cmp	r3, #8
 80115a6:	d102      	bne.n	80115ae <inv_icm20948_set_fsr+0x4c>
			afsr = MPU_FS_8G;
 80115a8:	2302      	movs	r3, #2
 80115aa:	76fb      	strb	r3, [r7, #27]
 80115ac:	e009      	b.n	80115c2 <inv_icm20948_set_fsr+0x60>
		else if(*castedvalue == 16)
 80115ae:	697b      	ldr	r3, [r7, #20]
 80115b0:	681b      	ldr	r3, [r3, #0]
 80115b2:	2b10      	cmp	r3, #16
 80115b4:	d102      	bne.n	80115bc <inv_icm20948_set_fsr+0x5a>
			afsr = MPU_FS_16G;
 80115b6:	2303      	movs	r3, #3
 80115b8:	76fb      	strb	r3, [r7, #27]
 80115ba:	e002      	b.n	80115c2 <inv_icm20948_set_fsr+0x60>
		else 
			return -1;
 80115bc:	f04f 33ff 	mov.w	r3, #4294967295
 80115c0:	e03e      	b.n	8011640 <inv_icm20948_set_fsr+0xde>
		result |= inv_icm20948_set_accel_fullscale(s, afsr);
 80115c2:	7efb      	ldrb	r3, [r7, #27]
 80115c4:	4619      	mov	r1, r3
 80115c6:	68f8      	ldr	r0, [r7, #12]
 80115c8:	f7fb fce8 	bl	800cf9c <inv_icm20948_set_accel_fullscale>
 80115cc:	4602      	mov	r2, r0
 80115ce:	69fb      	ldr	r3, [r7, #28]
 80115d0:	4313      	orrs	r3, r2
 80115d2:	61fb      	str	r3, [r7, #28]
	   (sensor == INV_ICM20948_SENSOR_ACCELEROMETER)){
 80115d4:	e033      	b.n	801163e <inv_icm20948_set_fsr+0xdc>
	}
	else if((sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 80115d6:	7afb      	ldrb	r3, [r7, #11]
 80115d8:	2b01      	cmp	r3, #1
 80115da:	d005      	beq.n	80115e8 <inv_icm20948_set_fsr+0x86>
 80115dc:	7afb      	ldrb	r3, [r7, #11]
 80115de:	2b03      	cmp	r3, #3
 80115e0:	d002      	beq.n	80115e8 <inv_icm20948_set_fsr+0x86>
			(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 80115e2:	7afb      	ldrb	r3, [r7, #11]
 80115e4:	2b05      	cmp	r3, #5
 80115e6:	d12a      	bne.n	801163e <inv_icm20948_set_fsr+0xdc>
			(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		enum mpu_gyro_fs gfsr;
		if(*castedvalue == 250)
 80115e8:	697b      	ldr	r3, [r7, #20]
 80115ea:	681b      	ldr	r3, [r3, #0]
 80115ec:	2bfa      	cmp	r3, #250	; 0xfa
 80115ee:	d102      	bne.n	80115f6 <inv_icm20948_set_fsr+0x94>
			gfsr = MPU_FS_250dps;
 80115f0:	2300      	movs	r3, #0
 80115f2:	76bb      	strb	r3, [r7, #26]
 80115f4:	e01a      	b.n	801162c <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 500)
 80115f6:	697b      	ldr	r3, [r7, #20]
 80115f8:	681b      	ldr	r3, [r3, #0]
 80115fa:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80115fe:	d102      	bne.n	8011606 <inv_icm20948_set_fsr+0xa4>
			gfsr = MPU_FS_500dps;
 8011600:	2301      	movs	r3, #1
 8011602:	76bb      	strb	r3, [r7, #26]
 8011604:	e012      	b.n	801162c <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 1000)
 8011606:	697b      	ldr	r3, [r7, #20]
 8011608:	681b      	ldr	r3, [r3, #0]
 801160a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801160e:	d102      	bne.n	8011616 <inv_icm20948_set_fsr+0xb4>
		 	gfsr = MPU_FS_1000dps;
 8011610:	2302      	movs	r3, #2
 8011612:	76bb      	strb	r3, [r7, #26]
 8011614:	e00a      	b.n	801162c <inv_icm20948_set_fsr+0xca>
		else if(*castedvalue == 2000)
 8011616:	697b      	ldr	r3, [r7, #20]
 8011618:	681b      	ldr	r3, [r3, #0]
 801161a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 801161e:	d102      	bne.n	8011626 <inv_icm20948_set_fsr+0xc4>
		 	gfsr = MPU_FS_2000dps;
 8011620:	2303      	movs	r3, #3
 8011622:	76bb      	strb	r3, [r7, #26]
 8011624:	e002      	b.n	801162c <inv_icm20948_set_fsr+0xca>
		else 
			return -1;
 8011626:	f04f 33ff 	mov.w	r3, #4294967295
 801162a:	e009      	b.n	8011640 <inv_icm20948_set_fsr+0xde>
		result |= inv_icm20948_set_gyro_fullscale(s, gfsr);
 801162c:	7ebb      	ldrb	r3, [r7, #26]
 801162e:	4619      	mov	r1, r3
 8011630:	68f8      	ldr	r0, [r7, #12]
 8011632:	f7fb fbbd 	bl	800cdb0 <inv_icm20948_set_gyro_fullscale>
 8011636:	4602      	mov	r2, r0
 8011638:	69fb      	ldr	r3, [r7, #28]
 801163a:	4313      	orrs	r3, r2
 801163c:	61fb      	str	r3, [r7, #28]
	}
	return result;
 801163e:	69fb      	ldr	r3, [r7, #28]
}
 8011640:	4618      	mov	r0, r3
 8011642:	3720      	adds	r7, #32
 8011644:	46bd      	mov	sp, r7
 8011646:	bd80      	pop	{r7, pc}

08011648 <inv_icm20948_get_fsr>:

int inv_icm20948_get_fsr(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * fsr)
{
 8011648:	b580      	push	{r7, lr}
 801164a:	b088      	sub	sp, #32
 801164c:	af00      	add	r7, sp, #0
 801164e:	60f8      	str	r0, [r7, #12]
 8011650:	460b      	mov	r3, r1
 8011652:	607a      	str	r2, [r7, #4]
 8011654:	72fb      	strb	r3, [r7, #11]
	
	if((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) ||
 8011656:	7afb      	ldrb	r3, [r7, #11]
 8011658:	2b02      	cmp	r3, #2
 801165a:	d002      	beq.n	8011662 <inv_icm20948_get_fsr+0x1a>
 801165c:	7afb      	ldrb	r3, [r7, #11]
 801165e:	2b00      	cmp	r3, #0
 8011660:	d127      	bne.n	80116b2 <inv_icm20948_get_fsr+0x6a>
	   (sensor == INV_ICM20948_SENSOR_ACCELEROMETER)){
		unsigned char * castedvalue = (unsigned char*) fsr;
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	617b      	str	r3, [r7, #20]
		int afsr = inv_icm20948_get_accel_fullscale(s);
 8011666:	68f8      	ldr	r0, [r7, #12]
 8011668:	f7fb fcc6 	bl	800cff8 <inv_icm20948_get_accel_fullscale>
 801166c:	4603      	mov	r3, r0
 801166e:	613b      	str	r3, [r7, #16]
		if(afsr == MPU_FS_2G)
 8011670:	693b      	ldr	r3, [r7, #16]
 8011672:	2b00      	cmp	r3, #0
 8011674:	d103      	bne.n	801167e <inv_icm20948_get_fsr+0x36>
			* castedvalue = 2;
 8011676:	697b      	ldr	r3, [r7, #20]
 8011678:	2202      	movs	r2, #2
 801167a:	701a      	strb	r2, [r3, #0]
 801167c:	e017      	b.n	80116ae <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_4G)
 801167e:	693b      	ldr	r3, [r7, #16]
 8011680:	2b01      	cmp	r3, #1
 8011682:	d103      	bne.n	801168c <inv_icm20948_get_fsr+0x44>
			* castedvalue = 4;
 8011684:	697b      	ldr	r3, [r7, #20]
 8011686:	2204      	movs	r2, #4
 8011688:	701a      	strb	r2, [r3, #0]
 801168a:	e010      	b.n	80116ae <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_8G)
 801168c:	693b      	ldr	r3, [r7, #16]
 801168e:	2b02      	cmp	r3, #2
 8011690:	d103      	bne.n	801169a <inv_icm20948_get_fsr+0x52>
			* castedvalue = 8;
 8011692:	697b      	ldr	r3, [r7, #20]
 8011694:	2208      	movs	r2, #8
 8011696:	701a      	strb	r2, [r3, #0]
 8011698:	e009      	b.n	80116ae <inv_icm20948_get_fsr+0x66>
		else if(afsr == MPU_FS_16G)
 801169a:	693b      	ldr	r3, [r7, #16]
 801169c:	2b03      	cmp	r3, #3
 801169e:	d103      	bne.n	80116a8 <inv_icm20948_get_fsr+0x60>
			* castedvalue = 16;
 80116a0:	697b      	ldr	r3, [r7, #20]
 80116a2:	2210      	movs	r2, #16
 80116a4:	701a      	strb	r2, [r3, #0]
 80116a6:	e002      	b.n	80116ae <inv_icm20948_get_fsr+0x66>
		else 
			return -1;
 80116a8:	f04f 33ff 	mov.w	r3, #4294967295
 80116ac:	e036      	b.n	801171c <inv_icm20948_get_fsr+0xd4>
		
		return 1;
 80116ae:	2301      	movs	r3, #1
 80116b0:	e034      	b.n	801171c <inv_icm20948_get_fsr+0xd4>
	}
	else if((sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 80116b2:	7afb      	ldrb	r3, [r7, #11]
 80116b4:	2b01      	cmp	r3, #1
 80116b6:	d005      	beq.n	80116c4 <inv_icm20948_get_fsr+0x7c>
 80116b8:	7afb      	ldrb	r3, [r7, #11]
 80116ba:	2b03      	cmp	r3, #3
 80116bc:	d002      	beq.n	80116c4 <inv_icm20948_get_fsr+0x7c>
			(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 80116be:	7afb      	ldrb	r3, [r7, #11]
 80116c0:	2b05      	cmp	r3, #5
 80116c2:	d12a      	bne.n	801171a <inv_icm20948_get_fsr+0xd2>
			(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		unsigned short * castedvalue = (unsigned short*) fsr;
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	61fb      	str	r3, [r7, #28]
		int gfsr = inv_icm20948_get_gyro_fullscale(s);
 80116c8:	68f8      	ldr	r0, [r7, #12]
 80116ca:	f7fb fb90 	bl	800cdee <inv_icm20948_get_gyro_fullscale>
 80116ce:	4603      	mov	r3, r0
 80116d0:	61bb      	str	r3, [r7, #24]
		if(gfsr == MPU_FS_250dps)
 80116d2:	69bb      	ldr	r3, [r7, #24]
 80116d4:	2b00      	cmp	r3, #0
 80116d6:	d103      	bne.n	80116e0 <inv_icm20948_get_fsr+0x98>
			* castedvalue = 250;
 80116d8:	69fb      	ldr	r3, [r7, #28]
 80116da:	22fa      	movs	r2, #250	; 0xfa
 80116dc:	801a      	strh	r2, [r3, #0]
 80116de:	e01a      	b.n	8011716 <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_500dps)
 80116e0:	69bb      	ldr	r3, [r7, #24]
 80116e2:	2b01      	cmp	r3, #1
 80116e4:	d104      	bne.n	80116f0 <inv_icm20948_get_fsr+0xa8>
			* castedvalue = 500;
 80116e6:	69fb      	ldr	r3, [r7, #28]
 80116e8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80116ec:	801a      	strh	r2, [r3, #0]
 80116ee:	e012      	b.n	8011716 <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_1000dps)
 80116f0:	69bb      	ldr	r3, [r7, #24]
 80116f2:	2b02      	cmp	r3, #2
 80116f4:	d104      	bne.n	8011700 <inv_icm20948_get_fsr+0xb8>
		 	* castedvalue = 1000;
 80116f6:	69fb      	ldr	r3, [r7, #28]
 80116f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80116fc:	801a      	strh	r2, [r3, #0]
 80116fe:	e00a      	b.n	8011716 <inv_icm20948_get_fsr+0xce>
		else if(gfsr == MPU_FS_2000dps)
 8011700:	69bb      	ldr	r3, [r7, #24]
 8011702:	2b03      	cmp	r3, #3
 8011704:	d104      	bne.n	8011710 <inv_icm20948_get_fsr+0xc8>
		 	* castedvalue = 2000;
 8011706:	69fb      	ldr	r3, [r7, #28]
 8011708:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 801170c:	801a      	strh	r2, [r3, #0]
 801170e:	e002      	b.n	8011716 <inv_icm20948_get_fsr+0xce>
		else 
			return -1;
 8011710:	f04f 33ff 	mov.w	r3, #4294967295
 8011714:	e002      	b.n	801171c <inv_icm20948_get_fsr+0xd4>
		
		return 2;
 8011716:	2302      	movs	r3, #2
 8011718:	e000      	b.n	801171c <inv_icm20948_get_fsr+0xd4>
	}
	
	return 0;
 801171a:	2300      	movs	r3, #0
}
 801171c:	4618      	mov	r0, r3
 801171e:	3720      	adds	r7, #32
 8011720:	46bd      	mov	sp, r7
 8011722:	bd80      	pop	{r7, pc}

08011724 <inv_icm20948_set_bias>:

int inv_icm20948_set_bias(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, const void * bias)
{
 8011724:	b580      	push	{r7, lr}
 8011726:	b08c      	sub	sp, #48	; 0x30
 8011728:	af00      	add	r7, sp, #0
 801172a:	60f8      	str	r0, [r7, #12]
 801172c:	460b      	mov	r3, r1
 801172e:	607a      	str	r2, [r7, #4]
 8011730:	72fb      	strb	r3, [r7, #11]
	int bias_q16[3];
	int bias_in[3];
	int rc = 0;
 8011732:	2300      	movs	r3, #0
 8011734:	62fb      	str	r3, [r7, #44]	; 0x2c
	short shift;
	switch(sensor) {
 8011736:	7afb      	ldrb	r3, [r7, #11]
 8011738:	2b0c      	cmp	r3, #12
 801173a:	d877      	bhi.n	801182c <inv_icm20948_set_bias+0x108>
 801173c:	a201      	add	r2, pc, #4	; (adr r2, 8011744 <inv_icm20948_set_bias+0x20>)
 801173e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011742:	bf00      	nop
 8011744:	08011779 	.word	0x08011779
 8011748:	080117af 	.word	0x080117af
 801174c:	0801182d 	.word	0x0801182d
 8011750:	0801182d 	.word	0x0801182d
 8011754:	08011809 	.word	0x08011809
 8011758:	080117af 	.word	0x080117af
 801175c:	0801182d 	.word	0x0801182d
 8011760:	0801182d 	.word	0x0801182d
 8011764:	0801182d 	.word	0x0801182d
 8011768:	0801182d 	.word	0x0801182d
 801176c:	0801182d 	.word	0x0801182d
 8011770:	0801182d 	.word	0x0801182d
 8011774:	08011809 	.word	0x08011809
		case INV_ICM20948_SENSOR_ACCELEROMETER :
			memcpy(bias_q16, bias, sizeof(bias_q16));
 8011778:	f107 031c 	add.w	r3, r7, #28
 801177c:	220c      	movs	r2, #12
 801177e:	6879      	ldr	r1, [r7, #4]
 8011780:	4618      	mov	r0, r3
 8011782:	f004 fa7b 	bl	8015c7c <memcpy>
			//convert from q16 to q25
			bias_in[0] = bias_q16[0] << (25 - 16);
 8011786:	69fb      	ldr	r3, [r7, #28]
 8011788:	025b      	lsls	r3, r3, #9
 801178a:	613b      	str	r3, [r7, #16]
			bias_in[1] = bias_q16[1] << (25 - 16);
 801178c:	6a3b      	ldr	r3, [r7, #32]
 801178e:	025b      	lsls	r3, r3, #9
 8011790:	617b      	str	r3, [r7, #20]
			bias_in[2] = bias_q16[2] << (25 - 16);
 8011792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011794:	025b      	lsls	r3, r3, #9
 8011796:	61bb      	str	r3, [r7, #24]
			rc |= inv_icm20948_ctrl_set_acc_bias(s, bias_in);
 8011798:	f107 0310 	add.w	r3, r7, #16
 801179c:	4619      	mov	r1, r3
 801179e:	68f8      	ldr	r0, [r7, #12]
 80117a0:	f7fa fd3e 	bl	800c220 <inv_icm20948_ctrl_set_acc_bias>
 80117a4:	4602      	mov	r2, r0
 80117a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80117a8:	4313      	orrs	r3, r2
 80117aa:	62fb      	str	r3, [r7, #44]	; 0x2c
			break;
 80117ac:	e042      	b.n	8011834 <inv_icm20948_set_bias+0x110>
		case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GYROSCOPE:
			memcpy(bias_q16, bias, sizeof(bias_q16));
 80117ae:	f107 031c 	add.w	r3, r7, #28
 80117b2:	220c      	movs	r2, #12
 80117b4:	6879      	ldr	r1, [r7, #4]
 80117b6:	4618      	mov	r0, r3
 80117b8:	f004 fa60 	bl	8015c7c <memcpy>
			//convert from q16 to :
			//Q19 => 2000dps
			//Q20 => 1000dps
			//Q21 => 500dps
			//Q22 => 250dps
			shift = ((20 + (MPU_FS_1000dps - inv_icm20948_get_gyro_fullscale(s))) - 16);
 80117bc:	68f8      	ldr	r0, [r7, #12]
 80117be:	f7fb fb16 	bl	800cdee <inv_icm20948_get_gyro_fullscale>
 80117c2:	4603      	mov	r3, r0
 80117c4:	b29b      	uxth	r3, r3
 80117c6:	f1c3 0306 	rsb	r3, r3, #6
 80117ca:	b29b      	uxth	r3, r3
 80117cc:	857b      	strh	r3, [r7, #42]	; 0x2a
			bias_in[0] = bias_q16[0] << shift;
 80117ce:	69fa      	ldr	r2, [r7, #28]
 80117d0:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80117d4:	fa02 f303 	lsl.w	r3, r2, r3
 80117d8:	613b      	str	r3, [r7, #16]
			bias_in[1] = bias_q16[1] << shift;
 80117da:	6a3a      	ldr	r2, [r7, #32]
 80117dc:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80117e0:	fa02 f303 	lsl.w	r3, r2, r3
 80117e4:	617b      	str	r3, [r7, #20]
			bias_in[2] = bias_q16[2] << shift;
 80117e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80117e8:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80117ec:	fa02 f303 	lsl.w	r3, r2, r3
 80117f0:	61bb      	str	r3, [r7, #24]
			
			rc |= inv_icm20948_ctrl_set_gyr_bias(s, bias_in);
 80117f2:	f107 0310 	add.w	r3, r7, #16
 80117f6:	4619      	mov	r1, r3
 80117f8:	68f8      	ldr	r0, [r7, #12]
 80117fa:	f7fa fd34 	bl	800c266 <inv_icm20948_ctrl_set_gyr_bias>
 80117fe:	4602      	mov	r2, r0
 8011800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011802:	4313      	orrs	r3, r2
 8011804:	62fb      	str	r3, [r7, #44]	; 0x2c
			break;
 8011806:	e015      	b.n	8011834 <inv_icm20948_set_bias+0x110>
		case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:
			memcpy(bias_q16, bias, sizeof(bias_q16));
 8011808:	f107 031c 	add.w	r3, r7, #28
 801180c:	220c      	movs	r2, #12
 801180e:	6879      	ldr	r1, [r7, #4]
 8011810:	4618      	mov	r0, r3
 8011812:	f004 fa33 	bl	8015c7c <memcpy>
			// bias is already in q16
			rc |= inv_icm20948_ctrl_set_mag_bias(s, bias_q16);
 8011816:	f107 031c 	add.w	r3, r7, #28
 801181a:	4619      	mov	r1, r3
 801181c:	68f8      	ldr	r0, [r7, #12]
 801181e:	f7fa fd45 	bl	800c2ac <inv_icm20948_ctrl_set_mag_bias>
 8011822:	4602      	mov	r2, r0
 8011824:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011826:	4313      	orrs	r3, r2
 8011828:	62fb      	str	r3, [r7, #44]	; 0x2c
			break;
 801182a:	e003      	b.n	8011834 <inv_icm20948_set_bias+0x110>
		default :
			rc = -1;
 801182c:	f04f 33ff 	mov.w	r3, #4294967295
 8011830:	62fb      	str	r3, [r7, #44]	; 0x2c
			break;
 8011832:	bf00      	nop
	}
	return (rc == 0) ? 1 : rc;
 8011834:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011836:	2b00      	cmp	r3, #0
 8011838:	d001      	beq.n	801183e <inv_icm20948_set_bias+0x11a>
 801183a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801183c:	e000      	b.n	8011840 <inv_icm20948_set_bias+0x11c>
 801183e:	2301      	movs	r3, #1
}
 8011840:	4618      	mov	r0, r3
 8011842:	3730      	adds	r7, #48	; 0x30
 8011844:	46bd      	mov	sp, r7
 8011846:	bd80      	pop	{r7, pc}

08011848 <inv_icm20948_get_bias>:

int inv_icm20948_get_bias(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, void * bias)
{
 8011848:	b580      	push	{r7, lr}
 801184a:	b08c      	sub	sp, #48	; 0x30
 801184c:	af00      	add	r7, sp, #0
 801184e:	60f8      	str	r0, [r7, #12]
 8011850:	460b      	mov	r3, r1
 8011852:	607a      	str	r2, [r7, #4]
 8011854:	72fb      	strb	r3, [r7, #11]
	int bias_qx[3];
	int bias_out[3];
	int rc = 0;
 8011856:	2300      	movs	r3, #0
 8011858:	62fb      	str	r3, [r7, #44]	; 0x2c
	short shift;
	switch(sensor) {
 801185a:	7afb      	ldrb	r3, [r7, #11]
 801185c:	2b0c      	cmp	r3, #12
 801185e:	d877      	bhi.n	8011950 <inv_icm20948_get_bias+0x108>
 8011860:	a201      	add	r2, pc, #4	; (adr r2, 8011868 <inv_icm20948_get_bias+0x20>)
 8011862:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011866:	bf00      	nop
 8011868:	0801189d 	.word	0x0801189d
 801186c:	080118d3 	.word	0x080118d3
 8011870:	08011951 	.word	0x08011951
 8011874:	08011951 	.word	0x08011951
 8011878:	0801192d 	.word	0x0801192d
 801187c:	080118d3 	.word	0x080118d3
 8011880:	08011951 	.word	0x08011951
 8011884:	08011951 	.word	0x08011951
 8011888:	08011951 	.word	0x08011951
 801188c:	08011951 	.word	0x08011951
 8011890:	08011951 	.word	0x08011951
 8011894:	08011951 	.word	0x08011951
 8011898:	0801192d 	.word	0x0801192d
		case INV_ICM20948_SENSOR_ACCELEROMETER :
			rc |= inv_icm20948_ctrl_get_acc_bias(s, bias_qx);
 801189c:	f107 031c 	add.w	r3, r7, #28
 80118a0:	4619      	mov	r1, r3
 80118a2:	68f8      	ldr	r0, [r7, #12]
 80118a4:	f7fa fc92 	bl	800c1cc <inv_icm20948_ctrl_get_acc_bias>
 80118a8:	4602      	mov	r2, r0
 80118aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118ac:	4313      	orrs	r3, r2
 80118ae:	62fb      	str	r3, [r7, #44]	; 0x2c
			//convert from q25 to q16 
			bias_out[0] = bias_qx[0] >> (25 - 16);
 80118b0:	69fb      	ldr	r3, [r7, #28]
 80118b2:	125b      	asrs	r3, r3, #9
 80118b4:	613b      	str	r3, [r7, #16]
			bias_out[1] = bias_qx[1] >> (25 - 16);
 80118b6:	6a3b      	ldr	r3, [r7, #32]
 80118b8:	125b      	asrs	r3, r3, #9
 80118ba:	617b      	str	r3, [r7, #20]
			bias_out[2] = bias_qx[2] >> (25 - 16);
 80118bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80118be:	125b      	asrs	r3, r3, #9
 80118c0:	61bb      	str	r3, [r7, #24]
			memcpy(bias, bias_out, sizeof(bias_out));
 80118c2:	f107 0310 	add.w	r3, r7, #16
 80118c6:	220c      	movs	r2, #12
 80118c8:	4619      	mov	r1, r3
 80118ca:	6878      	ldr	r0, [r7, #4]
 80118cc:	f004 f9d6 	bl	8015c7c <memcpy>
			break;
 80118d0:	e042      	b.n	8011958 <inv_icm20948_get_bias+0x110>
		case INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GYROSCOPE:
			rc |= inv_icm20948_ctrl_get_gyr_bias(s, bias_qx);
 80118d2:	f107 031c 	add.w	r3, r7, #28
 80118d6:	4619      	mov	r1, r3
 80118d8:	68f8      	ldr	r0, [r7, #12]
 80118da:	f7fa fc85 	bl	800c1e8 <inv_icm20948_ctrl_get_gyr_bias>
 80118de:	4602      	mov	r2, r0
 80118e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80118e2:	4313      	orrs	r3, r2
 80118e4:	62fb      	str	r3, [r7, #44]	; 0x2c
			//convert from qn to q16:
			//Q19 => 2000dps
			//Q20 => 1000dps
			//Q21 => 500dps
			//Q22 => 250dps
			shift = ((20 + (MPU_FS_1000dps - inv_icm20948_get_gyro_fullscale(s))) - 16);
 80118e6:	68f8      	ldr	r0, [r7, #12]
 80118e8:	f7fb fa81 	bl	800cdee <inv_icm20948_get_gyro_fullscale>
 80118ec:	4603      	mov	r3, r0
 80118ee:	b29b      	uxth	r3, r3
 80118f0:	f1c3 0306 	rsb	r3, r3, #6
 80118f4:	b29b      	uxth	r3, r3
 80118f6:	857b      	strh	r3, [r7, #42]	; 0x2a
			bias_out[0] = bias_qx[0] >> shift;
 80118f8:	69fa      	ldr	r2, [r7, #28]
 80118fa:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80118fe:	fa42 f303 	asr.w	r3, r2, r3
 8011902:	613b      	str	r3, [r7, #16]
			bias_out[1] = bias_qx[1] >> shift;
 8011904:	6a3a      	ldr	r2, [r7, #32]
 8011906:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 801190a:	fa42 f303 	asr.w	r3, r2, r3
 801190e:	617b      	str	r3, [r7, #20]
			bias_out[2] = bias_qx[2] >> shift;
 8011910:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011912:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8011916:	fa42 f303 	asr.w	r3, r2, r3
 801191a:	61bb      	str	r3, [r7, #24]

			memcpy(bias, bias_out, sizeof(bias_out));
 801191c:	f107 0310 	add.w	r3, r7, #16
 8011920:	220c      	movs	r2, #12
 8011922:	4619      	mov	r1, r3
 8011924:	6878      	ldr	r0, [r7, #4]
 8011926:	f004 f9a9 	bl	8015c7c <memcpy>
			break;
 801192a:	e015      	b.n	8011958 <inv_icm20948_get_bias+0x110>
		case INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED:
		case INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD:
			rc |= inv_icm20948_ctrl_get_mag_bias(s, bias_qx);
 801192c:	f107 031c 	add.w	r3, r7, #28
 8011930:	4619      	mov	r1, r3
 8011932:	68f8      	ldr	r0, [r7, #12]
 8011934:	f7fa fc66 	bl	800c204 <inv_icm20948_ctrl_get_mag_bias>
 8011938:	4602      	mov	r2, r0
 801193a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801193c:	4313      	orrs	r3, r2
 801193e:	62fb      	str	r3, [r7, #44]	; 0x2c
			// bias is already in q16
			memcpy(bias, bias_qx, sizeof(bias_qx));
 8011940:	f107 031c 	add.w	r3, r7, #28
 8011944:	220c      	movs	r2, #12
 8011946:	4619      	mov	r1, r3
 8011948:	6878      	ldr	r0, [r7, #4]
 801194a:	f004 f997 	bl	8015c7c <memcpy>
			break;
 801194e:	e003      	b.n	8011958 <inv_icm20948_get_bias+0x110>
		default:
			rc = -1;
 8011950:	f04f 33ff 	mov.w	r3, #4294967295
 8011954:	62fb      	str	r3, [r7, #44]	; 0x2c
			break;
 8011956:	bf00      	nop
	}
	return (rc == 0) ? 3*sizeof(float) : rc;
 8011958:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801195a:	2b00      	cmp	r3, #0
 801195c:	d001      	beq.n	8011962 <inv_icm20948_get_bias+0x11a>
 801195e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011960:	e000      	b.n	8011964 <inv_icm20948_get_bias+0x11c>
 8011962:	230c      	movs	r3, #12
}
 8011964:	4618      	mov	r0, r3
 8011966:	3730      	adds	r7, #48	; 0x30
 8011968:	46bd      	mov	sp, r7
 801196a:	bd80      	pop	{r7, pc}

0801196c <inv_icm20948_set_lowpower_or_highperformance>:

int inv_icm20948_set_lowpower_or_highperformance(struct inv_icm20948 * s, uint8_t lowpower_or_highperformance)
{
 801196c:	b580      	push	{r7, lr}
 801196e:	b082      	sub	sp, #8
 8011970:	af00      	add	r7, sp, #0
 8011972:	6078      	str	r0, [r7, #4]
 8011974:	460b      	mov	r3, r1
 8011976:	70fb      	strb	r3, [r7, #3]
	s->go_back_lp_when_odr_low = 0;
 8011978:	687b      	ldr	r3, [r7, #4]
 801197a:	2200      	movs	r2, #0
 801197c:	f883 2244 	strb.w	r2, [r3, #580]	; 0x244
	if(lowpower_or_highperformance)
 8011980:	78fb      	ldrb	r3, [r7, #3]
 8011982:	2b00      	cmp	r3, #0
 8011984:	d004      	beq.n	8011990 <inv_icm20948_set_lowpower_or_highperformance+0x24>
		return inv_icm20948_enter_low_noise_mode(s);
 8011986:	6878      	ldr	r0, [r7, #4]
 8011988:	f7fa ff19 	bl	800c7be <inv_icm20948_enter_low_noise_mode>
 801198c:	4603      	mov	r3, r0
 801198e:	e003      	b.n	8011998 <inv_icm20948_set_lowpower_or_highperformance+0x2c>
	else
		return inv_icm20948_enter_duty_cycle_mode(s);
 8011990:	6878      	ldr	r0, [r7, #4]
 8011992:	f7fa feff 	bl	800c794 <inv_icm20948_enter_duty_cycle_mode>
 8011996:	4603      	mov	r3, r0
}
 8011998:	4618      	mov	r0, r3
 801199a:	3708      	adds	r7, #8
 801199c:	46bd      	mov	sp, r7
 801199e:	bd80      	pop	{r7, pc}

080119a0 <inv_icm20948_get_lowpower_or_highperformance>:


int inv_icm20948_get_lowpower_or_highperformance(struct inv_icm20948 * s, uint8_t * lowpower_or_highperformance)
{
 80119a0:	b480      	push	{r7}
 80119a2:	b083      	sub	sp, #12
 80119a4:	af00      	add	r7, sp, #0
 80119a6:	6078      	str	r0, [r7, #4]
 80119a8:	6039      	str	r1, [r7, #0]
	(void)s;
	*lowpower_or_highperformance = CHIP_LOW_NOISE_ICM20948;
 80119aa:	683b      	ldr	r3, [r7, #0]
 80119ac:	2200      	movs	r2, #0
 80119ae:	701a      	strb	r2, [r3, #0]
	return 1;
 80119b0:	2301      	movs	r3, #1
}
 80119b2:	4618      	mov	r0, r3
 80119b4:	370c      	adds	r7, #12
 80119b6:	46bd      	mov	sp, r7
 80119b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119bc:	4770      	bx	lr

080119be <DmpDriver_convertion>:

static void DmpDriver_convertion(signed char transformedtochar[9],
                                 const int32_t MatrixInQ30[9])
{
 80119be:	b480      	push	{r7}
 80119c0:	b085      	sub	sp, #20
 80119c2:	af00      	add	r7, sp, #0
 80119c4:	6078      	str	r0, [r7, #4]
 80119c6:	6039      	str	r1, [r7, #0]
	// To convert Q30 to signed char value
	uint8_t iter;
	for (iter = 0; iter < 9; ++iter)
 80119c8:	2300      	movs	r3, #0
 80119ca:	73fb      	strb	r3, [r7, #15]
 80119cc:	e00d      	b.n	80119ea <DmpDriver_convertion+0x2c>
		transformedtochar[iter] = MatrixInQ30[iter] >> 30;
 80119ce:	7bfb      	ldrb	r3, [r7, #15]
 80119d0:	009b      	lsls	r3, r3, #2
 80119d2:	683a      	ldr	r2, [r7, #0]
 80119d4:	4413      	add	r3, r2
 80119d6:	681b      	ldr	r3, [r3, #0]
 80119d8:	1799      	asrs	r1, r3, #30
 80119da:	7bfb      	ldrb	r3, [r7, #15]
 80119dc:	687a      	ldr	r2, [r7, #4]
 80119de:	4413      	add	r3, r2
 80119e0:	b24a      	sxtb	r2, r1
 80119e2:	701a      	strb	r2, [r3, #0]
	for (iter = 0; iter < 9; ++iter)
 80119e4:	7bfb      	ldrb	r3, [r7, #15]
 80119e6:	3301      	adds	r3, #1
 80119e8:	73fb      	strb	r3, [r7, #15]
 80119ea:	7bfb      	ldrb	r3, [r7, #15]
 80119ec:	2b08      	cmp	r3, #8
 80119ee:	d9ee      	bls.n	80119ce <DmpDriver_convertion+0x10>
}
 80119f0:	bf00      	nop
 80119f2:	bf00      	nop
 80119f4:	3714      	adds	r7, #20
 80119f6:	46bd      	mov	sp, r7
 80119f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119fc:	4770      	bx	lr
	...

08011a00 <inv_icm20948_set_matrix>:

int inv_icm20948_set_matrix(struct inv_icm20948 * s, const float matrix[9], enum inv_icm20948_sensor sensor)
{
 8011a00:	b580      	push	{r7, lr}
 8011a02:	b098      	sub	sp, #96	; 0x60
 8011a04:	af00      	add	r7, sp, #0
 8011a06:	60f8      	str	r0, [r7, #12]
 8011a08:	60b9      	str	r1, [r7, #8]
 8011a0a:	4613      	mov	r3, r2
 8011a0c:	71fb      	strb	r3, [r7, #7]
	int32_t mounting_mq30[9];
	int32_t compass_mq30[9];
	int result = 0;
 8011a0e:	2300      	movs	r3, #0
 8011a10:	65fb      	str	r3, [r7, #92]	; 0x5c
	int i;

	if ((sensor == INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD)||
 8011a12:	79fb      	ldrb	r3, [r7, #7]
 8011a14:	2b0c      	cmp	r3, #12
 8011a16:	d002      	beq.n	8011a1e <inv_icm20948_set_matrix+0x1e>
 8011a18:	79fb      	ldrb	r3, [r7, #7]
 8011a1a:	2b04      	cmp	r3, #4
 8011a1c:	d134      	bne.n	8011a88 <inv_icm20948_set_matrix+0x88>
		(sensor == INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED)){
		for(i = 0; i < 9; ++i)
 8011a1e:	2300      	movs	r3, #0
 8011a20:	65bb      	str	r3, [r7, #88]	; 0x58
 8011a22:	e016      	b.n	8011a52 <inv_icm20948_set_matrix+0x52>
			compass_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8011a24:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011a26:	009b      	lsls	r3, r3, #2
 8011a28:	68ba      	ldr	r2, [r7, #8]
 8011a2a:	4413      	add	r3, r2
 8011a2c:	edd3 7a00 	vldr	s15, [r3]
 8011a30:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8011b40 <inv_icm20948_set_matrix+0x140>
 8011a34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011a38:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011a3c:	ee17 2a90 	vmov	r2, s15
 8011a40:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011a42:	009b      	lsls	r3, r3, #2
 8011a44:	3360      	adds	r3, #96	; 0x60
 8011a46:	443b      	add	r3, r7
 8011a48:	f843 2c50 	str.w	r2, [r3, #-80]
		for(i = 0; i < 9; ++i)
 8011a4c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011a4e:	3301      	adds	r3, #1
 8011a50:	65bb      	str	r3, [r7, #88]	; 0x58
 8011a52:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011a54:	2b08      	cmp	r3, #8
 8011a56:	dde5      	ble.n	8011a24 <inv_icm20948_set_matrix+0x24>
		// Convert compass mounting matrix in char
		DmpDriver_convertion(s->mounting_matrix_secondary_compass, compass_mq30);
 8011a58:	68fb      	ldr	r3, [r7, #12]
 8011a5a:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8011a5e:	f107 0210 	add.w	r2, r7, #16
 8011a62:	4611      	mov	r1, r2
 8011a64:	4618      	mov	r0, r3
 8011a66:	f7ff ffaa 	bl	80119be <DmpDriver_convertion>
		//Notify new matrix to mag calculation with accgyr mountingmatrix
		result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 8011a6a:	68fb      	ldr	r3, [r7, #12]
 8011a6c:	f503 711d 	add.w	r1, r3, #628	; 0x274
 8011a70:	68fb      	ldr	r3, [r7, #12]
 8011a72:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8011a76:	461a      	mov	r2, r3
 8011a78:	68f8      	ldr	r0, [r7, #12]
 8011a7a:	f7f8 f931 	bl	8009ce0 <inv_icm20948_compass_dmp_cal>
 8011a7e:	4602      	mov	r2, r0
 8011a80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011a82:	4313      	orrs	r3, r2
 8011a84:	65fb      	str	r3, [r7, #92]	; 0x5c
 8011a86:	e055      	b.n	8011b34 <inv_icm20948_set_matrix+0x134>
	} else if ((sensor == INV_ICM20948_SENSOR_RAW_ACCELEROMETER) || 
 8011a88:	79fb      	ldrb	r3, [r7, #7]
 8011a8a:	2b02      	cmp	r3, #2
 8011a8c:	d00b      	beq.n	8011aa6 <inv_icm20948_set_matrix+0xa6>
 8011a8e:	79fb      	ldrb	r3, [r7, #7]
 8011a90:	2b00      	cmp	r3, #0
 8011a92:	d008      	beq.n	8011aa6 <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_ACCELEROMETER) || 
 8011a94:	79fb      	ldrb	r3, [r7, #7]
 8011a96:	2b03      	cmp	r3, #3
 8011a98:	d005      	beq.n	8011aa6 <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_RAW_GYROSCOPE) ||
 8011a9a:	79fb      	ldrb	r3, [r7, #7]
 8011a9c:	2b01      	cmp	r3, #1
 8011a9e:	d002      	beq.n	8011aa6 <inv_icm20948_set_matrix+0xa6>
		(sensor == INV_ICM20948_SENSOR_GYROSCOPE) ||
 8011aa0:	79fb      	ldrb	r3, [r7, #7]
 8011aa2:	2b05      	cmp	r3, #5
 8011aa4:	d146      	bne.n	8011b34 <inv_icm20948_set_matrix+0x134>
		(sensor == INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED)) {
		for(i = 0; i < 9; ++i)
 8011aa6:	2300      	movs	r3, #0
 8011aa8:	65bb      	str	r3, [r7, #88]	; 0x58
 8011aaa:	e016      	b.n	8011ada <inv_icm20948_set_matrix+0xda>
			mounting_mq30[i] = (int32_t)(matrix[i] * (1 << 30));
 8011aac:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011aae:	009b      	lsls	r3, r3, #2
 8011ab0:	68ba      	ldr	r2, [r7, #8]
 8011ab2:	4413      	add	r3, r2
 8011ab4:	edd3 7a00 	vldr	s15, [r3]
 8011ab8:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8011b40 <inv_icm20948_set_matrix+0x140>
 8011abc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011ac0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8011ac4:	ee17 2a90 	vmov	r2, s15
 8011ac8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011aca:	009b      	lsls	r3, r3, #2
 8011acc:	3360      	adds	r3, #96	; 0x60
 8011ace:	443b      	add	r3, r7
 8011ad0:	f843 2c2c 	str.w	r2, [r3, #-44]
		for(i = 0; i < 9; ++i)
 8011ad4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011ad6:	3301      	adds	r3, #1
 8011ad8:	65bb      	str	r3, [r7, #88]	; 0x58
 8011ada:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8011adc:	2b08      	cmp	r3, #8
 8011ade:	dde5      	ble.n	8011aac <inv_icm20948_set_matrix+0xac>
		// Convert mounting matrix in char
		DmpDriver_convertion(s->mounting_matrix, mounting_mq30);
 8011ae0:	68fb      	ldr	r3, [r7, #12]
 8011ae2:	f503 731d 	add.w	r3, r3, #628	; 0x274
 8011ae6:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8011aea:	4611      	mov	r1, r2
 8011aec:	4618      	mov	r0, r3
 8011aee:	f7ff ff66 	bl	80119be <DmpDriver_convertion>
		/*Apply new matrix */
		inv_icm20948_set_chip_to_body_axis_quaternion(s, s->mounting_matrix, 0.0);
 8011af2:	68fb      	ldr	r3, [r7, #12]
 8011af4:	f503 731d 	add.w	r3, r3, #628	; 0x274
 8011af8:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8011b44 <inv_icm20948_set_matrix+0x144>
 8011afc:	4619      	mov	r1, r3
 8011afe:	68f8      	ldr	r0, [r7, #12]
 8011b00:	f7fb fe74 	bl	800d7ec <inv_icm20948_set_chip_to_body_axis_quaternion>
		//Update Dmp B2S according to new mmatrix in q30
		result |= dmp_icm20948_set_B2S_matrix(s, (int*)mounting_mq30);
 8011b04:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8011b08:	4619      	mov	r1, r3
 8011b0a:	68f8      	ldr	r0, [r7, #12]
 8011b0c:	f7fd fd3a 	bl	800f584 <dmp_icm20948_set_B2S_matrix>
 8011b10:	4602      	mov	r2, r0
 8011b12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011b14:	4313      	orrs	r3, r2
 8011b16:	65fb      	str	r3, [r7, #92]	; 0x5c
		//Notify new matrix to mag calculation with accgyr mountingmatrix
		result |= inv_icm20948_compass_dmp_cal(s, s->mounting_matrix, s->mounting_matrix_secondary_compass);
 8011b18:	68fb      	ldr	r3, [r7, #12]
 8011b1a:	f503 711d 	add.w	r1, r3, #628	; 0x274
 8011b1e:	68fb      	ldr	r3, [r7, #12]
 8011b20:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8011b24:	461a      	mov	r2, r3
 8011b26:	68f8      	ldr	r0, [r7, #12]
 8011b28:	f7f8 f8da 	bl	8009ce0 <inv_icm20948_compass_dmp_cal>
 8011b2c:	4602      	mov	r2, r0
 8011b2e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8011b30:	4313      	orrs	r3, r2
 8011b32:	65fb      	str	r3, [r7, #92]	; 0x5c
	}

	return result;
 8011b34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
}
 8011b36:	4618      	mov	r0, r3
 8011b38:	3760      	adds	r7, #96	; 0x60
 8011b3a:	46bd      	mov	sp, r7
 8011b3c:	bd80      	pop	{r7, pc}
 8011b3e:	bf00      	nop
 8011b40:	4e800000 	.word	0x4e800000
 8011b44:	00000000 	.word	0x00000000

08011b48 <inv_icm20948_initialize_auxiliary>:

int inv_icm20948_initialize_auxiliary(struct inv_icm20948 * s)
{
 8011b48:	b580      	push	{r7, lr}
 8011b4a:	b082      	sub	sp, #8
 8011b4c:	af00      	add	r7, sp, #0
 8011b4e:	6078      	str	r0, [r7, #4]
	if (inv_icm20948_set_slave_compass_id(s, s->secondary_state.compass_slave_id) )
 8011b50:	687b      	ldr	r3, [r7, #4]
 8011b52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011b56:	4619      	mov	r1, r3
 8011b58:	6878      	ldr	r0, [r7, #4]
 8011b5a:	f7fa ffa0 	bl	800ca9e <inv_icm20948_set_slave_compass_id>
 8011b5e:	4603      	mov	r3, r0
 8011b60:	2b00      	cmp	r3, #0
 8011b62:	d002      	beq.n	8011b6a <inv_icm20948_initialize_auxiliary+0x22>
		return -1;
 8011b64:	f04f 33ff 	mov.w	r3, #4294967295
 8011b68:	e000      	b.n	8011b6c <inv_icm20948_initialize_auxiliary+0x24>
	return 0;
 8011b6a:	2300      	movs	r3, #0
}
 8011b6c:	4618      	mov	r0, r3
 8011b6e:	3708      	adds	r7, #8
 8011b70:	46bd      	mov	sp, r7
 8011b72:	bd80      	pop	{r7, pc}

08011b74 <inv_icm20948_soft_reset>:

int inv_icm20948_soft_reset(struct inv_icm20948 * s)
{
 8011b74:	b580      	push	{r7, lr}
 8011b76:	b084      	sub	sp, #16
 8011b78:	af00      	add	r7, sp, #0
 8011b7a:	6078      	str	r0, [r7, #4]
	//soft reset like
	int rc = inv_icm20948_write_single_mems_reg(s, REG_PWR_MGMT_1, BIT_H_RESET);
 8011b7c:	2280      	movs	r2, #128	; 0x80
 8011b7e:	2106      	movs	r1, #6
 8011b80:	6878      	ldr	r0, [r7, #4]
 8011b82:	f001 fedf 	bl	8013944 <inv_icm20948_write_single_mems_reg>
 8011b86:	60f8      	str	r0, [r7, #12]
	// max start-up time is 100 msec
	inv_icm20948_sleep_us(100000);
 8011b88:	4803      	ldr	r0, [pc, #12]	; (8011b98 <inv_icm20948_soft_reset+0x24>)
 8011b8a:	f002 fe4f 	bl	801482c <inv_icm20948_sleep_us>
	return rc;
 8011b8e:	68fb      	ldr	r3, [r7, #12]
}
 8011b90:	4618      	mov	r0, r3
 8011b92:	3710      	adds	r7, #16
 8011b94:	46bd      	mov	sp, r7
 8011b96:	bd80      	pop	{r7, pc}
 8011b98:	000186a0 	.word	0x000186a0

08011b9c <inv_icm20948_enable_sensor>:

int inv_icm20948_enable_sensor(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, inv_bool_t state)
{
 8011b9c:	b580      	push	{r7, lr}
 8011b9e:	b086      	sub	sp, #24
 8011ba0:	af00      	add	r7, sp, #0
 8011ba2:	60f8      	str	r0, [r7, #12]
 8011ba4:	460b      	mov	r3, r1
 8011ba6:	607a      	str	r2, [r7, #4]
 8011ba8:	72fb      	strb	r3, [r7, #11]
	uint8_t androidSensor = sensor_type_2_android_sensor(sensor);
 8011baa:	7afb      	ldrb	r3, [r7, #11]
 8011bac:	4618      	mov	r0, r3
 8011bae:	f7ff faef 	bl	8011190 <sensor_type_2_android_sensor>
 8011bb2:	4603      	mov	r3, r0
 8011bb4:	75fb      	strb	r3, [r7, #23]

	if(0!=inv_icm20948_ctrl_enable_sensor(s, androidSensor, state))
 8011bb6:	687b      	ldr	r3, [r7, #4]
 8011bb8:	b2da      	uxtb	r2, r3
 8011bba:	7dfb      	ldrb	r3, [r7, #23]
 8011bbc:	4619      	mov	r1, r3
 8011bbe:	68f8      	ldr	r0, [r7, #12]
 8011bc0:	f7f9 fce4 	bl	800b58c <inv_icm20948_ctrl_enable_sensor>
 8011bc4:	4603      	mov	r3, r0
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	d002      	beq.n	8011bd0 <inv_icm20948_enable_sensor+0x34>
		return -1;
 8011bca:	f04f 33ff 	mov.w	r3, #4294967295
 8011bce:	e00e      	b.n	8011bee <inv_icm20948_enable_sensor+0x52>

	//In case we disable a sensor, we reset his timestamp
	if(state == 0)
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	2b00      	cmp	r3, #0
 8011bd4:	d10a      	bne.n	8011bec <inv_icm20948_enable_sensor+0x50>
		s->timestamp[sensor] = 0;
 8011bd6:	7afb      	ldrb	r3, [r7, #11]
 8011bd8:	68fa      	ldr	r2, [r7, #12]
 8011bda:	3359      	adds	r3, #89	; 0x59
 8011bdc:	00db      	lsls	r3, r3, #3
 8011bde:	18d1      	adds	r1, r2, r3
 8011be0:	f04f 0200 	mov.w	r2, #0
 8011be4:	f04f 0300 	mov.w	r3, #0
 8011be8:	e9c1 2300 	strd	r2, r3, [r1]

	return 0;
 8011bec:	2300      	movs	r3, #0
}
 8011bee:	4618      	mov	r0, r3
 8011bf0:	3718      	adds	r7, #24
 8011bf2:	46bd      	mov	sp, r7
 8011bf4:	bd80      	pop	{r7, pc}

08011bf6 <inv_icm20948_set_sensor_period>:

int inv_icm20948_set_sensor_period(struct inv_icm20948 * s, enum inv_icm20948_sensor sensor, uint32_t period)
{
 8011bf6:	b5b0      	push	{r4, r5, r7, lr}
 8011bf8:	b086      	sub	sp, #24
 8011bfa:	af00      	add	r7, sp, #0
 8011bfc:	60f8      	str	r0, [r7, #12]
 8011bfe:	460b      	mov	r3, r1
 8011c00:	607a      	str	r2, [r7, #4]
 8011c02:	72fb      	strb	r3, [r7, #11]
	uint8_t androidSensor = sensor_type_2_android_sensor(sensor);
 8011c04:	7afb      	ldrb	r3, [r7, #11]
 8011c06:	4618      	mov	r0, r3
 8011c08:	f7ff fac2 	bl	8011190 <sensor_type_2_android_sensor>
 8011c0c:	4603      	mov	r3, r0
 8011c0e:	75fb      	strb	r3, [r7, #23]

	if(0!=inv_icm20948_set_odr(s, androidSensor, period))
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	b29a      	uxth	r2, r3
 8011c14:	7dfb      	ldrb	r3, [r7, #23]
 8011c16:	4619      	mov	r1, r3
 8011c18:	68f8      	ldr	r0, [r7, #12]
 8011c1a:	f7f9 f9e3 	bl	800afe4 <inv_icm20948_set_odr>
 8011c1e:	4603      	mov	r3, r0
 8011c20:	2b00      	cmp	r3, #0
 8011c22:	d002      	beq.n	8011c2a <inv_icm20948_set_sensor_period+0x34>
		return -1;
 8011c24:	f04f 33ff 	mov.w	r3, #4294967295
 8011c28:	e01a      	b.n	8011c60 <inv_icm20948_set_sensor_period+0x6a>
	
	// reset timestamp value and save current odr
	s->timestamp[sensor] = 0;
 8011c2a:	7afb      	ldrb	r3, [r7, #11]
 8011c2c:	68fa      	ldr	r2, [r7, #12]
 8011c2e:	3359      	adds	r3, #89	; 0x59
 8011c30:	00db      	lsls	r3, r3, #3
 8011c32:	18d1      	adds	r1, r2, r3
 8011c34:	f04f 0200 	mov.w	r2, #0
 8011c38:	f04f 0300 	mov.w	r3, #0
 8011c3c:	e9c1 2300 	strd	r2, r3, [r1]
	s->sensorlist[sensor].odr_us = period * 1000;
 8011c40:	687b      	ldr	r3, [r7, #4]
 8011c42:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8011c46:	fb03 f202 	mul.w	r2, r3, r2
 8011c4a:	7afb      	ldrb	r3, [r7, #11]
 8011c4c:	2100      	movs	r1, #0
 8011c4e:	4614      	mov	r4, r2
 8011c50:	460d      	mov	r5, r1
 8011c52:	68fa      	ldr	r2, [r7, #12]
 8011c54:	3339      	adds	r3, #57	; 0x39
 8011c56:	011b      	lsls	r3, r3, #4
 8011c58:	4413      	add	r3, r2
 8011c5a:	e9c3 4500 	strd	r4, r5, [r3]
	return 0; 
 8011c5e:	2300      	movs	r3, #0
}
 8011c60:	4618      	mov	r0, r3
 8011c62:	3718      	adds	r7, #24
 8011c64:	46bd      	mov	sp, r7
 8011c66:	bdb0      	pop	{r4, r5, r7, pc}

08011c68 <inv_icm20948_enable_batch_timeout>:

int inv_icm20948_enable_batch_timeout(struct inv_icm20948 * s, unsigned short batchTimeoutMs)
{
 8011c68:	b580      	push	{r7, lr}
 8011c6a:	b084      	sub	sp, #16
 8011c6c:	af00      	add	r7, sp, #0
 8011c6e:	6078      	str	r0, [r7, #4]
 8011c70:	460b      	mov	r3, r1
 8011c72:	807b      	strh	r3, [r7, #2]
	int rc;
	/* Configure batch timeout */
	if (inv_icm20948_ctrl_set_batch_timeout_ms(s, batchTimeoutMs) == 0) {
 8011c74:	887b      	ldrh	r3, [r7, #2]
 8011c76:	4619      	mov	r1, r3
 8011c78:	6878      	ldr	r0, [r7, #4]
 8011c7a:	f7fa f92f 	bl	800bedc <inv_icm20948_ctrl_set_batch_timeout_ms>
 8011c7e:	4603      	mov	r3, r0
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d109      	bne.n	8011c98 <inv_icm20948_enable_batch_timeout+0x30>
		/* If configuration was succesful then we enable it */
		if((rc = inv_icm20948_ctrl_enable_batch(s, 1)) != 0)
 8011c84:	2101      	movs	r1, #1
 8011c86:	6878      	ldr	r0, [r7, #4]
 8011c88:	f7fa f8d3 	bl	800be32 <inv_icm20948_ctrl_enable_batch>
 8011c8c:	60f8      	str	r0, [r7, #12]
 8011c8e:	68fb      	ldr	r3, [r7, #12]
 8011c90:	2b00      	cmp	r3, #0
 8011c92:	d00b      	beq.n	8011cac <inv_icm20948_enable_batch_timeout+0x44>
			return rc;
 8011c94:	68fb      	ldr	r3, [r7, #12]
 8011c96:	e00a      	b.n	8011cae <inv_icm20948_enable_batch_timeout+0x46>
	} else {         
		/* Else we disable it */
		if((rc = inv_icm20948_ctrl_enable_batch(s, 0)) != 0)
 8011c98:	2100      	movs	r1, #0
 8011c9a:	6878      	ldr	r0, [r7, #4]
 8011c9c:	f7fa f8c9 	bl	800be32 <inv_icm20948_ctrl_enable_batch>
 8011ca0:	60f8      	str	r0, [r7, #12]
 8011ca2:	68fb      	ldr	r3, [r7, #12]
 8011ca4:	2b00      	cmp	r3, #0
 8011ca6:	d001      	beq.n	8011cac <inv_icm20948_enable_batch_timeout+0x44>
			return rc;                     
 8011ca8:	68fb      	ldr	r3, [r7, #12]
 8011caa:	e000      	b.n	8011cae <inv_icm20948_enable_batch_timeout+0x46>
	}
	return 0;
 8011cac:	2300      	movs	r3, #0
}
 8011cae:	4618      	mov	r0, r3
 8011cb0:	3710      	adds	r7, #16
 8011cb2:	46bd      	mov	sp, r7
 8011cb4:	bd80      	pop	{r7, pc}

08011cb6 <inv_icm20948_load>:

int inv_icm20948_load(struct inv_icm20948 * s, const uint8_t * image, unsigned short size)
{
 8011cb6:	b580      	push	{r7, lr}
 8011cb8:	b084      	sub	sp, #16
 8011cba:	af00      	add	r7, sp, #0
 8011cbc:	60f8      	str	r0, [r7, #12]
 8011cbe:	60b9      	str	r1, [r7, #8]
 8011cc0:	4613      	mov	r3, r2
 8011cc2:	80fb      	strh	r3, [r7, #6]
	return inv_icm20948_firmware_load(s, image, size, DMP_LOAD_START);
 8011cc4:	88fa      	ldrh	r2, [r7, #6]
 8011cc6:	2390      	movs	r3, #144	; 0x90
 8011cc8:	68b9      	ldr	r1, [r7, #8]
 8011cca:	68f8      	ldr	r0, [r7, #12]
 8011ccc:	f7fd fd35 	bl	800f73a <inv_icm20948_firmware_load>
 8011cd0:	4603      	mov	r3, r0
}
 8011cd2:	4618      	mov	r0, r3
 8011cd4:	3710      	adds	r7, #16
 8011cd6:	46bd      	mov	sp, r7
 8011cd8:	bd80      	pop	{r7, pc}
	...

08011cdc <inv_icm20948_is_streamed_sensor>:

/** @brief Returns 1 if the sensor id is a streamed sensor and not an event-based sensor */
static int inv_icm20948_is_streamed_sensor(uint8_t id)
{
 8011cdc:	b480      	push	{r7}
 8011cde:	b083      	sub	sp, #12
 8011ce0:	af00      	add	r7, sp, #0
 8011ce2:	4603      	mov	r3, r0
 8011ce4:	71fb      	strb	r3, [r7, #7]
	switch(id)
 8011ce6:	79fb      	ldrb	r3, [r7, #7]
 8011ce8:	3b11      	subs	r3, #17
 8011cea:	2b1e      	cmp	r3, #30
 8011cec:	bf8c      	ite	hi
 8011cee:	2201      	movhi	r2, #1
 8011cf0:	2200      	movls	r2, #0
 8011cf2:	b2d2      	uxtb	r2, r2
 8011cf4:	2a00      	cmp	r2, #0
 8011cf6:	d10c      	bne.n	8011d12 <inv_icm20948_is_streamed_sensor+0x36>
 8011cf8:	2201      	movs	r2, #1
 8011cfa:	409a      	lsls	r2, r3
 8011cfc:	4b08      	ldr	r3, [pc, #32]	; (8011d20 <inv_icm20948_is_streamed_sensor+0x44>)
 8011cfe:	4013      	ands	r3, r2
 8011d00:	2b00      	cmp	r3, #0
 8011d02:	bf14      	ite	ne
 8011d04:	2301      	movne	r3, #1
 8011d06:	2300      	moveq	r3, #0
 8011d08:	b2db      	uxtb	r3, r3
 8011d0a:	2b00      	cmp	r3, #0
 8011d0c:	d001      	beq.n	8011d12 <inv_icm20948_is_streamed_sensor+0x36>
	case ANDROID_SENSOR_FLIP_PICKUP :
	case ANDROID_SENSOR_B2S :
	case ANDROID_SENSOR_STEP_COUNTER:
	case ANDROID_SENSOR_WAKEUP_SIGNIFICANT_MOTION :
	case ANDROID_SENSOR_STEP_DETECTOR :
			return 0;
 8011d0e:	2300      	movs	r3, #0
 8011d10:	e000      	b.n	8011d14 <inv_icm20948_is_streamed_sensor+0x38>
	default :
			return 1;
 8011d12:	2301      	movs	r3, #1
	}
}
 8011d14:	4618      	mov	r0, r3
 8011d16:	370c      	adds	r7, #12
 8011d18:	46bd      	mov	sp, r7
 8011d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d1e:	4770      	bx	lr
 8011d20:	71000007 	.word	0x71000007

08011d24 <inv_icm20948_updateTs>:

/** @brief Preprocess all timestamps so that they either contain very last time at which MEMS IRQ was fired 
 * or last time sent for the sensor + ODR */
static uint8_t inv_icm20948_updateTs(struct inv_icm20948 * s, int * data_left_in_fifo, 
	unsigned short * total_sample_cnt, uint64_t * lastIrqTimeUs)
{
 8011d24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8011d28:	b0b0      	sub	sp, #192	; 0xc0
 8011d2a:	af00      	add	r7, sp, #0
 8011d2c:	64f8      	str	r0, [r7, #76]	; 0x4c
 8011d2e:	64b9      	str	r1, [r7, #72]	; 0x48
 8011d30:	647a      	str	r2, [r7, #68]	; 0x44
 8011d32:	643b      	str	r3, [r7, #64]	; 0x40
	/** @brief Very last time in us at which IRQ was fired since flushing FIFO process was started */
	unsigned short sample_cnt_array[GENERAL_SENSORS_MAX] = {0};
 8011d34:	f107 0054 	add.w	r0, r7, #84	; 0x54
 8011d38:	2366      	movs	r3, #102	; 0x66
 8011d3a:	461a      	mov	r2, r3
 8011d3c:	2100      	movs	r1, #0
 8011d3e:	f003 ffc5 	bl	8015ccc <memset>
	uint8_t i;
	
	if (inv_icm20948_fifo_swmirror(s, data_left_in_fifo, total_sample_cnt, sample_cnt_array)) {
 8011d42:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8011d46:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011d48:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8011d4a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8011d4c:	f7fe f938 	bl	800ffc0 <inv_icm20948_fifo_swmirror>
 8011d50:	4603      	mov	r3, r0
 8011d52:	2b00      	cmp	r3, #0
 8011d54:	d026      	beq.n	8011da4 <inv_icm20948_updateTs+0x80>
		for(i = 0; i< GENERAL_SENSORS_MAX; i++) {
 8011d56:	2300      	movs	r3, #0
 8011d58:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
 8011d5c:	e01c      	b.n	8011d98 <inv_icm20948_updateTs+0x74>
			if (inv_icm20948_is_streamed_sensor(i)) {
 8011d5e:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8011d62:	4618      	mov	r0, r3
 8011d64:	f7ff ffba 	bl	8011cdc <inv_icm20948_is_streamed_sensor>
 8011d68:	4603      	mov	r3, r0
 8011d6a:	2b00      	cmp	r3, #0
 8011d6c:	d00f      	beq.n	8011d8e <inv_icm20948_updateTs+0x6a>
				s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 8011d6e:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8011d72:	4618      	mov	r0, r3
 8011d74:	f7ff fa70 	bl	8011258 <inv_icm20948_sensor_android_2_sensor_type>
 8011d78:	4603      	mov	r3, r0
 8011d7a:	4619      	mov	r1, r3
 8011d7c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011d82:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8011d84:	3159      	adds	r1, #89	; 0x59
 8011d86:	00c9      	lsls	r1, r1, #3
 8011d88:	4401      	add	r1, r0
 8011d8a:	e9c1 2300 	strd	r2, r3, [r1]
		for(i = 0; i< GENERAL_SENSORS_MAX; i++) {
 8011d8e:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8011d92:	3301      	adds	r3, #1
 8011d94:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
 8011d98:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8011d9c:	2b32      	cmp	r3, #50	; 0x32
 8011d9e:	d9de      	bls.n	8011d5e <inv_icm20948_updateTs+0x3a>
			}
		}
		return -1;
 8011da0:	23ff      	movs	r3, #255	; 0xff
 8011da2:	e160      	b.n	8012066 <inv_icm20948_updateTs+0x342>
	}
	// we parse all senosr according to android type
	for (i = 0; i < GENERAL_SENSORS_MAX; i++) {
 8011da4:	2300      	movs	r3, #0
 8011da6:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
 8011daa:	e156      	b.n	801205a <inv_icm20948_updateTs+0x336>
		if (inv_icm20948_is_streamed_sensor(i)) {
 8011dac:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8011db0:	4618      	mov	r0, r3
 8011db2:	f7ff ff93 	bl	8011cdc <inv_icm20948_is_streamed_sensor>
 8011db6:	4603      	mov	r3, r0
 8011db8:	2b00      	cmp	r3, #0
 8011dba:	f000 8138 	beq.w	801202e <inv_icm20948_updateTs+0x30a>
			if (sample_cnt_array[i]) {
 8011dbe:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8011dc2:	005b      	lsls	r3, r3, #1
 8011dc4:	3380      	adds	r3, #128	; 0x80
 8011dc6:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8011dca:	4413      	add	r3, r2
 8011dcc:	f833 3c6c 	ldrh.w	r3, [r3, #-108]
 8011dd0:	2b00      	cmp	r3, #0
 8011dd2:	f000 813d 	beq.w	8012050 <inv_icm20948_updateTs+0x32c>
				/** Number of samples present in MEMS FIFO last time we mirrored it */
				unsigned short fifo_sample_cnt = sample_cnt_array[i];
 8011dd6:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8011dda:	005b      	lsls	r3, r3, #1
 8011ddc:	3380      	adds	r3, #128	; 0x80
 8011dde:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8011de2:	4413      	add	r3, r2
 8011de4:	f833 3c6c 	ldrh.w	r3, [r3, #-108]
 8011de8:	f8a7 30bc 	strh.w	r3, [r7, #188]	; 0xbc

				/** In case of first batch we have less than the expected number of samples in the batch */
				/** To avoid a bad timestamping we recompute the startup time based on the theorical ODR and the number of samples */
				if (s->sFirstBatch[inv_icm20948_sensor_android_2_sensor_type(i)]) {
 8011dec:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8011df0:	4618      	mov	r0, r3
 8011df2:	f7ff fa31 	bl	8011258 <inv_icm20948_sensor_android_2_sensor_type>
 8011df6:	4603      	mov	r3, r0
 8011df8:	461a      	mov	r2, r3
 8011dfa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011dfc:	4413      	add	r3, r2
 8011dfe:	f893 3370 	ldrb.w	r3, [r3, #880]	; 0x370
 8011e02:	2b00      	cmp	r3, #0
 8011e04:	d069      	beq.n	8011eda <inv_icm20948_updateTs+0x1b6>
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] += *lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] 
 8011e06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011e08:	e9d3 4500 	ldrd	r4, r5, [r3]
 8011e0c:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8011e10:	4618      	mov	r0, r3
 8011e12:	f7ff fa21 	bl	8011258 <inv_icm20948_sensor_android_2_sensor_type>
 8011e16:	4603      	mov	r3, r0
 8011e18:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011e1a:	3359      	adds	r3, #89	; 0x59
 8011e1c:	00db      	lsls	r3, r3, #3
 8011e1e:	4413      	add	r3, r2
 8011e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e24:	1aa1      	subs	r1, r4, r2
 8011e26:	63b9      	str	r1, [r7, #56]	; 0x38
 8011e28:	eb65 0303 	sbc.w	r3, r5, r3
 8011e2c:	63fb      	str	r3, [r7, #60]	; 0x3c
																	- fifo_sample_cnt*s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us;
 8011e2e:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 8011e32:	2200      	movs	r2, #0
 8011e34:	633b      	str	r3, [r7, #48]	; 0x30
 8011e36:	637a      	str	r2, [r7, #52]	; 0x34
 8011e38:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8011e3c:	4618      	mov	r0, r3
 8011e3e:	f7ff fa0b 	bl	8011258 <inv_icm20948_sensor_android_2_sensor_type>
 8011e42:	4603      	mov	r3, r0
 8011e44:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011e46:	3339      	adds	r3, #57	; 0x39
 8011e48:	011b      	lsls	r3, r3, #4
 8011e4a:	4413      	add	r3, r2
 8011e4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e50:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8011e54:	4629      	mov	r1, r5
 8011e56:	fb02 f001 	mul.w	r0, r2, r1
 8011e5a:	4621      	mov	r1, r4
 8011e5c:	fb01 f103 	mul.w	r1, r1, r3
 8011e60:	4401      	add	r1, r0
 8011e62:	4620      	mov	r0, r4
 8011e64:	fba0 8902 	umull	r8, r9, r0, r2
 8011e68:	eb01 0309 	add.w	r3, r1, r9
 8011e6c:	4699      	mov	r9, r3
 8011e6e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8011e72:	460b      	mov	r3, r1
 8011e74:	ebb3 0308 	subs.w	r3, r3, r8
 8011e78:	603b      	str	r3, [r7, #0]
 8011e7a:	4613      	mov	r3, r2
 8011e7c:	eb63 0309 	sbc.w	r3, r3, r9
 8011e80:	607b      	str	r3, [r7, #4]
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] += *lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] 
 8011e82:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8011e86:	4618      	mov	r0, r3
 8011e88:	f7ff f9e6 	bl	8011258 <inv_icm20948_sensor_android_2_sensor_type>
 8011e8c:	4603      	mov	r3, r0
 8011e8e:	4619      	mov	r1, r3
 8011e90:	460b      	mov	r3, r1
 8011e92:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011e94:	3359      	adds	r3, #89	; 0x59
 8011e96:	00db      	lsls	r3, r3, #3
 8011e98:	4413      	add	r3, r2
 8011e9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011e9e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8011ea2:	4620      	mov	r0, r4
 8011ea4:	1880      	adds	r0, r0, r2
 8011ea6:	62b8      	str	r0, [r7, #40]	; 0x28
 8011ea8:	4628      	mov	r0, r5
 8011eaa:	eb40 0303 	adc.w	r3, r0, r3
 8011eae:	62fb      	str	r3, [r7, #44]	; 0x2c
 8011eb0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011eb2:	f101 0359 	add.w	r3, r1, #89	; 0x59
 8011eb6:	00db      	lsls	r3, r3, #3
 8011eb8:	4413      	add	r3, r2
 8011eba:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8011ebe:	e9c3 1200 	strd	r1, r2, [r3]
					s->sFirstBatch[inv_icm20948_sensor_android_2_sensor_type(i)] = 0;
 8011ec2:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8011ec6:	4618      	mov	r0, r3
 8011ec8:	f7ff f9c6 	bl	8011258 <inv_icm20948_sensor_android_2_sensor_type>
 8011ecc:	4603      	mov	r3, r0
 8011ece:	461a      	mov	r2, r3
 8011ed0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8011ed2:	441a      	add	r2, r3
 8011ed4:	2300      	movs	r3, #0
 8011ed6:	f882 3370 	strb.w	r3, [r2, #880]	; 0x370
				first time to be printed is t1+(t2-t1)/N
				- t1 is last time we sent data
				- t2 is when IRQ was fired so that we pop the FIFO
				- N is number of samples */
				
				if(s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] == 0) {
 8011eda:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8011ede:	4618      	mov	r0, r3
 8011ee0:	f7ff f9ba 	bl	8011258 <inv_icm20948_sensor_android_2_sensor_type>
 8011ee4:	4603      	mov	r3, r0
 8011ee6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011ee8:	3359      	adds	r3, #89	; 0x59
 8011eea:	00db      	lsls	r3, r3, #3
 8011eec:	4413      	add	r3, r2
 8011eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011ef2:	4313      	orrs	r3, r2
 8011ef4:	d169      	bne.n	8011fca <inv_icm20948_updateTs+0x2a6>
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 8011ef6:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8011efa:	4618      	mov	r0, r3
 8011efc:	f7ff f9ac 	bl	8011258 <inv_icm20948_sensor_android_2_sensor_type>
 8011f00:	4603      	mov	r3, r0
 8011f02:	461c      	mov	r4, r3
 8011f04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011f06:	e9d3 0100 	ldrd	r0, r1, [r3]
 8011f0a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011f0c:	f104 0359 	add.w	r3, r4, #89	; 0x59
 8011f10:	00db      	lsls	r3, r3, #3
 8011f12:	4413      	add	r3, r2
 8011f14:	e9c3 0100 	strd	r0, r1, [r3]
					s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] -= s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us*(fifo_sample_cnt);
 8011f18:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8011f1c:	4618      	mov	r0, r3
 8011f1e:	f7ff f99b 	bl	8011258 <inv_icm20948_sensor_android_2_sensor_type>
 8011f22:	4603      	mov	r3, r0
 8011f24:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011f26:	3339      	adds	r3, #57	; 0x39
 8011f28:	011b      	lsls	r3, r3, #4
 8011f2a:	4413      	add	r3, r2
 8011f2c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8011f30:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 8011f34:	2200      	movs	r2, #0
 8011f36:	623b      	str	r3, [r7, #32]
 8011f38:	627a      	str	r2, [r7, #36]	; 0x24
 8011f3a:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8011f3e:	4623      	mov	r3, r4
 8011f40:	fb03 f201 	mul.w	r2, r3, r1
 8011f44:	462b      	mov	r3, r5
 8011f46:	fb00 f303 	mul.w	r3, r0, r3
 8011f4a:	4413      	add	r3, r2
 8011f4c:	4622      	mov	r2, r4
 8011f4e:	fba0 ab02 	umull	sl, fp, r0, r2
 8011f52:	445b      	add	r3, fp
 8011f54:	469b      	mov	fp, r3
 8011f56:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8011f5a:	4618      	mov	r0, r3
 8011f5c:	f7ff f97c 	bl	8011258 <inv_icm20948_sensor_android_2_sensor_type>
 8011f60:	4603      	mov	r3, r0
 8011f62:	4619      	mov	r1, r3
 8011f64:	460b      	mov	r3, r1
 8011f66:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011f68:	3359      	adds	r3, #89	; 0x59
 8011f6a:	00db      	lsls	r3, r3, #3
 8011f6c:	4413      	add	r3, r2
 8011f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f72:	ebb2 000a 	subs.w	r0, r2, sl
 8011f76:	61b8      	str	r0, [r7, #24]
 8011f78:	eb63 030b 	sbc.w	r3, r3, fp
 8011f7c:	61fb      	str	r3, [r7, #28]
 8011f7e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011f80:	f101 0359 	add.w	r3, r1, #89	; 0x59
 8011f84:	00db      	lsls	r3, r3, #3
 8011f86:	4413      	add	r3, r2
 8011f88:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8011f8c:	e9c3 1200 	strd	r1, r2, [r3]
					s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_applied_us = s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_us;
 8011f90:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8011f94:	4618      	mov	r0, r3
 8011f96:	f7ff f95f 	bl	8011258 <inv_icm20948_sensor_android_2_sensor_type>
 8011f9a:	4603      	mov	r3, r0
 8011f9c:	461d      	mov	r5, r3
 8011f9e:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8011fa2:	4618      	mov	r0, r3
 8011fa4:	f7ff f958 	bl	8011258 <inv_icm20948_sensor_android_2_sensor_type>
 8011fa8:	4603      	mov	r3, r0
 8011faa:	461c      	mov	r4, r3
 8011fac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011fae:	f105 0339 	add.w	r3, r5, #57	; 0x39
 8011fb2:	011b      	lsls	r3, r3, #4
 8011fb4:	4413      	add	r3, r2
 8011fb6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8011fba:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011fbc:	0123      	lsls	r3, r4, #4
 8011fbe:	4413      	add	r3, r2
 8011fc0:	f503 7362 	add.w	r3, r3, #904	; 0x388
 8011fc4:	e9c3 0100 	strd	r0, r1, [r3]
 8011fc8:	e042      	b.n	8012050 <inv_icm20948_updateTs+0x32c>
				}
				else {
					s->sensorlist[inv_icm20948_sensor_android_2_sensor_type(i)].odr_applied_us = (*lastIrqTimeUs-s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)])/fifo_sample_cnt;
 8011fca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8011fcc:	e9d3 4500 	ldrd	r4, r5, [r3]
 8011fd0:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8011fd4:	4618      	mov	r0, r3
 8011fd6:	f7ff f93f 	bl	8011258 <inv_icm20948_sensor_android_2_sensor_type>
 8011fda:	4603      	mov	r3, r0
 8011fdc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8011fde:	3359      	adds	r3, #89	; 0x59
 8011fe0:	00db      	lsls	r3, r3, #3
 8011fe2:	4413      	add	r3, r2
 8011fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fe8:	1aa1      	subs	r1, r4, r2
 8011fea:	6139      	str	r1, [r7, #16]
 8011fec:	eb65 0303 	sbc.w	r3, r5, r3
 8011ff0:	617b      	str	r3, [r7, #20]
 8011ff2:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 8011ff6:	2200      	movs	r2, #0
 8011ff8:	60bb      	str	r3, [r7, #8]
 8011ffa:	60fa      	str	r2, [r7, #12]
 8011ffc:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8012000:	4618      	mov	r0, r3
 8012002:	f7ff f929 	bl	8011258 <inv_icm20948_sensor_android_2_sensor_type>
 8012006:	4603      	mov	r3, r0
 8012008:	461c      	mov	r4, r3
 801200a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 801200e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8012012:	f7ee fe39 	bl	8000c88 <__aeabi_uldivmod>
 8012016:	4602      	mov	r2, r0
 8012018:	460b      	mov	r3, r1
 801201a:	4610      	mov	r0, r2
 801201c:	4619      	mov	r1, r3
 801201e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8012020:	0123      	lsls	r3, r4, #4
 8012022:	4413      	add	r3, r2
 8012024:	f503 7362 	add.w	r3, r3, #904	; 0x388
 8012028:	e9c3 0100 	strd	r0, r1, [r3]
 801202c:	e010      	b.n	8012050 <inv_icm20948_updateTs+0x32c>
				}
			}
		} else {
			/** update timestamp for all event sensors with time at which MEMS IRQ was fired */
			s->timestamp[inv_icm20948_sensor_android_2_sensor_type(i)] = *lastIrqTimeUs;
 801202e:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8012032:	4618      	mov	r0, r3
 8012034:	f7ff f910 	bl	8011258 <inv_icm20948_sensor_android_2_sensor_type>
 8012038:	4603      	mov	r3, r0
 801203a:	461c      	mov	r4, r3
 801203c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801203e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8012042:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8012044:	f104 0359 	add.w	r3, r4, #89	; 0x59
 8012048:	00db      	lsls	r3, r3, #3
 801204a:	4413      	add	r3, r2
 801204c:	e9c3 0100 	strd	r0, r1, [r3]
	for (i = 0; i < GENERAL_SENSORS_MAX; i++) {
 8012050:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 8012054:	3301      	adds	r3, #1
 8012056:	f887 30bf 	strb.w	r3, [r7, #191]	; 0xbf
 801205a:	f897 30bf 	ldrb.w	r3, [r7, #191]	; 0xbf
 801205e:	2b32      	cmp	r3, #50	; 0x32
 8012060:	f67f aea4 	bls.w	8011dac <inv_icm20948_updateTs+0x88>
		}
	}
	
	return 0;
 8012064:	2300      	movs	r3, #0
}
 8012066:	4618      	mov	r0, r3
 8012068:	37c0      	adds	r7, #192	; 0xc0
 801206a:	46bd      	mov	sp, r7
 801206c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08012070 <inv_icm20948_poll_sensor>:

int inv_icm20948_poll_sensor(struct inv_icm20948 * s, void * context,
		void (*handler)(void * context, enum inv_icm20948_sensor sensor, uint64_t timestamp, const void * data, const void *arg))
{
 8012070:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8012074:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8012078:	af02      	add	r7, sp, #8
 801207a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801207e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012082:	6018      	str	r0, [r3, #0]
 8012084:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012088:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 801208c:	6019      	str	r1, [r3, #0]
 801208e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012092:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8012096:	601a      	str	r2, [r3, #0]
	short int_read_back=0;
 8012098:	2300      	movs	r3, #0
 801209a:	f8a7 3266 	strh.w	r3, [r7, #614]	; 0x266
	unsigned short header=0, header2 = 0; 
 801209e:	2300      	movs	r3, #0
 80120a0:	f8a7 3264 	strh.w	r3, [r7, #612]	; 0x264
 80120a4:	2300      	movs	r3, #0
 80120a6:	f8a7 3262 	strh.w	r3, [r7, #610]	; 0x262
	int data_left_in_fifo=0;
 80120aa:	2300      	movs	r3, #0
 80120ac:	f8c7 325c 	str.w	r3, [r7, #604]	; 0x25c
	short short_data[3] = {0};
 80120b0:	f507 7215 	add.w	r2, r7, #596	; 0x254
 80120b4:	2300      	movs	r3, #0
 80120b6:	6013      	str	r3, [r2, #0]
 80120b8:	8093      	strh	r3, [r2, #4]
	signed long  long_data[3] = {0};
 80120ba:	f507 7212 	add.w	r2, r7, #584	; 0x248
 80120be:	2300      	movs	r3, #0
 80120c0:	6013      	str	r3, [r2, #0]
 80120c2:	6053      	str	r3, [r2, #4]
 80120c4:	6093      	str	r3, [r2, #8]
	signed long  long_quat[3] = {0};
 80120c6:	f507 720f 	add.w	r2, r7, #572	; 0x23c
 80120ca:	2300      	movs	r3, #0
 80120cc:	6013      	str	r3, [r2, #0]
 80120ce:	6053      	str	r3, [r2, #4]
 80120d0:	6093      	str	r3, [r2, #8]
	float gyro_raw_float[3];
	float gyro_bias_float[3];
	int gyro_accuracy = 0;
 80120d2:	2300      	movs	r3, #0
 80120d4:	f8c7 3278 	str.w	r3, [r7, #632]	; 0x278
	int dummy_accuracy = 0;
 80120d8:	2300      	movs	r3, #0
 80120da:	f8c7 3220 	str.w	r3, [r7, #544]	; 0x220
	int accel_accuracy = 0;
 80120de:	2300      	movs	r3, #0
 80120e0:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
	int compass_accuracy = 0;
 80120e4:	2300      	movs	r3, #0
 80120e6:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
	float rv_accuracy = 0;
 80120ea:	f04f 0300 	mov.w	r3, #0
 80120ee:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214
	float gmrv_accuracy = 0;
 80120f2:	f04f 0300 	mov.w	r3, #0
 80120f6:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
	float accel_float[3];
	float grv_float[4];
	float gyro_float[3];
	float compass_float[3] = {0};
 80120fa:	f507 72ee 	add.w	r2, r7, #476	; 0x1dc
 80120fe:	2300      	movs	r3, #0
 8012100:	6013      	str	r3, [r2, #0]
 8012102:	6053      	str	r3, [r2, #4]
 8012104:	6093      	str	r3, [r2, #8]
	float compass_raw_float[3];
	float rv_float[4];
	float gmrv_float[4];
	uint16_t pickup_state = 0;
 8012106:	2300      	movs	r3, #0
 8012108:	f8a7 31ae 	strh.w	r3, [r7, #430]	; 0x1ae
	uint64_t lastIrqTimeUs;
	
	inv_icm20948_identify_interrupt(s, &int_read_back);
 801210c:	f207 2266 	addw	r2, r7, #614	; 0x266
 8012110:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012114:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012118:	4611      	mov	r1, r2
 801211a:	6818      	ldr	r0, [r3, #0]
 801211c:	f7fd fbd5 	bl	800f8ca <inv_icm20948_identify_interrupt>
	
	if (int_read_back & (BIT_MSG_DMP_INT | BIT_MSG_DMP_INT_0)) {
 8012120:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	; 0x266
 8012124:	b29b      	uxth	r3, r3
 8012126:	f403 7381 	and.w	r3, r3, #258	; 0x102
 801212a:	2b00      	cmp	r3, #0
 801212c:	f001 825f 	beq.w	80135ee <inv_icm20948_poll_sensor+0x157e>
		lastIrqTimeUs = inv_icm20948_get_time_us();
 8012130:	f002 fb88 	bl	8014844 <inv_icm20948_get_time_us>
 8012134:	4602      	mov	r2, r0
 8012136:	460b      	mov	r3, r1
 8012138:	e9c7 2368 	strd	r2, r3, [r7, #416]	; 0x1a0
		do {
			unsigned short total_sample_cnt = 0;
 801213c:	2300      	movs	r3, #0
 801213e:	f8a7 319e 	strh.w	r3, [r7, #414]	; 0x19e

			/* Mirror FIFO contents and stop processing FIFO if an error was detected*/
			if(inv_icm20948_updateTs(s, &data_left_in_fifo, &total_sample_cnt, &lastIrqTimeUs))
 8012142:	f507 74d0 	add.w	r4, r7, #416	; 0x1a0
 8012146:	f507 72cf 	add.w	r2, r7, #414	; 0x19e
 801214a:	f507 7117 	add.w	r1, r7, #604	; 0x25c
 801214e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012152:	f5a3 7001 	sub.w	r0, r3, #516	; 0x204
 8012156:	4623      	mov	r3, r4
 8012158:	6800      	ldr	r0, [r0, #0]
 801215a:	f7ff fde3 	bl	8011d24 <inv_icm20948_updateTs>
 801215e:	4603      	mov	r3, r0
 8012160:	2b00      	cmp	r3, #0
 8012162:	f041 81d4 	bne.w	801350e <inv_icm20948_poll_sensor+0x149e>
				break;
			while(total_sample_cnt--) {
 8012166:	f001 b9c1 	b.w	80134ec <inv_icm20948_poll_sensor+0x147c>
				/* Read FIFO contents and parse it, and stop processing FIFO if an error was detected*/
				if (inv_icm20948_fifo_pop(s, &header, &header2, &data_left_in_fifo))
 801216a:	f507 7417 	add.w	r4, r7, #604	; 0x25c
 801216e:	f207 2262 	addw	r2, r7, #610	; 0x262
 8012172:	f507 7119 	add.w	r1, r7, #612	; 0x264
 8012176:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801217a:	f5a3 7001 	sub.w	r0, r3, #516	; 0x204
 801217e:	4623      	mov	r3, r4
 8012180:	6800      	ldr	r0, [r0, #0]
 8012182:	f7fd ff61 	bl	8010048 <inv_icm20948_fifo_pop>
 8012186:	4603      	mov	r3, r0
 8012188:	2b00      	cmp	r3, #0
 801218a:	f041 81b9 	bne.w	8013500 <inv_icm20948_poll_sensor+0x1490>
					break;
				
				/* Gyro sample available from DMP FIFO */
				if (header & GYRO_SET) {
 801218e:	f8b7 3264 	ldrh.w	r3, [r7, #612]	; 0x264
 8012192:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8012196:	2b00      	cmp	r3, #0
 8012198:	f000 81f8 	beq.w	801258c <inv_icm20948_poll_sensor+0x51c>
					float lScaleDeg = (1 << inv_icm20948_get_gyro_fullscale(s)) * 250.f ;// From raw to dps to degree per seconds
 801219c:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80121a0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80121a4:	6818      	ldr	r0, [r3, #0]
 80121a6:	f7fa fe22 	bl	800cdee <inv_icm20948_get_gyro_fullscale>
 80121aa:	4603      	mov	r3, r0
 80121ac:	461a      	mov	r2, r3
 80121ae:	2301      	movs	r3, #1
 80121b0:	4093      	lsls	r3, r2
 80121b2:	ee07 3a90 	vmov	s15, r3
 80121b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80121ba:	ed9f 7ab2 	vldr	s14, [pc, #712]	; 8012484 <inv_icm20948_poll_sensor+0x414>
 80121be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80121c2:	edc7 7a9d 	vstr	s15, [r7, #628]	; 0x274
					signed long  lRawGyroQ15[3] = {0};
 80121c6:	f507 72c8 	add.w	r2, r7, #400	; 0x190
 80121ca:	2300      	movs	r3, #0
 80121cc:	6013      	str	r3, [r2, #0]
 80121ce:	6053      	str	r3, [r2, #4]
 80121d0:	6093      	str	r3, [r2, #8]
					signed long  lBiasGyroQ20[3] = {0};
 80121d2:	f507 72c2 	add.w	r2, r7, #388	; 0x184
 80121d6:	2300      	movs	r3, #0
 80121d8:	6013      	str	r3, [r2, #0]
 80121da:	6053      	str	r3, [r2, #4]
 80121dc:	6093      	str	r3, [r2, #8]

					/* Read raw gyro out of DMP FIFO and convert it from Q15 raw data format to radian per seconds in Android format */
					inv_icm20948_dmp_get_raw_gyro(short_data);  
 80121de:	f507 7315 	add.w	r3, r7, #596	; 0x254
 80121e2:	4618      	mov	r0, r3
 80121e4:	f7fe f9b6 	bl	8010554 <inv_icm20948_dmp_get_raw_gyro>
					lRawGyroQ15[0] = (long) short_data[0];
 80121e8:	f9b7 3254 	ldrsh.w	r3, [r7, #596]	; 0x254
 80121ec:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
					lRawGyroQ15[1] = (long) short_data[1];
 80121f0:	f9b7 3256 	ldrsh.w	r3, [r7, #598]	; 0x256
 80121f4:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
					lRawGyroQ15[2] = (long) short_data[2];
 80121f8:	f9b7 3258 	ldrsh.w	r3, [r7, #600]	; 0x258
 80121fc:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
					inv_icm20948_convert_dmp3_to_body(s, lRawGyroQ15, lScaleDeg/(1L<<15), gyro_raw_float);
 8012200:	edd7 7a9d 	vldr	s15, [r7, #628]	; 0x274
 8012204:	eddf 6aa0 	vldr	s13, [pc, #640]	; 8012488 <inv_icm20948_poll_sensor+0x418>
 8012208:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 801220c:	f507 720c 	add.w	r2, r7, #560	; 0x230
 8012210:	f507 71c8 	add.w	r1, r7, #400	; 0x190
 8012214:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012218:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801221c:	eeb0 0a47 	vmov.f32	s0, s14
 8012220:	6818      	ldr	r0, [r3, #0]
 8012222:	f7fb fb6f 	bl	800d904 <inv_icm20948_convert_dmp3_to_body>
					
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_GYROSCOPE) && !skip_sensor(s, ANDROID_SENSOR_RAW_GYROSCOPE)) {
 8012226:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801222a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801222e:	212b      	movs	r1, #43	; 0x2b
 8012230:	6818      	ldr	r0, [r3, #0]
 8012232:	f7f8 f920 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8012236:	4603      	mov	r3, r0
 8012238:	2b00      	cmp	r3, #0
 801223a:	d04f      	beq.n	80122dc <inv_icm20948_poll_sensor+0x26c>
 801223c:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012240:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012244:	212b      	movs	r1, #43	; 0x2b
 8012246:	6818      	ldr	r0, [r3, #0]
 8012248:	f7ff f8a0 	bl	801138c <skip_sensor>
 801224c:	4603      	mov	r3, r0
 801224e:	2b00      	cmp	r3, #0
 8012250:	d144      	bne.n	80122dc <inv_icm20948_poll_sensor+0x26c>
						long out[3];
						inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, lRawGyroQ15, out);
 8012252:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012256:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801225a:	681b      	ldr	r3, [r3, #0]
 801225c:	f103 00a8 	add.w	r0, r3, #168	; 0xa8
 8012260:	f507 72bc 	add.w	r2, r7, #376	; 0x178
 8012264:	f507 73c8 	add.w	r3, r7, #400	; 0x190
 8012268:	4619      	mov	r1, r3
 801226a:	f7fb f9aa 	bl	800d5c2 <inv_icm20948_convert_quat_rotate_fxp>
						s->timestamp[INV_ICM20948_SENSOR_RAW_GYROSCOPE] += s->sensorlist[INV_ICM20948_SENSOR_RAW_GYROSCOPE].odr_applied_us;
 801226e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012272:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012276:	681b      	ldr	r3, [r3, #0]
 8012278:	e9d3 01b8 	ldrd	r0, r1, [r3, #736]	; 0x2e0
 801227c:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012280:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012284:	681b      	ldr	r3, [r3, #0]
 8012286:	e9d3 23ee 	ldrd	r2, r3, [r3, #952]	; 0x3b8
 801228a:	1884      	adds	r4, r0, r2
 801228c:	66bc      	str	r4, [r7, #104]	; 0x68
 801228e:	eb41 0303 	adc.w	r3, r1, r3
 8012292:	66fb      	str	r3, [r7, #108]	; 0x6c
 8012294:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012298:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801229c:	681b      	ldr	r3, [r3, #0]
 801229e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 80122a2:	e9c3 12b8 	strd	r1, r2, [r3, #736]	; 0x2e0
						handler(context, INV_ICM20948_SENSOR_RAW_GYROSCOPE, s->timestamp[INV_ICM20948_SENSOR_RAW_GYROSCOPE], out, &dummy_accuracy);
 80122a6:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80122aa:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80122ae:	681b      	ldr	r3, [r3, #0]
 80122b0:	e9d3 01b8 	ldrd	r0, r1, [r3, #736]	; 0x2e0
 80122b4:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80122b8:	f5a3 7502 	sub.w	r5, r3, #520	; 0x208
 80122bc:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80122c0:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 80122c4:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80122c8:	9301      	str	r3, [sp, #4]
 80122ca:	f507 73bc 	add.w	r3, r7, #376	; 0x178
 80122ce:	9300      	str	r3, [sp, #0]
 80122d0:	6814      	ldr	r4, [r2, #0]
 80122d2:	4602      	mov	r2, r0
 80122d4:	460b      	mov	r3, r1
 80122d6:	2103      	movs	r1, #3
 80122d8:	6828      	ldr	r0, [r5, #0]
 80122da:	47a0      	blx	r4
					}
					/* Read bias gyro out of DMP FIFO and convert it from Q20 raw data format to radian per seconds in Android format */
					inv_icm20948_dmp_get_gyro_bias(short_data);
 80122dc:	f507 7315 	add.w	r3, r7, #596	; 0x254
 80122e0:	4618      	mov	r0, r3
 80122e2:	f7fe f95b 	bl	801059c <inv_icm20948_dmp_get_gyro_bias>
					lBiasGyroQ20[0] = (long) short_data[0];
 80122e6:	f9b7 3254 	ldrsh.w	r3, [r7, #596]	; 0x254
 80122ea:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
					lBiasGyroQ20[1] = (long) short_data[1];
 80122ee:	f9b7 3256 	ldrsh.w	r3, [r7, #598]	; 0x256
 80122f2:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
					lBiasGyroQ20[2] = (long) short_data[2];
 80122f6:	f9b7 3258 	ldrsh.w	r3, [r7, #600]	; 0x258
 80122fa:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
					inv_icm20948_convert_dmp3_to_body(s, lBiasGyroQ20, lScaleDeg/(1L<<20), gyro_bias_float);
 80122fe:	edd7 7a9d 	vldr	s15, [r7, #628]	; 0x274
 8012302:	eddf 6a62 	vldr	s13, [pc, #392]	; 801248c <inv_icm20948_poll_sensor+0x41c>
 8012306:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 801230a:	f507 7209 	add.w	r2, r7, #548	; 0x224
 801230e:	f507 71c2 	add.w	r1, r7, #388	; 0x184
 8012312:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012316:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801231a:	eeb0 0a47 	vmov.f32	s0, s14
 801231e:	6818      	ldr	r0, [r3, #0]
 8012320:	f7fb faf0 	bl	800d904 <inv_icm20948_convert_dmp3_to_body>
					
					/* Extract accuracy and calibrated gyro data based on raw/bias data if calibrated gyro sensor is enabled */
					gyro_accuracy = inv_icm20948_get_gyro_accuracy();
 8012324:	f7fe fa4e 	bl	80107c4 <inv_icm20948_get_gyro_accuracy>
 8012328:	f8c7 0278 	str.w	r0, [r7, #632]	; 0x278
					/* If accuracy has changed previously we update the new accuracy the same time as bias*/
					if(s->set_accuracy){
 801232c:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012330:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012334:	681b      	ldr	r3, [r3, #0]
 8012336:	f9b3 34f2 	ldrsh.w	r3, [r3, #1266]	; 0x4f2
 801233a:	2b00      	cmp	r3, #0
 801233c:	d010      	beq.n	8012360 <inv_icm20948_poll_sensor+0x2f0>
						s->set_accuracy = 0;
 801233e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012342:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012346:	681a      	ldr	r2, [r3, #0]
 8012348:	2300      	movs	r3, #0
 801234a:	f8a2 34f2 	strh.w	r3, [r2, #1266]	; 0x4f2
						s->new_accuracy = gyro_accuracy;
 801234e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012352:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012356:	681a      	ldr	r2, [r3, #0]
 8012358:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 801235c:	f8c2 34f4 	str.w	r3, [r2, #1268]	; 0x4f4
					}
					/* gyro accuracy has changed, we will notify it the next time*/
					if(gyro_accuracy != s->new_accuracy){
 8012360:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012364:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012368:	681b      	ldr	r3, [r3, #0]
 801236a:	f8d3 24f4 	ldr.w	r2, [r3, #1268]	; 0x4f4
 801236e:	f8d7 3278 	ldr.w	r3, [r7, #632]	; 0x278
 8012372:	4293      	cmp	r3, r2
 8012374:	d007      	beq.n	8012386 <inv_icm20948_poll_sensor+0x316>
						s->set_accuracy = 1;
 8012376:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801237a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801237e:	681a      	ldr	r2, [r3, #0]
 8012380:	2301      	movs	r3, #1
 8012382:	f8a2 34f2 	strh.w	r3, [r2, #1266]	; 0x4f2
					}
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE) && !skip_sensor(s, ANDROID_SENSOR_GYROSCOPE)) {
 8012386:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801238a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801238e:	2104      	movs	r1, #4
 8012390:	6818      	ldr	r0, [r3, #0]
 8012392:	f7f8 f870 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8012396:	4603      	mov	r3, r0
 8012398:	2b00      	cmp	r3, #0
 801239a:	d07b      	beq.n	8012494 <inv_icm20948_poll_sensor+0x424>
 801239c:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80123a0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80123a4:	2104      	movs	r1, #4
 80123a6:	6818      	ldr	r0, [r3, #0]
 80123a8:	f7fe fff0 	bl	801138c <skip_sensor>
 80123ac:	4603      	mov	r3, r0
 80123ae:	2b00      	cmp	r3, #0
 80123b0:	d170      	bne.n	8012494 <inv_icm20948_poll_sensor+0x424>
						// shift to Q20 to do all calibrated gyrometer operations in Q20
						lRawGyroQ15[0] <<= 5;
 80123b2:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 80123b6:	015b      	lsls	r3, r3, #5
 80123b8:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
						lRawGyroQ15[1] <<= 5;
 80123bc:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 80123c0:	015b      	lsls	r3, r3, #5
 80123c2:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
						lRawGyroQ15[2] <<= 5;
 80123c6:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 80123ca:	015b      	lsls	r3, r3, #5
 80123cc:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
						/* Compute calibrated gyro data based on raw and bias gyro data and convert it from Q20 raw data format to radian per seconds in Android format */
						inv_icm20948_dmp_get_calibrated_gyro(long_data, lRawGyroQ15, lBiasGyroQ20);
 80123d0:	f507 72c2 	add.w	r2, r7, #388	; 0x184
 80123d4:	f507 71c8 	add.w	r1, r7, #400	; 0x190
 80123d8:	f507 7312 	add.w	r3, r7, #584	; 0x248
 80123dc:	4618      	mov	r0, r3
 80123de:	f7fe f8f3 	bl	80105c8 <inv_icm20948_dmp_get_calibrated_gyro>
						inv_icm20948_convert_dmp3_to_body(s, long_data, lScaleDeg/(1L<<20), gyro_float);
 80123e2:	edd7 7a9d 	vldr	s15, [r7, #628]	; 0x274
 80123e6:	eddf 6a29 	vldr	s13, [pc, #164]	; 801248c <inv_icm20948_poll_sensor+0x41c>
 80123ea:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80123ee:	f507 72f4 	add.w	r2, r7, #488	; 0x1e8
 80123f2:	f507 7112 	add.w	r1, r7, #584	; 0x248
 80123f6:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80123fa:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80123fe:	eeb0 0a47 	vmov.f32	s0, s14
 8012402:	6818      	ldr	r0, [r3, #0]
 8012404:	f7fb fa7e 	bl	800d904 <inv_icm20948_convert_dmp3_to_body>
						s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE] += s->sensorlist[INV_ICM20948_SENSOR_GYROSCOPE].odr_applied_us;
 8012408:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801240c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012410:	681b      	ldr	r3, [r3, #0]
 8012412:	e9d3 01b4 	ldrd	r0, r1, [r3, #720]	; 0x2d0
 8012416:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801241a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801241e:	681b      	ldr	r3, [r3, #0]
 8012420:	e9d3 23e6 	ldrd	r2, r3, [r3, #920]	; 0x398
 8012424:	1884      	adds	r4, r0, r2
 8012426:	663c      	str	r4, [r7, #96]	; 0x60
 8012428:	eb41 0303 	adc.w	r3, r1, r3
 801242c:	667b      	str	r3, [r7, #100]	; 0x64
 801242e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012432:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012436:	681b      	ldr	r3, [r3, #0]
 8012438:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 801243c:	e9c3 12b4 	strd	r1, r2, [r3, #720]	; 0x2d0
						handler(context, INV_ICM20948_SENSOR_GYROSCOPE, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE], gyro_float, &s->new_accuracy);
 8012440:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012444:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012448:	681b      	ldr	r3, [r3, #0]
 801244a:	e9d3 89b4 	ldrd	r8, r9, [r3, #720]	; 0x2d0
 801244e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012452:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012456:	681b      	ldr	r3, [r3, #0]
 8012458:	f203 41f4 	addw	r1, r3, #1268	; 0x4f4
 801245c:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012460:	f5a3 7002 	sub.w	r0, r3, #520	; 0x208
 8012464:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012468:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 801246c:	9101      	str	r1, [sp, #4]
 801246e:	f507 73f4 	add.w	r3, r7, #488	; 0x1e8
 8012472:	9300      	str	r3, [sp, #0]
 8012474:	6814      	ldr	r4, [r2, #0]
 8012476:	4642      	mov	r2, r8
 8012478:	464b      	mov	r3, r9
 801247a:	2101      	movs	r1, #1
 801247c:	6800      	ldr	r0, [r0, #0]
 801247e:	47a0      	blx	r4
 8012480:	e008      	b.n	8012494 <inv_icm20948_poll_sensor+0x424>
 8012482:	bf00      	nop
 8012484:	437a0000 	.word	0x437a0000
 8012488:	47000000 	.word	0x47000000
 801248c:	49800000 	.word	0x49800000
 8012490:	4e800000 	.word	0x4e800000
					}
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED)  && !skip_sensor(s, ANDROID_SENSOR_GYROSCOPE_UNCALIBRATED)) {
 8012494:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012498:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801249c:	2110      	movs	r1, #16
 801249e:	6818      	ldr	r0, [r3, #0]
 80124a0:	f7f7 ffe9 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80124a4:	4603      	mov	r3, r0
 80124a6:	2b00      	cmp	r3, #0
 80124a8:	d070      	beq.n	801258c <inv_icm20948_poll_sensor+0x51c>
 80124aa:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80124ae:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80124b2:	2110      	movs	r1, #16
 80124b4:	6818      	ldr	r0, [r3, #0]
 80124b6:	f7fe ff69 	bl	801138c <skip_sensor>
 80124ba:	4603      	mov	r3, r0
 80124bc:	2b00      	cmp	r3, #0
 80124be:	d165      	bne.n	801258c <inv_icm20948_poll_sensor+0x51c>
						float raw_bias_gyr[6];
						raw_bias_gyr[0] = gyro_raw_float[0];
 80124c0:	f8d7 2230 	ldr.w	r2, [r7, #560]	; 0x230
 80124c4:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80124c8:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80124cc:	601a      	str	r2, [r3, #0]
						raw_bias_gyr[1] = gyro_raw_float[1];
 80124ce:	f8d7 2234 	ldr.w	r2, [r7, #564]	; 0x234
 80124d2:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80124d6:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80124da:	605a      	str	r2, [r3, #4]
						raw_bias_gyr[2] = gyro_raw_float[2];
 80124dc:	f8d7 2238 	ldr.w	r2, [r7, #568]	; 0x238
 80124e0:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80124e4:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80124e8:	609a      	str	r2, [r3, #8]
						raw_bias_gyr[3] = gyro_bias_float[0];
 80124ea:	f8d7 2224 	ldr.w	r2, [r7, #548]	; 0x224
 80124ee:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80124f2:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80124f6:	60da      	str	r2, [r3, #12]
						raw_bias_gyr[4] = gyro_bias_float[1];
 80124f8:	f8d7 2228 	ldr.w	r2, [r7, #552]	; 0x228
 80124fc:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012500:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8012504:	611a      	str	r2, [r3, #16]
						raw_bias_gyr[5] = gyro_bias_float[2];
 8012506:	f8d7 222c 	ldr.w	r2, [r7, #556]	; 0x22c
 801250a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801250e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8012512:	615a      	str	r2, [r3, #20]
						s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED] += s->sensorlist[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED].odr_applied_us;
 8012514:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012518:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801251c:	681b      	ldr	r3, [r3, #0]
 801251e:	e9d3 01bc 	ldrd	r0, r1, [r3, #752]	; 0x2f0
 8012522:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012526:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801252a:	681b      	ldr	r3, [r3, #0]
 801252c:	e9d3 23f6 	ldrd	r2, r3, [r3, #984]	; 0x3d8
 8012530:	1884      	adds	r4, r0, r2
 8012532:	65bc      	str	r4, [r7, #88]	; 0x58
 8012534:	eb41 0303 	adc.w	r3, r1, r3
 8012538:	65fb      	str	r3, [r7, #92]	; 0x5c
 801253a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801253e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012542:	681b      	ldr	r3, [r3, #0]
 8012544:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8012548:	e9c3 12bc 	strd	r1, r2, [r3, #752]	; 0x2f0
						/* send raw float and bias for uncal gyr*/
						handler(context, INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED, s->timestamp[INV_ICM20948_SENSOR_GYROSCOPE_UNCALIBRATED], raw_bias_gyr, &s->new_accuracy);
 801254c:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012550:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012554:	681b      	ldr	r3, [r3, #0]
 8012556:	e9d3 89bc 	ldrd	r8, r9, [r3, #752]	; 0x2f0
 801255a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801255e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012562:	681b      	ldr	r3, [r3, #0]
 8012564:	f203 41f4 	addw	r1, r3, #1268	; 0x4f4
 8012568:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801256c:	f5a3 7002 	sub.w	r0, r3, #520	; 0x208
 8012570:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012574:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 8012578:	9101      	str	r1, [sp, #4]
 801257a:	f507 73b0 	add.w	r3, r7, #352	; 0x160
 801257e:	9300      	str	r3, [sp, #0]
 8012580:	6814      	ldr	r4, [r2, #0]
 8012582:	4642      	mov	r2, r8
 8012584:	464b      	mov	r3, r9
 8012586:	2105      	movs	r1, #5
 8012588:	6800      	ldr	r0, [r0, #0]
 801258a:	47a0      	blx	r4
					}
				}
				/* Calibrated accel sample available from DMP FIFO */
				if (header & ACCEL_SET) {
 801258c:	f8b7 3264 	ldrh.w	r3, [r7, #612]	; 0x264
 8012590:	b21b      	sxth	r3, r3
 8012592:	2b00      	cmp	r3, #0
 8012594:	f280 810d 	bge.w	80127b2 <inv_icm20948_poll_sensor+0x742>
					float scale;
					/* Read calibrated accel out of DMP FIFO and convert it from Q25 raw data format to m/s in Android format */
					inv_icm20948_dmp_get_accel(long_data);
 8012598:	f507 7312 	add.w	r3, r7, #584	; 0x248
 801259c:	4618      	mov	r0, r3
 801259e:	f7fd ffc3 	bl	8010528 <inv_icm20948_dmp_get_accel>

					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_RAW_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_RAW_ACCELEROMETER)) {
 80125a2:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80125a6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80125aa:	212a      	movs	r1, #42	; 0x2a
 80125ac:	6818      	ldr	r0, [r3, #0]
 80125ae:	f7f7 ff62 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80125b2:	4603      	mov	r3, r0
 80125b4:	2b00      	cmp	r3, #0
 80125b6:	d070      	beq.n	801269a <inv_icm20948_poll_sensor+0x62a>
 80125b8:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80125bc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80125c0:	212a      	movs	r1, #42	; 0x2a
 80125c2:	6818      	ldr	r0, [r3, #0]
 80125c4:	f7fe fee2 	bl	801138c <skip_sensor>
 80125c8:	4603      	mov	r3, r0
 80125ca:	2b00      	cmp	r3, #0
 80125cc:	d165      	bne.n	801269a <inv_icm20948_poll_sensor+0x62a>
						long out[3];
						inv_icm20948_convert_quat_rotate_fxp(s->s_quat_chip_to_body, long_data, out);
 80125ce:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80125d2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80125d6:	681b      	ldr	r3, [r3, #0]
 80125d8:	f103 00a8 	add.w	r0, r3, #168	; 0xa8
 80125dc:	f507 72aa 	add.w	r2, r7, #340	; 0x154
 80125e0:	f507 7312 	add.w	r3, r7, #584	; 0x248
 80125e4:	4619      	mov	r1, r3
 80125e6:	f7fa ffec 	bl	800d5c2 <inv_icm20948_convert_quat_rotate_fxp>
						/* convert to raw data format to Q12/Q11/Q10/Q9 depending on full scale applied,
						so that it fits on 16bits so that it can go through any protocol, even the one which have raw data on 16b */
						out[0] = out[0] >> 15;
 80125ea:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80125ee:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80125f2:	681b      	ldr	r3, [r3, #0]
 80125f4:	13da      	asrs	r2, r3, #15
 80125f6:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80125fa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80125fe:	601a      	str	r2, [r3, #0]
						out[1] = out[1] >> 15;
 8012600:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012604:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8012608:	685b      	ldr	r3, [r3, #4]
 801260a:	13da      	asrs	r2, r3, #15
 801260c:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012610:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8012614:	605a      	str	r2, [r3, #4]
						out[2] = out[2] >> 15;
 8012616:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801261a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 801261e:	689b      	ldr	r3, [r3, #8]
 8012620:	13da      	asrs	r2, r3, #15
 8012622:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012626:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 801262a:	609a      	str	r2, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_RAW_ACCELEROMETER] += s->sensorlist[INV_ICM20948_SENSOR_RAW_ACCELEROMETER].odr_applied_us;
 801262c:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012630:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012634:	681b      	ldr	r3, [r3, #0]
 8012636:	e9d3 01b6 	ldrd	r0, r1, [r3, #728]	; 0x2d8
 801263a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801263e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012642:	681b      	ldr	r3, [r3, #0]
 8012644:	e9d3 23ea 	ldrd	r2, r3, [r3, #936]	; 0x3a8
 8012648:	1884      	adds	r4, r0, r2
 801264a:	653c      	str	r4, [r7, #80]	; 0x50
 801264c:	eb41 0303 	adc.w	r3, r1, r3
 8012650:	657b      	str	r3, [r7, #84]	; 0x54
 8012652:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012656:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801265a:	681b      	ldr	r3, [r3, #0]
 801265c:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8012660:	e9c3 12b6 	strd	r1, r2, [r3, #728]	; 0x2d8
						handler(context, INV_ICM20948_SENSOR_RAW_ACCELEROMETER, s->timestamp[INV_ICM20948_SENSOR_RAW_ACCELEROMETER], out, &dummy_accuracy);
 8012664:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012668:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801266c:	681b      	ldr	r3, [r3, #0]
 801266e:	e9d3 01b6 	ldrd	r0, r1, [r3, #728]	; 0x2d8
 8012672:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012676:	f5a3 7502 	sub.w	r5, r3, #520	; 0x208
 801267a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801267e:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 8012682:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8012686:	9301      	str	r3, [sp, #4]
 8012688:	f507 73aa 	add.w	r3, r7, #340	; 0x154
 801268c:	9300      	str	r3, [sp, #0]
 801268e:	6814      	ldr	r4, [r2, #0]
 8012690:	4602      	mov	r2, r0
 8012692:	460b      	mov	r3, r1
 8012694:	2102      	movs	r1, #2
 8012696:	6828      	ldr	r0, [r5, #0]
 8012698:	47a0      	blx	r4
					}
					if((inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_ACCELEROMETER)) ||
 801269a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801269e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80126a2:	2101      	movs	r1, #1
 80126a4:	6818      	ldr	r0, [r3, #0]
 80126a6:	f7f7 fee6 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80126aa:	4603      	mov	r3, r0
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	d00a      	beq.n	80126c6 <inv_icm20948_poll_sensor+0x656>
 80126b0:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80126b4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80126b8:	2101      	movs	r1, #1
 80126ba:	6818      	ldr	r0, [r3, #0]
 80126bc:	f7fe fe66 	bl	801138c <skip_sensor>
 80126c0:	4603      	mov	r3, r0
 80126c2:	2b00      	cmp	r3, #0
 80126c4:	d00a      	beq.n	80126dc <inv_icm20948_poll_sensor+0x66c>
					   (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_LINEAR_ACCELERATION))) {
 80126c6:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80126ca:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80126ce:	210a      	movs	r1, #10
 80126d0:	6818      	ldr	r0, [r3, #0]
 80126d2:	f7f7 fed0 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80126d6:	4603      	mov	r3, r0
					if((inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER) && !skip_sensor(s, ANDROID_SENSOR_ACCELEROMETER)) ||
 80126d8:	2b00      	cmp	r3, #0
 80126da:	d06a      	beq.n	80127b2 <inv_icm20948_poll_sensor+0x742>
						accel_accuracy = inv_icm20948_get_accel_accuracy();
 80126dc:	f7fe f866 	bl	80107ac <inv_icm20948_get_accel_accuracy>
 80126e0:	4603      	mov	r3, r0
 80126e2:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
						scale = (1 << inv_icm20948_get_accel_fullscale(s)) * 2.f / (1L<<30); // Convert from raw units to g's
 80126e6:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80126ea:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80126ee:	6818      	ldr	r0, [r3, #0]
 80126f0:	f7fa fc82 	bl	800cff8 <inv_icm20948_get_accel_fullscale>
 80126f4:	4603      	mov	r3, r0
 80126f6:	461a      	mov	r2, r3
 80126f8:	2301      	movs	r3, #1
 80126fa:	4093      	lsls	r3, r2
 80126fc:	ee07 3a90 	vmov	s15, r3
 8012700:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012704:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8012708:	ed5f 6a9f 	vldr	s13, [pc, #-636]	; 8012490 <inv_icm20948_poll_sensor+0x420>
 801270c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8012710:	edc7 7a9c 	vstr	s15, [r7, #624]	; 0x270

						inv_icm20948_convert_dmp3_to_body(s, long_data, scale, accel_float);
 8012714:	f507 7201 	add.w	r2, r7, #516	; 0x204
 8012718:	f507 7112 	add.w	r1, r7, #584	; 0x248
 801271c:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012720:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012724:	ed97 0a9c 	vldr	s0, [r7, #624]	; 0x270
 8012728:	6818      	ldr	r0, [r3, #0]
 801272a:	f7fb f8eb 	bl	800d904 <inv_icm20948_convert_dmp3_to_body>

						if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ACCELEROMETER)) {
 801272e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012732:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012736:	2101      	movs	r1, #1
 8012738:	6818      	ldr	r0, [r3, #0]
 801273a:	f7f7 fe9c 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 801273e:	4603      	mov	r3, r0
 8012740:	2b00      	cmp	r3, #0
 8012742:	d036      	beq.n	80127b2 <inv_icm20948_poll_sensor+0x742>
							s->timestamp[INV_ICM20948_SENSOR_ACCELEROMETER] += s->sensorlist[INV_ICM20948_SENSOR_ACCELEROMETER].odr_applied_us;
 8012744:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012748:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801274c:	681b      	ldr	r3, [r3, #0]
 801274e:	e9d3 01b2 	ldrd	r0, r1, [r3, #712]	; 0x2c8
 8012752:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012756:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801275a:	681b      	ldr	r3, [r3, #0]
 801275c:	e9d3 23e2 	ldrd	r2, r3, [r3, #904]	; 0x388
 8012760:	1884      	adds	r4, r0, r2
 8012762:	64bc      	str	r4, [r7, #72]	; 0x48
 8012764:	eb41 0303 	adc.w	r3, r1, r3
 8012768:	64fb      	str	r3, [r7, #76]	; 0x4c
 801276a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801276e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012772:	681b      	ldr	r3, [r3, #0]
 8012774:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8012778:	e9c3 12b2 	strd	r1, r2, [r3, #712]	; 0x2c8
							handler(context, INV_ICM20948_SENSOR_ACCELEROMETER, s->timestamp[INV_ICM20948_SENSOR_ACCELEROMETER], accel_float, &accel_accuracy);
 801277c:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012780:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012784:	681b      	ldr	r3, [r3, #0]
 8012786:	e9d3 01b2 	ldrd	r0, r1, [r3, #712]	; 0x2c8
 801278a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801278e:	f5a3 7502 	sub.w	r5, r3, #520	; 0x208
 8012792:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012796:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 801279a:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 801279e:	9301      	str	r3, [sp, #4]
 80127a0:	f507 7301 	add.w	r3, r7, #516	; 0x204
 80127a4:	9300      	str	r3, [sp, #0]
 80127a6:	6814      	ldr	r4, [r2, #0]
 80127a8:	4602      	mov	r2, r0
 80127aa:	460b      	mov	r3, r1
 80127ac:	2100      	movs	r1, #0
 80127ae:	6828      	ldr	r0, [r5, #0]
 80127b0:	47a0      	blx	r4
						}
					}
				}
				/* Calibrated compass sample available from DMP FIFO */
				if (header & CPASS_CALIBR_SET) {
 80127b2:	f8b7 3264 	ldrh.w	r3, [r7, #612]	; 0x264
 80127b6:	f003 0320 	and.w	r3, r3, #32
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	d069      	beq.n	8012892 <inv_icm20948_poll_sensor+0x822>
					float scale;
					
					/* Read calibrated compass out of DMP FIFO and convert it from Q16 raw data format to T in Android format */
					inv_icm20948_dmp_get_calibrated_compass(long_data);
 80127be:	f507 7312 	add.w	r3, r7, #584	; 0x248
 80127c2:	4618      	mov	r0, r3
 80127c4:	f7fd ff92 	bl	80106ec <inv_icm20948_dmp_get_calibrated_compass>

					compass_accuracy = inv_icm20948_get_mag_accuracy();
 80127c8:	f7fe f808 	bl	80107dc <inv_icm20948_get_mag_accuracy>
 80127cc:	4603      	mov	r3, r0
 80127ce:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
					scale = DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 80127d2:	f04f 535e 	mov.w	r3, #931135488	; 0x37800000
 80127d6:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
					inv_icm20948_convert_dmp3_to_body(s, long_data, scale, compass_float);
 80127da:	f507 72ee 	add.w	r2, r7, #476	; 0x1dc
 80127de:	f507 7112 	add.w	r1, r7, #584	; 0x248
 80127e2:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80127e6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80127ea:	ed97 0a9b 	vldr	s0, [r7, #620]	; 0x26c
 80127ee:	6818      	ldr	r0, [r3, #0]
 80127f0:	f7fb f888 	bl	800d904 <inv_icm20948_convert_dmp3_to_body>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_FIELD) && !skip_sensor(s, ANDROID_SENSOR_GEOMAGNETIC_FIELD)) {
 80127f4:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80127f8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80127fc:	2102      	movs	r1, #2
 80127fe:	6818      	ldr	r0, [r3, #0]
 8012800:	f7f7 fe39 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8012804:	4603      	mov	r3, r0
 8012806:	2b00      	cmp	r3, #0
 8012808:	d043      	beq.n	8012892 <inv_icm20948_poll_sensor+0x822>
 801280a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801280e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012812:	2102      	movs	r1, #2
 8012814:	6818      	ldr	r0, [r3, #0]
 8012816:	f7fe fdb9 	bl	801138c <skip_sensor>
 801281a:	4603      	mov	r3, r0
 801281c:	2b00      	cmp	r3, #0
 801281e:	d138      	bne.n	8012892 <inv_icm20948_poll_sensor+0x822>
						s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD] += s->sensorlist[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD].odr_applied_us;
 8012820:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012824:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012828:	681b      	ldr	r3, [r3, #0]
 801282a:	e9d3 01ca 	ldrd	r0, r1, [r3, #808]	; 0x328
 801282e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012832:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012836:	681b      	ldr	r3, [r3, #0]
 8012838:	f503 638a 	add.w	r3, r3, #1104	; 0x450
 801283c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012840:	1884      	adds	r4, r0, r2
 8012842:	643c      	str	r4, [r7, #64]	; 0x40
 8012844:	eb41 0303 	adc.w	r3, r1, r3
 8012848:	647b      	str	r3, [r7, #68]	; 0x44
 801284a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801284e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012852:	681b      	ldr	r3, [r3, #0]
 8012854:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8012858:	e9c3 12ca 	strd	r1, r2, [r3, #808]	; 0x328
						handler(context, INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD, s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_FIELD], compass_float, &compass_accuracy);
 801285c:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012860:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012864:	681b      	ldr	r3, [r3, #0]
 8012866:	e9d3 01ca 	ldrd	r0, r1, [r3, #808]	; 0x328
 801286a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801286e:	f5a3 7502 	sub.w	r5, r3, #520	; 0x208
 8012872:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012876:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 801287a:	f507 7306 	add.w	r3, r7, #536	; 0x218
 801287e:	9301      	str	r3, [sp, #4]
 8012880:	f507 73ee 	add.w	r3, r7, #476	; 0x1dc
 8012884:	9300      	str	r3, [sp, #0]
 8012886:	6814      	ldr	r4, [r2, #0]
 8012888:	4602      	mov	r2, r0
 801288a:	460b      	mov	r3, r1
 801288c:	210c      	movs	r1, #12
 801288e:	6828      	ldr	r0, [r5, #0]
 8012890:	47a0      	blx	r4
					}
				}

				/* Raw compass sample available from DMP FIFO */
				if (header & CPASS_SET) {
 8012892:	f8b7 3264 	ldrh.w	r3, [r7, #612]	; 0x264
 8012896:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801289a:	2b00      	cmp	r3, #0
 801289c:	f000 80d5 	beq.w	8012a4a <inv_icm20948_poll_sensor+0x9da>
					/* Read calibrated compass out of DMP FIFO and convert it from Q16 raw data format to T in Android format */
					inv_icm20948_dmp_get_raw_compass(long_data);
 80128a0:	f507 7312 	add.w	r3, r7, #584	; 0x248
 80128a4:	4618      	mov	r0, r3
 80128a6:	f7fd ff0b 	bl	80106c0 <inv_icm20948_dmp_get_raw_compass>
					compass_raw_float[0] = long_data[0] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 80128aa:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80128ae:	ee07 3a90 	vmov	s15, r3
 80128b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80128b6:	ed9f 7ae0 	vldr	s14, [pc, #896]	; 8012c38 <inv_icm20948_poll_sensor+0xbc8>
 80128ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80128be:	edc7 7a74 	vstr	s15, [r7, #464]	; 0x1d0
					compass_raw_float[1] = long_data[1] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 80128c2:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 80128c6:	ee07 3a90 	vmov	s15, r3
 80128ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80128ce:	ed9f 7ada 	vldr	s14, [pc, #872]	; 8012c38 <inv_icm20948_poll_sensor+0xbc8>
 80128d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80128d6:	edc7 7a75 	vstr	s15, [r7, #468]	; 0x1d4
					compass_raw_float[2] = long_data[2] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 80128da:	f8d7 3250 	ldr.w	r3, [r7, #592]	; 0x250
 80128de:	ee07 3a90 	vmov	s15, r3
 80128e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80128e6:	ed9f 7ad4 	vldr	s14, [pc, #848]	; 8012c38 <inv_icm20948_poll_sensor+0xbc8>
 80128ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80128ee:	edc7 7a76 	vstr	s15, [r7, #472]	; 0x1d8
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED) && !skip_sensor(s, ANDROID_SENSOR_MAGNETIC_FIELD_UNCALIBRATED)) {
 80128f2:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80128f6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80128fa:	210e      	movs	r1, #14
 80128fc:	6818      	ldr	r0, [r3, #0]
 80128fe:	f7f7 fdba 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8012902:	4603      	mov	r3, r0
 8012904:	2b00      	cmp	r3, #0
 8012906:	f000 80a0 	beq.w	8012a4a <inv_icm20948_poll_sensor+0x9da>
 801290a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801290e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012912:	210e      	movs	r1, #14
 8012914:	6818      	ldr	r0, [r3, #0]
 8012916:	f7fe fd39 	bl	801138c <skip_sensor>
 801291a:	4603      	mov	r3, r0
 801291c:	2b00      	cmp	r3, #0
 801291e:	f040 8094 	bne.w	8012a4a <inv_icm20948_poll_sensor+0x9da>
						float raw_bias_mag[6];
						int mag_bias[3];

						raw_bias_mag[0] = compass_raw_float[0];
 8012922:	f8d7 21d0 	ldr.w	r2, [r7, #464]	; 0x1d0
 8012926:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801292a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 801292e:	601a      	str	r2, [r3, #0]
						raw_bias_mag[1] = compass_raw_float[1];
 8012930:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8012934:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012938:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 801293c:	605a      	str	r2, [r3, #4]
						raw_bias_mag[2] = compass_raw_float[2];
 801293e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8012942:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012946:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 801294a:	609a      	str	r2, [r3, #8]
						inv_icm20948_ctrl_get_mag_bias(s, mag_bias);
 801294c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8012950:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012954:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012958:	4611      	mov	r1, r2
 801295a:	6818      	ldr	r0, [r3, #0]
 801295c:	f7f9 fc52 	bl	800c204 <inv_icm20948_ctrl_get_mag_bias>
						//calculate bias
						raw_bias_mag[3] = mag_bias[0] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 8012960:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012964:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8012968:	681b      	ldr	r3, [r3, #0]
 801296a:	ee07 3a90 	vmov	s15, r3
 801296e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012972:	ed9f 7ab1 	vldr	s14, [pc, #708]	; 8012c38 <inv_icm20948_poll_sensor+0xbc8>
 8012976:	ee67 7a87 	vmul.f32	s15, s15, s14
 801297a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801297e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8012982:	edc3 7a03 	vstr	s15, [r3, #12]
						raw_bias_mag[4] = mag_bias[1] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 8012986:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801298a:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 801298e:	685b      	ldr	r3, [r3, #4]
 8012990:	ee07 3a90 	vmov	s15, r3
 8012994:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012998:	ed9f 7aa7 	vldr	s14, [pc, #668]	; 8012c38 <inv_icm20948_poll_sensor+0xbc8>
 801299c:	ee67 7a87 	vmul.f32	s15, s15, s14
 80129a0:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80129a4:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80129a8:	edc3 7a04 	vstr	s15, [r3, #16]
						raw_bias_mag[5] = mag_bias[2] * DMP_UNIT_TO_FLOAT_COMPASS_CONVERSION;
 80129ac:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80129b0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80129b4:	689b      	ldr	r3, [r3, #8]
 80129b6:	ee07 3a90 	vmov	s15, r3
 80129ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80129be:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8012c38 <inv_icm20948_poll_sensor+0xbc8>
 80129c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80129c6:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80129ca:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80129ce:	edc3 7a05 	vstr	s15, [r3, #20]
						
						compass_accuracy = inv_icm20948_get_mag_accuracy();
 80129d2:	f7fd ff03 	bl	80107dc <inv_icm20948_get_mag_accuracy>
 80129d6:	4603      	mov	r3, r0
 80129d8:	f8c7 3218 	str.w	r3, [r7, #536]	; 0x218
						s->timestamp[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED] += s->sensorlist[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED].odr_applied_us;
 80129dc:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80129e0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80129e4:	681b      	ldr	r3, [r3, #0]
 80129e6:	e9d3 01ba 	ldrd	r0, r1, [r3, #744]	; 0x2e8
 80129ea:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80129ee:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80129f2:	681b      	ldr	r3, [r3, #0]
 80129f4:	e9d3 23f2 	ldrd	r2, r3, [r3, #968]	; 0x3c8
 80129f8:	1884      	adds	r4, r0, r2
 80129fa:	63bc      	str	r4, [r7, #56]	; 0x38
 80129fc:	eb41 0303 	adc.w	r3, r1, r3
 8012a00:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012a02:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012a06:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012a0a:	681b      	ldr	r3, [r3, #0]
 8012a0c:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8012a10:	e9c3 12ba 	strd	r1, r2, [r3, #744]	; 0x2e8
						/* send raw float and bias for uncal mag*/
						handler(context, INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED, s->timestamp[INV_ICM20948_SENSOR_MAGNETIC_FIELD_UNCALIBRATED],
 8012a14:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012a18:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012a1c:	681b      	ldr	r3, [r3, #0]
 8012a1e:	e9d3 01ba 	ldrd	r0, r1, [r3, #744]	; 0x2e8
 8012a22:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012a26:	f5a3 7502 	sub.w	r5, r3, #520	; 0x208
 8012a2a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012a2e:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 8012a32:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8012a36:	9301      	str	r3, [sp, #4]
 8012a38:	f507 739e 	add.w	r3, r7, #316	; 0x13c
 8012a3c:	9300      	str	r3, [sp, #0]
 8012a3e:	6814      	ldr	r4, [r2, #0]
 8012a40:	4602      	mov	r2, r0
 8012a42:	460b      	mov	r3, r1
 8012a44:	2104      	movs	r1, #4
 8012a46:	6828      	ldr	r0, [r5, #0]
 8012a48:	47a0      	blx	r4
								raw_bias_mag, &compass_accuracy);
					}
				}
				/* 6axis AG orientation quaternion sample available from DMP FIFO */
				if (header & QUAT6_SET) {
 8012a4a:	f8b7 3264 	ldrh.w	r3, [r7, #612]	; 0x264
 8012a4e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8012a52:	2b00      	cmp	r3, #0
 8012a54:	f000 820d 	beq.w	8012e72 <inv_icm20948_poll_sensor+0xe02>
					long gravityQ16[3];
					float ref_quat[4];
					/* Read 6 axis quaternion out of DMP FIFO in Q30 */
					inv_icm20948_dmp_get_6quaternion(long_quat);
 8012a58:	f507 730f 	add.w	r3, r7, #572	; 0x23c
 8012a5c:	4618      	mov	r0, r3
 8012a5e:	f7fd fded 	bl	801063c <inv_icm20948_dmp_get_6quaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GAME_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_GAME_ROTATION_VECTOR)) {
 8012a62:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012a66:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012a6a:	210f      	movs	r1, #15
 8012a6c:	6818      	ldr	r0, [r3, #0]
 8012a6e:	f7f7 fd02 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8012a72:	4603      	mov	r3, r0
 8012a74:	2b00      	cmp	r3, #0
 8012a76:	d069      	beq.n	8012b4c <inv_icm20948_poll_sensor+0xadc>
 8012a78:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012a7c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012a80:	210f      	movs	r1, #15
 8012a82:	6818      	ldr	r0, [r3, #0]
 8012a84:	f7fe fc82 	bl	801138c <skip_sensor>
 8012a88:	4603      	mov	r3, r0
 8012a8a:	2b00      	cmp	r3, #0
 8012a8c:	d15e      	bne.n	8012b4c <inv_icm20948_poll_sensor+0xadc>
						/* and convert it from Q30 DMP format to Android format only if GRV sensor is enabled */
						inv_icm20948_convert_rotation_vector(s, long_quat, grv_float);
 8012a8e:	f507 72fa 	add.w	r2, r7, #500	; 0x1f4
 8012a92:	f507 710f 	add.w	r1, r7, #572	; 0x23c
 8012a96:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012a9a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012a9e:	6818      	ldr	r0, [r3, #0]
 8012aa0:	f7fa fdd2 	bl	800d648 <inv_icm20948_convert_rotation_vector>
						ref_quat[0] = grv_float[3];
 8012aa4:	f8d7 2200 	ldr.w	r2, [r7, #512]	; 0x200
 8012aa8:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012aac:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8012ab0:	601a      	str	r2, [r3, #0]
						ref_quat[1] = grv_float[0];
 8012ab2:	f8d7 21f4 	ldr.w	r2, [r7, #500]	; 0x1f4
 8012ab6:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012aba:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8012abe:	605a      	str	r2, [r3, #4]
						ref_quat[2] = grv_float[1];
 8012ac0:	f8d7 21f8 	ldr.w	r2, [r7, #504]	; 0x1f8
 8012ac4:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012ac8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8012acc:	609a      	str	r2, [r3, #8]
						ref_quat[3] = grv_float[2];
 8012ace:	f8d7 21fc 	ldr.w	r2, [r7, #508]	; 0x1fc
 8012ad2:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012ad6:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8012ada:	60da      	str	r2, [r3, #12]
						s->timestamp[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR].odr_applied_us;
 8012adc:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012ae0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012ae4:	681b      	ldr	r3, [r3, #0]
 8012ae6:	e9d3 01c4 	ldrd	r0, r1, [r3, #784]	; 0x310
 8012aea:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012aee:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012af2:	681b      	ldr	r3, [r3, #0]
 8012af4:	f503 6384 	add.w	r3, r3, #1056	; 0x420
 8012af8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012afc:	1884      	adds	r4, r0, r2
 8012afe:	633c      	str	r4, [r7, #48]	; 0x30
 8012b00:	eb41 0303 	adc.w	r3, r1, r3
 8012b04:	637b      	str	r3, [r7, #52]	; 0x34
 8012b06:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012b0a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012b0e:	681b      	ldr	r3, [r3, #0]
 8012b10:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8012b14:	e9c3 12c4 	strd	r1, r2, [r3, #784]	; 0x310
						handler(context, INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_GAME_ROTATION_VECTOR], ref_quat, 0);
 8012b18:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012b1c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012b20:	681b      	ldr	r3, [r3, #0]
 8012b22:	e9d3 01c4 	ldrd	r0, r1, [r3, #784]	; 0x310
 8012b26:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012b2a:	f5a3 7502 	sub.w	r5, r3, #520	; 0x208
 8012b2e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012b32:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 8012b36:	2300      	movs	r3, #0
 8012b38:	9301      	str	r3, [sp, #4]
 8012b3a:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8012b3e:	9300      	str	r3, [sp, #0]
 8012b40:	6814      	ldr	r4, [r2, #0]
 8012b42:	4602      	mov	r2, r0
 8012b44:	460b      	mov	r3, r1
 8012b46:	2109      	movs	r1, #9
 8012b48:	6828      	ldr	r0, [r5, #0]
 8012b4a:	47a0      	blx	r4
					}
					
					/* Compute gravity sensor data in Q16 in g based on 6 axis quaternion in Q30 DMP format */
					inv_icm20948_augmented_sensors_get_gravity(s, gravityQ16, long_quat);
 8012b4c:	f507 720f 	add.w	r2, r7, #572	; 0x23c
 8012b50:	f507 7192 	add.w	r1, r7, #292	; 0x124
 8012b54:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012b58:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012b5c:	6818      	ldr	r0, [r3, #0]
 8012b5e:	f7f6 f994 	bl	8008e8a <inv_icm20948_augmented_sensors_get_gravity>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GRAVITY) && !skip_sensor(s, ANDROID_SENSOR_GRAVITY)) {
 8012b62:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012b66:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012b6a:	2109      	movs	r1, #9
 8012b6c:	6818      	ldr	r0, [r3, #0]
 8012b6e:	f7f7 fc82 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8012b72:	4603      	mov	r3, r0
 8012b74:	2b00      	cmp	r3, #0
 8012b76:	f000 8086 	beq.w	8012c86 <inv_icm20948_poll_sensor+0xc16>
 8012b7a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012b7e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012b82:	2109      	movs	r1, #9
 8012b84:	6818      	ldr	r0, [r3, #0]
 8012b86:	f7fe fc01 	bl	801138c <skip_sensor>
 8012b8a:	4603      	mov	r3, r0
 8012b8c:	2b00      	cmp	r3, #0
 8012b8e:	d17a      	bne.n	8012c86 <inv_icm20948_poll_sensor+0xc16>
						float gravity_float[3];
						/* Convert gravity data from Q16 to float format in g */
						gravity_float[0] = INVN_FXP_TO_FLT(gravityQ16[0], 16);
 8012b90:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012b94:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 8012b98:	681b      	ldr	r3, [r3, #0]
 8012b9a:	ee07 3a90 	vmov	s15, r3
 8012b9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8012ba2:	eddf 6a27 	vldr	s13, [pc, #156]	; 8012c40 <inv_icm20948_poll_sensor+0xbd0>
 8012ba6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8012baa:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012bae:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8012bb2:	edc3 7a00 	vstr	s15, [r3]
						gravity_float[1] = INVN_FXP_TO_FLT(gravityQ16[1], 16);
 8012bb6:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012bba:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 8012bbe:	685b      	ldr	r3, [r3, #4]
 8012bc0:	ee07 3a90 	vmov	s15, r3
 8012bc4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8012bc8:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8012c40 <inv_icm20948_poll_sensor+0xbd0>
 8012bcc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8012bd0:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012bd4:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8012bd8:	edc3 7a01 	vstr	s15, [r3, #4]
						gravity_float[2] = INVN_FXP_TO_FLT(gravityQ16[2], 16);
 8012bdc:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012be0:	f5a3 73ae 	sub.w	r3, r3, #348	; 0x15c
 8012be4:	689b      	ldr	r3, [r3, #8]
 8012be6:	ee07 3a90 	vmov	s15, r3
 8012bea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8012bee:	eddf 6a14 	vldr	s13, [pc, #80]	; 8012c40 <inv_icm20948_poll_sensor+0xbd0>
 8012bf2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8012bf6:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012bfa:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8012bfe:	edc3 7a02 	vstr	s15, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_GRAVITY] += s->sensorlist[INV_ICM20948_SENSOR_GRAVITY].odr_applied_us;
 8012c02:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012c06:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012c0a:	681b      	ldr	r3, [r3, #0]
 8012c0c:	e9d3 01d2 	ldrd	r0, r1, [r3, #840]	; 0x348
 8012c10:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012c14:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012c18:	681b      	ldr	r3, [r3, #0]
 8012c1a:	f503 6392 	add.w	r3, r3, #1168	; 0x490
 8012c1e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012c22:	1884      	adds	r4, r0, r2
 8012c24:	62bc      	str	r4, [r7, #40]	; 0x28
 8012c26:	eb41 0303 	adc.w	r3, r1, r3
 8012c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012c2c:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012c30:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012c34:	681b      	ldr	r3, [r3, #0]
 8012c36:	e007      	b.n	8012c48 <inv_icm20948_poll_sensor+0xbd8>
 8012c38:	37800000 	.word	0x37800000
 8012c3c:	00000000 	.word	0x00000000
 8012c40:	47800000 	.word	0x47800000
 8012c44:	4e000000 	.word	0x4e000000
 8012c48:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8012c4c:	e9c3 12d2 	strd	r1, r2, [r3, #840]	; 0x348
						handler(context, INV_ICM20948_SENSOR_GRAVITY, s->timestamp[INV_ICM20948_SENSOR_GRAVITY], gravity_float, &accel_accuracy);
 8012c50:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012c54:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012c58:	681b      	ldr	r3, [r3, #0]
 8012c5a:	e9d3 01d2 	ldrd	r0, r1, [r3, #840]	; 0x348
 8012c5e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012c62:	f5a3 7502 	sub.w	r5, r3, #520	; 0x208
 8012c66:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012c6a:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 8012c6e:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 8012c72:	9301      	str	r3, [sp, #4]
 8012c74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8012c78:	9300      	str	r3, [sp, #0]
 8012c7a:	6814      	ldr	r4, [r2, #0]
 8012c7c:	4602      	mov	r2, r0
 8012c7e:	460b      	mov	r3, r1
 8012c80:	2110      	movs	r1, #16
 8012c82:	6828      	ldr	r0, [r5, #0]
 8012c84:	47a0      	blx	r4
					}
				
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_LINEAR_ACCELERATION) && !skip_sensor(s, ANDROID_SENSOR_LINEAR_ACCELERATION)) {
 8012c86:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012c8a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012c8e:	210a      	movs	r1, #10
 8012c90:	6818      	ldr	r0, [r3, #0]
 8012c92:	f7f7 fbf0 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8012c96:	4603      	mov	r3, r0
 8012c98:	2b00      	cmp	r3, #0
 8012c9a:	f000 80ea 	beq.w	8012e72 <inv_icm20948_poll_sensor+0xe02>
 8012c9e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012ca2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012ca6:	210a      	movs	r1, #10
 8012ca8:	6818      	ldr	r0, [r3, #0]
 8012caa:	f7fe fb6f 	bl	801138c <skip_sensor>
 8012cae:	4603      	mov	r3, r0
 8012cb0:	2b00      	cmp	r3, #0
 8012cb2:	f040 80de 	bne.w	8012e72 <inv_icm20948_poll_sensor+0xe02>
						float linacc_float[3];
						long linAccQ16[3];
						long accelQ16[3];

						/* Compute linear acceleration data based on accelerometer data in Q16 g and on gravity data in Q16 g */
						accelQ16[0] = (int32_t)  ((float)(accel_float[0])*(1ULL << 16) + ( (accel_float[0]>=0)-0.5f ));
 8012cb6:	edd7 7a81 	vldr	s15, [r7, #516]	; 0x204
 8012cba:	ed1f 7a1f 	vldr	s14, [pc, #-124]	; 8012c40 <inv_icm20948_poll_sensor+0xbd0>
 8012cbe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8012cc2:	edd7 7a81 	vldr	s15, [r7, #516]	; 0x204
 8012cc6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8012cca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cce:	db02      	blt.n	8012cd6 <inv_icm20948_poll_sensor+0xc66>
 8012cd0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8012cd4:	e001      	b.n	8012cda <inv_icm20948_poll_sensor+0xc6a>
 8012cd6:	ed5f 7a27 	vldr	s15, [pc, #-156]	; 8012c3c <inv_icm20948_poll_sensor+0xbcc>
 8012cda:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8012cde:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012ce2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012ce6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012cea:	ee17 2a90 	vmov	r2, s15
 8012cee:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012cf2:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8012cf6:	601a      	str	r2, [r3, #0]
						accelQ16[1] = (int32_t)  ((float)(accel_float[1])*(1ULL << 16) + ( (accel_float[1]>=0)-0.5f ));
 8012cf8:	edd7 7a82 	vldr	s15, [r7, #520]	; 0x208
 8012cfc:	ed1f 7a30 	vldr	s14, [pc, #-192]	; 8012c40 <inv_icm20948_poll_sensor+0xbd0>
 8012d00:	ee27 7a87 	vmul.f32	s14, s15, s14
 8012d04:	edd7 7a82 	vldr	s15, [r7, #520]	; 0x208
 8012d08:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8012d0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d10:	db02      	blt.n	8012d18 <inv_icm20948_poll_sensor+0xca8>
 8012d12:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8012d16:	e001      	b.n	8012d1c <inv_icm20948_poll_sensor+0xcac>
 8012d18:	ed5f 7a38 	vldr	s15, [pc, #-224]	; 8012c3c <inv_icm20948_poll_sensor+0xbcc>
 8012d1c:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8012d20:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012d24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012d28:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012d2c:	ee17 2a90 	vmov	r2, s15
 8012d30:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012d34:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8012d38:	605a      	str	r2, [r3, #4]
						accelQ16[2] = (int32_t)  ((float)(accel_float[2])*(1ULL << 16) + ( (accel_float[2]>=0)-0.5f ));
 8012d3a:	edd7 7a83 	vldr	s15, [r7, #524]	; 0x20c
 8012d3e:	ed1f 7a40 	vldr	s14, [pc, #-256]	; 8012c40 <inv_icm20948_poll_sensor+0xbd0>
 8012d42:	ee27 7a87 	vmul.f32	s14, s15, s14
 8012d46:	edd7 7a83 	vldr	s15, [r7, #524]	; 0x20c
 8012d4a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8012d4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d52:	db02      	blt.n	8012d5a <inv_icm20948_poll_sensor+0xcea>
 8012d54:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8012d58:	e001      	b.n	8012d5e <inv_icm20948_poll_sensor+0xcee>
 8012d5a:	ed5f 7a48 	vldr	s15, [pc, #-288]	; 8012c3c <inv_icm20948_poll_sensor+0xbcc>
 8012d5e:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8012d62:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012d66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8012d6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012d6e:	ee17 2a90 	vmov	r2, s15
 8012d72:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012d76:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8012d7a:	609a      	str	r2, [r3, #8]

						inv_icm20948_augmented_sensors_get_linearacceleration(linAccQ16, gravityQ16, accelQ16);
 8012d7c:	f107 02e4 	add.w	r2, r7, #228	; 0xe4
 8012d80:	f507 7192 	add.w	r1, r7, #292	; 0x124
 8012d84:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8012d88:	4618      	mov	r0, r3
 8012d8a:	f7f6 f8e2 	bl	8008f52 <inv_icm20948_augmented_sensors_get_linearacceleration>
						linacc_float[0] = INVN_FXP_TO_FLT(linAccQ16[0], 16);
 8012d8e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012d92:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8012d96:	681b      	ldr	r3, [r3, #0]
 8012d98:	ee07 3a90 	vmov	s15, r3
 8012d9c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8012da0:	ed5f 6a59 	vldr	s13, [pc, #-356]	; 8012c40 <inv_icm20948_poll_sensor+0xbd0>
 8012da4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8012da8:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012dac:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8012db0:	edc3 7a00 	vstr	s15, [r3]
						linacc_float[1] = INVN_FXP_TO_FLT(linAccQ16[1], 16);
 8012db4:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012db8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8012dbc:	685b      	ldr	r3, [r3, #4]
 8012dbe:	ee07 3a90 	vmov	s15, r3
 8012dc2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8012dc6:	ed5f 6a62 	vldr	s13, [pc, #-392]	; 8012c40 <inv_icm20948_poll_sensor+0xbd0>
 8012dca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8012dce:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012dd2:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8012dd6:	edc3 7a01 	vstr	s15, [r3, #4]
						linacc_float[2] = INVN_FXP_TO_FLT(linAccQ16[2], 16);
 8012dda:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012dde:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8012de2:	689b      	ldr	r3, [r3, #8]
 8012de4:	ee07 3a90 	vmov	s15, r3
 8012de8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8012dec:	ed5f 6a6c 	vldr	s13, [pc, #-432]	; 8012c40 <inv_icm20948_poll_sensor+0xbd0>
 8012df0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8012df4:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012df8:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8012dfc:	edc3 7a02 	vstr	s15, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION] += s->sensorlist[INV_ICM20948_SENSOR_LINEAR_ACCELERATION].odr_applied_us;
 8012e00:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012e04:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012e08:	681b      	ldr	r3, [r3, #0]
 8012e0a:	e9d3 01d4 	ldrd	r0, r1, [r3, #848]	; 0x350
 8012e0e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012e12:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012e16:	681b      	ldr	r3, [r3, #0]
 8012e18:	f503 6394 	add.w	r3, r3, #1184	; 0x4a0
 8012e1c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012e20:	1884      	adds	r4, r0, r2
 8012e22:	623c      	str	r4, [r7, #32]
 8012e24:	eb41 0303 	adc.w	r3, r1, r3
 8012e28:	627b      	str	r3, [r7, #36]	; 0x24
 8012e2a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012e2e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012e32:	681b      	ldr	r3, [r3, #0]
 8012e34:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8012e38:	e9c3 12d4 	strd	r1, r2, [r3, #848]	; 0x350
						handler(context, INV_ICM20948_SENSOR_LINEAR_ACCELERATION, s->timestamp[INV_ICM20948_SENSOR_LINEAR_ACCELERATION], linacc_float, &accel_accuracy);
 8012e3c:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012e40:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012e44:	681b      	ldr	r3, [r3, #0]
 8012e46:	e9d3 01d4 	ldrd	r0, r1, [r3, #848]	; 0x350
 8012e4a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012e4e:	f5a3 7502 	sub.w	r5, r3, #520	; 0x208
 8012e52:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012e56:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 8012e5a:	f507 7307 	add.w	r3, r7, #540	; 0x21c
 8012e5e:	9301      	str	r3, [sp, #4]
 8012e60:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8012e64:	9300      	str	r3, [sp, #0]
 8012e66:	6814      	ldr	r4, [r2, #0]
 8012e68:	4602      	mov	r2, r0
 8012e6a:	460b      	mov	r3, r1
 8012e6c:	2111      	movs	r1, #17
 8012e6e:	6828      	ldr	r0, [r5, #0]
 8012e70:	47a0      	blx	r4
					}
				}
				/* 9axis orientation quaternion sample available from DMP FIFO */
				if (header & QUAT9_SET) {
 8012e72:	f8b7 3264 	ldrh.w	r3, [r7, #612]	; 0x264
 8012e76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8012e7a:	2b00      	cmp	r3, #0
 8012e7c:	f000 8117 	beq.w	80130ae <inv_icm20948_poll_sensor+0x103e>
					float ref_quat[4];
					/* Read 9 axis quaternion out of DMP FIFO in Q30 */
					inv_icm20948_dmp_get_9quaternion(long_quat);
 8012e80:	f507 730f 	add.w	r3, r7, #572	; 0x23c
 8012e84:	4618      	mov	r0, r3
 8012e86:	f7fd fbef 	bl	8010668 <inv_icm20948_dmp_get_9quaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_ROTATION_VECTOR)) {
 8012e8a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012e8e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012e92:	210b      	movs	r1, #11
 8012e94:	6818      	ldr	r0, [r3, #0]
 8012e96:	f7f7 faee 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8012e9a:	4603      	mov	r3, r0
 8012e9c:	2b00      	cmp	r3, #0
 8012e9e:	d076      	beq.n	8012f8e <inv_icm20948_poll_sensor+0xf1e>
 8012ea0:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012ea4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012ea8:	210b      	movs	r1, #11
 8012eaa:	6818      	ldr	r0, [r3, #0]
 8012eac:	f7fe fa6e 	bl	801138c <skip_sensor>
 8012eb0:	4603      	mov	r3, r0
 8012eb2:	2b00      	cmp	r3, #0
 8012eb4:	d16b      	bne.n	8012f8e <inv_icm20948_poll_sensor+0xf1e>
						/* and convert it from Q30 DMP format to Android format only if RV sensor is enabled */
						inv_icm20948_convert_rotation_vector(s, long_quat, rv_float);
 8012eb6:	f507 72e0 	add.w	r2, r7, #448	; 0x1c0
 8012eba:	f507 710f 	add.w	r1, r7, #572	; 0x23c
 8012ebe:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012ec2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012ec6:	6818      	ldr	r0, [r3, #0]
 8012ec8:	f7fa fbbe 	bl	800d648 <inv_icm20948_convert_rotation_vector>
						/* Read rotation vector heading accuracy out of DMP FIFO in Q29*/
						rv_accuracy = (float)inv_icm20948_get_rv_accuracy()/(float)(1ULL << (29));
 8012ecc:	f7fd fc9e 	bl	801080c <inv_icm20948_get_rv_accuracy>
 8012ed0:	ee07 0a90 	vmov	s15, r0
 8012ed4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8012ed8:	ed5f 6aa6 	vldr	s13, [pc, #-664]	; 8012c44 <inv_icm20948_poll_sensor+0xbd4>
 8012edc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8012ee0:	edc7 7a85 	vstr	s15, [r7, #532]	; 0x214
						ref_quat[0] = rv_float[3];
 8012ee4:	f8d7 21cc 	ldr.w	r2, [r7, #460]	; 0x1cc
 8012ee8:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012eec:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8012ef0:	601a      	str	r2, [r3, #0]
						ref_quat[1] = rv_float[0];
 8012ef2:	f8d7 21c0 	ldr.w	r2, [r7, #448]	; 0x1c0
 8012ef6:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012efa:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8012efe:	605a      	str	r2, [r3, #4]
						ref_quat[2] = rv_float[1];
 8012f00:	f8d7 21c4 	ldr.w	r2, [r7, #452]	; 0x1c4
 8012f04:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012f08:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8012f0c:	609a      	str	r2, [r3, #8]
						ref_quat[3] = rv_float[2];
 8012f0e:	f8d7 21c8 	ldr.w	r2, [r7, #456]	; 0x1c8
 8012f12:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012f16:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8012f1a:	60da      	str	r2, [r3, #12]
						s->timestamp[INV_ICM20948_SENSOR_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_ROTATION_VECTOR].odr_applied_us;
 8012f1c:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012f20:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012f24:	681b      	ldr	r3, [r3, #0]
 8012f26:	e9d3 01c6 	ldrd	r0, r1, [r3, #792]	; 0x318
 8012f2a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012f2e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012f32:	681b      	ldr	r3, [r3, #0]
 8012f34:	f503 6386 	add.w	r3, r3, #1072	; 0x430
 8012f38:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012f3c:	1884      	adds	r4, r0, r2
 8012f3e:	61bc      	str	r4, [r7, #24]
 8012f40:	eb41 0303 	adc.w	r3, r1, r3
 8012f44:	61fb      	str	r3, [r7, #28]
 8012f46:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012f4a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012f4e:	681b      	ldr	r3, [r3, #0]
 8012f50:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8012f54:	e9c3 12c6 	strd	r1, r2, [r3, #792]	; 0x318
						handler(context, INV_ICM20948_SENSOR_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_ROTATION_VECTOR], ref_quat, &rv_accuracy);
 8012f58:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012f5c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012f60:	681b      	ldr	r3, [r3, #0]
 8012f62:	e9d3 01c6 	ldrd	r0, r1, [r3, #792]	; 0x318
 8012f66:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012f6a:	f5a3 7502 	sub.w	r5, r3, #520	; 0x208
 8012f6e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012f72:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 8012f76:	f507 7305 	add.w	r3, r7, #532	; 0x214
 8012f7a:	9301      	str	r3, [sp, #4]
 8012f7c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8012f80:	9300      	str	r3, [sp, #0]
 8012f82:	6814      	ldr	r4, [r2, #0]
 8012f84:	4602      	mov	r2, r0
 8012f86:	460b      	mov	r3, r1
 8012f88:	210a      	movs	r1, #10
 8012f8a:	6828      	ldr	r0, [r5, #0]
 8012f8c:	47a0      	blx	r4
					}
					
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_ORIENTATION) && !skip_sensor(s, ANDROID_SENSOR_ORIENTATION)) {
 8012f8e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012f92:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012f96:	2103      	movs	r1, #3
 8012f98:	6818      	ldr	r0, [r3, #0]
 8012f9a:	f7f7 fa6c 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8012f9e:	4603      	mov	r3, r0
 8012fa0:	2b00      	cmp	r3, #0
 8012fa2:	f000 8084 	beq.w	80130ae <inv_icm20948_poll_sensor+0x103e>
 8012fa6:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012faa:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8012fae:	2103      	movs	r1, #3
 8012fb0:	6818      	ldr	r0, [r3, #0]
 8012fb2:	f7fe f9eb 	bl	801138c <skip_sensor>
 8012fb6:	4603      	mov	r3, r0
 8012fb8:	2b00      	cmp	r3, #0
 8012fba:	d178      	bne.n	80130ae <inv_icm20948_poll_sensor+0x103e>
						long orientationQ16[3];
						float orientation_float[3];
						/* Compute Android-orientation sensor data based on rotation vector data in Q30 */
						inv_icm20948_augmented_sensors_get_orientation(orientationQ16, long_quat);
 8012fbc:	f507 720f 	add.w	r2, r7, #572	; 0x23c
 8012fc0:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8012fc4:	4611      	mov	r1, r2
 8012fc6:	4618      	mov	r0, r3
 8012fc8:	f7f5 fffe 	bl	8008fc8 <inv_icm20948_augmented_sensors_get_orientation>
						orientation_float[0] = INVN_FXP_TO_FLT(orientationQ16[0], 16);
 8012fcc:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012fd0:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8012fd4:	681b      	ldr	r3, [r3, #0]
 8012fd6:	ee07 3a90 	vmov	s15, r3
 8012fda:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8012fde:	eddf 6ad0 	vldr	s13, [pc, #832]	; 8013320 <inv_icm20948_poll_sensor+0x12b0>
 8012fe2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8012fe6:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012fea:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8012fee:	edc3 7a00 	vstr	s15, [r3]
						orientation_float[1] = INVN_FXP_TO_FLT(orientationQ16[1], 16);
 8012ff2:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8012ff6:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8012ffa:	685b      	ldr	r3, [r3, #4]
 8012ffc:	ee07 3a90 	vmov	s15, r3
 8013000:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8013004:	eddf 6ac6 	vldr	s13, [pc, #792]	; 8013320 <inv_icm20948_poll_sensor+0x12b0>
 8013008:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801300c:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013010:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8013014:	edc3 7a01 	vstr	s15, [r3, #4]
						orientation_float[2] = INVN_FXP_TO_FLT(orientationQ16[2], 16);
 8013018:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801301c:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8013020:	689b      	ldr	r3, [r3, #8]
 8013022:	ee07 3a90 	vmov	s15, r3
 8013026:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801302a:	eddf 6abd 	vldr	s13, [pc, #756]	; 8013320 <inv_icm20948_poll_sensor+0x12b0>
 801302e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8013032:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013036:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 801303a:	edc3 7a02 	vstr	s15, [r3, #8]
						s->timestamp[INV_ICM20948_SENSOR_ORIENTATION] += s->sensorlist[INV_ICM20948_SENSOR_ORIENTATION].odr_applied_us;
 801303e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013042:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8013046:	681b      	ldr	r3, [r3, #0]
 8013048:	e9d3 01d6 	ldrd	r0, r1, [r3, #856]	; 0x358
 801304c:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013050:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8013054:	681b      	ldr	r3, [r3, #0]
 8013056:	f503 6396 	add.w	r3, r3, #1200	; 0x4b0
 801305a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801305e:	1884      	adds	r4, r0, r2
 8013060:	613c      	str	r4, [r7, #16]
 8013062:	eb41 0303 	adc.w	r3, r1, r3
 8013066:	617b      	str	r3, [r7, #20]
 8013068:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801306c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8013070:	681b      	ldr	r3, [r3, #0]
 8013072:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8013076:	e9c3 12d6 	strd	r1, r2, [r3, #856]	; 0x358
						handler(context, INV_ICM20948_SENSOR_ORIENTATION, s->timestamp[INV_ICM20948_SENSOR_ORIENTATION], orientation_float, 0);
 801307a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801307e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8013082:	681b      	ldr	r3, [r3, #0]
 8013084:	e9d3 01d6 	ldrd	r0, r1, [r3, #856]	; 0x358
 8013088:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801308c:	f5a3 7502 	sub.w	r5, r3, #520	; 0x208
 8013090:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013094:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 8013098:	2300      	movs	r3, #0
 801309a:	9301      	str	r3, [sp, #4]
 801309c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 80130a0:	9300      	str	r3, [sp, #0]
 80130a2:	6814      	ldr	r4, [r2, #0]
 80130a4:	4602      	mov	r2, r0
 80130a6:	460b      	mov	r3, r1
 80130a8:	2112      	movs	r1, #18
 80130aa:	6828      	ldr	r0, [r5, #0]
 80130ac:	47a0      	blx	r4
					}
				}
				/* 6axis AM orientation quaternion sample available from DMP FIFO */
				if (header & GEOMAG_SET) {
 80130ae:	f8b7 3264 	ldrh.w	r3, [r7, #612]	; 0x264
 80130b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80130b6:	2b00      	cmp	r3, #0
 80130b8:	f000 8087 	beq.w	80131ca <inv_icm20948_poll_sensor+0x115a>
					float ref_quat[4];
					/* Read 6 axis quaternion out of DMP FIFO in Q30 and convert it to Android format */
					inv_icm20948_dmp_get_gmrvquaternion(long_quat);
 80130bc:	f507 730f 	add.w	r3, r7, #572	; 0x23c
 80130c0:	4618      	mov	r0, r3
 80130c2:	f7fd fae7 	bl	8010694 <inv_icm20948_dmp_get_gmrvquaternion>
					if(inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR) && !skip_sensor(s, ANDROID_SENSOR_GEOMAGNETIC_ROTATION_VECTOR)) {
 80130c6:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80130ca:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80130ce:	2114      	movs	r1, #20
 80130d0:	6818      	ldr	r0, [r3, #0]
 80130d2:	f7f7 f9d0 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80130d6:	4603      	mov	r3, r0
 80130d8:	2b00      	cmp	r3, #0
 80130da:	d076      	beq.n	80131ca <inv_icm20948_poll_sensor+0x115a>
 80130dc:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80130e0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80130e4:	2114      	movs	r1, #20
 80130e6:	6818      	ldr	r0, [r3, #0]
 80130e8:	f7fe f950 	bl	801138c <skip_sensor>
 80130ec:	4603      	mov	r3, r0
 80130ee:	2b00      	cmp	r3, #0
 80130f0:	d16b      	bne.n	80131ca <inv_icm20948_poll_sensor+0x115a>
						inv_icm20948_convert_rotation_vector(s, long_quat, gmrv_float);
 80130f2:	f507 72d8 	add.w	r2, r7, #432	; 0x1b0
 80130f6:	f507 710f 	add.w	r1, r7, #572	; 0x23c
 80130fa:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80130fe:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8013102:	6818      	ldr	r0, [r3, #0]
 8013104:	f7fa faa0 	bl	800d648 <inv_icm20948_convert_rotation_vector>
						/* Read geomagnetic rotation vector heading accuracy out of DMP FIFO in Q29*/
						gmrv_accuracy = (float)inv_icm20948_get_gmrv_accuracy()/(float)(1ULL << (29));
 8013108:	f7fd fb74 	bl	80107f4 <inv_icm20948_get_gmrv_accuracy>
 801310c:	ee07 0a90 	vmov	s15, r0
 8013110:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8013114:	eddf 6a83 	vldr	s13, [pc, #524]	; 8013324 <inv_icm20948_poll_sensor+0x12b4>
 8013118:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801311c:	edc7 7a84 	vstr	s15, [r7, #528]	; 0x210
						ref_quat[0] = gmrv_float[3];
 8013120:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8013124:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013128:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 801312c:	601a      	str	r2, [r3, #0]
						ref_quat[1] = gmrv_float[0];
 801312e:	f8d7 21b0 	ldr.w	r2, [r7, #432]	; 0x1b0
 8013132:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013136:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 801313a:	605a      	str	r2, [r3, #4]
						ref_quat[2] = gmrv_float[1];
 801313c:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8013140:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013144:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8013148:	609a      	str	r2, [r3, #8]
						ref_quat[3] = gmrv_float[2];
 801314a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 801314e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013152:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8013156:	60da      	str	r2, [r3, #12]
						s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR] += s->sensorlist[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR].odr_applied_us;
 8013158:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801315c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8013160:	681b      	ldr	r3, [r3, #0]
 8013162:	e9d3 01c8 	ldrd	r0, r1, [r3, #800]	; 0x320
 8013166:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801316a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801316e:	681b      	ldr	r3, [r3, #0]
 8013170:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8013174:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8013178:	1884      	adds	r4, r0, r2
 801317a:	60bc      	str	r4, [r7, #8]
 801317c:	eb41 0303 	adc.w	r3, r1, r3
 8013180:	60fb      	str	r3, [r7, #12]
 8013182:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013186:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801318a:	681b      	ldr	r3, [r3, #0]
 801318c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8013190:	e9c3 12c8 	strd	r1, r2, [r3, #800]	; 0x320
						handler(context, INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR, s->timestamp[INV_ICM20948_SENSOR_GEOMAGNETIC_ROTATION_VECTOR], 
 8013194:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013198:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801319c:	681b      	ldr	r3, [r3, #0]
 801319e:	e9d3 01c8 	ldrd	r0, r1, [r3, #800]	; 0x320
 80131a2:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80131a6:	f5a3 7502 	sub.w	r5, r3, #520	; 0x208
 80131aa:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80131ae:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 80131b2:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80131b6:	9301      	str	r3, [sp, #4]
 80131b8:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80131bc:	9300      	str	r3, [sp, #0]
 80131be:	6814      	ldr	r4, [r2, #0]
 80131c0:	4602      	mov	r2, r0
 80131c2:	460b      	mov	r3, r1
 80131c4:	210b      	movs	r1, #11
 80131c6:	6828      	ldr	r0, [r5, #0]
 80131c8:	47a0      	blx	r4
								ref_quat, &gmrv_accuracy);
					}
				}
				/* Activity recognition sample available from DMP FIFO */
				if (header2 & ACT_RECOG_SET) {
 80131ca:	f8b7 3262 	ldrh.w	r3, [r7, #610]	; 0x262
 80131ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80131d2:	2b00      	cmp	r3, #0
 80131d4:	f000 80f9 	beq.w	80133ca <inv_icm20948_poll_sensor+0x135a>
					uint16_t bac_state = 0;
 80131d8:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80131dc:	f5a3 72eb 	sub.w	r2, r3, #470	; 0x1d6
 80131e0:	2300      	movs	r3, #0
 80131e2:	8013      	strh	r3, [r2, #0]
					long bac_ts = 0;
 80131e4:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80131e8:	f5a3 72ee 	sub.w	r2, r3, #476	; 0x1dc
 80131ec:	2300      	movs	r3, #0
 80131ee:	6013      	str	r3, [r2, #0]
					int bac_event = 0;
 80131f0:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80131f4:	f5a3 72f0 	sub.w	r2, r3, #480	; 0x1e0
 80131f8:	2300      	movs	r3, #0
 80131fa:	6013      	str	r3, [r2, #0]
					struct bac_map{
						uint8_t act_id;
						enum inv_sensor_bac_event sensor_bac;
					} map[] = {
 80131fc:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013200:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8013204:	4a48      	ldr	r2, [pc, #288]	; (8013328 <inv_icm20948_poll_sensor+0x12b8>)
 8013206:	461c      	mov	r4, r3
 8013208:	4613      	mov	r3, r2
 801320a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801320e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
						{ BAC_RUN, INV_SENSOR_BAC_EVENT_ACT_RUNNING_BEGIN},
						{ BAC_BIKE, INV_SENSOR_BAC_EVENT_ACT_ON_BICYCLE_BEGIN},
						{ BAC_STILL, INV_SENSOR_BAC_EVENT_ACT_STILL_BEGIN},
						{ BAC_TILT, INV_SENSOR_BAC_EVENT_ACT_TILT_BEGIN},
					};
					int i = 0;
 8013212:	2300      	movs	r3, #0
 8013214:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
					/* Read activity type and associated timestamp out of DMP FIFO
					activity type is a set of 2 bytes :
					- high byte indicates activity start
					- low byte indicates activity end */
					inv_icm20948_dmp_get_bac_state(&bac_state);
 8013218:	f107 03aa 	add.w	r3, r7, #170	; 0xaa
 801321c:	4618      	mov	r0, r3
 801321e:	f7fd fa7b 	bl	8010718 <inv_icm20948_dmp_get_bac_state>
					inv_icm20948_dmp_get_bac_ts(&bac_ts);
 8013222:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8013226:	4618      	mov	r0, r3
 8013228:	f7fd fa8e 	bl	8010748 <inv_icm20948_dmp_get_bac_ts>
					//Map according to dmp bac events
					for(i = 0; i < 6; i++) {
 801322c:	2300      	movs	r3, #0
 801322e:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
 8013232:	e0c5      	b.n	80133c0 <inv_icm20948_poll_sensor+0x1350>
						if ((bac_state >> 8) & map[i].act_id){
 8013234:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013238:	f5a3 73eb 	sub.w	r3, r3, #470	; 0x1d6
 801323c:	881b      	ldrh	r3, [r3, #0]
 801323e:	0a1b      	lsrs	r3, r3, #8
 8013240:	b29b      	uxth	r3, r3
 8013242:	4619      	mov	r1, r3
 8013244:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013248:	f5a3 72f6 	sub.w	r2, r3, #492	; 0x1ec
 801324c:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8013250:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8013254:	400b      	ands	r3, r1
 8013256:	2b00      	cmp	r3, #0
 8013258:	d068      	beq.n	801332c <inv_icm20948_poll_sensor+0x12bc>
							//Check if BAC is enabled
							if (inv_icm20948_ctrl_get_activitiy_classifier_on_flag(s)) {
 801325a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801325e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8013262:	6818      	ldr	r0, [r3, #0]
 8013264:	f7f8 feea 	bl	800c03c <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>
 8013268:	4603      	mov	r3, r0
 801326a:	2b00      	cmp	r3, #0
 801326c:	d029      	beq.n	80132c2 <inv_icm20948_poll_sensor+0x1252>
								/* Start detected */
								bac_event = map[i].sensor_bac;
 801326e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013272:	f5a3 72f6 	sub.w	r2, r3, #492	; 0x1ec
 8013276:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 801327a:	005b      	lsls	r3, r3, #1
 801327c:	4413      	add	r3, r2
 801327e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013282:	461a      	mov	r2, r3
 8013284:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013288:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 801328c:	601a      	str	r2, [r3, #0]
								handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 801328e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013292:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8013296:	681b      	ldr	r3, [r3, #0]
 8013298:	e9d3 01be 	ldrd	r0, r1, [r3, #760]	; 0x2f8
 801329c:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80132a0:	f5a3 7502 	sub.w	r5, r3, #520	; 0x208
 80132a4:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80132a8:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 80132ac:	2300      	movs	r3, #0
 80132ae:	9301      	str	r3, [sp, #4]
 80132b0:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80132b4:	9300      	str	r3, [sp, #0]
 80132b6:	6814      	ldr	r4, [r2, #0]
 80132b8:	4602      	mov	r2, r0
 80132ba:	460b      	mov	r3, r1
 80132bc:	2106      	movs	r1, #6
 80132be:	6828      	ldr	r0, [r5, #0]
 80132c0:	47a0      	blx	r4
							}
							//build event TILT only if enabled
							if((map[i].act_id == BAC_TILT) && inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_WAKEUP_TILT_DETECTOR))
 80132c2:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80132c6:	f5a3 72f6 	sub.w	r2, r3, #492	; 0x1ec
 80132ca:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 80132ce:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 80132d2:	2b10      	cmp	r3, #16
 80132d4:	d16f      	bne.n	80133b6 <inv_icm20948_poll_sensor+0x1346>
 80132d6:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80132da:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80132de:	2129      	movs	r1, #41	; 0x29
 80132e0:	6818      	ldr	r0, [r3, #0]
 80132e2:	f7f7 f8c8 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 80132e6:	4603      	mov	r3, r0
 80132e8:	2b00      	cmp	r3, #0
 80132ea:	d064      	beq.n	80133b6 <inv_icm20948_poll_sensor+0x1346>
								handler(context, INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR, s->timestamp[INV_ICM20948_SENSOR_WAKEUP_TILT_DETECTOR], 0, 0);
 80132ec:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80132f0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80132f4:	681b      	ldr	r3, [r3, #0]
 80132f6:	e9d3 01d0 	ldrd	r0, r1, [r3, #832]	; 0x340
 80132fa:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80132fe:	f5a3 7502 	sub.w	r5, r3, #520	; 0x208
 8013302:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013306:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 801330a:	2300      	movs	r3, #0
 801330c:	9301      	str	r3, [sp, #4]
 801330e:	2300      	movs	r3, #0
 8013310:	9300      	str	r3, [sp, #0]
 8013312:	6814      	ldr	r4, [r2, #0]
 8013314:	4602      	mov	r2, r0
 8013316:	460b      	mov	r3, r1
 8013318:	210f      	movs	r1, #15
 801331a:	6828      	ldr	r0, [r5, #0]
 801331c:	47a0      	blx	r4
 801331e:	e04a      	b.n	80133b6 <inv_icm20948_poll_sensor+0x1346>
 8013320:	47800000 	.word	0x47800000
 8013324:	4e000000 	.word	0x4e000000
 8013328:	0801dac8 	.word	0x0801dac8
						}
						/* Check if bit tilt is set for activity end byte */
						else if (bac_state & map[i].act_id) {
 801332c:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013330:	f5a3 73eb 	sub.w	r3, r3, #470	; 0x1d6
 8013334:	881b      	ldrh	r3, [r3, #0]
 8013336:	4619      	mov	r1, r3
 8013338:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801333c:	f5a3 72f6 	sub.w	r2, r3, #492	; 0x1ec
 8013340:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 8013344:	f812 3013 	ldrb.w	r3, [r2, r3, lsl #1]
 8013348:	400b      	ands	r3, r1
 801334a:	2b00      	cmp	r3, #0
 801334c:	d033      	beq.n	80133b6 <inv_icm20948_poll_sensor+0x1346>
							//Check if BAC is enabled
							if (inv_icm20948_ctrl_get_activitiy_classifier_on_flag(s)) {
 801334e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013352:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8013356:	6818      	ldr	r0, [r3, #0]
 8013358:	f7f8 fe70 	bl	800c03c <inv_icm20948_ctrl_get_activitiy_classifier_on_flag>
 801335c:	4603      	mov	r3, r0
 801335e:	2b00      	cmp	r3, #0
 8013360:	d029      	beq.n	80133b6 <inv_icm20948_poll_sensor+0x1346>
								/* End detected */
								bac_event = -map[i].sensor_bac;
 8013362:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013366:	f5a3 72f6 	sub.w	r2, r3, #492	; 0x1ec
 801336a:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 801336e:	005b      	lsls	r3, r3, #1
 8013370:	4413      	add	r3, r2
 8013372:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013376:	425a      	negs	r2, r3
 8013378:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801337c:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8013380:	601a      	str	r2, [r3, #0]
								handler(context, INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON, s->timestamp[INV_ICM20948_SENSOR_ACTIVITY_CLASSIFICATON], &bac_event, 0);
 8013382:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013386:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801338a:	681b      	ldr	r3, [r3, #0]
 801338c:	e9d3 01be 	ldrd	r0, r1, [r3, #760]	; 0x2f8
 8013390:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013394:	f5a3 7502 	sub.w	r5, r3, #520	; 0x208
 8013398:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801339c:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 80133a0:	2300      	movs	r3, #0
 80133a2:	9301      	str	r3, [sp, #4]
 80133a4:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80133a8:	9300      	str	r3, [sp, #0]
 80133aa:	6814      	ldr	r4, [r2, #0]
 80133ac:	4602      	mov	r2, r0
 80133ae:	460b      	mov	r3, r1
 80133b0:	2106      	movs	r1, #6
 80133b2:	6828      	ldr	r0, [r5, #0]
 80133b4:	47a0      	blx	r4
					for(i = 0; i < 6; i++) {
 80133b6:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 80133ba:	3301      	adds	r3, #1
 80133bc:	f8c7 327c 	str.w	r3, [r7, #636]	; 0x27c
 80133c0:	f8d7 327c 	ldr.w	r3, [r7, #636]	; 0x27c
 80133c4:	2b05      	cmp	r3, #5
 80133c6:	f77f af35 	ble.w	8013234 <inv_icm20948_poll_sensor+0x11c4>
							}
						}
					}
				}
				/* Pickup sample available from DMP FIFO */
				if (header2 & FLIP_PICKUP_SET) {
 80133ca:	f8b7 3262 	ldrh.w	r3, [r7, #610]	; 0x262
 80133ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	d01e      	beq.n	8013414 <inv_icm20948_poll_sensor+0x13a4>
					/* Read pickup type and associated timestamp out of DMP FIFO */
					inv_icm20948_dmp_get_flip_pickup_state(&pickup_state);
 80133d6:	f507 73d7 	add.w	r3, r7, #430	; 0x1ae
 80133da:	4618      	mov	r0, r3
 80133dc:	f7fd f9cc 	bl	8010778 <inv_icm20948_dmp_get_flip_pickup_state>
					handler(context, INV_ICM20948_SENSOR_FLIP_PICKUP, s->timestamp[INV_ICM20948_SENSOR_FLIP_PICKUP], &pickup_state, 0);
 80133e0:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80133e4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80133e8:	681b      	ldr	r3, [r3, #0]
 80133ea:	e9d3 01ce 	ldrd	r0, r1, [r3, #824]	; 0x338
 80133ee:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80133f2:	f5a3 7502 	sub.w	r5, r3, #520	; 0x208
 80133f6:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80133fa:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 80133fe:	2300      	movs	r3, #0
 8013400:	9301      	str	r3, [sp, #4]
 8013402:	f507 73d7 	add.w	r3, r7, #430	; 0x1ae
 8013406:	9300      	str	r3, [sp, #0]
 8013408:	6814      	ldr	r4, [r2, #0]
 801340a:	4602      	mov	r2, r0
 801340c:	460b      	mov	r3, r1
 801340e:	210e      	movs	r1, #14
 8013410:	6828      	ldr	r0, [r5, #0]
 8013412:	47a0      	blx	r4
				}
                                
            	/* Step detector available from DMP FIFO and step counter sensor is enabled*/
				// If step detector enabled => step counter started too 
				// So don't watch the step counter data if the user doesn't start the sensor
				if((header & PED_STEPDET_SET) && (inv_icm20948_ctrl_androidSensor_enabled(s, ANDROID_SENSOR_STEP_COUNTER))) {
 8013414:	f8b7 3264 	ldrh.w	r3, [r7, #612]	; 0x264
 8013418:	f003 0310 	and.w	r3, r3, #16
 801341c:	2b00      	cmp	r3, #0
 801341e:	d065      	beq.n	80134ec <inv_icm20948_poll_sensor+0x147c>
 8013420:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013424:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8013428:	2113      	movs	r1, #19
 801342a:	6818      	ldr	r0, [r3, #0]
 801342c:	f7f7 f823 	bl	800a476 <inv_icm20948_ctrl_androidSensor_enabled>
 8013430:	4603      	mov	r3, r0
 8013432:	2b00      	cmp	r3, #0
 8013434:	d05a      	beq.n	80134ec <inv_icm20948_poll_sensor+0x147c>
					unsigned long steps;
					unsigned long lsteps;
					uint64_t stepc = 0;
 8013436:	f04f 0200 	mov.w	r2, #0
 801343a:	f04f 0300 	mov.w	r3, #0
 801343e:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
					/* Read amount of steps counted out of DMP FIFO and notify them only if updated */
					dmp_icm20948_get_pedometer_num_of_steps(s, &lsteps);
 8013442:	f107 0290 	add.w	r2, r7, #144	; 0x90
 8013446:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801344a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801344e:	4611      	mov	r1, r2
 8013450:	6818      	ldr	r0, [r3, #0]
 8013452:	f7fb fee2 	bl	800f21a <dmp_icm20948_get_pedometer_num_of_steps>
					// need to subtract the steps accumulated while Step Counter sensor is not active.
					steps = lsteps - s->sStepCounterToBeSubtracted;
 8013456:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801345a:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 801345e:	681a      	ldr	r2, [r3, #0]
 8013460:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013464:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8013468:	681b      	ldr	r3, [r3, #0]
 801346a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 801346e:	1ad3      	subs	r3, r2, r3
 8013470:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
					stepc = steps;
 8013474:	f8d7 3268 	ldr.w	r3, [r7, #616]	; 0x268
 8013478:	2200      	movs	r2, #0
 801347a:	603b      	str	r3, [r7, #0]
 801347c:	607a      	str	r2, [r7, #4]
 801347e:	e9d7 3400 	ldrd	r3, r4, [r7]
 8013482:	e9c7 3422 	strd	r3, r4, [r7, #136]	; 0x88
					if(stepc != s->sOldSteps) {
 8013486:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801348a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801348e:	681b      	ldr	r3, [r3, #0]
 8013490:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8013494:	2200      	movs	r2, #0
 8013496:	469a      	mov	sl, r3
 8013498:	4693      	mov	fp, r2
 801349a:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 801349e:	459b      	cmp	fp, r3
 80134a0:	bf08      	it	eq
 80134a2:	4592      	cmpeq	sl, r2
 80134a4:	d022      	beq.n	80134ec <inv_icm20948_poll_sensor+0x147c>
						s->sOldSteps = steps;
 80134a6:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80134aa:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80134ae:	681a      	ldr	r2, [r3, #0]
 80134b0:	f8d7 3268 	ldr.w	r3, [r7, #616]	; 0x268
 80134b4:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
						handler(context, INV_ICM20948_SENSOR_STEP_COUNTER, s->timestamp[INV_ICM20948_SENSOR_STEP_COUNTER], &stepc, 0);
 80134b8:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80134bc:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80134c0:	681b      	ldr	r3, [r3, #0]
 80134c2:	e9d3 01c2 	ldrd	r0, r1, [r3, #776]	; 0x308
 80134c6:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80134ca:	f5a3 7502 	sub.w	r5, r3, #520	; 0x208
 80134ce:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80134d2:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 80134d6:	2300      	movs	r3, #0
 80134d8:	9301      	str	r3, [sp, #4]
 80134da:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80134de:	9300      	str	r3, [sp, #0]
 80134e0:	6814      	ldr	r4, [r2, #0]
 80134e2:	4602      	mov	r2, r0
 80134e4:	460b      	mov	r3, r1
 80134e6:	2108      	movs	r1, #8
 80134e8:	6828      	ldr	r0, [r5, #0]
 80134ea:	47a0      	blx	r4
			while(total_sample_cnt--) {
 80134ec:	f8b7 219e 	ldrh.w	r2, [r7, #414]	; 0x19e
 80134f0:	1e53      	subs	r3, r2, #1
 80134f2:	b29b      	uxth	r3, r3
 80134f4:	f8a7 319e 	strh.w	r3, [r7, #414]	; 0x19e
 80134f8:	2a00      	cmp	r2, #0
 80134fa:	f47e ae36 	bne.w	801216a <inv_icm20948_poll_sensor+0xfa>
 80134fe:	e000      	b.n	8013502 <inv_icm20948_poll_sensor+0x1492>
					break;
 8013500:	bf00      	nop
					}
				}          
			}
		} while(data_left_in_fifo);
 8013502:	f8d7 325c 	ldr.w	r3, [r7, #604]	; 0x25c
 8013506:	2b00      	cmp	r3, #0
 8013508:	f47e ae18 	bne.w	801213c <inv_icm20948_poll_sensor+0xcc>
 801350c:	e000      	b.n	8013510 <inv_icm20948_poll_sensor+0x14a0>
				break;
 801350e:	bf00      	nop

		/* SMD detected by DMP */
		if (int_read_back & BIT_MSG_DMP_INT_2) { 
 8013510:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	; 0x266
 8013514:	b29b      	uxth	r3, r3
 8013516:	f403 7300 	and.w	r3, r3, #512	; 0x200
 801351a:	2b00      	cmp	r3, #0
 801351c:	d01d      	beq.n	801355a <inv_icm20948_poll_sensor+0x14ea>
			uint8_t event = 0;
 801351e:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013522:	f2a3 13f9 	subw	r3, r3, #505	; 0x1f9
 8013526:	2200      	movs	r2, #0
 8013528:	701a      	strb	r2, [r3, #0]
			handler(context, INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION, s->timestamp[INV_ICM20948_SENSOR_WAKEUP_SIGNIFICANT_MOTION], &event, 0);
 801352a:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801352e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8013532:	681b      	ldr	r3, [r3, #0]
 8013534:	e9d3 23cc 	ldrd	r2, r3, [r3, #816]	; 0x330
 8013538:	f507 7120 	add.w	r1, r7, #640	; 0x280
 801353c:	f5a1 7002 	sub.w	r0, r1, #520	; 0x208
 8013540:	f507 7120 	add.w	r1, r7, #640	; 0x280
 8013544:	f5a1 7103 	sub.w	r1, r1, #524	; 0x20c
 8013548:	2400      	movs	r4, #0
 801354a:	9401      	str	r4, [sp, #4]
 801354c:	f107 0487 	add.w	r4, r7, #135	; 0x87
 8013550:	9400      	str	r4, [sp, #0]
 8013552:	680c      	ldr	r4, [r1, #0]
 8013554:	210d      	movs	r1, #13
 8013556:	6800      	ldr	r0, [r0, #0]
 8013558:	47a0      	blx	r4
		}
		/* Step detector triggered by DMP */
		if (int_read_back & BIT_MSG_DMP_INT_3) {
 801355a:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	; 0x266
 801355e:	b29b      	uxth	r3, r3
 8013560:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8013564:	2b00      	cmp	r3, #0
 8013566:	d01d      	beq.n	80135a4 <inv_icm20948_poll_sensor+0x1534>
			uint8_t event = 0;
 8013568:	f507 7320 	add.w	r3, r7, #640	; 0x280
 801356c:	f5a3 73fd 	sub.w	r3, r3, #506	; 0x1fa
 8013570:	2200      	movs	r2, #0
 8013572:	701a      	strb	r2, [r3, #0]
			handler(context, INV_ICM20948_SENSOR_STEP_DETECTOR, s->timestamp[INV_ICM20948_SENSOR_STEP_DETECTOR], &event, 0);
 8013574:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013578:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 801357c:	681b      	ldr	r3, [r3, #0]
 801357e:	e9d3 23c0 	ldrd	r2, r3, [r3, #768]	; 0x300
 8013582:	f507 7120 	add.w	r1, r7, #640	; 0x280
 8013586:	f5a1 7002 	sub.w	r0, r1, #520	; 0x208
 801358a:	f507 7120 	add.w	r1, r7, #640	; 0x280
 801358e:	f5a1 7103 	sub.w	r1, r1, #524	; 0x20c
 8013592:	2400      	movs	r4, #0
 8013594:	9401      	str	r4, [sp, #4]
 8013596:	f107 0486 	add.w	r4, r7, #134	; 0x86
 801359a:	9400      	str	r4, [sp, #0]
 801359c:	680c      	ldr	r4, [r1, #0]
 801359e:	2107      	movs	r1, #7
 80135a0:	6800      	ldr	r0, [r0, #0]
 80135a2:	47a0      	blx	r4
		}
		/* Bring to see detected by DMP */
		if (int_read_back & BIT_MSG_DMP_INT_5) {
 80135a4:	f9b7 3266 	ldrsh.w	r3, [r7, #614]	; 0x266
 80135a8:	b29b      	uxth	r3, r3
 80135aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80135ae:	2b00      	cmp	r3, #0
 80135b0:	d01d      	beq.n	80135ee <inv_icm20948_poll_sensor+0x157e>
			uint8_t event = 0;
 80135b2:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80135b6:	f2a3 13fb 	subw	r3, r3, #507	; 0x1fb
 80135ba:	2200      	movs	r2, #0
 80135bc:	701a      	strb	r2, [r3, #0]
			handler(context, INV_ICM20948_SENSOR_B2S, s->timestamp[INV_ICM20948_SENSOR_B2S], &event, 0);
 80135be:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80135c2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80135c6:	681b      	ldr	r3, [r3, #0]
 80135c8:	e9d3 23d8 	ldrd	r2, r3, [r3, #864]	; 0x360
 80135cc:	f507 7120 	add.w	r1, r7, #640	; 0x280
 80135d0:	f5a1 7002 	sub.w	r0, r1, #520	; 0x208
 80135d4:	f507 7120 	add.w	r1, r7, #640	; 0x280
 80135d8:	f5a1 7103 	sub.w	r1, r1, #524	; 0x20c
 80135dc:	2400      	movs	r4, #0
 80135de:	9401      	str	r4, [sp, #4]
 80135e0:	f107 0485 	add.w	r4, r7, #133	; 0x85
 80135e4:	9400      	str	r4, [sp, #0]
 80135e6:	680c      	ldr	r4, [r1, #0]
 80135e8:	2113      	movs	r1, #19
 80135ea:	6800      	ldr	r0, [r0, #0]
 80135ec:	47a0      	blx	r4
		}
	}
	
	/* Sometimes, the chip can be put in sleep mode even if there is data in the FIFO. If we poll at this moment, the transport layer will wake-up the chip, but never put it back in sleep. */
	if (s->mems_put_to_sleep) {
 80135ee:	f507 7320 	add.w	r3, r7, #640	; 0x280
 80135f2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80135f6:	681b      	ldr	r3, [r3, #0]
 80135f8:	f893 323c 	ldrb.w	r3, [r3, #572]	; 0x23c
 80135fc:	2b00      	cmp	r3, #0
 80135fe:	d006      	beq.n	801360e <inv_icm20948_poll_sensor+0x159e>
		inv_icm20948_sleep_mems(s);
 8013600:	f507 7320 	add.w	r3, r7, #640	; 0x280
 8013604:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8013608:	6818      	ldr	r0, [r3, #0]
 801360a:	f7f9 f85f 	bl	800c6cc <inv_icm20948_sleep_mems>
	}
	
	return 0;
 801360e:	2300      	movs	r3, #0
}
 8013610:	4618      	mov	r0, r3
 8013612:	f507 7720 	add.w	r7, r7, #640	; 0x280
 8013616:	46bd      	mov	sp, r7
 8013618:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0801361c <inv_icm20948_serif_read_reg>:
	return s->max_write;
}

static inline int inv_icm20948_serif_read_reg(struct inv_icm20948_serif * s,
		uint8_t reg, uint8_t * buf, uint32_t len)
{
 801361c:	b590      	push	{r4, r7, lr}
 801361e:	b085      	sub	sp, #20
 8013620:	af00      	add	r7, sp, #0
 8013622:	60f8      	str	r0, [r7, #12]
 8013624:	607a      	str	r2, [r7, #4]
 8013626:	603b      	str	r3, [r7, #0]
 8013628:	460b      	mov	r3, r1
 801362a:	72fb      	strb	r3, [r7, #11]
	assert(s);
 801362c:	68fb      	ldr	r3, [r7, #12]
 801362e:	2b00      	cmp	r3, #0
 8013630:	d105      	bne.n	801363e <inv_icm20948_serif_read_reg+0x22>
 8013632:	4b10      	ldr	r3, [pc, #64]	; (8013674 <inv_icm20948_serif_read_reg+0x58>)
 8013634:	4a10      	ldr	r2, [pc, #64]	; (8013678 <inv_icm20948_serif_read_reg+0x5c>)
 8013636:	214e      	movs	r1, #78	; 0x4e
 8013638:	4810      	ldr	r0, [pc, #64]	; (801367c <inv_icm20948_serif_read_reg+0x60>)
 801363a:	f001 ff2b 	bl	8015494 <__assert_func>

	if(len > s->max_read)
 801363e:	68fb      	ldr	r3, [r7, #12]
 8013640:	68db      	ldr	r3, [r3, #12]
 8013642:	683a      	ldr	r2, [r7, #0]
 8013644:	429a      	cmp	r2, r3
 8013646:	d902      	bls.n	801364e <inv_icm20948_serif_read_reg+0x32>
		return INV_ERROR_SIZE;
 8013648:	f06f 0304 	mvn.w	r3, #4
 801364c:	e00e      	b.n	801366c <inv_icm20948_serif_read_reg+0x50>

	if(s->read_reg(s->context, reg, buf, len) != 0)
 801364e:	68fb      	ldr	r3, [r7, #12]
 8013650:	685c      	ldr	r4, [r3, #4]
 8013652:	68fb      	ldr	r3, [r7, #12]
 8013654:	6818      	ldr	r0, [r3, #0]
 8013656:	7af9      	ldrb	r1, [r7, #11]
 8013658:	683b      	ldr	r3, [r7, #0]
 801365a:	687a      	ldr	r2, [r7, #4]
 801365c:	47a0      	blx	r4
 801365e:	4603      	mov	r3, r0
 8013660:	2b00      	cmp	r3, #0
 8013662:	d002      	beq.n	801366a <inv_icm20948_serif_read_reg+0x4e>
		return INV_ERROR_TRANSPORT;
 8013664:	f06f 0302 	mvn.w	r3, #2
 8013668:	e000      	b.n	801366c <inv_icm20948_serif_read_reg+0x50>

	return 0;
 801366a:	2300      	movs	r3, #0
}
 801366c:	4618      	mov	r0, r3
 801366e:	3714      	adds	r7, #20
 8013670:	46bd      	mov	sp, r7
 8013672:	bd90      	pop	{r4, r7, pc}
 8013674:	0801dad4 	.word	0x0801dad4
 8013678:	08022278 	.word	0x08022278
 801367c:	0801dad8 	.word	0x0801dad8

08013680 <inv_icm20948_serif_write_reg>:

static inline int inv_icm20948_serif_write_reg(struct inv_icm20948_serif * s,
		uint8_t reg, const uint8_t * buf, uint32_t len)
{
 8013680:	b590      	push	{r4, r7, lr}
 8013682:	b085      	sub	sp, #20
 8013684:	af00      	add	r7, sp, #0
 8013686:	60f8      	str	r0, [r7, #12]
 8013688:	607a      	str	r2, [r7, #4]
 801368a:	603b      	str	r3, [r7, #0]
 801368c:	460b      	mov	r3, r1
 801368e:	72fb      	strb	r3, [r7, #11]
	assert(s);
 8013690:	68fb      	ldr	r3, [r7, #12]
 8013692:	2b00      	cmp	r3, #0
 8013694:	d105      	bne.n	80136a2 <inv_icm20948_serif_write_reg+0x22>
 8013696:	4b10      	ldr	r3, [pc, #64]	; (80136d8 <inv_icm20948_serif_write_reg+0x58>)
 8013698:	4a10      	ldr	r2, [pc, #64]	; (80136dc <inv_icm20948_serif_write_reg+0x5c>)
 801369a:	215c      	movs	r1, #92	; 0x5c
 801369c:	4810      	ldr	r0, [pc, #64]	; (80136e0 <inv_icm20948_serif_write_reg+0x60>)
 801369e:	f001 fef9 	bl	8015494 <__assert_func>

	if(len > s->max_write)
 80136a2:	68fb      	ldr	r3, [r7, #12]
 80136a4:	691b      	ldr	r3, [r3, #16]
 80136a6:	683a      	ldr	r2, [r7, #0]
 80136a8:	429a      	cmp	r2, r3
 80136aa:	d902      	bls.n	80136b2 <inv_icm20948_serif_write_reg+0x32>
		return INV_ERROR_SIZE;
 80136ac:	f06f 0304 	mvn.w	r3, #4
 80136b0:	e00e      	b.n	80136d0 <inv_icm20948_serif_write_reg+0x50>

	if(s->write_reg(s->context, reg, buf, len) != 0)
 80136b2:	68fb      	ldr	r3, [r7, #12]
 80136b4:	689c      	ldr	r4, [r3, #8]
 80136b6:	68fb      	ldr	r3, [r7, #12]
 80136b8:	6818      	ldr	r0, [r3, #0]
 80136ba:	7af9      	ldrb	r1, [r7, #11]
 80136bc:	683b      	ldr	r3, [r7, #0]
 80136be:	687a      	ldr	r2, [r7, #4]
 80136c0:	47a0      	blx	r4
 80136c2:	4603      	mov	r3, r0
 80136c4:	2b00      	cmp	r3, #0
 80136c6:	d002      	beq.n	80136ce <inv_icm20948_serif_write_reg+0x4e>
		return INV_ERROR_TRANSPORT;
 80136c8:	f06f 0302 	mvn.w	r3, #2
 80136cc:	e000      	b.n	80136d0 <inv_icm20948_serif_write_reg+0x50>

	return 0;
 80136ce:	2300      	movs	r3, #0
}
 80136d0:	4618      	mov	r0, r3
 80136d2:	3714      	adds	r7, #20
 80136d4:	46bd      	mov	sp, r7
 80136d6:	bd90      	pop	{r4, r7, pc}
 80136d8:	0801dad4 	.word	0x0801dad4
 80136dc:	08022294 	.word	0x08022294
 80136e0:	0801dad8 	.word	0x0801dad8

080136e4 <inv_icm20948_read_reg>:
#include "Icm20948.h"

struct inv_icm20948 * icm20948_instance;

int inv_icm20948_read_reg(struct inv_icm20948 * s, uint8_t reg,	uint8_t * buf, uint32_t len)
{
 80136e4:	b580      	push	{r7, lr}
 80136e6:	b084      	sub	sp, #16
 80136e8:	af00      	add	r7, sp, #0
 80136ea:	60f8      	str	r0, [r7, #12]
 80136ec:	607a      	str	r2, [r7, #4]
 80136ee:	603b      	str	r3, [r7, #0]
 80136f0:	460b      	mov	r3, r1
 80136f2:	72fb      	strb	r3, [r7, #11]
	return inv_icm20948_serif_read_reg(&s->serif, reg, buf, len);
 80136f4:	68f8      	ldr	r0, [r7, #12]
 80136f6:	7af9      	ldrb	r1, [r7, #11]
 80136f8:	683b      	ldr	r3, [r7, #0]
 80136fa:	687a      	ldr	r2, [r7, #4]
 80136fc:	f7ff ff8e 	bl	801361c <inv_icm20948_serif_read_reg>
 8013700:	4603      	mov	r3, r0
}
 8013702:	4618      	mov	r0, r3
 8013704:	3710      	adds	r7, #16
 8013706:	46bd      	mov	sp, r7
 8013708:	bd80      	pop	{r7, pc}

0801370a <inv_icm20948_write_reg>:

int inv_icm20948_write_reg(struct inv_icm20948 * s, uint8_t reg, const uint8_t * buf, uint32_t len)
{
 801370a:	b580      	push	{r7, lr}
 801370c:	b084      	sub	sp, #16
 801370e:	af00      	add	r7, sp, #0
 8013710:	60f8      	str	r0, [r7, #12]
 8013712:	607a      	str	r2, [r7, #4]
 8013714:	603b      	str	r3, [r7, #0]
 8013716:	460b      	mov	r3, r1
 8013718:	72fb      	strb	r3, [r7, #11]
	return inv_icm20948_serif_write_reg(&s->serif, reg, buf, len);
 801371a:	68f8      	ldr	r0, [r7, #12]
 801371c:	7af9      	ldrb	r1, [r7, #11]
 801371e:	683b      	ldr	r3, [r7, #0]
 8013720:	687a      	ldr	r2, [r7, #4]
 8013722:	f7ff ffad 	bl	8013680 <inv_icm20948_serif_write_reg>
 8013726:	4603      	mov	r3, r0
}
 8013728:	4618      	mov	r0, r3
 801372a:	3710      	adds	r7, #16
 801372c:	46bd      	mov	sp, r7
 801372e:	bd80      	pop	{r7, pc}

08013730 <inv_icm20948_sleep_100us>:

void inv_icm20948_sleep_100us(unsigned long nHowMany100MicroSecondsToSleep)  // time in 100 us
{
 8013730:	b580      	push	{r7, lr}
 8013732:	b082      	sub	sp, #8
 8013734:	af00      	add	r7, sp, #0
 8013736:	6078      	str	r0, [r7, #4]
	inv_icm20948_sleep_us(nHowMany100MicroSecondsToSleep * 100);
 8013738:	687b      	ldr	r3, [r7, #4]
 801373a:	2264      	movs	r2, #100	; 0x64
 801373c:	fb02 f303 	mul.w	r3, r2, r3
 8013740:	4618      	mov	r0, r3
 8013742:	f001 f873 	bl	801482c <inv_icm20948_sleep_us>
}
 8013746:	bf00      	nop
 8013748:	3708      	adds	r7, #8
 801374a:	46bd      	mov	sp, r7
 801374c:	bd80      	pop	{r7, pc}

0801374e <inv_icm20948_transport_init>:
#include "Icm20948Defs.h"
#include "Icm20948DataBaseDriver.h"
#include "Icm20948DataBaseControl.h"

void inv_icm20948_transport_init(struct inv_icm20948 * s)
{
 801374e:	b480      	push	{r7}
 8013750:	b083      	sub	sp, #12
 8013752:	af00      	add	r7, sp, #0
 8013754:	6078      	str	r0, [r7, #4]
	s->lastBank = 0x7E;
 8013756:	687b      	ldr	r3, [r7, #4]
 8013758:	227e      	movs	r2, #126	; 0x7e
 801375a:	f883 24db 	strb.w	r2, [r3, #1243]	; 0x4db
	s->lLastBankSelected = 0xFF;
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	22ff      	movs	r2, #255	; 0xff
 8013762:	f883 24dc 	strb.w	r2, [r3, #1244]	; 0x4dc
}
 8013766:	bf00      	nop
 8013768:	370c      	adds	r7, #12
 801376a:	46bd      	mov	sp, r7
 801376c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013770:	4770      	bx	lr

08013772 <check_reg_access_lp_disable>:

static uint8_t check_reg_access_lp_disable(struct inv_icm20948 * s, unsigned short reg)
{
 8013772:	b580      	push	{r7, lr}
 8013774:	b082      	sub	sp, #8
 8013776:	af00      	add	r7, sp, #0
 8013778:	6078      	str	r0, [r7, #4]
 801377a:	460b      	mov	r3, r1
 801377c:	807b      	strh	r3, [r7, #2]
	switch(reg){
 801377e:	887b      	ldrh	r3, [r7, #2]
 8013780:	2b7f      	cmp	r3, #127	; 0x7f
 8013782:	dc1c      	bgt.n	80137be <check_reg_access_lp_disable+0x4c>
 8013784:	2b7e      	cmp	r3, #126	; 0x7e
 8013786:	da18      	bge.n	80137ba <check_reg_access_lp_disable+0x48>
 8013788:	2b76      	cmp	r3, #118	; 0x76
 801378a:	d016      	beq.n	80137ba <check_reg_access_lp_disable+0x48>
 801378c:	2b76      	cmp	r3, #118	; 0x76
 801378e:	dc16      	bgt.n	80137be <check_reg_access_lp_disable+0x4c>
 8013790:	2b72      	cmp	r3, #114	; 0x72
 8013792:	dc14      	bgt.n	80137be <check_reg_access_lp_disable+0x4c>
 8013794:	2b70      	cmp	r3, #112	; 0x70
 8013796:	da0b      	bge.n	80137b0 <check_reg_access_lp_disable+0x3e>
 8013798:	2b19      	cmp	r3, #25
 801379a:	dc10      	bgt.n	80137be <check_reg_access_lp_disable+0x4c>
 801379c:	2b18      	cmp	r3, #24
 801379e:	da0c      	bge.n	80137ba <check_reg_access_lp_disable+0x48>
 80137a0:	2b07      	cmp	r3, #7
 80137a2:	dc02      	bgt.n	80137aa <check_reg_access_lp_disable+0x38>
 80137a4:	2b05      	cmp	r3, #5
 80137a6:	da03      	bge.n	80137b0 <check_reg_access_lp_disable+0x3e>
	case REG_INT_STATUS:     /** (BANK_0 | 0x19) */
	case REG_DMP_INT_STATUS: /** (BANK_0 | 0x18) */
		return 0;
		break;
	default:
		break;
 80137a8:	e009      	b.n	80137be <check_reg_access_lp_disable+0x4c>
 80137aa:	3b0f      	subs	r3, #15
	switch(reg){
 80137ac:	2b01      	cmp	r3, #1
 80137ae:	d806      	bhi.n	80137be <check_reg_access_lp_disable+0x4c>
		return inv_icm20948_ctrl_get_batch_mode_status(s);
 80137b0:	6878      	ldr	r0, [r7, #4]
 80137b2:	f7f8 fb86 	bl	800bec2 <inv_icm20948_ctrl_get_batch_mode_status>
 80137b6:	4603      	mov	r3, r0
 80137b8:	e003      	b.n	80137c2 <check_reg_access_lp_disable+0x50>
		return 0;
 80137ba:	2300      	movs	r3, #0
 80137bc:	e001      	b.n	80137c2 <check_reg_access_lp_disable+0x50>
		break;
 80137be:	bf00      	nop
	}
	return 1;
 80137c0:	2301      	movs	r3, #1
}
 80137c2:	4618      	mov	r0, r3
 80137c4:	3708      	adds	r7, #8
 80137c6:	46bd      	mov	sp, r7
 80137c8:	bd80      	pop	{r7, pc}

080137ca <inv_set_bank>:
 *  @param[in]  register bank number
 *  @return     0 if successful.
 */

static int inv_set_bank(struct inv_icm20948 * s, unsigned char bank)
{
 80137ca:	b580      	push	{r7, lr}
 80137cc:	b084      	sub	sp, #16
 80137ce:	af00      	add	r7, sp, #0
 80137d0:	6078      	str	r0, [r7, #4]
 80137d2:	460b      	mov	r3, r1
 80137d4:	70fb      	strb	r3, [r7, #3]
	int result;
	//if bank reg was set before, just return
	if(bank==s->lastBank)
 80137d6:	687b      	ldr	r3, [r7, #4]
 80137d8:	f893 34db 	ldrb.w	r3, [r3, #1243]	; 0x4db
 80137dc:	78fa      	ldrb	r2, [r7, #3]
 80137de:	429a      	cmp	r2, r3
 80137e0:	d101      	bne.n	80137e6 <inv_set_bank+0x1c>
		return 0;
 80137e2:	2300      	movs	r3, #0
 80137e4:	e031      	b.n	801384a <inv_set_bank+0x80>
	else
		s->lastBank = bank;
 80137e6:	687b      	ldr	r3, [r7, #4]
 80137e8:	78fa      	ldrb	r2, [r7, #3]
 80137ea:	f883 24db 	strb.w	r2, [r3, #1243]	; 0x4db

	result = inv_icm20948_read_reg(s, REG_BANK_SEL, &s->reg, 1);
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	f203 42da 	addw	r2, r3, #1242	; 0x4da
 80137f4:	2301      	movs	r3, #1
 80137f6:	217f      	movs	r1, #127	; 0x7f
 80137f8:	6878      	ldr	r0, [r7, #4]
 80137fa:	f7ff ff73 	bl	80136e4 <inv_icm20948_read_reg>
 80137fe:	60f8      	str	r0, [r7, #12]

	if (result)
 8013800:	68fb      	ldr	r3, [r7, #12]
 8013802:	2b00      	cmp	r3, #0
 8013804:	d001      	beq.n	801380a <inv_set_bank+0x40>
		return result;
 8013806:	68fb      	ldr	r3, [r7, #12]
 8013808:	e01f      	b.n	801384a <inv_set_bank+0x80>

	s->reg &= 0xce;
 801380a:	687b      	ldr	r3, [r7, #4]
 801380c:	f893 34da 	ldrb.w	r3, [r3, #1242]	; 0x4da
 8013810:	f023 0331 	bic.w	r3, r3, #49	; 0x31
 8013814:	b2da      	uxtb	r2, r3
 8013816:	687b      	ldr	r3, [r7, #4]
 8013818:	f883 24da 	strb.w	r2, [r3, #1242]	; 0x4da
	s->reg |= (bank << 4);
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	f893 34da 	ldrb.w	r3, [r3, #1242]	; 0x4da
 8013822:	b25a      	sxtb	r2, r3
 8013824:	78fb      	ldrb	r3, [r7, #3]
 8013826:	011b      	lsls	r3, r3, #4
 8013828:	b25b      	sxtb	r3, r3
 801382a:	4313      	orrs	r3, r2
 801382c:	b25b      	sxtb	r3, r3
 801382e:	b2da      	uxtb	r2, r3
 8013830:	687b      	ldr	r3, [r7, #4]
 8013832:	f883 24da 	strb.w	r2, [r3, #1242]	; 0x4da
	result = inv_icm20948_write_reg(s, REG_BANK_SEL, &s->reg, 1);
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	f203 42da 	addw	r2, r3, #1242	; 0x4da
 801383c:	2301      	movs	r3, #1
 801383e:	217f      	movs	r1, #127	; 0x7f
 8013840:	6878      	ldr	r0, [r7, #4]
 8013842:	f7ff ff62 	bl	801370a <inv_icm20948_write_reg>
 8013846:	60f8      	str	r0, [r7, #12]

	return result;
 8013848:	68fb      	ldr	r3, [r7, #12]
}
 801384a:	4618      	mov	r0, r3
 801384c:	3710      	adds	r7, #16
 801384e:	46bd      	mov	sp, r7
 8013850:	bd80      	pop	{r7, pc}

08013852 <inv_icm20948_write_mems_reg>:
 *  @param[in]  Length of data
 *  @param[in]  Data to be written
 *  @return     0 if successful.
 */
int inv_icm20948_write_mems_reg(struct inv_icm20948 * s, uint16_t reg, unsigned int length, const unsigned char *data)
{
 8013852:	b580      	push	{r7, lr}
 8013854:	b088      	sub	sp, #32
 8013856:	af00      	add	r7, sp, #0
 8013858:	60f8      	str	r0, [r7, #12]
 801385a:	607a      	str	r2, [r7, #4]
 801385c:	603b      	str	r3, [r7, #0]
 801385e:	460b      	mov	r3, r1
 8013860:	817b      	strh	r3, [r7, #10]
	int result = 0;
 8013862:	2300      	movs	r3, #0
 8013864:	61fb      	str	r3, [r7, #28]
	unsigned int bytesWrite = 0;
 8013866:	2300      	movs	r3, #0
 8013868:	61bb      	str	r3, [r7, #24]
	unsigned char regOnly = (unsigned char)(reg & 0x7F);
 801386a:	897b      	ldrh	r3, [r7, #10]
 801386c:	b2db      	uxtb	r3, r3
 801386e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013872:	75fb      	strb	r3, [r7, #23]

	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 8013874:	68f8      	ldr	r0, [r7, #12]
 8013876:	f7f8 fec9 	bl	800c60c <inv_icm20948_get_chip_power_state>
 801387a:	4603      	mov	r3, r0
 801387c:	75bb      	strb	r3, [r7, #22]

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 801387e:	7dbb      	ldrb	r3, [r7, #22]
 8013880:	f003 0301 	and.w	r3, r3, #1
 8013884:	2b00      	cmp	r3, #0
 8013886:	d105      	bne.n	8013894 <inv_icm20948_write_mems_reg+0x42>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 8013888:	2201      	movs	r2, #1
 801388a:	2101      	movs	r1, #1
 801388c:	68f8      	ldr	r0, [r7, #12]
 801388e:	f7f8 fe13 	bl	800c4b8 <inv_icm20948_set_chip_power_state>
 8013892:	61f8      	str	r0, [r7, #28]

	if(check_reg_access_lp_disable(s, reg))    // Check if register needs LP_EN to be disabled
 8013894:	897b      	ldrh	r3, [r7, #10]
 8013896:	4619      	mov	r1, r3
 8013898:	68f8      	ldr	r0, [r7, #12]
 801389a:	f7ff ff6a 	bl	8013772 <check_reg_access_lp_disable>
 801389e:	4603      	mov	r3, r0
 80138a0:	2b00      	cmp	r3, #0
 80138a2:	d008      	beq.n	80138b6 <inv_icm20948_write_mems_reg+0x64>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 80138a4:	2200      	movs	r2, #0
 80138a6:	2102      	movs	r1, #2
 80138a8:	68f8      	ldr	r0, [r7, #12]
 80138aa:	f7f8 fe05 	bl	800c4b8 <inv_icm20948_set_chip_power_state>
 80138ae:	4602      	mov	r2, r0
 80138b0:	69fb      	ldr	r3, [r7, #28]
 80138b2:	4313      	orrs	r3, r2
 80138b4:	61fb      	str	r3, [r7, #28]

	result |= inv_set_bank(s, reg >> 7);
 80138b6:	897b      	ldrh	r3, [r7, #10]
 80138b8:	09db      	lsrs	r3, r3, #7
 80138ba:	b29b      	uxth	r3, r3
 80138bc:	b2db      	uxtb	r3, r3
 80138be:	4619      	mov	r1, r3
 80138c0:	68f8      	ldr	r0, [r7, #12]
 80138c2:	f7ff ff82 	bl	80137ca <inv_set_bank>
 80138c6:	4602      	mov	r2, r0
 80138c8:	69fb      	ldr	r3, [r7, #28]
 80138ca:	4313      	orrs	r3, r2
 80138cc:	61fb      	str	r3, [r7, #28]

	while (bytesWrite<length) 
 80138ce:	e01f      	b.n	8013910 <inv_icm20948_write_mems_reg+0xbe>
	{
		int thisLen = min(INV_MAX_SERIAL_WRITE, length-bytesWrite);
 80138d0:	687a      	ldr	r2, [r7, #4]
 80138d2:	69bb      	ldr	r3, [r7, #24]
 80138d4:	1ad3      	subs	r3, r2, r3
 80138d6:	2b10      	cmp	r3, #16
 80138d8:	bf28      	it	cs
 80138da:	2310      	movcs	r3, #16
 80138dc:	613b      	str	r3, [r7, #16]

		result |= inv_icm20948_write_reg(s, regOnly+bytesWrite,&data[bytesWrite], thisLen);
 80138de:	69bb      	ldr	r3, [r7, #24]
 80138e0:	b2da      	uxtb	r2, r3
 80138e2:	7dfb      	ldrb	r3, [r7, #23]
 80138e4:	4413      	add	r3, r2
 80138e6:	b2d9      	uxtb	r1, r3
 80138e8:	683a      	ldr	r2, [r7, #0]
 80138ea:	69bb      	ldr	r3, [r7, #24]
 80138ec:	441a      	add	r2, r3
 80138ee:	693b      	ldr	r3, [r7, #16]
 80138f0:	68f8      	ldr	r0, [r7, #12]
 80138f2:	f7ff ff0a 	bl	801370a <inv_icm20948_write_reg>
 80138f6:	4602      	mov	r2, r0
 80138f8:	69fb      	ldr	r3, [r7, #28]
 80138fa:	4313      	orrs	r3, r2
 80138fc:	61fb      	str	r3, [r7, #28]

		if (result)
 80138fe:	69fb      	ldr	r3, [r7, #28]
 8013900:	2b00      	cmp	r3, #0
 8013902:	d001      	beq.n	8013908 <inv_icm20948_write_mems_reg+0xb6>
			return result;
 8013904:	69fb      	ldr	r3, [r7, #28]
 8013906:	e019      	b.n	801393c <inv_icm20948_write_mems_reg+0xea>

		bytesWrite += thisLen;
 8013908:	693b      	ldr	r3, [r7, #16]
 801390a:	69ba      	ldr	r2, [r7, #24]
 801390c:	4413      	add	r3, r2
 801390e:	61bb      	str	r3, [r7, #24]
	while (bytesWrite<length) 
 8013910:	69ba      	ldr	r2, [r7, #24]
 8013912:	687b      	ldr	r3, [r7, #4]
 8013914:	429a      	cmp	r2, r3
 8013916:	d3db      	bcc.n	80138d0 <inv_icm20948_write_mems_reg+0x7e>
	}

	if(check_reg_access_lp_disable(s, reg))   //Enable LP_EN since we disabled it at begining of this function.
 8013918:	897b      	ldrh	r3, [r7, #10]
 801391a:	4619      	mov	r1, r3
 801391c:	68f8      	ldr	r0, [r7, #12]
 801391e:	f7ff ff28 	bl	8013772 <check_reg_access_lp_disable>
 8013922:	4603      	mov	r3, r0
 8013924:	2b00      	cmp	r3, #0
 8013926:	d008      	beq.n	801393a <inv_icm20948_write_mems_reg+0xe8>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 8013928:	2201      	movs	r2, #1
 801392a:	2102      	movs	r1, #2
 801392c:	68f8      	ldr	r0, [r7, #12]
 801392e:	f7f8 fdc3 	bl	800c4b8 <inv_icm20948_set_chip_power_state>
 8013932:	4602      	mov	r2, r0
 8013934:	69fb      	ldr	r3, [r7, #28]
 8013936:	4313      	orrs	r3, r2
 8013938:	61fb      	str	r3, [r7, #28]

	return result;
 801393a:	69fb      	ldr	r3, [r7, #28]
}
 801393c:	4618      	mov	r0, r3
 801393e:	3720      	adds	r7, #32
 8013940:	46bd      	mov	sp, r7
 8013942:	bd80      	pop	{r7, pc}

08013944 <inv_icm20948_write_single_mems_reg>:
 *  @param[in]  Register address
 *  @param[in]  Data to be written
 *  @return     0 if successful.
 */
int inv_icm20948_write_single_mems_reg(struct inv_icm20948 * s, uint16_t reg, const unsigned char data)
{
 8013944:	b580      	push	{r7, lr}
 8013946:	b084      	sub	sp, #16
 8013948:	af00      	add	r7, sp, #0
 801394a:	6078      	str	r0, [r7, #4]
 801394c:	460b      	mov	r3, r1
 801394e:	807b      	strh	r3, [r7, #2]
 8013950:	4613      	mov	r3, r2
 8013952:	707b      	strb	r3, [r7, #1]
	int result = 0;
 8013954:	2300      	movs	r3, #0
 8013956:	60fb      	str	r3, [r7, #12]
	unsigned char regOnly = (unsigned char)(reg & 0x7F);
 8013958:	887b      	ldrh	r3, [r7, #2]
 801395a:	b2db      	uxtb	r3, r3
 801395c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013960:	72fb      	strb	r3, [r7, #11]


	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 8013962:	6878      	ldr	r0, [r7, #4]
 8013964:	f7f8 fe52 	bl	800c60c <inv_icm20948_get_chip_power_state>
 8013968:	4603      	mov	r3, r0
 801396a:	72bb      	strb	r3, [r7, #10]

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 801396c:	7abb      	ldrb	r3, [r7, #10]
 801396e:	f003 0301 	and.w	r3, r3, #1
 8013972:	2b00      	cmp	r3, #0
 8013974:	d105      	bne.n	8013982 <inv_icm20948_write_single_mems_reg+0x3e>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 8013976:	2201      	movs	r2, #1
 8013978:	2101      	movs	r1, #1
 801397a:	6878      	ldr	r0, [r7, #4]
 801397c:	f7f8 fd9c 	bl	800c4b8 <inv_icm20948_set_chip_power_state>
 8013980:	60f8      	str	r0, [r7, #12]

	if(check_reg_access_lp_disable(s, reg))   // Check if register needs LP_EN to be disabled
 8013982:	887b      	ldrh	r3, [r7, #2]
 8013984:	4619      	mov	r1, r3
 8013986:	6878      	ldr	r0, [r7, #4]
 8013988:	f7ff fef3 	bl	8013772 <check_reg_access_lp_disable>
 801398c:	4603      	mov	r3, r0
 801398e:	2b00      	cmp	r3, #0
 8013990:	d008      	beq.n	80139a4 <inv_icm20948_write_single_mems_reg+0x60>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 8013992:	2200      	movs	r2, #0
 8013994:	2102      	movs	r1, #2
 8013996:	6878      	ldr	r0, [r7, #4]
 8013998:	f7f8 fd8e 	bl	800c4b8 <inv_icm20948_set_chip_power_state>
 801399c:	4602      	mov	r2, r0
 801399e:	68fb      	ldr	r3, [r7, #12]
 80139a0:	4313      	orrs	r3, r2
 80139a2:	60fb      	str	r3, [r7, #12]

	result |= inv_set_bank(s, reg >> 7);
 80139a4:	887b      	ldrh	r3, [r7, #2]
 80139a6:	09db      	lsrs	r3, r3, #7
 80139a8:	b29b      	uxth	r3, r3
 80139aa:	b2db      	uxtb	r3, r3
 80139ac:	4619      	mov	r1, r3
 80139ae:	6878      	ldr	r0, [r7, #4]
 80139b0:	f7ff ff0b 	bl	80137ca <inv_set_bank>
 80139b4:	4602      	mov	r2, r0
 80139b6:	68fb      	ldr	r3, [r7, #12]
 80139b8:	4313      	orrs	r3, r2
 80139ba:	60fb      	str	r3, [r7, #12]
	result |= inv_icm20948_write_reg(s, regOnly, &data, 1);
 80139bc:	1c7a      	adds	r2, r7, #1
 80139be:	7af9      	ldrb	r1, [r7, #11]
 80139c0:	2301      	movs	r3, #1
 80139c2:	6878      	ldr	r0, [r7, #4]
 80139c4:	f7ff fea1 	bl	801370a <inv_icm20948_write_reg>
 80139c8:	4602      	mov	r2, r0
 80139ca:	68fb      	ldr	r3, [r7, #12]
 80139cc:	4313      	orrs	r3, r2
 80139ce:	60fb      	str	r3, [r7, #12]

	if(check_reg_access_lp_disable(s, reg))   //Enable LP_EN since we disabled it at begining of this function.
 80139d0:	887b      	ldrh	r3, [r7, #2]
 80139d2:	4619      	mov	r1, r3
 80139d4:	6878      	ldr	r0, [r7, #4]
 80139d6:	f7ff fecc 	bl	8013772 <check_reg_access_lp_disable>
 80139da:	4603      	mov	r3, r0
 80139dc:	2b00      	cmp	r3, #0
 80139de:	d008      	beq.n	80139f2 <inv_icm20948_write_single_mems_reg+0xae>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 80139e0:	2201      	movs	r2, #1
 80139e2:	2102      	movs	r1, #2
 80139e4:	6878      	ldr	r0, [r7, #4]
 80139e6:	f7f8 fd67 	bl	800c4b8 <inv_icm20948_set_chip_power_state>
 80139ea:	4602      	mov	r2, r0
 80139ec:	68fb      	ldr	r3, [r7, #12]
 80139ee:	4313      	orrs	r3, r2
 80139f0:	60fb      	str	r3, [r7, #12]

	return result;
 80139f2:	68fb      	ldr	r3, [r7, #12]
}
 80139f4:	4618      	mov	r0, r3
 80139f6:	3710      	adds	r7, #16
 80139f8:	46bd      	mov	sp, r7
 80139fa:	bd80      	pop	{r7, pc}

080139fc <inv_icm20948_read_mems_reg>:
 *  @param[in]  Length of data
 *  @param[in]  Data to be written
 *  @return     0 if successful.
 */
int inv_icm20948_read_mems_reg(struct inv_icm20948 * s, uint16_t reg, unsigned int length, unsigned char *data)
{
 80139fc:	b580      	push	{r7, lr}
 80139fe:	b08c      	sub	sp, #48	; 0x30
 8013a00:	af00      	add	r7, sp, #0
 8013a02:	60f8      	str	r0, [r7, #12]
 8013a04:	607a      	str	r2, [r7, #4]
 8013a06:	603b      	str	r3, [r7, #0]
 8013a08:	460b      	mov	r3, r1
 8013a0a:	817b      	strh	r3, [r7, #10]
	int result = 0;
 8013a0c:	2300      	movs	r3, #0
 8013a0e:	62fb      	str	r3, [r7, #44]	; 0x2c
	unsigned int bytesRead = 0;
 8013a10:	2300      	movs	r3, #0
 8013a12:	62bb      	str	r3, [r7, #40]	; 0x28
	unsigned char regOnly = (unsigned char)(reg & 0x7F);
 8013a14:	897b      	ldrh	r3, [r7, #10]
 8013a16:	b2db      	uxtb	r3, r3
 8013a18:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013a1c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	unsigned char i, dat[INV_MAX_SERIAL_READ];
	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 8013a20:	68f8      	ldr	r0, [r7, #12]
 8013a22:	f7f8 fdf3 	bl	800c60c <inv_icm20948_get_chip_power_state>
 8013a26:	4603      	mov	r3, r0
 8013a28:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 8013a2c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8013a30:	f003 0301 	and.w	r3, r3, #1
 8013a34:	2b00      	cmp	r3, #0
 8013a36:	d105      	bne.n	8013a44 <inv_icm20948_read_mems_reg+0x48>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 8013a38:	2201      	movs	r2, #1
 8013a3a:	2101      	movs	r1, #1
 8013a3c:	68f8      	ldr	r0, [r7, #12]
 8013a3e:	f7f8 fd3b 	bl	800c4b8 <inv_icm20948_set_chip_power_state>
 8013a42:	62f8      	str	r0, [r7, #44]	; 0x2c

	if(check_reg_access_lp_disable(s, reg))   // Check if register needs LP_EN to be disabled
 8013a44:	897b      	ldrh	r3, [r7, #10]
 8013a46:	4619      	mov	r1, r3
 8013a48:	68f8      	ldr	r0, [r7, #12]
 8013a4a:	f7ff fe92 	bl	8013772 <check_reg_access_lp_disable>
 8013a4e:	4603      	mov	r3, r0
 8013a50:	2b00      	cmp	r3, #0
 8013a52:	d008      	beq.n	8013a66 <inv_icm20948_read_mems_reg+0x6a>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);  //Disable LP_EN
 8013a54:	2200      	movs	r2, #0
 8013a56:	2102      	movs	r1, #2
 8013a58:	68f8      	ldr	r0, [r7, #12]
 8013a5a:	f7f8 fd2d 	bl	800c4b8 <inv_icm20948_set_chip_power_state>
 8013a5e:	4602      	mov	r2, r0
 8013a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a62:	4313      	orrs	r3, r2
 8013a64:	62fb      	str	r3, [r7, #44]	; 0x2c

	result |= inv_set_bank(s, reg >> 7);
 8013a66:	897b      	ldrh	r3, [r7, #10]
 8013a68:	09db      	lsrs	r3, r3, #7
 8013a6a:	b29b      	uxth	r3, r3
 8013a6c:	b2db      	uxtb	r3, r3
 8013a6e:	4619      	mov	r1, r3
 8013a70:	68f8      	ldr	r0, [r7, #12]
 8013a72:	f7ff feaa 	bl	80137ca <inv_set_bank>
 8013a76:	4602      	mov	r2, r0
 8013a78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013a7a:	4313      	orrs	r3, r2
 8013a7c:	62fb      	str	r3, [r7, #44]	; 0x2c

	while (bytesRead<length) 
 8013a7e:	e038      	b.n	8013af2 <inv_icm20948_read_mems_reg+0xf6>
	{
		int thisLen = min(INV_MAX_SERIAL_READ, length-bytesRead);
 8013a80:	687a      	ldr	r2, [r7, #4]
 8013a82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a84:	1ad3      	subs	r3, r2, r3
 8013a86:	2b10      	cmp	r3, #16
 8013a88:	bf28      	it	cs
 8013a8a:	2310      	movcs	r3, #16
 8013a8c:	623b      	str	r3, [r7, #32]
		if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 8013a8e:	68fb      	ldr	r3, [r7, #12]
 8013a90:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8013a94:	2b02      	cmp	r3, #2
 8013a96:	d112      	bne.n	8013abe <inv_icm20948_read_mems_reg+0xc2>
			result |= inv_icm20948_read_reg(s, regOnly+bytesRead, &dat[bytesRead], thisLen);
 8013a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013a9a:	b2da      	uxtb	r2, r3
 8013a9c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013aa0:	4413      	add	r3, r2
 8013aa2:	b2d9      	uxtb	r1, r3
 8013aa4:	f107 0210 	add.w	r2, r7, #16
 8013aa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013aaa:	441a      	add	r2, r3
 8013aac:	6a3b      	ldr	r3, [r7, #32]
 8013aae:	68f8      	ldr	r0, [r7, #12]
 8013ab0:	f7ff fe18 	bl	80136e4 <inv_icm20948_read_reg>
 8013ab4:	4602      	mov	r2, r0
 8013ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ab8:	4313      	orrs	r3, r2
 8013aba:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013abc:	e010      	b.n	8013ae0 <inv_icm20948_read_mems_reg+0xe4>
		} else {
			result |= inv_icm20948_read_reg(s, regOnly+bytesRead, &data[bytesRead],thisLen);
 8013abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013ac0:	b2da      	uxtb	r2, r3
 8013ac2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013ac6:	4413      	add	r3, r2
 8013ac8:	b2d9      	uxtb	r1, r3
 8013aca:	683a      	ldr	r2, [r7, #0]
 8013acc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013ace:	441a      	add	r2, r3
 8013ad0:	6a3b      	ldr	r3, [r7, #32]
 8013ad2:	68f8      	ldr	r0, [r7, #12]
 8013ad4:	f7ff fe06 	bl	80136e4 <inv_icm20948_read_reg>
 8013ad8:	4602      	mov	r2, r0
 8013ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013adc:	4313      	orrs	r3, r2
 8013ade:	62fb      	str	r3, [r7, #44]	; 0x2c
		}

		if (result)
 8013ae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ae2:	2b00      	cmp	r3, #0
 8013ae4:	d001      	beq.n	8013aea <inv_icm20948_read_mems_reg+0xee>
			return result;
 8013ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013ae8:	e037      	b.n	8013b5a <inv_icm20948_read_mems_reg+0x15e>

		bytesRead += thisLen;
 8013aea:	6a3b      	ldr	r3, [r7, #32]
 8013aec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013aee:	4413      	add	r3, r2
 8013af0:	62bb      	str	r3, [r7, #40]	; 0x28
	while (bytesRead<length) 
 8013af2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013af4:	687b      	ldr	r3, [r7, #4]
 8013af6:	429a      	cmp	r2, r3
 8013af8:	d3c2      	bcc.n	8013a80 <inv_icm20948_read_mems_reg+0x84>
	}

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 8013afa:	68fb      	ldr	r3, [r7, #12]
 8013afc:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8013b00:	2b02      	cmp	r3, #2
 8013b02:	d118      	bne.n	8013b36 <inv_icm20948_read_mems_reg+0x13a>
		for (i=0; i< length; i++) {
 8013b04:	2300      	movs	r3, #0
 8013b06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013b0a:	e00f      	b.n	8013b2c <inv_icm20948_read_mems_reg+0x130>
			*data= dat[i];
 8013b0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013b10:	3330      	adds	r3, #48	; 0x30
 8013b12:	443b      	add	r3, r7
 8013b14:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 8013b18:	683b      	ldr	r3, [r7, #0]
 8013b1a:	701a      	strb	r2, [r3, #0]
			data++;
 8013b1c:	683b      	ldr	r3, [r7, #0]
 8013b1e:	3301      	adds	r3, #1
 8013b20:	603b      	str	r3, [r7, #0]
		for (i=0; i< length; i++) {
 8013b22:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013b26:	3301      	adds	r3, #1
 8013b28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013b2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013b30:	687a      	ldr	r2, [r7, #4]
 8013b32:	429a      	cmp	r2, r3
 8013b34:	d8ea      	bhi.n	8013b0c <inv_icm20948_read_mems_reg+0x110>
		}
	}

	if(check_reg_access_lp_disable(s, reg))    // Check if register needs LP_EN to be enabled  
 8013b36:	897b      	ldrh	r3, [r7, #10]
 8013b38:	4619      	mov	r1, r3
 8013b3a:	68f8      	ldr	r0, [r7, #12]
 8013b3c:	f7ff fe19 	bl	8013772 <check_reg_access_lp_disable>
 8013b40:	4603      	mov	r3, r0
 8013b42:	2b00      	cmp	r3, #0
 8013b44:	d008      	beq.n	8013b58 <inv_icm20948_read_mems_reg+0x15c>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);  //Enable LP_EN
 8013b46:	2201      	movs	r2, #1
 8013b48:	2102      	movs	r1, #2
 8013b4a:	68f8      	ldr	r0, [r7, #12]
 8013b4c:	f7f8 fcb4 	bl	800c4b8 <inv_icm20948_set_chip_power_state>
 8013b50:	4602      	mov	r2, r0
 8013b52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013b54:	4313      	orrs	r3, r2
 8013b56:	62fb      	str	r3, [r7, #44]	; 0x2c

	return result;
 8013b58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8013b5a:	4618      	mov	r0, r3
 8013b5c:	3730      	adds	r7, #48	; 0x30
 8013b5e:	46bd      	mov	sp, r7
 8013b60:	bd80      	pop	{r7, pc}

08013b62 <inv_icm20948_read_mems>:
 *  @param[in]  number of byte to be read
 *  @param[in]  input data from the register
 *  @return     0 if successful.
 */
int inv_icm20948_read_mems(struct inv_icm20948 * s, unsigned short reg, unsigned int length, unsigned char *data)
{
 8013b62:	b580      	push	{r7, lr}
 8013b64:	b08e      	sub	sp, #56	; 0x38
 8013b66:	af00      	add	r7, sp, #0
 8013b68:	60f8      	str	r0, [r7, #12]
 8013b6a:	607a      	str	r2, [r7, #4]
 8013b6c:	603b      	str	r3, [r7, #0]
 8013b6e:	460b      	mov	r3, r1
 8013b70:	817b      	strh	r3, [r7, #10]
	int result=0;
 8013b72:	2300      	movs	r3, #0
 8013b74:	637b      	str	r3, [r7, #52]	; 0x34
	unsigned int bytesWritten = 0;
 8013b76:	2300      	movs	r3, #0
 8013b78:	633b      	str	r3, [r7, #48]	; 0x30
	unsigned int thisLen;
	unsigned char i, dat[INV_MAX_SERIAL_READ] = {0};
 8013b7a:	2300      	movs	r3, #0
 8013b7c:	61bb      	str	r3, [r7, #24]
 8013b7e:	f107 031c 	add.w	r3, r7, #28
 8013b82:	2200      	movs	r2, #0
 8013b84:	601a      	str	r2, [r3, #0]
 8013b86:	605a      	str	r2, [r3, #4]
 8013b88:	609a      	str	r2, [r3, #8]
	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 8013b8a:	68f8      	ldr	r0, [r7, #12]
 8013b8c:	f7f8 fd3e 	bl	800c60c <inv_icm20948_get_chip_power_state>
 8013b90:	4603      	mov	r3, r0
 8013b92:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
	unsigned char lBankSelected;
	unsigned char lStartAddrSelected;

	if(!data)
 8013b96:	683b      	ldr	r3, [r7, #0]
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	d102      	bne.n	8013ba2 <inv_icm20948_read_mems+0x40>
		return -1;
 8013b9c:	f04f 33ff 	mov.w	r3, #4294967295
 8013ba0:	e0bf      	b.n	8013d22 <inv_icm20948_read_mems+0x1c0>

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 8013ba2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8013ba6:	f003 0301 	and.w	r3, r3, #1
 8013baa:	2b00      	cmp	r3, #0
 8013bac:	d105      	bne.n	8013bba <inv_icm20948_read_mems+0x58>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 8013bae:	2201      	movs	r2, #1
 8013bb0:	2101      	movs	r1, #1
 8013bb2:	68f8      	ldr	r0, [r7, #12]
 8013bb4:	f7f8 fc80 	bl	800c4b8 <inv_icm20948_set_chip_power_state>
 8013bb8:	6378      	str	r0, [r7, #52]	; 0x34

	if(check_reg_access_lp_disable(s, reg))
 8013bba:	897b      	ldrh	r3, [r7, #10]
 8013bbc:	4619      	mov	r1, r3
 8013bbe:	68f8      	ldr	r0, [r7, #12]
 8013bc0:	f7ff fdd7 	bl	8013772 <check_reg_access_lp_disable>
 8013bc4:	4603      	mov	r3, r0
 8013bc6:	2b00      	cmp	r3, #0
 8013bc8:	d008      	beq.n	8013bdc <inv_icm20948_read_mems+0x7a>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);
 8013bca:	2200      	movs	r2, #0
 8013bcc:	2102      	movs	r1, #2
 8013bce:	68f8      	ldr	r0, [r7, #12]
 8013bd0:	f7f8 fc72 	bl	800c4b8 <inv_icm20948_set_chip_power_state>
 8013bd4:	4602      	mov	r2, r0
 8013bd6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013bd8:	4313      	orrs	r3, r2
 8013bda:	637b      	str	r3, [r7, #52]	; 0x34

	result |= inv_set_bank(s, 0);
 8013bdc:	2100      	movs	r1, #0
 8013bde:	68f8      	ldr	r0, [r7, #12]
 8013be0:	f7ff fdf3 	bl	80137ca <inv_set_bank>
 8013be4:	4602      	mov	r2, r0
 8013be6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013be8:	4313      	orrs	r3, r2
 8013bea:	637b      	str	r3, [r7, #52]	; 0x34

	lBankSelected = (reg >> 8);
 8013bec:	897b      	ldrh	r3, [r7, #10]
 8013bee:	0a1b      	lsrs	r3, r3, #8
 8013bf0:	b29b      	uxth	r3, r3
 8013bf2:	b2db      	uxtb	r3, r3
 8013bf4:	75fb      	strb	r3, [r7, #23]
	if (lBankSelected != s->lLastBankSelected)
 8013bf6:	68fb      	ldr	r3, [r7, #12]
 8013bf8:	f893 24dc 	ldrb.w	r2, [r3, #1244]	; 0x4dc
 8013bfc:	7dfb      	ldrb	r3, [r7, #23]
 8013bfe:	429a      	cmp	r2, r3
 8013c00:	d05b      	beq.n	8013cba <inv_icm20948_read_mems+0x158>
	{
		result |= inv_icm20948_write_reg(s, REG_MEM_BANK_SEL, &lBankSelected, 1);
 8013c02:	f107 0217 	add.w	r2, r7, #23
 8013c06:	2301      	movs	r3, #1
 8013c08:	217e      	movs	r1, #126	; 0x7e
 8013c0a:	68f8      	ldr	r0, [r7, #12]
 8013c0c:	f7ff fd7d 	bl	801370a <inv_icm20948_write_reg>
 8013c10:	4602      	mov	r2, r0
 8013c12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013c14:	4313      	orrs	r3, r2
 8013c16:	637b      	str	r3, [r7, #52]	; 0x34
		if (result)
 8013c18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013c1a:	2b00      	cmp	r3, #0
 8013c1c:	d001      	beq.n	8013c22 <inv_icm20948_read_mems+0xc0>
			return result;
 8013c1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013c20:	e07f      	b.n	8013d22 <inv_icm20948_read_mems+0x1c0>
		s->lLastBankSelected = lBankSelected;
 8013c22:	7dfa      	ldrb	r2, [r7, #23]
 8013c24:	68fb      	ldr	r3, [r7, #12]
 8013c26:	f883 24dc 	strb.w	r2, [r3, #1244]	; 0x4dc
	}

	while (bytesWritten < length) 
 8013c2a:	e046      	b.n	8013cba <inv_icm20948_read_mems+0x158>
	{
		lStartAddrSelected = (reg & 0xff);
 8013c2c:	897b      	ldrh	r3, [r7, #10]
 8013c2e:	b2db      	uxtb	r3, r3
 8013c30:	75bb      	strb	r3, [r7, #22]
		/* Sets the starting read or write address for the selected memory, inside of the selected page (see MEM_SEL Register).
		   Contents are changed after read or write of the selected memory.
		   This register must be written prior to each access to initialize the register to the proper starting address.
		   The address will auto increment during burst transactions.  Two consecutive bursts without re-initializing the start address would skip one address. */
		result |= inv_icm20948_write_reg(s, REG_MEM_START_ADDR, &lStartAddrSelected, 1);
 8013c32:	f107 0216 	add.w	r2, r7, #22
 8013c36:	2301      	movs	r3, #1
 8013c38:	217c      	movs	r1, #124	; 0x7c
 8013c3a:	68f8      	ldr	r0, [r7, #12]
 8013c3c:	f7ff fd65 	bl	801370a <inv_icm20948_write_reg>
 8013c40:	4602      	mov	r2, r0
 8013c42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013c44:	4313      	orrs	r3, r2
 8013c46:	637b      	str	r3, [r7, #52]	; 0x34
		if (result)
 8013c48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013c4a:	2b00      	cmp	r3, #0
 8013c4c:	d001      	beq.n	8013c52 <inv_icm20948_read_mems+0xf0>
			return result;
 8013c4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013c50:	e067      	b.n	8013d22 <inv_icm20948_read_mems+0x1c0>

		thisLen = min(INV_MAX_SERIAL_READ, length-bytesWritten);
 8013c52:	687a      	ldr	r2, [r7, #4]
 8013c54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c56:	1ad3      	subs	r3, r2, r3
 8013c58:	2b10      	cmp	r3, #16
 8013c5a:	bf28      	it	cs
 8013c5c:	2310      	movcs	r3, #16
 8013c5e:	62bb      	str	r3, [r7, #40]	; 0x28
		/* Write data */
		if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 8013c60:	68fb      	ldr	r3, [r7, #12]
 8013c62:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8013c66:	2b02      	cmp	r3, #2
 8013c68:	d10d      	bne.n	8013c86 <inv_icm20948_read_mems+0x124>
			result |= inv_icm20948_read_reg(s, REG_MEM_R_W, &dat[bytesWritten], thisLen);
 8013c6a:	f107 0218 	add.w	r2, r7, #24
 8013c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c70:	441a      	add	r2, r3
 8013c72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c74:	217d      	movs	r1, #125	; 0x7d
 8013c76:	68f8      	ldr	r0, [r7, #12]
 8013c78:	f7ff fd34 	bl	80136e4 <inv_icm20948_read_reg>
 8013c7c:	4602      	mov	r2, r0
 8013c7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013c80:	4313      	orrs	r3, r2
 8013c82:	637b      	str	r3, [r7, #52]	; 0x34
 8013c84:	e00b      	b.n	8013c9e <inv_icm20948_read_mems+0x13c>
		} else {
			result |= inv_icm20948_read_reg(s, REG_MEM_R_W, &data[bytesWritten], thisLen);
 8013c86:	683a      	ldr	r2, [r7, #0]
 8013c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8013c8a:	441a      	add	r2, r3
 8013c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c8e:	217d      	movs	r1, #125	; 0x7d
 8013c90:	68f8      	ldr	r0, [r7, #12]
 8013c92:	f7ff fd27 	bl	80136e4 <inv_icm20948_read_reg>
 8013c96:	4602      	mov	r2, r0
 8013c98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013c9a:	4313      	orrs	r3, r2
 8013c9c:	637b      	str	r3, [r7, #52]	; 0x34
		}
		if (result)
 8013c9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013ca0:	2b00      	cmp	r3, #0
 8013ca2:	d001      	beq.n	8013ca8 <inv_icm20948_read_mems+0x146>
			return result;
 8013ca4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013ca6:	e03c      	b.n	8013d22 <inv_icm20948_read_mems+0x1c0>

		bytesWritten += thisLen;
 8013ca8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013cac:	4413      	add	r3, r2
 8013cae:	633b      	str	r3, [r7, #48]	; 0x30
		reg += thisLen;
 8013cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013cb2:	b29a      	uxth	r2, r3
 8013cb4:	897b      	ldrh	r3, [r7, #10]
 8013cb6:	4413      	add	r3, r2
 8013cb8:	817b      	strh	r3, [r7, #10]
	while (bytesWritten < length) 
 8013cba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8013cbc:	687b      	ldr	r3, [r7, #4]
 8013cbe:	429a      	cmp	r2, r3
 8013cc0:	d3b4      	bcc.n	8013c2c <inv_icm20948_read_mems+0xca>
	}

	if(s->base_state.serial_interface == SERIAL_INTERFACE_SPI) {
 8013cc2:	68fb      	ldr	r3, [r7, #12]
 8013cc4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8013cc8:	2b02      	cmp	r3, #2
 8013cca:	d118      	bne.n	8013cfe <inv_icm20948_read_mems+0x19c>
		for (i=0; i< length; i++) {
 8013ccc:	2300      	movs	r3, #0
 8013cce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8013cd2:	e00f      	b.n	8013cf4 <inv_icm20948_read_mems+0x192>
			*data= dat[i];
 8013cd4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013cd8:	3338      	adds	r3, #56	; 0x38
 8013cda:	443b      	add	r3, r7
 8013cdc:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 8013ce0:	683b      	ldr	r3, [r7, #0]
 8013ce2:	701a      	strb	r2, [r3, #0]
			data++;
 8013ce4:	683b      	ldr	r3, [r7, #0]
 8013ce6:	3301      	adds	r3, #1
 8013ce8:	603b      	str	r3, [r7, #0]
		for (i=0; i< length; i++) {
 8013cea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013cee:	3301      	adds	r3, #1
 8013cf0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8013cf4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013cf8:	687a      	ldr	r2, [r7, #4]
 8013cfa:	429a      	cmp	r2, r3
 8013cfc:	d8ea      	bhi.n	8013cd4 <inv_icm20948_read_mems+0x172>
		}
	}

	//Enable LP_EN if we disabled it at begining of this function.
	if(check_reg_access_lp_disable(s, reg))
 8013cfe:	897b      	ldrh	r3, [r7, #10]
 8013d00:	4619      	mov	r1, r3
 8013d02:	68f8      	ldr	r0, [r7, #12]
 8013d04:	f7ff fd35 	bl	8013772 <check_reg_access_lp_disable>
 8013d08:	4603      	mov	r3, r0
 8013d0a:	2b00      	cmp	r3, #0
 8013d0c:	d008      	beq.n	8013d20 <inv_icm20948_read_mems+0x1be>
		result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 8013d0e:	2201      	movs	r2, #1
 8013d10:	2102      	movs	r1, #2
 8013d12:	68f8      	ldr	r0, [r7, #12]
 8013d14:	f7f8 fbd0 	bl	800c4b8 <inv_icm20948_set_chip_power_state>
 8013d18:	4602      	mov	r2, r0
 8013d1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013d1c:	4313      	orrs	r3, r2
 8013d1e:	637b      	str	r3, [r7, #52]	; 0x34

	return result;
 8013d20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8013d22:	4618      	mov	r0, r3
 8013d24:	3738      	adds	r7, #56	; 0x38
 8013d26:	46bd      	mov	sp, r7
 8013d28:	bd80      	pop	{r7, pc}

08013d2a <inv_icm20948_write_mems>:
 *  @param[in]   number of byte to be written
 *  @param[out]  output data from the register
 *  @return     0 if successful.
 */
int inv_icm20948_write_mems(struct inv_icm20948 * s, unsigned short reg, unsigned int length, const unsigned char *data)
{
 8013d2a:	b580      	push	{r7, lr}
 8013d2c:	b08a      	sub	sp, #40	; 0x28
 8013d2e:	af00      	add	r7, sp, #0
 8013d30:	60f8      	str	r0, [r7, #12]
 8013d32:	607a      	str	r2, [r7, #4]
 8013d34:	603b      	str	r3, [r7, #0]
 8013d36:	460b      	mov	r3, r1
 8013d38:	817b      	strh	r3, [r7, #10]
	int result=0;
 8013d3a:	2300      	movs	r3, #0
 8013d3c:	627b      	str	r3, [r7, #36]	; 0x24
	unsigned int bytesWritten = 0;
 8013d3e:	2300      	movs	r3, #0
 8013d40:	623b      	str	r3, [r7, #32]
	unsigned int thisLen;
	unsigned char lBankSelected;
	unsigned char lStartAddrSelected;

	unsigned char power_state = inv_icm20948_get_chip_power_state(s);
 8013d42:	68f8      	ldr	r0, [r7, #12]
 8013d44:	f7f8 fc62 	bl	800c60c <inv_icm20948_get_chip_power_state>
 8013d48:	4603      	mov	r3, r0
 8013d4a:	77fb      	strb	r3, [r7, #31]

	if(!data)
 8013d4c:	683b      	ldr	r3, [r7, #0]
 8013d4e:	2b00      	cmp	r3, #0
 8013d50:	d102      	bne.n	8013d58 <inv_icm20948_write_mems+0x2e>
		return -1;
 8013d52:	f04f 33ff 	mov.w	r3, #4294967295
 8013d56:	e07d      	b.n	8013e54 <inv_icm20948_write_mems+0x12a>

	if((power_state & CHIP_AWAKE) == 0)   // Wake up chip since it is asleep
 8013d58:	7ffb      	ldrb	r3, [r7, #31]
 8013d5a:	f003 0301 	and.w	r3, r3, #1
 8013d5e:	2b00      	cmp	r3, #0
 8013d60:	d105      	bne.n	8013d6e <inv_icm20948_write_mems+0x44>
		result = inv_icm20948_set_chip_power_state(s, CHIP_AWAKE, 1);
 8013d62:	2201      	movs	r2, #1
 8013d64:	2101      	movs	r1, #1
 8013d66:	68f8      	ldr	r0, [r7, #12]
 8013d68:	f7f8 fba6 	bl	800c4b8 <inv_icm20948_set_chip_power_state>
 8013d6c:	6278      	str	r0, [r7, #36]	; 0x24

	result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 0);
 8013d6e:	2200      	movs	r2, #0
 8013d70:	2102      	movs	r1, #2
 8013d72:	68f8      	ldr	r0, [r7, #12]
 8013d74:	f7f8 fba0 	bl	800c4b8 <inv_icm20948_set_chip_power_state>
 8013d78:	4602      	mov	r2, r0
 8013d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d7c:	4313      	orrs	r3, r2
 8013d7e:	627b      	str	r3, [r7, #36]	; 0x24

	result |= inv_set_bank(s, 0);
 8013d80:	2100      	movs	r1, #0
 8013d82:	68f8      	ldr	r0, [r7, #12]
 8013d84:	f7ff fd21 	bl	80137ca <inv_set_bank>
 8013d88:	4602      	mov	r2, r0
 8013d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d8c:	4313      	orrs	r3, r2
 8013d8e:	627b      	str	r3, [r7, #36]	; 0x24

	lBankSelected = (reg >> 8);
 8013d90:	897b      	ldrh	r3, [r7, #10]
 8013d92:	0a1b      	lsrs	r3, r3, #8
 8013d94:	b29b      	uxth	r3, r3
 8013d96:	b2db      	uxtb	r3, r3
 8013d98:	75fb      	strb	r3, [r7, #23]
	if (lBankSelected != s->lLastBankSelected)
 8013d9a:	68fb      	ldr	r3, [r7, #12]
 8013d9c:	f893 24dc 	ldrb.w	r2, [r3, #1244]	; 0x4dc
 8013da0:	7dfb      	ldrb	r3, [r7, #23]
 8013da2:	429a      	cmp	r2, r3
 8013da4:	d048      	beq.n	8013e38 <inv_icm20948_write_mems+0x10e>
	{
		result |= inv_icm20948_write_reg(s, REG_MEM_BANK_SEL, &lBankSelected, 1);
 8013da6:	f107 0217 	add.w	r2, r7, #23
 8013daa:	2301      	movs	r3, #1
 8013dac:	217e      	movs	r1, #126	; 0x7e
 8013dae:	68f8      	ldr	r0, [r7, #12]
 8013db0:	f7ff fcab 	bl	801370a <inv_icm20948_write_reg>
 8013db4:	4602      	mov	r2, r0
 8013db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013db8:	4313      	orrs	r3, r2
 8013dba:	627b      	str	r3, [r7, #36]	; 0x24
		if (result)
 8013dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013dbe:	2b00      	cmp	r3, #0
 8013dc0:	d001      	beq.n	8013dc6 <inv_icm20948_write_mems+0x9c>
			return result;
 8013dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013dc4:	e046      	b.n	8013e54 <inv_icm20948_write_mems+0x12a>
		s->lLastBankSelected = lBankSelected;
 8013dc6:	7dfa      	ldrb	r2, [r7, #23]
 8013dc8:	68fb      	ldr	r3, [r7, #12]
 8013dca:	f883 24dc 	strb.w	r2, [r3, #1244]	; 0x4dc
	}

	while (bytesWritten < length)
 8013dce:	e033      	b.n	8013e38 <inv_icm20948_write_mems+0x10e>
	{
		lStartAddrSelected = (reg & 0xff);
 8013dd0:	897b      	ldrh	r3, [r7, #10]
 8013dd2:	b2db      	uxtb	r3, r3
 8013dd4:	75bb      	strb	r3, [r7, #22]
		/* Sets the starting read or write address for the selected memory, inside of the selected page (see MEM_SEL Register).
           Contents are changed after read or write of the selected memory.
           This register must be written prior to each access to initialize the register to the proper starting address.
           The address will auto increment during burst transactions.  Two consecutive bursts without re-initializing the start address would skip one address. */
		result |= inv_icm20948_write_reg(s, REG_MEM_START_ADDR, &lStartAddrSelected, 1);
 8013dd6:	f107 0216 	add.w	r2, r7, #22
 8013dda:	2301      	movs	r3, #1
 8013ddc:	217c      	movs	r1, #124	; 0x7c
 8013dde:	68f8      	ldr	r0, [r7, #12]
 8013de0:	f7ff fc93 	bl	801370a <inv_icm20948_write_reg>
 8013de4:	4602      	mov	r2, r0
 8013de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013de8:	4313      	orrs	r3, r2
 8013dea:	627b      	str	r3, [r7, #36]	; 0x24
		if (result)
 8013dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013dee:	2b00      	cmp	r3, #0
 8013df0:	d001      	beq.n	8013df6 <inv_icm20948_write_mems+0xcc>
			return result;
 8013df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013df4:	e02e      	b.n	8013e54 <inv_icm20948_write_mems+0x12a>

		thisLen = min(INV_MAX_SERIAL_WRITE, length-bytesWritten);
 8013df6:	687a      	ldr	r2, [r7, #4]
 8013df8:	6a3b      	ldr	r3, [r7, #32]
 8013dfa:	1ad3      	subs	r3, r2, r3
 8013dfc:	2b10      	cmp	r3, #16
 8013dfe:	bf28      	it	cs
 8013e00:	2310      	movcs	r3, #16
 8013e02:	61bb      	str	r3, [r7, #24]

		/* Write data */
		result |= inv_icm20948_write_reg(s, REG_MEM_R_W, &data[bytesWritten], thisLen);
 8013e04:	683a      	ldr	r2, [r7, #0]
 8013e06:	6a3b      	ldr	r3, [r7, #32]
 8013e08:	441a      	add	r2, r3
 8013e0a:	69bb      	ldr	r3, [r7, #24]
 8013e0c:	217d      	movs	r1, #125	; 0x7d
 8013e0e:	68f8      	ldr	r0, [r7, #12]
 8013e10:	f7ff fc7b 	bl	801370a <inv_icm20948_write_reg>
 8013e14:	4602      	mov	r2, r0
 8013e16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013e18:	4313      	orrs	r3, r2
 8013e1a:	627b      	str	r3, [r7, #36]	; 0x24
		if (result)
 8013e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013e1e:	2b00      	cmp	r3, #0
 8013e20:	d001      	beq.n	8013e26 <inv_icm20948_write_mems+0xfc>
			return result;
 8013e22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013e24:	e016      	b.n	8013e54 <inv_icm20948_write_mems+0x12a>

		bytesWritten += thisLen;
 8013e26:	6a3a      	ldr	r2, [r7, #32]
 8013e28:	69bb      	ldr	r3, [r7, #24]
 8013e2a:	4413      	add	r3, r2
 8013e2c:	623b      	str	r3, [r7, #32]
		reg += thisLen;
 8013e2e:	69bb      	ldr	r3, [r7, #24]
 8013e30:	b29a      	uxth	r2, r3
 8013e32:	897b      	ldrh	r3, [r7, #10]
 8013e34:	4413      	add	r3, r2
 8013e36:	817b      	strh	r3, [r7, #10]
	while (bytesWritten < length)
 8013e38:	6a3a      	ldr	r2, [r7, #32]
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	429a      	cmp	r2, r3
 8013e3e:	d3c7      	bcc.n	8013dd0 <inv_icm20948_write_mems+0xa6>
	}

	//Enable LP_EN since we disabled it at begining of this function.
	result |= inv_icm20948_set_chip_power_state(s, CHIP_LP_ENABLE, 1);
 8013e40:	2201      	movs	r2, #1
 8013e42:	2102      	movs	r1, #2
 8013e44:	68f8      	ldr	r0, [r7, #12]
 8013e46:	f7f8 fb37 	bl	800c4b8 <inv_icm20948_set_chip_power_state>
 8013e4a:	4602      	mov	r2, r0
 8013e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013e4e:	4313      	orrs	r3, r2
 8013e50:	627b      	str	r3, [r7, #36]	; 0x24

	return result;
 8013e52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8013e54:	4618      	mov	r0, r3
 8013e56:	3728      	adds	r7, #40	; 0x28
 8013e58:	46bd      	mov	sp, r7
 8013e5a:	bd80      	pop	{r7, pc}

08013e5c <inv_icm20948_write_single_mems_reg_core>:
 *  @param[in]  Register address
 *  @param[in]  Data to be written
 *  @return     0 if successful.
 */
int inv_icm20948_write_single_mems_reg_core(struct inv_icm20948 * s, uint16_t reg, const uint8_t data)
{
 8013e5c:	b580      	push	{r7, lr}
 8013e5e:	b084      	sub	sp, #16
 8013e60:	af00      	add	r7, sp, #0
 8013e62:	6078      	str	r0, [r7, #4]
 8013e64:	460b      	mov	r3, r1
 8013e66:	807b      	strh	r3, [r7, #2]
 8013e68:	4613      	mov	r3, r2
 8013e6a:	707b      	strb	r3, [r7, #1]
	int result = 0;
 8013e6c:	2300      	movs	r3, #0
 8013e6e:	60fb      	str	r3, [r7, #12]
	unsigned char regOnly = (unsigned char)(reg & 0x7F);
 8013e70:	887b      	ldrh	r3, [r7, #2]
 8013e72:	b2db      	uxtb	r3, r3
 8013e74:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8013e78:	72fb      	strb	r3, [r7, #11]

	result |= inv_set_bank(s, reg >> 7);
 8013e7a:	887b      	ldrh	r3, [r7, #2]
 8013e7c:	09db      	lsrs	r3, r3, #7
 8013e7e:	b29b      	uxth	r3, r3
 8013e80:	b2db      	uxtb	r3, r3
 8013e82:	4619      	mov	r1, r3
 8013e84:	6878      	ldr	r0, [r7, #4]
 8013e86:	f7ff fca0 	bl	80137ca <inv_set_bank>
 8013e8a:	4602      	mov	r2, r0
 8013e8c:	68fb      	ldr	r3, [r7, #12]
 8013e8e:	4313      	orrs	r3, r2
 8013e90:	60fb      	str	r3, [r7, #12]
	result |= inv_icm20948_write_reg(s, regOnly, &data, 1);
 8013e92:	1c7a      	adds	r2, r7, #1
 8013e94:	7af9      	ldrb	r1, [r7, #11]
 8013e96:	2301      	movs	r3, #1
 8013e98:	6878      	ldr	r0, [r7, #4]
 8013e9a:	f7ff fc36 	bl	801370a <inv_icm20948_write_reg>
 8013e9e:	4602      	mov	r2, r0
 8013ea0:	68fb      	ldr	r3, [r7, #12]
 8013ea2:	4313      	orrs	r3, r2
 8013ea4:	60fb      	str	r3, [r7, #12]

	return result;
 8013ea6:	68fb      	ldr	r3, [r7, #12]
}
 8013ea8:	4618      	mov	r0, r3
 8013eaa:	3710      	adds	r7, #16
 8013eac:	46bd      	mov	sp, r7
 8013eae:	bd80      	pop	{r7, pc}

08013eb0 <inv_msg_setup>:
	(void)level, (void)str, (void)ap;
#endif
}

void inv_msg_setup(int level, inv_msg_printer_t printer)
{
 8013eb0:	b480      	push	{r7}
 8013eb2:	b083      	sub	sp, #12
 8013eb4:	af00      	add	r7, sp, #0
 8013eb6:	6078      	str	r0, [r7, #4]
 8013eb8:	6039      	str	r1, [r7, #0]
	msg_level   = level;
 8013eba:	4a0c      	ldr	r2, [pc, #48]	; (8013eec <inv_msg_setup+0x3c>)
 8013ebc:	687b      	ldr	r3, [r7, #4]
 8013ebe:	6013      	str	r3, [r2, #0]
	if (level < INV_MSG_LEVEL_OFF)
 8013ec0:	687b      	ldr	r3, [r7, #4]
 8013ec2:	2b00      	cmp	r3, #0
 8013ec4:	da03      	bge.n	8013ece <inv_msg_setup+0x1e>
		msg_level = INV_MSG_LEVEL_OFF;
 8013ec6:	4b09      	ldr	r3, [pc, #36]	; (8013eec <inv_msg_setup+0x3c>)
 8013ec8:	2200      	movs	r2, #0
 8013eca:	601a      	str	r2, [r3, #0]
 8013ecc:	e005      	b.n	8013eda <inv_msg_setup+0x2a>
	else if (level > INV_MSG_LEVEL_MAX)
 8013ece:	687b      	ldr	r3, [r7, #4]
 8013ed0:	2b06      	cmp	r3, #6
 8013ed2:	dd02      	ble.n	8013eda <inv_msg_setup+0x2a>
		msg_level = INV_MSG_LEVEL_MAX;
 8013ed4:	4b05      	ldr	r3, [pc, #20]	; (8013eec <inv_msg_setup+0x3c>)
 8013ed6:	2206      	movs	r2, #6
 8013ed8:	601a      	str	r2, [r3, #0]
	msg_printer = printer;
 8013eda:	4a05      	ldr	r2, [pc, #20]	; (8013ef0 <inv_msg_setup+0x40>)
 8013edc:	683b      	ldr	r3, [r7, #0]
 8013ede:	6013      	str	r3, [r2, #0]
}
 8013ee0:	bf00      	nop
 8013ee2:	370c      	adds	r7, #12
 8013ee4:	46bd      	mov	sp, r7
 8013ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eea:	4770      	bx	lr
 8013eec:	20001704 	.word	0x20001704
 8013ef0:	20001708 	.word	0x20001708

08013ef4 <inv_msg>:

void inv_msg(int level, const char * str, ...)
{
 8013ef4:	b40e      	push	{r1, r2, r3}
 8013ef6:	b580      	push	{r7, lr}
 8013ef8:	b085      	sub	sp, #20
 8013efa:	af00      	add	r7, sp, #0
 8013efc:	6078      	str	r0, [r7, #4]
	if(level && level <= msg_level && msg_printer) {
 8013efe:	687b      	ldr	r3, [r7, #4]
 8013f00:	2b00      	cmp	r3, #0
 8013f02:	d011      	beq.n	8013f28 <inv_msg+0x34>
 8013f04:	4b0c      	ldr	r3, [pc, #48]	; (8013f38 <inv_msg+0x44>)
 8013f06:	681b      	ldr	r3, [r3, #0]
 8013f08:	687a      	ldr	r2, [r7, #4]
 8013f0a:	429a      	cmp	r2, r3
 8013f0c:	dc0c      	bgt.n	8013f28 <inv_msg+0x34>
 8013f0e:	4b0b      	ldr	r3, [pc, #44]	; (8013f3c <inv_msg+0x48>)
 8013f10:	681b      	ldr	r3, [r3, #0]
 8013f12:	2b00      	cmp	r3, #0
 8013f14:	d008      	beq.n	8013f28 <inv_msg+0x34>
		va_list ap;
		va_start(ap, str);
 8013f16:	f107 0320 	add.w	r3, r7, #32
 8013f1a:	60fb      	str	r3, [r7, #12]
		msg_printer(level, str, ap);
 8013f1c:	4b07      	ldr	r3, [pc, #28]	; (8013f3c <inv_msg+0x48>)
 8013f1e:	681b      	ldr	r3, [r3, #0]
 8013f20:	68fa      	ldr	r2, [r7, #12]
 8013f22:	69f9      	ldr	r1, [r7, #28]
 8013f24:	6878      	ldr	r0, [r7, #4]
 8013f26:	4798      	blx	r3
		va_end(ap);
	}
}
 8013f28:	bf00      	nop
 8013f2a:	3714      	adds	r7, #20
 8013f2c:	46bd      	mov	sp, r7
 8013f2e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8013f32:	b003      	add	sp, #12
 8013f34:	4770      	bx	lr
 8013f36:	bf00      	nop
 8013f38:	20001704 	.word	0x20001704
 8013f3c:	20001708 	.word	0x20001708

08013f40 <sh1106_Reset>:
#include <string.h> // For memcpy

#if defined(SH1106_USE_I2C)

void sh1106_Reset(void)
{
 8013f40:	b580      	push	{r7, lr}
 8013f42:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
    // Reset the OLED
    HAL_GPIO_WritePin(SH1106_Reset_Port, SH1106_Reset_Pin, GPIO_PIN_RESET);
 8013f44:	2200      	movs	r2, #0
 8013f46:	2101      	movs	r1, #1
 8013f48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8013f4c:	f7f0 fcd4 	bl	80048f8 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8013f50:	200a      	movs	r0, #10
 8013f52:	f7ef f84f 	bl	8002ff4 <HAL_Delay>
    HAL_GPIO_WritePin(SH1106_Reset_Port, SH1106_Reset_Pin, GPIO_PIN_SET);
 8013f56:	2201      	movs	r2, #1
 8013f58:	2101      	movs	r1, #1
 8013f5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8013f5e:	f7f0 fccb 	bl	80048f8 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8013f62:	200a      	movs	r0, #10
 8013f64:	f7ef f846 	bl	8002ff4 <HAL_Delay>
}
 8013f68:	bf00      	nop
 8013f6a:	bd80      	pop	{r7, pc}

08013f6c <sh1106_WriteCommand>:

// Send a byte to the command register
void sh1106_WriteCommand(uint8_t byte)
{
 8013f6c:	b580      	push	{r7, lr}
 8013f6e:	b086      	sub	sp, #24
 8013f70:	af02      	add	r7, sp, #8
 8013f72:	4603      	mov	r3, r0
 8013f74:	71fb      	strb	r3, [r7, #7]
    uint8_t dt[2];

    dt[0] = 0x00;
 8013f76:	2300      	movs	r3, #0
 8013f78:	733b      	strb	r3, [r7, #12]
    dt[1] = byte;
 8013f7a:	79fb      	ldrb	r3, [r7, #7]
 8013f7c:	737b      	strb	r3, [r7, #13]

    HAL_I2C_Master_Transmit(&SH1106_I2C_PORT, SH1106_I2C_ADDR, dt, 2, HAL_MAX_DELAY);
 8013f7e:	f107 020c 	add.w	r2, r7, #12
 8013f82:	f04f 33ff 	mov.w	r3, #4294967295
 8013f86:	9300      	str	r3, [sp, #0]
 8013f88:	2302      	movs	r3, #2
 8013f8a:	2178      	movs	r1, #120	; 0x78
 8013f8c:	4803      	ldr	r0, [pc, #12]	; (8013f9c <sh1106_WriteCommand+0x30>)
 8013f8e:	f7f0 fd8d 	bl	8004aac <HAL_I2C_Master_Transmit>
}
 8013f92:	bf00      	nop
 8013f94:	3710      	adds	r7, #16
 8013f96:	46bd      	mov	sp, r7
 8013f98:	bd80      	pop	{r7, pc}
 8013f9a:	bf00      	nop
 8013f9c:	20000b28 	.word	0x20000b28

08013fa0 <sh1106_WriteData>:

// Send data
void sh1106_WriteData(uint8_t *buffer, size_t buff_size)
{
 8013fa0:	b580      	push	{r7, lr}
 8013fa2:	b0c6      	sub	sp, #280	; 0x118
 8013fa4:	af02      	add	r7, sp, #8
 8013fa6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8013faa:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8013fae:	6018      	str	r0, [r3, #0]
 8013fb0:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8013fb4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8013fb8:	6019      	str	r1, [r3, #0]
    uint8_t dt[256];
    uint8_t i;

    dt[0] = 0x40;
 8013fba:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8013fbe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8013fc2:	2240      	movs	r2, #64	; 0x40
 8013fc4:	701a      	strb	r2, [r3, #0]

    for (i = 0; i < buff_size; i++)
 8013fc6:	2300      	movs	r3, #0
 8013fc8:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8013fcc:	e015      	b.n	8013ffa <sh1106_WriteData+0x5a>
        dt[i + 1] = buffer[i];
 8013fce:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8013fd2:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8013fd6:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8013fda:	6812      	ldr	r2, [r2, #0]
 8013fdc:	441a      	add	r2, r3
 8013fde:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8013fe2:	3301      	adds	r3, #1
 8013fe4:	7811      	ldrb	r1, [r2, #0]
 8013fe6:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8013fea:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 8013fee:	54d1      	strb	r1, [r2, r3]
    for (i = 0; i < buff_size; i++)
 8013ff0:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8013ff4:	3301      	adds	r3, #1
 8013ff6:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8013ffa:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8013ffe:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8014002:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8014006:	6812      	ldr	r2, [r2, #0]
 8014008:	429a      	cmp	r2, r3
 801400a:	d8e0      	bhi.n	8013fce <sh1106_WriteData+0x2e>

    HAL_I2C_Master_Transmit(&SH1106_I2C_PORT, SH1106_I2C_ADDR, dt, buff_size + 1, HAL_MAX_DELAY);
 801400c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8014010:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8014014:	681b      	ldr	r3, [r3, #0]
 8014016:	b29b      	uxth	r3, r3
 8014018:	3301      	adds	r3, #1
 801401a:	b29b      	uxth	r3, r3
 801401c:	f107 020c 	add.w	r2, r7, #12
 8014020:	f04f 31ff 	mov.w	r1, #4294967295
 8014024:	9100      	str	r1, [sp, #0]
 8014026:	2178      	movs	r1, #120	; 0x78
 8014028:	4803      	ldr	r0, [pc, #12]	; (8014038 <sh1106_WriteData+0x98>)
 801402a:	f7f0 fd3f 	bl	8004aac <HAL_I2C_Master_Transmit>
}
 801402e:	bf00      	nop
 8014030:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8014034:	46bd      	mov	sp, r7
 8014036:	bd80      	pop	{r7, pc}
 8014038:	20000b28 	.word	0x20000b28

0801403c <sh1106_Init>:
    return ret;
}

// Initialize the oled screen
void sh1106_Init(void)
{
 801403c:	b580      	push	{r7, lr}
 801403e:	af00      	add	r7, sp, #0
    // Reset OLED
    sh1106_Reset();
 8014040:	f7ff ff7e 	bl	8013f40 <sh1106_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8014044:	2064      	movs	r0, #100	; 0x64
 8014046:	f7ee ffd5 	bl	8002ff4 <HAL_Delay>

    // Init OLED
    sh1106_SetDisplayOn(0); // display off
 801404a:	2000      	movs	r0, #0
 801404c:	f000 fa46 	bl	80144dc <sh1106_SetDisplayOn>

    sh1106_WriteCommand(0x20); // Set Memory Addressing Mode VV
 8014050:	2020      	movs	r0, #32
 8014052:	f7ff ff8b 	bl	8013f6c <sh1106_WriteCommand>
    sh1106_WriteCommand(0x02); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8014056:	2002      	movs	r0, #2
 8014058:	f7ff ff88 	bl	8013f6c <sh1106_WriteCommand>
                               // 10b,Page Addressing Mode (RESET); 11b,Invalid

    sh1106_WriteCommand(0xB0); // Set Page Start Address for Page Addressing Mode,0-7
 801405c:	20b0      	movs	r0, #176	; 0xb0
 801405e:	f7ff ff85 	bl	8013f6c <sh1106_WriteCommand>

#ifdef SH1106_MIRROR_VERT
    sh1106_WriteCommand(0xC0); // Mirror vertically VV
#else
    sh1106_WriteCommand(0xC8); // Set COM Output Scan Direction
 8014062:	20c8      	movs	r0, #200	; 0xc8
 8014064:	f7ff ff82 	bl	8013f6c <sh1106_WriteCommand>
#endif

    sh1106_WriteCommand(0x02); //---set low column address
 8014068:	2002      	movs	r0, #2
 801406a:	f7ff ff7f 	bl	8013f6c <sh1106_WriteCommand>
    sh1106_WriteCommand(0x10); //---set high column address
 801406e:	2010      	movs	r0, #16
 8014070:	f7ff ff7c 	bl	8013f6c <sh1106_WriteCommand>

    sh1106_WriteCommand(0x40); //--set start line address - CHECK
 8014074:	2040      	movs	r0, #64	; 0x40
 8014076:	f7ff ff79 	bl	8013f6c <sh1106_WriteCommand>

    sh1106_SetContrast(0xFF);
 801407a:	20ff      	movs	r0, #255	; 0xff
 801407c:	f000 fa1a 	bl	80144b4 <sh1106_SetContrast>

#ifdef SH1106_MIRROR_HORIZ
    sh1106_WriteCommand(0xA0); // Mirror horizontally
#else
    sh1106_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8014080:	20a1      	movs	r0, #161	; 0xa1
 8014082:	f7ff ff73 	bl	8013f6c <sh1106_WriteCommand>
#endif

#ifdef SH1106_INVERSE_COLOR
    sh1106_WriteCommand(0xA7); //--set inverse color
#else
    sh1106_WriteCommand(0xA6); //--set normal color VV
 8014086:	20a6      	movs	r0, #166	; 0xa6
 8014088:	f7ff ff70 	bl	8013f6c <sh1106_WriteCommand>
// Set multiplex ratio.
#if (SH1106_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    sh1106_WriteCommand(0xFF);
#else
    sh1106_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 801408c:	20a8      	movs	r0, #168	; 0xa8
 801408e:	f7ff ff6d 	bl	8013f6c <sh1106_WriteCommand>
#endif

#if (SH1106_HEIGHT == 32)
    sh1106_WriteCommand(0x1F); //
#elif (SH1106_HEIGHT == 64)
    sh1106_WriteCommand(0x3F); //
 8014092:	203f      	movs	r0, #63	; 0x3f
 8014094:	f7ff ff6a 	bl	8013f6c <sh1106_WriteCommand>
    sh1106_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    sh1106_WriteCommand(0xA4); // 0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8014098:	20a4      	movs	r0, #164	; 0xa4
 801409a:	f7ff ff67 	bl	8013f6c <sh1106_WriteCommand>

    sh1106_WriteCommand(0xD3); //-set display offset - CHECK
 801409e:	20d3      	movs	r0, #211	; 0xd3
 80140a0:	f7ff ff64 	bl	8013f6c <sh1106_WriteCommand>
    sh1106_WriteCommand(0x00); //-not offset
 80140a4:	2000      	movs	r0, #0
 80140a6:	f7ff ff61 	bl	8013f6c <sh1106_WriteCommand>

    sh1106_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80140aa:	20d5      	movs	r0, #213	; 0xd5
 80140ac:	f7ff ff5e 	bl	8013f6c <sh1106_WriteCommand>
                               //    sh1106_WriteCommand(0xF0); //--set divide ratio
    sh1106_WriteCommand(0x80);
 80140b0:	2080      	movs	r0, #128	; 0x80
 80140b2:	f7ff ff5b 	bl	8013f6c <sh1106_WriteCommand>

    sh1106_WriteCommand(0xD9); //--set pre-charge period
 80140b6:	20d9      	movs	r0, #217	; 0xd9
 80140b8:	f7ff ff58 	bl	8013f6c <sh1106_WriteCommand>

    sh1106_WriteCommand(0xF1);
 80140bc:	20f1      	movs	r0, #241	; 0xf1
 80140be:	f7ff ff55 	bl	8013f6c <sh1106_WriteCommand>

    sh1106_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80140c2:	20da      	movs	r0, #218	; 0xda
 80140c4:	f7ff ff52 	bl	8013f6c <sh1106_WriteCommand>
#if (SH1106_HEIGHT == 32)
    sh1106_WriteCommand(0x02);
#elif (SH1106_HEIGHT == 64)
    sh1106_WriteCommand(0x12);
 80140c8:	2012      	movs	r0, #18
 80140ca:	f7ff ff4f 	bl	8013f6c <sh1106_WriteCommand>
    sh1106_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    sh1106_WriteCommand(0xDB); //--set vcomh
 80140ce:	20db      	movs	r0, #219	; 0xdb
 80140d0:	f7ff ff4c 	bl	8013f6c <sh1106_WriteCommand>

    sh1106_WriteCommand(0x40);
 80140d4:	2040      	movs	r0, #64	; 0x40
 80140d6:	f7ff ff49 	bl	8013f6c <sh1106_WriteCommand>

    sh1106_WriteCommand(0xAD); //--set DC-DC enable
 80140da:	20ad      	movs	r0, #173	; 0xad
 80140dc:	f7ff ff46 	bl	8013f6c <sh1106_WriteCommand>
    sh1106_WriteCommand(0x8B);
 80140e0:	208b      	movs	r0, #139	; 0x8b
 80140e2:	f7ff ff43 	bl	8013f6c <sh1106_WriteCommand>

    HAL_Delay(100);
 80140e6:	2064      	movs	r0, #100	; 0x64
 80140e8:	f7ee ff84 	bl	8002ff4 <HAL_Delay>

    sh1106_SetDisplayOn(1); //--turn on SH1106 panel
 80140ec:	2001      	movs	r0, #1
 80140ee:	f000 f9f5 	bl	80144dc <sh1106_SetDisplayOn>

    // Clear screen
    sh1106_Fill(Black);
 80140f2:	2000      	movs	r0, #0
 80140f4:	f000 f810 	bl	8014118 <sh1106_Fill>

    // Flush buffer to screen
    sh1106_UpdateScreen();
 80140f8:	f000 f832 	bl	8014160 <sh1106_UpdateScreen>

    // Set default values for screen object
    SH1106.CurrentX = 0;
 80140fc:	4b05      	ldr	r3, [pc, #20]	; (8014114 <sh1106_Init+0xd8>)
 80140fe:	2200      	movs	r2, #0
 8014100:	801a      	strh	r2, [r3, #0]
    SH1106.CurrentY = 0;
 8014102:	4b04      	ldr	r3, [pc, #16]	; (8014114 <sh1106_Init+0xd8>)
 8014104:	2200      	movs	r2, #0
 8014106:	805a      	strh	r2, [r3, #2]

    SH1106.Initialized = 1;
 8014108:	4b02      	ldr	r3, [pc, #8]	; (8014114 <sh1106_Init+0xd8>)
 801410a:	2201      	movs	r2, #1
 801410c:	711a      	strb	r2, [r3, #4]
}
 801410e:	bf00      	nop
 8014110:	bd80      	pop	{r7, pc}
 8014112:	bf00      	nop
 8014114:	20001b2c 	.word	0x20001b2c

08014118 <sh1106_Fill>:

// Fill the whole screen with the given color
void sh1106_Fill(SH1106_COLOR color)
{
 8014118:	b480      	push	{r7}
 801411a:	b085      	sub	sp, #20
 801411c:	af00      	add	r7, sp, #0
 801411e:	4603      	mov	r3, r0
 8014120:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for (i = 0; i < sizeof(SH1106_Buffer); i++)
 8014122:	2300      	movs	r3, #0
 8014124:	60fb      	str	r3, [r7, #12]
 8014126:	e00d      	b.n	8014144 <sh1106_Fill+0x2c>
    {
        SH1106_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8014128:	79fb      	ldrb	r3, [r7, #7]
 801412a:	2b00      	cmp	r3, #0
 801412c:	d101      	bne.n	8014132 <sh1106_Fill+0x1a>
 801412e:	2100      	movs	r1, #0
 8014130:	e000      	b.n	8014134 <sh1106_Fill+0x1c>
 8014132:	21ff      	movs	r1, #255	; 0xff
 8014134:	4a09      	ldr	r2, [pc, #36]	; (801415c <sh1106_Fill+0x44>)
 8014136:	68fb      	ldr	r3, [r7, #12]
 8014138:	4413      	add	r3, r2
 801413a:	460a      	mov	r2, r1
 801413c:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < sizeof(SH1106_Buffer); i++)
 801413e:	68fb      	ldr	r3, [r7, #12]
 8014140:	3301      	adds	r3, #1
 8014142:	60fb      	str	r3, [r7, #12]
 8014144:	68fb      	ldr	r3, [r7, #12]
 8014146:	f5b3 6f84 	cmp.w	r3, #1056	; 0x420
 801414a:	d3ed      	bcc.n	8014128 <sh1106_Fill+0x10>
    }
}
 801414c:	bf00      	nop
 801414e:	bf00      	nop
 8014150:	3714      	adds	r7, #20
 8014152:	46bd      	mov	sp, r7
 8014154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014158:	4770      	bx	lr
 801415a:	bf00      	nop
 801415c:	2000170c 	.word	0x2000170c

08014160 <sh1106_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void sh1106_UpdateScreen(void)
{
 8014160:	b580      	push	{r7, lr}
 8014162:	b082      	sub	sp, #8
 8014164:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for (uint8_t i = 0; i < SH1106_HEIGHT / 8; i++)
 8014166:	2300      	movs	r3, #0
 8014168:	71fb      	strb	r3, [r7, #7]
 801416a:	e01a      	b.n	80141a2 <sh1106_UpdateScreen+0x42>
    {
        sh1106_WriteCommand(0xB0 + i); // Set the current RAM page address.
 801416c:	79fb      	ldrb	r3, [r7, #7]
 801416e:	3b50      	subs	r3, #80	; 0x50
 8014170:	b2db      	uxtb	r3, r3
 8014172:	4618      	mov	r0, r3
 8014174:	f7ff fefa 	bl	8013f6c <sh1106_WriteCommand>
        sh1106_WriteCommand(0x00);
 8014178:	2000      	movs	r0, #0
 801417a:	f7ff fef7 	bl	8013f6c <sh1106_WriteCommand>
        sh1106_WriteCommand(0x10);
 801417e:	2010      	movs	r0, #16
 8014180:	f7ff fef4 	bl	8013f6c <sh1106_WriteCommand>
        sh1106_WriteData(&SH1106_Buffer[SH1106_WIDTH * i], SH1106_WIDTH);
 8014184:	79fa      	ldrb	r2, [r7, #7]
 8014186:	4613      	mov	r3, r2
 8014188:	015b      	lsls	r3, r3, #5
 801418a:	4413      	add	r3, r2
 801418c:	009b      	lsls	r3, r3, #2
 801418e:	461a      	mov	r2, r3
 8014190:	4b08      	ldr	r3, [pc, #32]	; (80141b4 <sh1106_UpdateScreen+0x54>)
 8014192:	4413      	add	r3, r2
 8014194:	2184      	movs	r1, #132	; 0x84
 8014196:	4618      	mov	r0, r3
 8014198:	f7ff ff02 	bl	8013fa0 <sh1106_WriteData>
    for (uint8_t i = 0; i < SH1106_HEIGHT / 8; i++)
 801419c:	79fb      	ldrb	r3, [r7, #7]
 801419e:	3301      	adds	r3, #1
 80141a0:	71fb      	strb	r3, [r7, #7]
 80141a2:	79fb      	ldrb	r3, [r7, #7]
 80141a4:	2b07      	cmp	r3, #7
 80141a6:	d9e1      	bls.n	801416c <sh1106_UpdateScreen+0xc>
    }
}
 80141a8:	bf00      	nop
 80141aa:	bf00      	nop
 80141ac:	3708      	adds	r7, #8
 80141ae:	46bd      	mov	sp, r7
 80141b0:	bd80      	pop	{r7, pc}
 80141b2:	bf00      	nop
 80141b4:	2000170c 	.word	0x2000170c

080141b8 <sh1106_DrawPixel>:
//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void sh1106_DrawPixel(uint8_t x, uint8_t y, SH1106_COLOR color)
{
 80141b8:	b490      	push	{r4, r7}
 80141ba:	b082      	sub	sp, #8
 80141bc:	af00      	add	r7, sp, #0
 80141be:	4603      	mov	r3, r0
 80141c0:	71fb      	strb	r3, [r7, #7]
 80141c2:	460b      	mov	r3, r1
 80141c4:	71bb      	strb	r3, [r7, #6]
 80141c6:	4613      	mov	r3, r2
 80141c8:	717b      	strb	r3, [r7, #5]
    if (x >= SH1106_WIDTH || y >= SH1106_HEIGHT)
 80141ca:	79fb      	ldrb	r3, [r7, #7]
 80141cc:	2b83      	cmp	r3, #131	; 0x83
 80141ce:	d849      	bhi.n	8014264 <sh1106_DrawPixel+0xac>
 80141d0:	79bb      	ldrb	r3, [r7, #6]
 80141d2:	2b3f      	cmp	r3, #63	; 0x3f
 80141d4:	d846      	bhi.n	8014264 <sh1106_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Draw in the right color
    if (color == White)
 80141d6:	797b      	ldrb	r3, [r7, #5]
 80141d8:	2b01      	cmp	r3, #1
 80141da:	d120      	bne.n	801421e <sh1106_DrawPixel+0x66>
    {
        SH1106_Buffer[x + (y / 8) * SH1106_WIDTH] |= 1 << (y % 8);
 80141dc:	79fa      	ldrb	r2, [r7, #7]
 80141de:	79bb      	ldrb	r3, [r7, #6]
 80141e0:	08db      	lsrs	r3, r3, #3
 80141e2:	b2d8      	uxtb	r0, r3
 80141e4:	4601      	mov	r1, r0
 80141e6:	460b      	mov	r3, r1
 80141e8:	015b      	lsls	r3, r3, #5
 80141ea:	440b      	add	r3, r1
 80141ec:	009b      	lsls	r3, r3, #2
 80141ee:	4413      	add	r3, r2
 80141f0:	4a1f      	ldr	r2, [pc, #124]	; (8014270 <sh1106_DrawPixel+0xb8>)
 80141f2:	5cd3      	ldrb	r3, [r2, r3]
 80141f4:	b25a      	sxtb	r2, r3
 80141f6:	79bb      	ldrb	r3, [r7, #6]
 80141f8:	f003 0307 	and.w	r3, r3, #7
 80141fc:	2101      	movs	r1, #1
 80141fe:	fa01 f303 	lsl.w	r3, r1, r3
 8014202:	b25b      	sxtb	r3, r3
 8014204:	4313      	orrs	r3, r2
 8014206:	b25c      	sxtb	r4, r3
 8014208:	79fa      	ldrb	r2, [r7, #7]
 801420a:	4601      	mov	r1, r0
 801420c:	460b      	mov	r3, r1
 801420e:	015b      	lsls	r3, r3, #5
 8014210:	440b      	add	r3, r1
 8014212:	009b      	lsls	r3, r3, #2
 8014214:	4413      	add	r3, r2
 8014216:	b2e1      	uxtb	r1, r4
 8014218:	4a15      	ldr	r2, [pc, #84]	; (8014270 <sh1106_DrawPixel+0xb8>)
 801421a:	54d1      	strb	r1, [r2, r3]
 801421c:	e023      	b.n	8014266 <sh1106_DrawPixel+0xae>
    }
    else
    {
        SH1106_Buffer[x + (y / 8) * SH1106_WIDTH] &= ~(1 << (y % 8));
 801421e:	79fa      	ldrb	r2, [r7, #7]
 8014220:	79bb      	ldrb	r3, [r7, #6]
 8014222:	08db      	lsrs	r3, r3, #3
 8014224:	b2d8      	uxtb	r0, r3
 8014226:	4601      	mov	r1, r0
 8014228:	460b      	mov	r3, r1
 801422a:	015b      	lsls	r3, r3, #5
 801422c:	440b      	add	r3, r1
 801422e:	009b      	lsls	r3, r3, #2
 8014230:	4413      	add	r3, r2
 8014232:	4a0f      	ldr	r2, [pc, #60]	; (8014270 <sh1106_DrawPixel+0xb8>)
 8014234:	5cd3      	ldrb	r3, [r2, r3]
 8014236:	b25a      	sxtb	r2, r3
 8014238:	79bb      	ldrb	r3, [r7, #6]
 801423a:	f003 0307 	and.w	r3, r3, #7
 801423e:	2101      	movs	r1, #1
 8014240:	fa01 f303 	lsl.w	r3, r1, r3
 8014244:	b25b      	sxtb	r3, r3
 8014246:	43db      	mvns	r3, r3
 8014248:	b25b      	sxtb	r3, r3
 801424a:	4013      	ands	r3, r2
 801424c:	b25c      	sxtb	r4, r3
 801424e:	79fa      	ldrb	r2, [r7, #7]
 8014250:	4601      	mov	r1, r0
 8014252:	460b      	mov	r3, r1
 8014254:	015b      	lsls	r3, r3, #5
 8014256:	440b      	add	r3, r1
 8014258:	009b      	lsls	r3, r3, #2
 801425a:	4413      	add	r3, r2
 801425c:	b2e1      	uxtb	r1, r4
 801425e:	4a04      	ldr	r2, [pc, #16]	; (8014270 <sh1106_DrawPixel+0xb8>)
 8014260:	54d1      	strb	r1, [r2, r3]
 8014262:	e000      	b.n	8014266 <sh1106_DrawPixel+0xae>
        return;
 8014264:	bf00      	nop
    }
}
 8014266:	3708      	adds	r7, #8
 8014268:	46bd      	mov	sp, r7
 801426a:	bc90      	pop	{r4, r7}
 801426c:	4770      	bx	lr
 801426e:	bf00      	nop
 8014270:	2000170c 	.word	0x2000170c

08014274 <sh1106_WriteChar>:
// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char sh1106_WriteChar(char ch, FontDef Font, SH1106_COLOR color)
{
 8014274:	b590      	push	{r4, r7, lr}
 8014276:	b089      	sub	sp, #36	; 0x24
 8014278:	af00      	add	r7, sp, #0
 801427a:	4604      	mov	r4, r0
 801427c:	1d38      	adds	r0, r7, #4
 801427e:	e880 0006 	stmia.w	r0, {r1, r2}
 8014282:	461a      	mov	r2, r3
 8014284:	4623      	mov	r3, r4
 8014286:	73fb      	strb	r3, [r7, #15]
 8014288:	4613      	mov	r3, r2
 801428a:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 801428c:	7bfb      	ldrb	r3, [r7, #15]
 801428e:	2b1f      	cmp	r3, #31
 8014290:	d902      	bls.n	8014298 <sh1106_WriteChar+0x24>
 8014292:	7bfb      	ldrb	r3, [r7, #15]
 8014294:	2b7e      	cmp	r3, #126	; 0x7e
 8014296:	d901      	bls.n	801429c <sh1106_WriteChar+0x28>
        return 0;
 8014298:	2300      	movs	r3, #0
 801429a:	e06d      	b.n	8014378 <sh1106_WriteChar+0x104>

    // Check remaining space on current line
    if (SH1106_WIDTH < (SH1106.CurrentX + Font.FontWidth) ||
 801429c:	4b38      	ldr	r3, [pc, #224]	; (8014380 <sh1106_WriteChar+0x10c>)
 801429e:	881b      	ldrh	r3, [r3, #0]
 80142a0:	461a      	mov	r2, r3
 80142a2:	793b      	ldrb	r3, [r7, #4]
 80142a4:	4413      	add	r3, r2
 80142a6:	2b84      	cmp	r3, #132	; 0x84
 80142a8:	dc06      	bgt.n	80142b8 <sh1106_WriteChar+0x44>
        SH1106_HEIGHT < (SH1106.CurrentY + Font.FontHeight))
 80142aa:	4b35      	ldr	r3, [pc, #212]	; (8014380 <sh1106_WriteChar+0x10c>)
 80142ac:	885b      	ldrh	r3, [r3, #2]
 80142ae:	461a      	mov	r2, r3
 80142b0:	797b      	ldrb	r3, [r7, #5]
 80142b2:	4413      	add	r3, r2
    if (SH1106_WIDTH < (SH1106.CurrentX + Font.FontWidth) ||
 80142b4:	2b40      	cmp	r3, #64	; 0x40
 80142b6:	dd01      	ble.n	80142bc <sh1106_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 80142b8:	2300      	movs	r3, #0
 80142ba:	e05d      	b.n	8014378 <sh1106_WriteChar+0x104>
    }

    // Use the font to write
    for (i = 0; i < Font.FontHeight; i++)
 80142bc:	2300      	movs	r3, #0
 80142be:	61fb      	str	r3, [r7, #28]
 80142c0:	e04c      	b.n	801435c <sh1106_WriteChar+0xe8>
    {
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 80142c2:	68ba      	ldr	r2, [r7, #8]
 80142c4:	7bfb      	ldrb	r3, [r7, #15]
 80142c6:	3b20      	subs	r3, #32
 80142c8:	7979      	ldrb	r1, [r7, #5]
 80142ca:	fb01 f303 	mul.w	r3, r1, r3
 80142ce:	4619      	mov	r1, r3
 80142d0:	69fb      	ldr	r3, [r7, #28]
 80142d2:	440b      	add	r3, r1
 80142d4:	005b      	lsls	r3, r3, #1
 80142d6:	4413      	add	r3, r2
 80142d8:	881b      	ldrh	r3, [r3, #0]
 80142da:	617b      	str	r3, [r7, #20]
        for (j = 0; j < Font.FontWidth; j++)
 80142dc:	2300      	movs	r3, #0
 80142de:	61bb      	str	r3, [r7, #24]
 80142e0:	e034      	b.n	801434c <sh1106_WriteChar+0xd8>
        {
            if ((b << j) & 0x8000)
 80142e2:	697a      	ldr	r2, [r7, #20]
 80142e4:	69bb      	ldr	r3, [r7, #24]
 80142e6:	fa02 f303 	lsl.w	r3, r2, r3
 80142ea:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80142ee:	2b00      	cmp	r3, #0
 80142f0:	d012      	beq.n	8014318 <sh1106_WriteChar+0xa4>
            {
                sh1106_DrawPixel(SH1106.CurrentX + j, (SH1106.CurrentY + i), (SH1106_COLOR)color);
 80142f2:	4b23      	ldr	r3, [pc, #140]	; (8014380 <sh1106_WriteChar+0x10c>)
 80142f4:	881b      	ldrh	r3, [r3, #0]
 80142f6:	b2da      	uxtb	r2, r3
 80142f8:	69bb      	ldr	r3, [r7, #24]
 80142fa:	b2db      	uxtb	r3, r3
 80142fc:	4413      	add	r3, r2
 80142fe:	b2d8      	uxtb	r0, r3
 8014300:	4b1f      	ldr	r3, [pc, #124]	; (8014380 <sh1106_WriteChar+0x10c>)
 8014302:	885b      	ldrh	r3, [r3, #2]
 8014304:	b2da      	uxtb	r2, r3
 8014306:	69fb      	ldr	r3, [r7, #28]
 8014308:	b2db      	uxtb	r3, r3
 801430a:	4413      	add	r3, r2
 801430c:	b2db      	uxtb	r3, r3
 801430e:	7bba      	ldrb	r2, [r7, #14]
 8014310:	4619      	mov	r1, r3
 8014312:	f7ff ff51 	bl	80141b8 <sh1106_DrawPixel>
 8014316:	e016      	b.n	8014346 <sh1106_WriteChar+0xd2>
            }
            else
            {
                sh1106_DrawPixel(SH1106.CurrentX + j, (SH1106.CurrentY + i), (SH1106_COLOR)!color);
 8014318:	4b19      	ldr	r3, [pc, #100]	; (8014380 <sh1106_WriteChar+0x10c>)
 801431a:	881b      	ldrh	r3, [r3, #0]
 801431c:	b2da      	uxtb	r2, r3
 801431e:	69bb      	ldr	r3, [r7, #24]
 8014320:	b2db      	uxtb	r3, r3
 8014322:	4413      	add	r3, r2
 8014324:	b2d8      	uxtb	r0, r3
 8014326:	4b16      	ldr	r3, [pc, #88]	; (8014380 <sh1106_WriteChar+0x10c>)
 8014328:	885b      	ldrh	r3, [r3, #2]
 801432a:	b2da      	uxtb	r2, r3
 801432c:	69fb      	ldr	r3, [r7, #28]
 801432e:	b2db      	uxtb	r3, r3
 8014330:	4413      	add	r3, r2
 8014332:	b2d9      	uxtb	r1, r3
 8014334:	7bbb      	ldrb	r3, [r7, #14]
 8014336:	2b00      	cmp	r3, #0
 8014338:	bf0c      	ite	eq
 801433a:	2301      	moveq	r3, #1
 801433c:	2300      	movne	r3, #0
 801433e:	b2db      	uxtb	r3, r3
 8014340:	461a      	mov	r2, r3
 8014342:	f7ff ff39 	bl	80141b8 <sh1106_DrawPixel>
        for (j = 0; j < Font.FontWidth; j++)
 8014346:	69bb      	ldr	r3, [r7, #24]
 8014348:	3301      	adds	r3, #1
 801434a:	61bb      	str	r3, [r7, #24]
 801434c:	793b      	ldrb	r3, [r7, #4]
 801434e:	461a      	mov	r2, r3
 8014350:	69bb      	ldr	r3, [r7, #24]
 8014352:	4293      	cmp	r3, r2
 8014354:	d3c5      	bcc.n	80142e2 <sh1106_WriteChar+0x6e>
    for (i = 0; i < Font.FontHeight; i++)
 8014356:	69fb      	ldr	r3, [r7, #28]
 8014358:	3301      	adds	r3, #1
 801435a:	61fb      	str	r3, [r7, #28]
 801435c:	797b      	ldrb	r3, [r7, #5]
 801435e:	461a      	mov	r2, r3
 8014360:	69fb      	ldr	r3, [r7, #28]
 8014362:	4293      	cmp	r3, r2
 8014364:	d3ad      	bcc.n	80142c2 <sh1106_WriteChar+0x4e>
            }
        }
    }

    // The current space is now taken
    SH1106.CurrentX += Font.FontWidth;
 8014366:	4b06      	ldr	r3, [pc, #24]	; (8014380 <sh1106_WriteChar+0x10c>)
 8014368:	881a      	ldrh	r2, [r3, #0]
 801436a:	793b      	ldrb	r3, [r7, #4]
 801436c:	b29b      	uxth	r3, r3
 801436e:	4413      	add	r3, r2
 8014370:	b29a      	uxth	r2, r3
 8014372:	4b03      	ldr	r3, [pc, #12]	; (8014380 <sh1106_WriteChar+0x10c>)
 8014374:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8014376:	7bfb      	ldrb	r3, [r7, #15]
}
 8014378:	4618      	mov	r0, r3
 801437a:	3724      	adds	r7, #36	; 0x24
 801437c:	46bd      	mov	sp, r7
 801437e:	bd90      	pop	{r4, r7, pc}
 8014380:	20001b2c 	.word	0x20001b2c

08014384 <sh1106_WriteString>:

// Write full string to screenbuffer
char sh1106_WriteString(char *str, FontDef Font, SH1106_COLOR color)
{
 8014384:	b580      	push	{r7, lr}
 8014386:	b084      	sub	sp, #16
 8014388:	af00      	add	r7, sp, #0
 801438a:	60f8      	str	r0, [r7, #12]
 801438c:	1d38      	adds	r0, r7, #4
 801438e:	e880 0006 	stmia.w	r0, {r1, r2}
 8014392:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str)
 8014394:	e012      	b.n	80143bc <sh1106_WriteString+0x38>
    {
        if (sh1106_WriteChar(*str, Font, color) != *str)
 8014396:	68fb      	ldr	r3, [r7, #12]
 8014398:	7818      	ldrb	r0, [r3, #0]
 801439a:	78fb      	ldrb	r3, [r7, #3]
 801439c:	1d3a      	adds	r2, r7, #4
 801439e:	ca06      	ldmia	r2, {r1, r2}
 80143a0:	f7ff ff68 	bl	8014274 <sh1106_WriteChar>
 80143a4:	4603      	mov	r3, r0
 80143a6:	461a      	mov	r2, r3
 80143a8:	68fb      	ldr	r3, [r7, #12]
 80143aa:	781b      	ldrb	r3, [r3, #0]
 80143ac:	429a      	cmp	r2, r3
 80143ae:	d002      	beq.n	80143b6 <sh1106_WriteString+0x32>
        {
            // Char could not be written
            return *str;
 80143b0:	68fb      	ldr	r3, [r7, #12]
 80143b2:	781b      	ldrb	r3, [r3, #0]
 80143b4:	e008      	b.n	80143c8 <sh1106_WriteString+0x44>
        }

        // Next char
        str++;
 80143b6:	68fb      	ldr	r3, [r7, #12]
 80143b8:	3301      	adds	r3, #1
 80143ba:	60fb      	str	r3, [r7, #12]
    while (*str)
 80143bc:	68fb      	ldr	r3, [r7, #12]
 80143be:	781b      	ldrb	r3, [r3, #0]
 80143c0:	2b00      	cmp	r3, #0
 80143c2:	d1e8      	bne.n	8014396 <sh1106_WriteString+0x12>
    }

    // Everything ok
    return *str;
 80143c4:	68fb      	ldr	r3, [r7, #12]
 80143c6:	781b      	ldrb	r3, [r3, #0]
}
 80143c8:	4618      	mov	r0, r3
 80143ca:	3710      	adds	r7, #16
 80143cc:	46bd      	mov	sp, r7
 80143ce:	bd80      	pop	{r7, pc}

080143d0 <sh1106_SetCursor>:

// Position the cursor
void sh1106_SetCursor(uint8_t x, uint8_t y)
{
 80143d0:	b480      	push	{r7}
 80143d2:	b083      	sub	sp, #12
 80143d4:	af00      	add	r7, sp, #0
 80143d6:	4603      	mov	r3, r0
 80143d8:	460a      	mov	r2, r1
 80143da:	71fb      	strb	r3, [r7, #7]
 80143dc:	4613      	mov	r3, r2
 80143de:	71bb      	strb	r3, [r7, #6]
    SH1106.CurrentX = x;
 80143e0:	79fb      	ldrb	r3, [r7, #7]
 80143e2:	b29a      	uxth	r2, r3
 80143e4:	4b05      	ldr	r3, [pc, #20]	; (80143fc <sh1106_SetCursor+0x2c>)
 80143e6:	801a      	strh	r2, [r3, #0]
    SH1106.CurrentY = y;
 80143e8:	79bb      	ldrb	r3, [r7, #6]
 80143ea:	b29a      	uxth	r2, r3
 80143ec:	4b03      	ldr	r3, [pc, #12]	; (80143fc <sh1106_SetCursor+0x2c>)
 80143ee:	805a      	strh	r2, [r3, #2]
}
 80143f0:	bf00      	nop
 80143f2:	370c      	adds	r7, #12
 80143f4:	46bd      	mov	sp, r7
 80143f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80143fa:	4770      	bx	lr
 80143fc:	20001b2c 	.word	0x20001b2c

08014400 <sh1106_DrawBitmap>:
}

// Draw bitmap - ported from the ADAFruit GFX library

void sh1106_DrawBitmap(uint8_t x, uint8_t y, const unsigned char *bitmap, uint8_t w, uint8_t h, SH1106_COLOR color)
{
 8014400:	b580      	push	{r7, lr}
 8014402:	b084      	sub	sp, #16
 8014404:	af00      	add	r7, sp, #0
 8014406:	603a      	str	r2, [r7, #0]
 8014408:	461a      	mov	r2, r3
 801440a:	4603      	mov	r3, r0
 801440c:	71fb      	strb	r3, [r7, #7]
 801440e:	460b      	mov	r3, r1
 8014410:	71bb      	strb	r3, [r7, #6]
 8014412:	4613      	mov	r3, r2
 8014414:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8014416:	797b      	ldrb	r3, [r7, #5]
 8014418:	3307      	adds	r3, #7
 801441a:	2b00      	cmp	r3, #0
 801441c:	da00      	bge.n	8014420 <sh1106_DrawBitmap+0x20>
 801441e:	3307      	adds	r3, #7
 8014420:	10db      	asrs	r3, r3, #3
 8014422:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8014424:	2300      	movs	r3, #0
 8014426:	73fb      	strb	r3, [r7, #15]

    if (x >= SH1106_WIDTH || y >= SH1106_HEIGHT)
 8014428:	79fb      	ldrb	r3, [r7, #7]
 801442a:	2b83      	cmp	r3, #131	; 0x83
 801442c:	d83e      	bhi.n	80144ac <sh1106_DrawBitmap+0xac>
 801442e:	79bb      	ldrb	r3, [r7, #6]
 8014430:	2b3f      	cmp	r3, #63	; 0x3f
 8014432:	d83b      	bhi.n	80144ac <sh1106_DrawBitmap+0xac>
    {
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++)
 8014434:	2300      	movs	r3, #0
 8014436:	73bb      	strb	r3, [r7, #14]
 8014438:	e033      	b.n	80144a2 <sh1106_DrawBitmap+0xa2>
    {
        for (uint8_t i = 0; i < w; i++)
 801443a:	2300      	movs	r3, #0
 801443c:	737b      	strb	r3, [r7, #13]
 801443e:	e026      	b.n	801448e <sh1106_DrawBitmap+0x8e>
        {
            if (i & 7)
 8014440:	7b7b      	ldrb	r3, [r7, #13]
 8014442:	f003 0307 	and.w	r3, r3, #7
 8014446:	2b00      	cmp	r3, #0
 8014448:	d003      	beq.n	8014452 <sh1106_DrawBitmap+0x52>
                byte <<= 1;
 801444a:	7bfb      	ldrb	r3, [r7, #15]
 801444c:	005b      	lsls	r3, r3, #1
 801444e:	73fb      	strb	r3, [r7, #15]
 8014450:	e00d      	b.n	801446e <sh1106_DrawBitmap+0x6e>
            else
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8014452:	7bbb      	ldrb	r3, [r7, #14]
 8014454:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8014458:	fb02 f303 	mul.w	r3, r2, r3
 801445c:	7b7a      	ldrb	r2, [r7, #13]
 801445e:	08d2      	lsrs	r2, r2, #3
 8014460:	b2d2      	uxtb	r2, r2
 8014462:	4413      	add	r3, r2
 8014464:	461a      	mov	r2, r3
 8014466:	683b      	ldr	r3, [r7, #0]
 8014468:	4413      	add	r3, r2
 801446a:	781b      	ldrb	r3, [r3, #0]
 801446c:	73fb      	strb	r3, [r7, #15]
            if (byte & 0x80)
 801446e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014472:	2b00      	cmp	r3, #0
 8014474:	da08      	bge.n	8014488 <sh1106_DrawBitmap+0x88>
                sh1106_DrawPixel(x + i, y, color);
 8014476:	79fa      	ldrb	r2, [r7, #7]
 8014478:	7b7b      	ldrb	r3, [r7, #13]
 801447a:	4413      	add	r3, r2
 801447c:	b2db      	uxtb	r3, r3
 801447e:	7f3a      	ldrb	r2, [r7, #28]
 8014480:	79b9      	ldrb	r1, [r7, #6]
 8014482:	4618      	mov	r0, r3
 8014484:	f7ff fe98 	bl	80141b8 <sh1106_DrawPixel>
        for (uint8_t i = 0; i < w; i++)
 8014488:	7b7b      	ldrb	r3, [r7, #13]
 801448a:	3301      	adds	r3, #1
 801448c:	737b      	strb	r3, [r7, #13]
 801448e:	7b7a      	ldrb	r2, [r7, #13]
 8014490:	797b      	ldrb	r3, [r7, #5]
 8014492:	429a      	cmp	r2, r3
 8014494:	d3d4      	bcc.n	8014440 <sh1106_DrawBitmap+0x40>
    for (uint8_t j = 0; j < h; j++, y++)
 8014496:	7bbb      	ldrb	r3, [r7, #14]
 8014498:	3301      	adds	r3, #1
 801449a:	73bb      	strb	r3, [r7, #14]
 801449c:	79bb      	ldrb	r3, [r7, #6]
 801449e:	3301      	adds	r3, #1
 80144a0:	71bb      	strb	r3, [r7, #6]
 80144a2:	7bba      	ldrb	r2, [r7, #14]
 80144a4:	7e3b      	ldrb	r3, [r7, #24]
 80144a6:	429a      	cmp	r2, r3
 80144a8:	d3c7      	bcc.n	801443a <sh1106_DrawBitmap+0x3a>
        }
    }
    return;
 80144aa:	e000      	b.n	80144ae <sh1106_DrawBitmap+0xae>
        return;
 80144ac:	bf00      	nop
}
 80144ae:	3710      	adds	r7, #16
 80144b0:	46bd      	mov	sp, r7
 80144b2:	bd80      	pop	{r7, pc}

080144b4 <sh1106_SetContrast>:

void sh1106_SetContrast(const uint8_t value)
{
 80144b4:	b580      	push	{r7, lr}
 80144b6:	b084      	sub	sp, #16
 80144b8:	af00      	add	r7, sp, #0
 80144ba:	4603      	mov	r3, r0
 80144bc:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 80144be:	2381      	movs	r3, #129	; 0x81
 80144c0:	73fb      	strb	r3, [r7, #15]
    sh1106_WriteCommand(kSetContrastControlRegister);
 80144c2:	7bfb      	ldrb	r3, [r7, #15]
 80144c4:	4618      	mov	r0, r3
 80144c6:	f7ff fd51 	bl	8013f6c <sh1106_WriteCommand>
    sh1106_WriteCommand(value);
 80144ca:	79fb      	ldrb	r3, [r7, #7]
 80144cc:	4618      	mov	r0, r3
 80144ce:	f7ff fd4d 	bl	8013f6c <sh1106_WriteCommand>
}
 80144d2:	bf00      	nop
 80144d4:	3710      	adds	r7, #16
 80144d6:	46bd      	mov	sp, r7
 80144d8:	bd80      	pop	{r7, pc}
	...

080144dc <sh1106_SetDisplayOn>:

void sh1106_SetDisplayOn(const uint8_t on)
{
 80144dc:	b580      	push	{r7, lr}
 80144de:	b084      	sub	sp, #16
 80144e0:	af00      	add	r7, sp, #0
 80144e2:	4603      	mov	r3, r0
 80144e4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on)
 80144e6:	79fb      	ldrb	r3, [r7, #7]
 80144e8:	2b00      	cmp	r3, #0
 80144ea:	d005      	beq.n	80144f8 <sh1106_SetDisplayOn+0x1c>
    {
        value = 0xAF; // Display on
 80144ec:	23af      	movs	r3, #175	; 0xaf
 80144ee:	73fb      	strb	r3, [r7, #15]
        SH1106.DisplayOn = 1;
 80144f0:	4b08      	ldr	r3, [pc, #32]	; (8014514 <sh1106_SetDisplayOn+0x38>)
 80144f2:	2201      	movs	r2, #1
 80144f4:	715a      	strb	r2, [r3, #5]
 80144f6:	e004      	b.n	8014502 <sh1106_SetDisplayOn+0x26>
    }
    else
    {
        value = 0xAE; // Display off
 80144f8:	23ae      	movs	r3, #174	; 0xae
 80144fa:	73fb      	strb	r3, [r7, #15]
        SH1106.DisplayOn = 0;
 80144fc:	4b05      	ldr	r3, [pc, #20]	; (8014514 <sh1106_SetDisplayOn+0x38>)
 80144fe:	2200      	movs	r2, #0
 8014500:	715a      	strb	r2, [r3, #5]
    }
    sh1106_WriteCommand(value);
 8014502:	7bfb      	ldrb	r3, [r7, #15]
 8014504:	4618      	mov	r0, r3
 8014506:	f7ff fd31 	bl	8013f6c <sh1106_WriteCommand>
}
 801450a:	bf00      	nop
 801450c:	3710      	adds	r7, #16
 801450e:	46bd      	mov	sp, r7
 8014510:	bd80      	pop	{r7, pc}
 8014512:	bf00      	nop
 8014514:	20001b2c 	.word	0x20001b2c

08014518 <i2c_read_reg>:
#include "I2CSerifHal.h"

extern I2C_HandleTypeDef hi2c1;

static int i2c_read_reg(void * context, uint8_t reg, uint8_t * rbuffer, uint32_t rlen)
{
 8014518:	b580      	push	{r7, lr}
 801451a:	b08a      	sub	sp, #40	; 0x28
 801451c:	af04      	add	r7, sp, #16
 801451e:	60f8      	str	r0, [r7, #12]
 8014520:	607a      	str	r2, [r7, #4]
 8014522:	603b      	str	r3, [r7, #0]
 8014524:	460b      	mov	r3, r1
 8014526:	72fb      	strb	r3, [r7, #11]
        (void)context, (void)reg, (void)rbuffer, (void)rlen;

        HAL_StatusTypeDef retVal = HAL_OK;
 8014528:	2300      	movs	r3, #0
 801452a:	75fb      	strb	r3, [r7, #23]

        retVal = HAL_I2C_Mem_Read(&hi2c1,
 801452c:	7afb      	ldrb	r3, [r7, #11]
 801452e:	b29a      	uxth	r2, r3
 8014530:	683b      	ldr	r3, [r7, #0]
 8014532:	b29b      	uxth	r3, r3
 8014534:	2164      	movs	r1, #100	; 0x64
 8014536:	9102      	str	r1, [sp, #8]
 8014538:	9301      	str	r3, [sp, #4]
 801453a:	687b      	ldr	r3, [r7, #4]
 801453c:	9300      	str	r3, [sp, #0]
 801453e:	2301      	movs	r3, #1
 8014540:	21d0      	movs	r1, #208	; 0xd0
 8014542:	4805      	ldr	r0, [pc, #20]	; (8014558 <i2c_read_reg+0x40>)
 8014544:	f7f0 fdb0 	bl	80050a8 <HAL_I2C_Mem_Read>
 8014548:	4603      	mov	r3, r0
 801454a:	75fb      	strb	r3, [r7, #23]
                                  I2C_MEMADD_SIZE_8BIT,
                                  rbuffer,
                                  (uint16_t)rlen,
                                  100);

        return (int)retVal;
 801454c:	7dfb      	ldrb	r3, [r7, #23]
}
 801454e:	4618      	mov	r0, r3
 8014550:	3718      	adds	r7, #24
 8014552:	46bd      	mov	sp, r7
 8014554:	bd80      	pop	{r7, pc}
 8014556:	bf00      	nop
 8014558:	20000adc 	.word	0x20000adc

0801455c <i2c_write_reg>:

static int i2c_write_reg(void * context, uint8_t reg, const uint8_t * wbuffer, uint32_t wlen)
{
 801455c:	b580      	push	{r7, lr}
 801455e:	b08a      	sub	sp, #40	; 0x28
 8014560:	af04      	add	r7, sp, #16
 8014562:	60f8      	str	r0, [r7, #12]
 8014564:	607a      	str	r2, [r7, #4]
 8014566:	603b      	str	r3, [r7, #0]
 8014568:	460b      	mov	r3, r1
 801456a:	72fb      	strb	r3, [r7, #11]
        (void)context, (void)reg, (void)wbuffer, (void)wlen;

        HAL_StatusTypeDef retVal = HAL_OK;
 801456c:	2300      	movs	r3, #0
 801456e:	75fb      	strb	r3, [r7, #23]

        retVal = HAL_I2C_Mem_Write(&hi2c1,
 8014570:	7afb      	ldrb	r3, [r7, #11]
 8014572:	b29a      	uxth	r2, r3
 8014574:	683b      	ldr	r3, [r7, #0]
 8014576:	b29b      	uxth	r3, r3
 8014578:	2164      	movs	r1, #100	; 0x64
 801457a:	9102      	str	r1, [sp, #8]
 801457c:	9301      	str	r3, [sp, #4]
 801457e:	687b      	ldr	r3, [r7, #4]
 8014580:	9300      	str	r3, [sp, #0]
 8014582:	2301      	movs	r3, #1
 8014584:	21d0      	movs	r1, #208	; 0xd0
 8014586:	4805      	ldr	r0, [pc, #20]	; (801459c <i2c_write_reg+0x40>)
 8014588:	f7f0 fc7a 	bl	8004e80 <HAL_I2C_Mem_Write>
 801458c:	4603      	mov	r3, r0
 801458e:	75fb      	strb	r3, [r7, #23]
                                   I2C_MEMADD_SIZE_8BIT,
                                   (uint8_t*)wbuffer,
                                   (uint16_t)wlen,
                                   100);

        return (int)retVal;
 8014590:	7dfb      	ldrb	r3, [r7, #23]
}
 8014592:	4618      	mov	r0, r3
 8014594:	3718      	adds	r7, #24
 8014596:	46bd      	mov	sp, r7
 8014598:	bd80      	pop	{r7, pc}
 801459a:	bf00      	nop
 801459c:	20000adc 	.word	0x20000adc

080145a0 <get_serif_inst_i2c>:
        INV_SERIF_HAL_TYPE_I2C,
        0
};

const inv_serif_hal_t* get_serif_inst_i2c(void)
{
 80145a0:	b480      	push	{r7}
 80145a2:	af00      	add	r7, sp, #0
    return &serif_instance_i2c;
 80145a4:	4b02      	ldr	r3, [pc, #8]	; (80145b0 <get_serif_inst_i2c+0x10>)
}
 80145a6:	4618      	mov	r0, r3
 80145a8:	46bd      	mov	sp, r7
 80145aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80145ae:	4770      	bx	lr
 80145b0:	080250b8 	.word	0x080250b8

080145b4 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 80145b4:	b580      	push	{r7, lr}
 80145b6:	b082      	sub	sp, #8
 80145b8:	af00      	add	r7, sp, #0
 80145ba:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 80145bc:	4a07      	ldr	r2, [pc, #28]	; (80145dc <RetargetInit+0x28>)
 80145be:	687b      	ldr	r3, [r7, #4]
 80145c0:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 80145c2:	4b07      	ldr	r3, [pc, #28]	; (80145e0 <RetargetInit+0x2c>)
 80145c4:	681b      	ldr	r3, [r3, #0]
 80145c6:	6898      	ldr	r0, [r3, #8]
 80145c8:	2300      	movs	r3, #0
 80145ca:	2202      	movs	r2, #2
 80145cc:	2100      	movs	r1, #0
 80145ce:	f001 fda5 	bl	801611c <setvbuf>
}
 80145d2:	bf00      	nop
 80145d4:	3708      	adds	r7, #8
 80145d6:	46bd      	mov	sp, r7
 80145d8:	bd80      	pop	{r7, pc}
 80145da:	bf00      	nop
 80145dc:	20001b34 	.word	0x20001b34
 80145e0:	20000050 	.word	0x20000050

080145e4 <_isatty>:

int _isatty(int fd) {
 80145e4:	b580      	push	{r7, lr}
 80145e6:	b082      	sub	sp, #8
 80145e8:	af00      	add	r7, sp, #0
 80145ea:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80145ec:	687b      	ldr	r3, [r7, #4]
 80145ee:	2b00      	cmp	r3, #0
 80145f0:	db04      	blt.n	80145fc <_isatty+0x18>
 80145f2:	687b      	ldr	r3, [r7, #4]
 80145f4:	2b02      	cmp	r3, #2
 80145f6:	dc01      	bgt.n	80145fc <_isatty+0x18>
    return 1;
 80145f8:	2301      	movs	r3, #1
 80145fa:	e005      	b.n	8014608 <_isatty+0x24>

  errno = EBADF;
 80145fc:	f000 ff68 	bl	80154d0 <__errno>
 8014600:	4603      	mov	r3, r0
 8014602:	2209      	movs	r2, #9
 8014604:	601a      	str	r2, [r3, #0]
  return 0;
 8014606:	2300      	movs	r3, #0
}
 8014608:	4618      	mov	r0, r3
 801460a:	3708      	adds	r7, #8
 801460c:	46bd      	mov	sp, r7
 801460e:	bd80      	pop	{r7, pc}

08014610 <_write>:

int _write(int fd, char* ptr, int len) {
 8014610:	b580      	push	{r7, lr}
 8014612:	b086      	sub	sp, #24
 8014614:	af00      	add	r7, sp, #0
 8014616:	60f8      	str	r0, [r7, #12]
 8014618:	60b9      	str	r1, [r7, #8]
 801461a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 801461c:	68fb      	ldr	r3, [r7, #12]
 801461e:	2b01      	cmp	r3, #1
 8014620:	d002      	beq.n	8014628 <_write+0x18>
 8014622:	68fb      	ldr	r3, [r7, #12]
 8014624:	2b02      	cmp	r3, #2
 8014626:	d111      	bne.n	801464c <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8014628:	4b0e      	ldr	r3, [pc, #56]	; (8014664 <_write+0x54>)
 801462a:	6818      	ldr	r0, [r3, #0]
 801462c:	687b      	ldr	r3, [r7, #4]
 801462e:	b29a      	uxth	r2, r3
 8014630:	f04f 33ff 	mov.w	r3, #4294967295
 8014634:	68b9      	ldr	r1, [r7, #8]
 8014636:	f7f3 f8ab 	bl	8007790 <HAL_UART_Transmit>
 801463a:	4603      	mov	r3, r0
 801463c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 801463e:	7dfb      	ldrb	r3, [r7, #23]
 8014640:	2b00      	cmp	r3, #0
 8014642:	d101      	bne.n	8014648 <_write+0x38>
      return len;
 8014644:	687b      	ldr	r3, [r7, #4]
 8014646:	e008      	b.n	801465a <_write+0x4a>
    else
      return EIO;
 8014648:	2305      	movs	r3, #5
 801464a:	e006      	b.n	801465a <_write+0x4a>
  }
  errno = EBADF;
 801464c:	f000 ff40 	bl	80154d0 <__errno>
 8014650:	4603      	mov	r3, r0
 8014652:	2209      	movs	r2, #9
 8014654:	601a      	str	r2, [r3, #0]
  return -1;
 8014656:	f04f 33ff 	mov.w	r3, #4294967295
}
 801465a:	4618      	mov	r0, r3
 801465c:	3718      	adds	r7, #24
 801465e:	46bd      	mov	sp, r7
 8014660:	bd80      	pop	{r7, pc}
 8014662:	bf00      	nop
 8014664:	20001b34 	.word	0x20001b34

08014668 <_close>:

int _close(int fd) {
 8014668:	b580      	push	{r7, lr}
 801466a:	b082      	sub	sp, #8
 801466c:	af00      	add	r7, sp, #0
 801466e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8014670:	687b      	ldr	r3, [r7, #4]
 8014672:	2b00      	cmp	r3, #0
 8014674:	db04      	blt.n	8014680 <_close+0x18>
 8014676:	687b      	ldr	r3, [r7, #4]
 8014678:	2b02      	cmp	r3, #2
 801467a:	dc01      	bgt.n	8014680 <_close+0x18>
    return 0;
 801467c:	2300      	movs	r3, #0
 801467e:	e006      	b.n	801468e <_close+0x26>

  errno = EBADF;
 8014680:	f000 ff26 	bl	80154d0 <__errno>
 8014684:	4603      	mov	r3, r0
 8014686:	2209      	movs	r2, #9
 8014688:	601a      	str	r2, [r3, #0]
  return -1;
 801468a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801468e:	4618      	mov	r0, r3
 8014690:	3708      	adds	r7, #8
 8014692:	46bd      	mov	sp, r7
 8014694:	bd80      	pop	{r7, pc}

08014696 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8014696:	b580      	push	{r7, lr}
 8014698:	b084      	sub	sp, #16
 801469a:	af00      	add	r7, sp, #0
 801469c:	60f8      	str	r0, [r7, #12]
 801469e:	60b9      	str	r1, [r7, #8]
 80146a0:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 80146a2:	f000 ff15 	bl	80154d0 <__errno>
 80146a6:	4603      	mov	r3, r0
 80146a8:	2209      	movs	r2, #9
 80146aa:	601a      	str	r2, [r3, #0]
  return -1;
 80146ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80146b0:	4618      	mov	r0, r3
 80146b2:	3710      	adds	r7, #16
 80146b4:	46bd      	mov	sp, r7
 80146b6:	bd80      	pop	{r7, pc}

080146b8 <_read>:

int _read(int fd, char* ptr, int len) {
 80146b8:	b580      	push	{r7, lr}
 80146ba:	b086      	sub	sp, #24
 80146bc:	af00      	add	r7, sp, #0
 80146be:	60f8      	str	r0, [r7, #12]
 80146c0:	60b9      	str	r1, [r7, #8]
 80146c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 80146c4:	68fb      	ldr	r3, [r7, #12]
 80146c6:	2b00      	cmp	r3, #0
 80146c8:	d110      	bne.n	80146ec <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 80146ca:	4b0e      	ldr	r3, [pc, #56]	; (8014704 <_read+0x4c>)
 80146cc:	6818      	ldr	r0, [r3, #0]
 80146ce:	f04f 33ff 	mov.w	r3, #4294967295
 80146d2:	2201      	movs	r2, #1
 80146d4:	68b9      	ldr	r1, [r7, #8]
 80146d6:	f7f3 f8ef 	bl	80078b8 <HAL_UART_Receive>
 80146da:	4603      	mov	r3, r0
 80146dc:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80146de:	7dfb      	ldrb	r3, [r7, #23]
 80146e0:	2b00      	cmp	r3, #0
 80146e2:	d101      	bne.n	80146e8 <_read+0x30>
      return 1;
 80146e4:	2301      	movs	r3, #1
 80146e6:	e008      	b.n	80146fa <_read+0x42>
    else
      return EIO;
 80146e8:	2305      	movs	r3, #5
 80146ea:	e006      	b.n	80146fa <_read+0x42>
  }
  errno = EBADF;
 80146ec:	f000 fef0 	bl	80154d0 <__errno>
 80146f0:	4603      	mov	r3, r0
 80146f2:	2209      	movs	r2, #9
 80146f4:	601a      	str	r2, [r3, #0]
  return -1;
 80146f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80146fa:	4618      	mov	r0, r3
 80146fc:	3718      	adds	r7, #24
 80146fe:	46bd      	mov	sp, r7
 8014700:	bd80      	pop	{r7, pc}
 8014702:	bf00      	nop
 8014704:	20001b34 	.word	0x20001b34

08014708 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8014708:	b580      	push	{r7, lr}
 801470a:	b082      	sub	sp, #8
 801470c:	af00      	add	r7, sp, #0
 801470e:	6078      	str	r0, [r7, #4]
 8014710:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8014712:	687b      	ldr	r3, [r7, #4]
 8014714:	2b00      	cmp	r3, #0
 8014716:	db08      	blt.n	801472a <_fstat+0x22>
 8014718:	687b      	ldr	r3, [r7, #4]
 801471a:	2b02      	cmp	r3, #2
 801471c:	dc05      	bgt.n	801472a <_fstat+0x22>
    st->st_mode = S_IFCHR;
 801471e:	683b      	ldr	r3, [r7, #0]
 8014720:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8014724:	605a      	str	r2, [r3, #4]
    return 0;
 8014726:	2300      	movs	r3, #0
 8014728:	e005      	b.n	8014736 <_fstat+0x2e>
  }

  errno = EBADF;
 801472a:	f000 fed1 	bl	80154d0 <__errno>
 801472e:	4603      	mov	r3, r0
 8014730:	2209      	movs	r2, #9
 8014732:	601a      	str	r2, [r3, #0]
  return 0;
 8014734:	2300      	movs	r3, #0
}
 8014736:	4618      	mov	r0, r3
 8014738:	3708      	adds	r7, #8
 801473a:	46bd      	mov	sp, r7
 801473c:	bd80      	pop	{r7, pc}
	...

08014740 <start_timer>:
#include "timerDelay.h"

extern TIM_HandleTypeDef htim6;

static void start_timer(void)
{
 8014740:	b580      	push	{r7, lr}
 8014742:	af00      	add	r7, sp, #0
    HAL_TIM_Base_Start(&htim6);
 8014744:	4802      	ldr	r0, [pc, #8]	; (8014750 <start_timer+0x10>)
 8014746:	f7f2 fb4b 	bl	8006de0 <HAL_TIM_Base_Start>
}
 801474a:	bf00      	nop
 801474c:	bd80      	pop	{r7, pc}
 801474e:	bf00      	nop
 8014750:	20000bc0 	.word	0x20000bc0

08014754 <stop_timer>:

static void stop_timer(void)
{
 8014754:	b580      	push	{r7, lr}
 8014756:	af00      	add	r7, sp, #0
    HAL_TIM_Base_Stop(&htim6);
 8014758:	4802      	ldr	r0, [pc, #8]	; (8014764 <stop_timer+0x10>)
 801475a:	f7f2 fb8d 	bl	8006e78 <HAL_TIM_Base_Stop>
}
 801475e:	bf00      	nop
 8014760:	bd80      	pop	{r7, pc}
 8014762:	bf00      	nop
 8014764:	20000bc0 	.word	0x20000bc0

08014768 <internal_delay>:

static void internal_delay(uint16_t us)
{
 8014768:	b480      	push	{r7}
 801476a:	b087      	sub	sp, #28
 801476c:	af00      	add	r7, sp, #0
 801476e:	4603      	mov	r3, r0
 8014770:	80fb      	strh	r3, [r7, #6]
    const uint16_t start = __HAL_TIM_GET_COUNTER(&htim6);
 8014772:	4b11      	ldr	r3, [pc, #68]	; (80147b8 <internal_delay+0x50>)
 8014774:	681b      	ldr	r3, [r3, #0]
 8014776:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014778:	81fb      	strh	r3, [r7, #14]

    uint32_t now, prev = 0;
 801477a:	2300      	movs	r3, #0
 801477c:	613b      	str	r3, [r7, #16]
    do{
        now = __HAL_TIM_GET_COUNTER(&htim6);
 801477e:	4b0e      	ldr	r3, [pc, #56]	; (80147b8 <internal_delay+0x50>)
 8014780:	681b      	ldr	r3, [r3, #0]
 8014782:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014784:	617b      	str	r3, [r7, #20]

        /* handle rollover */
        if(now < prev)
 8014786:	697a      	ldr	r2, [r7, #20]
 8014788:	693b      	ldr	r3, [r7, #16]
 801478a:	429a      	cmp	r2, r3
 801478c:	d204      	bcs.n	8014798 <internal_delay+0x30>
            now = UINT16_MAX + now;
 801478e:	697b      	ldr	r3, [r7, #20]
 8014790:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8014794:	33ff      	adds	r3, #255	; 0xff
 8014796:	617b      	str	r3, [r7, #20]
        prev = now;
 8014798:	697b      	ldr	r3, [r7, #20]
 801479a:	613b      	str	r3, [r7, #16]

    }while((now - start) <= us);
 801479c:	89fb      	ldrh	r3, [r7, #14]
 801479e:	697a      	ldr	r2, [r7, #20]
 80147a0:	1ad2      	subs	r2, r2, r3
 80147a2:	88fb      	ldrh	r3, [r7, #6]
 80147a4:	429a      	cmp	r2, r3
 80147a6:	d9ea      	bls.n	801477e <internal_delay+0x16>
}
 80147a8:	bf00      	nop
 80147aa:	bf00      	nop
 80147ac:	371c      	adds	r7, #28
 80147ae:	46bd      	mov	sp, r7
 80147b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147b4:	4770      	bx	lr
 80147b6:	bf00      	nop
 80147b8:	20000bc0 	.word	0x20000bc0

080147bc <delay_us>:

void delay_us(uint32_t us)
{
 80147bc:	b580      	push	{r7, lr}
 80147be:	b084      	sub	sp, #16
 80147c0:	af00      	add	r7, sp, #0
 80147c2:	6078      	str	r0, [r7, #4]
    uint32_t i;

    start_timer();
 80147c4:	f7ff ffbc 	bl	8014740 <start_timer>

    /* in case the delay is up to UINT16_MAX */
    if(us >= UINT16_MAX) {
 80147c8:	687b      	ldr	r3, [r7, #4]
 80147ca:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80147ce:	4293      	cmp	r3, r2
 80147d0:	d91f      	bls.n	8014812 <delay_us+0x56>
        /* go to the loop as the internal_delay function only support uint16_t argument type */
        for(i = 0; i < (us / UINT16_MAX); i++)
 80147d2:	2300      	movs	r3, #0
 80147d4:	60fb      	str	r3, [r7, #12]
 80147d6:	e006      	b.n	80147e6 <delay_us+0x2a>
            internal_delay(UINT16_MAX);
 80147d8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80147dc:	f7ff ffc4 	bl	8014768 <internal_delay>
        for(i = 0; i < (us / UINT16_MAX); i++)
 80147e0:	68fb      	ldr	r3, [r7, #12]
 80147e2:	3301      	adds	r3, #1
 80147e4:	60fb      	str	r3, [r7, #12]
 80147e6:	687b      	ldr	r3, [r7, #4]
 80147e8:	4a0f      	ldr	r2, [pc, #60]	; (8014828 <delay_us+0x6c>)
 80147ea:	fba2 2303 	umull	r2, r3, r2, r3
 80147ee:	0bdb      	lsrs	r3, r3, #15
 80147f0:	68fa      	ldr	r2, [r7, #12]
 80147f2:	429a      	cmp	r2, r3
 80147f4:	d3f0      	bcc.n	80147d8 <delay_us+0x1c>
        internal_delay(us % UINT16_MAX);
 80147f6:	6879      	ldr	r1, [r7, #4]
 80147f8:	4b0b      	ldr	r3, [pc, #44]	; (8014828 <delay_us+0x6c>)
 80147fa:	fba3 2301 	umull	r2, r3, r3, r1
 80147fe:	0bda      	lsrs	r2, r3, #15
 8014800:	4613      	mov	r3, r2
 8014802:	041b      	lsls	r3, r3, #16
 8014804:	1a9b      	subs	r3, r3, r2
 8014806:	1aca      	subs	r2, r1, r3
 8014808:	b293      	uxth	r3, r2
 801480a:	4618      	mov	r0, r3
 801480c:	f7ff ffac 	bl	8014768 <internal_delay>
 8014810:	e004      	b.n	801481c <delay_us+0x60>
    }
    else
        internal_delay(us);
 8014812:	687b      	ldr	r3, [r7, #4]
 8014814:	b29b      	uxth	r3, r3
 8014816:	4618      	mov	r0, r3
 8014818:	f7ff ffa6 	bl	8014768 <internal_delay>

    stop_timer();
 801481c:	f7ff ff9a 	bl	8014754 <stop_timer>
}
 8014820:	bf00      	nop
 8014822:	3710      	adds	r7, #16
 8014824:	46bd      	mov	sp, r7
 8014826:	bd80      	pop	{r7, pc}
 8014828:	80008001 	.word	0x80008001

0801482c <inv_icm20948_sleep_us>:
void delay_ms(uint32_t ms)
{
    delay_us(ms*1000);
}

void inv_icm20948_sleep_us(int us){
 801482c:	b580      	push	{r7, lr}
 801482e:	b082      	sub	sp, #8
 8014830:	af00      	add	r7, sp, #0
 8014832:	6078      	str	r0, [r7, #4]
    delay_us(us);
 8014834:	687b      	ldr	r3, [r7, #4]
 8014836:	4618      	mov	r0, r3
 8014838:	f7ff ffc0 	bl	80147bc <delay_us>
}
 801483c:	bf00      	nop
 801483e:	3708      	adds	r7, #8
 8014840:	46bd      	mov	sp, r7
 8014842:	bd80      	pop	{r7, pc}

08014844 <inv_icm20948_get_time_us>:

uint64_t inv_icm20948_get_time_us(void){
 8014844:	b480      	push	{r7}
 8014846:	af00      	add	r7, sp, #0
    return (uint64_t)(__HAL_TIM_GET_COUNTER(&htim6));
 8014848:	4b06      	ldr	r3, [pc, #24]	; (8014864 <inv_icm20948_get_time_us+0x20>)
 801484a:	681b      	ldr	r3, [r3, #0]
 801484c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801484e:	2200      	movs	r2, #0
 8014850:	4618      	mov	r0, r3
 8014852:	4611      	mov	r1, r2
 8014854:	4602      	mov	r2, r0
 8014856:	460b      	mov	r3, r1
}
 8014858:	4610      	mov	r0, r2
 801485a:	4619      	mov	r1, r3
 801485c:	46bd      	mov	sp, r7
 801485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014862:	4770      	bx	lr
 8014864:	20000bc0 	.word	0x20000bc0

08014868 <VL53L1X_SensorInit>:
	status |= VL53L1_WrByte(dev, VL53L1_I2C_SLAVE__DEVICE_ADDRESS, new_address >> 1);
	return status;
}

VL53L1X_ERROR VL53L1X_SensorInit(uint16_t dev)
{
 8014868:	b580      	push	{r7, lr}
 801486a:	b084      	sub	sp, #16
 801486c:	af00      	add	r7, sp, #0
 801486e:	4603      	mov	r3, r0
 8014870:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 8014872:	2300      	movs	r3, #0
 8014874:	73fb      	strb	r3, [r7, #15]
	uint8_t Addr = 0x00, tmp;
 8014876:	2300      	movs	r3, #0
 8014878:	73bb      	strb	r3, [r7, #14]

	for (Addr = 0x2D; Addr <= 0x87; Addr++){
 801487a:	232d      	movs	r3, #45	; 0x2d
 801487c:	73bb      	strb	r3, [r7, #14]
 801487e:	e011      	b.n	80148a4 <VL53L1X_SensorInit+0x3c>
		status |= VL53L1_WrByte(dev, Addr, VL51L1X_DEFAULT_CONFIGURATION[Addr - 0x2D]);
 8014880:	7bbb      	ldrb	r3, [r7, #14]
 8014882:	b299      	uxth	r1, r3
 8014884:	7bbb      	ldrb	r3, [r7, #14]
 8014886:	3b2d      	subs	r3, #45	; 0x2d
 8014888:	4a2c      	ldr	r2, [pc, #176]	; (801493c <VL53L1X_SensorInit+0xd4>)
 801488a:	5cd2      	ldrb	r2, [r2, r3]
 801488c:	88fb      	ldrh	r3, [r7, #6]
 801488e:	4618      	mov	r0, r3
 8014890:	f000 fcea 	bl	8015268 <VL53L1_WrByte>
 8014894:	4603      	mov	r3, r0
 8014896:	461a      	mov	r2, r3
 8014898:	7bfb      	ldrb	r3, [r7, #15]
 801489a:	4313      	orrs	r3, r2
 801489c:	73fb      	strb	r3, [r7, #15]
	for (Addr = 0x2D; Addr <= 0x87; Addr++){
 801489e:	7bbb      	ldrb	r3, [r7, #14]
 80148a0:	3301      	adds	r3, #1
 80148a2:	73bb      	strb	r3, [r7, #14]
 80148a4:	7bbb      	ldrb	r3, [r7, #14]
 80148a6:	2b87      	cmp	r3, #135	; 0x87
 80148a8:	d9ea      	bls.n	8014880 <VL53L1X_SensorInit+0x18>
	}
	status |= VL53L1X_StartRanging(dev);
 80148aa:	88fb      	ldrh	r3, [r7, #6]
 80148ac:	4618      	mov	r0, r3
 80148ae:	f000 f889 	bl	80149c4 <VL53L1X_StartRanging>
 80148b2:	4603      	mov	r3, r0
 80148b4:	461a      	mov	r2, r3
 80148b6:	7bfb      	ldrb	r3, [r7, #15]
 80148b8:	4313      	orrs	r3, r2
 80148ba:	73fb      	strb	r3, [r7, #15]
	tmp  = 0;
 80148bc:	2300      	movs	r3, #0
 80148be:	737b      	strb	r3, [r7, #13]
	while(tmp==0){
 80148c0:	e00b      	b.n	80148da <VL53L1X_SensorInit+0x72>
			status |= VL53L1X_CheckForDataReady(dev, &tmp);
 80148c2:	f107 020d 	add.w	r2, r7, #13
 80148c6:	88fb      	ldrh	r3, [r7, #6]
 80148c8:	4611      	mov	r1, r2
 80148ca:	4618      	mov	r0, r3
 80148cc:	f000 f8aa 	bl	8014a24 <VL53L1X_CheckForDataReady>
 80148d0:	4603      	mov	r3, r0
 80148d2:	461a      	mov	r2, r3
 80148d4:	7bfb      	ldrb	r3, [r7, #15]
 80148d6:	4313      	orrs	r3, r2
 80148d8:	73fb      	strb	r3, [r7, #15]
	while(tmp==0){
 80148da:	7b7b      	ldrb	r3, [r7, #13]
 80148dc:	2b00      	cmp	r3, #0
 80148de:	d0f0      	beq.n	80148c2 <VL53L1X_SensorInit+0x5a>
	}
	status |= VL53L1X_ClearInterrupt(dev);
 80148e0:	88fb      	ldrh	r3, [r7, #6]
 80148e2:	4618      	mov	r0, r3
 80148e4:	f000 f82c 	bl	8014940 <VL53L1X_ClearInterrupt>
 80148e8:	4603      	mov	r3, r0
 80148ea:	461a      	mov	r2, r3
 80148ec:	7bfb      	ldrb	r3, [r7, #15]
 80148ee:	4313      	orrs	r3, r2
 80148f0:	73fb      	strb	r3, [r7, #15]
	status |= VL53L1X_StopRanging(dev);
 80148f2:	88fb      	ldrh	r3, [r7, #6]
 80148f4:	4618      	mov	r0, r3
 80148f6:	f000 f87d 	bl	80149f4 <VL53L1X_StopRanging>
 80148fa:	4603      	mov	r3, r0
 80148fc:	461a      	mov	r2, r3
 80148fe:	7bfb      	ldrb	r3, [r7, #15]
 8014900:	4313      	orrs	r3, r2
 8014902:	73fb      	strb	r3, [r7, #15]
	status |= VL53L1_WrByte(dev, VL53L1_VHV_CONFIG__TIMEOUT_MACROP_LOOP_BOUND, 0x09); /* two bounds VHV */
 8014904:	88fb      	ldrh	r3, [r7, #6]
 8014906:	2209      	movs	r2, #9
 8014908:	2108      	movs	r1, #8
 801490a:	4618      	mov	r0, r3
 801490c:	f000 fcac 	bl	8015268 <VL53L1_WrByte>
 8014910:	4603      	mov	r3, r0
 8014912:	461a      	mov	r2, r3
 8014914:	7bfb      	ldrb	r3, [r7, #15]
 8014916:	4313      	orrs	r3, r2
 8014918:	73fb      	strb	r3, [r7, #15]
	status |= VL53L1_WrByte(dev, 0x0B, 0); /* start VHV from the previous temperature */
 801491a:	88fb      	ldrh	r3, [r7, #6]
 801491c:	2200      	movs	r2, #0
 801491e:	210b      	movs	r1, #11
 8014920:	4618      	mov	r0, r3
 8014922:	f000 fca1 	bl	8015268 <VL53L1_WrByte>
 8014926:	4603      	mov	r3, r0
 8014928:	461a      	mov	r2, r3
 801492a:	7bfb      	ldrb	r3, [r7, #15]
 801492c:	4313      	orrs	r3, r2
 801492e:	73fb      	strb	r3, [r7, #15]
	return status;
 8014930:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014934:	4618      	mov	r0, r3
 8014936:	3710      	adds	r7, #16
 8014938:	46bd      	mov	sp, r7
 801493a:	bd80      	pop	{r7, pc}
 801493c:	0802510c 	.word	0x0802510c

08014940 <VL53L1X_ClearInterrupt>:

VL53L1X_ERROR VL53L1X_ClearInterrupt(uint16_t dev)
{
 8014940:	b580      	push	{r7, lr}
 8014942:	b084      	sub	sp, #16
 8014944:	af00      	add	r7, sp, #0
 8014946:	4603      	mov	r3, r0
 8014948:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 801494a:	2300      	movs	r3, #0
 801494c:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_WrByte(dev, SYSTEM__INTERRUPT_CLEAR, 0x01);
 801494e:	88fb      	ldrh	r3, [r7, #6]
 8014950:	2201      	movs	r2, #1
 8014952:	2186      	movs	r1, #134	; 0x86
 8014954:	4618      	mov	r0, r3
 8014956:	f000 fc87 	bl	8015268 <VL53L1_WrByte>
 801495a:	4603      	mov	r3, r0
 801495c:	461a      	mov	r2, r3
 801495e:	7bfb      	ldrb	r3, [r7, #15]
 8014960:	4313      	orrs	r3, r2
 8014962:	73fb      	strb	r3, [r7, #15]
	return status;
 8014964:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014968:	4618      	mov	r0, r3
 801496a:	3710      	adds	r7, #16
 801496c:	46bd      	mov	sp, r7
 801496e:	bd80      	pop	{r7, pc}

08014970 <VL53L1X_GetInterruptPolarity>:
	status |= VL53L1_WrByte(dev, GPIO_HV_MUX__CTRL, Temp | (!(NewPolarity & 1)) << 4);
	return status;
}

VL53L1X_ERROR VL53L1X_GetInterruptPolarity(uint16_t dev, uint8_t *pInterruptPolarity)
{
 8014970:	b580      	push	{r7, lr}
 8014972:	b084      	sub	sp, #16
 8014974:	af00      	add	r7, sp, #0
 8014976:	4603      	mov	r3, r0
 8014978:	6039      	str	r1, [r7, #0]
 801497a:	80fb      	strh	r3, [r7, #6]
	uint8_t Temp;
	VL53L1X_ERROR status = 0;
 801497c:	2300      	movs	r3, #0
 801497e:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_RdByte(dev, GPIO_HV_MUX__CTRL, &Temp);
 8014980:	f107 020e 	add.w	r2, r7, #14
 8014984:	88fb      	ldrh	r3, [r7, #6]
 8014986:	2130      	movs	r1, #48	; 0x30
 8014988:	4618      	mov	r0, r3
 801498a:	f000 fd09 	bl	80153a0 <VL53L1_RdByte>
 801498e:	4603      	mov	r3, r0
 8014990:	461a      	mov	r2, r3
 8014992:	7bfb      	ldrb	r3, [r7, #15]
 8014994:	4313      	orrs	r3, r2
 8014996:	73fb      	strb	r3, [r7, #15]
	Temp = Temp & 0x10;
 8014998:	7bbb      	ldrb	r3, [r7, #14]
 801499a:	f003 0310 	and.w	r3, r3, #16
 801499e:	b2db      	uxtb	r3, r3
 80149a0:	73bb      	strb	r3, [r7, #14]
	*pInterruptPolarity = !(Temp>>4);
 80149a2:	7bbb      	ldrb	r3, [r7, #14]
 80149a4:	091b      	lsrs	r3, r3, #4
 80149a6:	b2db      	uxtb	r3, r3
 80149a8:	2b00      	cmp	r3, #0
 80149aa:	bf0c      	ite	eq
 80149ac:	2301      	moveq	r3, #1
 80149ae:	2300      	movne	r3, #0
 80149b0:	b2db      	uxtb	r3, r3
 80149b2:	461a      	mov	r2, r3
 80149b4:	683b      	ldr	r3, [r7, #0]
 80149b6:	701a      	strb	r2, [r3, #0]
	return status;
 80149b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80149bc:	4618      	mov	r0, r3
 80149be:	3710      	adds	r7, #16
 80149c0:	46bd      	mov	sp, r7
 80149c2:	bd80      	pop	{r7, pc}

080149c4 <VL53L1X_StartRanging>:

VL53L1X_ERROR VL53L1X_StartRanging(uint16_t dev)
{
 80149c4:	b580      	push	{r7, lr}
 80149c6:	b084      	sub	sp, #16
 80149c8:	af00      	add	r7, sp, #0
 80149ca:	4603      	mov	r3, r0
 80149cc:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 80149ce:	2300      	movs	r3, #0
 80149d0:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_WrByte(dev, SYSTEM__MODE_START, 0x40);	/* Enable VL53L1X */
 80149d2:	88fb      	ldrh	r3, [r7, #6]
 80149d4:	2240      	movs	r2, #64	; 0x40
 80149d6:	2187      	movs	r1, #135	; 0x87
 80149d8:	4618      	mov	r0, r3
 80149da:	f000 fc45 	bl	8015268 <VL53L1_WrByte>
 80149de:	4603      	mov	r3, r0
 80149e0:	461a      	mov	r2, r3
 80149e2:	7bfb      	ldrb	r3, [r7, #15]
 80149e4:	4313      	orrs	r3, r2
 80149e6:	73fb      	strb	r3, [r7, #15]
	return status;
 80149e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80149ec:	4618      	mov	r0, r3
 80149ee:	3710      	adds	r7, #16
 80149f0:	46bd      	mov	sp, r7
 80149f2:	bd80      	pop	{r7, pc}

080149f4 <VL53L1X_StopRanging>:

VL53L1X_ERROR VL53L1X_StopRanging(uint16_t dev)
{
 80149f4:	b580      	push	{r7, lr}
 80149f6:	b084      	sub	sp, #16
 80149f8:	af00      	add	r7, sp, #0
 80149fa:	4603      	mov	r3, r0
 80149fc:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 80149fe:	2300      	movs	r3, #0
 8014a00:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_WrByte(dev, SYSTEM__MODE_START, 0x00);	/* Disable VL53L1X */
 8014a02:	88fb      	ldrh	r3, [r7, #6]
 8014a04:	2200      	movs	r2, #0
 8014a06:	2187      	movs	r1, #135	; 0x87
 8014a08:	4618      	mov	r0, r3
 8014a0a:	f000 fc2d 	bl	8015268 <VL53L1_WrByte>
 8014a0e:	4603      	mov	r3, r0
 8014a10:	461a      	mov	r2, r3
 8014a12:	7bfb      	ldrb	r3, [r7, #15]
 8014a14:	4313      	orrs	r3, r2
 8014a16:	73fb      	strb	r3, [r7, #15]
	return status;
 8014a18:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014a1c:	4618      	mov	r0, r3
 8014a1e:	3710      	adds	r7, #16
 8014a20:	46bd      	mov	sp, r7
 8014a22:	bd80      	pop	{r7, pc}

08014a24 <VL53L1X_CheckForDataReady>:

VL53L1X_ERROR VL53L1X_CheckForDataReady(uint16_t dev, uint8_t *isDataReady)
{
 8014a24:	b580      	push	{r7, lr}
 8014a26:	b084      	sub	sp, #16
 8014a28:	af00      	add	r7, sp, #0
 8014a2a:	4603      	mov	r3, r0
 8014a2c:	6039      	str	r1, [r7, #0]
 8014a2e:	80fb      	strh	r3, [r7, #6]
	uint8_t Temp;
	uint8_t IntPol;
	VL53L1X_ERROR status = 0;
 8014a30:	2300      	movs	r3, #0
 8014a32:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1X_GetInterruptPolarity(dev, &IntPol);
 8014a34:	f107 020d 	add.w	r2, r7, #13
 8014a38:	88fb      	ldrh	r3, [r7, #6]
 8014a3a:	4611      	mov	r1, r2
 8014a3c:	4618      	mov	r0, r3
 8014a3e:	f7ff ff97 	bl	8014970 <VL53L1X_GetInterruptPolarity>
 8014a42:	4603      	mov	r3, r0
 8014a44:	461a      	mov	r2, r3
 8014a46:	7bfb      	ldrb	r3, [r7, #15]
 8014a48:	4313      	orrs	r3, r2
 8014a4a:	73fb      	strb	r3, [r7, #15]
	status |= VL53L1_RdByte(dev, GPIO__TIO_HV_STATUS, &Temp);
 8014a4c:	f107 020e 	add.w	r2, r7, #14
 8014a50:	88fb      	ldrh	r3, [r7, #6]
 8014a52:	2131      	movs	r1, #49	; 0x31
 8014a54:	4618      	mov	r0, r3
 8014a56:	f000 fca3 	bl	80153a0 <VL53L1_RdByte>
 8014a5a:	4603      	mov	r3, r0
 8014a5c:	461a      	mov	r2, r3
 8014a5e:	7bfb      	ldrb	r3, [r7, #15]
 8014a60:	4313      	orrs	r3, r2
 8014a62:	73fb      	strb	r3, [r7, #15]
	/* Read in the register to check if a new value is available */
	if (status == 0){
 8014a64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014a68:	2b00      	cmp	r3, #0
 8014a6a:	d10c      	bne.n	8014a86 <VL53L1X_CheckForDataReady+0x62>
		if ((Temp & 1) == IntPol)
 8014a6c:	7bbb      	ldrb	r3, [r7, #14]
 8014a6e:	f003 0301 	and.w	r3, r3, #1
 8014a72:	7b7a      	ldrb	r2, [r7, #13]
 8014a74:	4293      	cmp	r3, r2
 8014a76:	d103      	bne.n	8014a80 <VL53L1X_CheckForDataReady+0x5c>
			*isDataReady = 1;
 8014a78:	683b      	ldr	r3, [r7, #0]
 8014a7a:	2201      	movs	r2, #1
 8014a7c:	701a      	strb	r2, [r3, #0]
 8014a7e:	e002      	b.n	8014a86 <VL53L1X_CheckForDataReady+0x62>
		else
			*isDataReady = 0;
 8014a80:	683b      	ldr	r3, [r7, #0]
 8014a82:	2200      	movs	r2, #0
 8014a84:	701a      	strb	r2, [r3, #0]
	}
	return status;
 8014a86:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014a8a:	4618      	mov	r0, r3
 8014a8c:	3710      	adds	r7, #16
 8014a8e:	46bd      	mov	sp, r7
 8014a90:	bd80      	pop	{r7, pc}

08014a92 <VL53L1X_SetTimingBudgetInMs>:

VL53L1X_ERROR VL53L1X_SetTimingBudgetInMs(uint16_t dev, uint16_t TimingBudgetInMs)
{
 8014a92:	b580      	push	{r7, lr}
 8014a94:	b084      	sub	sp, #16
 8014a96:	af00      	add	r7, sp, #0
 8014a98:	4603      	mov	r3, r0
 8014a9a:	460a      	mov	r2, r1
 8014a9c:	80fb      	strh	r3, [r7, #6]
 8014a9e:	4613      	mov	r3, r2
 8014aa0:	80bb      	strh	r3, [r7, #4]
	uint16_t DM;
	VL53L1X_ERROR  status=0;
 8014aa2:	2300      	movs	r3, #0
 8014aa4:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1X_GetDistanceMode(dev, &DM);
 8014aa6:	f107 020c 	add.w	r2, r7, #12
 8014aaa:	88fb      	ldrh	r3, [r7, #6]
 8014aac:	4611      	mov	r1, r2
 8014aae:	4618      	mov	r0, r3
 8014ab0:	f000 fa2a 	bl	8014f08 <VL53L1X_GetDistanceMode>
 8014ab4:	4603      	mov	r3, r0
 8014ab6:	461a      	mov	r2, r3
 8014ab8:	7bfb      	ldrb	r3, [r7, #15]
 8014aba:	4313      	orrs	r3, r2
 8014abc:	73fb      	strb	r3, [r7, #15]
	if (DM == 0)
 8014abe:	89bb      	ldrh	r3, [r7, #12]
 8014ac0:	2b00      	cmp	r3, #0
 8014ac2:	d101      	bne.n	8014ac8 <VL53L1X_SetTimingBudgetInMs+0x36>
		return 1;
 8014ac4:	2301      	movs	r3, #1
 8014ac6:	e0f6      	b.n	8014cb6 <VL53L1X_SetTimingBudgetInMs+0x224>
	else if (DM == 1) {	/* Short DistanceMode */
 8014ac8:	89bb      	ldrh	r3, [r7, #12]
 8014aca:	2b01      	cmp	r3, #1
 8014acc:	f040 8082 	bne.w	8014bd4 <VL53L1X_SetTimingBudgetInMs+0x142>
		switch (TimingBudgetInMs) {
 8014ad0:	88bb      	ldrh	r3, [r7, #4]
 8014ad2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8014ad6:	d06b      	beq.n	8014bb0 <VL53L1X_SetTimingBudgetInMs+0x11e>
 8014ad8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8014adc:	dc77      	bgt.n	8014bce <VL53L1X_SetTimingBudgetInMs+0x13c>
 8014ade:	2bc8      	cmp	r3, #200	; 0xc8
 8014ae0:	d057      	beq.n	8014b92 <VL53L1X_SetTimingBudgetInMs+0x100>
 8014ae2:	2bc8      	cmp	r3, #200	; 0xc8
 8014ae4:	dc73      	bgt.n	8014bce <VL53L1X_SetTimingBudgetInMs+0x13c>
 8014ae6:	2b64      	cmp	r3, #100	; 0x64
 8014ae8:	d044      	beq.n	8014b74 <VL53L1X_SetTimingBudgetInMs+0xe2>
 8014aea:	2b64      	cmp	r3, #100	; 0x64
 8014aec:	dc6f      	bgt.n	8014bce <VL53L1X_SetTimingBudgetInMs+0x13c>
 8014aee:	2b32      	cmp	r3, #50	; 0x32
 8014af0:	d031      	beq.n	8014b56 <VL53L1X_SetTimingBudgetInMs+0xc4>
 8014af2:	2b32      	cmp	r3, #50	; 0x32
 8014af4:	dc6b      	bgt.n	8014bce <VL53L1X_SetTimingBudgetInMs+0x13c>
 8014af6:	2b21      	cmp	r3, #33	; 0x21
 8014af8:	d020      	beq.n	8014b3c <VL53L1X_SetTimingBudgetInMs+0xaa>
 8014afa:	2b21      	cmp	r3, #33	; 0x21
 8014afc:	dc67      	bgt.n	8014bce <VL53L1X_SetTimingBudgetInMs+0x13c>
 8014afe:	2b0f      	cmp	r3, #15
 8014b00:	d002      	beq.n	8014b08 <VL53L1X_SetTimingBudgetInMs+0x76>
 8014b02:	2b14      	cmp	r3, #20
 8014b04:	d00d      	beq.n	8014b22 <VL53L1X_SetTimingBudgetInMs+0x90>
 8014b06:	e062      	b.n	8014bce <VL53L1X_SetTimingBudgetInMs+0x13c>
		case 15: /* only available in short distance mode */
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8014b08:	88fb      	ldrh	r3, [r7, #6]
 8014b0a:	221d      	movs	r2, #29
 8014b0c:	215e      	movs	r1, #94	; 0x5e
 8014b0e:	4618      	mov	r0, r3
 8014b10:	f000 fbd6 	bl	80152c0 <VL53L1_WrWord>
					0x01D);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8014b14:	88fb      	ldrh	r3, [r7, #6]
 8014b16:	2227      	movs	r2, #39	; 0x27
 8014b18:	2161      	movs	r1, #97	; 0x61
 8014b1a:	4618      	mov	r0, r3
 8014b1c:	f000 fbd0 	bl	80152c0 <VL53L1_WrWord>
					0x0027);
			break;
 8014b20:	e0c7      	b.n	8014cb2 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 20:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8014b22:	88fb      	ldrh	r3, [r7, #6]
 8014b24:	2251      	movs	r2, #81	; 0x51
 8014b26:	215e      	movs	r1, #94	; 0x5e
 8014b28:	4618      	mov	r0, r3
 8014b2a:	f000 fbc9 	bl	80152c0 <VL53L1_WrWord>
					0x0051);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8014b2e:	88fb      	ldrh	r3, [r7, #6]
 8014b30:	226e      	movs	r2, #110	; 0x6e
 8014b32:	2161      	movs	r1, #97	; 0x61
 8014b34:	4618      	mov	r0, r3
 8014b36:	f000 fbc3 	bl	80152c0 <VL53L1_WrWord>
					0x006E);
			break;
 8014b3a:	e0ba      	b.n	8014cb2 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 33:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8014b3c:	88fb      	ldrh	r3, [r7, #6]
 8014b3e:	22d6      	movs	r2, #214	; 0xd6
 8014b40:	215e      	movs	r1, #94	; 0x5e
 8014b42:	4618      	mov	r0, r3
 8014b44:	f000 fbbc 	bl	80152c0 <VL53L1_WrWord>
					0x00D6);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8014b48:	88fb      	ldrh	r3, [r7, #6]
 8014b4a:	226e      	movs	r2, #110	; 0x6e
 8014b4c:	2161      	movs	r1, #97	; 0x61
 8014b4e:	4618      	mov	r0, r3
 8014b50:	f000 fbb6 	bl	80152c0 <VL53L1_WrWord>
					0x006E);
			break;
 8014b54:	e0ad      	b.n	8014cb2 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 50:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8014b56:	88fb      	ldrh	r3, [r7, #6]
 8014b58:	f44f 72d7 	mov.w	r2, #430	; 0x1ae
 8014b5c:	215e      	movs	r1, #94	; 0x5e
 8014b5e:	4618      	mov	r0, r3
 8014b60:	f000 fbae 	bl	80152c0 <VL53L1_WrWord>
					0x1AE);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8014b64:	88fb      	ldrh	r3, [r7, #6]
 8014b66:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 8014b6a:	2161      	movs	r1, #97	; 0x61
 8014b6c:	4618      	mov	r0, r3
 8014b6e:	f000 fba7 	bl	80152c0 <VL53L1_WrWord>
					0x01E8);
			break;
 8014b72:	e09e      	b.n	8014cb2 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 100:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8014b74:	88fb      	ldrh	r3, [r7, #6]
 8014b76:	f240 22e1 	movw	r2, #737	; 0x2e1
 8014b7a:	215e      	movs	r1, #94	; 0x5e
 8014b7c:	4618      	mov	r0, r3
 8014b7e:	f000 fb9f 	bl	80152c0 <VL53L1_WrWord>
					0x02E1);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8014b82:	88fb      	ldrh	r3, [r7, #6]
 8014b84:	f44f 7262 	mov.w	r2, #904	; 0x388
 8014b88:	2161      	movs	r1, #97	; 0x61
 8014b8a:	4618      	mov	r0, r3
 8014b8c:	f000 fb98 	bl	80152c0 <VL53L1_WrWord>
					0x0388);
			break;
 8014b90:	e08f      	b.n	8014cb2 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 200:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8014b92:	88fb      	ldrh	r3, [r7, #6]
 8014b94:	f240 32e1 	movw	r2, #993	; 0x3e1
 8014b98:	215e      	movs	r1, #94	; 0x5e
 8014b9a:	4618      	mov	r0, r3
 8014b9c:	f000 fb90 	bl	80152c0 <VL53L1_WrWord>
					0x03E1);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8014ba0:	88fb      	ldrh	r3, [r7, #6]
 8014ba2:	f240 4296 	movw	r2, #1174	; 0x496
 8014ba6:	2161      	movs	r1, #97	; 0x61
 8014ba8:	4618      	mov	r0, r3
 8014baa:	f000 fb89 	bl	80152c0 <VL53L1_WrWord>
					0x0496);
			break;
 8014bae:	e080      	b.n	8014cb2 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 500:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8014bb0:	88fb      	ldrh	r3, [r7, #6]
 8014bb2:	f240 5291 	movw	r2, #1425	; 0x591
 8014bb6:	215e      	movs	r1, #94	; 0x5e
 8014bb8:	4618      	mov	r0, r3
 8014bba:	f000 fb81 	bl	80152c0 <VL53L1_WrWord>
					0x0591);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8014bbe:	88fb      	ldrh	r3, [r7, #6]
 8014bc0:	f240 52c1 	movw	r2, #1473	; 0x5c1
 8014bc4:	2161      	movs	r1, #97	; 0x61
 8014bc6:	4618      	mov	r0, r3
 8014bc8:	f000 fb7a 	bl	80152c0 <VL53L1_WrWord>
					0x05C1);
			break;
 8014bcc:	e071      	b.n	8014cb2 <VL53L1X_SetTimingBudgetInMs+0x220>
		default:
			status = 1;
 8014bce:	2301      	movs	r3, #1
 8014bd0:	73fb      	strb	r3, [r7, #15]
			break;
 8014bd2:	e06e      	b.n	8014cb2 <VL53L1X_SetTimingBudgetInMs+0x220>
		}
	} else {
		switch (TimingBudgetInMs) {
 8014bd4:	88bb      	ldrh	r3, [r7, #4]
 8014bd6:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8014bda:	d058      	beq.n	8014c8e <VL53L1X_SetTimingBudgetInMs+0x1fc>
 8014bdc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8014be0:	dc64      	bgt.n	8014cac <VL53L1X_SetTimingBudgetInMs+0x21a>
 8014be2:	2bc8      	cmp	r3, #200	; 0xc8
 8014be4:	d044      	beq.n	8014c70 <VL53L1X_SetTimingBudgetInMs+0x1de>
 8014be6:	2bc8      	cmp	r3, #200	; 0xc8
 8014be8:	dc60      	bgt.n	8014cac <VL53L1X_SetTimingBudgetInMs+0x21a>
 8014bea:	2b64      	cmp	r3, #100	; 0x64
 8014bec:	d031      	beq.n	8014c52 <VL53L1X_SetTimingBudgetInMs+0x1c0>
 8014bee:	2b64      	cmp	r3, #100	; 0x64
 8014bf0:	dc5c      	bgt.n	8014cac <VL53L1X_SetTimingBudgetInMs+0x21a>
 8014bf2:	2b32      	cmp	r3, #50	; 0x32
 8014bf4:	d020      	beq.n	8014c38 <VL53L1X_SetTimingBudgetInMs+0x1a6>
 8014bf6:	2b32      	cmp	r3, #50	; 0x32
 8014bf8:	dc58      	bgt.n	8014cac <VL53L1X_SetTimingBudgetInMs+0x21a>
 8014bfa:	2b14      	cmp	r3, #20
 8014bfc:	d002      	beq.n	8014c04 <VL53L1X_SetTimingBudgetInMs+0x172>
 8014bfe:	2b21      	cmp	r3, #33	; 0x21
 8014c00:	d00d      	beq.n	8014c1e <VL53L1X_SetTimingBudgetInMs+0x18c>
 8014c02:	e053      	b.n	8014cac <VL53L1X_SetTimingBudgetInMs+0x21a>
		case 20:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8014c04:	88fb      	ldrh	r3, [r7, #6]
 8014c06:	221e      	movs	r2, #30
 8014c08:	215e      	movs	r1, #94	; 0x5e
 8014c0a:	4618      	mov	r0, r3
 8014c0c:	f000 fb58 	bl	80152c0 <VL53L1_WrWord>
					0x001E);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8014c10:	88fb      	ldrh	r3, [r7, #6]
 8014c12:	2222      	movs	r2, #34	; 0x22
 8014c14:	2161      	movs	r1, #97	; 0x61
 8014c16:	4618      	mov	r0, r3
 8014c18:	f000 fb52 	bl	80152c0 <VL53L1_WrWord>
					0x0022);
			break;
 8014c1c:	e049      	b.n	8014cb2 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 33:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8014c1e:	88fb      	ldrh	r3, [r7, #6]
 8014c20:	2260      	movs	r2, #96	; 0x60
 8014c22:	215e      	movs	r1, #94	; 0x5e
 8014c24:	4618      	mov	r0, r3
 8014c26:	f000 fb4b 	bl	80152c0 <VL53L1_WrWord>
					0x0060);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8014c2a:	88fb      	ldrh	r3, [r7, #6]
 8014c2c:	226e      	movs	r2, #110	; 0x6e
 8014c2e:	2161      	movs	r1, #97	; 0x61
 8014c30:	4618      	mov	r0, r3
 8014c32:	f000 fb45 	bl	80152c0 <VL53L1_WrWord>
					0x006E);
			break;
 8014c36:	e03c      	b.n	8014cb2 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 50:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8014c38:	88fb      	ldrh	r3, [r7, #6]
 8014c3a:	22ad      	movs	r2, #173	; 0xad
 8014c3c:	215e      	movs	r1, #94	; 0x5e
 8014c3e:	4618      	mov	r0, r3
 8014c40:	f000 fb3e 	bl	80152c0 <VL53L1_WrWord>
					0x00AD);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8014c44:	88fb      	ldrh	r3, [r7, #6]
 8014c46:	22c6      	movs	r2, #198	; 0xc6
 8014c48:	2161      	movs	r1, #97	; 0x61
 8014c4a:	4618      	mov	r0, r3
 8014c4c:	f000 fb38 	bl	80152c0 <VL53L1_WrWord>
					0x00C6);
			break;
 8014c50:	e02f      	b.n	8014cb2 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 100:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8014c52:	88fb      	ldrh	r3, [r7, #6]
 8014c54:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 8014c58:	215e      	movs	r1, #94	; 0x5e
 8014c5a:	4618      	mov	r0, r3
 8014c5c:	f000 fb30 	bl	80152c0 <VL53L1_WrWord>
					0x01CC);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8014c60:	88fb      	ldrh	r3, [r7, #6]
 8014c62:	f44f 72f5 	mov.w	r2, #490	; 0x1ea
 8014c66:	2161      	movs	r1, #97	; 0x61
 8014c68:	4618      	mov	r0, r3
 8014c6a:	f000 fb29 	bl	80152c0 <VL53L1_WrWord>
					0x01EA);
			break;
 8014c6e:	e020      	b.n	8014cb2 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 200:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8014c70:	88fb      	ldrh	r3, [r7, #6]
 8014c72:	f240 22d9 	movw	r2, #729	; 0x2d9
 8014c76:	215e      	movs	r1, #94	; 0x5e
 8014c78:	4618      	mov	r0, r3
 8014c7a:	f000 fb21 	bl	80152c0 <VL53L1_WrWord>
					0x02D9);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8014c7e:	88fb      	ldrh	r3, [r7, #6]
 8014c80:	f44f 723e 	mov.w	r2, #760	; 0x2f8
 8014c84:	2161      	movs	r1, #97	; 0x61
 8014c86:	4618      	mov	r0, r3
 8014c88:	f000 fb1a 	bl	80152c0 <VL53L1_WrWord>
					0x02F8);
			break;
 8014c8c:	e011      	b.n	8014cb2 <VL53L1X_SetTimingBudgetInMs+0x220>
		case 500:
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI,
 8014c8e:	88fb      	ldrh	r3, [r7, #6]
 8014c90:	f240 428f 	movw	r2, #1167	; 0x48f
 8014c94:	215e      	movs	r1, #94	; 0x5e
 8014c96:	4618      	mov	r0, r3
 8014c98:	f000 fb12 	bl	80152c0 <VL53L1_WrWord>
					0x048F);
			VL53L1_WrWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_B_HI,
 8014c9c:	88fb      	ldrh	r3, [r7, #6]
 8014c9e:	f240 42a4 	movw	r2, #1188	; 0x4a4
 8014ca2:	2161      	movs	r1, #97	; 0x61
 8014ca4:	4618      	mov	r0, r3
 8014ca6:	f000 fb0b 	bl	80152c0 <VL53L1_WrWord>
					0x04A4);
			break;
 8014caa:	e002      	b.n	8014cb2 <VL53L1X_SetTimingBudgetInMs+0x220>
		default:
			status = 1;
 8014cac:	2301      	movs	r3, #1
 8014cae:	73fb      	strb	r3, [r7, #15]
			break;
 8014cb0:	bf00      	nop
		}
	}
	return status;
 8014cb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014cb6:	4618      	mov	r0, r3
 8014cb8:	3710      	adds	r7, #16
 8014cba:	46bd      	mov	sp, r7
 8014cbc:	bd80      	pop	{r7, pc}

08014cbe <VL53L1X_GetTimingBudgetInMs>:

VL53L1X_ERROR VL53L1X_GetTimingBudgetInMs(uint16_t dev, uint16_t *pTimingBudget)
{
 8014cbe:	b580      	push	{r7, lr}
 8014cc0:	b084      	sub	sp, #16
 8014cc2:	af00      	add	r7, sp, #0
 8014cc4:	4603      	mov	r3, r0
 8014cc6:	6039      	str	r1, [r7, #0]
 8014cc8:	80fb      	strh	r3, [r7, #6]
	uint16_t Temp;
	VL53L1X_ERROR status = 0;
 8014cca:	2300      	movs	r3, #0
 8014ccc:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_RdWord(dev, RANGE_CONFIG__TIMEOUT_MACROP_A_HI, &Temp);
 8014cce:	f107 020c 	add.w	r2, r7, #12
 8014cd2:	88fb      	ldrh	r3, [r7, #6]
 8014cd4:	215e      	movs	r1, #94	; 0x5e
 8014cd6:	4618      	mov	r0, r3
 8014cd8:	f000 fb9a 	bl	8015410 <VL53L1_RdWord>
 8014cdc:	4603      	mov	r3, r0
 8014cde:	461a      	mov	r2, r3
 8014ce0:	7bfb      	ldrb	r3, [r7, #15]
 8014ce2:	4313      	orrs	r3, r2
 8014ce4:	73fb      	strb	r3, [r7, #15]
	switch (Temp) {
 8014ce6:	89bb      	ldrh	r3, [r7, #12]
 8014ce8:	f240 5291 	movw	r2, #1425	; 0x591
 8014cec:	4293      	cmp	r3, r2
 8014cee:	d05b      	beq.n	8014da8 <VL53L1X_GetTimingBudgetInMs+0xea>
 8014cf0:	f240 5291 	movw	r2, #1425	; 0x591
 8014cf4:	4293      	cmp	r3, r2
 8014cf6:	dc5c      	bgt.n	8014db2 <VL53L1X_GetTimingBudgetInMs+0xf4>
 8014cf8:	f240 428f 	movw	r2, #1167	; 0x48f
 8014cfc:	4293      	cmp	r3, r2
 8014cfe:	d053      	beq.n	8014da8 <VL53L1X_GetTimingBudgetInMs+0xea>
 8014d00:	f5b3 6f92 	cmp.w	r3, #1168	; 0x490
 8014d04:	da55      	bge.n	8014db2 <VL53L1X_GetTimingBudgetInMs+0xf4>
 8014d06:	f240 32e1 	movw	r2, #993	; 0x3e1
 8014d0a:	4293      	cmp	r3, r2
 8014d0c:	d048      	beq.n	8014da0 <VL53L1X_GetTimingBudgetInMs+0xe2>
 8014d0e:	f240 32e1 	movw	r2, #993	; 0x3e1
 8014d12:	4293      	cmp	r3, r2
 8014d14:	dc4d      	bgt.n	8014db2 <VL53L1X_GetTimingBudgetInMs+0xf4>
 8014d16:	f240 22e1 	movw	r2, #737	; 0x2e1
 8014d1a:	4293      	cmp	r3, r2
 8014d1c:	d03c      	beq.n	8014d98 <VL53L1X_GetTimingBudgetInMs+0xda>
 8014d1e:	f240 22e1 	movw	r2, #737	; 0x2e1
 8014d22:	4293      	cmp	r3, r2
 8014d24:	dc45      	bgt.n	8014db2 <VL53L1X_GetTimingBudgetInMs+0xf4>
 8014d26:	f240 22d9 	movw	r2, #729	; 0x2d9
 8014d2a:	4293      	cmp	r3, r2
 8014d2c:	d038      	beq.n	8014da0 <VL53L1X_GetTimingBudgetInMs+0xe2>
 8014d2e:	f240 22d9 	movw	r2, #729	; 0x2d9
 8014d32:	4293      	cmp	r3, r2
 8014d34:	dc3d      	bgt.n	8014db2 <VL53L1X_GetTimingBudgetInMs+0xf4>
 8014d36:	f5b3 7fe6 	cmp.w	r3, #460	; 0x1cc
 8014d3a:	d02d      	beq.n	8014d98 <VL53L1X_GetTimingBudgetInMs+0xda>
 8014d3c:	f5b3 7fe6 	cmp.w	r3, #460	; 0x1cc
 8014d40:	dc37      	bgt.n	8014db2 <VL53L1X_GetTimingBudgetInMs+0xf4>
 8014d42:	f5b3 7fd7 	cmp.w	r3, #430	; 0x1ae
 8014d46:	d023      	beq.n	8014d90 <VL53L1X_GetTimingBudgetInMs+0xd2>
 8014d48:	f5b3 7fd7 	cmp.w	r3, #430	; 0x1ae
 8014d4c:	dc31      	bgt.n	8014db2 <VL53L1X_GetTimingBudgetInMs+0xf4>
 8014d4e:	2bd6      	cmp	r3, #214	; 0xd6
 8014d50:	d01a      	beq.n	8014d88 <VL53L1X_GetTimingBudgetInMs+0xca>
 8014d52:	2bd6      	cmp	r3, #214	; 0xd6
 8014d54:	dc2d      	bgt.n	8014db2 <VL53L1X_GetTimingBudgetInMs+0xf4>
 8014d56:	2bad      	cmp	r3, #173	; 0xad
 8014d58:	d01a      	beq.n	8014d90 <VL53L1X_GetTimingBudgetInMs+0xd2>
 8014d5a:	2bad      	cmp	r3, #173	; 0xad
 8014d5c:	dc29      	bgt.n	8014db2 <VL53L1X_GetTimingBudgetInMs+0xf4>
 8014d5e:	2b60      	cmp	r3, #96	; 0x60
 8014d60:	d012      	beq.n	8014d88 <VL53L1X_GetTimingBudgetInMs+0xca>
 8014d62:	2b60      	cmp	r3, #96	; 0x60
 8014d64:	dc25      	bgt.n	8014db2 <VL53L1X_GetTimingBudgetInMs+0xf4>
 8014d66:	2b51      	cmp	r3, #81	; 0x51
 8014d68:	d00a      	beq.n	8014d80 <VL53L1X_GetTimingBudgetInMs+0xc2>
 8014d6a:	2b51      	cmp	r3, #81	; 0x51
 8014d6c:	dc21      	bgt.n	8014db2 <VL53L1X_GetTimingBudgetInMs+0xf4>
 8014d6e:	2b1d      	cmp	r3, #29
 8014d70:	d002      	beq.n	8014d78 <VL53L1X_GetTimingBudgetInMs+0xba>
 8014d72:	2b1e      	cmp	r3, #30
 8014d74:	d004      	beq.n	8014d80 <VL53L1X_GetTimingBudgetInMs+0xc2>
 8014d76:	e01c      	b.n	8014db2 <VL53L1X_GetTimingBudgetInMs+0xf4>
		case 0x001D :
			*pTimingBudget = 15;
 8014d78:	683b      	ldr	r3, [r7, #0]
 8014d7a:	220f      	movs	r2, #15
 8014d7c:	801a      	strh	r2, [r3, #0]
			break;
 8014d7e:	e01d      	b.n	8014dbc <VL53L1X_GetTimingBudgetInMs+0xfe>
		case 0x0051 :
		case 0x001E :
			*pTimingBudget = 20;
 8014d80:	683b      	ldr	r3, [r7, #0]
 8014d82:	2214      	movs	r2, #20
 8014d84:	801a      	strh	r2, [r3, #0]
			break;
 8014d86:	e019      	b.n	8014dbc <VL53L1X_GetTimingBudgetInMs+0xfe>
		case 0x00D6 :
		case 0x0060 :
			*pTimingBudget = 33;
 8014d88:	683b      	ldr	r3, [r7, #0]
 8014d8a:	2221      	movs	r2, #33	; 0x21
 8014d8c:	801a      	strh	r2, [r3, #0]
			break;
 8014d8e:	e015      	b.n	8014dbc <VL53L1X_GetTimingBudgetInMs+0xfe>
		case 0x1AE :
		case 0x00AD :
			*pTimingBudget = 50;
 8014d90:	683b      	ldr	r3, [r7, #0]
 8014d92:	2232      	movs	r2, #50	; 0x32
 8014d94:	801a      	strh	r2, [r3, #0]
			break;
 8014d96:	e011      	b.n	8014dbc <VL53L1X_GetTimingBudgetInMs+0xfe>
		case 0x02E1 :
		case 0x01CC :
			*pTimingBudget = 100;
 8014d98:	683b      	ldr	r3, [r7, #0]
 8014d9a:	2264      	movs	r2, #100	; 0x64
 8014d9c:	801a      	strh	r2, [r3, #0]
			break;
 8014d9e:	e00d      	b.n	8014dbc <VL53L1X_GetTimingBudgetInMs+0xfe>
		case 0x03E1 :
		case 0x02D9 :
			*pTimingBudget = 200;
 8014da0:	683b      	ldr	r3, [r7, #0]
 8014da2:	22c8      	movs	r2, #200	; 0xc8
 8014da4:	801a      	strh	r2, [r3, #0]
			break;
 8014da6:	e009      	b.n	8014dbc <VL53L1X_GetTimingBudgetInMs+0xfe>
		case 0x0591 :
		case 0x048F :
			*pTimingBudget = 500;
 8014da8:	683b      	ldr	r3, [r7, #0]
 8014daa:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8014dae:	801a      	strh	r2, [r3, #0]
			break;
 8014db0:	e004      	b.n	8014dbc <VL53L1X_GetTimingBudgetInMs+0xfe>
		default:
			status = 1;
 8014db2:	2301      	movs	r3, #1
 8014db4:	73fb      	strb	r3, [r7, #15]
			*pTimingBudget = 0;
 8014db6:	683b      	ldr	r3, [r7, #0]
 8014db8:	2200      	movs	r2, #0
 8014dba:	801a      	strh	r2, [r3, #0]
	}
	return status;
 8014dbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014dc0:	4618      	mov	r0, r3
 8014dc2:	3710      	adds	r7, #16
 8014dc4:	46bd      	mov	sp, r7
 8014dc6:	bd80      	pop	{r7, pc}

08014dc8 <VL53L1X_SetDistanceMode>:

VL53L1X_ERROR VL53L1X_SetDistanceMode(uint16_t dev, uint16_t DM)
{
 8014dc8:	b580      	push	{r7, lr}
 8014dca:	b084      	sub	sp, #16
 8014dcc:	af00      	add	r7, sp, #0
 8014dce:	4603      	mov	r3, r0
 8014dd0:	460a      	mov	r2, r1
 8014dd2:	80fb      	strh	r3, [r7, #6]
 8014dd4:	4613      	mov	r3, r2
 8014dd6:	80bb      	strh	r3, [r7, #4]
	uint16_t TB;
	VL53L1X_ERROR status = 0;
 8014dd8:	2300      	movs	r3, #0
 8014dda:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1X_GetTimingBudgetInMs(dev, &TB);
 8014ddc:	f107 020c 	add.w	r2, r7, #12
 8014de0:	88fb      	ldrh	r3, [r7, #6]
 8014de2:	4611      	mov	r1, r2
 8014de4:	4618      	mov	r0, r3
 8014de6:	f7ff ff6a 	bl	8014cbe <VL53L1X_GetTimingBudgetInMs>
 8014dea:	4603      	mov	r3, r0
 8014dec:	461a      	mov	r2, r3
 8014dee:	7bfb      	ldrb	r3, [r7, #15]
 8014df0:	4313      	orrs	r3, r2
 8014df2:	73fb      	strb	r3, [r7, #15]
	if (status != 0)
 8014df4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014df8:	2b00      	cmp	r3, #0
 8014dfa:	d001      	beq.n	8014e00 <VL53L1X_SetDistanceMode+0x38>
		return 1;
 8014dfc:	2301      	movs	r3, #1
 8014dfe:	e07f      	b.n	8014f00 <VL53L1X_SetDistanceMode+0x138>
	switch (DM) {
 8014e00:	88bb      	ldrh	r3, [r7, #4]
 8014e02:	2b01      	cmp	r3, #1
 8014e04:	d002      	beq.n	8014e0c <VL53L1X_SetDistanceMode+0x44>
 8014e06:	2b02      	cmp	r3, #2
 8014e08:	d033      	beq.n	8014e72 <VL53L1X_SetDistanceMode+0xaa>
 8014e0a:	e065      	b.n	8014ed8 <VL53L1X_SetDistanceMode+0x110>
	case 1:
		status = VL53L1_WrByte(dev, PHASECAL_CONFIG__TIMEOUT_MACROP, 0x14);
 8014e0c:	88fb      	ldrh	r3, [r7, #6]
 8014e0e:	2214      	movs	r2, #20
 8014e10:	214b      	movs	r1, #75	; 0x4b
 8014e12:	4618      	mov	r0, r3
 8014e14:	f000 fa28 	bl	8015268 <VL53L1_WrByte>
 8014e18:	4603      	mov	r3, r0
 8014e1a:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VCSEL_PERIOD_A, 0x07);
 8014e1c:	88fb      	ldrh	r3, [r7, #6]
 8014e1e:	2207      	movs	r2, #7
 8014e20:	2160      	movs	r1, #96	; 0x60
 8014e22:	4618      	mov	r0, r3
 8014e24:	f000 fa20 	bl	8015268 <VL53L1_WrByte>
 8014e28:	4603      	mov	r3, r0
 8014e2a:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VCSEL_PERIOD_B, 0x05);
 8014e2c:	88fb      	ldrh	r3, [r7, #6]
 8014e2e:	2205      	movs	r2, #5
 8014e30:	2163      	movs	r1, #99	; 0x63
 8014e32:	4618      	mov	r0, r3
 8014e34:	f000 fa18 	bl	8015268 <VL53L1_WrByte>
 8014e38:	4603      	mov	r3, r0
 8014e3a:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VALID_PHASE_HIGH, 0x38);
 8014e3c:	88fb      	ldrh	r3, [r7, #6]
 8014e3e:	2238      	movs	r2, #56	; 0x38
 8014e40:	2169      	movs	r1, #105	; 0x69
 8014e42:	4618      	mov	r0, r3
 8014e44:	f000 fa10 	bl	8015268 <VL53L1_WrByte>
 8014e48:	4603      	mov	r3, r0
 8014e4a:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrWord(dev, SD_CONFIG__WOI_SD0, 0x0705);
 8014e4c:	88fb      	ldrh	r3, [r7, #6]
 8014e4e:	f240 7205 	movw	r2, #1797	; 0x705
 8014e52:	2178      	movs	r1, #120	; 0x78
 8014e54:	4618      	mov	r0, r3
 8014e56:	f000 fa33 	bl	80152c0 <VL53L1_WrWord>
 8014e5a:	4603      	mov	r3, r0
 8014e5c:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrWord(dev, SD_CONFIG__INITIAL_PHASE_SD0, 0x0606);
 8014e5e:	88fb      	ldrh	r3, [r7, #6]
 8014e60:	f240 6206 	movw	r2, #1542	; 0x606
 8014e64:	217a      	movs	r1, #122	; 0x7a
 8014e66:	4618      	mov	r0, r3
 8014e68:	f000 fa2a 	bl	80152c0 <VL53L1_WrWord>
 8014e6c:	4603      	mov	r3, r0
 8014e6e:	73fb      	strb	r3, [r7, #15]
		break;
 8014e70:	e035      	b.n	8014ede <VL53L1X_SetDistanceMode+0x116>
	case 2:
		status = VL53L1_WrByte(dev, PHASECAL_CONFIG__TIMEOUT_MACROP, 0x0A);
 8014e72:	88fb      	ldrh	r3, [r7, #6]
 8014e74:	220a      	movs	r2, #10
 8014e76:	214b      	movs	r1, #75	; 0x4b
 8014e78:	4618      	mov	r0, r3
 8014e7a:	f000 f9f5 	bl	8015268 <VL53L1_WrByte>
 8014e7e:	4603      	mov	r3, r0
 8014e80:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VCSEL_PERIOD_A, 0x0F);
 8014e82:	88fb      	ldrh	r3, [r7, #6]
 8014e84:	220f      	movs	r2, #15
 8014e86:	2160      	movs	r1, #96	; 0x60
 8014e88:	4618      	mov	r0, r3
 8014e8a:	f000 f9ed 	bl	8015268 <VL53L1_WrByte>
 8014e8e:	4603      	mov	r3, r0
 8014e90:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VCSEL_PERIOD_B, 0x0D);
 8014e92:	88fb      	ldrh	r3, [r7, #6]
 8014e94:	220d      	movs	r2, #13
 8014e96:	2163      	movs	r1, #99	; 0x63
 8014e98:	4618      	mov	r0, r3
 8014e9a:	f000 f9e5 	bl	8015268 <VL53L1_WrByte>
 8014e9e:	4603      	mov	r3, r0
 8014ea0:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrByte(dev, RANGE_CONFIG__VALID_PHASE_HIGH, 0xB8);
 8014ea2:	88fb      	ldrh	r3, [r7, #6]
 8014ea4:	22b8      	movs	r2, #184	; 0xb8
 8014ea6:	2169      	movs	r1, #105	; 0x69
 8014ea8:	4618      	mov	r0, r3
 8014eaa:	f000 f9dd 	bl	8015268 <VL53L1_WrByte>
 8014eae:	4603      	mov	r3, r0
 8014eb0:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrWord(dev, SD_CONFIG__WOI_SD0, 0x0F0D);
 8014eb2:	88fb      	ldrh	r3, [r7, #6]
 8014eb4:	f640 720d 	movw	r2, #3853	; 0xf0d
 8014eb8:	2178      	movs	r1, #120	; 0x78
 8014eba:	4618      	mov	r0, r3
 8014ebc:	f000 fa00 	bl	80152c0 <VL53L1_WrWord>
 8014ec0:	4603      	mov	r3, r0
 8014ec2:	73fb      	strb	r3, [r7, #15]
		status = VL53L1_WrWord(dev, SD_CONFIG__INITIAL_PHASE_SD0, 0x0E0E);
 8014ec4:	88fb      	ldrh	r3, [r7, #6]
 8014ec6:	f640 620e 	movw	r2, #3598	; 0xe0e
 8014eca:	217a      	movs	r1, #122	; 0x7a
 8014ecc:	4618      	mov	r0, r3
 8014ece:	f000 f9f7 	bl	80152c0 <VL53L1_WrWord>
 8014ed2:	4603      	mov	r3, r0
 8014ed4:	73fb      	strb	r3, [r7, #15]
		break;
 8014ed6:	e002      	b.n	8014ede <VL53L1X_SetDistanceMode+0x116>
	default:
		status = 1;
 8014ed8:	2301      	movs	r3, #1
 8014eda:	73fb      	strb	r3, [r7, #15]
		break;
 8014edc:	bf00      	nop
	}

	if (status == 0)
 8014ede:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014ee2:	2b00      	cmp	r3, #0
 8014ee4:	d10a      	bne.n	8014efc <VL53L1X_SetDistanceMode+0x134>
		status |= VL53L1X_SetTimingBudgetInMs(dev, TB);
 8014ee6:	89ba      	ldrh	r2, [r7, #12]
 8014ee8:	88fb      	ldrh	r3, [r7, #6]
 8014eea:	4611      	mov	r1, r2
 8014eec:	4618      	mov	r0, r3
 8014eee:	f7ff fdd0 	bl	8014a92 <VL53L1X_SetTimingBudgetInMs>
 8014ef2:	4603      	mov	r3, r0
 8014ef4:	461a      	mov	r2, r3
 8014ef6:	7bfb      	ldrb	r3, [r7, #15]
 8014ef8:	4313      	orrs	r3, r2
 8014efa:	73fb      	strb	r3, [r7, #15]
	return status;
 8014efc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014f00:	4618      	mov	r0, r3
 8014f02:	3710      	adds	r7, #16
 8014f04:	46bd      	mov	sp, r7
 8014f06:	bd80      	pop	{r7, pc}

08014f08 <VL53L1X_GetDistanceMode>:

VL53L1X_ERROR VL53L1X_GetDistanceMode(uint16_t dev, uint16_t *DM)
{
 8014f08:	b580      	push	{r7, lr}
 8014f0a:	b084      	sub	sp, #16
 8014f0c:	af00      	add	r7, sp, #0
 8014f0e:	4603      	mov	r3, r0
 8014f10:	6039      	str	r1, [r7, #0]
 8014f12:	80fb      	strh	r3, [r7, #6]
	uint8_t TempDM, status=0;
 8014f14:	2300      	movs	r3, #0
 8014f16:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_RdByte(dev,PHASECAL_CONFIG__TIMEOUT_MACROP, &TempDM);
 8014f18:	f107 020e 	add.w	r2, r7, #14
 8014f1c:	88fb      	ldrh	r3, [r7, #6]
 8014f1e:	214b      	movs	r1, #75	; 0x4b
 8014f20:	4618      	mov	r0, r3
 8014f22:	f000 fa3d 	bl	80153a0 <VL53L1_RdByte>
 8014f26:	4603      	mov	r3, r0
 8014f28:	461a      	mov	r2, r3
 8014f2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014f2e:	4313      	orrs	r3, r2
 8014f30:	b25b      	sxtb	r3, r3
 8014f32:	73fb      	strb	r3, [r7, #15]
	if (TempDM == 0x14)
 8014f34:	7bbb      	ldrb	r3, [r7, #14]
 8014f36:	2b14      	cmp	r3, #20
 8014f38:	d102      	bne.n	8014f40 <VL53L1X_GetDistanceMode+0x38>
		*DM=1;
 8014f3a:	683b      	ldr	r3, [r7, #0]
 8014f3c:	2201      	movs	r2, #1
 8014f3e:	801a      	strh	r2, [r3, #0]
	if(TempDM == 0x0A)
 8014f40:	7bbb      	ldrb	r3, [r7, #14]
 8014f42:	2b0a      	cmp	r3, #10
 8014f44:	d102      	bne.n	8014f4c <VL53L1X_GetDistanceMode+0x44>
		*DM=2;
 8014f46:	683b      	ldr	r3, [r7, #0]
 8014f48:	2202      	movs	r2, #2
 8014f4a:	801a      	strh	r2, [r3, #0]
	return status;
 8014f4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014f50:	4618      	mov	r0, r3
 8014f52:	3710      	adds	r7, #16
 8014f54:	46bd      	mov	sp, r7
 8014f56:	bd80      	pop	{r7, pc}

08014f58 <VL53L1X_SetInterMeasurementInMs>:

VL53L1X_ERROR VL53L1X_SetInterMeasurementInMs(uint16_t dev, uint32_t InterMeasMs)
{
 8014f58:	b580      	push	{r7, lr}
 8014f5a:	b084      	sub	sp, #16
 8014f5c:	af00      	add	r7, sp, #0
 8014f5e:	4603      	mov	r3, r0
 8014f60:	6039      	str	r1, [r7, #0]
 8014f62:	80fb      	strh	r3, [r7, #6]
	uint16_t ClockPLL;
	VL53L1X_ERROR status = 0;
 8014f64:	2300      	movs	r3, #0
 8014f66:	73fb      	strb	r3, [r7, #15]

	status |= VL53L1_RdWord(dev, VL53L1_RESULT__OSC_CALIBRATE_VAL, &ClockPLL);
 8014f68:	f107 020c 	add.w	r2, r7, #12
 8014f6c:	88fb      	ldrh	r3, [r7, #6]
 8014f6e:	21de      	movs	r1, #222	; 0xde
 8014f70:	4618      	mov	r0, r3
 8014f72:	f000 fa4d 	bl	8015410 <VL53L1_RdWord>
 8014f76:	4603      	mov	r3, r0
 8014f78:	461a      	mov	r2, r3
 8014f7a:	7bfb      	ldrb	r3, [r7, #15]
 8014f7c:	4313      	orrs	r3, r2
 8014f7e:	73fb      	strb	r3, [r7, #15]
	ClockPLL = ClockPLL&0x3FF;
 8014f80:	89bb      	ldrh	r3, [r7, #12]
 8014f82:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8014f86:	b29b      	uxth	r3, r3
 8014f88:	81bb      	strh	r3, [r7, #12]
	VL53L1_WrDWord(dev, VL53L1_SYSTEM__INTERMEASUREMENT_PERIOD,
			(uint32_t)(ClockPLL * InterMeasMs * 1.075));
 8014f8a:	89bb      	ldrh	r3, [r7, #12]
 8014f8c:	461a      	mov	r2, r3
 8014f8e:	683b      	ldr	r3, [r7, #0]
 8014f90:	fb02 f303 	mul.w	r3, r2, r3
 8014f94:	4618      	mov	r0, r3
 8014f96:	f7eb fab5 	bl	8000504 <__aeabi_ui2d>
 8014f9a:	a30b      	add	r3, pc, #44	; (adr r3, 8014fc8 <VL53L1X_SetInterMeasurementInMs+0x70>)
 8014f9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014fa0:	f7eb fb2a 	bl	80005f8 <__aeabi_dmul>
 8014fa4:	4602      	mov	r2, r0
 8014fa6:	460b      	mov	r3, r1
	VL53L1_WrDWord(dev, VL53L1_SYSTEM__INTERMEASUREMENT_PERIOD,
 8014fa8:	4610      	mov	r0, r2
 8014faa:	4619      	mov	r1, r3
 8014fac:	f7eb fdfc 	bl	8000ba8 <__aeabi_d2uiz>
 8014fb0:	4602      	mov	r2, r0
 8014fb2:	88fb      	ldrh	r3, [r7, #6]
 8014fb4:	216c      	movs	r1, #108	; 0x6c
 8014fb6:	4618      	mov	r0, r3
 8014fb8:	f000 f9b6 	bl	8015328 <VL53L1_WrDWord>
	return status;
 8014fbc:	f997 300f 	ldrsb.w	r3, [r7, #15]

}
 8014fc0:	4618      	mov	r0, r3
 8014fc2:	3710      	adds	r7, #16
 8014fc4:	46bd      	mov	sp, r7
 8014fc6:	bd80      	pop	{r7, pc}
 8014fc8:	33333333 	.word	0x33333333
 8014fcc:	3ff13333 	.word	0x3ff13333

08014fd0 <VL53L1X_BootState>:
	*pIM= (uint16_t)(*pIM/(ClockPLL*1.065));
	return status;
}

VL53L1X_ERROR VL53L1X_BootState(uint16_t dev, uint8_t *state)
{
 8014fd0:	b580      	push	{r7, lr}
 8014fd2:	b084      	sub	sp, #16
 8014fd4:	af00      	add	r7, sp, #0
 8014fd6:	4603      	mov	r3, r0
 8014fd8:	6039      	str	r1, [r7, #0]
 8014fda:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 8014fdc:	2300      	movs	r3, #0
 8014fde:	73fb      	strb	r3, [r7, #15]
	uint8_t tmp = 0;
 8014fe0:	2300      	movs	r3, #0
 8014fe2:	73bb      	strb	r3, [r7, #14]

	status |= VL53L1_RdByte(dev,VL53L1_FIRMWARE__SYSTEM_STATUS, &tmp);
 8014fe4:	f107 020e 	add.w	r2, r7, #14
 8014fe8:	88fb      	ldrh	r3, [r7, #6]
 8014fea:	21e5      	movs	r1, #229	; 0xe5
 8014fec:	4618      	mov	r0, r3
 8014fee:	f000 f9d7 	bl	80153a0 <VL53L1_RdByte>
 8014ff2:	4603      	mov	r3, r0
 8014ff4:	461a      	mov	r2, r3
 8014ff6:	7bfb      	ldrb	r3, [r7, #15]
 8014ff8:	4313      	orrs	r3, r2
 8014ffa:	73fb      	strb	r3, [r7, #15]
	*state = tmp;
 8014ffc:	7bba      	ldrb	r2, [r7, #14]
 8014ffe:	683b      	ldr	r3, [r7, #0]
 8015000:	701a      	strb	r2, [r3, #0]
	return status;
 8015002:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015006:	4618      	mov	r0, r3
 8015008:	3710      	adds	r7, #16
 801500a:	46bd      	mov	sp, r7
 801500c:	bd80      	pop	{r7, pc}

0801500e <VL53L1X_GetDistance>:
	*sensorId = tmp;
	return status;
}

VL53L1X_ERROR VL53L1X_GetDistance(uint16_t dev, uint16_t *distance)
{
 801500e:	b580      	push	{r7, lr}
 8015010:	b084      	sub	sp, #16
 8015012:	af00      	add	r7, sp, #0
 8015014:	4603      	mov	r3, r0
 8015016:	6039      	str	r1, [r7, #0]
 8015018:	80fb      	strh	r3, [r7, #6]
	VL53L1X_ERROR status = 0;
 801501a:	2300      	movs	r3, #0
 801501c:	73fb      	strb	r3, [r7, #15]
	uint16_t tmp;

	status |= (VL53L1_RdWord(dev,
 801501e:	f107 020c 	add.w	r2, r7, #12
 8015022:	88fb      	ldrh	r3, [r7, #6]
 8015024:	2196      	movs	r1, #150	; 0x96
 8015026:	4618      	mov	r0, r3
 8015028:	f000 f9f2 	bl	8015410 <VL53L1_RdWord>
 801502c:	4603      	mov	r3, r0
 801502e:	461a      	mov	r2, r3
 8015030:	7bfb      	ldrb	r3, [r7, #15]
 8015032:	4313      	orrs	r3, r2
 8015034:	73fb      	strb	r3, [r7, #15]
			VL53L1_RESULT__FINAL_CROSSTALK_CORRECTED_RANGE_MM_SD0, &tmp));
	*distance = tmp;
 8015036:	89ba      	ldrh	r2, [r7, #12]
 8015038:	683b      	ldr	r3, [r7, #0]
 801503a:	801a      	strh	r2, [r3, #0]
	return status;
 801503c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015040:	4618      	mov	r0, r3
 8015042:	3710      	adds	r7, #16
 8015044:	46bd      	mov	sp, r7
 8015046:	bd80      	pop	{r7, pc}

08015048 <VL53L1X_SetOffset>:

	return status;
}

VL53L1X_ERROR VL53L1X_SetOffset(uint16_t dev, int16_t OffsetValue)
{
 8015048:	b580      	push	{r7, lr}
 801504a:	b084      	sub	sp, #16
 801504c:	af00      	add	r7, sp, #0
 801504e:	4603      	mov	r3, r0
 8015050:	460a      	mov	r2, r1
 8015052:	80fb      	strh	r3, [r7, #6]
 8015054:	4613      	mov	r3, r2
 8015056:	80bb      	strh	r3, [r7, #4]
	VL53L1X_ERROR status = 0;
 8015058:	2300      	movs	r3, #0
 801505a:	73fb      	strb	r3, [r7, #15]
	int16_t Temp;

	Temp = (OffsetValue*4);
 801505c:	88bb      	ldrh	r3, [r7, #4]
 801505e:	009b      	lsls	r3, r3, #2
 8015060:	b29b      	uxth	r3, r3
 8015062:	81bb      	strh	r3, [r7, #12]
	status |= VL53L1_WrWord(dev, ALGO__PART_TO_PART_RANGE_OFFSET_MM,
 8015064:	89ba      	ldrh	r2, [r7, #12]
 8015066:	88fb      	ldrh	r3, [r7, #6]
 8015068:	211e      	movs	r1, #30
 801506a:	4618      	mov	r0, r3
 801506c:	f000 f928 	bl	80152c0 <VL53L1_WrWord>
 8015070:	4603      	mov	r3, r0
 8015072:	461a      	mov	r2, r3
 8015074:	7bfb      	ldrb	r3, [r7, #15]
 8015076:	4313      	orrs	r3, r2
 8015078:	73fb      	strb	r3, [r7, #15]
			(uint16_t)Temp);
	status |= VL53L1_WrWord(dev, MM_CONFIG__INNER_OFFSET_MM, 0x0);
 801507a:	88fb      	ldrh	r3, [r7, #6]
 801507c:	2200      	movs	r2, #0
 801507e:	2120      	movs	r1, #32
 8015080:	4618      	mov	r0, r3
 8015082:	f000 f91d 	bl	80152c0 <VL53L1_WrWord>
 8015086:	4603      	mov	r3, r0
 8015088:	461a      	mov	r2, r3
 801508a:	7bfb      	ldrb	r3, [r7, #15]
 801508c:	4313      	orrs	r3, r2
 801508e:	73fb      	strb	r3, [r7, #15]
	status |= VL53L1_WrWord(dev, MM_CONFIG__OUTER_OFFSET_MM, 0x0);
 8015090:	88fb      	ldrh	r3, [r7, #6]
 8015092:	2200      	movs	r2, #0
 8015094:	2122      	movs	r1, #34	; 0x22
 8015096:	4618      	mov	r0, r3
 8015098:	f000 f912 	bl	80152c0 <VL53L1_WrWord>
 801509c:	4603      	mov	r3, r0
 801509e:	461a      	mov	r2, r3
 80150a0:	7bfb      	ldrb	r3, [r7, #15]
 80150a2:	4313      	orrs	r3, r2
 80150a4:	73fb      	strb	r3, [r7, #15]
	return status;
 80150a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80150aa:	4618      	mov	r0, r3
 80150ac:	3710      	adds	r7, #16
 80150ae:	46bd      	mov	sp, r7
 80150b0:	bd80      	pop	{r7, pc}
	...

080150b4 <VL53L1X_CalibrateOffset>:
#define ALGO__PART_TO_PART_RANGE_OFFSET_MM	0x001E
#define MM_CONFIG__INNER_OFFSET_MM			0x0020
#define MM_CONFIG__OUTER_OFFSET_MM 			0x0022

int8_t VL53L1X_CalibrateOffset(uint16_t dev, uint16_t TargetDistInMm, int16_t *offset)
{
 80150b4:	b580      	push	{r7, lr}
 80150b6:	b084      	sub	sp, #16
 80150b8:	af00      	add	r7, sp, #0
 80150ba:	4603      	mov	r3, r0
 80150bc:	603a      	str	r2, [r7, #0]
 80150be:	80fb      	strh	r3, [r7, #6]
 80150c0:	460b      	mov	r3, r1
 80150c2:	80bb      	strh	r3, [r7, #4]
	uint8_t i, tmp;
	int16_t AverageDistance = 0;
 80150c4:	2300      	movs	r3, #0
 80150c6:	81bb      	strh	r3, [r7, #12]
	uint16_t distance;
	VL53L1X_ERROR status = 0;
 80150c8:	2300      	movs	r3, #0
 80150ca:	72fb      	strb	r3, [r7, #11]

	status |= VL53L1_WrWord(dev, ALGO__PART_TO_PART_RANGE_OFFSET_MM, 0x0);
 80150cc:	88fb      	ldrh	r3, [r7, #6]
 80150ce:	2200      	movs	r2, #0
 80150d0:	211e      	movs	r1, #30
 80150d2:	4618      	mov	r0, r3
 80150d4:	f000 f8f4 	bl	80152c0 <VL53L1_WrWord>
 80150d8:	4603      	mov	r3, r0
 80150da:	461a      	mov	r2, r3
 80150dc:	7afb      	ldrb	r3, [r7, #11]
 80150de:	4313      	orrs	r3, r2
 80150e0:	72fb      	strb	r3, [r7, #11]
	status |= VL53L1_WrWord(dev, MM_CONFIG__INNER_OFFSET_MM, 0x0);
 80150e2:	88fb      	ldrh	r3, [r7, #6]
 80150e4:	2200      	movs	r2, #0
 80150e6:	2120      	movs	r1, #32
 80150e8:	4618      	mov	r0, r3
 80150ea:	f000 f8e9 	bl	80152c0 <VL53L1_WrWord>
 80150ee:	4603      	mov	r3, r0
 80150f0:	461a      	mov	r2, r3
 80150f2:	7afb      	ldrb	r3, [r7, #11]
 80150f4:	4313      	orrs	r3, r2
 80150f6:	72fb      	strb	r3, [r7, #11]
	status |= VL53L1_WrWord(dev, MM_CONFIG__OUTER_OFFSET_MM, 0x0);
 80150f8:	88fb      	ldrh	r3, [r7, #6]
 80150fa:	2200      	movs	r2, #0
 80150fc:	2122      	movs	r1, #34	; 0x22
 80150fe:	4618      	mov	r0, r3
 8015100:	f000 f8de 	bl	80152c0 <VL53L1_WrWord>
 8015104:	4603      	mov	r3, r0
 8015106:	461a      	mov	r2, r3
 8015108:	7afb      	ldrb	r3, [r7, #11]
 801510a:	4313      	orrs	r3, r2
 801510c:	72fb      	strb	r3, [r7, #11]
	status |= VL53L1X_StartRanging(dev);	/* Enable VL53L1X sensor */
 801510e:	88fb      	ldrh	r3, [r7, #6]
 8015110:	4618      	mov	r0, r3
 8015112:	f7ff fc57 	bl	80149c4 <VL53L1X_StartRanging>
 8015116:	4603      	mov	r3, r0
 8015118:	461a      	mov	r2, r3
 801511a:	7afb      	ldrb	r3, [r7, #11]
 801511c:	4313      	orrs	r3, r2
 801511e:	72fb      	strb	r3, [r7, #11]
	for (i = 0; i < 50; i++) {
 8015120:	2300      	movs	r3, #0
 8015122:	73fb      	strb	r3, [r7, #15]
 8015124:	e02e      	b.n	8015184 <VL53L1X_CalibrateOffset+0xd0>
		tmp = 0;
 8015126:	2300      	movs	r3, #0
 8015128:	72bb      	strb	r3, [r7, #10]
		while (tmp == 0){
 801512a:	e00b      	b.n	8015144 <VL53L1X_CalibrateOffset+0x90>
			status |= VL53L1X_CheckForDataReady(dev, &tmp);
 801512c:	f107 020a 	add.w	r2, r7, #10
 8015130:	88fb      	ldrh	r3, [r7, #6]
 8015132:	4611      	mov	r1, r2
 8015134:	4618      	mov	r0, r3
 8015136:	f7ff fc75 	bl	8014a24 <VL53L1X_CheckForDataReady>
 801513a:	4603      	mov	r3, r0
 801513c:	461a      	mov	r2, r3
 801513e:	7afb      	ldrb	r3, [r7, #11]
 8015140:	4313      	orrs	r3, r2
 8015142:	72fb      	strb	r3, [r7, #11]
		while (tmp == 0){
 8015144:	7abb      	ldrb	r3, [r7, #10]
 8015146:	2b00      	cmp	r3, #0
 8015148:	d0f0      	beq.n	801512c <VL53L1X_CalibrateOffset+0x78>
		}
		status |= VL53L1X_GetDistance(dev, &distance);
 801514a:	f107 0208 	add.w	r2, r7, #8
 801514e:	88fb      	ldrh	r3, [r7, #6]
 8015150:	4611      	mov	r1, r2
 8015152:	4618      	mov	r0, r3
 8015154:	f7ff ff5b 	bl	801500e <VL53L1X_GetDistance>
 8015158:	4603      	mov	r3, r0
 801515a:	461a      	mov	r2, r3
 801515c:	7afb      	ldrb	r3, [r7, #11]
 801515e:	4313      	orrs	r3, r2
 8015160:	72fb      	strb	r3, [r7, #11]
		status |= VL53L1X_ClearInterrupt(dev);
 8015162:	88fb      	ldrh	r3, [r7, #6]
 8015164:	4618      	mov	r0, r3
 8015166:	f7ff fbeb 	bl	8014940 <VL53L1X_ClearInterrupt>
 801516a:	4603      	mov	r3, r0
 801516c:	461a      	mov	r2, r3
 801516e:	7afb      	ldrb	r3, [r7, #11]
 8015170:	4313      	orrs	r3, r2
 8015172:	72fb      	strb	r3, [r7, #11]
		AverageDistance = AverageDistance + distance;
 8015174:	89ba      	ldrh	r2, [r7, #12]
 8015176:	893b      	ldrh	r3, [r7, #8]
 8015178:	4413      	add	r3, r2
 801517a:	b29b      	uxth	r3, r3
 801517c:	81bb      	strh	r3, [r7, #12]
	for (i = 0; i < 50; i++) {
 801517e:	7bfb      	ldrb	r3, [r7, #15]
 8015180:	3301      	adds	r3, #1
 8015182:	73fb      	strb	r3, [r7, #15]
 8015184:	7bfb      	ldrb	r3, [r7, #15]
 8015186:	2b31      	cmp	r3, #49	; 0x31
 8015188:	d9cd      	bls.n	8015126 <VL53L1X_CalibrateOffset+0x72>
	}
	status |= VL53L1X_StopRanging(dev);
 801518a:	88fb      	ldrh	r3, [r7, #6]
 801518c:	4618      	mov	r0, r3
 801518e:	f7ff fc31 	bl	80149f4 <VL53L1X_StopRanging>
 8015192:	4603      	mov	r3, r0
 8015194:	461a      	mov	r2, r3
 8015196:	7afb      	ldrb	r3, [r7, #11]
 8015198:	4313      	orrs	r3, r2
 801519a:	72fb      	strb	r3, [r7, #11]
	AverageDistance = AverageDistance / 50;
 801519c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80151a0:	4a11      	ldr	r2, [pc, #68]	; (80151e8 <VL53L1X_CalibrateOffset+0x134>)
 80151a2:	fb82 1203 	smull	r1, r2, r2, r3
 80151a6:	1112      	asrs	r2, r2, #4
 80151a8:	17db      	asrs	r3, r3, #31
 80151aa:	1ad3      	subs	r3, r2, r3
 80151ac:	81bb      	strh	r3, [r7, #12]
	*offset = TargetDistInMm - AverageDistance;
 80151ae:	89bb      	ldrh	r3, [r7, #12]
 80151b0:	88ba      	ldrh	r2, [r7, #4]
 80151b2:	1ad3      	subs	r3, r2, r3
 80151b4:	b29b      	uxth	r3, r3
 80151b6:	b21a      	sxth	r2, r3
 80151b8:	683b      	ldr	r3, [r7, #0]
 80151ba:	801a      	strh	r2, [r3, #0]
	status |= VL53L1_WrWord(dev, ALGO__PART_TO_PART_RANGE_OFFSET_MM, *offset*4);
 80151bc:	683b      	ldr	r3, [r7, #0]
 80151be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80151c2:	b29b      	uxth	r3, r3
 80151c4:	009b      	lsls	r3, r3, #2
 80151c6:	b29a      	uxth	r2, r3
 80151c8:	88fb      	ldrh	r3, [r7, #6]
 80151ca:	211e      	movs	r1, #30
 80151cc:	4618      	mov	r0, r3
 80151ce:	f000 f877 	bl	80152c0 <VL53L1_WrWord>
 80151d2:	4603      	mov	r3, r0
 80151d4:	461a      	mov	r2, r3
 80151d6:	7afb      	ldrb	r3, [r7, #11]
 80151d8:	4313      	orrs	r3, r2
 80151da:	72fb      	strb	r3, [r7, #11]
	return status;
 80151dc:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80151e0:	4618      	mov	r0, r3
 80151e2:	3710      	adds	r7, #16
 80151e4:	46bd      	mov	sp, r7
 80151e6:	bd80      	pop	{r7, pc}
 80151e8:	51eb851f 	.word	0x51eb851f

080151ec <_I2CWrite>:

extern I2C_HandleTypeDef hi2c1;

uint8_t _I2CBuffer[256];

int _I2CWrite(uint16_t Dev, uint8_t *pdata, uint32_t count) {
 80151ec:	b580      	push	{r7, lr}
 80151ee:	b088      	sub	sp, #32
 80151f0:	af02      	add	r7, sp, #8
 80151f2:	4603      	mov	r3, r0
 80151f4:	60b9      	str	r1, [r7, #8]
 80151f6:	607a      	str	r2, [r7, #4]
 80151f8:	81fb      	strh	r3, [r7, #14]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 80151fa:	687b      	ldr	r3, [r7, #4]
 80151fc:	330a      	adds	r3, #10
 80151fe:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(&hi2c1, Dev, pdata, count, i2c_time_out);
 8015200:	687b      	ldr	r3, [r7, #4]
 8015202:	b29a      	uxth	r2, r3
 8015204:	697b      	ldr	r3, [r7, #20]
 8015206:	89f9      	ldrh	r1, [r7, #14]
 8015208:	9300      	str	r3, [sp, #0]
 801520a:	4613      	mov	r3, r2
 801520c:	68ba      	ldr	r2, [r7, #8]
 801520e:	4805      	ldr	r0, [pc, #20]	; (8015224 <_I2CWrite+0x38>)
 8015210:	f7ef fc4c 	bl	8004aac <HAL_I2C_Master_Transmit>
 8015214:	4603      	mov	r3, r0
 8015216:	613b      	str	r3, [r7, #16]
    if (status) {
//        printf("I2C error 0x%x %u len", Dev, (unsigned int)count);
//        HAL_I2C_Init(&hi2c1);
    }
    return status;
 8015218:	693b      	ldr	r3, [r7, #16]
}
 801521a:	4618      	mov	r0, r3
 801521c:	3718      	adds	r7, #24
 801521e:	46bd      	mov	sp, r7
 8015220:	bd80      	pop	{r7, pc}
 8015222:	bf00      	nop
 8015224:	20000adc 	.word	0x20000adc

08015228 <_I2CRead>:

int _I2CRead(uint16_t Dev, uint8_t *pdata, uint32_t count) {
 8015228:	b580      	push	{r7, lr}
 801522a:	b088      	sub	sp, #32
 801522c:	af02      	add	r7, sp, #8
 801522e:	4603      	mov	r3, r0
 8015230:	60b9      	str	r1, [r7, #8]
 8015232:	607a      	str	r2, [r7, #4]
 8015234:	81fb      	strh	r3, [r7, #14]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 8015236:	687b      	ldr	r3, [r7, #4]
 8015238:	330a      	adds	r3, #10
 801523a:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(&hi2c1, Dev|1, pdata, count, i2c_time_out);
 801523c:	89fb      	ldrh	r3, [r7, #14]
 801523e:	f043 0301 	orr.w	r3, r3, #1
 8015242:	b299      	uxth	r1, r3
 8015244:	687b      	ldr	r3, [r7, #4]
 8015246:	b29a      	uxth	r2, r3
 8015248:	697b      	ldr	r3, [r7, #20]
 801524a:	9300      	str	r3, [sp, #0]
 801524c:	4613      	mov	r3, r2
 801524e:	68ba      	ldr	r2, [r7, #8]
 8015250:	4804      	ldr	r0, [pc, #16]	; (8015264 <_I2CRead+0x3c>)
 8015252:	f7ef fd1f 	bl	8004c94 <HAL_I2C_Master_Receive>
 8015256:	4603      	mov	r3, r0
 8015258:	613b      	str	r3, [r7, #16]
    if (status) {
//        printf("I2C error 0x%x %u len", Dev, (unsigned int)count);
//        HAL_I2C_Init(&hi2c1);
    }
    return status;
 801525a:	693b      	ldr	r3, [r7, #16]
}
 801525c:	4618      	mov	r0, r3
 801525e:	3718      	adds	r7, #24
 8015260:	46bd      	mov	sp, r7
 8015262:	bd80      	pop	{r7, pc}
 8015264:	20000adc 	.word	0x20000adc

08015268 <VL53L1_WrByte>:

done:
    return Status;
}

int8_t VL53L1_WrByte(uint16_t Dev, uint16_t index, uint8_t data) {
 8015268:	b580      	push	{r7, lr}
 801526a:	b084      	sub	sp, #16
 801526c:	af00      	add	r7, sp, #0
 801526e:	4603      	mov	r3, r0
 8015270:	80fb      	strh	r3, [r7, #6]
 8015272:	460b      	mov	r3, r1
 8015274:	80bb      	strh	r3, [r7, #4]
 8015276:	4613      	mov	r3, r2
 8015278:	70fb      	strb	r3, [r7, #3]
    int8_t Status = VL53L1_ERROR_NONE;
 801527a:	2300      	movs	r3, #0
 801527c:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 801527e:	88bb      	ldrh	r3, [r7, #4]
 8015280:	0a1b      	lsrs	r3, r3, #8
 8015282:	b29b      	uxth	r3, r3
 8015284:	b2da      	uxtb	r2, r3
 8015286:	4b0d      	ldr	r3, [pc, #52]	; (80152bc <VL53L1_WrByte+0x54>)
 8015288:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 801528a:	88bb      	ldrh	r3, [r7, #4]
 801528c:	b2da      	uxtb	r2, r3
 801528e:	4b0b      	ldr	r3, [pc, #44]	; (80152bc <VL53L1_WrByte+0x54>)
 8015290:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data;
 8015292:	4a0a      	ldr	r2, [pc, #40]	; (80152bc <VL53L1_WrByte+0x54>)
 8015294:	78fb      	ldrb	r3, [r7, #3]
 8015296:	7093      	strb	r3, [r2, #2]

    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8015298:	88fb      	ldrh	r3, [r7, #6]
 801529a:	2203      	movs	r2, #3
 801529c:	4907      	ldr	r1, [pc, #28]	; (80152bc <VL53L1_WrByte+0x54>)
 801529e:	4618      	mov	r0, r3
 80152a0:	f7ff ffa4 	bl	80151ec <_I2CWrite>
 80152a4:	60b8      	str	r0, [r7, #8]

    if (status_int != 0) {
 80152a6:	68bb      	ldr	r3, [r7, #8]
 80152a8:	2b00      	cmp	r3, #0
 80152aa:	d001      	beq.n	80152b0 <VL53L1_WrByte+0x48>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 80152ac:	23f3      	movs	r3, #243	; 0xf3
 80152ae:	73fb      	strb	r3, [r7, #15]
    }

    return Status;
 80152b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80152b4:	4618      	mov	r0, r3
 80152b6:	3710      	adds	r7, #16
 80152b8:	46bd      	mov	sp, r7
 80152ba:	bd80      	pop	{r7, pc}
 80152bc:	20001b38 	.word	0x20001b38

080152c0 <VL53L1_WrWord>:

int8_t VL53L1_WrWord(uint16_t Dev, uint16_t index, uint16_t data) {
 80152c0:	b580      	push	{r7, lr}
 80152c2:	b084      	sub	sp, #16
 80152c4:	af00      	add	r7, sp, #0
 80152c6:	4603      	mov	r3, r0
 80152c8:	80fb      	strh	r3, [r7, #6]
 80152ca:	460b      	mov	r3, r1
 80152cc:	80bb      	strh	r3, [r7, #4]
 80152ce:	4613      	mov	r3, r2
 80152d0:	807b      	strh	r3, [r7, #2]
    int8_t Status = VL53L1_ERROR_NONE;
 80152d2:	2300      	movs	r3, #0
 80152d4:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 80152d6:	88bb      	ldrh	r3, [r7, #4]
 80152d8:	0a1b      	lsrs	r3, r3, #8
 80152da:	b29b      	uxth	r3, r3
 80152dc:	b2da      	uxtb	r2, r3
 80152de:	4b11      	ldr	r3, [pc, #68]	; (8015324 <VL53L1_WrWord+0x64>)
 80152e0:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 80152e2:	88bb      	ldrh	r3, [r7, #4]
 80152e4:	b2da      	uxtb	r2, r3
 80152e6:	4b0f      	ldr	r3, [pc, #60]	; (8015324 <VL53L1_WrWord+0x64>)
 80152e8:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data >> 8;
 80152ea:	887b      	ldrh	r3, [r7, #2]
 80152ec:	0a1b      	lsrs	r3, r3, #8
 80152ee:	b29b      	uxth	r3, r3
 80152f0:	b2da      	uxtb	r2, r3
 80152f2:	4b0c      	ldr	r3, [pc, #48]	; (8015324 <VL53L1_WrWord+0x64>)
 80152f4:	709a      	strb	r2, [r3, #2]
    _I2CBuffer[3] = data & 0x00FF;
 80152f6:	887b      	ldrh	r3, [r7, #2]
 80152f8:	b2da      	uxtb	r2, r3
 80152fa:	4b0a      	ldr	r3, [pc, #40]	; (8015324 <VL53L1_WrWord+0x64>)
 80152fc:	70da      	strb	r2, [r3, #3]

    status_int = _I2CWrite(Dev, _I2CBuffer, 4);
 80152fe:	88fb      	ldrh	r3, [r7, #6]
 8015300:	2204      	movs	r2, #4
 8015302:	4908      	ldr	r1, [pc, #32]	; (8015324 <VL53L1_WrWord+0x64>)
 8015304:	4618      	mov	r0, r3
 8015306:	f7ff ff71 	bl	80151ec <_I2CWrite>
 801530a:	60b8      	str	r0, [r7, #8]

    if (status_int != 0) {
 801530c:	68bb      	ldr	r3, [r7, #8]
 801530e:	2b00      	cmp	r3, #0
 8015310:	d001      	beq.n	8015316 <VL53L1_WrWord+0x56>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8015312:	23f3      	movs	r3, #243	; 0xf3
 8015314:	73fb      	strb	r3, [r7, #15]
    }

    return Status;
 8015316:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801531a:	4618      	mov	r0, r3
 801531c:	3710      	adds	r7, #16
 801531e:	46bd      	mov	sp, r7
 8015320:	bd80      	pop	{r7, pc}
 8015322:	bf00      	nop
 8015324:	20001b38 	.word	0x20001b38

08015328 <VL53L1_WrDWord>:

int8_t VL53L1_WrDWord(uint16_t Dev, uint16_t index, uint32_t data) {
 8015328:	b580      	push	{r7, lr}
 801532a:	b084      	sub	sp, #16
 801532c:	af00      	add	r7, sp, #0
 801532e:	4603      	mov	r3, r0
 8015330:	603a      	str	r2, [r7, #0]
 8015332:	80fb      	strh	r3, [r7, #6]
 8015334:	460b      	mov	r3, r1
 8015336:	80bb      	strh	r3, [r7, #4]
        int8_t Status = VL53L1_ERROR_NONE;
 8015338:	2300      	movs	r3, #0
 801533a:	73fb      	strb	r3, [r7, #15]
        int32_t status_int;

        _I2CBuffer[0] = index>>8;
 801533c:	88bb      	ldrh	r3, [r7, #4]
 801533e:	0a1b      	lsrs	r3, r3, #8
 8015340:	b29b      	uxth	r3, r3
 8015342:	b2da      	uxtb	r2, r3
 8015344:	4b15      	ldr	r3, [pc, #84]	; (801539c <VL53L1_WrDWord+0x74>)
 8015346:	701a      	strb	r2, [r3, #0]
        _I2CBuffer[1] = index&0xFF;
 8015348:	88bb      	ldrh	r3, [r7, #4]
 801534a:	b2da      	uxtb	r2, r3
 801534c:	4b13      	ldr	r3, [pc, #76]	; (801539c <VL53L1_WrDWord+0x74>)
 801534e:	705a      	strb	r2, [r3, #1]
        _I2CBuffer[2] = (data >> 24) & 0xFF;
 8015350:	683b      	ldr	r3, [r7, #0]
 8015352:	0e1b      	lsrs	r3, r3, #24
 8015354:	b2da      	uxtb	r2, r3
 8015356:	4b11      	ldr	r3, [pc, #68]	; (801539c <VL53L1_WrDWord+0x74>)
 8015358:	709a      	strb	r2, [r3, #2]
        _I2CBuffer[3] = (data >> 16) & 0xFF;
 801535a:	683b      	ldr	r3, [r7, #0]
 801535c:	0c1b      	lsrs	r3, r3, #16
 801535e:	b2da      	uxtb	r2, r3
 8015360:	4b0e      	ldr	r3, [pc, #56]	; (801539c <VL53L1_WrDWord+0x74>)
 8015362:	70da      	strb	r2, [r3, #3]
        _I2CBuffer[4] = (data >> 8)  & 0xFF;
 8015364:	683b      	ldr	r3, [r7, #0]
 8015366:	0a1b      	lsrs	r3, r3, #8
 8015368:	b2da      	uxtb	r2, r3
 801536a:	4b0c      	ldr	r3, [pc, #48]	; (801539c <VL53L1_WrDWord+0x74>)
 801536c:	711a      	strb	r2, [r3, #4]
        _I2CBuffer[5] = (data >> 0 ) & 0xFF;
 801536e:	683b      	ldr	r3, [r7, #0]
 8015370:	b2da      	uxtb	r2, r3
 8015372:	4b0a      	ldr	r3, [pc, #40]	; (801539c <VL53L1_WrDWord+0x74>)
 8015374:	715a      	strb	r2, [r3, #5]

        status_int = _I2CWrite(Dev, _I2CBuffer, 6);
 8015376:	88fb      	ldrh	r3, [r7, #6]
 8015378:	2206      	movs	r2, #6
 801537a:	4908      	ldr	r1, [pc, #32]	; (801539c <VL53L1_WrDWord+0x74>)
 801537c:	4618      	mov	r0, r3
 801537e:	f7ff ff35 	bl	80151ec <_I2CWrite>
 8015382:	60b8      	str	r0, [r7, #8]
        if (status_int != 0) {
 8015384:	68bb      	ldr	r3, [r7, #8]
 8015386:	2b00      	cmp	r3, #0
 8015388:	d001      	beq.n	801538e <VL53L1_WrDWord+0x66>
            Status = VL53L1_ERROR_CONTROL_INTERFACE;
 801538a:	23f3      	movs	r3, #243	; 0xf3
 801538c:	73fb      	strb	r3, [r7, #15]
        }

        return Status;
 801538e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015392:	4618      	mov	r0, r3
 8015394:	3710      	adds	r7, #16
 8015396:	46bd      	mov	sp, r7
 8015398:	bd80      	pop	{r7, pc}
 801539a:	bf00      	nop
 801539c:	20001b38 	.word	0x20001b38

080153a0 <VL53L1_RdByte>:

int8_t VL53L1_RdByte(uint16_t Dev, uint16_t index, uint8_t *data) {
 80153a0:	b580      	push	{r7, lr}
 80153a2:	b084      	sub	sp, #16
 80153a4:	af00      	add	r7, sp, #0
 80153a6:	4603      	mov	r3, r0
 80153a8:	603a      	str	r2, [r7, #0]
 80153aa:	80fb      	strh	r3, [r7, #6]
 80153ac:	460b      	mov	r3, r1
 80153ae:	80bb      	strh	r3, [r7, #4]
        int8_t Status = VL53L1_ERROR_NONE;
 80153b0:	2300      	movs	r3, #0
 80153b2:	73fb      	strb	r3, [r7, #15]
        int32_t status_int;

        _I2CBuffer[0] = index>>8;
 80153b4:	88bb      	ldrh	r3, [r7, #4]
 80153b6:	0a1b      	lsrs	r3, r3, #8
 80153b8:	b29b      	uxth	r3, r3
 80153ba:	b2da      	uxtb	r2, r3
 80153bc:	4b13      	ldr	r3, [pc, #76]	; (801540c <VL53L1_RdByte+0x6c>)
 80153be:	701a      	strb	r2, [r3, #0]
        _I2CBuffer[1] = index&0xFF;
 80153c0:	88bb      	ldrh	r3, [r7, #4]
 80153c2:	b2da      	uxtb	r2, r3
 80153c4:	4b11      	ldr	r3, [pc, #68]	; (801540c <VL53L1_RdByte+0x6c>)
 80153c6:	705a      	strb	r2, [r3, #1]

        status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 80153c8:	88fb      	ldrh	r3, [r7, #6]
 80153ca:	2202      	movs	r2, #2
 80153cc:	490f      	ldr	r1, [pc, #60]	; (801540c <VL53L1_RdByte+0x6c>)
 80153ce:	4618      	mov	r0, r3
 80153d0:	f7ff ff0c 	bl	80151ec <_I2CWrite>
 80153d4:	60b8      	str	r0, [r7, #8]

        if( status_int ){
 80153d6:	68bb      	ldr	r3, [r7, #8]
 80153d8:	2b00      	cmp	r3, #0
 80153da:	d002      	beq.n	80153e2 <VL53L1_RdByte+0x42>
            Status = VL53L1_ERROR_CONTROL_INTERFACE;
 80153dc:	23f3      	movs	r3, #243	; 0xf3
 80153de:	73fb      	strb	r3, [r7, #15]
            goto done;
 80153e0:	e00d      	b.n	80153fe <VL53L1_RdByte+0x5e>
        }

        status_int = _I2CRead(Dev, data, 1);
 80153e2:	88fb      	ldrh	r3, [r7, #6]
 80153e4:	2201      	movs	r2, #1
 80153e6:	6839      	ldr	r1, [r7, #0]
 80153e8:	4618      	mov	r0, r3
 80153ea:	f7ff ff1d 	bl	8015228 <_I2CRead>
 80153ee:	60b8      	str	r0, [r7, #8]

        if (status_int != 0) {
 80153f0:	68bb      	ldr	r3, [r7, #8]
 80153f2:	2b00      	cmp	r3, #0
 80153f4:	d002      	beq.n	80153fc <VL53L1_RdByte+0x5c>
            Status = VL53L1_ERROR_CONTROL_INTERFACE;
 80153f6:	23f3      	movs	r3, #243	; 0xf3
 80153f8:	73fb      	strb	r3, [r7, #15]
 80153fa:	e000      	b.n	80153fe <VL53L1_RdByte+0x5e>
        }

done:
 80153fc:	bf00      	nop
        return Status;
 80153fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015402:	4618      	mov	r0, r3
 8015404:	3710      	adds	r7, #16
 8015406:	46bd      	mov	sp, r7
 8015408:	bd80      	pop	{r7, pc}
 801540a:	bf00      	nop
 801540c:	20001b38 	.word	0x20001b38

08015410 <VL53L1_RdWord>:

int8_t VL53L1_RdWord(uint16_t Dev, uint16_t index, uint16_t *data) {
 8015410:	b580      	push	{r7, lr}
 8015412:	b084      	sub	sp, #16
 8015414:	af00      	add	r7, sp, #0
 8015416:	4603      	mov	r3, r0
 8015418:	603a      	str	r2, [r7, #0]
 801541a:	80fb      	strh	r3, [r7, #6]
 801541c:	460b      	mov	r3, r1
 801541e:	80bb      	strh	r3, [r7, #4]
    int8_t Status = VL53L1_ERROR_NONE;
 8015420:	2300      	movs	r3, #0
 8015422:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index>>8;
 8015424:	88bb      	ldrh	r3, [r7, #4]
 8015426:	0a1b      	lsrs	r3, r3, #8
 8015428:	b29b      	uxth	r3, r3
 801542a:	b2da      	uxtb	r2, r3
 801542c:	4b18      	ldr	r3, [pc, #96]	; (8015490 <VL53L1_RdWord+0x80>)
 801542e:	701a      	strb	r2, [r3, #0]
    _I2CBuffer[1] = index&0xFF;
 8015430:	88bb      	ldrh	r3, [r7, #4]
 8015432:	b2da      	uxtb	r2, r3
 8015434:	4b16      	ldr	r3, [pc, #88]	; (8015490 <VL53L1_RdWord+0x80>)
 8015436:	705a      	strb	r2, [r3, #1]

    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8015438:	88fb      	ldrh	r3, [r7, #6]
 801543a:	2202      	movs	r2, #2
 801543c:	4914      	ldr	r1, [pc, #80]	; (8015490 <VL53L1_RdWord+0x80>)
 801543e:	4618      	mov	r0, r3
 8015440:	f7ff fed4 	bl	80151ec <_I2CWrite>
 8015444:	60b8      	str	r0, [r7, #8]

    if( status_int ){
 8015446:	68bb      	ldr	r3, [r7, #8]
 8015448:	2b00      	cmp	r3, #0
 801544a:	d002      	beq.n	8015452 <VL53L1_RdWord+0x42>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 801544c:	23f3      	movs	r3, #243	; 0xf3
 801544e:	73fb      	strb	r3, [r7, #15]
        goto done;
 8015450:	e018      	b.n	8015484 <VL53L1_RdWord+0x74>
    }

    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 8015452:	88fb      	ldrh	r3, [r7, #6]
 8015454:	2202      	movs	r2, #2
 8015456:	490e      	ldr	r1, [pc, #56]	; (8015490 <VL53L1_RdWord+0x80>)
 8015458:	4618      	mov	r0, r3
 801545a:	f7ff fee5 	bl	8015228 <_I2CRead>
 801545e:	60b8      	str	r0, [r7, #8]

    if (status_int != 0) {
 8015460:	68bb      	ldr	r3, [r7, #8]
 8015462:	2b00      	cmp	r3, #0
 8015464:	d002      	beq.n	801546c <VL53L1_RdWord+0x5c>
        Status = VL53L1_ERROR_CONTROL_INTERFACE;
 8015466:	23f3      	movs	r3, #243	; 0xf3
 8015468:	73fb      	strb	r3, [r7, #15]
        goto done;
 801546a:	e00b      	b.n	8015484 <VL53L1_RdWord+0x74>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 801546c:	4b08      	ldr	r3, [pc, #32]	; (8015490 <VL53L1_RdWord+0x80>)
 801546e:	781b      	ldrb	r3, [r3, #0]
 8015470:	b29b      	uxth	r3, r3
 8015472:	021b      	lsls	r3, r3, #8
 8015474:	b29a      	uxth	r2, r3
 8015476:	4b06      	ldr	r3, [pc, #24]	; (8015490 <VL53L1_RdWord+0x80>)
 8015478:	785b      	ldrb	r3, [r3, #1]
 801547a:	b29b      	uxth	r3, r3
 801547c:	4413      	add	r3, r2
 801547e:	b29a      	uxth	r2, r3
 8015480:	683b      	ldr	r3, [r7, #0]
 8015482:	801a      	strh	r2, [r3, #0]

done:
    return Status;
 8015484:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015488:	4618      	mov	r0, r3
 801548a:	3710      	adds	r7, #16
 801548c:	46bd      	mov	sp, r7
 801548e:	bd80      	pop	{r7, pc}
 8015490:	20001b38 	.word	0x20001b38

08015494 <__assert_func>:
 8015494:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015496:	4614      	mov	r4, r2
 8015498:	461a      	mov	r2, r3
 801549a:	4b09      	ldr	r3, [pc, #36]	; (80154c0 <__assert_func+0x2c>)
 801549c:	681b      	ldr	r3, [r3, #0]
 801549e:	4605      	mov	r5, r0
 80154a0:	68d8      	ldr	r0, [r3, #12]
 80154a2:	b14c      	cbz	r4, 80154b8 <__assert_func+0x24>
 80154a4:	4b07      	ldr	r3, [pc, #28]	; (80154c4 <__assert_func+0x30>)
 80154a6:	9100      	str	r1, [sp, #0]
 80154a8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80154ac:	4906      	ldr	r1, [pc, #24]	; (80154c8 <__assert_func+0x34>)
 80154ae:	462b      	mov	r3, r5
 80154b0:	f000 f814 	bl	80154dc <fiprintf>
 80154b4:	f004 f948 	bl	8019748 <abort>
 80154b8:	4b04      	ldr	r3, [pc, #16]	; (80154cc <__assert_func+0x38>)
 80154ba:	461c      	mov	r4, r3
 80154bc:	e7f3      	b.n	80154a6 <__assert_func+0x12>
 80154be:	bf00      	nop
 80154c0:	20000050 	.word	0x20000050
 80154c4:	08025167 	.word	0x08025167
 80154c8:	08025174 	.word	0x08025174
 80154cc:	080251a2 	.word	0x080251a2

080154d0 <__errno>:
 80154d0:	4b01      	ldr	r3, [pc, #4]	; (80154d8 <__errno+0x8>)
 80154d2:	6818      	ldr	r0, [r3, #0]
 80154d4:	4770      	bx	lr
 80154d6:	bf00      	nop
 80154d8:	20000050 	.word	0x20000050

080154dc <fiprintf>:
 80154dc:	b40e      	push	{r1, r2, r3}
 80154de:	b503      	push	{r0, r1, lr}
 80154e0:	4601      	mov	r1, r0
 80154e2:	ab03      	add	r3, sp, #12
 80154e4:	4805      	ldr	r0, [pc, #20]	; (80154fc <fiprintf+0x20>)
 80154e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80154ea:	6800      	ldr	r0, [r0, #0]
 80154ec:	9301      	str	r3, [sp, #4]
 80154ee:	f002 f923 	bl	8017738 <_vfiprintf_r>
 80154f2:	b002      	add	sp, #8
 80154f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80154f8:	b003      	add	sp, #12
 80154fa:	4770      	bx	lr
 80154fc:	20000050 	.word	0x20000050

08015500 <__sfvwrite_r>:
 8015500:	6893      	ldr	r3, [r2, #8]
 8015502:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015506:	4606      	mov	r6, r0
 8015508:	460c      	mov	r4, r1
 801550a:	4690      	mov	r8, r2
 801550c:	b91b      	cbnz	r3, 8015516 <__sfvwrite_r+0x16>
 801550e:	2000      	movs	r0, #0
 8015510:	b003      	add	sp, #12
 8015512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015516:	898b      	ldrh	r3, [r1, #12]
 8015518:	0718      	lsls	r0, r3, #28
 801551a:	d550      	bpl.n	80155be <__sfvwrite_r+0xbe>
 801551c:	690b      	ldr	r3, [r1, #16]
 801551e:	2b00      	cmp	r3, #0
 8015520:	d04d      	beq.n	80155be <__sfvwrite_r+0xbe>
 8015522:	89a3      	ldrh	r3, [r4, #12]
 8015524:	f8d8 7000 	ldr.w	r7, [r8]
 8015528:	f013 0902 	ands.w	r9, r3, #2
 801552c:	d16c      	bne.n	8015608 <__sfvwrite_r+0x108>
 801552e:	f013 0301 	ands.w	r3, r3, #1
 8015532:	f000 809c 	beq.w	801566e <__sfvwrite_r+0x16e>
 8015536:	4648      	mov	r0, r9
 8015538:	46ca      	mov	sl, r9
 801553a:	46cb      	mov	fp, r9
 801553c:	f1bb 0f00 	cmp.w	fp, #0
 8015540:	f000 8103 	beq.w	801574a <__sfvwrite_r+0x24a>
 8015544:	b950      	cbnz	r0, 801555c <__sfvwrite_r+0x5c>
 8015546:	465a      	mov	r2, fp
 8015548:	210a      	movs	r1, #10
 801554a:	4650      	mov	r0, sl
 801554c:	f7ea fe40 	bl	80001d0 <memchr>
 8015550:	2800      	cmp	r0, #0
 8015552:	f000 80ff 	beq.w	8015754 <__sfvwrite_r+0x254>
 8015556:	3001      	adds	r0, #1
 8015558:	eba0 090a 	sub.w	r9, r0, sl
 801555c:	6820      	ldr	r0, [r4, #0]
 801555e:	6921      	ldr	r1, [r4, #16]
 8015560:	6963      	ldr	r3, [r4, #20]
 8015562:	45d9      	cmp	r9, fp
 8015564:	464a      	mov	r2, r9
 8015566:	bf28      	it	cs
 8015568:	465a      	movcs	r2, fp
 801556a:	4288      	cmp	r0, r1
 801556c:	f240 80f5 	bls.w	801575a <__sfvwrite_r+0x25a>
 8015570:	68a5      	ldr	r5, [r4, #8]
 8015572:	441d      	add	r5, r3
 8015574:	42aa      	cmp	r2, r5
 8015576:	f340 80f0 	ble.w	801575a <__sfvwrite_r+0x25a>
 801557a:	4651      	mov	r1, sl
 801557c:	462a      	mov	r2, r5
 801557e:	f000 fb8b 	bl	8015c98 <memmove>
 8015582:	6823      	ldr	r3, [r4, #0]
 8015584:	442b      	add	r3, r5
 8015586:	6023      	str	r3, [r4, #0]
 8015588:	4621      	mov	r1, r4
 801558a:	4630      	mov	r0, r6
 801558c:	f004 ffd8 	bl	801a540 <_fflush_r>
 8015590:	2800      	cmp	r0, #0
 8015592:	d167      	bne.n	8015664 <__sfvwrite_r+0x164>
 8015594:	ebb9 0905 	subs.w	r9, r9, r5
 8015598:	f040 80f7 	bne.w	801578a <__sfvwrite_r+0x28a>
 801559c:	4621      	mov	r1, r4
 801559e:	4630      	mov	r0, r6
 80155a0:	f004 ffce 	bl	801a540 <_fflush_r>
 80155a4:	2800      	cmp	r0, #0
 80155a6:	d15d      	bne.n	8015664 <__sfvwrite_r+0x164>
 80155a8:	f8d8 2008 	ldr.w	r2, [r8, #8]
 80155ac:	44aa      	add	sl, r5
 80155ae:	ebab 0b05 	sub.w	fp, fp, r5
 80155b2:	1b55      	subs	r5, r2, r5
 80155b4:	f8c8 5008 	str.w	r5, [r8, #8]
 80155b8:	2d00      	cmp	r5, #0
 80155ba:	d1bf      	bne.n	801553c <__sfvwrite_r+0x3c>
 80155bc:	e7a7      	b.n	801550e <__sfvwrite_r+0xe>
 80155be:	4621      	mov	r1, r4
 80155c0:	4630      	mov	r0, r6
 80155c2:	f004 f85f 	bl	8019684 <__swsetup_r>
 80155c6:	2800      	cmp	r0, #0
 80155c8:	d0ab      	beq.n	8015522 <__sfvwrite_r+0x22>
 80155ca:	f04f 30ff 	mov.w	r0, #4294967295
 80155ce:	e79f      	b.n	8015510 <__sfvwrite_r+0x10>
 80155d0:	e9d7 b900 	ldrd	fp, r9, [r7]
 80155d4:	3708      	adds	r7, #8
 80155d6:	f1b9 0f00 	cmp.w	r9, #0
 80155da:	d0f9      	beq.n	80155d0 <__sfvwrite_r+0xd0>
 80155dc:	45d1      	cmp	r9, sl
 80155de:	464b      	mov	r3, r9
 80155e0:	69e1      	ldr	r1, [r4, #28]
 80155e2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80155e4:	bf28      	it	cs
 80155e6:	4653      	movcs	r3, sl
 80155e8:	465a      	mov	r2, fp
 80155ea:	4630      	mov	r0, r6
 80155ec:	47a8      	blx	r5
 80155ee:	2800      	cmp	r0, #0
 80155f0:	dd38      	ble.n	8015664 <__sfvwrite_r+0x164>
 80155f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80155f6:	4483      	add	fp, r0
 80155f8:	eba9 0900 	sub.w	r9, r9, r0
 80155fc:	1a18      	subs	r0, r3, r0
 80155fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8015602:	2800      	cmp	r0, #0
 8015604:	d1e7      	bne.n	80155d6 <__sfvwrite_r+0xd6>
 8015606:	e782      	b.n	801550e <__sfvwrite_r+0xe>
 8015608:	f04f 0b00 	mov.w	fp, #0
 801560c:	f8df a180 	ldr.w	sl, [pc, #384]	; 8015790 <__sfvwrite_r+0x290>
 8015610:	46d9      	mov	r9, fp
 8015612:	e7e0      	b.n	80155d6 <__sfvwrite_r+0xd6>
 8015614:	e9d7 9a00 	ldrd	r9, sl, [r7]
 8015618:	3708      	adds	r7, #8
 801561a:	f1ba 0f00 	cmp.w	sl, #0
 801561e:	d0f9      	beq.n	8015614 <__sfvwrite_r+0x114>
 8015620:	89a3      	ldrh	r3, [r4, #12]
 8015622:	6820      	ldr	r0, [r4, #0]
 8015624:	68a2      	ldr	r2, [r4, #8]
 8015626:	0599      	lsls	r1, r3, #22
 8015628:	d563      	bpl.n	80156f2 <__sfvwrite_r+0x1f2>
 801562a:	4552      	cmp	r2, sl
 801562c:	d836      	bhi.n	801569c <__sfvwrite_r+0x19c>
 801562e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8015632:	d033      	beq.n	801569c <__sfvwrite_r+0x19c>
 8015634:	6921      	ldr	r1, [r4, #16]
 8015636:	6965      	ldr	r5, [r4, #20]
 8015638:	eba0 0b01 	sub.w	fp, r0, r1
 801563c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015640:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015644:	f10b 0201 	add.w	r2, fp, #1
 8015648:	106d      	asrs	r5, r5, #1
 801564a:	4452      	add	r2, sl
 801564c:	4295      	cmp	r5, r2
 801564e:	bf38      	it	cc
 8015650:	4615      	movcc	r5, r2
 8015652:	055b      	lsls	r3, r3, #21
 8015654:	d53d      	bpl.n	80156d2 <__sfvwrite_r+0x1d2>
 8015656:	4629      	mov	r1, r5
 8015658:	4630      	mov	r0, r6
 801565a:	f000 f8c3 	bl	80157e4 <_malloc_r>
 801565e:	b948      	cbnz	r0, 8015674 <__sfvwrite_r+0x174>
 8015660:	230c      	movs	r3, #12
 8015662:	6033      	str	r3, [r6, #0]
 8015664:	89a3      	ldrh	r3, [r4, #12]
 8015666:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801566a:	81a3      	strh	r3, [r4, #12]
 801566c:	e7ad      	b.n	80155ca <__sfvwrite_r+0xca>
 801566e:	4699      	mov	r9, r3
 8015670:	469a      	mov	sl, r3
 8015672:	e7d2      	b.n	801561a <__sfvwrite_r+0x11a>
 8015674:	465a      	mov	r2, fp
 8015676:	6921      	ldr	r1, [r4, #16]
 8015678:	9001      	str	r0, [sp, #4]
 801567a:	f000 faff 	bl	8015c7c <memcpy>
 801567e:	89a2      	ldrh	r2, [r4, #12]
 8015680:	9b01      	ldr	r3, [sp, #4]
 8015682:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8015686:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 801568a:	81a2      	strh	r2, [r4, #12]
 801568c:	6123      	str	r3, [r4, #16]
 801568e:	6165      	str	r5, [r4, #20]
 8015690:	445b      	add	r3, fp
 8015692:	eba5 050b 	sub.w	r5, r5, fp
 8015696:	6023      	str	r3, [r4, #0]
 8015698:	4652      	mov	r2, sl
 801569a:	60a5      	str	r5, [r4, #8]
 801569c:	4552      	cmp	r2, sl
 801569e:	bf28      	it	cs
 80156a0:	4652      	movcs	r2, sl
 80156a2:	6820      	ldr	r0, [r4, #0]
 80156a4:	9201      	str	r2, [sp, #4]
 80156a6:	4649      	mov	r1, r9
 80156a8:	f000 faf6 	bl	8015c98 <memmove>
 80156ac:	68a3      	ldr	r3, [r4, #8]
 80156ae:	9a01      	ldr	r2, [sp, #4]
 80156b0:	1a9b      	subs	r3, r3, r2
 80156b2:	60a3      	str	r3, [r4, #8]
 80156b4:	6823      	ldr	r3, [r4, #0]
 80156b6:	441a      	add	r2, r3
 80156b8:	4655      	mov	r5, sl
 80156ba:	6022      	str	r2, [r4, #0]
 80156bc:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80156c0:	44a9      	add	r9, r5
 80156c2:	ebaa 0a05 	sub.w	sl, sl, r5
 80156c6:	1b45      	subs	r5, r0, r5
 80156c8:	f8c8 5008 	str.w	r5, [r8, #8]
 80156cc:	2d00      	cmp	r5, #0
 80156ce:	d1a4      	bne.n	801561a <__sfvwrite_r+0x11a>
 80156d0:	e71d      	b.n	801550e <__sfvwrite_r+0xe>
 80156d2:	462a      	mov	r2, r5
 80156d4:	4630      	mov	r0, r6
 80156d6:	f000 fb6d 	bl	8015db4 <_realloc_r>
 80156da:	4603      	mov	r3, r0
 80156dc:	2800      	cmp	r0, #0
 80156de:	d1d5      	bne.n	801568c <__sfvwrite_r+0x18c>
 80156e0:	6921      	ldr	r1, [r4, #16]
 80156e2:	4630      	mov	r0, r6
 80156e4:	f005 f894 	bl	801a810 <_free_r>
 80156e8:	89a3      	ldrh	r3, [r4, #12]
 80156ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80156ee:	81a3      	strh	r3, [r4, #12]
 80156f0:	e7b6      	b.n	8015660 <__sfvwrite_r+0x160>
 80156f2:	6923      	ldr	r3, [r4, #16]
 80156f4:	4283      	cmp	r3, r0
 80156f6:	d302      	bcc.n	80156fe <__sfvwrite_r+0x1fe>
 80156f8:	6961      	ldr	r1, [r4, #20]
 80156fa:	4551      	cmp	r1, sl
 80156fc:	d915      	bls.n	801572a <__sfvwrite_r+0x22a>
 80156fe:	4552      	cmp	r2, sl
 8015700:	bf28      	it	cs
 8015702:	4652      	movcs	r2, sl
 8015704:	4649      	mov	r1, r9
 8015706:	4615      	mov	r5, r2
 8015708:	f000 fac6 	bl	8015c98 <memmove>
 801570c:	68a3      	ldr	r3, [r4, #8]
 801570e:	6822      	ldr	r2, [r4, #0]
 8015710:	1b5b      	subs	r3, r3, r5
 8015712:	442a      	add	r2, r5
 8015714:	60a3      	str	r3, [r4, #8]
 8015716:	6022      	str	r2, [r4, #0]
 8015718:	2b00      	cmp	r3, #0
 801571a:	d1cf      	bne.n	80156bc <__sfvwrite_r+0x1bc>
 801571c:	4621      	mov	r1, r4
 801571e:	4630      	mov	r0, r6
 8015720:	f004 ff0e 	bl	801a540 <_fflush_r>
 8015724:	2800      	cmp	r0, #0
 8015726:	d0c9      	beq.n	80156bc <__sfvwrite_r+0x1bc>
 8015728:	e79c      	b.n	8015664 <__sfvwrite_r+0x164>
 801572a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 801572e:	459a      	cmp	sl, r3
 8015730:	bf38      	it	cc
 8015732:	4653      	movcc	r3, sl
 8015734:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8015736:	fb93 f3f1 	sdiv	r3, r3, r1
 801573a:	464a      	mov	r2, r9
 801573c:	434b      	muls	r3, r1
 801573e:	4630      	mov	r0, r6
 8015740:	69e1      	ldr	r1, [r4, #28]
 8015742:	47a8      	blx	r5
 8015744:	1e05      	subs	r5, r0, #0
 8015746:	dcb9      	bgt.n	80156bc <__sfvwrite_r+0x1bc>
 8015748:	e78c      	b.n	8015664 <__sfvwrite_r+0x164>
 801574a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 801574e:	2000      	movs	r0, #0
 8015750:	3708      	adds	r7, #8
 8015752:	e6f3      	b.n	801553c <__sfvwrite_r+0x3c>
 8015754:	f10b 0901 	add.w	r9, fp, #1
 8015758:	e700      	b.n	801555c <__sfvwrite_r+0x5c>
 801575a:	4293      	cmp	r3, r2
 801575c:	dc08      	bgt.n	8015770 <__sfvwrite_r+0x270>
 801575e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8015760:	69e1      	ldr	r1, [r4, #28]
 8015762:	4652      	mov	r2, sl
 8015764:	4630      	mov	r0, r6
 8015766:	47a8      	blx	r5
 8015768:	1e05      	subs	r5, r0, #0
 801576a:	f73f af13 	bgt.w	8015594 <__sfvwrite_r+0x94>
 801576e:	e779      	b.n	8015664 <__sfvwrite_r+0x164>
 8015770:	4651      	mov	r1, sl
 8015772:	9201      	str	r2, [sp, #4]
 8015774:	f000 fa90 	bl	8015c98 <memmove>
 8015778:	9a01      	ldr	r2, [sp, #4]
 801577a:	68a3      	ldr	r3, [r4, #8]
 801577c:	1a9b      	subs	r3, r3, r2
 801577e:	60a3      	str	r3, [r4, #8]
 8015780:	6823      	ldr	r3, [r4, #0]
 8015782:	4413      	add	r3, r2
 8015784:	6023      	str	r3, [r4, #0]
 8015786:	4615      	mov	r5, r2
 8015788:	e704      	b.n	8015594 <__sfvwrite_r+0x94>
 801578a:	2001      	movs	r0, #1
 801578c:	e70c      	b.n	80155a8 <__sfvwrite_r+0xa8>
 801578e:	bf00      	nop
 8015790:	7ffffc00 	.word	0x7ffffc00

08015794 <__libc_init_array>:
 8015794:	b570      	push	{r4, r5, r6, lr}
 8015796:	4d0d      	ldr	r5, [pc, #52]	; (80157cc <__libc_init_array+0x38>)
 8015798:	4c0d      	ldr	r4, [pc, #52]	; (80157d0 <__libc_init_array+0x3c>)
 801579a:	1b64      	subs	r4, r4, r5
 801579c:	10a4      	asrs	r4, r4, #2
 801579e:	2600      	movs	r6, #0
 80157a0:	42a6      	cmp	r6, r4
 80157a2:	d109      	bne.n	80157b8 <__libc_init_array+0x24>
 80157a4:	4d0b      	ldr	r5, [pc, #44]	; (80157d4 <__libc_init_array+0x40>)
 80157a6:	4c0c      	ldr	r4, [pc, #48]	; (80157d8 <__libc_init_array+0x44>)
 80157a8:	f007 fee2 	bl	801d570 <_init>
 80157ac:	1b64      	subs	r4, r4, r5
 80157ae:	10a4      	asrs	r4, r4, #2
 80157b0:	2600      	movs	r6, #0
 80157b2:	42a6      	cmp	r6, r4
 80157b4:	d105      	bne.n	80157c2 <__libc_init_array+0x2e>
 80157b6:	bd70      	pop	{r4, r5, r6, pc}
 80157b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80157bc:	4798      	blx	r3
 80157be:	3601      	adds	r6, #1
 80157c0:	e7ee      	b.n	80157a0 <__libc_init_array+0xc>
 80157c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80157c6:	4798      	blx	r3
 80157c8:	3601      	adds	r6, #1
 80157ca:	e7f2      	b.n	80157b2 <__libc_init_array+0x1e>
 80157cc:	08025998 	.word	0x08025998
 80157d0:	08025998 	.word	0x08025998
 80157d4:	08025998 	.word	0x08025998
 80157d8:	080259a0 	.word	0x080259a0

080157dc <__retarget_lock_init_recursive>:
 80157dc:	4770      	bx	lr

080157de <__retarget_lock_close_recursive>:
 80157de:	4770      	bx	lr

080157e0 <__retarget_lock_acquire_recursive>:
 80157e0:	4770      	bx	lr

080157e2 <__retarget_lock_release_recursive>:
 80157e2:	4770      	bx	lr

080157e4 <_malloc_r>:
 80157e4:	f101 030b 	add.w	r3, r1, #11
 80157e8:	2b16      	cmp	r3, #22
 80157ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80157ee:	4605      	mov	r5, r0
 80157f0:	d906      	bls.n	8015800 <_malloc_r+0x1c>
 80157f2:	f033 0707 	bics.w	r7, r3, #7
 80157f6:	d504      	bpl.n	8015802 <_malloc_r+0x1e>
 80157f8:	230c      	movs	r3, #12
 80157fa:	602b      	str	r3, [r5, #0]
 80157fc:	2400      	movs	r4, #0
 80157fe:	e1a5      	b.n	8015b4c <_malloc_r+0x368>
 8015800:	2710      	movs	r7, #16
 8015802:	42b9      	cmp	r1, r7
 8015804:	d8f8      	bhi.n	80157f8 <_malloc_r+0x14>
 8015806:	4628      	mov	r0, r5
 8015808:	f000 fa68 	bl	8015cdc <__malloc_lock>
 801580c:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8015810:	4eb0      	ldr	r6, [pc, #704]	; (8015ad4 <_malloc_r+0x2f0>)
 8015812:	d237      	bcs.n	8015884 <_malloc_r+0xa0>
 8015814:	f107 0208 	add.w	r2, r7, #8
 8015818:	4432      	add	r2, r6
 801581a:	f1a2 0108 	sub.w	r1, r2, #8
 801581e:	6854      	ldr	r4, [r2, #4]
 8015820:	428c      	cmp	r4, r1
 8015822:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8015826:	d102      	bne.n	801582e <_malloc_r+0x4a>
 8015828:	68d4      	ldr	r4, [r2, #12]
 801582a:	42a2      	cmp	r2, r4
 801582c:	d010      	beq.n	8015850 <_malloc_r+0x6c>
 801582e:	6863      	ldr	r3, [r4, #4]
 8015830:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8015834:	f023 0303 	bic.w	r3, r3, #3
 8015838:	60ca      	str	r2, [r1, #12]
 801583a:	4423      	add	r3, r4
 801583c:	6091      	str	r1, [r2, #8]
 801583e:	685a      	ldr	r2, [r3, #4]
 8015840:	f042 0201 	orr.w	r2, r2, #1
 8015844:	605a      	str	r2, [r3, #4]
 8015846:	4628      	mov	r0, r5
 8015848:	f000 fa4e 	bl	8015ce8 <__malloc_unlock>
 801584c:	3408      	adds	r4, #8
 801584e:	e17d      	b.n	8015b4c <_malloc_r+0x368>
 8015850:	3302      	adds	r3, #2
 8015852:	6934      	ldr	r4, [r6, #16]
 8015854:	49a0      	ldr	r1, [pc, #640]	; (8015ad8 <_malloc_r+0x2f4>)
 8015856:	428c      	cmp	r4, r1
 8015858:	d077      	beq.n	801594a <_malloc_r+0x166>
 801585a:	6862      	ldr	r2, [r4, #4]
 801585c:	f022 0c03 	bic.w	ip, r2, #3
 8015860:	ebac 0007 	sub.w	r0, ip, r7
 8015864:	280f      	cmp	r0, #15
 8015866:	dd48      	ble.n	80158fa <_malloc_r+0x116>
 8015868:	19e2      	adds	r2, r4, r7
 801586a:	f040 0301 	orr.w	r3, r0, #1
 801586e:	f047 0701 	orr.w	r7, r7, #1
 8015872:	6067      	str	r7, [r4, #4]
 8015874:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8015878:	e9c2 1102 	strd	r1, r1, [r2, #8]
 801587c:	6053      	str	r3, [r2, #4]
 801587e:	f844 000c 	str.w	r0, [r4, ip]
 8015882:	e7e0      	b.n	8015846 <_malloc_r+0x62>
 8015884:	0a7b      	lsrs	r3, r7, #9
 8015886:	d02a      	beq.n	80158de <_malloc_r+0xfa>
 8015888:	2b04      	cmp	r3, #4
 801588a:	d812      	bhi.n	80158b2 <_malloc_r+0xce>
 801588c:	09bb      	lsrs	r3, r7, #6
 801588e:	3338      	adds	r3, #56	; 0x38
 8015890:	1c5a      	adds	r2, r3, #1
 8015892:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8015896:	f1a2 0c08 	sub.w	ip, r2, #8
 801589a:	6854      	ldr	r4, [r2, #4]
 801589c:	4564      	cmp	r4, ip
 801589e:	d006      	beq.n	80158ae <_malloc_r+0xca>
 80158a0:	6862      	ldr	r2, [r4, #4]
 80158a2:	f022 0203 	bic.w	r2, r2, #3
 80158a6:	1bd0      	subs	r0, r2, r7
 80158a8:	280f      	cmp	r0, #15
 80158aa:	dd1c      	ble.n	80158e6 <_malloc_r+0x102>
 80158ac:	3b01      	subs	r3, #1
 80158ae:	3301      	adds	r3, #1
 80158b0:	e7cf      	b.n	8015852 <_malloc_r+0x6e>
 80158b2:	2b14      	cmp	r3, #20
 80158b4:	d801      	bhi.n	80158ba <_malloc_r+0xd6>
 80158b6:	335b      	adds	r3, #91	; 0x5b
 80158b8:	e7ea      	b.n	8015890 <_malloc_r+0xac>
 80158ba:	2b54      	cmp	r3, #84	; 0x54
 80158bc:	d802      	bhi.n	80158c4 <_malloc_r+0xe0>
 80158be:	0b3b      	lsrs	r3, r7, #12
 80158c0:	336e      	adds	r3, #110	; 0x6e
 80158c2:	e7e5      	b.n	8015890 <_malloc_r+0xac>
 80158c4:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80158c8:	d802      	bhi.n	80158d0 <_malloc_r+0xec>
 80158ca:	0bfb      	lsrs	r3, r7, #15
 80158cc:	3377      	adds	r3, #119	; 0x77
 80158ce:	e7df      	b.n	8015890 <_malloc_r+0xac>
 80158d0:	f240 5254 	movw	r2, #1364	; 0x554
 80158d4:	4293      	cmp	r3, r2
 80158d6:	d804      	bhi.n	80158e2 <_malloc_r+0xfe>
 80158d8:	0cbb      	lsrs	r3, r7, #18
 80158da:	337c      	adds	r3, #124	; 0x7c
 80158dc:	e7d8      	b.n	8015890 <_malloc_r+0xac>
 80158de:	233f      	movs	r3, #63	; 0x3f
 80158e0:	e7d6      	b.n	8015890 <_malloc_r+0xac>
 80158e2:	237e      	movs	r3, #126	; 0x7e
 80158e4:	e7d4      	b.n	8015890 <_malloc_r+0xac>
 80158e6:	2800      	cmp	r0, #0
 80158e8:	68e1      	ldr	r1, [r4, #12]
 80158ea:	db04      	blt.n	80158f6 <_malloc_r+0x112>
 80158ec:	68a3      	ldr	r3, [r4, #8]
 80158ee:	60d9      	str	r1, [r3, #12]
 80158f0:	608b      	str	r3, [r1, #8]
 80158f2:	18a3      	adds	r3, r4, r2
 80158f4:	e7a3      	b.n	801583e <_malloc_r+0x5a>
 80158f6:	460c      	mov	r4, r1
 80158f8:	e7d0      	b.n	801589c <_malloc_r+0xb8>
 80158fa:	2800      	cmp	r0, #0
 80158fc:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8015900:	db07      	blt.n	8015912 <_malloc_r+0x12e>
 8015902:	44a4      	add	ip, r4
 8015904:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8015908:	f043 0301 	orr.w	r3, r3, #1
 801590c:	f8cc 3004 	str.w	r3, [ip, #4]
 8015910:	e799      	b.n	8015846 <_malloc_r+0x62>
 8015912:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8015916:	6870      	ldr	r0, [r6, #4]
 8015918:	f080 8096 	bcs.w	8015a48 <_malloc_r+0x264>
 801591c:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8015920:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8015924:	f04f 0c01 	mov.w	ip, #1
 8015928:	3201      	adds	r2, #1
 801592a:	fa0c fc0e 	lsl.w	ip, ip, lr
 801592e:	ea4c 0000 	orr.w	r0, ip, r0
 8015932:	6070      	str	r0, [r6, #4]
 8015934:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8015938:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 801593c:	3808      	subs	r0, #8
 801593e:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8015942:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8015946:	f8cc 400c 	str.w	r4, [ip, #12]
 801594a:	2001      	movs	r0, #1
 801594c:	109a      	asrs	r2, r3, #2
 801594e:	fa00 f202 	lsl.w	r2, r0, r2
 8015952:	6870      	ldr	r0, [r6, #4]
 8015954:	4290      	cmp	r0, r2
 8015956:	d326      	bcc.n	80159a6 <_malloc_r+0x1c2>
 8015958:	4210      	tst	r0, r2
 801595a:	d106      	bne.n	801596a <_malloc_r+0x186>
 801595c:	f023 0303 	bic.w	r3, r3, #3
 8015960:	0052      	lsls	r2, r2, #1
 8015962:	4210      	tst	r0, r2
 8015964:	f103 0304 	add.w	r3, r3, #4
 8015968:	d0fa      	beq.n	8015960 <_malloc_r+0x17c>
 801596a:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 801596e:	46c1      	mov	r9, r8
 8015970:	469e      	mov	lr, r3
 8015972:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8015976:	454c      	cmp	r4, r9
 8015978:	f040 80ba 	bne.w	8015af0 <_malloc_r+0x30c>
 801597c:	f10e 0e01 	add.w	lr, lr, #1
 8015980:	f01e 0f03 	tst.w	lr, #3
 8015984:	f109 0908 	add.w	r9, r9, #8
 8015988:	d1f3      	bne.n	8015972 <_malloc_r+0x18e>
 801598a:	0798      	lsls	r0, r3, #30
 801598c:	f040 80e4 	bne.w	8015b58 <_malloc_r+0x374>
 8015990:	6873      	ldr	r3, [r6, #4]
 8015992:	ea23 0302 	bic.w	r3, r3, r2
 8015996:	6073      	str	r3, [r6, #4]
 8015998:	6870      	ldr	r0, [r6, #4]
 801599a:	0052      	lsls	r2, r2, #1
 801599c:	4290      	cmp	r0, r2
 801599e:	d302      	bcc.n	80159a6 <_malloc_r+0x1c2>
 80159a0:	2a00      	cmp	r2, #0
 80159a2:	f040 80e6 	bne.w	8015b72 <_malloc_r+0x38e>
 80159a6:	f8d6 a008 	ldr.w	sl, [r6, #8]
 80159aa:	f8da 3004 	ldr.w	r3, [sl, #4]
 80159ae:	f023 0903 	bic.w	r9, r3, #3
 80159b2:	45b9      	cmp	r9, r7
 80159b4:	d304      	bcc.n	80159c0 <_malloc_r+0x1dc>
 80159b6:	eba9 0207 	sub.w	r2, r9, r7
 80159ba:	2a0f      	cmp	r2, #15
 80159bc:	f300 8142 	bgt.w	8015c44 <_malloc_r+0x460>
 80159c0:	4b46      	ldr	r3, [pc, #280]	; (8015adc <_malloc_r+0x2f8>)
 80159c2:	6819      	ldr	r1, [r3, #0]
 80159c4:	3110      	adds	r1, #16
 80159c6:	4439      	add	r1, r7
 80159c8:	2008      	movs	r0, #8
 80159ca:	9101      	str	r1, [sp, #4]
 80159cc:	f001 fe74 	bl	80176b8 <sysconf>
 80159d0:	4a43      	ldr	r2, [pc, #268]	; (8015ae0 <_malloc_r+0x2fc>)
 80159d2:	9901      	ldr	r1, [sp, #4]
 80159d4:	6813      	ldr	r3, [r2, #0]
 80159d6:	3301      	adds	r3, #1
 80159d8:	bf1f      	itttt	ne
 80159da:	f101 31ff 	addne.w	r1, r1, #4294967295
 80159de:	1809      	addne	r1, r1, r0
 80159e0:	4243      	negne	r3, r0
 80159e2:	4019      	andne	r1, r3
 80159e4:	4680      	mov	r8, r0
 80159e6:	4628      	mov	r0, r5
 80159e8:	9101      	str	r1, [sp, #4]
 80159ea:	f000 fb87 	bl	80160fc <_sbrk_r>
 80159ee:	1c42      	adds	r2, r0, #1
 80159f0:	eb0a 0b09 	add.w	fp, sl, r9
 80159f4:	4604      	mov	r4, r0
 80159f6:	f000 80f8 	beq.w	8015bea <_malloc_r+0x406>
 80159fa:	4583      	cmp	fp, r0
 80159fc:	9901      	ldr	r1, [sp, #4]
 80159fe:	4a38      	ldr	r2, [pc, #224]	; (8015ae0 <_malloc_r+0x2fc>)
 8015a00:	d902      	bls.n	8015a08 <_malloc_r+0x224>
 8015a02:	45b2      	cmp	sl, r6
 8015a04:	f040 80f1 	bne.w	8015bea <_malloc_r+0x406>
 8015a08:	4b36      	ldr	r3, [pc, #216]	; (8015ae4 <_malloc_r+0x300>)
 8015a0a:	6818      	ldr	r0, [r3, #0]
 8015a0c:	45a3      	cmp	fp, r4
 8015a0e:	eb00 0e01 	add.w	lr, r0, r1
 8015a12:	f8c3 e000 	str.w	lr, [r3]
 8015a16:	f108 3cff 	add.w	ip, r8, #4294967295
 8015a1a:	f040 80ac 	bne.w	8015b76 <_malloc_r+0x392>
 8015a1e:	ea1b 0f0c 	tst.w	fp, ip
 8015a22:	f040 80a8 	bne.w	8015b76 <_malloc_r+0x392>
 8015a26:	68b2      	ldr	r2, [r6, #8]
 8015a28:	4449      	add	r1, r9
 8015a2a:	f041 0101 	orr.w	r1, r1, #1
 8015a2e:	6051      	str	r1, [r2, #4]
 8015a30:	4a2d      	ldr	r2, [pc, #180]	; (8015ae8 <_malloc_r+0x304>)
 8015a32:	681b      	ldr	r3, [r3, #0]
 8015a34:	6811      	ldr	r1, [r2, #0]
 8015a36:	428b      	cmp	r3, r1
 8015a38:	bf88      	it	hi
 8015a3a:	6013      	strhi	r3, [r2, #0]
 8015a3c:	4a2b      	ldr	r2, [pc, #172]	; (8015aec <_malloc_r+0x308>)
 8015a3e:	6811      	ldr	r1, [r2, #0]
 8015a40:	428b      	cmp	r3, r1
 8015a42:	bf88      	it	hi
 8015a44:	6013      	strhi	r3, [r2, #0]
 8015a46:	e0d0      	b.n	8015bea <_malloc_r+0x406>
 8015a48:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8015a4c:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8015a50:	d218      	bcs.n	8015a84 <_malloc_r+0x2a0>
 8015a52:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8015a56:	3238      	adds	r2, #56	; 0x38
 8015a58:	f102 0e01 	add.w	lr, r2, #1
 8015a5c:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8015a60:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8015a64:	45f0      	cmp	r8, lr
 8015a66:	d12b      	bne.n	8015ac0 <_malloc_r+0x2dc>
 8015a68:	1092      	asrs	r2, r2, #2
 8015a6a:	f04f 0c01 	mov.w	ip, #1
 8015a6e:	fa0c f202 	lsl.w	r2, ip, r2
 8015a72:	4310      	orrs	r0, r2
 8015a74:	6070      	str	r0, [r6, #4]
 8015a76:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8015a7a:	f8c8 4008 	str.w	r4, [r8, #8]
 8015a7e:	f8ce 400c 	str.w	r4, [lr, #12]
 8015a82:	e762      	b.n	801594a <_malloc_r+0x166>
 8015a84:	2a14      	cmp	r2, #20
 8015a86:	d801      	bhi.n	8015a8c <_malloc_r+0x2a8>
 8015a88:	325b      	adds	r2, #91	; 0x5b
 8015a8a:	e7e5      	b.n	8015a58 <_malloc_r+0x274>
 8015a8c:	2a54      	cmp	r2, #84	; 0x54
 8015a8e:	d803      	bhi.n	8015a98 <_malloc_r+0x2b4>
 8015a90:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8015a94:	326e      	adds	r2, #110	; 0x6e
 8015a96:	e7df      	b.n	8015a58 <_malloc_r+0x274>
 8015a98:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8015a9c:	d803      	bhi.n	8015aa6 <_malloc_r+0x2c2>
 8015a9e:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8015aa2:	3277      	adds	r2, #119	; 0x77
 8015aa4:	e7d8      	b.n	8015a58 <_malloc_r+0x274>
 8015aa6:	f240 5e54 	movw	lr, #1364	; 0x554
 8015aaa:	4572      	cmp	r2, lr
 8015aac:	bf9a      	itte	ls
 8015aae:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8015ab2:	327c      	addls	r2, #124	; 0x7c
 8015ab4:	227e      	movhi	r2, #126	; 0x7e
 8015ab6:	e7cf      	b.n	8015a58 <_malloc_r+0x274>
 8015ab8:	f8de e008 	ldr.w	lr, [lr, #8]
 8015abc:	45f0      	cmp	r8, lr
 8015abe:	d005      	beq.n	8015acc <_malloc_r+0x2e8>
 8015ac0:	f8de 2004 	ldr.w	r2, [lr, #4]
 8015ac4:	f022 0203 	bic.w	r2, r2, #3
 8015ac8:	4562      	cmp	r2, ip
 8015aca:	d8f5      	bhi.n	8015ab8 <_malloc_r+0x2d4>
 8015acc:	f8de 800c 	ldr.w	r8, [lr, #12]
 8015ad0:	e7d1      	b.n	8015a76 <_malloc_r+0x292>
 8015ad2:	bf00      	nop
 8015ad4:	20000480 	.word	0x20000480
 8015ad8:	20000488 	.word	0x20000488
 8015adc:	20001c6c 	.word	0x20001c6c
 8015ae0:	20000888 	.word	0x20000888
 8015ae4:	20001c3c 	.word	0x20001c3c
 8015ae8:	20001c64 	.word	0x20001c64
 8015aec:	20001c68 	.word	0x20001c68
 8015af0:	6860      	ldr	r0, [r4, #4]
 8015af2:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8015af6:	f020 0003 	bic.w	r0, r0, #3
 8015afa:	eba0 0a07 	sub.w	sl, r0, r7
 8015afe:	f1ba 0f0f 	cmp.w	sl, #15
 8015b02:	dd12      	ble.n	8015b2a <_malloc_r+0x346>
 8015b04:	68a3      	ldr	r3, [r4, #8]
 8015b06:	19e2      	adds	r2, r4, r7
 8015b08:	f047 0701 	orr.w	r7, r7, #1
 8015b0c:	6067      	str	r7, [r4, #4]
 8015b0e:	f8c3 c00c 	str.w	ip, [r3, #12]
 8015b12:	f8cc 3008 	str.w	r3, [ip, #8]
 8015b16:	f04a 0301 	orr.w	r3, sl, #1
 8015b1a:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8015b1e:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8015b22:	6053      	str	r3, [r2, #4]
 8015b24:	f844 a000 	str.w	sl, [r4, r0]
 8015b28:	e68d      	b.n	8015846 <_malloc_r+0x62>
 8015b2a:	f1ba 0f00 	cmp.w	sl, #0
 8015b2e:	db11      	blt.n	8015b54 <_malloc_r+0x370>
 8015b30:	4420      	add	r0, r4
 8015b32:	6843      	ldr	r3, [r0, #4]
 8015b34:	f043 0301 	orr.w	r3, r3, #1
 8015b38:	6043      	str	r3, [r0, #4]
 8015b3a:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8015b3e:	4628      	mov	r0, r5
 8015b40:	f8c3 c00c 	str.w	ip, [r3, #12]
 8015b44:	f8cc 3008 	str.w	r3, [ip, #8]
 8015b48:	f000 f8ce 	bl	8015ce8 <__malloc_unlock>
 8015b4c:	4620      	mov	r0, r4
 8015b4e:	b003      	add	sp, #12
 8015b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b54:	4664      	mov	r4, ip
 8015b56:	e70e      	b.n	8015976 <_malloc_r+0x192>
 8015b58:	f858 0908 	ldr.w	r0, [r8], #-8
 8015b5c:	4540      	cmp	r0, r8
 8015b5e:	f103 33ff 	add.w	r3, r3, #4294967295
 8015b62:	f43f af12 	beq.w	801598a <_malloc_r+0x1a6>
 8015b66:	e717      	b.n	8015998 <_malloc_r+0x1b4>
 8015b68:	3304      	adds	r3, #4
 8015b6a:	0052      	lsls	r2, r2, #1
 8015b6c:	4210      	tst	r0, r2
 8015b6e:	d0fb      	beq.n	8015b68 <_malloc_r+0x384>
 8015b70:	e6fb      	b.n	801596a <_malloc_r+0x186>
 8015b72:	4673      	mov	r3, lr
 8015b74:	e7fa      	b.n	8015b6c <_malloc_r+0x388>
 8015b76:	6810      	ldr	r0, [r2, #0]
 8015b78:	3001      	adds	r0, #1
 8015b7a:	bf1b      	ittet	ne
 8015b7c:	eba4 0b0b 	subne.w	fp, r4, fp
 8015b80:	eb0b 020e 	addne.w	r2, fp, lr
 8015b84:	6014      	streq	r4, [r2, #0]
 8015b86:	601a      	strne	r2, [r3, #0]
 8015b88:	f014 0b07 	ands.w	fp, r4, #7
 8015b8c:	bf1a      	itte	ne
 8015b8e:	f1cb 0008 	rsbne	r0, fp, #8
 8015b92:	1824      	addne	r4, r4, r0
 8015b94:	4658      	moveq	r0, fp
 8015b96:	1862      	adds	r2, r4, r1
 8015b98:	ea02 010c 	and.w	r1, r2, ip
 8015b9c:	4480      	add	r8, r0
 8015b9e:	eba8 0801 	sub.w	r8, r8, r1
 8015ba2:	ea08 080c 	and.w	r8, r8, ip
 8015ba6:	4641      	mov	r1, r8
 8015ba8:	4628      	mov	r0, r5
 8015baa:	9201      	str	r2, [sp, #4]
 8015bac:	f000 faa6 	bl	80160fc <_sbrk_r>
 8015bb0:	1c43      	adds	r3, r0, #1
 8015bb2:	9a01      	ldr	r2, [sp, #4]
 8015bb4:	4b28      	ldr	r3, [pc, #160]	; (8015c58 <_malloc_r+0x474>)
 8015bb6:	d107      	bne.n	8015bc8 <_malloc_r+0x3e4>
 8015bb8:	f1bb 0f00 	cmp.w	fp, #0
 8015bbc:	d023      	beq.n	8015c06 <_malloc_r+0x422>
 8015bbe:	f1ab 0008 	sub.w	r0, fp, #8
 8015bc2:	4410      	add	r0, r2
 8015bc4:	f04f 0800 	mov.w	r8, #0
 8015bc8:	681a      	ldr	r2, [r3, #0]
 8015bca:	60b4      	str	r4, [r6, #8]
 8015bcc:	1b00      	subs	r0, r0, r4
 8015bce:	4440      	add	r0, r8
 8015bd0:	4442      	add	r2, r8
 8015bd2:	f040 0001 	orr.w	r0, r0, #1
 8015bd6:	45b2      	cmp	sl, r6
 8015bd8:	601a      	str	r2, [r3, #0]
 8015bda:	6060      	str	r0, [r4, #4]
 8015bdc:	f43f af28 	beq.w	8015a30 <_malloc_r+0x24c>
 8015be0:	f1b9 0f0f 	cmp.w	r9, #15
 8015be4:	d812      	bhi.n	8015c0c <_malloc_r+0x428>
 8015be6:	2301      	movs	r3, #1
 8015be8:	6063      	str	r3, [r4, #4]
 8015bea:	68b3      	ldr	r3, [r6, #8]
 8015bec:	685b      	ldr	r3, [r3, #4]
 8015bee:	f023 0303 	bic.w	r3, r3, #3
 8015bf2:	42bb      	cmp	r3, r7
 8015bf4:	eba3 0207 	sub.w	r2, r3, r7
 8015bf8:	d301      	bcc.n	8015bfe <_malloc_r+0x41a>
 8015bfa:	2a0f      	cmp	r2, #15
 8015bfc:	dc22      	bgt.n	8015c44 <_malloc_r+0x460>
 8015bfe:	4628      	mov	r0, r5
 8015c00:	f000 f872 	bl	8015ce8 <__malloc_unlock>
 8015c04:	e5fa      	b.n	80157fc <_malloc_r+0x18>
 8015c06:	4610      	mov	r0, r2
 8015c08:	46d8      	mov	r8, fp
 8015c0a:	e7dd      	b.n	8015bc8 <_malloc_r+0x3e4>
 8015c0c:	f8da 2004 	ldr.w	r2, [sl, #4]
 8015c10:	f1a9 090c 	sub.w	r9, r9, #12
 8015c14:	f029 0907 	bic.w	r9, r9, #7
 8015c18:	f002 0201 	and.w	r2, r2, #1
 8015c1c:	ea42 0209 	orr.w	r2, r2, r9
 8015c20:	f8ca 2004 	str.w	r2, [sl, #4]
 8015c24:	2105      	movs	r1, #5
 8015c26:	eb0a 0209 	add.w	r2, sl, r9
 8015c2a:	f1b9 0f0f 	cmp.w	r9, #15
 8015c2e:	e9c2 1101 	strd	r1, r1, [r2, #4]
 8015c32:	f67f aefd 	bls.w	8015a30 <_malloc_r+0x24c>
 8015c36:	f10a 0108 	add.w	r1, sl, #8
 8015c3a:	4628      	mov	r0, r5
 8015c3c:	f004 fde8 	bl	801a810 <_free_r>
 8015c40:	4b05      	ldr	r3, [pc, #20]	; (8015c58 <_malloc_r+0x474>)
 8015c42:	e6f5      	b.n	8015a30 <_malloc_r+0x24c>
 8015c44:	68b4      	ldr	r4, [r6, #8]
 8015c46:	f047 0301 	orr.w	r3, r7, #1
 8015c4a:	4427      	add	r7, r4
 8015c4c:	f042 0201 	orr.w	r2, r2, #1
 8015c50:	6063      	str	r3, [r4, #4]
 8015c52:	60b7      	str	r7, [r6, #8]
 8015c54:	607a      	str	r2, [r7, #4]
 8015c56:	e5f6      	b.n	8015846 <_malloc_r+0x62>
 8015c58:	20001c3c 	.word	0x20001c3c

08015c5c <memcmp>:
 8015c5c:	b510      	push	{r4, lr}
 8015c5e:	3901      	subs	r1, #1
 8015c60:	4402      	add	r2, r0
 8015c62:	4290      	cmp	r0, r2
 8015c64:	d101      	bne.n	8015c6a <memcmp+0xe>
 8015c66:	2000      	movs	r0, #0
 8015c68:	e005      	b.n	8015c76 <memcmp+0x1a>
 8015c6a:	7803      	ldrb	r3, [r0, #0]
 8015c6c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8015c70:	42a3      	cmp	r3, r4
 8015c72:	d001      	beq.n	8015c78 <memcmp+0x1c>
 8015c74:	1b18      	subs	r0, r3, r4
 8015c76:	bd10      	pop	{r4, pc}
 8015c78:	3001      	adds	r0, #1
 8015c7a:	e7f2      	b.n	8015c62 <memcmp+0x6>

08015c7c <memcpy>:
 8015c7c:	440a      	add	r2, r1
 8015c7e:	4291      	cmp	r1, r2
 8015c80:	f100 33ff 	add.w	r3, r0, #4294967295
 8015c84:	d100      	bne.n	8015c88 <memcpy+0xc>
 8015c86:	4770      	bx	lr
 8015c88:	b510      	push	{r4, lr}
 8015c8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015c8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015c92:	4291      	cmp	r1, r2
 8015c94:	d1f9      	bne.n	8015c8a <memcpy+0xe>
 8015c96:	bd10      	pop	{r4, pc}

08015c98 <memmove>:
 8015c98:	4288      	cmp	r0, r1
 8015c9a:	b510      	push	{r4, lr}
 8015c9c:	eb01 0402 	add.w	r4, r1, r2
 8015ca0:	d902      	bls.n	8015ca8 <memmove+0x10>
 8015ca2:	4284      	cmp	r4, r0
 8015ca4:	4623      	mov	r3, r4
 8015ca6:	d807      	bhi.n	8015cb8 <memmove+0x20>
 8015ca8:	1e43      	subs	r3, r0, #1
 8015caa:	42a1      	cmp	r1, r4
 8015cac:	d008      	beq.n	8015cc0 <memmove+0x28>
 8015cae:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015cb2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015cb6:	e7f8      	b.n	8015caa <memmove+0x12>
 8015cb8:	4402      	add	r2, r0
 8015cba:	4601      	mov	r1, r0
 8015cbc:	428a      	cmp	r2, r1
 8015cbe:	d100      	bne.n	8015cc2 <memmove+0x2a>
 8015cc0:	bd10      	pop	{r4, pc}
 8015cc2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015cc6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015cca:	e7f7      	b.n	8015cbc <memmove+0x24>

08015ccc <memset>:
 8015ccc:	4402      	add	r2, r0
 8015cce:	4603      	mov	r3, r0
 8015cd0:	4293      	cmp	r3, r2
 8015cd2:	d100      	bne.n	8015cd6 <memset+0xa>
 8015cd4:	4770      	bx	lr
 8015cd6:	f803 1b01 	strb.w	r1, [r3], #1
 8015cda:	e7f9      	b.n	8015cd0 <memset+0x4>

08015cdc <__malloc_lock>:
 8015cdc:	4801      	ldr	r0, [pc, #4]	; (8015ce4 <__malloc_lock+0x8>)
 8015cde:	f7ff bd7f 	b.w	80157e0 <__retarget_lock_acquire_recursive>
 8015ce2:	bf00      	nop
 8015ce4:	20001c39 	.word	0x20001c39

08015ce8 <__malloc_unlock>:
 8015ce8:	4801      	ldr	r0, [pc, #4]	; (8015cf0 <__malloc_unlock+0x8>)
 8015cea:	f7ff bd7a 	b.w	80157e2 <__retarget_lock_release_recursive>
 8015cee:	bf00      	nop
 8015cf0:	20001c39 	.word	0x20001c39

08015cf4 <printf>:
 8015cf4:	b40f      	push	{r0, r1, r2, r3}
 8015cf6:	b507      	push	{r0, r1, r2, lr}
 8015cf8:	4906      	ldr	r1, [pc, #24]	; (8015d14 <printf+0x20>)
 8015cfa:	ab04      	add	r3, sp, #16
 8015cfc:	6808      	ldr	r0, [r1, #0]
 8015cfe:	f853 2b04 	ldr.w	r2, [r3], #4
 8015d02:	6881      	ldr	r1, [r0, #8]
 8015d04:	9301      	str	r3, [sp, #4]
 8015d06:	f002 f9ef 	bl	80180e8 <_vfprintf_r>
 8015d0a:	b003      	add	sp, #12
 8015d0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8015d10:	b004      	add	sp, #16
 8015d12:	4770      	bx	lr
 8015d14:	20000050 	.word	0x20000050

08015d18 <_puts_r>:
 8015d18:	b530      	push	{r4, r5, lr}
 8015d1a:	4605      	mov	r5, r0
 8015d1c:	b089      	sub	sp, #36	; 0x24
 8015d1e:	4608      	mov	r0, r1
 8015d20:	460c      	mov	r4, r1
 8015d22:	f7ea faa5 	bl	8000270 <strlen>
 8015d26:	4b1e      	ldr	r3, [pc, #120]	; (8015da0 <_puts_r+0x88>)
 8015d28:	9306      	str	r3, [sp, #24]
 8015d2a:	2301      	movs	r3, #1
 8015d2c:	e9cd 4004 	strd	r4, r0, [sp, #16]
 8015d30:	9307      	str	r3, [sp, #28]
 8015d32:	4418      	add	r0, r3
 8015d34:	ab04      	add	r3, sp, #16
 8015d36:	9301      	str	r3, [sp, #4]
 8015d38:	2302      	movs	r3, #2
 8015d3a:	9302      	str	r3, [sp, #8]
 8015d3c:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8015d3e:	68ac      	ldr	r4, [r5, #8]
 8015d40:	9003      	str	r0, [sp, #12]
 8015d42:	b913      	cbnz	r3, 8015d4a <_puts_r+0x32>
 8015d44:	4628      	mov	r0, r5
 8015d46:	f004 fc67 	bl	801a618 <__sinit>
 8015d4a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015d4c:	07db      	lsls	r3, r3, #31
 8015d4e:	d405      	bmi.n	8015d5c <_puts_r+0x44>
 8015d50:	89a3      	ldrh	r3, [r4, #12]
 8015d52:	0598      	lsls	r0, r3, #22
 8015d54:	d402      	bmi.n	8015d5c <_puts_r+0x44>
 8015d56:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015d58:	f7ff fd42 	bl	80157e0 <__retarget_lock_acquire_recursive>
 8015d5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015d60:	0499      	lsls	r1, r3, #18
 8015d62:	d406      	bmi.n	8015d72 <_puts_r+0x5a>
 8015d64:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8015d68:	81a3      	strh	r3, [r4, #12]
 8015d6a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015d6c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8015d70:	6663      	str	r3, [r4, #100]	; 0x64
 8015d72:	4628      	mov	r0, r5
 8015d74:	aa01      	add	r2, sp, #4
 8015d76:	4621      	mov	r1, r4
 8015d78:	f7ff fbc2 	bl	8015500 <__sfvwrite_r>
 8015d7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015d7e:	2800      	cmp	r0, #0
 8015d80:	bf14      	ite	ne
 8015d82:	f04f 35ff 	movne.w	r5, #4294967295
 8015d86:	250a      	moveq	r5, #10
 8015d88:	07da      	lsls	r2, r3, #31
 8015d8a:	d405      	bmi.n	8015d98 <_puts_r+0x80>
 8015d8c:	89a3      	ldrh	r3, [r4, #12]
 8015d8e:	059b      	lsls	r3, r3, #22
 8015d90:	d402      	bmi.n	8015d98 <_puts_r+0x80>
 8015d92:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015d94:	f7ff fd25 	bl	80157e2 <__retarget_lock_release_recursive>
 8015d98:	4628      	mov	r0, r5
 8015d9a:	b009      	add	sp, #36	; 0x24
 8015d9c:	bd30      	pop	{r4, r5, pc}
 8015d9e:	bf00      	nop
 8015da0:	080251a1 	.word	0x080251a1

08015da4 <puts>:
 8015da4:	4b02      	ldr	r3, [pc, #8]	; (8015db0 <puts+0xc>)
 8015da6:	4601      	mov	r1, r0
 8015da8:	6818      	ldr	r0, [r3, #0]
 8015daa:	f7ff bfb5 	b.w	8015d18 <_puts_r>
 8015dae:	bf00      	nop
 8015db0:	20000050 	.word	0x20000050

08015db4 <_realloc_r>:
 8015db4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015db8:	4681      	mov	r9, r0
 8015dba:	460c      	mov	r4, r1
 8015dbc:	b929      	cbnz	r1, 8015dca <_realloc_r+0x16>
 8015dbe:	4611      	mov	r1, r2
 8015dc0:	b003      	add	sp, #12
 8015dc2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015dc6:	f7ff bd0d 	b.w	80157e4 <_malloc_r>
 8015dca:	9201      	str	r2, [sp, #4]
 8015dcc:	f7ff ff86 	bl	8015cdc <__malloc_lock>
 8015dd0:	9a01      	ldr	r2, [sp, #4]
 8015dd2:	f102 080b 	add.w	r8, r2, #11
 8015dd6:	f1b8 0f16 	cmp.w	r8, #22
 8015dda:	d90b      	bls.n	8015df4 <_realloc_r+0x40>
 8015ddc:	f038 0807 	bics.w	r8, r8, #7
 8015de0:	d50a      	bpl.n	8015df8 <_realloc_r+0x44>
 8015de2:	230c      	movs	r3, #12
 8015de4:	f8c9 3000 	str.w	r3, [r9]
 8015de8:	f04f 0b00 	mov.w	fp, #0
 8015dec:	4658      	mov	r0, fp
 8015dee:	b003      	add	sp, #12
 8015df0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015df4:	f04f 0810 	mov.w	r8, #16
 8015df8:	4590      	cmp	r8, r2
 8015dfa:	d3f2      	bcc.n	8015de2 <_realloc_r+0x2e>
 8015dfc:	f854 5c04 	ldr.w	r5, [r4, #-4]
 8015e00:	f025 0603 	bic.w	r6, r5, #3
 8015e04:	45b0      	cmp	r8, r6
 8015e06:	f1a4 0a08 	sub.w	sl, r4, #8
 8015e0a:	f340 816e 	ble.w	80160ea <_realloc_r+0x336>
 8015e0e:	499b      	ldr	r1, [pc, #620]	; (801607c <_realloc_r+0x2c8>)
 8015e10:	f8d1 c008 	ldr.w	ip, [r1, #8]
 8015e14:	eb0a 0306 	add.w	r3, sl, r6
 8015e18:	459c      	cmp	ip, r3
 8015e1a:	6859      	ldr	r1, [r3, #4]
 8015e1c:	d005      	beq.n	8015e2a <_realloc_r+0x76>
 8015e1e:	f021 0001 	bic.w	r0, r1, #1
 8015e22:	4418      	add	r0, r3
 8015e24:	6840      	ldr	r0, [r0, #4]
 8015e26:	07c7      	lsls	r7, r0, #31
 8015e28:	d427      	bmi.n	8015e7a <_realloc_r+0xc6>
 8015e2a:	f021 0103 	bic.w	r1, r1, #3
 8015e2e:	459c      	cmp	ip, r3
 8015e30:	eb06 0701 	add.w	r7, r6, r1
 8015e34:	d119      	bne.n	8015e6a <_realloc_r+0xb6>
 8015e36:	f108 0010 	add.w	r0, r8, #16
 8015e3a:	42b8      	cmp	r0, r7
 8015e3c:	dc1f      	bgt.n	8015e7e <_realloc_r+0xca>
 8015e3e:	eb0a 0308 	add.w	r3, sl, r8
 8015e42:	4a8e      	ldr	r2, [pc, #568]	; (801607c <_realloc_r+0x2c8>)
 8015e44:	eba7 0708 	sub.w	r7, r7, r8
 8015e48:	f047 0701 	orr.w	r7, r7, #1
 8015e4c:	6093      	str	r3, [r2, #8]
 8015e4e:	605f      	str	r7, [r3, #4]
 8015e50:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8015e54:	f003 0301 	and.w	r3, r3, #1
 8015e58:	ea43 0308 	orr.w	r3, r3, r8
 8015e5c:	f844 3c04 	str.w	r3, [r4, #-4]
 8015e60:	4648      	mov	r0, r9
 8015e62:	f7ff ff41 	bl	8015ce8 <__malloc_unlock>
 8015e66:	46a3      	mov	fp, r4
 8015e68:	e7c0      	b.n	8015dec <_realloc_r+0x38>
 8015e6a:	45b8      	cmp	r8, r7
 8015e6c:	dc07      	bgt.n	8015e7e <_realloc_r+0xca>
 8015e6e:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8015e72:	60da      	str	r2, [r3, #12]
 8015e74:	6093      	str	r3, [r2, #8]
 8015e76:	4655      	mov	r5, sl
 8015e78:	e07f      	b.n	8015f7a <_realloc_r+0x1c6>
 8015e7a:	2100      	movs	r1, #0
 8015e7c:	460b      	mov	r3, r1
 8015e7e:	07e8      	lsls	r0, r5, #31
 8015e80:	f100 80e5 	bmi.w	801604e <_realloc_r+0x29a>
 8015e84:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8015e88:	ebaa 0505 	sub.w	r5, sl, r5
 8015e8c:	6868      	ldr	r0, [r5, #4]
 8015e8e:	f020 0003 	bic.w	r0, r0, #3
 8015e92:	eb00 0b06 	add.w	fp, r0, r6
 8015e96:	2b00      	cmp	r3, #0
 8015e98:	f000 80a5 	beq.w	8015fe6 <_realloc_r+0x232>
 8015e9c:	459c      	cmp	ip, r3
 8015e9e:	eb01 070b 	add.w	r7, r1, fp
 8015ea2:	d14a      	bne.n	8015f3a <_realloc_r+0x186>
 8015ea4:	f108 0310 	add.w	r3, r8, #16
 8015ea8:	42bb      	cmp	r3, r7
 8015eaa:	f300 809c 	bgt.w	8015fe6 <_realloc_r+0x232>
 8015eae:	46ab      	mov	fp, r5
 8015eb0:	68eb      	ldr	r3, [r5, #12]
 8015eb2:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 8015eb6:	60d3      	str	r3, [r2, #12]
 8015eb8:	609a      	str	r2, [r3, #8]
 8015eba:	1f32      	subs	r2, r6, #4
 8015ebc:	2a24      	cmp	r2, #36	; 0x24
 8015ebe:	d837      	bhi.n	8015f30 <_realloc_r+0x17c>
 8015ec0:	2a13      	cmp	r2, #19
 8015ec2:	d933      	bls.n	8015f2c <_realloc_r+0x178>
 8015ec4:	6823      	ldr	r3, [r4, #0]
 8015ec6:	60ab      	str	r3, [r5, #8]
 8015ec8:	6863      	ldr	r3, [r4, #4]
 8015eca:	60eb      	str	r3, [r5, #12]
 8015ecc:	2a1b      	cmp	r2, #27
 8015ece:	d81b      	bhi.n	8015f08 <_realloc_r+0x154>
 8015ed0:	3408      	adds	r4, #8
 8015ed2:	f105 0310 	add.w	r3, r5, #16
 8015ed6:	6822      	ldr	r2, [r4, #0]
 8015ed8:	601a      	str	r2, [r3, #0]
 8015eda:	6862      	ldr	r2, [r4, #4]
 8015edc:	605a      	str	r2, [r3, #4]
 8015ede:	68a2      	ldr	r2, [r4, #8]
 8015ee0:	609a      	str	r2, [r3, #8]
 8015ee2:	eb05 0308 	add.w	r3, r5, r8
 8015ee6:	4a65      	ldr	r2, [pc, #404]	; (801607c <_realloc_r+0x2c8>)
 8015ee8:	eba7 0708 	sub.w	r7, r7, r8
 8015eec:	f047 0701 	orr.w	r7, r7, #1
 8015ef0:	6093      	str	r3, [r2, #8]
 8015ef2:	605f      	str	r7, [r3, #4]
 8015ef4:	686b      	ldr	r3, [r5, #4]
 8015ef6:	f003 0301 	and.w	r3, r3, #1
 8015efa:	ea43 0308 	orr.w	r3, r3, r8
 8015efe:	606b      	str	r3, [r5, #4]
 8015f00:	4648      	mov	r0, r9
 8015f02:	f7ff fef1 	bl	8015ce8 <__malloc_unlock>
 8015f06:	e771      	b.n	8015dec <_realloc_r+0x38>
 8015f08:	68a3      	ldr	r3, [r4, #8]
 8015f0a:	612b      	str	r3, [r5, #16]
 8015f0c:	68e3      	ldr	r3, [r4, #12]
 8015f0e:	616b      	str	r3, [r5, #20]
 8015f10:	2a24      	cmp	r2, #36	; 0x24
 8015f12:	bf01      	itttt	eq
 8015f14:	6923      	ldreq	r3, [r4, #16]
 8015f16:	61ab      	streq	r3, [r5, #24]
 8015f18:	6962      	ldreq	r2, [r4, #20]
 8015f1a:	61ea      	streq	r2, [r5, #28]
 8015f1c:	bf19      	ittee	ne
 8015f1e:	3410      	addne	r4, #16
 8015f20:	f105 0318 	addne.w	r3, r5, #24
 8015f24:	f105 0320 	addeq.w	r3, r5, #32
 8015f28:	3418      	addeq	r4, #24
 8015f2a:	e7d4      	b.n	8015ed6 <_realloc_r+0x122>
 8015f2c:	465b      	mov	r3, fp
 8015f2e:	e7d2      	b.n	8015ed6 <_realloc_r+0x122>
 8015f30:	4621      	mov	r1, r4
 8015f32:	4658      	mov	r0, fp
 8015f34:	f7ff feb0 	bl	8015c98 <memmove>
 8015f38:	e7d3      	b.n	8015ee2 <_realloc_r+0x12e>
 8015f3a:	45b8      	cmp	r8, r7
 8015f3c:	dc53      	bgt.n	8015fe6 <_realloc_r+0x232>
 8015f3e:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8015f42:	4628      	mov	r0, r5
 8015f44:	60da      	str	r2, [r3, #12]
 8015f46:	6093      	str	r3, [r2, #8]
 8015f48:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8015f4c:	68eb      	ldr	r3, [r5, #12]
 8015f4e:	60d3      	str	r3, [r2, #12]
 8015f50:	609a      	str	r2, [r3, #8]
 8015f52:	1f32      	subs	r2, r6, #4
 8015f54:	2a24      	cmp	r2, #36	; 0x24
 8015f56:	d842      	bhi.n	8015fde <_realloc_r+0x22a>
 8015f58:	2a13      	cmp	r2, #19
 8015f5a:	d908      	bls.n	8015f6e <_realloc_r+0x1ba>
 8015f5c:	6823      	ldr	r3, [r4, #0]
 8015f5e:	60ab      	str	r3, [r5, #8]
 8015f60:	6863      	ldr	r3, [r4, #4]
 8015f62:	60eb      	str	r3, [r5, #12]
 8015f64:	2a1b      	cmp	r2, #27
 8015f66:	d828      	bhi.n	8015fba <_realloc_r+0x206>
 8015f68:	3408      	adds	r4, #8
 8015f6a:	f105 0010 	add.w	r0, r5, #16
 8015f6e:	6823      	ldr	r3, [r4, #0]
 8015f70:	6003      	str	r3, [r0, #0]
 8015f72:	6863      	ldr	r3, [r4, #4]
 8015f74:	6043      	str	r3, [r0, #4]
 8015f76:	68a3      	ldr	r3, [r4, #8]
 8015f78:	6083      	str	r3, [r0, #8]
 8015f7a:	686b      	ldr	r3, [r5, #4]
 8015f7c:	eba7 0008 	sub.w	r0, r7, r8
 8015f80:	280f      	cmp	r0, #15
 8015f82:	f003 0301 	and.w	r3, r3, #1
 8015f86:	eb05 0207 	add.w	r2, r5, r7
 8015f8a:	f240 80b0 	bls.w	80160ee <_realloc_r+0x33a>
 8015f8e:	eb05 0108 	add.w	r1, r5, r8
 8015f92:	ea48 0303 	orr.w	r3, r8, r3
 8015f96:	f040 0001 	orr.w	r0, r0, #1
 8015f9a:	606b      	str	r3, [r5, #4]
 8015f9c:	6048      	str	r0, [r1, #4]
 8015f9e:	6853      	ldr	r3, [r2, #4]
 8015fa0:	f043 0301 	orr.w	r3, r3, #1
 8015fa4:	6053      	str	r3, [r2, #4]
 8015fa6:	3108      	adds	r1, #8
 8015fa8:	4648      	mov	r0, r9
 8015faa:	f004 fc31 	bl	801a810 <_free_r>
 8015fae:	4648      	mov	r0, r9
 8015fb0:	f7ff fe9a 	bl	8015ce8 <__malloc_unlock>
 8015fb4:	f105 0b08 	add.w	fp, r5, #8
 8015fb8:	e718      	b.n	8015dec <_realloc_r+0x38>
 8015fba:	68a3      	ldr	r3, [r4, #8]
 8015fbc:	612b      	str	r3, [r5, #16]
 8015fbe:	68e3      	ldr	r3, [r4, #12]
 8015fc0:	616b      	str	r3, [r5, #20]
 8015fc2:	2a24      	cmp	r2, #36	; 0x24
 8015fc4:	bf01      	itttt	eq
 8015fc6:	6923      	ldreq	r3, [r4, #16]
 8015fc8:	61ab      	streq	r3, [r5, #24]
 8015fca:	6963      	ldreq	r3, [r4, #20]
 8015fcc:	61eb      	streq	r3, [r5, #28]
 8015fce:	bf19      	ittee	ne
 8015fd0:	3410      	addne	r4, #16
 8015fd2:	f105 0018 	addne.w	r0, r5, #24
 8015fd6:	f105 0020 	addeq.w	r0, r5, #32
 8015fda:	3418      	addeq	r4, #24
 8015fdc:	e7c7      	b.n	8015f6e <_realloc_r+0x1ba>
 8015fde:	4621      	mov	r1, r4
 8015fe0:	f7ff fe5a 	bl	8015c98 <memmove>
 8015fe4:	e7c9      	b.n	8015f7a <_realloc_r+0x1c6>
 8015fe6:	45d8      	cmp	r8, fp
 8015fe8:	dc31      	bgt.n	801604e <_realloc_r+0x29a>
 8015fea:	4628      	mov	r0, r5
 8015fec:	68eb      	ldr	r3, [r5, #12]
 8015fee:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8015ff2:	60d3      	str	r3, [r2, #12]
 8015ff4:	609a      	str	r2, [r3, #8]
 8015ff6:	1f32      	subs	r2, r6, #4
 8015ff8:	2a24      	cmp	r2, #36	; 0x24
 8015ffa:	d824      	bhi.n	8016046 <_realloc_r+0x292>
 8015ffc:	2a13      	cmp	r2, #19
 8015ffe:	d908      	bls.n	8016012 <_realloc_r+0x25e>
 8016000:	6823      	ldr	r3, [r4, #0]
 8016002:	60ab      	str	r3, [r5, #8]
 8016004:	6863      	ldr	r3, [r4, #4]
 8016006:	60eb      	str	r3, [r5, #12]
 8016008:	2a1b      	cmp	r2, #27
 801600a:	d80a      	bhi.n	8016022 <_realloc_r+0x26e>
 801600c:	3408      	adds	r4, #8
 801600e:	f105 0010 	add.w	r0, r5, #16
 8016012:	6823      	ldr	r3, [r4, #0]
 8016014:	6003      	str	r3, [r0, #0]
 8016016:	6863      	ldr	r3, [r4, #4]
 8016018:	6043      	str	r3, [r0, #4]
 801601a:	68a3      	ldr	r3, [r4, #8]
 801601c:	6083      	str	r3, [r0, #8]
 801601e:	465f      	mov	r7, fp
 8016020:	e7ab      	b.n	8015f7a <_realloc_r+0x1c6>
 8016022:	68a3      	ldr	r3, [r4, #8]
 8016024:	612b      	str	r3, [r5, #16]
 8016026:	68e3      	ldr	r3, [r4, #12]
 8016028:	616b      	str	r3, [r5, #20]
 801602a:	2a24      	cmp	r2, #36	; 0x24
 801602c:	bf01      	itttt	eq
 801602e:	6923      	ldreq	r3, [r4, #16]
 8016030:	61ab      	streq	r3, [r5, #24]
 8016032:	6963      	ldreq	r3, [r4, #20]
 8016034:	61eb      	streq	r3, [r5, #28]
 8016036:	bf19      	ittee	ne
 8016038:	3410      	addne	r4, #16
 801603a:	f105 0018 	addne.w	r0, r5, #24
 801603e:	f105 0020 	addeq.w	r0, r5, #32
 8016042:	3418      	addeq	r4, #24
 8016044:	e7e5      	b.n	8016012 <_realloc_r+0x25e>
 8016046:	4621      	mov	r1, r4
 8016048:	f7ff fe26 	bl	8015c98 <memmove>
 801604c:	e7e7      	b.n	801601e <_realloc_r+0x26a>
 801604e:	4611      	mov	r1, r2
 8016050:	4648      	mov	r0, r9
 8016052:	f7ff fbc7 	bl	80157e4 <_malloc_r>
 8016056:	4683      	mov	fp, r0
 8016058:	2800      	cmp	r0, #0
 801605a:	f43f af51 	beq.w	8015f00 <_realloc_r+0x14c>
 801605e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8016062:	f023 0301 	bic.w	r3, r3, #1
 8016066:	4453      	add	r3, sl
 8016068:	f1a0 0208 	sub.w	r2, r0, #8
 801606c:	4293      	cmp	r3, r2
 801606e:	d107      	bne.n	8016080 <_realloc_r+0x2cc>
 8016070:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8016074:	f027 0703 	bic.w	r7, r7, #3
 8016078:	4437      	add	r7, r6
 801607a:	e6fc      	b.n	8015e76 <_realloc_r+0xc2>
 801607c:	20000480 	.word	0x20000480
 8016080:	1f32      	subs	r2, r6, #4
 8016082:	2a24      	cmp	r2, #36	; 0x24
 8016084:	d82d      	bhi.n	80160e2 <_realloc_r+0x32e>
 8016086:	2a13      	cmp	r2, #19
 8016088:	d928      	bls.n	80160dc <_realloc_r+0x328>
 801608a:	6823      	ldr	r3, [r4, #0]
 801608c:	6003      	str	r3, [r0, #0]
 801608e:	6863      	ldr	r3, [r4, #4]
 8016090:	6043      	str	r3, [r0, #4]
 8016092:	2a1b      	cmp	r2, #27
 8016094:	d80e      	bhi.n	80160b4 <_realloc_r+0x300>
 8016096:	f104 0208 	add.w	r2, r4, #8
 801609a:	f100 0308 	add.w	r3, r0, #8
 801609e:	6811      	ldr	r1, [r2, #0]
 80160a0:	6019      	str	r1, [r3, #0]
 80160a2:	6851      	ldr	r1, [r2, #4]
 80160a4:	6059      	str	r1, [r3, #4]
 80160a6:	6892      	ldr	r2, [r2, #8]
 80160a8:	609a      	str	r2, [r3, #8]
 80160aa:	4621      	mov	r1, r4
 80160ac:	4648      	mov	r0, r9
 80160ae:	f004 fbaf 	bl	801a810 <_free_r>
 80160b2:	e725      	b.n	8015f00 <_realloc_r+0x14c>
 80160b4:	68a3      	ldr	r3, [r4, #8]
 80160b6:	6083      	str	r3, [r0, #8]
 80160b8:	68e3      	ldr	r3, [r4, #12]
 80160ba:	60c3      	str	r3, [r0, #12]
 80160bc:	2a24      	cmp	r2, #36	; 0x24
 80160be:	bf01      	itttt	eq
 80160c0:	6923      	ldreq	r3, [r4, #16]
 80160c2:	6103      	streq	r3, [r0, #16]
 80160c4:	6961      	ldreq	r1, [r4, #20]
 80160c6:	6141      	streq	r1, [r0, #20]
 80160c8:	bf19      	ittee	ne
 80160ca:	f104 0210 	addne.w	r2, r4, #16
 80160ce:	f100 0310 	addne.w	r3, r0, #16
 80160d2:	f104 0218 	addeq.w	r2, r4, #24
 80160d6:	f100 0318 	addeq.w	r3, r0, #24
 80160da:	e7e0      	b.n	801609e <_realloc_r+0x2ea>
 80160dc:	4603      	mov	r3, r0
 80160de:	4622      	mov	r2, r4
 80160e0:	e7dd      	b.n	801609e <_realloc_r+0x2ea>
 80160e2:	4621      	mov	r1, r4
 80160e4:	f7ff fdd8 	bl	8015c98 <memmove>
 80160e8:	e7df      	b.n	80160aa <_realloc_r+0x2f6>
 80160ea:	4637      	mov	r7, r6
 80160ec:	e6c3      	b.n	8015e76 <_realloc_r+0xc2>
 80160ee:	431f      	orrs	r7, r3
 80160f0:	606f      	str	r7, [r5, #4]
 80160f2:	6853      	ldr	r3, [r2, #4]
 80160f4:	f043 0301 	orr.w	r3, r3, #1
 80160f8:	6053      	str	r3, [r2, #4]
 80160fa:	e758      	b.n	8015fae <_realloc_r+0x1fa>

080160fc <_sbrk_r>:
 80160fc:	b538      	push	{r3, r4, r5, lr}
 80160fe:	4d06      	ldr	r5, [pc, #24]	; (8016118 <_sbrk_r+0x1c>)
 8016100:	2300      	movs	r3, #0
 8016102:	4604      	mov	r4, r0
 8016104:	4608      	mov	r0, r1
 8016106:	602b      	str	r3, [r5, #0]
 8016108:	f7ec fe8e 	bl	8002e28 <_sbrk>
 801610c:	1c43      	adds	r3, r0, #1
 801610e:	d102      	bne.n	8016116 <_sbrk_r+0x1a>
 8016110:	682b      	ldr	r3, [r5, #0]
 8016112:	b103      	cbz	r3, 8016116 <_sbrk_r+0x1a>
 8016114:	6023      	str	r3, [r4, #0]
 8016116:	bd38      	pop	{r3, r4, r5, pc}
 8016118:	20001c70 	.word	0x20001c70

0801611c <setvbuf>:
 801611c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8016120:	461d      	mov	r5, r3
 8016122:	4b58      	ldr	r3, [pc, #352]	; (8016284 <setvbuf+0x168>)
 8016124:	681f      	ldr	r7, [r3, #0]
 8016126:	4604      	mov	r4, r0
 8016128:	460e      	mov	r6, r1
 801612a:	4690      	mov	r8, r2
 801612c:	b127      	cbz	r7, 8016138 <setvbuf+0x1c>
 801612e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8016130:	b913      	cbnz	r3, 8016138 <setvbuf+0x1c>
 8016132:	4638      	mov	r0, r7
 8016134:	f004 fa70 	bl	801a618 <__sinit>
 8016138:	f1b8 0f02 	cmp.w	r8, #2
 801613c:	d006      	beq.n	801614c <setvbuf+0x30>
 801613e:	f1b8 0f01 	cmp.w	r8, #1
 8016142:	f200 809a 	bhi.w	801627a <setvbuf+0x15e>
 8016146:	2d00      	cmp	r5, #0
 8016148:	f2c0 8097 	blt.w	801627a <setvbuf+0x15e>
 801614c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801614e:	07db      	lsls	r3, r3, #31
 8016150:	d405      	bmi.n	801615e <setvbuf+0x42>
 8016152:	89a3      	ldrh	r3, [r4, #12]
 8016154:	0598      	lsls	r0, r3, #22
 8016156:	d402      	bmi.n	801615e <setvbuf+0x42>
 8016158:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801615a:	f7ff fb41 	bl	80157e0 <__retarget_lock_acquire_recursive>
 801615e:	4621      	mov	r1, r4
 8016160:	4638      	mov	r0, r7
 8016162:	f004 f9ed 	bl	801a540 <_fflush_r>
 8016166:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8016168:	b141      	cbz	r1, 801617c <setvbuf+0x60>
 801616a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 801616e:	4299      	cmp	r1, r3
 8016170:	d002      	beq.n	8016178 <setvbuf+0x5c>
 8016172:	4638      	mov	r0, r7
 8016174:	f004 fb4c 	bl	801a810 <_free_r>
 8016178:	2300      	movs	r3, #0
 801617a:	6323      	str	r3, [r4, #48]	; 0x30
 801617c:	2300      	movs	r3, #0
 801617e:	61a3      	str	r3, [r4, #24]
 8016180:	6063      	str	r3, [r4, #4]
 8016182:	89a3      	ldrh	r3, [r4, #12]
 8016184:	0619      	lsls	r1, r3, #24
 8016186:	d503      	bpl.n	8016190 <setvbuf+0x74>
 8016188:	6921      	ldr	r1, [r4, #16]
 801618a:	4638      	mov	r0, r7
 801618c:	f004 fb40 	bl	801a810 <_free_r>
 8016190:	89a3      	ldrh	r3, [r4, #12]
 8016192:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8016196:	f023 0303 	bic.w	r3, r3, #3
 801619a:	f1b8 0f02 	cmp.w	r8, #2
 801619e:	81a3      	strh	r3, [r4, #12]
 80161a0:	d067      	beq.n	8016272 <setvbuf+0x156>
 80161a2:	ab01      	add	r3, sp, #4
 80161a4:	466a      	mov	r2, sp
 80161a6:	4621      	mov	r1, r4
 80161a8:	4638      	mov	r0, r7
 80161aa:	f004 fc1b 	bl	801a9e4 <__swhatbuf_r>
 80161ae:	89a3      	ldrh	r3, [r4, #12]
 80161b0:	4318      	orrs	r0, r3
 80161b2:	81a0      	strh	r0, [r4, #12]
 80161b4:	bb35      	cbnz	r5, 8016204 <setvbuf+0xe8>
 80161b6:	9d00      	ldr	r5, [sp, #0]
 80161b8:	4628      	mov	r0, r5
 80161ba:	f004 fc7f 	bl	801aabc <malloc>
 80161be:	4606      	mov	r6, r0
 80161c0:	2800      	cmp	r0, #0
 80161c2:	d151      	bne.n	8016268 <setvbuf+0x14c>
 80161c4:	f8dd 9000 	ldr.w	r9, [sp]
 80161c8:	45a9      	cmp	r9, r5
 80161ca:	d146      	bne.n	801625a <setvbuf+0x13e>
 80161cc:	f04f 35ff 	mov.w	r5, #4294967295
 80161d0:	2200      	movs	r2, #0
 80161d2:	60a2      	str	r2, [r4, #8]
 80161d4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80161d8:	6022      	str	r2, [r4, #0]
 80161da:	6122      	str	r2, [r4, #16]
 80161dc:	2201      	movs	r2, #1
 80161de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80161e2:	6162      	str	r2, [r4, #20]
 80161e4:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80161e6:	f043 0302 	orr.w	r3, r3, #2
 80161ea:	07d2      	lsls	r2, r2, #31
 80161ec:	81a3      	strh	r3, [r4, #12]
 80161ee:	d405      	bmi.n	80161fc <setvbuf+0xe0>
 80161f0:	f413 7f00 	tst.w	r3, #512	; 0x200
 80161f4:	d102      	bne.n	80161fc <setvbuf+0xe0>
 80161f6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80161f8:	f7ff faf3 	bl	80157e2 <__retarget_lock_release_recursive>
 80161fc:	4628      	mov	r0, r5
 80161fe:	b003      	add	sp, #12
 8016200:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8016204:	2e00      	cmp	r6, #0
 8016206:	d0d7      	beq.n	80161b8 <setvbuf+0x9c>
 8016208:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801620a:	b913      	cbnz	r3, 8016212 <setvbuf+0xf6>
 801620c:	4638      	mov	r0, r7
 801620e:	f004 fa03 	bl	801a618 <__sinit>
 8016212:	9b00      	ldr	r3, [sp, #0]
 8016214:	6026      	str	r6, [r4, #0]
 8016216:	42ab      	cmp	r3, r5
 8016218:	bf1e      	ittt	ne
 801621a:	89a3      	ldrhne	r3, [r4, #12]
 801621c:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8016220:	81a3      	strhne	r3, [r4, #12]
 8016222:	f1b8 0f01 	cmp.w	r8, #1
 8016226:	bf02      	ittt	eq
 8016228:	89a3      	ldrheq	r3, [r4, #12]
 801622a:	f043 0301 	orreq.w	r3, r3, #1
 801622e:	81a3      	strheq	r3, [r4, #12]
 8016230:	89a2      	ldrh	r2, [r4, #12]
 8016232:	f012 0308 	ands.w	r3, r2, #8
 8016236:	e9c4 6504 	strd	r6, r5, [r4, #16]
 801623a:	d01c      	beq.n	8016276 <setvbuf+0x15a>
 801623c:	07d3      	lsls	r3, r2, #31
 801623e:	bf41      	itttt	mi
 8016240:	2300      	movmi	r3, #0
 8016242:	426d      	negmi	r5, r5
 8016244:	60a3      	strmi	r3, [r4, #8]
 8016246:	61a5      	strmi	r5, [r4, #24]
 8016248:	bf58      	it	pl
 801624a:	60a5      	strpl	r5, [r4, #8]
 801624c:	6e65      	ldr	r5, [r4, #100]	; 0x64
 801624e:	f015 0501 	ands.w	r5, r5, #1
 8016252:	d115      	bne.n	8016280 <setvbuf+0x164>
 8016254:	f412 7f00 	tst.w	r2, #512	; 0x200
 8016258:	e7cc      	b.n	80161f4 <setvbuf+0xd8>
 801625a:	4648      	mov	r0, r9
 801625c:	f004 fc2e 	bl	801aabc <malloc>
 8016260:	4606      	mov	r6, r0
 8016262:	2800      	cmp	r0, #0
 8016264:	d0b2      	beq.n	80161cc <setvbuf+0xb0>
 8016266:	464d      	mov	r5, r9
 8016268:	89a3      	ldrh	r3, [r4, #12]
 801626a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801626e:	81a3      	strh	r3, [r4, #12]
 8016270:	e7ca      	b.n	8016208 <setvbuf+0xec>
 8016272:	2500      	movs	r5, #0
 8016274:	e7ac      	b.n	80161d0 <setvbuf+0xb4>
 8016276:	60a3      	str	r3, [r4, #8]
 8016278:	e7e8      	b.n	801624c <setvbuf+0x130>
 801627a:	f04f 35ff 	mov.w	r5, #4294967295
 801627e:	e7bd      	b.n	80161fc <setvbuf+0xe0>
 8016280:	2500      	movs	r5, #0
 8016282:	e7bb      	b.n	80161fc <setvbuf+0xe0>
 8016284:	20000050 	.word	0x20000050

08016288 <snprintf>:
 8016288:	b40c      	push	{r2, r3}
 801628a:	b530      	push	{r4, r5, lr}
 801628c:	4b17      	ldr	r3, [pc, #92]	; (80162ec <snprintf+0x64>)
 801628e:	1e0c      	subs	r4, r1, #0
 8016290:	681d      	ldr	r5, [r3, #0]
 8016292:	b09d      	sub	sp, #116	; 0x74
 8016294:	da08      	bge.n	80162a8 <snprintf+0x20>
 8016296:	238b      	movs	r3, #139	; 0x8b
 8016298:	602b      	str	r3, [r5, #0]
 801629a:	f04f 30ff 	mov.w	r0, #4294967295
 801629e:	b01d      	add	sp, #116	; 0x74
 80162a0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80162a4:	b002      	add	sp, #8
 80162a6:	4770      	bx	lr
 80162a8:	f44f 7302 	mov.w	r3, #520	; 0x208
 80162ac:	f8ad 3014 	strh.w	r3, [sp, #20]
 80162b0:	bf14      	ite	ne
 80162b2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80162b6:	4623      	moveq	r3, r4
 80162b8:	9304      	str	r3, [sp, #16]
 80162ba:	9307      	str	r3, [sp, #28]
 80162bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80162c0:	9002      	str	r0, [sp, #8]
 80162c2:	9006      	str	r0, [sp, #24]
 80162c4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80162c8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80162ca:	ab21      	add	r3, sp, #132	; 0x84
 80162cc:	a902      	add	r1, sp, #8
 80162ce:	4628      	mov	r0, r5
 80162d0:	9301      	str	r3, [sp, #4]
 80162d2:	f000 f80d 	bl	80162f0 <_svfprintf_r>
 80162d6:	1c43      	adds	r3, r0, #1
 80162d8:	bfbc      	itt	lt
 80162da:	238b      	movlt	r3, #139	; 0x8b
 80162dc:	602b      	strlt	r3, [r5, #0]
 80162de:	2c00      	cmp	r4, #0
 80162e0:	d0dd      	beq.n	801629e <snprintf+0x16>
 80162e2:	9b02      	ldr	r3, [sp, #8]
 80162e4:	2200      	movs	r2, #0
 80162e6:	701a      	strb	r2, [r3, #0]
 80162e8:	e7d9      	b.n	801629e <snprintf+0x16>
 80162ea:	bf00      	nop
 80162ec:	20000050 	.word	0x20000050

080162f0 <_svfprintf_r>:
 80162f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80162f4:	ed2d 8b04 	vpush	{d8-d9}
 80162f8:	b0cf      	sub	sp, #316	; 0x13c
 80162fa:	4688      	mov	r8, r1
 80162fc:	4691      	mov	r9, r2
 80162fe:	461e      	mov	r6, r3
 8016300:	4682      	mov	sl, r0
 8016302:	f004 fb6b 	bl	801a9dc <_localeconv_r>
 8016306:	6803      	ldr	r3, [r0, #0]
 8016308:	9313      	str	r3, [sp, #76]	; 0x4c
 801630a:	4618      	mov	r0, r3
 801630c:	f7e9 ffb0 	bl	8000270 <strlen>
 8016310:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8016314:	900d      	str	r0, [sp, #52]	; 0x34
 8016316:	0618      	lsls	r0, r3, #24
 8016318:	d51a      	bpl.n	8016350 <_svfprintf_r+0x60>
 801631a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801631e:	b9bb      	cbnz	r3, 8016350 <_svfprintf_r+0x60>
 8016320:	2140      	movs	r1, #64	; 0x40
 8016322:	4650      	mov	r0, sl
 8016324:	f7ff fa5e 	bl	80157e4 <_malloc_r>
 8016328:	f8c8 0000 	str.w	r0, [r8]
 801632c:	f8c8 0010 	str.w	r0, [r8, #16]
 8016330:	b958      	cbnz	r0, 801634a <_svfprintf_r+0x5a>
 8016332:	230c      	movs	r3, #12
 8016334:	f8ca 3000 	str.w	r3, [sl]
 8016338:	f04f 33ff 	mov.w	r3, #4294967295
 801633c:	930c      	str	r3, [sp, #48]	; 0x30
 801633e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8016340:	b04f      	add	sp, #316	; 0x13c
 8016342:	ecbd 8b04 	vpop	{d8-d9}
 8016346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801634a:	2340      	movs	r3, #64	; 0x40
 801634c:	f8c8 3014 	str.w	r3, [r8, #20]
 8016350:	ed9f 7b93 	vldr	d7, [pc, #588]	; 80165a0 <_svfprintf_r+0x2b0>
 8016354:	2500      	movs	r5, #0
 8016356:	e9cd 5523 	strd	r5, r5, [sp, #140]	; 0x8c
 801635a:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 801635e:	e9cd 5515 	strd	r5, r5, [sp, #84]	; 0x54
 8016362:	ac25      	add	r4, sp, #148	; 0x94
 8016364:	9422      	str	r4, [sp, #136]	; 0x88
 8016366:	9505      	str	r5, [sp, #20]
 8016368:	950a      	str	r5, [sp, #40]	; 0x28
 801636a:	9512      	str	r5, [sp, #72]	; 0x48
 801636c:	9514      	str	r5, [sp, #80]	; 0x50
 801636e:	950c      	str	r5, [sp, #48]	; 0x30
 8016370:	464b      	mov	r3, r9
 8016372:	461d      	mov	r5, r3
 8016374:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016378:	b10a      	cbz	r2, 801637e <_svfprintf_r+0x8e>
 801637a:	2a25      	cmp	r2, #37	; 0x25
 801637c:	d1f9      	bne.n	8016372 <_svfprintf_r+0x82>
 801637e:	ebb5 0709 	subs.w	r7, r5, r9
 8016382:	d00d      	beq.n	80163a0 <_svfprintf_r+0xb0>
 8016384:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8016386:	443b      	add	r3, r7
 8016388:	9324      	str	r3, [sp, #144]	; 0x90
 801638a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801638c:	3301      	adds	r3, #1
 801638e:	2b07      	cmp	r3, #7
 8016390:	e9c4 9700 	strd	r9, r7, [r4]
 8016394:	9323      	str	r3, [sp, #140]	; 0x8c
 8016396:	dc79      	bgt.n	801648c <_svfprintf_r+0x19c>
 8016398:	3408      	adds	r4, #8
 801639a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801639c:	443b      	add	r3, r7
 801639e:	930c      	str	r3, [sp, #48]	; 0x30
 80163a0:	782b      	ldrb	r3, [r5, #0]
 80163a2:	2b00      	cmp	r3, #0
 80163a4:	f001 8148 	beq.w	8017638 <_svfprintf_r+0x1348>
 80163a8:	2300      	movs	r3, #0
 80163aa:	f04f 32ff 	mov.w	r2, #4294967295
 80163ae:	9204      	str	r2, [sp, #16]
 80163b0:	3501      	adds	r5, #1
 80163b2:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 80163b6:	9310      	str	r3, [sp, #64]	; 0x40
 80163b8:	469b      	mov	fp, r3
 80163ba:	270a      	movs	r7, #10
 80163bc:	222b      	movs	r2, #43	; 0x2b
 80163be:	462b      	mov	r3, r5
 80163c0:	f813 1b01 	ldrb.w	r1, [r3], #1
 80163c4:	9106      	str	r1, [sp, #24]
 80163c6:	930b      	str	r3, [sp, #44]	; 0x2c
 80163c8:	9b06      	ldr	r3, [sp, #24]
 80163ca:	3b20      	subs	r3, #32
 80163cc:	2b5a      	cmp	r3, #90	; 0x5a
 80163ce:	f200 85bf 	bhi.w	8016f50 <_svfprintf_r+0xc60>
 80163d2:	e8df f013 	tbh	[pc, r3, lsl #1]
 80163d6:	007e      	.short	0x007e
 80163d8:	05bd05bd 	.word	0x05bd05bd
 80163dc:	05bd0086 	.word	0x05bd0086
 80163e0:	05bd05bd 	.word	0x05bd05bd
 80163e4:	05bd0065 	.word	0x05bd0065
 80163e8:	008905bd 	.word	0x008905bd
 80163ec:	05bd0093 	.word	0x05bd0093
 80163f0:	00960090 	.word	0x00960090
 80163f4:	00b305bd 	.word	0x00b305bd
 80163f8:	00b600b6 	.word	0x00b600b6
 80163fc:	00b600b6 	.word	0x00b600b6
 8016400:	00b600b6 	.word	0x00b600b6
 8016404:	00b600b6 	.word	0x00b600b6
 8016408:	05bd00b6 	.word	0x05bd00b6
 801640c:	05bd05bd 	.word	0x05bd05bd
 8016410:	05bd05bd 	.word	0x05bd05bd
 8016414:	05bd05bd 	.word	0x05bd05bd
 8016418:	05bd012c 	.word	0x05bd012c
 801641c:	00fc00e9 	.word	0x00fc00e9
 8016420:	012c012c 	.word	0x012c012c
 8016424:	05bd012c 	.word	0x05bd012c
 8016428:	05bd05bd 	.word	0x05bd05bd
 801642c:	00c605bd 	.word	0x00c605bd
 8016430:	05bd05bd 	.word	0x05bd05bd
 8016434:	05bd0498 	.word	0x05bd0498
 8016438:	05bd05bd 	.word	0x05bd05bd
 801643c:	05bd04e2 	.word	0x05bd04e2
 8016440:	05bd0503 	.word	0x05bd0503
 8016444:	052505bd 	.word	0x052505bd
 8016448:	05bd05bd 	.word	0x05bd05bd
 801644c:	05bd05bd 	.word	0x05bd05bd
 8016450:	05bd05bd 	.word	0x05bd05bd
 8016454:	05bd05bd 	.word	0x05bd05bd
 8016458:	05bd012c 	.word	0x05bd012c
 801645c:	00fe00e9 	.word	0x00fe00e9
 8016460:	012c012c 	.word	0x012c012c
 8016464:	00c9012c 	.word	0x00c9012c
 8016468:	00dd00fe 	.word	0x00dd00fe
 801646c:	00d605bd 	.word	0x00d605bd
 8016470:	047305bd 	.word	0x047305bd
 8016474:	04d0049a 	.word	0x04d0049a
 8016478:	05bd00dd 	.word	0x05bd00dd
 801647c:	007c04e2 	.word	0x007c04e2
 8016480:	05bd0505 	.word	0x05bd0505
 8016484:	054405bd 	.word	0x054405bd
 8016488:	007c05bd 	.word	0x007c05bd
 801648c:	aa22      	add	r2, sp, #136	; 0x88
 801648e:	4641      	mov	r1, r8
 8016490:	4650      	mov	r0, sl
 8016492:	f004 ff37 	bl	801b304 <__ssprint_r>
 8016496:	2800      	cmp	r0, #0
 8016498:	f040 8137 	bne.w	801670a <_svfprintf_r+0x41a>
 801649c:	ac25      	add	r4, sp, #148	; 0x94
 801649e:	e77c      	b.n	801639a <_svfprintf_r+0xaa>
 80164a0:	4650      	mov	r0, sl
 80164a2:	f004 fa9b 	bl	801a9dc <_localeconv_r>
 80164a6:	6843      	ldr	r3, [r0, #4]
 80164a8:	9314      	str	r3, [sp, #80]	; 0x50
 80164aa:	4618      	mov	r0, r3
 80164ac:	f7e9 fee0 	bl	8000270 <strlen>
 80164b0:	9012      	str	r0, [sp, #72]	; 0x48
 80164b2:	4650      	mov	r0, sl
 80164b4:	f004 fa92 	bl	801a9dc <_localeconv_r>
 80164b8:	6883      	ldr	r3, [r0, #8]
 80164ba:	930a      	str	r3, [sp, #40]	; 0x28
 80164bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80164be:	222b      	movs	r2, #43	; 0x2b
 80164c0:	b12b      	cbz	r3, 80164ce <_svfprintf_r+0x1de>
 80164c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80164c4:	b11b      	cbz	r3, 80164ce <_svfprintf_r+0x1de>
 80164c6:	781b      	ldrb	r3, [r3, #0]
 80164c8:	b10b      	cbz	r3, 80164ce <_svfprintf_r+0x1de>
 80164ca:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 80164ce:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80164d0:	e775      	b.n	80163be <_svfprintf_r+0xce>
 80164d2:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 80164d6:	2b00      	cmp	r3, #0
 80164d8:	d1f9      	bne.n	80164ce <_svfprintf_r+0x1de>
 80164da:	2320      	movs	r3, #32
 80164dc:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 80164e0:	e7f5      	b.n	80164ce <_svfprintf_r+0x1de>
 80164e2:	f04b 0b01 	orr.w	fp, fp, #1
 80164e6:	e7f2      	b.n	80164ce <_svfprintf_r+0x1de>
 80164e8:	f856 3b04 	ldr.w	r3, [r6], #4
 80164ec:	9310      	str	r3, [sp, #64]	; 0x40
 80164ee:	2b00      	cmp	r3, #0
 80164f0:	daed      	bge.n	80164ce <_svfprintf_r+0x1de>
 80164f2:	425b      	negs	r3, r3
 80164f4:	9310      	str	r3, [sp, #64]	; 0x40
 80164f6:	f04b 0b04 	orr.w	fp, fp, #4
 80164fa:	e7e8      	b.n	80164ce <_svfprintf_r+0x1de>
 80164fc:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 8016500:	e7e5      	b.n	80164ce <_svfprintf_r+0x1de>
 8016502:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8016504:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016508:	9306      	str	r3, [sp, #24]
 801650a:	2b2a      	cmp	r3, #42	; 0x2a
 801650c:	d113      	bne.n	8016536 <_svfprintf_r+0x246>
 801650e:	f856 0b04 	ldr.w	r0, [r6], #4
 8016512:	950b      	str	r5, [sp, #44]	; 0x2c
 8016514:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 8016518:	9304      	str	r3, [sp, #16]
 801651a:	e7d8      	b.n	80164ce <_svfprintf_r+0x1de>
 801651c:	9904      	ldr	r1, [sp, #16]
 801651e:	fb07 3301 	mla	r3, r7, r1, r3
 8016522:	9304      	str	r3, [sp, #16]
 8016524:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016528:	9306      	str	r3, [sp, #24]
 801652a:	9b06      	ldr	r3, [sp, #24]
 801652c:	3b30      	subs	r3, #48	; 0x30
 801652e:	2b09      	cmp	r3, #9
 8016530:	d9f4      	bls.n	801651c <_svfprintf_r+0x22c>
 8016532:	950b      	str	r5, [sp, #44]	; 0x2c
 8016534:	e748      	b.n	80163c8 <_svfprintf_r+0xd8>
 8016536:	2300      	movs	r3, #0
 8016538:	9304      	str	r3, [sp, #16]
 801653a:	e7f6      	b.n	801652a <_svfprintf_r+0x23a>
 801653c:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 8016540:	e7c5      	b.n	80164ce <_svfprintf_r+0x1de>
 8016542:	2300      	movs	r3, #0
 8016544:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8016546:	9310      	str	r3, [sp, #64]	; 0x40
 8016548:	9b06      	ldr	r3, [sp, #24]
 801654a:	9910      	ldr	r1, [sp, #64]	; 0x40
 801654c:	3b30      	subs	r3, #48	; 0x30
 801654e:	fb07 3301 	mla	r3, r7, r1, r3
 8016552:	9310      	str	r3, [sp, #64]	; 0x40
 8016554:	f815 3b01 	ldrb.w	r3, [r5], #1
 8016558:	9306      	str	r3, [sp, #24]
 801655a:	3b30      	subs	r3, #48	; 0x30
 801655c:	2b09      	cmp	r3, #9
 801655e:	d9f3      	bls.n	8016548 <_svfprintf_r+0x258>
 8016560:	e7e7      	b.n	8016532 <_svfprintf_r+0x242>
 8016562:	f04b 0b08 	orr.w	fp, fp, #8
 8016566:	e7b2      	b.n	80164ce <_svfprintf_r+0x1de>
 8016568:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801656a:	781b      	ldrb	r3, [r3, #0]
 801656c:	2b68      	cmp	r3, #104	; 0x68
 801656e:	bf01      	itttt	eq
 8016570:	9b0b      	ldreq	r3, [sp, #44]	; 0x2c
 8016572:	3301      	addeq	r3, #1
 8016574:	930b      	streq	r3, [sp, #44]	; 0x2c
 8016576:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 801657a:	bf18      	it	ne
 801657c:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 8016580:	e7a5      	b.n	80164ce <_svfprintf_r+0x1de>
 8016582:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016584:	781b      	ldrb	r3, [r3, #0]
 8016586:	2b6c      	cmp	r3, #108	; 0x6c
 8016588:	d105      	bne.n	8016596 <_svfprintf_r+0x2a6>
 801658a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801658c:	3301      	adds	r3, #1
 801658e:	930b      	str	r3, [sp, #44]	; 0x2c
 8016590:	f04b 0b20 	orr.w	fp, fp, #32
 8016594:	e79b      	b.n	80164ce <_svfprintf_r+0x1de>
 8016596:	f04b 0b10 	orr.w	fp, fp, #16
 801659a:	e798      	b.n	80164ce <_svfprintf_r+0x1de>
 801659c:	f3af 8000 	nop.w
	...
 80165a8:	4632      	mov	r2, r6
 80165aa:	2000      	movs	r0, #0
 80165ac:	f852 3b04 	ldr.w	r3, [r2], #4
 80165b0:	9207      	str	r2, [sp, #28]
 80165b2:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 80165b6:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 80165ba:	2301      	movs	r3, #1
 80165bc:	e9cd 0008 	strd	r0, r0, [sp, #32]
 80165c0:	9003      	str	r0, [sp, #12]
 80165c2:	9304      	str	r3, [sp, #16]
 80165c4:	4606      	mov	r6, r0
 80165c6:	4605      	mov	r5, r0
 80165c8:	f10d 09d4 	add.w	r9, sp, #212	; 0xd4
 80165cc:	e1bc      	b.n	8016948 <_svfprintf_r+0x658>
 80165ce:	f04b 0b10 	orr.w	fp, fp, #16
 80165d2:	f01b 0f20 	tst.w	fp, #32
 80165d6:	d012      	beq.n	80165fe <_svfprintf_r+0x30e>
 80165d8:	1df3      	adds	r3, r6, #7
 80165da:	f023 0307 	bic.w	r3, r3, #7
 80165de:	461a      	mov	r2, r3
 80165e0:	685d      	ldr	r5, [r3, #4]
 80165e2:	f852 6b08 	ldr.w	r6, [r2], #8
 80165e6:	9207      	str	r2, [sp, #28]
 80165e8:	2d00      	cmp	r5, #0
 80165ea:	da06      	bge.n	80165fa <_svfprintf_r+0x30a>
 80165ec:	4276      	negs	r6, r6
 80165ee:	f04f 032d 	mov.w	r3, #45	; 0x2d
 80165f2:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80165f6:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 80165fa:	2301      	movs	r3, #1
 80165fc:	e396      	b.n	8016d2c <_svfprintf_r+0xa3c>
 80165fe:	4633      	mov	r3, r6
 8016600:	f01b 0f10 	tst.w	fp, #16
 8016604:	f853 5b04 	ldr.w	r5, [r3], #4
 8016608:	9307      	str	r3, [sp, #28]
 801660a:	d002      	beq.n	8016612 <_svfprintf_r+0x322>
 801660c:	462e      	mov	r6, r5
 801660e:	17ed      	asrs	r5, r5, #31
 8016610:	e7ea      	b.n	80165e8 <_svfprintf_r+0x2f8>
 8016612:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8016616:	d003      	beq.n	8016620 <_svfprintf_r+0x330>
 8016618:	b22e      	sxth	r6, r5
 801661a:	f345 35c0 	sbfx	r5, r5, #15, #1
 801661e:	e7e3      	b.n	80165e8 <_svfprintf_r+0x2f8>
 8016620:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8016624:	d0f2      	beq.n	801660c <_svfprintf_r+0x31c>
 8016626:	b26e      	sxtb	r6, r5
 8016628:	f345 15c0 	sbfx	r5, r5, #7, #1
 801662c:	e7dc      	b.n	80165e8 <_svfprintf_r+0x2f8>
 801662e:	3607      	adds	r6, #7
 8016630:	f026 0307 	bic.w	r3, r6, #7
 8016634:	ecb3 7b02 	vldmia	r3!, {d7}
 8016638:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 801663c:	9307      	str	r3, [sp, #28]
 801663e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016640:	ee09 3a10 	vmov	s18, r3
 8016644:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016646:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801664a:	ee09 3a90 	vmov	s19, r3
 801664e:	f04f 32ff 	mov.w	r2, #4294967295
 8016652:	4b3a      	ldr	r3, [pc, #232]	; (801673c <_svfprintf_r+0x44c>)
 8016654:	ec51 0b19 	vmov	r0, r1, d9
 8016658:	f7ea fa68 	bl	8000b2c <__aeabi_dcmpun>
 801665c:	bb10      	cbnz	r0, 80166a4 <_svfprintf_r+0x3b4>
 801665e:	4b37      	ldr	r3, [pc, #220]	; (801673c <_svfprintf_r+0x44c>)
 8016660:	ec51 0b19 	vmov	r0, r1, d9
 8016664:	f04f 32ff 	mov.w	r2, #4294967295
 8016668:	f7ea fa42 	bl	8000af0 <__aeabi_dcmple>
 801666c:	b9d0      	cbnz	r0, 80166a4 <_svfprintf_r+0x3b4>
 801666e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8016672:	2200      	movs	r2, #0
 8016674:	2300      	movs	r3, #0
 8016676:	f7ea fa31 	bl	8000adc <__aeabi_dcmplt>
 801667a:	b110      	cbz	r0, 8016682 <_svfprintf_r+0x392>
 801667c:	232d      	movs	r3, #45	; 0x2d
 801667e:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8016682:	4a2f      	ldr	r2, [pc, #188]	; (8016740 <_svfprintf_r+0x450>)
 8016684:	482f      	ldr	r0, [pc, #188]	; (8016744 <_svfprintf_r+0x454>)
 8016686:	9b06      	ldr	r3, [sp, #24]
 8016688:	2100      	movs	r1, #0
 801668a:	2b47      	cmp	r3, #71	; 0x47
 801668c:	bfd4      	ite	le
 801668e:	4691      	movle	r9, r2
 8016690:	4681      	movgt	r9, r0
 8016692:	2303      	movs	r3, #3
 8016694:	e9cd 1303 	strd	r1, r3, [sp, #12]
 8016698:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 801669c:	2600      	movs	r6, #0
 801669e:	4633      	mov	r3, r6
 80166a0:	f001 b800 	b.w	80176a4 <_svfprintf_r+0x13b4>
 80166a4:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80166a8:	4610      	mov	r0, r2
 80166aa:	4619      	mov	r1, r3
 80166ac:	f7ea fa3e 	bl	8000b2c <__aeabi_dcmpun>
 80166b0:	b140      	cbz	r0, 80166c4 <_svfprintf_r+0x3d4>
 80166b2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80166b4:	4a24      	ldr	r2, [pc, #144]	; (8016748 <_svfprintf_r+0x458>)
 80166b6:	4825      	ldr	r0, [pc, #148]	; (801674c <_svfprintf_r+0x45c>)
 80166b8:	2b00      	cmp	r3, #0
 80166ba:	bfbc      	itt	lt
 80166bc:	232d      	movlt	r3, #45	; 0x2d
 80166be:	f88d 306b 	strblt.w	r3, [sp, #107]	; 0x6b
 80166c2:	e7e0      	b.n	8016686 <_svfprintf_r+0x396>
 80166c4:	9b06      	ldr	r3, [sp, #24]
 80166c6:	f023 0320 	bic.w	r3, r3, #32
 80166ca:	2b41      	cmp	r3, #65	; 0x41
 80166cc:	9308      	str	r3, [sp, #32]
 80166ce:	d125      	bne.n	801671c <_svfprintf_r+0x42c>
 80166d0:	2330      	movs	r3, #48	; 0x30
 80166d2:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 80166d6:	9b06      	ldr	r3, [sp, #24]
 80166d8:	2b61      	cmp	r3, #97	; 0x61
 80166da:	bf0c      	ite	eq
 80166dc:	2378      	moveq	r3, #120	; 0x78
 80166de:	2358      	movne	r3, #88	; 0x58
 80166e0:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 80166e4:	9b04      	ldr	r3, [sp, #16]
 80166e6:	2b63      	cmp	r3, #99	; 0x63
 80166e8:	f04b 0b02 	orr.w	fp, fp, #2
 80166ec:	dd30      	ble.n	8016750 <_svfprintf_r+0x460>
 80166ee:	1c59      	adds	r1, r3, #1
 80166f0:	4650      	mov	r0, sl
 80166f2:	f7ff f877 	bl	80157e4 <_malloc_r>
 80166f6:	4681      	mov	r9, r0
 80166f8:	2800      	cmp	r0, #0
 80166fa:	f040 81fd 	bne.w	8016af8 <_svfprintf_r+0x808>
 80166fe:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8016702:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016706:	f8a8 300c 	strh.w	r3, [r8, #12]
 801670a:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 801670e:	f013 0f40 	tst.w	r3, #64	; 0x40
 8016712:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016714:	bf18      	it	ne
 8016716:	f04f 33ff 	movne.w	r3, #4294967295
 801671a:	e60f      	b.n	801633c <_svfprintf_r+0x4c>
 801671c:	9b04      	ldr	r3, [sp, #16]
 801671e:	3301      	adds	r3, #1
 8016720:	f000 81ec 	beq.w	8016afc <_svfprintf_r+0x80c>
 8016724:	9b08      	ldr	r3, [sp, #32]
 8016726:	2b47      	cmp	r3, #71	; 0x47
 8016728:	f040 81eb 	bne.w	8016b02 <_svfprintf_r+0x812>
 801672c:	9b04      	ldr	r3, [sp, #16]
 801672e:	2b00      	cmp	r3, #0
 8016730:	f040 81e7 	bne.w	8016b02 <_svfprintf_r+0x812>
 8016734:	9303      	str	r3, [sp, #12]
 8016736:	2301      	movs	r3, #1
 8016738:	9304      	str	r3, [sp, #16]
 801673a:	e00c      	b.n	8016756 <_svfprintf_r+0x466>
 801673c:	7fefffff 	.word	0x7fefffff
 8016740:	080251a8 	.word	0x080251a8
 8016744:	080251ac 	.word	0x080251ac
 8016748:	080251b0 	.word	0x080251b0
 801674c:	080251b4 	.word	0x080251b4
 8016750:	9003      	str	r0, [sp, #12]
 8016752:	f10d 09d4 	add.w	r9, sp, #212	; 0xd4
 8016756:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 801675a:	9311      	str	r3, [sp, #68]	; 0x44
 801675c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801675e:	2b00      	cmp	r3, #0
 8016760:	f280 81d1 	bge.w	8016b06 <_svfprintf_r+0x816>
 8016764:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016766:	ee08 3a10 	vmov	s16, r3
 801676a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801676c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8016770:	ee08 3a90 	vmov	s17, r3
 8016774:	232d      	movs	r3, #45	; 0x2d
 8016776:	9318      	str	r3, [sp, #96]	; 0x60
 8016778:	9b08      	ldr	r3, [sp, #32]
 801677a:	2b41      	cmp	r3, #65	; 0x41
 801677c:	f040 81e1 	bne.w	8016b42 <_svfprintf_r+0x852>
 8016780:	eeb0 0a48 	vmov.f32	s0, s16
 8016784:	eef0 0a68 	vmov.f32	s1, s17
 8016788:	a81c      	add	r0, sp, #112	; 0x70
 801678a:	f004 fce7 	bl	801b15c <frexp>
 801678e:	2200      	movs	r2, #0
 8016790:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8016794:	ec51 0b10 	vmov	r0, r1, d0
 8016798:	f7e9 ff2e 	bl	80005f8 <__aeabi_dmul>
 801679c:	2200      	movs	r2, #0
 801679e:	2300      	movs	r3, #0
 80167a0:	4606      	mov	r6, r0
 80167a2:	460f      	mov	r7, r1
 80167a4:	f7ea f990 	bl	8000ac8 <__aeabi_dcmpeq>
 80167a8:	b108      	cbz	r0, 80167ae <_svfprintf_r+0x4be>
 80167aa:	2301      	movs	r3, #1
 80167ac:	931c      	str	r3, [sp, #112]	; 0x70
 80167ae:	4ba7      	ldr	r3, [pc, #668]	; (8016a4c <_svfprintf_r+0x75c>)
 80167b0:	4aa7      	ldr	r2, [pc, #668]	; (8016a50 <_svfprintf_r+0x760>)
 80167b2:	9906      	ldr	r1, [sp, #24]
 80167b4:	2961      	cmp	r1, #97	; 0x61
 80167b6:	bf18      	it	ne
 80167b8:	461a      	movne	r2, r3
 80167ba:	9b04      	ldr	r3, [sp, #16]
 80167bc:	9217      	str	r2, [sp, #92]	; 0x5c
 80167be:	3b01      	subs	r3, #1
 80167c0:	9305      	str	r3, [sp, #20]
 80167c2:	464d      	mov	r5, r9
 80167c4:	4ba3      	ldr	r3, [pc, #652]	; (8016a54 <_svfprintf_r+0x764>)
 80167c6:	2200      	movs	r2, #0
 80167c8:	4630      	mov	r0, r6
 80167ca:	4639      	mov	r1, r7
 80167cc:	f7e9 ff14 	bl	80005f8 <__aeabi_dmul>
 80167d0:	460f      	mov	r7, r1
 80167d2:	4606      	mov	r6, r0
 80167d4:	f7ea f9c0 	bl	8000b58 <__aeabi_d2iz>
 80167d8:	9019      	str	r0, [sp, #100]	; 0x64
 80167da:	f7e9 fea3 	bl	8000524 <__aeabi_i2d>
 80167de:	4602      	mov	r2, r0
 80167e0:	460b      	mov	r3, r1
 80167e2:	4630      	mov	r0, r6
 80167e4:	4639      	mov	r1, r7
 80167e6:	f7e9 fd4f 	bl	8000288 <__aeabi_dsub>
 80167ea:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80167ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80167ee:	5c9b      	ldrb	r3, [r3, r2]
 80167f0:	f805 3b01 	strb.w	r3, [r5], #1
 80167f4:	9b05      	ldr	r3, [sp, #20]
 80167f6:	9309      	str	r3, [sp, #36]	; 0x24
 80167f8:	1c5a      	adds	r2, r3, #1
 80167fa:	4606      	mov	r6, r0
 80167fc:	460f      	mov	r7, r1
 80167fe:	d007      	beq.n	8016810 <_svfprintf_r+0x520>
 8016800:	3b01      	subs	r3, #1
 8016802:	9305      	str	r3, [sp, #20]
 8016804:	2200      	movs	r2, #0
 8016806:	2300      	movs	r3, #0
 8016808:	f7ea f95e 	bl	8000ac8 <__aeabi_dcmpeq>
 801680c:	2800      	cmp	r0, #0
 801680e:	d0d9      	beq.n	80167c4 <_svfprintf_r+0x4d4>
 8016810:	4b91      	ldr	r3, [pc, #580]	; (8016a58 <_svfprintf_r+0x768>)
 8016812:	2200      	movs	r2, #0
 8016814:	4630      	mov	r0, r6
 8016816:	4639      	mov	r1, r7
 8016818:	f7ea f97e 	bl	8000b18 <__aeabi_dcmpgt>
 801681c:	b960      	cbnz	r0, 8016838 <_svfprintf_r+0x548>
 801681e:	4b8e      	ldr	r3, [pc, #568]	; (8016a58 <_svfprintf_r+0x768>)
 8016820:	2200      	movs	r2, #0
 8016822:	4630      	mov	r0, r6
 8016824:	4639      	mov	r1, r7
 8016826:	f7ea f94f 	bl	8000ac8 <__aeabi_dcmpeq>
 801682a:	2800      	cmp	r0, #0
 801682c:	f000 8184 	beq.w	8016b38 <_svfprintf_r+0x848>
 8016830:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8016832:	07db      	lsls	r3, r3, #31
 8016834:	f140 8180 	bpl.w	8016b38 <_svfprintf_r+0x848>
 8016838:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801683a:	9520      	str	r5, [sp, #128]	; 0x80
 801683c:	7bd9      	ldrb	r1, [r3, #15]
 801683e:	2030      	movs	r0, #48	; 0x30
 8016840:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8016842:	1e53      	subs	r3, r2, #1
 8016844:	9320      	str	r3, [sp, #128]	; 0x80
 8016846:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 801684a:	428b      	cmp	r3, r1
 801684c:	f000 8163 	beq.w	8016b16 <_svfprintf_r+0x826>
 8016850:	2b39      	cmp	r3, #57	; 0x39
 8016852:	bf0b      	itete	eq
 8016854:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8016856:	3301      	addne	r3, #1
 8016858:	7a9b      	ldrbeq	r3, [r3, #10]
 801685a:	b2db      	uxtbne	r3, r3
 801685c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8016860:	eba5 0309 	sub.w	r3, r5, r9
 8016864:	9305      	str	r3, [sp, #20]
 8016866:	9b08      	ldr	r3, [sp, #32]
 8016868:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 801686a:	2b47      	cmp	r3, #71	; 0x47
 801686c:	f040 81b1 	bne.w	8016bd2 <_svfprintf_r+0x8e2>
 8016870:	1cef      	adds	r7, r5, #3
 8016872:	db03      	blt.n	801687c <_svfprintf_r+0x58c>
 8016874:	9b04      	ldr	r3, [sp, #16]
 8016876:	42ab      	cmp	r3, r5
 8016878:	f280 81d6 	bge.w	8016c28 <_svfprintf_r+0x938>
 801687c:	9b06      	ldr	r3, [sp, #24]
 801687e:	3b02      	subs	r3, #2
 8016880:	9306      	str	r3, [sp, #24]
 8016882:	9906      	ldr	r1, [sp, #24]
 8016884:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8016888:	f021 0120 	bic.w	r1, r1, #32
 801688c:	2941      	cmp	r1, #65	; 0x41
 801688e:	bf08      	it	eq
 8016890:	320f      	addeq	r2, #15
 8016892:	f105 33ff 	add.w	r3, r5, #4294967295
 8016896:	bf06      	itte	eq
 8016898:	b2d2      	uxtbeq	r2, r2
 801689a:	2101      	moveq	r1, #1
 801689c:	2100      	movne	r1, #0
 801689e:	2b00      	cmp	r3, #0
 80168a0:	931c      	str	r3, [sp, #112]	; 0x70
 80168a2:	bfb8      	it	lt
 80168a4:	f1c5 0301 	rsblt	r3, r5, #1
 80168a8:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 80168ac:	bfb4      	ite	lt
 80168ae:	222d      	movlt	r2, #45	; 0x2d
 80168b0:	222b      	movge	r2, #43	; 0x2b
 80168b2:	2b09      	cmp	r3, #9
 80168b4:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
 80168b8:	f340 81a4 	ble.w	8016c04 <_svfprintf_r+0x914>
 80168bc:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 80168c0:	260a      	movs	r6, #10
 80168c2:	4611      	mov	r1, r2
 80168c4:	fb93 f5f6 	sdiv	r5, r3, r6
 80168c8:	fb06 3015 	mls	r0, r6, r5, r3
 80168cc:	3030      	adds	r0, #48	; 0x30
 80168ce:	f801 0c01 	strb.w	r0, [r1, #-1]
 80168d2:	4618      	mov	r0, r3
 80168d4:	2863      	cmp	r0, #99	; 0x63
 80168d6:	f102 32ff 	add.w	r2, r2, #4294967295
 80168da:	462b      	mov	r3, r5
 80168dc:	dcf1      	bgt.n	80168c2 <_svfprintf_r+0x5d2>
 80168de:	3330      	adds	r3, #48	; 0x30
 80168e0:	1e88      	subs	r0, r1, #2
 80168e2:	f802 3c01 	strb.w	r3, [r2, #-1]
 80168e6:	f10d 0587 	add.w	r5, sp, #135	; 0x87
 80168ea:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 80168ee:	4603      	mov	r3, r0
 80168f0:	42ab      	cmp	r3, r5
 80168f2:	f0c0 8182 	bcc.w	8016bfa <_svfprintf_r+0x90a>
 80168f6:	f10d 0289 	add.w	r2, sp, #137	; 0x89
 80168fa:	1a52      	subs	r2, r2, r1
 80168fc:	42a8      	cmp	r0, r5
 80168fe:	bf88      	it	hi
 8016900:	2200      	movhi	r2, #0
 8016902:	f10d 037a 	add.w	r3, sp, #122	; 0x7a
 8016906:	441a      	add	r2, r3
 8016908:	ab1e      	add	r3, sp, #120	; 0x78
 801690a:	1ad3      	subs	r3, r2, r3
 801690c:	9a05      	ldr	r2, [sp, #20]
 801690e:	9315      	str	r3, [sp, #84]	; 0x54
 8016910:	2a01      	cmp	r2, #1
 8016912:	4413      	add	r3, r2
 8016914:	9304      	str	r3, [sp, #16]
 8016916:	dc02      	bgt.n	801691e <_svfprintf_r+0x62e>
 8016918:	f01b 0f01 	tst.w	fp, #1
 801691c:	d003      	beq.n	8016926 <_svfprintf_r+0x636>
 801691e:	9b04      	ldr	r3, [sp, #16]
 8016920:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8016922:	4413      	add	r3, r2
 8016924:	9304      	str	r3, [sp, #16]
 8016926:	f42b 6380 	bic.w	r3, fp, #1024	; 0x400
 801692a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 801692e:	9311      	str	r3, [sp, #68]	; 0x44
 8016930:	2300      	movs	r3, #0
 8016932:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8016936:	461d      	mov	r5, r3
 8016938:	9b18      	ldr	r3, [sp, #96]	; 0x60
 801693a:	b113      	cbz	r3, 8016942 <_svfprintf_r+0x652>
 801693c:	232d      	movs	r3, #45	; 0x2d
 801693e:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8016942:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 8016946:	2600      	movs	r6, #0
 8016948:	9b04      	ldr	r3, [sp, #16]
 801694a:	42b3      	cmp	r3, r6
 801694c:	bfb8      	it	lt
 801694e:	4633      	movlt	r3, r6
 8016950:	9311      	str	r3, [sp, #68]	; 0x44
 8016952:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 8016956:	b113      	cbz	r3, 801695e <_svfprintf_r+0x66e>
 8016958:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801695a:	3301      	adds	r3, #1
 801695c:	9311      	str	r3, [sp, #68]	; 0x44
 801695e:	f01b 0302 	ands.w	r3, fp, #2
 8016962:	9317      	str	r3, [sp, #92]	; 0x5c
 8016964:	bf1e      	ittt	ne
 8016966:	9b11      	ldrne	r3, [sp, #68]	; 0x44
 8016968:	3302      	addne	r3, #2
 801696a:	9311      	strne	r3, [sp, #68]	; 0x44
 801696c:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 8016970:	9318      	str	r3, [sp, #96]	; 0x60
 8016972:	d11f      	bne.n	80169b4 <_svfprintf_r+0x6c4>
 8016974:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8016978:	1a9f      	subs	r7, r3, r2
 801697a:	2f00      	cmp	r7, #0
 801697c:	dd1a      	ble.n	80169b4 <_svfprintf_r+0x6c4>
 801697e:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8016982:	4836      	ldr	r0, [pc, #216]	; (8016a5c <_svfprintf_r+0x76c>)
 8016984:	6020      	str	r0, [r4, #0]
 8016986:	2f10      	cmp	r7, #16
 8016988:	f103 0301 	add.w	r3, r3, #1
 801698c:	f104 0108 	add.w	r1, r4, #8
 8016990:	f300 82ed 	bgt.w	8016f6e <_svfprintf_r+0xc7e>
 8016994:	6067      	str	r7, [r4, #4]
 8016996:	2b07      	cmp	r3, #7
 8016998:	4417      	add	r7, r2
 801699a:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 801699e:	f340 82f9 	ble.w	8016f94 <_svfprintf_r+0xca4>
 80169a2:	aa22      	add	r2, sp, #136	; 0x88
 80169a4:	4641      	mov	r1, r8
 80169a6:	4650      	mov	r0, sl
 80169a8:	f004 fcac 	bl	801b304 <__ssprint_r>
 80169ac:	2800      	cmp	r0, #0
 80169ae:	f040 8621 	bne.w	80175f4 <_svfprintf_r+0x1304>
 80169b2:	ac25      	add	r4, sp, #148	; 0x94
 80169b4:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 80169b8:	b173      	cbz	r3, 80169d8 <_svfprintf_r+0x6e8>
 80169ba:	f10d 036b 	add.w	r3, sp, #107	; 0x6b
 80169be:	6023      	str	r3, [r4, #0]
 80169c0:	2301      	movs	r3, #1
 80169c2:	6063      	str	r3, [r4, #4]
 80169c4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80169c6:	3301      	adds	r3, #1
 80169c8:	9324      	str	r3, [sp, #144]	; 0x90
 80169ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80169cc:	3301      	adds	r3, #1
 80169ce:	2b07      	cmp	r3, #7
 80169d0:	9323      	str	r3, [sp, #140]	; 0x8c
 80169d2:	f300 82e1 	bgt.w	8016f98 <_svfprintf_r+0xca8>
 80169d6:	3408      	adds	r4, #8
 80169d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80169da:	b16b      	cbz	r3, 80169f8 <_svfprintf_r+0x708>
 80169dc:	ab1b      	add	r3, sp, #108	; 0x6c
 80169de:	6023      	str	r3, [r4, #0]
 80169e0:	2302      	movs	r3, #2
 80169e2:	6063      	str	r3, [r4, #4]
 80169e4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80169e6:	3302      	adds	r3, #2
 80169e8:	9324      	str	r3, [sp, #144]	; 0x90
 80169ea:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80169ec:	3301      	adds	r3, #1
 80169ee:	2b07      	cmp	r3, #7
 80169f0:	9323      	str	r3, [sp, #140]	; 0x8c
 80169f2:	f300 82db 	bgt.w	8016fac <_svfprintf_r+0xcbc>
 80169f6:	3408      	adds	r4, #8
 80169f8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80169fa:	2b80      	cmp	r3, #128	; 0x80
 80169fc:	d11f      	bne.n	8016a3e <_svfprintf_r+0x74e>
 80169fe:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8016a02:	1a9f      	subs	r7, r3, r2
 8016a04:	2f00      	cmp	r7, #0
 8016a06:	dd1a      	ble.n	8016a3e <_svfprintf_r+0x74e>
 8016a08:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8016a0c:	4814      	ldr	r0, [pc, #80]	; (8016a60 <_svfprintf_r+0x770>)
 8016a0e:	6020      	str	r0, [r4, #0]
 8016a10:	2f10      	cmp	r7, #16
 8016a12:	f103 0301 	add.w	r3, r3, #1
 8016a16:	f104 0108 	add.w	r1, r4, #8
 8016a1a:	f300 82d1 	bgt.w	8016fc0 <_svfprintf_r+0xcd0>
 8016a1e:	6067      	str	r7, [r4, #4]
 8016a20:	2b07      	cmp	r3, #7
 8016a22:	4417      	add	r7, r2
 8016a24:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 8016a28:	f340 82dd 	ble.w	8016fe6 <_svfprintf_r+0xcf6>
 8016a2c:	aa22      	add	r2, sp, #136	; 0x88
 8016a2e:	4641      	mov	r1, r8
 8016a30:	4650      	mov	r0, sl
 8016a32:	f004 fc67 	bl	801b304 <__ssprint_r>
 8016a36:	2800      	cmp	r0, #0
 8016a38:	f040 85dc 	bne.w	80175f4 <_svfprintf_r+0x1304>
 8016a3c:	ac25      	add	r4, sp, #148	; 0x94
 8016a3e:	9b04      	ldr	r3, [sp, #16]
 8016a40:	1af6      	subs	r6, r6, r3
 8016a42:	2e00      	cmp	r6, #0
 8016a44:	dd28      	ble.n	8016a98 <_svfprintf_r+0x7a8>
 8016a46:	4f06      	ldr	r7, [pc, #24]	; (8016a60 <_svfprintf_r+0x770>)
 8016a48:	e00c      	b.n	8016a64 <_svfprintf_r+0x774>
 8016a4a:	bf00      	nop
 8016a4c:	080251c9 	.word	0x080251c9
 8016a50:	080251b8 	.word	0x080251b8
 8016a54:	40300000 	.word	0x40300000
 8016a58:	3fe00000 	.word	0x3fe00000
 8016a5c:	080251dc 	.word	0x080251dc
 8016a60:	080251ec 	.word	0x080251ec
 8016a64:	6027      	str	r7, [r4, #0]
 8016a66:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8016a6a:	2e10      	cmp	r6, #16
 8016a6c:	f103 0301 	add.w	r3, r3, #1
 8016a70:	f104 0108 	add.w	r1, r4, #8
 8016a74:	f300 82b9 	bgt.w	8016fea <_svfprintf_r+0xcfa>
 8016a78:	6066      	str	r6, [r4, #4]
 8016a7a:	2b07      	cmp	r3, #7
 8016a7c:	4416      	add	r6, r2
 8016a7e:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8016a82:	f340 82c5 	ble.w	8017010 <_svfprintf_r+0xd20>
 8016a86:	aa22      	add	r2, sp, #136	; 0x88
 8016a88:	4641      	mov	r1, r8
 8016a8a:	4650      	mov	r0, sl
 8016a8c:	f004 fc3a 	bl	801b304 <__ssprint_r>
 8016a90:	2800      	cmp	r0, #0
 8016a92:	f040 85af 	bne.w	80175f4 <_svfprintf_r+0x1304>
 8016a96:	ac25      	add	r4, sp, #148	; 0x94
 8016a98:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8016a9c:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8016a9e:	f040 82bd 	bne.w	801701c <_svfprintf_r+0xd2c>
 8016aa2:	9b04      	ldr	r3, [sp, #16]
 8016aa4:	f8c4 9000 	str.w	r9, [r4]
 8016aa8:	441e      	add	r6, r3
 8016aaa:	6063      	str	r3, [r4, #4]
 8016aac:	9624      	str	r6, [sp, #144]	; 0x90
 8016aae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8016ab0:	3301      	adds	r3, #1
 8016ab2:	2b07      	cmp	r3, #7
 8016ab4:	9323      	str	r3, [sp, #140]	; 0x8c
 8016ab6:	f300 82f6 	bgt.w	80170a6 <_svfprintf_r+0xdb6>
 8016aba:	3408      	adds	r4, #8
 8016abc:	f01b 0f04 	tst.w	fp, #4
 8016ac0:	f040 857a 	bne.w	80175b8 <_svfprintf_r+0x12c8>
 8016ac4:	e9dd 2110 	ldrd	r2, r1, [sp, #64]	; 0x40
 8016ac8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8016aca:	428a      	cmp	r2, r1
 8016acc:	bfac      	ite	ge
 8016ace:	189b      	addge	r3, r3, r2
 8016ad0:	185b      	addlt	r3, r3, r1
 8016ad2:	930c      	str	r3, [sp, #48]	; 0x30
 8016ad4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8016ad6:	b13b      	cbz	r3, 8016ae8 <_svfprintf_r+0x7f8>
 8016ad8:	aa22      	add	r2, sp, #136	; 0x88
 8016ada:	4641      	mov	r1, r8
 8016adc:	4650      	mov	r0, sl
 8016ade:	f004 fc11 	bl	801b304 <__ssprint_r>
 8016ae2:	2800      	cmp	r0, #0
 8016ae4:	f040 8586 	bne.w	80175f4 <_svfprintf_r+0x1304>
 8016ae8:	2300      	movs	r3, #0
 8016aea:	9323      	str	r3, [sp, #140]	; 0x8c
 8016aec:	9b03      	ldr	r3, [sp, #12]
 8016aee:	2b00      	cmp	r3, #0
 8016af0:	f040 859c 	bne.w	801762c <_svfprintf_r+0x133c>
 8016af4:	ac25      	add	r4, sp, #148	; 0x94
 8016af6:	e0ec      	b.n	8016cd2 <_svfprintf_r+0x9e2>
 8016af8:	9003      	str	r0, [sp, #12]
 8016afa:	e62c      	b.n	8016756 <_svfprintf_r+0x466>
 8016afc:	9003      	str	r0, [sp, #12]
 8016afe:	2306      	movs	r3, #6
 8016b00:	e61a      	b.n	8016738 <_svfprintf_r+0x448>
 8016b02:	9003      	str	r0, [sp, #12]
 8016b04:	e627      	b.n	8016756 <_svfprintf_r+0x466>
 8016b06:	ed9d 7b0e 	vldr	d7, [sp, #56]	; 0x38
 8016b0a:	2300      	movs	r3, #0
 8016b0c:	eeb0 8a47 	vmov.f32	s16, s14
 8016b10:	eef0 8a67 	vmov.f32	s17, s15
 8016b14:	e62f      	b.n	8016776 <_svfprintf_r+0x486>
 8016b16:	f802 0c01 	strb.w	r0, [r2, #-1]
 8016b1a:	e691      	b.n	8016840 <_svfprintf_r+0x550>
 8016b1c:	f803 0b01 	strb.w	r0, [r3], #1
 8016b20:	1aca      	subs	r2, r1, r3
 8016b22:	2a00      	cmp	r2, #0
 8016b24:	dafa      	bge.n	8016b1c <_svfprintf_r+0x82c>
 8016b26:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016b28:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016b2a:	3201      	adds	r2, #1
 8016b2c:	f103 0301 	add.w	r3, r3, #1
 8016b30:	bfb8      	it	lt
 8016b32:	2300      	movlt	r3, #0
 8016b34:	441d      	add	r5, r3
 8016b36:	e693      	b.n	8016860 <_svfprintf_r+0x570>
 8016b38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016b3a:	462b      	mov	r3, r5
 8016b3c:	18a9      	adds	r1, r5, r2
 8016b3e:	2030      	movs	r0, #48	; 0x30
 8016b40:	e7ee      	b.n	8016b20 <_svfprintf_r+0x830>
 8016b42:	9b08      	ldr	r3, [sp, #32]
 8016b44:	2b46      	cmp	r3, #70	; 0x46
 8016b46:	d005      	beq.n	8016b54 <_svfprintf_r+0x864>
 8016b48:	2b45      	cmp	r3, #69	; 0x45
 8016b4a:	d11b      	bne.n	8016b84 <_svfprintf_r+0x894>
 8016b4c:	9b04      	ldr	r3, [sp, #16]
 8016b4e:	1c5d      	adds	r5, r3, #1
 8016b50:	2102      	movs	r1, #2
 8016b52:	e001      	b.n	8016b58 <_svfprintf_r+0x868>
 8016b54:	9d04      	ldr	r5, [sp, #16]
 8016b56:	2103      	movs	r1, #3
 8016b58:	ab20      	add	r3, sp, #128	; 0x80
 8016b5a:	9301      	str	r3, [sp, #4]
 8016b5c:	ab1d      	add	r3, sp, #116	; 0x74
 8016b5e:	9300      	str	r3, [sp, #0]
 8016b60:	462a      	mov	r2, r5
 8016b62:	ab1c      	add	r3, sp, #112	; 0x70
 8016b64:	4650      	mov	r0, sl
 8016b66:	eeb0 0a48 	vmov.f32	s0, s16
 8016b6a:	eef0 0a68 	vmov.f32	s1, s17
 8016b6e:	f002 fe83 	bl	8019878 <_dtoa_r>
 8016b72:	9b08      	ldr	r3, [sp, #32]
 8016b74:	2b47      	cmp	r3, #71	; 0x47
 8016b76:	4681      	mov	r9, r0
 8016b78:	d106      	bne.n	8016b88 <_svfprintf_r+0x898>
 8016b7a:	f01b 0f01 	tst.w	fp, #1
 8016b7e:	d103      	bne.n	8016b88 <_svfprintf_r+0x898>
 8016b80:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8016b82:	e66d      	b.n	8016860 <_svfprintf_r+0x570>
 8016b84:	9d04      	ldr	r5, [sp, #16]
 8016b86:	e7e3      	b.n	8016b50 <_svfprintf_r+0x860>
 8016b88:	9b08      	ldr	r3, [sp, #32]
 8016b8a:	2b46      	cmp	r3, #70	; 0x46
 8016b8c:	eb09 0605 	add.w	r6, r9, r5
 8016b90:	d10f      	bne.n	8016bb2 <_svfprintf_r+0x8c2>
 8016b92:	f899 3000 	ldrb.w	r3, [r9]
 8016b96:	2b30      	cmp	r3, #48	; 0x30
 8016b98:	d109      	bne.n	8016bae <_svfprintf_r+0x8be>
 8016b9a:	ec51 0b18 	vmov	r0, r1, d8
 8016b9e:	2200      	movs	r2, #0
 8016ba0:	2300      	movs	r3, #0
 8016ba2:	f7e9 ff91 	bl	8000ac8 <__aeabi_dcmpeq>
 8016ba6:	b910      	cbnz	r0, 8016bae <_svfprintf_r+0x8be>
 8016ba8:	f1c5 0501 	rsb	r5, r5, #1
 8016bac:	951c      	str	r5, [sp, #112]	; 0x70
 8016bae:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8016bb0:	441e      	add	r6, r3
 8016bb2:	ec51 0b18 	vmov	r0, r1, d8
 8016bb6:	2200      	movs	r2, #0
 8016bb8:	2300      	movs	r3, #0
 8016bba:	f7e9 ff85 	bl	8000ac8 <__aeabi_dcmpeq>
 8016bbe:	b100      	cbz	r0, 8016bc2 <_svfprintf_r+0x8d2>
 8016bc0:	9620      	str	r6, [sp, #128]	; 0x80
 8016bc2:	2230      	movs	r2, #48	; 0x30
 8016bc4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8016bc6:	429e      	cmp	r6, r3
 8016bc8:	d9da      	bls.n	8016b80 <_svfprintf_r+0x890>
 8016bca:	1c59      	adds	r1, r3, #1
 8016bcc:	9120      	str	r1, [sp, #128]	; 0x80
 8016bce:	701a      	strb	r2, [r3, #0]
 8016bd0:	e7f8      	b.n	8016bc4 <_svfprintf_r+0x8d4>
 8016bd2:	9b08      	ldr	r3, [sp, #32]
 8016bd4:	2b46      	cmp	r3, #70	; 0x46
 8016bd6:	f47f ae54 	bne.w	8016882 <_svfprintf_r+0x592>
 8016bda:	9a04      	ldr	r2, [sp, #16]
 8016bdc:	f00b 0301 	and.w	r3, fp, #1
 8016be0:	2d00      	cmp	r5, #0
 8016be2:	ea43 0302 	orr.w	r3, r3, r2
 8016be6:	dd1a      	ble.n	8016c1e <_svfprintf_r+0x92e>
 8016be8:	2b00      	cmp	r3, #0
 8016bea:	d034      	beq.n	8016c56 <_svfprintf_r+0x966>
 8016bec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016bee:	18eb      	adds	r3, r5, r3
 8016bf0:	441a      	add	r2, r3
 8016bf2:	9204      	str	r2, [sp, #16]
 8016bf4:	2366      	movs	r3, #102	; 0x66
 8016bf6:	9306      	str	r3, [sp, #24]
 8016bf8:	e033      	b.n	8016c62 <_svfprintf_r+0x972>
 8016bfa:	f813 6b01 	ldrb.w	r6, [r3], #1
 8016bfe:	f802 6b01 	strb.w	r6, [r2], #1
 8016c02:	e675      	b.n	80168f0 <_svfprintf_r+0x600>
 8016c04:	b941      	cbnz	r1, 8016c18 <_svfprintf_r+0x928>
 8016c06:	2230      	movs	r2, #48	; 0x30
 8016c08:	f88d 207a 	strb.w	r2, [sp, #122]	; 0x7a
 8016c0c:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8016c10:	3330      	adds	r3, #48	; 0x30
 8016c12:	f802 3b01 	strb.w	r3, [r2], #1
 8016c16:	e677      	b.n	8016908 <_svfprintf_r+0x618>
 8016c18:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 8016c1c:	e7f8      	b.n	8016c10 <_svfprintf_r+0x920>
 8016c1e:	b1e3      	cbz	r3, 8016c5a <_svfprintf_r+0x96a>
 8016c20:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016c22:	9a04      	ldr	r2, [sp, #16]
 8016c24:	3301      	adds	r3, #1
 8016c26:	e7e3      	b.n	8016bf0 <_svfprintf_r+0x900>
 8016c28:	9b05      	ldr	r3, [sp, #20]
 8016c2a:	429d      	cmp	r5, r3
 8016c2c:	db07      	blt.n	8016c3e <_svfprintf_r+0x94e>
 8016c2e:	f01b 0f01 	tst.w	fp, #1
 8016c32:	d02d      	beq.n	8016c90 <_svfprintf_r+0x9a0>
 8016c34:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016c36:	18eb      	adds	r3, r5, r3
 8016c38:	9304      	str	r3, [sp, #16]
 8016c3a:	2367      	movs	r3, #103	; 0x67
 8016c3c:	e7db      	b.n	8016bf6 <_svfprintf_r+0x906>
 8016c3e:	9b05      	ldr	r3, [sp, #20]
 8016c40:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8016c42:	2d00      	cmp	r5, #0
 8016c44:	4413      	add	r3, r2
 8016c46:	9304      	str	r3, [sp, #16]
 8016c48:	dcf7      	bgt.n	8016c3a <_svfprintf_r+0x94a>
 8016c4a:	9a04      	ldr	r2, [sp, #16]
 8016c4c:	f1c5 0301 	rsb	r3, r5, #1
 8016c50:	441a      	add	r2, r3
 8016c52:	9204      	str	r2, [sp, #16]
 8016c54:	e7f1      	b.n	8016c3a <_svfprintf_r+0x94a>
 8016c56:	9504      	str	r5, [sp, #16]
 8016c58:	e7cc      	b.n	8016bf4 <_svfprintf_r+0x904>
 8016c5a:	2366      	movs	r3, #102	; 0x66
 8016c5c:	9306      	str	r3, [sp, #24]
 8016c5e:	2301      	movs	r3, #1
 8016c60:	9304      	str	r3, [sp, #16]
 8016c62:	f41b 6380 	ands.w	r3, fp, #1024	; 0x400
 8016c66:	9309      	str	r3, [sp, #36]	; 0x24
 8016c68:	d025      	beq.n	8016cb6 <_svfprintf_r+0x9c6>
 8016c6a:	2300      	movs	r3, #0
 8016c6c:	2d00      	cmp	r5, #0
 8016c6e:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8016c72:	f77f ae61 	ble.w	8016938 <_svfprintf_r+0x648>
 8016c76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016c78:	781b      	ldrb	r3, [r3, #0]
 8016c7a:	2bff      	cmp	r3, #255	; 0xff
 8016c7c:	d10a      	bne.n	8016c94 <_svfprintf_r+0x9a4>
 8016c7e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016c82:	9912      	ldr	r1, [sp, #72]	; 0x48
 8016c84:	4413      	add	r3, r2
 8016c86:	9a04      	ldr	r2, [sp, #16]
 8016c88:	fb01 2303 	mla	r3, r1, r3, r2
 8016c8c:	9304      	str	r3, [sp, #16]
 8016c8e:	e653      	b.n	8016938 <_svfprintf_r+0x648>
 8016c90:	9504      	str	r5, [sp, #16]
 8016c92:	e7d2      	b.n	8016c3a <_svfprintf_r+0x94a>
 8016c94:	42ab      	cmp	r3, r5
 8016c96:	daf2      	bge.n	8016c7e <_svfprintf_r+0x98e>
 8016c98:	1aed      	subs	r5, r5, r3
 8016c9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016c9c:	785b      	ldrb	r3, [r3, #1]
 8016c9e:	b133      	cbz	r3, 8016cae <_svfprintf_r+0x9be>
 8016ca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016ca2:	3301      	adds	r3, #1
 8016ca4:	9309      	str	r3, [sp, #36]	; 0x24
 8016ca6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016ca8:	3301      	adds	r3, #1
 8016caa:	930a      	str	r3, [sp, #40]	; 0x28
 8016cac:	e7e3      	b.n	8016c76 <_svfprintf_r+0x986>
 8016cae:	9b08      	ldr	r3, [sp, #32]
 8016cb0:	3301      	adds	r3, #1
 8016cb2:	9308      	str	r3, [sp, #32]
 8016cb4:	e7df      	b.n	8016c76 <_svfprintf_r+0x986>
 8016cb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016cb8:	9308      	str	r3, [sp, #32]
 8016cba:	e63d      	b.n	8016938 <_svfprintf_r+0x648>
 8016cbc:	1d33      	adds	r3, r6, #4
 8016cbe:	f01b 0f20 	tst.w	fp, #32
 8016cc2:	9307      	str	r3, [sp, #28]
 8016cc4:	d00a      	beq.n	8016cdc <_svfprintf_r+0x9ec>
 8016cc6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8016cc8:	6833      	ldr	r3, [r6, #0]
 8016cca:	990c      	ldr	r1, [sp, #48]	; 0x30
 8016ccc:	17d2      	asrs	r2, r2, #31
 8016cce:	e9c3 1200 	strd	r1, r2, [r3]
 8016cd2:	9e07      	ldr	r6, [sp, #28]
 8016cd4:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8016cd8:	f7ff bb4a 	b.w	8016370 <_svfprintf_r+0x80>
 8016cdc:	f01b 0f10 	tst.w	fp, #16
 8016ce0:	d003      	beq.n	8016cea <_svfprintf_r+0x9fa>
 8016ce2:	6833      	ldr	r3, [r6, #0]
 8016ce4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8016ce6:	601a      	str	r2, [r3, #0]
 8016ce8:	e7f3      	b.n	8016cd2 <_svfprintf_r+0x9e2>
 8016cea:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8016cee:	d003      	beq.n	8016cf8 <_svfprintf_r+0xa08>
 8016cf0:	6833      	ldr	r3, [r6, #0]
 8016cf2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8016cf4:	801a      	strh	r2, [r3, #0]
 8016cf6:	e7ec      	b.n	8016cd2 <_svfprintf_r+0x9e2>
 8016cf8:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8016cfc:	d0f1      	beq.n	8016ce2 <_svfprintf_r+0x9f2>
 8016cfe:	6833      	ldr	r3, [r6, #0]
 8016d00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8016d02:	701a      	strb	r2, [r3, #0]
 8016d04:	e7e5      	b.n	8016cd2 <_svfprintf_r+0x9e2>
 8016d06:	f04b 0b10 	orr.w	fp, fp, #16
 8016d0a:	f01b 0320 	ands.w	r3, fp, #32
 8016d0e:	d01f      	beq.n	8016d50 <_svfprintf_r+0xa60>
 8016d10:	1df3      	adds	r3, r6, #7
 8016d12:	f023 0307 	bic.w	r3, r3, #7
 8016d16:	461a      	mov	r2, r3
 8016d18:	685d      	ldr	r5, [r3, #4]
 8016d1a:	f852 6b08 	ldr.w	r6, [r2], #8
 8016d1e:	9207      	str	r2, [sp, #28]
 8016d20:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 8016d24:	2300      	movs	r3, #0
 8016d26:	2200      	movs	r2, #0
 8016d28:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 8016d2c:	9a04      	ldr	r2, [sp, #16]
 8016d2e:	3201      	adds	r2, #1
 8016d30:	f000 848d 	beq.w	801764e <_svfprintf_r+0x135e>
 8016d34:	ea56 0205 	orrs.w	r2, r6, r5
 8016d38:	f02b 0780 	bic.w	r7, fp, #128	; 0x80
 8016d3c:	f040 848c 	bne.w	8017658 <_svfprintf_r+0x1368>
 8016d40:	9a04      	ldr	r2, [sp, #16]
 8016d42:	2a00      	cmp	r2, #0
 8016d44:	f000 80f9 	beq.w	8016f3a <_svfprintf_r+0xc4a>
 8016d48:	2b01      	cmp	r3, #1
 8016d4a:	f040 8488 	bne.w	801765e <_svfprintf_r+0x136e>
 8016d4e:	e09f      	b.n	8016e90 <_svfprintf_r+0xba0>
 8016d50:	4632      	mov	r2, r6
 8016d52:	f01b 0510 	ands.w	r5, fp, #16
 8016d56:	f852 6b04 	ldr.w	r6, [r2], #4
 8016d5a:	9207      	str	r2, [sp, #28]
 8016d5c:	d001      	beq.n	8016d62 <_svfprintf_r+0xa72>
 8016d5e:	461d      	mov	r5, r3
 8016d60:	e7de      	b.n	8016d20 <_svfprintf_r+0xa30>
 8016d62:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8016d66:	d001      	beq.n	8016d6c <_svfprintf_r+0xa7c>
 8016d68:	b2b6      	uxth	r6, r6
 8016d6a:	e7d9      	b.n	8016d20 <_svfprintf_r+0xa30>
 8016d6c:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 8016d70:	d0d6      	beq.n	8016d20 <_svfprintf_r+0xa30>
 8016d72:	b2f6      	uxtb	r6, r6
 8016d74:	e7f3      	b.n	8016d5e <_svfprintf_r+0xa6e>
 8016d76:	4633      	mov	r3, r6
 8016d78:	2278      	movs	r2, #120	; 0x78
 8016d7a:	f853 6b04 	ldr.w	r6, [r3], #4
 8016d7e:	9307      	str	r3, [sp, #28]
 8016d80:	2330      	movs	r3, #48	; 0x30
 8016d82:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 8016d86:	4ba3      	ldr	r3, [pc, #652]	; (8017014 <_svfprintf_r+0xd24>)
 8016d88:	9316      	str	r3, [sp, #88]	; 0x58
 8016d8a:	2500      	movs	r5, #0
 8016d8c:	f04b 0b02 	orr.w	fp, fp, #2
 8016d90:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8016d94:	2302      	movs	r3, #2
 8016d96:	9206      	str	r2, [sp, #24]
 8016d98:	e7c5      	b.n	8016d26 <_svfprintf_r+0xa36>
 8016d9a:	4633      	mov	r3, r6
 8016d9c:	2500      	movs	r5, #0
 8016d9e:	f853 9b04 	ldr.w	r9, [r3], #4
 8016da2:	9307      	str	r3, [sp, #28]
 8016da4:	9b04      	ldr	r3, [sp, #16]
 8016da6:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
 8016daa:	1c58      	adds	r0, r3, #1
 8016dac:	d010      	beq.n	8016dd0 <_svfprintf_r+0xae0>
 8016dae:	461a      	mov	r2, r3
 8016db0:	4629      	mov	r1, r5
 8016db2:	4648      	mov	r0, r9
 8016db4:	f7e9 fa0c 	bl	80001d0 <memchr>
 8016db8:	9003      	str	r0, [sp, #12]
 8016dba:	2800      	cmp	r0, #0
 8016dbc:	f000 80d4 	beq.w	8016f68 <_svfprintf_r+0xc78>
 8016dc0:	eba0 0309 	sub.w	r3, r0, r9
 8016dc4:	e9cd 5303 	strd	r5, r3, [sp, #12]
 8016dc8:	e9cd 5508 	strd	r5, r5, [sp, #32]
 8016dcc:	462e      	mov	r6, r5
 8016dce:	e5bb      	b.n	8016948 <_svfprintf_r+0x658>
 8016dd0:	4648      	mov	r0, r9
 8016dd2:	f7e9 fa4d 	bl	8000270 <strlen>
 8016dd6:	e9cd 5003 	strd	r5, r0, [sp, #12]
 8016dda:	e45f      	b.n	801669c <_svfprintf_r+0x3ac>
 8016ddc:	f04b 0b10 	orr.w	fp, fp, #16
 8016de0:	f01b 0320 	ands.w	r3, fp, #32
 8016de4:	d009      	beq.n	8016dfa <_svfprintf_r+0xb0a>
 8016de6:	1df3      	adds	r3, r6, #7
 8016de8:	f023 0307 	bic.w	r3, r3, #7
 8016dec:	461a      	mov	r2, r3
 8016dee:	685d      	ldr	r5, [r3, #4]
 8016df0:	f852 6b08 	ldr.w	r6, [r2], #8
 8016df4:	9207      	str	r2, [sp, #28]
 8016df6:	2301      	movs	r3, #1
 8016df8:	e795      	b.n	8016d26 <_svfprintf_r+0xa36>
 8016dfa:	4632      	mov	r2, r6
 8016dfc:	f01b 0510 	ands.w	r5, fp, #16
 8016e00:	f852 6b04 	ldr.w	r6, [r2], #4
 8016e04:	9207      	str	r2, [sp, #28]
 8016e06:	d001      	beq.n	8016e0c <_svfprintf_r+0xb1c>
 8016e08:	461d      	mov	r5, r3
 8016e0a:	e7f4      	b.n	8016df6 <_svfprintf_r+0xb06>
 8016e0c:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8016e10:	d001      	beq.n	8016e16 <_svfprintf_r+0xb26>
 8016e12:	b2b6      	uxth	r6, r6
 8016e14:	e7ef      	b.n	8016df6 <_svfprintf_r+0xb06>
 8016e16:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 8016e1a:	d0ec      	beq.n	8016df6 <_svfprintf_r+0xb06>
 8016e1c:	b2f6      	uxtb	r6, r6
 8016e1e:	e7f3      	b.n	8016e08 <_svfprintf_r+0xb18>
 8016e20:	4b7d      	ldr	r3, [pc, #500]	; (8017018 <_svfprintf_r+0xd28>)
 8016e22:	9316      	str	r3, [sp, #88]	; 0x58
 8016e24:	f01b 0320 	ands.w	r3, fp, #32
 8016e28:	d01b      	beq.n	8016e62 <_svfprintf_r+0xb72>
 8016e2a:	1df3      	adds	r3, r6, #7
 8016e2c:	f023 0307 	bic.w	r3, r3, #7
 8016e30:	461a      	mov	r2, r3
 8016e32:	685d      	ldr	r5, [r3, #4]
 8016e34:	f852 6b08 	ldr.w	r6, [r2], #8
 8016e38:	9207      	str	r2, [sp, #28]
 8016e3a:	f01b 0f01 	tst.w	fp, #1
 8016e3e:	d00a      	beq.n	8016e56 <_svfprintf_r+0xb66>
 8016e40:	ea56 0305 	orrs.w	r3, r6, r5
 8016e44:	d007      	beq.n	8016e56 <_svfprintf_r+0xb66>
 8016e46:	2330      	movs	r3, #48	; 0x30
 8016e48:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 8016e4c:	9b06      	ldr	r3, [sp, #24]
 8016e4e:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 8016e52:	f04b 0b02 	orr.w	fp, fp, #2
 8016e56:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 8016e5a:	2302      	movs	r3, #2
 8016e5c:	e763      	b.n	8016d26 <_svfprintf_r+0xa36>
 8016e5e:	4b6d      	ldr	r3, [pc, #436]	; (8017014 <_svfprintf_r+0xd24>)
 8016e60:	e7df      	b.n	8016e22 <_svfprintf_r+0xb32>
 8016e62:	4632      	mov	r2, r6
 8016e64:	f01b 0510 	ands.w	r5, fp, #16
 8016e68:	f852 6b04 	ldr.w	r6, [r2], #4
 8016e6c:	9207      	str	r2, [sp, #28]
 8016e6e:	d001      	beq.n	8016e74 <_svfprintf_r+0xb84>
 8016e70:	461d      	mov	r5, r3
 8016e72:	e7e2      	b.n	8016e3a <_svfprintf_r+0xb4a>
 8016e74:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8016e78:	d001      	beq.n	8016e7e <_svfprintf_r+0xb8e>
 8016e7a:	b2b6      	uxth	r6, r6
 8016e7c:	e7dd      	b.n	8016e3a <_svfprintf_r+0xb4a>
 8016e7e:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 8016e82:	d0da      	beq.n	8016e3a <_svfprintf_r+0xb4a>
 8016e84:	b2f6      	uxtb	r6, r6
 8016e86:	e7f3      	b.n	8016e70 <_svfprintf_r+0xb80>
 8016e88:	2e0a      	cmp	r6, #10
 8016e8a:	f175 0300 	sbcs.w	r3, r5, #0
 8016e8e:	d205      	bcs.n	8016e9c <_svfprintf_r+0xbac>
 8016e90:	3630      	adds	r6, #48	; 0x30
 8016e92:	f88d 6137 	strb.w	r6, [sp, #311]	; 0x137
 8016e96:	f20d 1937 	addw	r9, sp, #311	; 0x137
 8016e9a:	e3fb      	b.n	8017694 <_svfprintf_r+0x13a4>
 8016e9c:	2300      	movs	r3, #0
 8016e9e:	9305      	str	r3, [sp, #20]
 8016ea0:	f407 6380 	and.w	r3, r7, #1024	; 0x400
 8016ea4:	f50d 7b9c 	add.w	fp, sp, #312	; 0x138
 8016ea8:	9303      	str	r3, [sp, #12]
 8016eaa:	220a      	movs	r2, #10
 8016eac:	2300      	movs	r3, #0
 8016eae:	4630      	mov	r0, r6
 8016eb0:	4629      	mov	r1, r5
 8016eb2:	f7e9 fee9 	bl	8000c88 <__aeabi_uldivmod>
 8016eb6:	9b05      	ldr	r3, [sp, #20]
 8016eb8:	3301      	adds	r3, #1
 8016eba:	9305      	str	r3, [sp, #20]
 8016ebc:	9b03      	ldr	r3, [sp, #12]
 8016ebe:	3230      	adds	r2, #48	; 0x30
 8016ec0:	f10b 39ff 	add.w	r9, fp, #4294967295
 8016ec4:	f80b 2c01 	strb.w	r2, [fp, #-1]
 8016ec8:	b1d3      	cbz	r3, 8016f00 <_svfprintf_r+0xc10>
 8016eca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016ecc:	9a05      	ldr	r2, [sp, #20]
 8016ece:	781b      	ldrb	r3, [r3, #0]
 8016ed0:	429a      	cmp	r2, r3
 8016ed2:	d115      	bne.n	8016f00 <_svfprintf_r+0xc10>
 8016ed4:	2aff      	cmp	r2, #255	; 0xff
 8016ed6:	d013      	beq.n	8016f00 <_svfprintf_r+0xc10>
 8016ed8:	2e0a      	cmp	r6, #10
 8016eda:	f175 0300 	sbcs.w	r3, r5, #0
 8016ede:	d30f      	bcc.n	8016f00 <_svfprintf_r+0xc10>
 8016ee0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8016ee2:	9914      	ldr	r1, [sp, #80]	; 0x50
 8016ee4:	eba9 0903 	sub.w	r9, r9, r3
 8016ee8:	461a      	mov	r2, r3
 8016eea:	4648      	mov	r0, r9
 8016eec:	f004 f9f7 	bl	801b2de <strncpy>
 8016ef0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016ef2:	785b      	ldrb	r3, [r3, #1]
 8016ef4:	b11b      	cbz	r3, 8016efe <_svfprintf_r+0xc0e>
 8016ef6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016ef8:	3301      	adds	r3, #1
 8016efa:	930a      	str	r3, [sp, #40]	; 0x28
 8016efc:	2300      	movs	r3, #0
 8016efe:	9305      	str	r3, [sp, #20]
 8016f00:	2300      	movs	r3, #0
 8016f02:	220a      	movs	r2, #10
 8016f04:	4630      	mov	r0, r6
 8016f06:	4629      	mov	r1, r5
 8016f08:	f7e9 febe 	bl	8000c88 <__aeabi_uldivmod>
 8016f0c:	2e0a      	cmp	r6, #10
 8016f0e:	f175 0300 	sbcs.w	r3, r5, #0
 8016f12:	f0c0 83bf 	bcc.w	8017694 <_svfprintf_r+0x13a4>
 8016f16:	4606      	mov	r6, r0
 8016f18:	460d      	mov	r5, r1
 8016f1a:	46cb      	mov	fp, r9
 8016f1c:	e7c5      	b.n	8016eaa <_svfprintf_r+0xbba>
 8016f1e:	f006 030f 	and.w	r3, r6, #15
 8016f22:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8016f24:	0936      	lsrs	r6, r6, #4
 8016f26:	5cd3      	ldrb	r3, [r2, r3]
 8016f28:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8016f2c:	ea46 7605 	orr.w	r6, r6, r5, lsl #28
 8016f30:	092d      	lsrs	r5, r5, #4
 8016f32:	ea56 0305 	orrs.w	r3, r6, r5
 8016f36:	d1f2      	bne.n	8016f1e <_svfprintf_r+0xc2e>
 8016f38:	e3ac      	b.n	8017694 <_svfprintf_r+0x13a4>
 8016f3a:	b933      	cbnz	r3, 8016f4a <_svfprintf_r+0xc5a>
 8016f3c:	f01b 0f01 	tst.w	fp, #1
 8016f40:	d003      	beq.n	8016f4a <_svfprintf_r+0xc5a>
 8016f42:	2330      	movs	r3, #48	; 0x30
 8016f44:	f88d 3137 	strb.w	r3, [sp, #311]	; 0x137
 8016f48:	e7a5      	b.n	8016e96 <_svfprintf_r+0xba6>
 8016f4a:	f50d 799c 	add.w	r9, sp, #312	; 0x138
 8016f4e:	e3a1      	b.n	8017694 <_svfprintf_r+0x13a4>
 8016f50:	9b06      	ldr	r3, [sp, #24]
 8016f52:	2b00      	cmp	r3, #0
 8016f54:	f000 8370 	beq.w	8017638 <_svfprintf_r+0x1348>
 8016f58:	2000      	movs	r0, #0
 8016f5a:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 8016f5e:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 8016f62:	9607      	str	r6, [sp, #28]
 8016f64:	f7ff bb29 	b.w	80165ba <_svfprintf_r+0x2ca>
 8016f68:	9e03      	ldr	r6, [sp, #12]
 8016f6a:	f7ff bb98 	b.w	801669e <_svfprintf_r+0x3ae>
 8016f6e:	2010      	movs	r0, #16
 8016f70:	4402      	add	r2, r0
 8016f72:	2b07      	cmp	r3, #7
 8016f74:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8016f78:	6060      	str	r0, [r4, #4]
 8016f7a:	dd08      	ble.n	8016f8e <_svfprintf_r+0xc9e>
 8016f7c:	aa22      	add	r2, sp, #136	; 0x88
 8016f7e:	4641      	mov	r1, r8
 8016f80:	4650      	mov	r0, sl
 8016f82:	f004 f9bf 	bl	801b304 <__ssprint_r>
 8016f86:	2800      	cmp	r0, #0
 8016f88:	f040 8334 	bne.w	80175f4 <_svfprintf_r+0x1304>
 8016f8c:	a925      	add	r1, sp, #148	; 0x94
 8016f8e:	3f10      	subs	r7, #16
 8016f90:	460c      	mov	r4, r1
 8016f92:	e4f4      	b.n	801697e <_svfprintf_r+0x68e>
 8016f94:	460c      	mov	r4, r1
 8016f96:	e50d      	b.n	80169b4 <_svfprintf_r+0x6c4>
 8016f98:	aa22      	add	r2, sp, #136	; 0x88
 8016f9a:	4641      	mov	r1, r8
 8016f9c:	4650      	mov	r0, sl
 8016f9e:	f004 f9b1 	bl	801b304 <__ssprint_r>
 8016fa2:	2800      	cmp	r0, #0
 8016fa4:	f040 8326 	bne.w	80175f4 <_svfprintf_r+0x1304>
 8016fa8:	ac25      	add	r4, sp, #148	; 0x94
 8016faa:	e515      	b.n	80169d8 <_svfprintf_r+0x6e8>
 8016fac:	aa22      	add	r2, sp, #136	; 0x88
 8016fae:	4641      	mov	r1, r8
 8016fb0:	4650      	mov	r0, sl
 8016fb2:	f004 f9a7 	bl	801b304 <__ssprint_r>
 8016fb6:	2800      	cmp	r0, #0
 8016fb8:	f040 831c 	bne.w	80175f4 <_svfprintf_r+0x1304>
 8016fbc:	ac25      	add	r4, sp, #148	; 0x94
 8016fbe:	e51b      	b.n	80169f8 <_svfprintf_r+0x708>
 8016fc0:	2010      	movs	r0, #16
 8016fc2:	4402      	add	r2, r0
 8016fc4:	2b07      	cmp	r3, #7
 8016fc6:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8016fca:	6060      	str	r0, [r4, #4]
 8016fcc:	dd08      	ble.n	8016fe0 <_svfprintf_r+0xcf0>
 8016fce:	aa22      	add	r2, sp, #136	; 0x88
 8016fd0:	4641      	mov	r1, r8
 8016fd2:	4650      	mov	r0, sl
 8016fd4:	f004 f996 	bl	801b304 <__ssprint_r>
 8016fd8:	2800      	cmp	r0, #0
 8016fda:	f040 830b 	bne.w	80175f4 <_svfprintf_r+0x1304>
 8016fde:	a925      	add	r1, sp, #148	; 0x94
 8016fe0:	3f10      	subs	r7, #16
 8016fe2:	460c      	mov	r4, r1
 8016fe4:	e510      	b.n	8016a08 <_svfprintf_r+0x718>
 8016fe6:	460c      	mov	r4, r1
 8016fe8:	e529      	b.n	8016a3e <_svfprintf_r+0x74e>
 8016fea:	2010      	movs	r0, #16
 8016fec:	4402      	add	r2, r0
 8016fee:	2b07      	cmp	r3, #7
 8016ff0:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8016ff4:	6060      	str	r0, [r4, #4]
 8016ff6:	dd08      	ble.n	801700a <_svfprintf_r+0xd1a>
 8016ff8:	aa22      	add	r2, sp, #136	; 0x88
 8016ffa:	4641      	mov	r1, r8
 8016ffc:	4650      	mov	r0, sl
 8016ffe:	f004 f981 	bl	801b304 <__ssprint_r>
 8017002:	2800      	cmp	r0, #0
 8017004:	f040 82f6 	bne.w	80175f4 <_svfprintf_r+0x1304>
 8017008:	a925      	add	r1, sp, #148	; 0x94
 801700a:	3e10      	subs	r6, #16
 801700c:	460c      	mov	r4, r1
 801700e:	e529      	b.n	8016a64 <_svfprintf_r+0x774>
 8017010:	460c      	mov	r4, r1
 8017012:	e541      	b.n	8016a98 <_svfprintf_r+0x7a8>
 8017014:	080251b8 	.word	0x080251b8
 8017018:	080251c9 	.word	0x080251c9
 801701c:	9b06      	ldr	r3, [sp, #24]
 801701e:	2b65      	cmp	r3, #101	; 0x65
 8017020:	f340 8230 	ble.w	8017484 <_svfprintf_r+0x1194>
 8017024:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8017028:	2200      	movs	r2, #0
 801702a:	2300      	movs	r3, #0
 801702c:	f7e9 fd4c 	bl	8000ac8 <__aeabi_dcmpeq>
 8017030:	2800      	cmp	r0, #0
 8017032:	d068      	beq.n	8017106 <_svfprintf_r+0xe16>
 8017034:	4b6d      	ldr	r3, [pc, #436]	; (80171ec <_svfprintf_r+0xefc>)
 8017036:	6023      	str	r3, [r4, #0]
 8017038:	2301      	movs	r3, #1
 801703a:	441e      	add	r6, r3
 801703c:	6063      	str	r3, [r4, #4]
 801703e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017040:	9624      	str	r6, [sp, #144]	; 0x90
 8017042:	3301      	adds	r3, #1
 8017044:	2b07      	cmp	r3, #7
 8017046:	9323      	str	r3, [sp, #140]	; 0x8c
 8017048:	dc37      	bgt.n	80170ba <_svfprintf_r+0xdca>
 801704a:	3408      	adds	r4, #8
 801704c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 801704e:	9a05      	ldr	r2, [sp, #20]
 8017050:	4293      	cmp	r3, r2
 8017052:	db03      	blt.n	801705c <_svfprintf_r+0xd6c>
 8017054:	f01b 0f01 	tst.w	fp, #1
 8017058:	f43f ad30 	beq.w	8016abc <_svfprintf_r+0x7cc>
 801705c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801705e:	6023      	str	r3, [r4, #0]
 8017060:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017062:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8017064:	6063      	str	r3, [r4, #4]
 8017066:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8017068:	4413      	add	r3, r2
 801706a:	9324      	str	r3, [sp, #144]	; 0x90
 801706c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801706e:	3301      	adds	r3, #1
 8017070:	2b07      	cmp	r3, #7
 8017072:	9323      	str	r3, [sp, #140]	; 0x8c
 8017074:	dc2b      	bgt.n	80170ce <_svfprintf_r+0xdde>
 8017076:	3408      	adds	r4, #8
 8017078:	9b05      	ldr	r3, [sp, #20]
 801707a:	1e5d      	subs	r5, r3, #1
 801707c:	2d00      	cmp	r5, #0
 801707e:	f77f ad1d 	ble.w	8016abc <_svfprintf_r+0x7cc>
 8017082:	4e5b      	ldr	r6, [pc, #364]	; (80171f0 <_svfprintf_r+0xf00>)
 8017084:	2710      	movs	r7, #16
 8017086:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 801708a:	2d10      	cmp	r5, #16
 801708c:	f103 0301 	add.w	r3, r3, #1
 8017090:	f104 0108 	add.w	r1, r4, #8
 8017094:	6026      	str	r6, [r4, #0]
 8017096:	dc24      	bgt.n	80170e2 <_svfprintf_r+0xdf2>
 8017098:	6065      	str	r5, [r4, #4]
 801709a:	2b07      	cmp	r3, #7
 801709c:	4415      	add	r5, r2
 801709e:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 80170a2:	f340 8286 	ble.w	80175b2 <_svfprintf_r+0x12c2>
 80170a6:	aa22      	add	r2, sp, #136	; 0x88
 80170a8:	4641      	mov	r1, r8
 80170aa:	4650      	mov	r0, sl
 80170ac:	f004 f92a 	bl	801b304 <__ssprint_r>
 80170b0:	2800      	cmp	r0, #0
 80170b2:	f040 829f 	bne.w	80175f4 <_svfprintf_r+0x1304>
 80170b6:	ac25      	add	r4, sp, #148	; 0x94
 80170b8:	e500      	b.n	8016abc <_svfprintf_r+0x7cc>
 80170ba:	aa22      	add	r2, sp, #136	; 0x88
 80170bc:	4641      	mov	r1, r8
 80170be:	4650      	mov	r0, sl
 80170c0:	f004 f920 	bl	801b304 <__ssprint_r>
 80170c4:	2800      	cmp	r0, #0
 80170c6:	f040 8295 	bne.w	80175f4 <_svfprintf_r+0x1304>
 80170ca:	ac25      	add	r4, sp, #148	; 0x94
 80170cc:	e7be      	b.n	801704c <_svfprintf_r+0xd5c>
 80170ce:	aa22      	add	r2, sp, #136	; 0x88
 80170d0:	4641      	mov	r1, r8
 80170d2:	4650      	mov	r0, sl
 80170d4:	f004 f916 	bl	801b304 <__ssprint_r>
 80170d8:	2800      	cmp	r0, #0
 80170da:	f040 828b 	bne.w	80175f4 <_svfprintf_r+0x1304>
 80170de:	ac25      	add	r4, sp, #148	; 0x94
 80170e0:	e7ca      	b.n	8017078 <_svfprintf_r+0xd88>
 80170e2:	3210      	adds	r2, #16
 80170e4:	2b07      	cmp	r3, #7
 80170e6:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80170ea:	6067      	str	r7, [r4, #4]
 80170ec:	dd08      	ble.n	8017100 <_svfprintf_r+0xe10>
 80170ee:	aa22      	add	r2, sp, #136	; 0x88
 80170f0:	4641      	mov	r1, r8
 80170f2:	4650      	mov	r0, sl
 80170f4:	f004 f906 	bl	801b304 <__ssprint_r>
 80170f8:	2800      	cmp	r0, #0
 80170fa:	f040 827b 	bne.w	80175f4 <_svfprintf_r+0x1304>
 80170fe:	a925      	add	r1, sp, #148	; 0x94
 8017100:	3d10      	subs	r5, #16
 8017102:	460c      	mov	r4, r1
 8017104:	e7bf      	b.n	8017086 <_svfprintf_r+0xd96>
 8017106:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8017108:	2b00      	cmp	r3, #0
 801710a:	dc73      	bgt.n	80171f4 <_svfprintf_r+0xf04>
 801710c:	4b37      	ldr	r3, [pc, #220]	; (80171ec <_svfprintf_r+0xefc>)
 801710e:	6023      	str	r3, [r4, #0]
 8017110:	2301      	movs	r3, #1
 8017112:	441e      	add	r6, r3
 8017114:	6063      	str	r3, [r4, #4]
 8017116:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017118:	9624      	str	r6, [sp, #144]	; 0x90
 801711a:	3301      	adds	r3, #1
 801711c:	2b07      	cmp	r3, #7
 801711e:	9323      	str	r3, [sp, #140]	; 0x8c
 8017120:	dc3d      	bgt.n	801719e <_svfprintf_r+0xeae>
 8017122:	3408      	adds	r4, #8
 8017124:	9905      	ldr	r1, [sp, #20]
 8017126:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8017128:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801712a:	430a      	orrs	r2, r1
 801712c:	f00b 0101 	and.w	r1, fp, #1
 8017130:	430a      	orrs	r2, r1
 8017132:	f43f acc3 	beq.w	8016abc <_svfprintf_r+0x7cc>
 8017136:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8017138:	6022      	str	r2, [r4, #0]
 801713a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801713c:	6062      	str	r2, [r4, #4]
 801713e:	4413      	add	r3, r2
 8017140:	9324      	str	r3, [sp, #144]	; 0x90
 8017142:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017144:	3301      	adds	r3, #1
 8017146:	2b07      	cmp	r3, #7
 8017148:	9323      	str	r3, [sp, #140]	; 0x8c
 801714a:	dc32      	bgt.n	80171b2 <_svfprintf_r+0xec2>
 801714c:	3408      	adds	r4, #8
 801714e:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8017150:	2d00      	cmp	r5, #0
 8017152:	da1b      	bge.n	801718c <_svfprintf_r+0xe9c>
 8017154:	4e26      	ldr	r6, [pc, #152]	; (80171f0 <_svfprintf_r+0xf00>)
 8017156:	426d      	negs	r5, r5
 8017158:	4623      	mov	r3, r4
 801715a:	2710      	movs	r7, #16
 801715c:	e9dd 2123 	ldrd	r2, r1, [sp, #140]	; 0x8c
 8017160:	2d10      	cmp	r5, #16
 8017162:	f102 0201 	add.w	r2, r2, #1
 8017166:	f104 0408 	add.w	r4, r4, #8
 801716a:	601e      	str	r6, [r3, #0]
 801716c:	dc2b      	bgt.n	80171c6 <_svfprintf_r+0xed6>
 801716e:	605d      	str	r5, [r3, #4]
 8017170:	2a07      	cmp	r2, #7
 8017172:	440d      	add	r5, r1
 8017174:	e9cd 2523 	strd	r2, r5, [sp, #140]	; 0x8c
 8017178:	dd08      	ble.n	801718c <_svfprintf_r+0xe9c>
 801717a:	aa22      	add	r2, sp, #136	; 0x88
 801717c:	4641      	mov	r1, r8
 801717e:	4650      	mov	r0, sl
 8017180:	f004 f8c0 	bl	801b304 <__ssprint_r>
 8017184:	2800      	cmp	r0, #0
 8017186:	f040 8235 	bne.w	80175f4 <_svfprintf_r+0x1304>
 801718a:	ac25      	add	r4, sp, #148	; 0x94
 801718c:	9b05      	ldr	r3, [sp, #20]
 801718e:	9a05      	ldr	r2, [sp, #20]
 8017190:	6063      	str	r3, [r4, #4]
 8017192:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8017194:	f8c4 9000 	str.w	r9, [r4]
 8017198:	4413      	add	r3, r2
 801719a:	9324      	str	r3, [sp, #144]	; 0x90
 801719c:	e487      	b.n	8016aae <_svfprintf_r+0x7be>
 801719e:	aa22      	add	r2, sp, #136	; 0x88
 80171a0:	4641      	mov	r1, r8
 80171a2:	4650      	mov	r0, sl
 80171a4:	f004 f8ae 	bl	801b304 <__ssprint_r>
 80171a8:	2800      	cmp	r0, #0
 80171aa:	f040 8223 	bne.w	80175f4 <_svfprintf_r+0x1304>
 80171ae:	ac25      	add	r4, sp, #148	; 0x94
 80171b0:	e7b8      	b.n	8017124 <_svfprintf_r+0xe34>
 80171b2:	aa22      	add	r2, sp, #136	; 0x88
 80171b4:	4641      	mov	r1, r8
 80171b6:	4650      	mov	r0, sl
 80171b8:	f004 f8a4 	bl	801b304 <__ssprint_r>
 80171bc:	2800      	cmp	r0, #0
 80171be:	f040 8219 	bne.w	80175f4 <_svfprintf_r+0x1304>
 80171c2:	ac25      	add	r4, sp, #148	; 0x94
 80171c4:	e7c3      	b.n	801714e <_svfprintf_r+0xe5e>
 80171c6:	3110      	adds	r1, #16
 80171c8:	2a07      	cmp	r2, #7
 80171ca:	e9cd 2123 	strd	r2, r1, [sp, #140]	; 0x8c
 80171ce:	605f      	str	r7, [r3, #4]
 80171d0:	dd08      	ble.n	80171e4 <_svfprintf_r+0xef4>
 80171d2:	aa22      	add	r2, sp, #136	; 0x88
 80171d4:	4641      	mov	r1, r8
 80171d6:	4650      	mov	r0, sl
 80171d8:	f004 f894 	bl	801b304 <__ssprint_r>
 80171dc:	2800      	cmp	r0, #0
 80171de:	f040 8209 	bne.w	80175f4 <_svfprintf_r+0x1304>
 80171e2:	ac25      	add	r4, sp, #148	; 0x94
 80171e4:	3d10      	subs	r5, #16
 80171e6:	4623      	mov	r3, r4
 80171e8:	e7b8      	b.n	801715c <_svfprintf_r+0xe6c>
 80171ea:	bf00      	nop
 80171ec:	080251da 	.word	0x080251da
 80171f0:	080251ec 	.word	0x080251ec
 80171f4:	9f05      	ldr	r7, [sp, #20]
 80171f6:	42af      	cmp	r7, r5
 80171f8:	bfa8      	it	ge
 80171fa:	462f      	movge	r7, r5
 80171fc:	2f00      	cmp	r7, #0
 80171fe:	dd0a      	ble.n	8017216 <_svfprintf_r+0xf26>
 8017200:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017202:	3301      	adds	r3, #1
 8017204:	443e      	add	r6, r7
 8017206:	2b07      	cmp	r3, #7
 8017208:	e9c4 9700 	strd	r9, r7, [r4]
 801720c:	9624      	str	r6, [sp, #144]	; 0x90
 801720e:	9323      	str	r3, [sp, #140]	; 0x8c
 8017210:	f300 8085 	bgt.w	801731e <_svfprintf_r+0x102e>
 8017214:	3408      	adds	r4, #8
 8017216:	2f00      	cmp	r7, #0
 8017218:	bfac      	ite	ge
 801721a:	1bee      	subge	r6, r5, r7
 801721c:	462e      	movlt	r6, r5
 801721e:	2e00      	cmp	r6, #0
 8017220:	dd19      	ble.n	8017256 <_svfprintf_r+0xf66>
 8017222:	4f97      	ldr	r7, [pc, #604]	; (8017480 <_svfprintf_r+0x1190>)
 8017224:	6027      	str	r7, [r4, #0]
 8017226:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 801722a:	2e10      	cmp	r6, #16
 801722c:	f103 0301 	add.w	r3, r3, #1
 8017230:	f104 0108 	add.w	r1, r4, #8
 8017234:	dc7d      	bgt.n	8017332 <_svfprintf_r+0x1042>
 8017236:	6066      	str	r6, [r4, #4]
 8017238:	2b07      	cmp	r3, #7
 801723a:	4416      	add	r6, r2
 801723c:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8017240:	f340 808a 	ble.w	8017358 <_svfprintf_r+0x1068>
 8017244:	aa22      	add	r2, sp, #136	; 0x88
 8017246:	4641      	mov	r1, r8
 8017248:	4650      	mov	r0, sl
 801724a:	f004 f85b 	bl	801b304 <__ssprint_r>
 801724e:	2800      	cmp	r0, #0
 8017250:	f040 81d0 	bne.w	80175f4 <_svfprintf_r+0x1304>
 8017254:	ac25      	add	r4, sp, #148	; 0x94
 8017256:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 801725a:	444d      	add	r5, r9
 801725c:	d00a      	beq.n	8017274 <_svfprintf_r+0xf84>
 801725e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017260:	2b00      	cmp	r3, #0
 8017262:	d17b      	bne.n	801735c <_svfprintf_r+0x106c>
 8017264:	9b08      	ldr	r3, [sp, #32]
 8017266:	2b00      	cmp	r3, #0
 8017268:	d17b      	bne.n	8017362 <_svfprintf_r+0x1072>
 801726a:	9b05      	ldr	r3, [sp, #20]
 801726c:	444b      	add	r3, r9
 801726e:	429d      	cmp	r5, r3
 8017270:	bf28      	it	cs
 8017272:	461d      	movcs	r5, r3
 8017274:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8017276:	9a05      	ldr	r2, [sp, #20]
 8017278:	4293      	cmp	r3, r2
 801727a:	db02      	blt.n	8017282 <_svfprintf_r+0xf92>
 801727c:	f01b 0f01 	tst.w	fp, #1
 8017280:	d00e      	beq.n	80172a0 <_svfprintf_r+0xfb0>
 8017282:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8017284:	6023      	str	r3, [r4, #0]
 8017286:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017288:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801728a:	6063      	str	r3, [r4, #4]
 801728c:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801728e:	4413      	add	r3, r2
 8017290:	9324      	str	r3, [sp, #144]	; 0x90
 8017292:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017294:	3301      	adds	r3, #1
 8017296:	2b07      	cmp	r3, #7
 8017298:	9323      	str	r3, [sp, #140]	; 0x8c
 801729a:	f300 80dd 	bgt.w	8017458 <_svfprintf_r+0x1168>
 801729e:	3408      	adds	r4, #8
 80172a0:	9b05      	ldr	r3, [sp, #20]
 80172a2:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 80172a4:	eb09 0203 	add.w	r2, r9, r3
 80172a8:	1b9e      	subs	r6, r3, r6
 80172aa:	1b52      	subs	r2, r2, r5
 80172ac:	4296      	cmp	r6, r2
 80172ae:	bfa8      	it	ge
 80172b0:	4616      	movge	r6, r2
 80172b2:	2e00      	cmp	r6, #0
 80172b4:	dd0b      	ble.n	80172ce <_svfprintf_r+0xfde>
 80172b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80172b8:	4433      	add	r3, r6
 80172ba:	9324      	str	r3, [sp, #144]	; 0x90
 80172bc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80172be:	3301      	adds	r3, #1
 80172c0:	2b07      	cmp	r3, #7
 80172c2:	e9c4 5600 	strd	r5, r6, [r4]
 80172c6:	9323      	str	r3, [sp, #140]	; 0x8c
 80172c8:	f300 80d0 	bgt.w	801746c <_svfprintf_r+0x117c>
 80172cc:	3408      	adds	r4, #8
 80172ce:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 80172d0:	9b05      	ldr	r3, [sp, #20]
 80172d2:	2e00      	cmp	r6, #0
 80172d4:	eba3 0505 	sub.w	r5, r3, r5
 80172d8:	bfa8      	it	ge
 80172da:	1bad      	subge	r5, r5, r6
 80172dc:	2d00      	cmp	r5, #0
 80172de:	f77f abed 	ble.w	8016abc <_svfprintf_r+0x7cc>
 80172e2:	4e67      	ldr	r6, [pc, #412]	; (8017480 <_svfprintf_r+0x1190>)
 80172e4:	2710      	movs	r7, #16
 80172e6:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80172ea:	2d10      	cmp	r5, #16
 80172ec:	f103 0301 	add.w	r3, r3, #1
 80172f0:	f104 0108 	add.w	r1, r4, #8
 80172f4:	6026      	str	r6, [r4, #0]
 80172f6:	f77f aecf 	ble.w	8017098 <_svfprintf_r+0xda8>
 80172fa:	3210      	adds	r2, #16
 80172fc:	2b07      	cmp	r3, #7
 80172fe:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8017302:	6067      	str	r7, [r4, #4]
 8017304:	dd08      	ble.n	8017318 <_svfprintf_r+0x1028>
 8017306:	aa22      	add	r2, sp, #136	; 0x88
 8017308:	4641      	mov	r1, r8
 801730a:	4650      	mov	r0, sl
 801730c:	f003 fffa 	bl	801b304 <__ssprint_r>
 8017310:	2800      	cmp	r0, #0
 8017312:	f040 816f 	bne.w	80175f4 <_svfprintf_r+0x1304>
 8017316:	a925      	add	r1, sp, #148	; 0x94
 8017318:	3d10      	subs	r5, #16
 801731a:	460c      	mov	r4, r1
 801731c:	e7e3      	b.n	80172e6 <_svfprintf_r+0xff6>
 801731e:	aa22      	add	r2, sp, #136	; 0x88
 8017320:	4641      	mov	r1, r8
 8017322:	4650      	mov	r0, sl
 8017324:	f003 ffee 	bl	801b304 <__ssprint_r>
 8017328:	2800      	cmp	r0, #0
 801732a:	f040 8163 	bne.w	80175f4 <_svfprintf_r+0x1304>
 801732e:	ac25      	add	r4, sp, #148	; 0x94
 8017330:	e771      	b.n	8017216 <_svfprintf_r+0xf26>
 8017332:	2010      	movs	r0, #16
 8017334:	4402      	add	r2, r0
 8017336:	2b07      	cmp	r3, #7
 8017338:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 801733c:	6060      	str	r0, [r4, #4]
 801733e:	dd08      	ble.n	8017352 <_svfprintf_r+0x1062>
 8017340:	aa22      	add	r2, sp, #136	; 0x88
 8017342:	4641      	mov	r1, r8
 8017344:	4650      	mov	r0, sl
 8017346:	f003 ffdd 	bl	801b304 <__ssprint_r>
 801734a:	2800      	cmp	r0, #0
 801734c:	f040 8152 	bne.w	80175f4 <_svfprintf_r+0x1304>
 8017350:	a925      	add	r1, sp, #148	; 0x94
 8017352:	3e10      	subs	r6, #16
 8017354:	460c      	mov	r4, r1
 8017356:	e765      	b.n	8017224 <_svfprintf_r+0xf34>
 8017358:	460c      	mov	r4, r1
 801735a:	e77c      	b.n	8017256 <_svfprintf_r+0xf66>
 801735c:	9b08      	ldr	r3, [sp, #32]
 801735e:	2b00      	cmp	r3, #0
 8017360:	d04a      	beq.n	80173f8 <_svfprintf_r+0x1108>
 8017362:	9b08      	ldr	r3, [sp, #32]
 8017364:	3b01      	subs	r3, #1
 8017366:	9308      	str	r3, [sp, #32]
 8017368:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801736a:	6023      	str	r3, [r4, #0]
 801736c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801736e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8017370:	6063      	str	r3, [r4, #4]
 8017372:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8017374:	4413      	add	r3, r2
 8017376:	9324      	str	r3, [sp, #144]	; 0x90
 8017378:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801737a:	3301      	adds	r3, #1
 801737c:	2b07      	cmp	r3, #7
 801737e:	9323      	str	r3, [sp, #140]	; 0x8c
 8017380:	dc41      	bgt.n	8017406 <_svfprintf_r+0x1116>
 8017382:	3408      	adds	r4, #8
 8017384:	9b05      	ldr	r3, [sp, #20]
 8017386:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8017388:	eb09 0703 	add.w	r7, r9, r3
 801738c:	1b7b      	subs	r3, r7, r5
 801738e:	7817      	ldrb	r7, [r2, #0]
 8017390:	429f      	cmp	r7, r3
 8017392:	bfa8      	it	ge
 8017394:	461f      	movge	r7, r3
 8017396:	2f00      	cmp	r7, #0
 8017398:	dd0a      	ble.n	80173b0 <_svfprintf_r+0x10c0>
 801739a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801739c:	443b      	add	r3, r7
 801739e:	9324      	str	r3, [sp, #144]	; 0x90
 80173a0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80173a2:	3301      	adds	r3, #1
 80173a4:	2b07      	cmp	r3, #7
 80173a6:	e9c4 5700 	strd	r5, r7, [r4]
 80173aa:	9323      	str	r3, [sp, #140]	; 0x8c
 80173ac:	dc35      	bgt.n	801741a <_svfprintf_r+0x112a>
 80173ae:	3408      	adds	r4, #8
 80173b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80173b2:	781e      	ldrb	r6, [r3, #0]
 80173b4:	2f00      	cmp	r7, #0
 80173b6:	bfa8      	it	ge
 80173b8:	1bf6      	subge	r6, r6, r7
 80173ba:	2e00      	cmp	r6, #0
 80173bc:	dd18      	ble.n	80173f0 <_svfprintf_r+0x1100>
 80173be:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80173c2:	482f      	ldr	r0, [pc, #188]	; (8017480 <_svfprintf_r+0x1190>)
 80173c4:	6020      	str	r0, [r4, #0]
 80173c6:	2e10      	cmp	r6, #16
 80173c8:	f103 0301 	add.w	r3, r3, #1
 80173cc:	f104 0108 	add.w	r1, r4, #8
 80173d0:	dc2d      	bgt.n	801742e <_svfprintf_r+0x113e>
 80173d2:	4432      	add	r2, r6
 80173d4:	2b07      	cmp	r3, #7
 80173d6:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80173da:	6066      	str	r6, [r4, #4]
 80173dc:	dd3a      	ble.n	8017454 <_svfprintf_r+0x1164>
 80173de:	aa22      	add	r2, sp, #136	; 0x88
 80173e0:	4641      	mov	r1, r8
 80173e2:	4650      	mov	r0, sl
 80173e4:	f003 ff8e 	bl	801b304 <__ssprint_r>
 80173e8:	2800      	cmp	r0, #0
 80173ea:	f040 8103 	bne.w	80175f4 <_svfprintf_r+0x1304>
 80173ee:	ac25      	add	r4, sp, #148	; 0x94
 80173f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80173f2:	781b      	ldrb	r3, [r3, #0]
 80173f4:	441d      	add	r5, r3
 80173f6:	e732      	b.n	801725e <_svfprintf_r+0xf6e>
 80173f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80173fa:	3b01      	subs	r3, #1
 80173fc:	930a      	str	r3, [sp, #40]	; 0x28
 80173fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017400:	3b01      	subs	r3, #1
 8017402:	9309      	str	r3, [sp, #36]	; 0x24
 8017404:	e7b0      	b.n	8017368 <_svfprintf_r+0x1078>
 8017406:	aa22      	add	r2, sp, #136	; 0x88
 8017408:	4641      	mov	r1, r8
 801740a:	4650      	mov	r0, sl
 801740c:	f003 ff7a 	bl	801b304 <__ssprint_r>
 8017410:	2800      	cmp	r0, #0
 8017412:	f040 80ef 	bne.w	80175f4 <_svfprintf_r+0x1304>
 8017416:	ac25      	add	r4, sp, #148	; 0x94
 8017418:	e7b4      	b.n	8017384 <_svfprintf_r+0x1094>
 801741a:	aa22      	add	r2, sp, #136	; 0x88
 801741c:	4641      	mov	r1, r8
 801741e:	4650      	mov	r0, sl
 8017420:	f003 ff70 	bl	801b304 <__ssprint_r>
 8017424:	2800      	cmp	r0, #0
 8017426:	f040 80e5 	bne.w	80175f4 <_svfprintf_r+0x1304>
 801742a:	ac25      	add	r4, sp, #148	; 0x94
 801742c:	e7c0      	b.n	80173b0 <_svfprintf_r+0x10c0>
 801742e:	2010      	movs	r0, #16
 8017430:	4402      	add	r2, r0
 8017432:	2b07      	cmp	r3, #7
 8017434:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8017438:	6060      	str	r0, [r4, #4]
 801743a:	dd08      	ble.n	801744e <_svfprintf_r+0x115e>
 801743c:	aa22      	add	r2, sp, #136	; 0x88
 801743e:	4641      	mov	r1, r8
 8017440:	4650      	mov	r0, sl
 8017442:	f003 ff5f 	bl	801b304 <__ssprint_r>
 8017446:	2800      	cmp	r0, #0
 8017448:	f040 80d4 	bne.w	80175f4 <_svfprintf_r+0x1304>
 801744c:	a925      	add	r1, sp, #148	; 0x94
 801744e:	3e10      	subs	r6, #16
 8017450:	460c      	mov	r4, r1
 8017452:	e7b4      	b.n	80173be <_svfprintf_r+0x10ce>
 8017454:	460c      	mov	r4, r1
 8017456:	e7cb      	b.n	80173f0 <_svfprintf_r+0x1100>
 8017458:	aa22      	add	r2, sp, #136	; 0x88
 801745a:	4641      	mov	r1, r8
 801745c:	4650      	mov	r0, sl
 801745e:	f003 ff51 	bl	801b304 <__ssprint_r>
 8017462:	2800      	cmp	r0, #0
 8017464:	f040 80c6 	bne.w	80175f4 <_svfprintf_r+0x1304>
 8017468:	ac25      	add	r4, sp, #148	; 0x94
 801746a:	e719      	b.n	80172a0 <_svfprintf_r+0xfb0>
 801746c:	aa22      	add	r2, sp, #136	; 0x88
 801746e:	4641      	mov	r1, r8
 8017470:	4650      	mov	r0, sl
 8017472:	f003 ff47 	bl	801b304 <__ssprint_r>
 8017476:	2800      	cmp	r0, #0
 8017478:	f040 80bc 	bne.w	80175f4 <_svfprintf_r+0x1304>
 801747c:	ac25      	add	r4, sp, #148	; 0x94
 801747e:	e726      	b.n	80172ce <_svfprintf_r+0xfde>
 8017480:	080251ec 	.word	0x080251ec
 8017484:	9a05      	ldr	r2, [sp, #20]
 8017486:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8017488:	2a01      	cmp	r2, #1
 801748a:	f106 0601 	add.w	r6, r6, #1
 801748e:	f103 0301 	add.w	r3, r3, #1
 8017492:	f104 0508 	add.w	r5, r4, #8
 8017496:	dc02      	bgt.n	801749e <_svfprintf_r+0x11ae>
 8017498:	f01b 0f01 	tst.w	fp, #1
 801749c:	d07e      	beq.n	801759c <_svfprintf_r+0x12ac>
 801749e:	2201      	movs	r2, #1
 80174a0:	2b07      	cmp	r3, #7
 80174a2:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 80174a6:	f8c4 9000 	str.w	r9, [r4]
 80174aa:	6062      	str	r2, [r4, #4]
 80174ac:	dd08      	ble.n	80174c0 <_svfprintf_r+0x11d0>
 80174ae:	aa22      	add	r2, sp, #136	; 0x88
 80174b0:	4641      	mov	r1, r8
 80174b2:	4650      	mov	r0, sl
 80174b4:	f003 ff26 	bl	801b304 <__ssprint_r>
 80174b8:	2800      	cmp	r0, #0
 80174ba:	f040 809b 	bne.w	80175f4 <_svfprintf_r+0x1304>
 80174be:	ad25      	add	r5, sp, #148	; 0x94
 80174c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80174c2:	602b      	str	r3, [r5, #0]
 80174c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80174c6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80174c8:	606b      	str	r3, [r5, #4]
 80174ca:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80174cc:	4413      	add	r3, r2
 80174ce:	9324      	str	r3, [sp, #144]	; 0x90
 80174d0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80174d2:	3301      	adds	r3, #1
 80174d4:	2b07      	cmp	r3, #7
 80174d6:	9323      	str	r3, [sp, #140]	; 0x8c
 80174d8:	dc32      	bgt.n	8017540 <_svfprintf_r+0x1250>
 80174da:	3508      	adds	r5, #8
 80174dc:	9b05      	ldr	r3, [sp, #20]
 80174de:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80174e2:	1e5c      	subs	r4, r3, #1
 80174e4:	2200      	movs	r2, #0
 80174e6:	2300      	movs	r3, #0
 80174e8:	f7e9 faee 	bl	8000ac8 <__aeabi_dcmpeq>
 80174ec:	2800      	cmp	r0, #0
 80174ee:	d130      	bne.n	8017552 <_svfprintf_r+0x1262>
 80174f0:	9923      	ldr	r1, [sp, #140]	; 0x8c
 80174f2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80174f4:	9a05      	ldr	r2, [sp, #20]
 80174f6:	3101      	adds	r1, #1
 80174f8:	3b01      	subs	r3, #1
 80174fa:	f109 0001 	add.w	r0, r9, #1
 80174fe:	4413      	add	r3, r2
 8017500:	2907      	cmp	r1, #7
 8017502:	e9c5 0400 	strd	r0, r4, [r5]
 8017506:	e9cd 1323 	strd	r1, r3, [sp, #140]	; 0x8c
 801750a:	dd50      	ble.n	80175ae <_svfprintf_r+0x12be>
 801750c:	aa22      	add	r2, sp, #136	; 0x88
 801750e:	4641      	mov	r1, r8
 8017510:	4650      	mov	r0, sl
 8017512:	f003 fef7 	bl	801b304 <__ssprint_r>
 8017516:	2800      	cmp	r0, #0
 8017518:	d16c      	bne.n	80175f4 <_svfprintf_r+0x1304>
 801751a:	ad25      	add	r5, sp, #148	; 0x94
 801751c:	ab1e      	add	r3, sp, #120	; 0x78
 801751e:	602b      	str	r3, [r5, #0]
 8017520:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017522:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8017524:	606b      	str	r3, [r5, #4]
 8017526:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8017528:	4413      	add	r3, r2
 801752a:	9324      	str	r3, [sp, #144]	; 0x90
 801752c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801752e:	3301      	adds	r3, #1
 8017530:	2b07      	cmp	r3, #7
 8017532:	9323      	str	r3, [sp, #140]	; 0x8c
 8017534:	f73f adb7 	bgt.w	80170a6 <_svfprintf_r+0xdb6>
 8017538:	f105 0408 	add.w	r4, r5, #8
 801753c:	f7ff babe 	b.w	8016abc <_svfprintf_r+0x7cc>
 8017540:	aa22      	add	r2, sp, #136	; 0x88
 8017542:	4641      	mov	r1, r8
 8017544:	4650      	mov	r0, sl
 8017546:	f003 fedd 	bl	801b304 <__ssprint_r>
 801754a:	2800      	cmp	r0, #0
 801754c:	d152      	bne.n	80175f4 <_svfprintf_r+0x1304>
 801754e:	ad25      	add	r5, sp, #148	; 0x94
 8017550:	e7c4      	b.n	80174dc <_svfprintf_r+0x11ec>
 8017552:	2c00      	cmp	r4, #0
 8017554:	dde2      	ble.n	801751c <_svfprintf_r+0x122c>
 8017556:	4e56      	ldr	r6, [pc, #344]	; (80176b0 <_svfprintf_r+0x13c0>)
 8017558:	2710      	movs	r7, #16
 801755a:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 801755e:	2c10      	cmp	r4, #16
 8017560:	f103 0301 	add.w	r3, r3, #1
 8017564:	f105 0108 	add.w	r1, r5, #8
 8017568:	602e      	str	r6, [r5, #0]
 801756a:	dc07      	bgt.n	801757c <_svfprintf_r+0x128c>
 801756c:	606c      	str	r4, [r5, #4]
 801756e:	2b07      	cmp	r3, #7
 8017570:	4414      	add	r4, r2
 8017572:	e9cd 3423 	strd	r3, r4, [sp, #140]	; 0x8c
 8017576:	dcc9      	bgt.n	801750c <_svfprintf_r+0x121c>
 8017578:	460d      	mov	r5, r1
 801757a:	e7cf      	b.n	801751c <_svfprintf_r+0x122c>
 801757c:	3210      	adds	r2, #16
 801757e:	2b07      	cmp	r3, #7
 8017580:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8017584:	606f      	str	r7, [r5, #4]
 8017586:	dd06      	ble.n	8017596 <_svfprintf_r+0x12a6>
 8017588:	aa22      	add	r2, sp, #136	; 0x88
 801758a:	4641      	mov	r1, r8
 801758c:	4650      	mov	r0, sl
 801758e:	f003 feb9 	bl	801b304 <__ssprint_r>
 8017592:	bb78      	cbnz	r0, 80175f4 <_svfprintf_r+0x1304>
 8017594:	a925      	add	r1, sp, #148	; 0x94
 8017596:	3c10      	subs	r4, #16
 8017598:	460d      	mov	r5, r1
 801759a:	e7de      	b.n	801755a <_svfprintf_r+0x126a>
 801759c:	2201      	movs	r2, #1
 801759e:	2b07      	cmp	r3, #7
 80175a0:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 80175a4:	f8c4 9000 	str.w	r9, [r4]
 80175a8:	6062      	str	r2, [r4, #4]
 80175aa:	ddb7      	ble.n	801751c <_svfprintf_r+0x122c>
 80175ac:	e7ae      	b.n	801750c <_svfprintf_r+0x121c>
 80175ae:	3508      	adds	r5, #8
 80175b0:	e7b4      	b.n	801751c <_svfprintf_r+0x122c>
 80175b2:	460c      	mov	r4, r1
 80175b4:	f7ff ba82 	b.w	8016abc <_svfprintf_r+0x7cc>
 80175b8:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 80175bc:	1a9d      	subs	r5, r3, r2
 80175be:	2d00      	cmp	r5, #0
 80175c0:	f77f aa80 	ble.w	8016ac4 <_svfprintf_r+0x7d4>
 80175c4:	4e3b      	ldr	r6, [pc, #236]	; (80176b4 <_svfprintf_r+0x13c4>)
 80175c6:	2710      	movs	r7, #16
 80175c8:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80175cc:	2d10      	cmp	r5, #16
 80175ce:	f103 0301 	add.w	r3, r3, #1
 80175d2:	6026      	str	r6, [r4, #0]
 80175d4:	dc18      	bgt.n	8017608 <_svfprintf_r+0x1318>
 80175d6:	6065      	str	r5, [r4, #4]
 80175d8:	2b07      	cmp	r3, #7
 80175da:	4415      	add	r5, r2
 80175dc:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 80175e0:	f77f aa70 	ble.w	8016ac4 <_svfprintf_r+0x7d4>
 80175e4:	aa22      	add	r2, sp, #136	; 0x88
 80175e6:	4641      	mov	r1, r8
 80175e8:	4650      	mov	r0, sl
 80175ea:	f003 fe8b 	bl	801b304 <__ssprint_r>
 80175ee:	2800      	cmp	r0, #0
 80175f0:	f43f aa68 	beq.w	8016ac4 <_svfprintf_r+0x7d4>
 80175f4:	9b03      	ldr	r3, [sp, #12]
 80175f6:	2b00      	cmp	r3, #0
 80175f8:	f43f a887 	beq.w	801670a <_svfprintf_r+0x41a>
 80175fc:	4619      	mov	r1, r3
 80175fe:	4650      	mov	r0, sl
 8017600:	f003 f906 	bl	801a810 <_free_r>
 8017604:	f7ff b881 	b.w	801670a <_svfprintf_r+0x41a>
 8017608:	3210      	adds	r2, #16
 801760a:	2b07      	cmp	r3, #7
 801760c:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8017610:	6067      	str	r7, [r4, #4]
 8017612:	dc02      	bgt.n	801761a <_svfprintf_r+0x132a>
 8017614:	3408      	adds	r4, #8
 8017616:	3d10      	subs	r5, #16
 8017618:	e7d6      	b.n	80175c8 <_svfprintf_r+0x12d8>
 801761a:	aa22      	add	r2, sp, #136	; 0x88
 801761c:	4641      	mov	r1, r8
 801761e:	4650      	mov	r0, sl
 8017620:	f003 fe70 	bl	801b304 <__ssprint_r>
 8017624:	2800      	cmp	r0, #0
 8017626:	d1e5      	bne.n	80175f4 <_svfprintf_r+0x1304>
 8017628:	ac25      	add	r4, sp, #148	; 0x94
 801762a:	e7f4      	b.n	8017616 <_svfprintf_r+0x1326>
 801762c:	9903      	ldr	r1, [sp, #12]
 801762e:	4650      	mov	r0, sl
 8017630:	f003 f8ee 	bl	801a810 <_free_r>
 8017634:	f7ff ba5e 	b.w	8016af4 <_svfprintf_r+0x804>
 8017638:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801763a:	2b00      	cmp	r3, #0
 801763c:	f43f a865 	beq.w	801670a <_svfprintf_r+0x41a>
 8017640:	aa22      	add	r2, sp, #136	; 0x88
 8017642:	4641      	mov	r1, r8
 8017644:	4650      	mov	r0, sl
 8017646:	f003 fe5d 	bl	801b304 <__ssprint_r>
 801764a:	f7ff b85e 	b.w	801670a <_svfprintf_r+0x41a>
 801764e:	ea56 0205 	orrs.w	r2, r6, r5
 8017652:	465f      	mov	r7, fp
 8017654:	f43f ab78 	beq.w	8016d48 <_svfprintf_r+0xa58>
 8017658:	2b01      	cmp	r3, #1
 801765a:	f43f ac15 	beq.w	8016e88 <_svfprintf_r+0xb98>
 801765e:	2b02      	cmp	r3, #2
 8017660:	f50d 799c 	add.w	r9, sp, #312	; 0x138
 8017664:	f43f ac5b 	beq.w	8016f1e <_svfprintf_r+0xc2e>
 8017668:	f006 0307 	and.w	r3, r6, #7
 801766c:	08f6      	lsrs	r6, r6, #3
 801766e:	ea46 7645 	orr.w	r6, r6, r5, lsl #29
 8017672:	08ed      	lsrs	r5, r5, #3
 8017674:	3330      	adds	r3, #48	; 0x30
 8017676:	ea56 0105 	orrs.w	r1, r6, r5
 801767a:	464a      	mov	r2, r9
 801767c:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8017680:	d1f2      	bne.n	8017668 <_svfprintf_r+0x1378>
 8017682:	07f9      	lsls	r1, r7, #31
 8017684:	d506      	bpl.n	8017694 <_svfprintf_r+0x13a4>
 8017686:	2b30      	cmp	r3, #48	; 0x30
 8017688:	d004      	beq.n	8017694 <_svfprintf_r+0x13a4>
 801768a:	2330      	movs	r3, #48	; 0x30
 801768c:	f809 3c01 	strb.w	r3, [r9, #-1]
 8017690:	f1a2 0902 	sub.w	r9, r2, #2
 8017694:	ab4e      	add	r3, sp, #312	; 0x138
 8017696:	eba3 0309 	sub.w	r3, r3, r9
 801769a:	9e04      	ldr	r6, [sp, #16]
 801769c:	9304      	str	r3, [sp, #16]
 801769e:	2300      	movs	r3, #0
 80176a0:	46bb      	mov	fp, r7
 80176a2:	9303      	str	r3, [sp, #12]
 80176a4:	e9cd 3308 	strd	r3, r3, [sp, #32]
 80176a8:	461d      	mov	r5, r3
 80176aa:	f7ff b94d 	b.w	8016948 <_svfprintf_r+0x658>
 80176ae:	bf00      	nop
 80176b0:	080251ec 	.word	0x080251ec
 80176b4:	080251dc 	.word	0x080251dc

080176b8 <sysconf>:
 80176b8:	2808      	cmp	r0, #8
 80176ba:	b508      	push	{r3, lr}
 80176bc:	d006      	beq.n	80176cc <sysconf+0x14>
 80176be:	f7fd ff07 	bl	80154d0 <__errno>
 80176c2:	2316      	movs	r3, #22
 80176c4:	6003      	str	r3, [r0, #0]
 80176c6:	f04f 30ff 	mov.w	r0, #4294967295
 80176ca:	bd08      	pop	{r3, pc}
 80176cc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80176d0:	e7fb      	b.n	80176ca <sysconf+0x12>

080176d2 <__sprint_r>:
 80176d2:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80176d6:	6893      	ldr	r3, [r2, #8]
 80176d8:	4680      	mov	r8, r0
 80176da:	460f      	mov	r7, r1
 80176dc:	4614      	mov	r4, r2
 80176de:	b91b      	cbnz	r3, 80176e8 <__sprint_r+0x16>
 80176e0:	6053      	str	r3, [r2, #4]
 80176e2:	4618      	mov	r0, r3
 80176e4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80176e8:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80176ea:	049d      	lsls	r5, r3, #18
 80176ec:	d520      	bpl.n	8017730 <__sprint_r+0x5e>
 80176ee:	6815      	ldr	r5, [r2, #0]
 80176f0:	3508      	adds	r5, #8
 80176f2:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 80176f6:	f04f 0900 	mov.w	r9, #0
 80176fa:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 80176fe:	45ca      	cmp	sl, r9
 8017700:	dc0b      	bgt.n	801771a <__sprint_r+0x48>
 8017702:	68a3      	ldr	r3, [r4, #8]
 8017704:	f026 0003 	bic.w	r0, r6, #3
 8017708:	1a18      	subs	r0, r3, r0
 801770a:	60a0      	str	r0, [r4, #8]
 801770c:	3508      	adds	r5, #8
 801770e:	2800      	cmp	r0, #0
 8017710:	d1ef      	bne.n	80176f2 <__sprint_r+0x20>
 8017712:	2300      	movs	r3, #0
 8017714:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8017718:	e7e4      	b.n	80176e4 <__sprint_r+0x12>
 801771a:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 801771e:	463a      	mov	r2, r7
 8017720:	4640      	mov	r0, r8
 8017722:	f002 fff6 	bl	801a712 <_fputwc_r>
 8017726:	1c43      	adds	r3, r0, #1
 8017728:	d0f3      	beq.n	8017712 <__sprint_r+0x40>
 801772a:	f109 0901 	add.w	r9, r9, #1
 801772e:	e7e6      	b.n	80176fe <__sprint_r+0x2c>
 8017730:	f7fd fee6 	bl	8015500 <__sfvwrite_r>
 8017734:	e7ed      	b.n	8017712 <__sprint_r+0x40>
	...

08017738 <_vfiprintf_r>:
 8017738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801773c:	ed2d 8b02 	vpush	{d8}
 8017740:	b0b9      	sub	sp, #228	; 0xe4
 8017742:	460f      	mov	r7, r1
 8017744:	9201      	str	r2, [sp, #4]
 8017746:	461d      	mov	r5, r3
 8017748:	461c      	mov	r4, r3
 801774a:	4681      	mov	r9, r0
 801774c:	b118      	cbz	r0, 8017756 <_vfiprintf_r+0x1e>
 801774e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8017750:	b90b      	cbnz	r3, 8017756 <_vfiprintf_r+0x1e>
 8017752:	f002 ff61 	bl	801a618 <__sinit>
 8017756:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8017758:	07d8      	lsls	r0, r3, #31
 801775a:	d405      	bmi.n	8017768 <_vfiprintf_r+0x30>
 801775c:	89bb      	ldrh	r3, [r7, #12]
 801775e:	0599      	lsls	r1, r3, #22
 8017760:	d402      	bmi.n	8017768 <_vfiprintf_r+0x30>
 8017762:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8017764:	f7fe f83c 	bl	80157e0 <__retarget_lock_acquire_recursive>
 8017768:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 801776c:	049a      	lsls	r2, r3, #18
 801776e:	d406      	bmi.n	801777e <_vfiprintf_r+0x46>
 8017770:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8017774:	81bb      	strh	r3, [r7, #12]
 8017776:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8017778:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801777c:	667b      	str	r3, [r7, #100]	; 0x64
 801777e:	89bb      	ldrh	r3, [r7, #12]
 8017780:	071e      	lsls	r6, r3, #28
 8017782:	d501      	bpl.n	8017788 <_vfiprintf_r+0x50>
 8017784:	693b      	ldr	r3, [r7, #16]
 8017786:	b9bb      	cbnz	r3, 80177b8 <_vfiprintf_r+0x80>
 8017788:	4639      	mov	r1, r7
 801778a:	4648      	mov	r0, r9
 801778c:	f001 ff7a 	bl	8019684 <__swsetup_r>
 8017790:	b190      	cbz	r0, 80177b8 <_vfiprintf_r+0x80>
 8017792:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8017794:	07d8      	lsls	r0, r3, #31
 8017796:	d508      	bpl.n	80177aa <_vfiprintf_r+0x72>
 8017798:	f04f 33ff 	mov.w	r3, #4294967295
 801779c:	9302      	str	r3, [sp, #8]
 801779e:	9802      	ldr	r0, [sp, #8]
 80177a0:	b039      	add	sp, #228	; 0xe4
 80177a2:	ecbd 8b02 	vpop	{d8}
 80177a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80177aa:	89bb      	ldrh	r3, [r7, #12]
 80177ac:	0599      	lsls	r1, r3, #22
 80177ae:	d4f3      	bmi.n	8017798 <_vfiprintf_r+0x60>
 80177b0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80177b2:	f7fe f816 	bl	80157e2 <__retarget_lock_release_recursive>
 80177b6:	e7ef      	b.n	8017798 <_vfiprintf_r+0x60>
 80177b8:	89bb      	ldrh	r3, [r7, #12]
 80177ba:	f003 021a 	and.w	r2, r3, #26
 80177be:	2a0a      	cmp	r2, #10
 80177c0:	d116      	bne.n	80177f0 <_vfiprintf_r+0xb8>
 80177c2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80177c6:	2a00      	cmp	r2, #0
 80177c8:	db12      	blt.n	80177f0 <_vfiprintf_r+0xb8>
 80177ca:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80177cc:	07d2      	lsls	r2, r2, #31
 80177ce:	d404      	bmi.n	80177da <_vfiprintf_r+0xa2>
 80177d0:	059e      	lsls	r6, r3, #22
 80177d2:	d402      	bmi.n	80177da <_vfiprintf_r+0xa2>
 80177d4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80177d6:	f7fe f804 	bl	80157e2 <__retarget_lock_release_recursive>
 80177da:	9a01      	ldr	r2, [sp, #4]
 80177dc:	462b      	mov	r3, r5
 80177de:	4639      	mov	r1, r7
 80177e0:	4648      	mov	r0, r9
 80177e2:	b039      	add	sp, #228	; 0xe4
 80177e4:	ecbd 8b02 	vpop	{d8}
 80177e8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80177ec:	f000 bc3a 	b.w	8018064 <__sbprintf>
 80177f0:	2300      	movs	r3, #0
 80177f2:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 80177f6:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80177fa:	ae0f      	add	r6, sp, #60	; 0x3c
 80177fc:	ee08 3a10 	vmov	s16, r3
 8017800:	960c      	str	r6, [sp, #48]	; 0x30
 8017802:	9307      	str	r3, [sp, #28]
 8017804:	9302      	str	r3, [sp, #8]
 8017806:	9b01      	ldr	r3, [sp, #4]
 8017808:	461d      	mov	r5, r3
 801780a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801780e:	b10a      	cbz	r2, 8017814 <_vfiprintf_r+0xdc>
 8017810:	2a25      	cmp	r2, #37	; 0x25
 8017812:	d1f9      	bne.n	8017808 <_vfiprintf_r+0xd0>
 8017814:	9b01      	ldr	r3, [sp, #4]
 8017816:	ebb5 0803 	subs.w	r8, r5, r3
 801781a:	d00d      	beq.n	8017838 <_vfiprintf_r+0x100>
 801781c:	e9c6 3800 	strd	r3, r8, [r6]
 8017820:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017822:	4443      	add	r3, r8
 8017824:	930e      	str	r3, [sp, #56]	; 0x38
 8017826:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017828:	3301      	adds	r3, #1
 801782a:	2b07      	cmp	r3, #7
 801782c:	930d      	str	r3, [sp, #52]	; 0x34
 801782e:	dc75      	bgt.n	801791c <_vfiprintf_r+0x1e4>
 8017830:	3608      	adds	r6, #8
 8017832:	9b02      	ldr	r3, [sp, #8]
 8017834:	4443      	add	r3, r8
 8017836:	9302      	str	r3, [sp, #8]
 8017838:	782b      	ldrb	r3, [r5, #0]
 801783a:	2b00      	cmp	r3, #0
 801783c:	f000 83d6 	beq.w	8017fec <_vfiprintf_r+0x8b4>
 8017840:	2300      	movs	r3, #0
 8017842:	f04f 31ff 	mov.w	r1, #4294967295
 8017846:	1c6a      	adds	r2, r5, #1
 8017848:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 801784c:	9100      	str	r1, [sp, #0]
 801784e:	9303      	str	r3, [sp, #12]
 8017850:	469a      	mov	sl, r3
 8017852:	f812 3b01 	ldrb.w	r3, [r2], #1
 8017856:	9201      	str	r2, [sp, #4]
 8017858:	f1a3 0220 	sub.w	r2, r3, #32
 801785c:	2a5a      	cmp	r2, #90	; 0x5a
 801785e:	f200 831f 	bhi.w	8017ea0 <_vfiprintf_r+0x768>
 8017862:	e8df f012 	tbh	[pc, r2, lsl #1]
 8017866:	009b      	.short	0x009b
 8017868:	031d031d 	.word	0x031d031d
 801786c:	031d00a3 	.word	0x031d00a3
 8017870:	031d031d 	.word	0x031d031d
 8017874:	031d0082 	.word	0x031d0082
 8017878:	00a6031d 	.word	0x00a6031d
 801787c:	031d00b0 	.word	0x031d00b0
 8017880:	00b200ad 	.word	0x00b200ad
 8017884:	00cd031d 	.word	0x00cd031d
 8017888:	00d000d0 	.word	0x00d000d0
 801788c:	00d000d0 	.word	0x00d000d0
 8017890:	00d000d0 	.word	0x00d000d0
 8017894:	00d000d0 	.word	0x00d000d0
 8017898:	031d00d0 	.word	0x031d00d0
 801789c:	031d031d 	.word	0x031d031d
 80178a0:	031d031d 	.word	0x031d031d
 80178a4:	031d031d 	.word	0x031d031d
 80178a8:	031d031d 	.word	0x031d031d
 80178ac:	010800fa 	.word	0x010800fa
 80178b0:	031d031d 	.word	0x031d031d
 80178b4:	031d031d 	.word	0x031d031d
 80178b8:	031d031d 	.word	0x031d031d
 80178bc:	031d031d 	.word	0x031d031d
 80178c0:	031d031d 	.word	0x031d031d
 80178c4:	031d0158 	.word	0x031d0158
 80178c8:	031d031d 	.word	0x031d031d
 80178cc:	031d01a1 	.word	0x031d01a1
 80178d0:	031d027e 	.word	0x031d027e
 80178d4:	029e031d 	.word	0x029e031d
 80178d8:	031d031d 	.word	0x031d031d
 80178dc:	031d031d 	.word	0x031d031d
 80178e0:	031d031d 	.word	0x031d031d
 80178e4:	031d031d 	.word	0x031d031d
 80178e8:	031d031d 	.word	0x031d031d
 80178ec:	010a00fa 	.word	0x010a00fa
 80178f0:	031d031d 	.word	0x031d031d
 80178f4:	00e0031d 	.word	0x00e0031d
 80178f8:	00f4010a 	.word	0x00f4010a
 80178fc:	00ed031d 	.word	0x00ed031d
 8017900:	0136031d 	.word	0x0136031d
 8017904:	018f015a 	.word	0x018f015a
 8017908:	031d00f4 	.word	0x031d00f4
 801790c:	009901a1 	.word	0x009901a1
 8017910:	031d0280 	.word	0x031d0280
 8017914:	0065031d 	.word	0x0065031d
 8017918:	0099031d 	.word	0x0099031d
 801791c:	aa0c      	add	r2, sp, #48	; 0x30
 801791e:	4639      	mov	r1, r7
 8017920:	4648      	mov	r0, r9
 8017922:	f7ff fed6 	bl	80176d2 <__sprint_r>
 8017926:	2800      	cmp	r0, #0
 8017928:	f040 833f 	bne.w	8017faa <_vfiprintf_r+0x872>
 801792c:	ae0f      	add	r6, sp, #60	; 0x3c
 801792e:	e780      	b.n	8017832 <_vfiprintf_r+0xfa>
 8017930:	4a9c      	ldr	r2, [pc, #624]	; (8017ba4 <_vfiprintf_r+0x46c>)
 8017932:	9205      	str	r2, [sp, #20]
 8017934:	f01a 0220 	ands.w	r2, sl, #32
 8017938:	f000 8235 	beq.w	8017da6 <_vfiprintf_r+0x66e>
 801793c:	3407      	adds	r4, #7
 801793e:	f024 0207 	bic.w	r2, r4, #7
 8017942:	4693      	mov	fp, r2
 8017944:	6855      	ldr	r5, [r2, #4]
 8017946:	f85b 4b08 	ldr.w	r4, [fp], #8
 801794a:	f01a 0f01 	tst.w	sl, #1
 801794e:	d009      	beq.n	8017964 <_vfiprintf_r+0x22c>
 8017950:	ea54 0205 	orrs.w	r2, r4, r5
 8017954:	bf1f      	itttt	ne
 8017956:	2230      	movne	r2, #48	; 0x30
 8017958:	f88d 202c 	strbne.w	r2, [sp, #44]	; 0x2c
 801795c:	f88d 302d 	strbne.w	r3, [sp, #45]	; 0x2d
 8017960:	f04a 0a02 	orrne.w	sl, sl, #2
 8017964:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8017968:	e11a      	b.n	8017ba0 <_vfiprintf_r+0x468>
 801796a:	4648      	mov	r0, r9
 801796c:	f003 f836 	bl	801a9dc <_localeconv_r>
 8017970:	6843      	ldr	r3, [r0, #4]
 8017972:	4618      	mov	r0, r3
 8017974:	ee08 3a10 	vmov	s16, r3
 8017978:	f7e8 fc7a 	bl	8000270 <strlen>
 801797c:	9007      	str	r0, [sp, #28]
 801797e:	4648      	mov	r0, r9
 8017980:	f003 f82c 	bl	801a9dc <_localeconv_r>
 8017984:	6883      	ldr	r3, [r0, #8]
 8017986:	9306      	str	r3, [sp, #24]
 8017988:	9b07      	ldr	r3, [sp, #28]
 801798a:	b12b      	cbz	r3, 8017998 <_vfiprintf_r+0x260>
 801798c:	9b06      	ldr	r3, [sp, #24]
 801798e:	b11b      	cbz	r3, 8017998 <_vfiprintf_r+0x260>
 8017990:	781b      	ldrb	r3, [r3, #0]
 8017992:	b10b      	cbz	r3, 8017998 <_vfiprintf_r+0x260>
 8017994:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8017998:	9a01      	ldr	r2, [sp, #4]
 801799a:	e75a      	b.n	8017852 <_vfiprintf_r+0x11a>
 801799c:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 80179a0:	2b00      	cmp	r3, #0
 80179a2:	d1f9      	bne.n	8017998 <_vfiprintf_r+0x260>
 80179a4:	2320      	movs	r3, #32
 80179a6:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 80179aa:	e7f5      	b.n	8017998 <_vfiprintf_r+0x260>
 80179ac:	f04a 0a01 	orr.w	sl, sl, #1
 80179b0:	e7f2      	b.n	8017998 <_vfiprintf_r+0x260>
 80179b2:	f854 3b04 	ldr.w	r3, [r4], #4
 80179b6:	9303      	str	r3, [sp, #12]
 80179b8:	2b00      	cmp	r3, #0
 80179ba:	daed      	bge.n	8017998 <_vfiprintf_r+0x260>
 80179bc:	425b      	negs	r3, r3
 80179be:	9303      	str	r3, [sp, #12]
 80179c0:	f04a 0a04 	orr.w	sl, sl, #4
 80179c4:	e7e8      	b.n	8017998 <_vfiprintf_r+0x260>
 80179c6:	232b      	movs	r3, #43	; 0x2b
 80179c8:	e7ed      	b.n	80179a6 <_vfiprintf_r+0x26e>
 80179ca:	9a01      	ldr	r2, [sp, #4]
 80179cc:	f812 3b01 	ldrb.w	r3, [r2], #1
 80179d0:	2b2a      	cmp	r3, #42	; 0x2a
 80179d2:	d112      	bne.n	80179fa <_vfiprintf_r+0x2c2>
 80179d4:	f854 0b04 	ldr.w	r0, [r4], #4
 80179d8:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 80179dc:	e9cd 3200 	strd	r3, r2, [sp]
 80179e0:	e7da      	b.n	8017998 <_vfiprintf_r+0x260>
 80179e2:	9b00      	ldr	r3, [sp, #0]
 80179e4:	200a      	movs	r0, #10
 80179e6:	fb00 1303 	mla	r3, r0, r3, r1
 80179ea:	9300      	str	r3, [sp, #0]
 80179ec:	f812 3b01 	ldrb.w	r3, [r2], #1
 80179f0:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80179f4:	2909      	cmp	r1, #9
 80179f6:	d9f4      	bls.n	80179e2 <_vfiprintf_r+0x2aa>
 80179f8:	e72d      	b.n	8017856 <_vfiprintf_r+0x11e>
 80179fa:	2100      	movs	r1, #0
 80179fc:	9100      	str	r1, [sp, #0]
 80179fe:	e7f7      	b.n	80179f0 <_vfiprintf_r+0x2b8>
 8017a00:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8017a04:	e7c8      	b.n	8017998 <_vfiprintf_r+0x260>
 8017a06:	2100      	movs	r1, #0
 8017a08:	9a01      	ldr	r2, [sp, #4]
 8017a0a:	9103      	str	r1, [sp, #12]
 8017a0c:	9903      	ldr	r1, [sp, #12]
 8017a0e:	3b30      	subs	r3, #48	; 0x30
 8017a10:	200a      	movs	r0, #10
 8017a12:	fb00 3301 	mla	r3, r0, r1, r3
 8017a16:	9303      	str	r3, [sp, #12]
 8017a18:	f812 3b01 	ldrb.w	r3, [r2], #1
 8017a1c:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8017a20:	2909      	cmp	r1, #9
 8017a22:	d9f3      	bls.n	8017a0c <_vfiprintf_r+0x2d4>
 8017a24:	e717      	b.n	8017856 <_vfiprintf_r+0x11e>
 8017a26:	9b01      	ldr	r3, [sp, #4]
 8017a28:	781b      	ldrb	r3, [r3, #0]
 8017a2a:	2b68      	cmp	r3, #104	; 0x68
 8017a2c:	bf01      	itttt	eq
 8017a2e:	9b01      	ldreq	r3, [sp, #4]
 8017a30:	3301      	addeq	r3, #1
 8017a32:	9301      	streq	r3, [sp, #4]
 8017a34:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8017a38:	bf18      	it	ne
 8017a3a:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8017a3e:	e7ab      	b.n	8017998 <_vfiprintf_r+0x260>
 8017a40:	9b01      	ldr	r3, [sp, #4]
 8017a42:	781b      	ldrb	r3, [r3, #0]
 8017a44:	2b6c      	cmp	r3, #108	; 0x6c
 8017a46:	d105      	bne.n	8017a54 <_vfiprintf_r+0x31c>
 8017a48:	9b01      	ldr	r3, [sp, #4]
 8017a4a:	3301      	adds	r3, #1
 8017a4c:	9301      	str	r3, [sp, #4]
 8017a4e:	f04a 0a20 	orr.w	sl, sl, #32
 8017a52:	e7a1      	b.n	8017998 <_vfiprintf_r+0x260>
 8017a54:	f04a 0a10 	orr.w	sl, sl, #16
 8017a58:	e79e      	b.n	8017998 <_vfiprintf_r+0x260>
 8017a5a:	46a3      	mov	fp, r4
 8017a5c:	2100      	movs	r1, #0
 8017a5e:	f85b 3b04 	ldr.w	r3, [fp], #4
 8017a62:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8017a66:	f88d 102b 	strb.w	r1, [sp, #43]	; 0x2b
 8017a6a:	2301      	movs	r3, #1
 8017a6c:	9300      	str	r3, [sp, #0]
 8017a6e:	460d      	mov	r5, r1
 8017a70:	f10d 087c 	add.w	r8, sp, #124	; 0x7c
 8017a74:	e0ad      	b.n	8017bd2 <_vfiprintf_r+0x49a>
 8017a76:	f04a 0a10 	orr.w	sl, sl, #16
 8017a7a:	f01a 0f20 	tst.w	sl, #32
 8017a7e:	d011      	beq.n	8017aa4 <_vfiprintf_r+0x36c>
 8017a80:	3407      	adds	r4, #7
 8017a82:	f024 0307 	bic.w	r3, r4, #7
 8017a86:	469b      	mov	fp, r3
 8017a88:	685d      	ldr	r5, [r3, #4]
 8017a8a:	f85b 4b08 	ldr.w	r4, [fp], #8
 8017a8e:	2d00      	cmp	r5, #0
 8017a90:	da06      	bge.n	8017aa0 <_vfiprintf_r+0x368>
 8017a92:	4264      	negs	r4, r4
 8017a94:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8017a98:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8017a9c:	f88d 302b 	strb.w	r3, [sp, #43]	; 0x2b
 8017aa0:	2301      	movs	r3, #1
 8017aa2:	e04a      	b.n	8017b3a <_vfiprintf_r+0x402>
 8017aa4:	46a3      	mov	fp, r4
 8017aa6:	f01a 0f10 	tst.w	sl, #16
 8017aaa:	f85b 5b04 	ldr.w	r5, [fp], #4
 8017aae:	d002      	beq.n	8017ab6 <_vfiprintf_r+0x37e>
 8017ab0:	462c      	mov	r4, r5
 8017ab2:	17ed      	asrs	r5, r5, #31
 8017ab4:	e7eb      	b.n	8017a8e <_vfiprintf_r+0x356>
 8017ab6:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8017aba:	d003      	beq.n	8017ac4 <_vfiprintf_r+0x38c>
 8017abc:	b22c      	sxth	r4, r5
 8017abe:	f345 35c0 	sbfx	r5, r5, #15, #1
 8017ac2:	e7e4      	b.n	8017a8e <_vfiprintf_r+0x356>
 8017ac4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8017ac8:	d0f2      	beq.n	8017ab0 <_vfiprintf_r+0x378>
 8017aca:	b26c      	sxtb	r4, r5
 8017acc:	f345 15c0 	sbfx	r5, r5, #7, #1
 8017ad0:	e7dd      	b.n	8017a8e <_vfiprintf_r+0x356>
 8017ad2:	f01a 0f20 	tst.w	sl, #32
 8017ad6:	f104 0b04 	add.w	fp, r4, #4
 8017ada:	d007      	beq.n	8017aec <_vfiprintf_r+0x3b4>
 8017adc:	9a02      	ldr	r2, [sp, #8]
 8017ade:	6823      	ldr	r3, [r4, #0]
 8017ae0:	9902      	ldr	r1, [sp, #8]
 8017ae2:	17d2      	asrs	r2, r2, #31
 8017ae4:	e9c3 1200 	strd	r1, r2, [r3]
 8017ae8:	465c      	mov	r4, fp
 8017aea:	e68c      	b.n	8017806 <_vfiprintf_r+0xce>
 8017aec:	f01a 0f10 	tst.w	sl, #16
 8017af0:	d003      	beq.n	8017afa <_vfiprintf_r+0x3c2>
 8017af2:	6823      	ldr	r3, [r4, #0]
 8017af4:	9a02      	ldr	r2, [sp, #8]
 8017af6:	601a      	str	r2, [r3, #0]
 8017af8:	e7f6      	b.n	8017ae8 <_vfiprintf_r+0x3b0>
 8017afa:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8017afe:	d003      	beq.n	8017b08 <_vfiprintf_r+0x3d0>
 8017b00:	6823      	ldr	r3, [r4, #0]
 8017b02:	9a02      	ldr	r2, [sp, #8]
 8017b04:	801a      	strh	r2, [r3, #0]
 8017b06:	e7ef      	b.n	8017ae8 <_vfiprintf_r+0x3b0>
 8017b08:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8017b0c:	d0f1      	beq.n	8017af2 <_vfiprintf_r+0x3ba>
 8017b0e:	6823      	ldr	r3, [r4, #0]
 8017b10:	9a02      	ldr	r2, [sp, #8]
 8017b12:	701a      	strb	r2, [r3, #0]
 8017b14:	e7e8      	b.n	8017ae8 <_vfiprintf_r+0x3b0>
 8017b16:	f04a 0a10 	orr.w	sl, sl, #16
 8017b1a:	f01a 0320 	ands.w	r3, sl, #32
 8017b1e:	d01f      	beq.n	8017b60 <_vfiprintf_r+0x428>
 8017b20:	3407      	adds	r4, #7
 8017b22:	f024 0307 	bic.w	r3, r4, #7
 8017b26:	469b      	mov	fp, r3
 8017b28:	685d      	ldr	r5, [r3, #4]
 8017b2a:	f85b 4b08 	ldr.w	r4, [fp], #8
 8017b2e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8017b32:	2300      	movs	r3, #0
 8017b34:	2200      	movs	r2, #0
 8017b36:	f88d 202b 	strb.w	r2, [sp, #43]	; 0x2b
 8017b3a:	9a00      	ldr	r2, [sp, #0]
 8017b3c:	3201      	adds	r2, #1
 8017b3e:	f000 8262 	beq.w	8018006 <_vfiprintf_r+0x8ce>
 8017b42:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8017b46:	9204      	str	r2, [sp, #16]
 8017b48:	ea54 0205 	orrs.w	r2, r4, r5
 8017b4c:	f040 8261 	bne.w	8018012 <_vfiprintf_r+0x8da>
 8017b50:	9a00      	ldr	r2, [sp, #0]
 8017b52:	2a00      	cmp	r2, #0
 8017b54:	f000 8199 	beq.w	8017e8a <_vfiprintf_r+0x752>
 8017b58:	2b01      	cmp	r3, #1
 8017b5a:	f040 825d 	bne.w	8018018 <_vfiprintf_r+0x8e0>
 8017b5e:	e139      	b.n	8017dd4 <_vfiprintf_r+0x69c>
 8017b60:	46a3      	mov	fp, r4
 8017b62:	f01a 0510 	ands.w	r5, sl, #16
 8017b66:	f85b 4b04 	ldr.w	r4, [fp], #4
 8017b6a:	d001      	beq.n	8017b70 <_vfiprintf_r+0x438>
 8017b6c:	461d      	mov	r5, r3
 8017b6e:	e7de      	b.n	8017b2e <_vfiprintf_r+0x3f6>
 8017b70:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 8017b74:	d001      	beq.n	8017b7a <_vfiprintf_r+0x442>
 8017b76:	b2a4      	uxth	r4, r4
 8017b78:	e7d9      	b.n	8017b2e <_vfiprintf_r+0x3f6>
 8017b7a:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8017b7e:	d0d6      	beq.n	8017b2e <_vfiprintf_r+0x3f6>
 8017b80:	b2e4      	uxtb	r4, r4
 8017b82:	e7f3      	b.n	8017b6c <_vfiprintf_r+0x434>
 8017b84:	2330      	movs	r3, #48	; 0x30
 8017b86:	46a3      	mov	fp, r4
 8017b88:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 8017b8c:	2378      	movs	r3, #120	; 0x78
 8017b8e:	f88d 302d 	strb.w	r3, [sp, #45]	; 0x2d
 8017b92:	f85b 4b04 	ldr.w	r4, [fp], #4
 8017b96:	4b03      	ldr	r3, [pc, #12]	; (8017ba4 <_vfiprintf_r+0x46c>)
 8017b98:	9305      	str	r3, [sp, #20]
 8017b9a:	2500      	movs	r5, #0
 8017b9c:	f04a 0a02 	orr.w	sl, sl, #2
 8017ba0:	2302      	movs	r3, #2
 8017ba2:	e7c7      	b.n	8017b34 <_vfiprintf_r+0x3fc>
 8017ba4:	080251b8 	.word	0x080251b8
 8017ba8:	9b00      	ldr	r3, [sp, #0]
 8017baa:	46a3      	mov	fp, r4
 8017bac:	2500      	movs	r5, #0
 8017bae:	1c5c      	adds	r4, r3, #1
 8017bb0:	f85b 8b04 	ldr.w	r8, [fp], #4
 8017bb4:	f88d 502b 	strb.w	r5, [sp, #43]	; 0x2b
 8017bb8:	f000 80ce 	beq.w	8017d58 <_vfiprintf_r+0x620>
 8017bbc:	461a      	mov	r2, r3
 8017bbe:	4629      	mov	r1, r5
 8017bc0:	4640      	mov	r0, r8
 8017bc2:	f7e8 fb05 	bl	80001d0 <memchr>
 8017bc6:	2800      	cmp	r0, #0
 8017bc8:	f000 8174 	beq.w	8017eb4 <_vfiprintf_r+0x77c>
 8017bcc:	eba0 0308 	sub.w	r3, r0, r8
 8017bd0:	9300      	str	r3, [sp, #0]
 8017bd2:	9b00      	ldr	r3, [sp, #0]
 8017bd4:	42ab      	cmp	r3, r5
 8017bd6:	bfb8      	it	lt
 8017bd8:	462b      	movlt	r3, r5
 8017bda:	9304      	str	r3, [sp, #16]
 8017bdc:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 8017be0:	b113      	cbz	r3, 8017be8 <_vfiprintf_r+0x4b0>
 8017be2:	9b04      	ldr	r3, [sp, #16]
 8017be4:	3301      	adds	r3, #1
 8017be6:	9304      	str	r3, [sp, #16]
 8017be8:	f01a 0302 	ands.w	r3, sl, #2
 8017bec:	9308      	str	r3, [sp, #32]
 8017bee:	bf1e      	ittt	ne
 8017bf0:	9b04      	ldrne	r3, [sp, #16]
 8017bf2:	3302      	addne	r3, #2
 8017bf4:	9304      	strne	r3, [sp, #16]
 8017bf6:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8017bfa:	9309      	str	r3, [sp, #36]	; 0x24
 8017bfc:	d11f      	bne.n	8017c3e <_vfiprintf_r+0x506>
 8017bfe:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8017c02:	1a9c      	subs	r4, r3, r2
 8017c04:	2c00      	cmp	r4, #0
 8017c06:	dd1a      	ble.n	8017c3e <_vfiprintf_r+0x506>
 8017c08:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8017c0c:	48aa      	ldr	r0, [pc, #680]	; (8017eb8 <_vfiprintf_r+0x780>)
 8017c0e:	6030      	str	r0, [r6, #0]
 8017c10:	2c10      	cmp	r4, #16
 8017c12:	f103 0301 	add.w	r3, r3, #1
 8017c16:	f106 0108 	add.w	r1, r6, #8
 8017c1a:	f300 8153 	bgt.w	8017ec4 <_vfiprintf_r+0x78c>
 8017c1e:	6074      	str	r4, [r6, #4]
 8017c20:	2b07      	cmp	r3, #7
 8017c22:	4414      	add	r4, r2
 8017c24:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 8017c28:	f340 815e 	ble.w	8017ee8 <_vfiprintf_r+0x7b0>
 8017c2c:	aa0c      	add	r2, sp, #48	; 0x30
 8017c2e:	4639      	mov	r1, r7
 8017c30:	4648      	mov	r0, r9
 8017c32:	f7ff fd4e 	bl	80176d2 <__sprint_r>
 8017c36:	2800      	cmp	r0, #0
 8017c38:	f040 81b7 	bne.w	8017faa <_vfiprintf_r+0x872>
 8017c3c:	ae0f      	add	r6, sp, #60	; 0x3c
 8017c3e:	f89d 302b 	ldrb.w	r3, [sp, #43]	; 0x2b
 8017c42:	b173      	cbz	r3, 8017c62 <_vfiprintf_r+0x52a>
 8017c44:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
 8017c48:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017c4a:	6032      	str	r2, [r6, #0]
 8017c4c:	2201      	movs	r2, #1
 8017c4e:	6072      	str	r2, [r6, #4]
 8017c50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017c52:	3301      	adds	r3, #1
 8017c54:	3201      	adds	r2, #1
 8017c56:	2b07      	cmp	r3, #7
 8017c58:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 8017c5c:	f300 8146 	bgt.w	8017eec <_vfiprintf_r+0x7b4>
 8017c60:	3608      	adds	r6, #8
 8017c62:	9b08      	ldr	r3, [sp, #32]
 8017c64:	b16b      	cbz	r3, 8017c82 <_vfiprintf_r+0x54a>
 8017c66:	aa0b      	add	r2, sp, #44	; 0x2c
 8017c68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017c6a:	6032      	str	r2, [r6, #0]
 8017c6c:	2202      	movs	r2, #2
 8017c6e:	6072      	str	r2, [r6, #4]
 8017c70:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8017c72:	3301      	adds	r3, #1
 8017c74:	3202      	adds	r2, #2
 8017c76:	2b07      	cmp	r3, #7
 8017c78:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 8017c7c:	f300 813f 	bgt.w	8017efe <_vfiprintf_r+0x7c6>
 8017c80:	3608      	adds	r6, #8
 8017c82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017c84:	2b80      	cmp	r3, #128	; 0x80
 8017c86:	d11f      	bne.n	8017cc8 <_vfiprintf_r+0x590>
 8017c88:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8017c8c:	1a9c      	subs	r4, r3, r2
 8017c8e:	2c00      	cmp	r4, #0
 8017c90:	dd1a      	ble.n	8017cc8 <_vfiprintf_r+0x590>
 8017c92:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8017c96:	4889      	ldr	r0, [pc, #548]	; (8017ebc <_vfiprintf_r+0x784>)
 8017c98:	6030      	str	r0, [r6, #0]
 8017c9a:	2c10      	cmp	r4, #16
 8017c9c:	f103 0301 	add.w	r3, r3, #1
 8017ca0:	f106 0108 	add.w	r1, r6, #8
 8017ca4:	f300 8134 	bgt.w	8017f10 <_vfiprintf_r+0x7d8>
 8017ca8:	6074      	str	r4, [r6, #4]
 8017caa:	2b07      	cmp	r3, #7
 8017cac:	4414      	add	r4, r2
 8017cae:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 8017cb2:	f340 813f 	ble.w	8017f34 <_vfiprintf_r+0x7fc>
 8017cb6:	aa0c      	add	r2, sp, #48	; 0x30
 8017cb8:	4639      	mov	r1, r7
 8017cba:	4648      	mov	r0, r9
 8017cbc:	f7ff fd09 	bl	80176d2 <__sprint_r>
 8017cc0:	2800      	cmp	r0, #0
 8017cc2:	f040 8172 	bne.w	8017faa <_vfiprintf_r+0x872>
 8017cc6:	ae0f      	add	r6, sp, #60	; 0x3c
 8017cc8:	9b00      	ldr	r3, [sp, #0]
 8017cca:	1aec      	subs	r4, r5, r3
 8017ccc:	2c00      	cmp	r4, #0
 8017cce:	dd1a      	ble.n	8017d06 <_vfiprintf_r+0x5ce>
 8017cd0:	4d7a      	ldr	r5, [pc, #488]	; (8017ebc <_vfiprintf_r+0x784>)
 8017cd2:	6035      	str	r5, [r6, #0]
 8017cd4:	e9dd 310d 	ldrd	r3, r1, [sp, #52]	; 0x34
 8017cd8:	2c10      	cmp	r4, #16
 8017cda:	f103 0301 	add.w	r3, r3, #1
 8017cde:	f106 0208 	add.w	r2, r6, #8
 8017ce2:	f300 8129 	bgt.w	8017f38 <_vfiprintf_r+0x800>
 8017ce6:	6074      	str	r4, [r6, #4]
 8017ce8:	2b07      	cmp	r3, #7
 8017cea:	440c      	add	r4, r1
 8017cec:	e9cd 340d 	strd	r3, r4, [sp, #52]	; 0x34
 8017cf0:	f340 8133 	ble.w	8017f5a <_vfiprintf_r+0x822>
 8017cf4:	aa0c      	add	r2, sp, #48	; 0x30
 8017cf6:	4639      	mov	r1, r7
 8017cf8:	4648      	mov	r0, r9
 8017cfa:	f7ff fcea 	bl	80176d2 <__sprint_r>
 8017cfe:	2800      	cmp	r0, #0
 8017d00:	f040 8153 	bne.w	8017faa <_vfiprintf_r+0x872>
 8017d04:	ae0f      	add	r6, sp, #60	; 0x3c
 8017d06:	9b00      	ldr	r3, [sp, #0]
 8017d08:	980e      	ldr	r0, [sp, #56]	; 0x38
 8017d0a:	6073      	str	r3, [r6, #4]
 8017d0c:	4418      	add	r0, r3
 8017d0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017d10:	f8c6 8000 	str.w	r8, [r6]
 8017d14:	3301      	adds	r3, #1
 8017d16:	2b07      	cmp	r3, #7
 8017d18:	900e      	str	r0, [sp, #56]	; 0x38
 8017d1a:	930d      	str	r3, [sp, #52]	; 0x34
 8017d1c:	f300 811f 	bgt.w	8017f5e <_vfiprintf_r+0x826>
 8017d20:	f106 0308 	add.w	r3, r6, #8
 8017d24:	f01a 0f04 	tst.w	sl, #4
 8017d28:	f040 8121 	bne.w	8017f6e <_vfiprintf_r+0x836>
 8017d2c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8017d30:	9904      	ldr	r1, [sp, #16]
 8017d32:	428a      	cmp	r2, r1
 8017d34:	bfac      	ite	ge
 8017d36:	189b      	addge	r3, r3, r2
 8017d38:	185b      	addlt	r3, r3, r1
 8017d3a:	9302      	str	r3, [sp, #8]
 8017d3c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017d3e:	b13b      	cbz	r3, 8017d50 <_vfiprintf_r+0x618>
 8017d40:	aa0c      	add	r2, sp, #48	; 0x30
 8017d42:	4639      	mov	r1, r7
 8017d44:	4648      	mov	r0, r9
 8017d46:	f7ff fcc4 	bl	80176d2 <__sprint_r>
 8017d4a:	2800      	cmp	r0, #0
 8017d4c:	f040 812d 	bne.w	8017faa <_vfiprintf_r+0x872>
 8017d50:	2300      	movs	r3, #0
 8017d52:	930d      	str	r3, [sp, #52]	; 0x34
 8017d54:	ae0f      	add	r6, sp, #60	; 0x3c
 8017d56:	e6c7      	b.n	8017ae8 <_vfiprintf_r+0x3b0>
 8017d58:	4640      	mov	r0, r8
 8017d5a:	f7e8 fa89 	bl	8000270 <strlen>
 8017d5e:	9000      	str	r0, [sp, #0]
 8017d60:	e737      	b.n	8017bd2 <_vfiprintf_r+0x49a>
 8017d62:	f04a 0a10 	orr.w	sl, sl, #16
 8017d66:	f01a 0320 	ands.w	r3, sl, #32
 8017d6a:	d008      	beq.n	8017d7e <_vfiprintf_r+0x646>
 8017d6c:	3407      	adds	r4, #7
 8017d6e:	f024 0307 	bic.w	r3, r4, #7
 8017d72:	469b      	mov	fp, r3
 8017d74:	685d      	ldr	r5, [r3, #4]
 8017d76:	f85b 4b08 	ldr.w	r4, [fp], #8
 8017d7a:	2301      	movs	r3, #1
 8017d7c:	e6da      	b.n	8017b34 <_vfiprintf_r+0x3fc>
 8017d7e:	46a3      	mov	fp, r4
 8017d80:	f01a 0510 	ands.w	r5, sl, #16
 8017d84:	f85b 4b04 	ldr.w	r4, [fp], #4
 8017d88:	d001      	beq.n	8017d8e <_vfiprintf_r+0x656>
 8017d8a:	461d      	mov	r5, r3
 8017d8c:	e7f5      	b.n	8017d7a <_vfiprintf_r+0x642>
 8017d8e:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
 8017d92:	d001      	beq.n	8017d98 <_vfiprintf_r+0x660>
 8017d94:	b2a4      	uxth	r4, r4
 8017d96:	e7f0      	b.n	8017d7a <_vfiprintf_r+0x642>
 8017d98:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8017d9c:	d0ed      	beq.n	8017d7a <_vfiprintf_r+0x642>
 8017d9e:	b2e4      	uxtb	r4, r4
 8017da0:	e7f3      	b.n	8017d8a <_vfiprintf_r+0x652>
 8017da2:	4a47      	ldr	r2, [pc, #284]	; (8017ec0 <_vfiprintf_r+0x788>)
 8017da4:	e5c5      	b.n	8017932 <_vfiprintf_r+0x1fa>
 8017da6:	46a3      	mov	fp, r4
 8017da8:	f01a 0510 	ands.w	r5, sl, #16
 8017dac:	f85b 4b04 	ldr.w	r4, [fp], #4
 8017db0:	d001      	beq.n	8017db6 <_vfiprintf_r+0x67e>
 8017db2:	4615      	mov	r5, r2
 8017db4:	e5c9      	b.n	801794a <_vfiprintf_r+0x212>
 8017db6:	f01a 0240 	ands.w	r2, sl, #64	; 0x40
 8017dba:	d001      	beq.n	8017dc0 <_vfiprintf_r+0x688>
 8017dbc:	b2a4      	uxth	r4, r4
 8017dbe:	e5c4      	b.n	801794a <_vfiprintf_r+0x212>
 8017dc0:	f41a 7500 	ands.w	r5, sl, #512	; 0x200
 8017dc4:	f43f adc1 	beq.w	801794a <_vfiprintf_r+0x212>
 8017dc8:	b2e4      	uxtb	r4, r4
 8017dca:	e7f2      	b.n	8017db2 <_vfiprintf_r+0x67a>
 8017dcc:	2c0a      	cmp	r4, #10
 8017dce:	f175 0300 	sbcs.w	r3, r5, #0
 8017dd2:	d205      	bcs.n	8017de0 <_vfiprintf_r+0x6a8>
 8017dd4:	3430      	adds	r4, #48	; 0x30
 8017dd6:	f88d 40df 	strb.w	r4, [sp, #223]	; 0xdf
 8017dda:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 8017dde:	e137      	b.n	8018050 <_vfiprintf_r+0x918>
 8017de0:	ab38      	add	r3, sp, #224	; 0xe0
 8017de2:	9308      	str	r3, [sp, #32]
 8017de4:	9b04      	ldr	r3, [sp, #16]
 8017de6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8017dea:	f04f 0a00 	mov.w	sl, #0
 8017dee:	9309      	str	r3, [sp, #36]	; 0x24
 8017df0:	9b08      	ldr	r3, [sp, #32]
 8017df2:	220a      	movs	r2, #10
 8017df4:	f103 38ff 	add.w	r8, r3, #4294967295
 8017df8:	4620      	mov	r0, r4
 8017dfa:	2300      	movs	r3, #0
 8017dfc:	4629      	mov	r1, r5
 8017dfe:	f7e8 ff43 	bl	8000c88 <__aeabi_uldivmod>
 8017e02:	9b08      	ldr	r3, [sp, #32]
 8017e04:	3230      	adds	r2, #48	; 0x30
 8017e06:	f803 2c01 	strb.w	r2, [r3, #-1]
 8017e0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017e0c:	f10a 0a01 	add.w	sl, sl, #1
 8017e10:	b1db      	cbz	r3, 8017e4a <_vfiprintf_r+0x712>
 8017e12:	9b06      	ldr	r3, [sp, #24]
 8017e14:	781b      	ldrb	r3, [r3, #0]
 8017e16:	4553      	cmp	r3, sl
 8017e18:	d117      	bne.n	8017e4a <_vfiprintf_r+0x712>
 8017e1a:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 8017e1e:	d014      	beq.n	8017e4a <_vfiprintf_r+0x712>
 8017e20:	2c0a      	cmp	r4, #10
 8017e22:	f175 0300 	sbcs.w	r3, r5, #0
 8017e26:	d310      	bcc.n	8017e4a <_vfiprintf_r+0x712>
 8017e28:	9b07      	ldr	r3, [sp, #28]
 8017e2a:	eba8 0803 	sub.w	r8, r8, r3
 8017e2e:	461a      	mov	r2, r3
 8017e30:	ee18 1a10 	vmov	r1, s16
 8017e34:	4640      	mov	r0, r8
 8017e36:	f003 fa52 	bl	801b2de <strncpy>
 8017e3a:	9b06      	ldr	r3, [sp, #24]
 8017e3c:	785b      	ldrb	r3, [r3, #1]
 8017e3e:	b1a3      	cbz	r3, 8017e6a <_vfiprintf_r+0x732>
 8017e40:	9b06      	ldr	r3, [sp, #24]
 8017e42:	3301      	adds	r3, #1
 8017e44:	9306      	str	r3, [sp, #24]
 8017e46:	f04f 0a00 	mov.w	sl, #0
 8017e4a:	2300      	movs	r3, #0
 8017e4c:	220a      	movs	r2, #10
 8017e4e:	4620      	mov	r0, r4
 8017e50:	4629      	mov	r1, r5
 8017e52:	f7e8 ff19 	bl	8000c88 <__aeabi_uldivmod>
 8017e56:	2c0a      	cmp	r4, #10
 8017e58:	f175 0300 	sbcs.w	r3, r5, #0
 8017e5c:	f0c0 80f8 	bcc.w	8018050 <_vfiprintf_r+0x918>
 8017e60:	4604      	mov	r4, r0
 8017e62:	460d      	mov	r5, r1
 8017e64:	f8cd 8020 	str.w	r8, [sp, #32]
 8017e68:	e7c2      	b.n	8017df0 <_vfiprintf_r+0x6b8>
 8017e6a:	469a      	mov	sl, r3
 8017e6c:	e7ed      	b.n	8017e4a <_vfiprintf_r+0x712>
 8017e6e:	f004 030f 	and.w	r3, r4, #15
 8017e72:	9a05      	ldr	r2, [sp, #20]
 8017e74:	0924      	lsrs	r4, r4, #4
 8017e76:	5cd3      	ldrb	r3, [r2, r3]
 8017e78:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8017e7c:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 8017e80:	092d      	lsrs	r5, r5, #4
 8017e82:	ea54 0305 	orrs.w	r3, r4, r5
 8017e86:	d1f2      	bne.n	8017e6e <_vfiprintf_r+0x736>
 8017e88:	e0e2      	b.n	8018050 <_vfiprintf_r+0x918>
 8017e8a:	b933      	cbnz	r3, 8017e9a <_vfiprintf_r+0x762>
 8017e8c:	f01a 0f01 	tst.w	sl, #1
 8017e90:	d003      	beq.n	8017e9a <_vfiprintf_r+0x762>
 8017e92:	2330      	movs	r3, #48	; 0x30
 8017e94:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
 8017e98:	e79f      	b.n	8017dda <_vfiprintf_r+0x6a2>
 8017e9a:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 8017e9e:	e0d7      	b.n	8018050 <_vfiprintf_r+0x918>
 8017ea0:	2b00      	cmp	r3, #0
 8017ea2:	f000 80a3 	beq.w	8017fec <_vfiprintf_r+0x8b4>
 8017ea6:	2100      	movs	r1, #0
 8017ea8:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8017eac:	f88d 102b 	strb.w	r1, [sp, #43]	; 0x2b
 8017eb0:	46a3      	mov	fp, r4
 8017eb2:	e5da      	b.n	8017a6a <_vfiprintf_r+0x332>
 8017eb4:	4605      	mov	r5, r0
 8017eb6:	e68c      	b.n	8017bd2 <_vfiprintf_r+0x49a>
 8017eb8:	080251fc 	.word	0x080251fc
 8017ebc:	0802520c 	.word	0x0802520c
 8017ec0:	080251c9 	.word	0x080251c9
 8017ec4:	2010      	movs	r0, #16
 8017ec6:	4402      	add	r2, r0
 8017ec8:	2b07      	cmp	r3, #7
 8017eca:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 8017ece:	6070      	str	r0, [r6, #4]
 8017ed0:	dd07      	ble.n	8017ee2 <_vfiprintf_r+0x7aa>
 8017ed2:	aa0c      	add	r2, sp, #48	; 0x30
 8017ed4:	4639      	mov	r1, r7
 8017ed6:	4648      	mov	r0, r9
 8017ed8:	f7ff fbfb 	bl	80176d2 <__sprint_r>
 8017edc:	2800      	cmp	r0, #0
 8017ede:	d164      	bne.n	8017faa <_vfiprintf_r+0x872>
 8017ee0:	a90f      	add	r1, sp, #60	; 0x3c
 8017ee2:	3c10      	subs	r4, #16
 8017ee4:	460e      	mov	r6, r1
 8017ee6:	e68f      	b.n	8017c08 <_vfiprintf_r+0x4d0>
 8017ee8:	460e      	mov	r6, r1
 8017eea:	e6a8      	b.n	8017c3e <_vfiprintf_r+0x506>
 8017eec:	aa0c      	add	r2, sp, #48	; 0x30
 8017eee:	4639      	mov	r1, r7
 8017ef0:	4648      	mov	r0, r9
 8017ef2:	f7ff fbee 	bl	80176d2 <__sprint_r>
 8017ef6:	2800      	cmp	r0, #0
 8017ef8:	d157      	bne.n	8017faa <_vfiprintf_r+0x872>
 8017efa:	ae0f      	add	r6, sp, #60	; 0x3c
 8017efc:	e6b1      	b.n	8017c62 <_vfiprintf_r+0x52a>
 8017efe:	aa0c      	add	r2, sp, #48	; 0x30
 8017f00:	4639      	mov	r1, r7
 8017f02:	4648      	mov	r0, r9
 8017f04:	f7ff fbe5 	bl	80176d2 <__sprint_r>
 8017f08:	2800      	cmp	r0, #0
 8017f0a:	d14e      	bne.n	8017faa <_vfiprintf_r+0x872>
 8017f0c:	ae0f      	add	r6, sp, #60	; 0x3c
 8017f0e:	e6b8      	b.n	8017c82 <_vfiprintf_r+0x54a>
 8017f10:	2010      	movs	r0, #16
 8017f12:	4402      	add	r2, r0
 8017f14:	2b07      	cmp	r3, #7
 8017f16:	e9cd 320d 	strd	r3, r2, [sp, #52]	; 0x34
 8017f1a:	6070      	str	r0, [r6, #4]
 8017f1c:	dd07      	ble.n	8017f2e <_vfiprintf_r+0x7f6>
 8017f1e:	aa0c      	add	r2, sp, #48	; 0x30
 8017f20:	4639      	mov	r1, r7
 8017f22:	4648      	mov	r0, r9
 8017f24:	f7ff fbd5 	bl	80176d2 <__sprint_r>
 8017f28:	2800      	cmp	r0, #0
 8017f2a:	d13e      	bne.n	8017faa <_vfiprintf_r+0x872>
 8017f2c:	a90f      	add	r1, sp, #60	; 0x3c
 8017f2e:	3c10      	subs	r4, #16
 8017f30:	460e      	mov	r6, r1
 8017f32:	e6ae      	b.n	8017c92 <_vfiprintf_r+0x55a>
 8017f34:	460e      	mov	r6, r1
 8017f36:	e6c7      	b.n	8017cc8 <_vfiprintf_r+0x590>
 8017f38:	2010      	movs	r0, #16
 8017f3a:	4401      	add	r1, r0
 8017f3c:	2b07      	cmp	r3, #7
 8017f3e:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 8017f42:	6070      	str	r0, [r6, #4]
 8017f44:	dd06      	ble.n	8017f54 <_vfiprintf_r+0x81c>
 8017f46:	aa0c      	add	r2, sp, #48	; 0x30
 8017f48:	4639      	mov	r1, r7
 8017f4a:	4648      	mov	r0, r9
 8017f4c:	f7ff fbc1 	bl	80176d2 <__sprint_r>
 8017f50:	bb58      	cbnz	r0, 8017faa <_vfiprintf_r+0x872>
 8017f52:	aa0f      	add	r2, sp, #60	; 0x3c
 8017f54:	3c10      	subs	r4, #16
 8017f56:	4616      	mov	r6, r2
 8017f58:	e6bb      	b.n	8017cd2 <_vfiprintf_r+0x59a>
 8017f5a:	4616      	mov	r6, r2
 8017f5c:	e6d3      	b.n	8017d06 <_vfiprintf_r+0x5ce>
 8017f5e:	aa0c      	add	r2, sp, #48	; 0x30
 8017f60:	4639      	mov	r1, r7
 8017f62:	4648      	mov	r0, r9
 8017f64:	f7ff fbb5 	bl	80176d2 <__sprint_r>
 8017f68:	b9f8      	cbnz	r0, 8017faa <_vfiprintf_r+0x872>
 8017f6a:	ab0f      	add	r3, sp, #60	; 0x3c
 8017f6c:	e6da      	b.n	8017d24 <_vfiprintf_r+0x5ec>
 8017f6e:	e9dd 2103 	ldrd	r2, r1, [sp, #12]
 8017f72:	1a54      	subs	r4, r2, r1
 8017f74:	2c00      	cmp	r4, #0
 8017f76:	f77f aed9 	ble.w	8017d2c <_vfiprintf_r+0x5f4>
 8017f7a:	4d39      	ldr	r5, [pc, #228]	; (8018060 <_vfiprintf_r+0x928>)
 8017f7c:	2610      	movs	r6, #16
 8017f7e:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 8017f82:	2c10      	cmp	r4, #16
 8017f84:	f102 0201 	add.w	r2, r2, #1
 8017f88:	601d      	str	r5, [r3, #0]
 8017f8a:	dc1d      	bgt.n	8017fc8 <_vfiprintf_r+0x890>
 8017f8c:	605c      	str	r4, [r3, #4]
 8017f8e:	2a07      	cmp	r2, #7
 8017f90:	440c      	add	r4, r1
 8017f92:	e9cd 240d 	strd	r2, r4, [sp, #52]	; 0x34
 8017f96:	f77f aec9 	ble.w	8017d2c <_vfiprintf_r+0x5f4>
 8017f9a:	aa0c      	add	r2, sp, #48	; 0x30
 8017f9c:	4639      	mov	r1, r7
 8017f9e:	4648      	mov	r0, r9
 8017fa0:	f7ff fb97 	bl	80176d2 <__sprint_r>
 8017fa4:	2800      	cmp	r0, #0
 8017fa6:	f43f aec1 	beq.w	8017d2c <_vfiprintf_r+0x5f4>
 8017faa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8017fac:	07d9      	lsls	r1, r3, #31
 8017fae:	d405      	bmi.n	8017fbc <_vfiprintf_r+0x884>
 8017fb0:	89bb      	ldrh	r3, [r7, #12]
 8017fb2:	059a      	lsls	r2, r3, #22
 8017fb4:	d402      	bmi.n	8017fbc <_vfiprintf_r+0x884>
 8017fb6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8017fb8:	f7fd fc13 	bl	80157e2 <__retarget_lock_release_recursive>
 8017fbc:	89bb      	ldrh	r3, [r7, #12]
 8017fbe:	065b      	lsls	r3, r3, #25
 8017fc0:	f57f abed 	bpl.w	801779e <_vfiprintf_r+0x66>
 8017fc4:	f7ff bbe8 	b.w	8017798 <_vfiprintf_r+0x60>
 8017fc8:	3110      	adds	r1, #16
 8017fca:	2a07      	cmp	r2, #7
 8017fcc:	e9cd 210d 	strd	r2, r1, [sp, #52]	; 0x34
 8017fd0:	605e      	str	r6, [r3, #4]
 8017fd2:	dc02      	bgt.n	8017fda <_vfiprintf_r+0x8a2>
 8017fd4:	3308      	adds	r3, #8
 8017fd6:	3c10      	subs	r4, #16
 8017fd8:	e7d1      	b.n	8017f7e <_vfiprintf_r+0x846>
 8017fda:	aa0c      	add	r2, sp, #48	; 0x30
 8017fdc:	4639      	mov	r1, r7
 8017fde:	4648      	mov	r0, r9
 8017fe0:	f7ff fb77 	bl	80176d2 <__sprint_r>
 8017fe4:	2800      	cmp	r0, #0
 8017fe6:	d1e0      	bne.n	8017faa <_vfiprintf_r+0x872>
 8017fe8:	ab0f      	add	r3, sp, #60	; 0x3c
 8017fea:	e7f4      	b.n	8017fd6 <_vfiprintf_r+0x89e>
 8017fec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8017fee:	b913      	cbnz	r3, 8017ff6 <_vfiprintf_r+0x8be>
 8017ff0:	2300      	movs	r3, #0
 8017ff2:	930d      	str	r3, [sp, #52]	; 0x34
 8017ff4:	e7d9      	b.n	8017faa <_vfiprintf_r+0x872>
 8017ff6:	aa0c      	add	r2, sp, #48	; 0x30
 8017ff8:	4639      	mov	r1, r7
 8017ffa:	4648      	mov	r0, r9
 8017ffc:	f7ff fb69 	bl	80176d2 <__sprint_r>
 8018000:	2800      	cmp	r0, #0
 8018002:	d0f5      	beq.n	8017ff0 <_vfiprintf_r+0x8b8>
 8018004:	e7d1      	b.n	8017faa <_vfiprintf_r+0x872>
 8018006:	ea54 0205 	orrs.w	r2, r4, r5
 801800a:	f8cd a010 	str.w	sl, [sp, #16]
 801800e:	f43f ada3 	beq.w	8017b58 <_vfiprintf_r+0x420>
 8018012:	2b01      	cmp	r3, #1
 8018014:	f43f aeda 	beq.w	8017dcc <_vfiprintf_r+0x694>
 8018018:	2b02      	cmp	r3, #2
 801801a:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 801801e:	f43f af26 	beq.w	8017e6e <_vfiprintf_r+0x736>
 8018022:	f004 0307 	and.w	r3, r4, #7
 8018026:	08e4      	lsrs	r4, r4, #3
 8018028:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 801802c:	08ed      	lsrs	r5, r5, #3
 801802e:	3330      	adds	r3, #48	; 0x30
 8018030:	ea54 0105 	orrs.w	r1, r4, r5
 8018034:	4642      	mov	r2, r8
 8018036:	f808 3d01 	strb.w	r3, [r8, #-1]!
 801803a:	d1f2      	bne.n	8018022 <_vfiprintf_r+0x8ea>
 801803c:	9904      	ldr	r1, [sp, #16]
 801803e:	07c8      	lsls	r0, r1, #31
 8018040:	d506      	bpl.n	8018050 <_vfiprintf_r+0x918>
 8018042:	2b30      	cmp	r3, #48	; 0x30
 8018044:	d004      	beq.n	8018050 <_vfiprintf_r+0x918>
 8018046:	2330      	movs	r3, #48	; 0x30
 8018048:	f808 3c01 	strb.w	r3, [r8, #-1]
 801804c:	f1a2 0802 	sub.w	r8, r2, #2
 8018050:	ab38      	add	r3, sp, #224	; 0xe0
 8018052:	eba3 0308 	sub.w	r3, r3, r8
 8018056:	9d00      	ldr	r5, [sp, #0]
 8018058:	f8dd a010 	ldr.w	sl, [sp, #16]
 801805c:	9300      	str	r3, [sp, #0]
 801805e:	e5b8      	b.n	8017bd2 <_vfiprintf_r+0x49a>
 8018060:	080251fc 	.word	0x080251fc

08018064 <__sbprintf>:
 8018064:	b570      	push	{r4, r5, r6, lr}
 8018066:	460c      	mov	r4, r1
 8018068:	8989      	ldrh	r1, [r1, #12]
 801806a:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 801806e:	f021 0102 	bic.w	r1, r1, #2
 8018072:	f8ad 1014 	strh.w	r1, [sp, #20]
 8018076:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8018078:	911b      	str	r1, [sp, #108]	; 0x6c
 801807a:	89e1      	ldrh	r1, [r4, #14]
 801807c:	f8ad 1016 	strh.w	r1, [sp, #22]
 8018080:	69e1      	ldr	r1, [r4, #28]
 8018082:	9109      	str	r1, [sp, #36]	; 0x24
 8018084:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8018086:	910b      	str	r1, [sp, #44]	; 0x2c
 8018088:	a91c      	add	r1, sp, #112	; 0x70
 801808a:	9102      	str	r1, [sp, #8]
 801808c:	9106      	str	r1, [sp, #24]
 801808e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8018092:	4606      	mov	r6, r0
 8018094:	9104      	str	r1, [sp, #16]
 8018096:	9107      	str	r1, [sp, #28]
 8018098:	a818      	add	r0, sp, #96	; 0x60
 801809a:	2100      	movs	r1, #0
 801809c:	e9cd 3200 	strd	r3, r2, [sp]
 80180a0:	9108      	str	r1, [sp, #32]
 80180a2:	f7fd fb9b 	bl	80157dc <__retarget_lock_init_recursive>
 80180a6:	e9dd 3200 	ldrd	r3, r2, [sp]
 80180aa:	a902      	add	r1, sp, #8
 80180ac:	4630      	mov	r0, r6
 80180ae:	f7ff fb43 	bl	8017738 <_vfiprintf_r>
 80180b2:	1e05      	subs	r5, r0, #0
 80180b4:	db07      	blt.n	80180c6 <__sbprintf+0x62>
 80180b6:	a902      	add	r1, sp, #8
 80180b8:	4630      	mov	r0, r6
 80180ba:	f002 fa41 	bl	801a540 <_fflush_r>
 80180be:	2800      	cmp	r0, #0
 80180c0:	bf18      	it	ne
 80180c2:	f04f 35ff 	movne.w	r5, #4294967295
 80180c6:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 80180ca:	9818      	ldr	r0, [sp, #96]	; 0x60
 80180cc:	065b      	lsls	r3, r3, #25
 80180ce:	bf42      	ittt	mi
 80180d0:	89a3      	ldrhmi	r3, [r4, #12]
 80180d2:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 80180d6:	81a3      	strhmi	r3, [r4, #12]
 80180d8:	f7fd fb81 	bl	80157de <__retarget_lock_close_recursive>
 80180dc:	4628      	mov	r0, r5
 80180de:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 80180e2:	bd70      	pop	{r4, r5, r6, pc}
 80180e4:	0000      	movs	r0, r0
	...

080180e8 <_vfprintf_r>:
 80180e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80180ec:	ed2d 8b04 	vpush	{d8-d9}
 80180f0:	b0cf      	sub	sp, #316	; 0x13c
 80180f2:	4689      	mov	r9, r1
 80180f4:	4690      	mov	r8, r2
 80180f6:	461c      	mov	r4, r3
 80180f8:	461e      	mov	r6, r3
 80180fa:	4682      	mov	sl, r0
 80180fc:	f002 fc6e 	bl	801a9dc <_localeconv_r>
 8018100:	6803      	ldr	r3, [r0, #0]
 8018102:	9313      	str	r3, [sp, #76]	; 0x4c
 8018104:	4618      	mov	r0, r3
 8018106:	f7e8 f8b3 	bl	8000270 <strlen>
 801810a:	900e      	str	r0, [sp, #56]	; 0x38
 801810c:	f1ba 0f00 	cmp.w	sl, #0
 8018110:	d005      	beq.n	801811e <_vfprintf_r+0x36>
 8018112:	f8da 3038 	ldr.w	r3, [sl, #56]	; 0x38
 8018116:	b913      	cbnz	r3, 801811e <_vfprintf_r+0x36>
 8018118:	4650      	mov	r0, sl
 801811a:	f002 fa7d 	bl	801a618 <__sinit>
 801811e:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 8018122:	07d8      	lsls	r0, r3, #31
 8018124:	d407      	bmi.n	8018136 <_vfprintf_r+0x4e>
 8018126:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 801812a:	0599      	lsls	r1, r3, #22
 801812c:	d403      	bmi.n	8018136 <_vfprintf_r+0x4e>
 801812e:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 8018132:	f7fd fb55 	bl	80157e0 <__retarget_lock_acquire_recursive>
 8018136:	f9b9 300c 	ldrsh.w	r3, [r9, #12]
 801813a:	049a      	lsls	r2, r3, #18
 801813c:	d409      	bmi.n	8018152 <_vfprintf_r+0x6a>
 801813e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8018142:	f8a9 300c 	strh.w	r3, [r9, #12]
 8018146:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 801814a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801814e:	f8c9 3064 	str.w	r3, [r9, #100]	; 0x64
 8018152:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8018156:	071b      	lsls	r3, r3, #28
 8018158:	d502      	bpl.n	8018160 <_vfprintf_r+0x78>
 801815a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801815e:	b9d3      	cbnz	r3, 8018196 <_vfprintf_r+0xae>
 8018160:	4649      	mov	r1, r9
 8018162:	4650      	mov	r0, sl
 8018164:	f001 fa8e 	bl	8019684 <__swsetup_r>
 8018168:	b1a8      	cbz	r0, 8018196 <_vfprintf_r+0xae>
 801816a:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 801816e:	07df      	lsls	r7, r3, #31
 8018170:	d508      	bpl.n	8018184 <_vfprintf_r+0x9c>
 8018172:	f04f 33ff 	mov.w	r3, #4294967295
 8018176:	930f      	str	r3, [sp, #60]	; 0x3c
 8018178:	980f      	ldr	r0, [sp, #60]	; 0x3c
 801817a:	b04f      	add	sp, #316	; 0x13c
 801817c:	ecbd 8b04 	vpop	{d8-d9}
 8018180:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018184:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8018188:	059e      	lsls	r6, r3, #22
 801818a:	d4f2      	bmi.n	8018172 <_vfprintf_r+0x8a>
 801818c:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 8018190:	f7fd fb27 	bl	80157e2 <__retarget_lock_release_recursive>
 8018194:	e7ed      	b.n	8018172 <_vfprintf_r+0x8a>
 8018196:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 801819a:	f003 021a 	and.w	r2, r3, #26
 801819e:	2a0a      	cmp	r2, #10
 80181a0:	d118      	bne.n	80181d4 <_vfprintf_r+0xec>
 80181a2:	f9b9 200e 	ldrsh.w	r2, [r9, #14]
 80181a6:	2a00      	cmp	r2, #0
 80181a8:	db14      	blt.n	80181d4 <_vfprintf_r+0xec>
 80181aa:	f8d9 2064 	ldr.w	r2, [r9, #100]	; 0x64
 80181ae:	07d5      	lsls	r5, r2, #31
 80181b0:	d405      	bmi.n	80181be <_vfprintf_r+0xd6>
 80181b2:	0598      	lsls	r0, r3, #22
 80181b4:	d403      	bmi.n	80181be <_vfprintf_r+0xd6>
 80181b6:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 80181ba:	f7fd fb12 	bl	80157e2 <__retarget_lock_release_recursive>
 80181be:	4623      	mov	r3, r4
 80181c0:	4642      	mov	r2, r8
 80181c2:	4649      	mov	r1, r9
 80181c4:	4650      	mov	r0, sl
 80181c6:	b04f      	add	sp, #316	; 0x13c
 80181c8:	ecbd 8b04 	vpop	{d8-d9}
 80181cc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80181d0:	f001 b9c4 	b.w	801955c <__sbprintf>
 80181d4:	ed9f 7b92 	vldr	d7, [pc, #584]	; 8018420 <_vfprintf_r+0x338>
 80181d8:	2500      	movs	r5, #0
 80181da:	e9cd 5523 	strd	r5, r5, [sp, #140]	; 0x8c
 80181de:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80181e2:	e9cd 5515 	strd	r5, r5, [sp, #84]	; 0x54
 80181e6:	ac25      	add	r4, sp, #148	; 0x94
 80181e8:	9422      	str	r4, [sp, #136]	; 0x88
 80181ea:	9505      	str	r5, [sp, #20]
 80181ec:	950a      	str	r5, [sp, #40]	; 0x28
 80181ee:	9512      	str	r5, [sp, #72]	; 0x48
 80181f0:	9514      	str	r5, [sp, #80]	; 0x50
 80181f2:	950f      	str	r5, [sp, #60]	; 0x3c
 80181f4:	4643      	mov	r3, r8
 80181f6:	461d      	mov	r5, r3
 80181f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80181fc:	b10a      	cbz	r2, 8018202 <_vfprintf_r+0x11a>
 80181fe:	2a25      	cmp	r2, #37	; 0x25
 8018200:	d1f9      	bne.n	80181f6 <_vfprintf_r+0x10e>
 8018202:	ebb5 0708 	subs.w	r7, r5, r8
 8018206:	d00d      	beq.n	8018224 <_vfprintf_r+0x13c>
 8018208:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801820a:	443b      	add	r3, r7
 801820c:	9324      	str	r3, [sp, #144]	; 0x90
 801820e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8018210:	3301      	adds	r3, #1
 8018212:	2b07      	cmp	r3, #7
 8018214:	e9c4 8700 	strd	r8, r7, [r4]
 8018218:	9323      	str	r3, [sp, #140]	; 0x8c
 801821a:	dc79      	bgt.n	8018310 <_vfprintf_r+0x228>
 801821c:	3408      	adds	r4, #8
 801821e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8018220:	443b      	add	r3, r7
 8018222:	930f      	str	r3, [sp, #60]	; 0x3c
 8018224:	782b      	ldrb	r3, [r5, #0]
 8018226:	2b00      	cmp	r3, #0
 8018228:	f001 8154 	beq.w	80194d4 <_vfprintf_r+0x13ec>
 801822c:	2300      	movs	r3, #0
 801822e:	f04f 32ff 	mov.w	r2, #4294967295
 8018232:	3501      	adds	r5, #1
 8018234:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8018238:	9204      	str	r2, [sp, #16]
 801823a:	9310      	str	r3, [sp, #64]	; 0x40
 801823c:	469b      	mov	fp, r3
 801823e:	270a      	movs	r7, #10
 8018240:	212b      	movs	r1, #43	; 0x2b
 8018242:	462b      	mov	r3, r5
 8018244:	f813 2b01 	ldrb.w	r2, [r3], #1
 8018248:	9206      	str	r2, [sp, #24]
 801824a:	930b      	str	r3, [sp, #44]	; 0x2c
 801824c:	9b06      	ldr	r3, [sp, #24]
 801824e:	3b20      	subs	r3, #32
 8018250:	2b5a      	cmp	r3, #90	; 0x5a
 8018252:	f200 85c8 	bhi.w	8018de6 <_vfprintf_r+0xcfe>
 8018256:	e8df f013 	tbh	[pc, r3, lsl #1]
 801825a:	007e      	.short	0x007e
 801825c:	05c605c6 	.word	0x05c605c6
 8018260:	05c60086 	.word	0x05c60086
 8018264:	05c605c6 	.word	0x05c605c6
 8018268:	05c60065 	.word	0x05c60065
 801826c:	008905c6 	.word	0x008905c6
 8018270:	05c60093 	.word	0x05c60093
 8018274:	00960090 	.word	0x00960090
 8018278:	00b205c6 	.word	0x00b205c6
 801827c:	00b500b5 	.word	0x00b500b5
 8018280:	00b500b5 	.word	0x00b500b5
 8018284:	00b500b5 	.word	0x00b500b5
 8018288:	00b500b5 	.word	0x00b500b5
 801828c:	05c600b5 	.word	0x05c600b5
 8018290:	05c605c6 	.word	0x05c605c6
 8018294:	05c605c6 	.word	0x05c605c6
 8018298:	05c605c6 	.word	0x05c605c6
 801829c:	05c6012a 	.word	0x05c6012a
 80182a0:	00fa00e7 	.word	0x00fa00e7
 80182a4:	012a012a 	.word	0x012a012a
 80182a8:	05c6012a 	.word	0x05c6012a
 80182ac:	05c605c6 	.word	0x05c605c6
 80182b0:	00c505c6 	.word	0x00c505c6
 80182b4:	05c605c6 	.word	0x05c605c6
 80182b8:	05c604a0 	.word	0x05c604a0
 80182bc:	05c605c6 	.word	0x05c605c6
 80182c0:	05c604ea 	.word	0x05c604ea
 80182c4:	05c6050b 	.word	0x05c6050b
 80182c8:	052d05c6 	.word	0x052d05c6
 80182cc:	05c605c6 	.word	0x05c605c6
 80182d0:	05c605c6 	.word	0x05c605c6
 80182d4:	05c605c6 	.word	0x05c605c6
 80182d8:	05c605c6 	.word	0x05c605c6
 80182dc:	05c6012a 	.word	0x05c6012a
 80182e0:	00fc00e7 	.word	0x00fc00e7
 80182e4:	012a012a 	.word	0x012a012a
 80182e8:	00c8012a 	.word	0x00c8012a
 80182ec:	00dc00fc 	.word	0x00dc00fc
 80182f0:	00d505c6 	.word	0x00d505c6
 80182f4:	047b05c6 	.word	0x047b05c6
 80182f8:	04d804a2 	.word	0x04d804a2
 80182fc:	05c600dc 	.word	0x05c600dc
 8018300:	007c04ea 	.word	0x007c04ea
 8018304:	05c6050d 	.word	0x05c6050d
 8018308:	054c05c6 	.word	0x054c05c6
 801830c:	007c05c6 	.word	0x007c05c6
 8018310:	aa22      	add	r2, sp, #136	; 0x88
 8018312:	4649      	mov	r1, r9
 8018314:	4650      	mov	r0, sl
 8018316:	f7ff f9dc 	bl	80176d2 <__sprint_r>
 801831a:	2800      	cmp	r0, #0
 801831c:	f040 8135 	bne.w	801858a <_vfprintf_r+0x4a2>
 8018320:	ac25      	add	r4, sp, #148	; 0x94
 8018322:	e77c      	b.n	801821e <_vfprintf_r+0x136>
 8018324:	4650      	mov	r0, sl
 8018326:	f002 fb59 	bl	801a9dc <_localeconv_r>
 801832a:	6843      	ldr	r3, [r0, #4]
 801832c:	9314      	str	r3, [sp, #80]	; 0x50
 801832e:	4618      	mov	r0, r3
 8018330:	f7e7 ff9e 	bl	8000270 <strlen>
 8018334:	9012      	str	r0, [sp, #72]	; 0x48
 8018336:	4650      	mov	r0, sl
 8018338:	f002 fb50 	bl	801a9dc <_localeconv_r>
 801833c:	6883      	ldr	r3, [r0, #8]
 801833e:	930a      	str	r3, [sp, #40]	; 0x28
 8018340:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8018342:	212b      	movs	r1, #43	; 0x2b
 8018344:	b12b      	cbz	r3, 8018352 <_vfprintf_r+0x26a>
 8018346:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018348:	b11b      	cbz	r3, 8018352 <_vfprintf_r+0x26a>
 801834a:	781b      	ldrb	r3, [r3, #0]
 801834c:	b10b      	cbz	r3, 8018352 <_vfprintf_r+0x26a>
 801834e:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 8018352:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8018354:	e775      	b.n	8018242 <_vfprintf_r+0x15a>
 8018356:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 801835a:	2b00      	cmp	r3, #0
 801835c:	d1f9      	bne.n	8018352 <_vfprintf_r+0x26a>
 801835e:	2320      	movs	r3, #32
 8018360:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8018364:	e7f5      	b.n	8018352 <_vfprintf_r+0x26a>
 8018366:	f04b 0b01 	orr.w	fp, fp, #1
 801836a:	e7f2      	b.n	8018352 <_vfprintf_r+0x26a>
 801836c:	f856 3b04 	ldr.w	r3, [r6], #4
 8018370:	9310      	str	r3, [sp, #64]	; 0x40
 8018372:	2b00      	cmp	r3, #0
 8018374:	daed      	bge.n	8018352 <_vfprintf_r+0x26a>
 8018376:	425b      	negs	r3, r3
 8018378:	9310      	str	r3, [sp, #64]	; 0x40
 801837a:	f04b 0b04 	orr.w	fp, fp, #4
 801837e:	e7e8      	b.n	8018352 <_vfprintf_r+0x26a>
 8018380:	f88d 106b 	strb.w	r1, [sp, #107]	; 0x6b
 8018384:	e7e5      	b.n	8018352 <_vfprintf_r+0x26a>
 8018386:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018388:	f813 2b01 	ldrb.w	r2, [r3], #1
 801838c:	9206      	str	r2, [sp, #24]
 801838e:	2a2a      	cmp	r2, #42	; 0x2a
 8018390:	d112      	bne.n	80183b8 <_vfprintf_r+0x2d0>
 8018392:	f856 0b04 	ldr.w	r0, [r6], #4
 8018396:	930b      	str	r3, [sp, #44]	; 0x2c
 8018398:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 801839c:	9204      	str	r2, [sp, #16]
 801839e:	e7d8      	b.n	8018352 <_vfprintf_r+0x26a>
 80183a0:	9804      	ldr	r0, [sp, #16]
 80183a2:	fb07 2200 	mla	r2, r7, r0, r2
 80183a6:	9204      	str	r2, [sp, #16]
 80183a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80183ac:	9206      	str	r2, [sp, #24]
 80183ae:	9a06      	ldr	r2, [sp, #24]
 80183b0:	3a30      	subs	r2, #48	; 0x30
 80183b2:	2a09      	cmp	r2, #9
 80183b4:	d9f4      	bls.n	80183a0 <_vfprintf_r+0x2b8>
 80183b6:	e748      	b.n	801824a <_vfprintf_r+0x162>
 80183b8:	2200      	movs	r2, #0
 80183ba:	9204      	str	r2, [sp, #16]
 80183bc:	e7f7      	b.n	80183ae <_vfprintf_r+0x2c6>
 80183be:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 80183c2:	e7c6      	b.n	8018352 <_vfprintf_r+0x26a>
 80183c4:	2200      	movs	r2, #0
 80183c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80183c8:	9210      	str	r2, [sp, #64]	; 0x40
 80183ca:	9a06      	ldr	r2, [sp, #24]
 80183cc:	9810      	ldr	r0, [sp, #64]	; 0x40
 80183ce:	3a30      	subs	r2, #48	; 0x30
 80183d0:	fb07 2200 	mla	r2, r7, r0, r2
 80183d4:	9210      	str	r2, [sp, #64]	; 0x40
 80183d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80183da:	9206      	str	r2, [sp, #24]
 80183dc:	3a30      	subs	r2, #48	; 0x30
 80183de:	2a09      	cmp	r2, #9
 80183e0:	d9f3      	bls.n	80183ca <_vfprintf_r+0x2e2>
 80183e2:	e732      	b.n	801824a <_vfprintf_r+0x162>
 80183e4:	f04b 0b08 	orr.w	fp, fp, #8
 80183e8:	e7b3      	b.n	8018352 <_vfprintf_r+0x26a>
 80183ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80183ec:	781b      	ldrb	r3, [r3, #0]
 80183ee:	2b68      	cmp	r3, #104	; 0x68
 80183f0:	bf01      	itttt	eq
 80183f2:	9b0b      	ldreq	r3, [sp, #44]	; 0x2c
 80183f4:	3301      	addeq	r3, #1
 80183f6:	930b      	streq	r3, [sp, #44]	; 0x2c
 80183f8:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 80183fc:	bf18      	it	ne
 80183fe:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 8018402:	e7a6      	b.n	8018352 <_vfprintf_r+0x26a>
 8018404:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8018406:	781b      	ldrb	r3, [r3, #0]
 8018408:	2b6c      	cmp	r3, #108	; 0x6c
 801840a:	d105      	bne.n	8018418 <_vfprintf_r+0x330>
 801840c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801840e:	3301      	adds	r3, #1
 8018410:	930b      	str	r3, [sp, #44]	; 0x2c
 8018412:	f04b 0b20 	orr.w	fp, fp, #32
 8018416:	e79c      	b.n	8018352 <_vfprintf_r+0x26a>
 8018418:	f04b 0b10 	orr.w	fp, fp, #16
 801841c:	e799      	b.n	8018352 <_vfprintf_r+0x26a>
 801841e:	bf00      	nop
	...
 8018428:	4632      	mov	r2, r6
 801842a:	2000      	movs	r0, #0
 801842c:	f852 3b04 	ldr.w	r3, [r2], #4
 8018430:	9207      	str	r2, [sp, #28]
 8018432:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 8018436:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 801843a:	2301      	movs	r3, #1
 801843c:	e9cd 0008 	strd	r0, r0, [sp, #32]
 8018440:	9003      	str	r0, [sp, #12]
 8018442:	9304      	str	r3, [sp, #16]
 8018444:	4606      	mov	r6, r0
 8018446:	4605      	mov	r5, r0
 8018448:	f10d 08d4 	add.w	r8, sp, #212	; 0xd4
 801844c:	e1c6      	b.n	80187dc <_vfprintf_r+0x6f4>
 801844e:	f04b 0b10 	orr.w	fp, fp, #16
 8018452:	f01b 0f20 	tst.w	fp, #32
 8018456:	d012      	beq.n	801847e <_vfprintf_r+0x396>
 8018458:	3607      	adds	r6, #7
 801845a:	f026 0307 	bic.w	r3, r6, #7
 801845e:	461a      	mov	r2, r3
 8018460:	685d      	ldr	r5, [r3, #4]
 8018462:	f852 6b08 	ldr.w	r6, [r2], #8
 8018466:	9207      	str	r2, [sp, #28]
 8018468:	2d00      	cmp	r5, #0
 801846a:	da06      	bge.n	801847a <_vfprintf_r+0x392>
 801846c:	4276      	negs	r6, r6
 801846e:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8018472:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8018476:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 801847a:	2301      	movs	r3, #1
 801847c:	e3a0      	b.n	8018bc0 <_vfprintf_r+0xad8>
 801847e:	4633      	mov	r3, r6
 8018480:	f01b 0f10 	tst.w	fp, #16
 8018484:	f853 5b04 	ldr.w	r5, [r3], #4
 8018488:	9307      	str	r3, [sp, #28]
 801848a:	d002      	beq.n	8018492 <_vfprintf_r+0x3aa>
 801848c:	462e      	mov	r6, r5
 801848e:	17ed      	asrs	r5, r5, #31
 8018490:	e7ea      	b.n	8018468 <_vfprintf_r+0x380>
 8018492:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8018496:	d003      	beq.n	80184a0 <_vfprintf_r+0x3b8>
 8018498:	b22e      	sxth	r6, r5
 801849a:	f345 35c0 	sbfx	r5, r5, #15, #1
 801849e:	e7e3      	b.n	8018468 <_vfprintf_r+0x380>
 80184a0:	f41b 7f00 	tst.w	fp, #512	; 0x200
 80184a4:	d0f2      	beq.n	801848c <_vfprintf_r+0x3a4>
 80184a6:	b26e      	sxtb	r6, r5
 80184a8:	f345 15c0 	sbfx	r5, r5, #7, #1
 80184ac:	e7dc      	b.n	8018468 <_vfprintf_r+0x380>
 80184ae:	3607      	adds	r6, #7
 80184b0:	f026 0307 	bic.w	r3, r6, #7
 80184b4:	ecb3 7b02 	vldmia	r3!, {d7}
 80184b8:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80184bc:	9307      	str	r3, [sp, #28]
 80184be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80184c0:	ee09 3a10 	vmov	s18, r3
 80184c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80184c6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80184ca:	ee09 3a90 	vmov	s19, r3
 80184ce:	f04f 32ff 	mov.w	r2, #4294967295
 80184d2:	4b3f      	ldr	r3, [pc, #252]	; (80185d0 <_vfprintf_r+0x4e8>)
 80184d4:	ec51 0b19 	vmov	r0, r1, d9
 80184d8:	f7e8 fb28 	bl	8000b2c <__aeabi_dcmpun>
 80184dc:	bb10      	cbnz	r0, 8018524 <_vfprintf_r+0x43c>
 80184de:	4b3c      	ldr	r3, [pc, #240]	; (80185d0 <_vfprintf_r+0x4e8>)
 80184e0:	ec51 0b19 	vmov	r0, r1, d9
 80184e4:	f04f 32ff 	mov.w	r2, #4294967295
 80184e8:	f7e8 fb02 	bl	8000af0 <__aeabi_dcmple>
 80184ec:	b9d0      	cbnz	r0, 8018524 <_vfprintf_r+0x43c>
 80184ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80184f2:	2200      	movs	r2, #0
 80184f4:	2300      	movs	r3, #0
 80184f6:	f7e8 faf1 	bl	8000adc <__aeabi_dcmplt>
 80184fa:	b110      	cbz	r0, 8018502 <_vfprintf_r+0x41a>
 80184fc:	232d      	movs	r3, #45	; 0x2d
 80184fe:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 8018502:	4a34      	ldr	r2, [pc, #208]	; (80185d4 <_vfprintf_r+0x4ec>)
 8018504:	4834      	ldr	r0, [pc, #208]	; (80185d8 <_vfprintf_r+0x4f0>)
 8018506:	9b06      	ldr	r3, [sp, #24]
 8018508:	2100      	movs	r1, #0
 801850a:	2b47      	cmp	r3, #71	; 0x47
 801850c:	bfd4      	ite	le
 801850e:	4690      	movle	r8, r2
 8018510:	4680      	movgt	r8, r0
 8018512:	2303      	movs	r3, #3
 8018514:	e9cd 1303 	strd	r1, r3, [sp, #12]
 8018518:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 801851c:	2600      	movs	r6, #0
 801851e:	4633      	mov	r3, r6
 8018520:	f001 b812 	b.w	8019548 <_vfprintf_r+0x1460>
 8018524:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8018528:	4610      	mov	r0, r2
 801852a:	4619      	mov	r1, r3
 801852c:	f7e8 fafe 	bl	8000b2c <__aeabi_dcmpun>
 8018530:	b140      	cbz	r0, 8018544 <_vfprintf_r+0x45c>
 8018532:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8018534:	4a29      	ldr	r2, [pc, #164]	; (80185dc <_vfprintf_r+0x4f4>)
 8018536:	482a      	ldr	r0, [pc, #168]	; (80185e0 <_vfprintf_r+0x4f8>)
 8018538:	2b00      	cmp	r3, #0
 801853a:	bfbc      	itt	lt
 801853c:	232d      	movlt	r3, #45	; 0x2d
 801853e:	f88d 306b 	strblt.w	r3, [sp, #107]	; 0x6b
 8018542:	e7e0      	b.n	8018506 <_vfprintf_r+0x41e>
 8018544:	9b06      	ldr	r3, [sp, #24]
 8018546:	f023 0320 	bic.w	r3, r3, #32
 801854a:	2b41      	cmp	r3, #65	; 0x41
 801854c:	9308      	str	r3, [sp, #32]
 801854e:	d12e      	bne.n	80185ae <_vfprintf_r+0x4c6>
 8018550:	2330      	movs	r3, #48	; 0x30
 8018552:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 8018556:	9b06      	ldr	r3, [sp, #24]
 8018558:	2b61      	cmp	r3, #97	; 0x61
 801855a:	bf0c      	ite	eq
 801855c:	2378      	moveq	r3, #120	; 0x78
 801855e:	2358      	movne	r3, #88	; 0x58
 8018560:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 8018564:	9b04      	ldr	r3, [sp, #16]
 8018566:	2b63      	cmp	r3, #99	; 0x63
 8018568:	f04b 0b02 	orr.w	fp, fp, #2
 801856c:	dd3a      	ble.n	80185e4 <_vfprintf_r+0x4fc>
 801856e:	1c59      	adds	r1, r3, #1
 8018570:	4650      	mov	r0, sl
 8018572:	f7fd f937 	bl	80157e4 <_malloc_r>
 8018576:	4680      	mov	r8, r0
 8018578:	2800      	cmp	r0, #0
 801857a:	f040 8207 	bne.w	801898c <_vfprintf_r+0x8a4>
 801857e:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8018582:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018586:	f8a9 300c 	strh.w	r3, [r9, #12]
 801858a:	f8d9 3064 	ldr.w	r3, [r9, #100]	; 0x64
 801858e:	07d9      	lsls	r1, r3, #31
 8018590:	d407      	bmi.n	80185a2 <_vfprintf_r+0x4ba>
 8018592:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8018596:	059a      	lsls	r2, r3, #22
 8018598:	d403      	bmi.n	80185a2 <_vfprintf_r+0x4ba>
 801859a:	f8d9 0058 	ldr.w	r0, [r9, #88]	; 0x58
 801859e:	f7fd f920 	bl	80157e2 <__retarget_lock_release_recursive>
 80185a2:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80185a6:	065b      	lsls	r3, r3, #25
 80185a8:	f57f ade6 	bpl.w	8018178 <_vfprintf_r+0x90>
 80185ac:	e5e1      	b.n	8018172 <_vfprintf_r+0x8a>
 80185ae:	9b04      	ldr	r3, [sp, #16]
 80185b0:	3301      	adds	r3, #1
 80185b2:	f000 81ed 	beq.w	8018990 <_vfprintf_r+0x8a8>
 80185b6:	9b08      	ldr	r3, [sp, #32]
 80185b8:	2b47      	cmp	r3, #71	; 0x47
 80185ba:	f040 81ec 	bne.w	8018996 <_vfprintf_r+0x8ae>
 80185be:	9b04      	ldr	r3, [sp, #16]
 80185c0:	2b00      	cmp	r3, #0
 80185c2:	f040 81e8 	bne.w	8018996 <_vfprintf_r+0x8ae>
 80185c6:	9303      	str	r3, [sp, #12]
 80185c8:	2301      	movs	r3, #1
 80185ca:	9304      	str	r3, [sp, #16]
 80185cc:	e00d      	b.n	80185ea <_vfprintf_r+0x502>
 80185ce:	bf00      	nop
 80185d0:	7fefffff 	.word	0x7fefffff
 80185d4:	080251a8 	.word	0x080251a8
 80185d8:	080251ac 	.word	0x080251ac
 80185dc:	080251b0 	.word	0x080251b0
 80185e0:	080251b4 	.word	0x080251b4
 80185e4:	9003      	str	r0, [sp, #12]
 80185e6:	f10d 08d4 	add.w	r8, sp, #212	; 0xd4
 80185ea:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 80185ee:	9311      	str	r3, [sp, #68]	; 0x44
 80185f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80185f2:	2b00      	cmp	r3, #0
 80185f4:	f280 81d1 	bge.w	801899a <_vfprintf_r+0x8b2>
 80185f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80185fa:	ee08 3a10 	vmov	s16, r3
 80185fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8018600:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8018604:	ee08 3a90 	vmov	s17, r3
 8018608:	232d      	movs	r3, #45	; 0x2d
 801860a:	9318      	str	r3, [sp, #96]	; 0x60
 801860c:	9b08      	ldr	r3, [sp, #32]
 801860e:	2b41      	cmp	r3, #65	; 0x41
 8018610:	f040 81e1 	bne.w	80189d6 <_vfprintf_r+0x8ee>
 8018614:	eeb0 0a48 	vmov.f32	s0, s16
 8018618:	eef0 0a68 	vmov.f32	s1, s17
 801861c:	a81c      	add	r0, sp, #112	; 0x70
 801861e:	f002 fd9d 	bl	801b15c <frexp>
 8018622:	2200      	movs	r2, #0
 8018624:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8018628:	ec51 0b10 	vmov	r0, r1, d0
 801862c:	f7e7 ffe4 	bl	80005f8 <__aeabi_dmul>
 8018630:	2200      	movs	r2, #0
 8018632:	2300      	movs	r3, #0
 8018634:	4606      	mov	r6, r0
 8018636:	460f      	mov	r7, r1
 8018638:	f7e8 fa46 	bl	8000ac8 <__aeabi_dcmpeq>
 801863c:	b108      	cbz	r0, 8018642 <_vfprintf_r+0x55a>
 801863e:	2301      	movs	r3, #1
 8018640:	931c      	str	r3, [sp, #112]	; 0x70
 8018642:	4ba7      	ldr	r3, [pc, #668]	; (80188e0 <_vfprintf_r+0x7f8>)
 8018644:	4aa7      	ldr	r2, [pc, #668]	; (80188e4 <_vfprintf_r+0x7fc>)
 8018646:	9906      	ldr	r1, [sp, #24]
 8018648:	2961      	cmp	r1, #97	; 0x61
 801864a:	bf18      	it	ne
 801864c:	461a      	movne	r2, r3
 801864e:	9b04      	ldr	r3, [sp, #16]
 8018650:	9217      	str	r2, [sp, #92]	; 0x5c
 8018652:	3b01      	subs	r3, #1
 8018654:	9305      	str	r3, [sp, #20]
 8018656:	4645      	mov	r5, r8
 8018658:	4ba3      	ldr	r3, [pc, #652]	; (80188e8 <_vfprintf_r+0x800>)
 801865a:	2200      	movs	r2, #0
 801865c:	4630      	mov	r0, r6
 801865e:	4639      	mov	r1, r7
 8018660:	f7e7 ffca 	bl	80005f8 <__aeabi_dmul>
 8018664:	460f      	mov	r7, r1
 8018666:	4606      	mov	r6, r0
 8018668:	f7e8 fa76 	bl	8000b58 <__aeabi_d2iz>
 801866c:	9019      	str	r0, [sp, #100]	; 0x64
 801866e:	f7e7 ff59 	bl	8000524 <__aeabi_i2d>
 8018672:	4602      	mov	r2, r0
 8018674:	460b      	mov	r3, r1
 8018676:	4630      	mov	r0, r6
 8018678:	4639      	mov	r1, r7
 801867a:	f7e7 fe05 	bl	8000288 <__aeabi_dsub>
 801867e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8018680:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018682:	5c9b      	ldrb	r3, [r3, r2]
 8018684:	f805 3b01 	strb.w	r3, [r5], #1
 8018688:	9b05      	ldr	r3, [sp, #20]
 801868a:	9309      	str	r3, [sp, #36]	; 0x24
 801868c:	1c5a      	adds	r2, r3, #1
 801868e:	4606      	mov	r6, r0
 8018690:	460f      	mov	r7, r1
 8018692:	d007      	beq.n	80186a4 <_vfprintf_r+0x5bc>
 8018694:	3b01      	subs	r3, #1
 8018696:	9305      	str	r3, [sp, #20]
 8018698:	2200      	movs	r2, #0
 801869a:	2300      	movs	r3, #0
 801869c:	f7e8 fa14 	bl	8000ac8 <__aeabi_dcmpeq>
 80186a0:	2800      	cmp	r0, #0
 80186a2:	d0d9      	beq.n	8018658 <_vfprintf_r+0x570>
 80186a4:	4b91      	ldr	r3, [pc, #580]	; (80188ec <_vfprintf_r+0x804>)
 80186a6:	2200      	movs	r2, #0
 80186a8:	4630      	mov	r0, r6
 80186aa:	4639      	mov	r1, r7
 80186ac:	f7e8 fa34 	bl	8000b18 <__aeabi_dcmpgt>
 80186b0:	b960      	cbnz	r0, 80186cc <_vfprintf_r+0x5e4>
 80186b2:	4b8e      	ldr	r3, [pc, #568]	; (80188ec <_vfprintf_r+0x804>)
 80186b4:	2200      	movs	r2, #0
 80186b6:	4630      	mov	r0, r6
 80186b8:	4639      	mov	r1, r7
 80186ba:	f7e8 fa05 	bl	8000ac8 <__aeabi_dcmpeq>
 80186be:	2800      	cmp	r0, #0
 80186c0:	f000 8184 	beq.w	80189cc <_vfprintf_r+0x8e4>
 80186c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80186c6:	07da      	lsls	r2, r3, #31
 80186c8:	f140 8180 	bpl.w	80189cc <_vfprintf_r+0x8e4>
 80186cc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80186ce:	9520      	str	r5, [sp, #128]	; 0x80
 80186d0:	7bd9      	ldrb	r1, [r3, #15]
 80186d2:	2030      	movs	r0, #48	; 0x30
 80186d4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80186d6:	1e53      	subs	r3, r2, #1
 80186d8:	9320      	str	r3, [sp, #128]	; 0x80
 80186da:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80186de:	428b      	cmp	r3, r1
 80186e0:	f000 8163 	beq.w	80189aa <_vfprintf_r+0x8c2>
 80186e4:	2b39      	cmp	r3, #57	; 0x39
 80186e6:	bf0b      	itete	eq
 80186e8:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 80186ea:	3301      	addne	r3, #1
 80186ec:	7a9b      	ldrbeq	r3, [r3, #10]
 80186ee:	b2db      	uxtbne	r3, r3
 80186f0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80186f4:	eba5 0308 	sub.w	r3, r5, r8
 80186f8:	9305      	str	r3, [sp, #20]
 80186fa:	9b08      	ldr	r3, [sp, #32]
 80186fc:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 80186fe:	2b47      	cmp	r3, #71	; 0x47
 8018700:	f040 81b1 	bne.w	8018a66 <_vfprintf_r+0x97e>
 8018704:	1ceb      	adds	r3, r5, #3
 8018706:	db03      	blt.n	8018710 <_vfprintf_r+0x628>
 8018708:	9b04      	ldr	r3, [sp, #16]
 801870a:	42ab      	cmp	r3, r5
 801870c:	f280 81d6 	bge.w	8018abc <_vfprintf_r+0x9d4>
 8018710:	9b06      	ldr	r3, [sp, #24]
 8018712:	3b02      	subs	r3, #2
 8018714:	9306      	str	r3, [sp, #24]
 8018716:	9906      	ldr	r1, [sp, #24]
 8018718:	f89d 2018 	ldrb.w	r2, [sp, #24]
 801871c:	f021 0120 	bic.w	r1, r1, #32
 8018720:	2941      	cmp	r1, #65	; 0x41
 8018722:	bf08      	it	eq
 8018724:	320f      	addeq	r2, #15
 8018726:	f105 33ff 	add.w	r3, r5, #4294967295
 801872a:	bf06      	itte	eq
 801872c:	b2d2      	uxtbeq	r2, r2
 801872e:	2101      	moveq	r1, #1
 8018730:	2100      	movne	r1, #0
 8018732:	2b00      	cmp	r3, #0
 8018734:	931c      	str	r3, [sp, #112]	; 0x70
 8018736:	bfb8      	it	lt
 8018738:	f1c5 0301 	rsblt	r3, r5, #1
 801873c:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 8018740:	bfb4      	ite	lt
 8018742:	222d      	movlt	r2, #45	; 0x2d
 8018744:	222b      	movge	r2, #43	; 0x2b
 8018746:	2b09      	cmp	r3, #9
 8018748:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
 801874c:	f340 81a4 	ble.w	8018a98 <_vfprintf_r+0x9b0>
 8018750:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 8018754:	260a      	movs	r6, #10
 8018756:	4611      	mov	r1, r2
 8018758:	fb93 f5f6 	sdiv	r5, r3, r6
 801875c:	fb06 3015 	mls	r0, r6, r5, r3
 8018760:	3030      	adds	r0, #48	; 0x30
 8018762:	f801 0c01 	strb.w	r0, [r1, #-1]
 8018766:	4618      	mov	r0, r3
 8018768:	2863      	cmp	r0, #99	; 0x63
 801876a:	f102 32ff 	add.w	r2, r2, #4294967295
 801876e:	462b      	mov	r3, r5
 8018770:	dcf1      	bgt.n	8018756 <_vfprintf_r+0x66e>
 8018772:	3330      	adds	r3, #48	; 0x30
 8018774:	1e88      	subs	r0, r1, #2
 8018776:	f802 3c01 	strb.w	r3, [r2, #-1]
 801877a:	f10d 0587 	add.w	r5, sp, #135	; 0x87
 801877e:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 8018782:	4603      	mov	r3, r0
 8018784:	42ab      	cmp	r3, r5
 8018786:	f0c0 8182 	bcc.w	8018a8e <_vfprintf_r+0x9a6>
 801878a:	f10d 0289 	add.w	r2, sp, #137	; 0x89
 801878e:	1a52      	subs	r2, r2, r1
 8018790:	42a8      	cmp	r0, r5
 8018792:	bf88      	it	hi
 8018794:	2200      	movhi	r2, #0
 8018796:	f10d 037a 	add.w	r3, sp, #122	; 0x7a
 801879a:	441a      	add	r2, r3
 801879c:	ab1e      	add	r3, sp, #120	; 0x78
 801879e:	1ad3      	subs	r3, r2, r3
 80187a0:	9a05      	ldr	r2, [sp, #20]
 80187a2:	9315      	str	r3, [sp, #84]	; 0x54
 80187a4:	2a01      	cmp	r2, #1
 80187a6:	4413      	add	r3, r2
 80187a8:	9304      	str	r3, [sp, #16]
 80187aa:	dc02      	bgt.n	80187b2 <_vfprintf_r+0x6ca>
 80187ac:	f01b 0f01 	tst.w	fp, #1
 80187b0:	d003      	beq.n	80187ba <_vfprintf_r+0x6d2>
 80187b2:	9b04      	ldr	r3, [sp, #16]
 80187b4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80187b6:	4413      	add	r3, r2
 80187b8:	9304      	str	r3, [sp, #16]
 80187ba:	f42b 6380 	bic.w	r3, fp, #1024	; 0x400
 80187be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80187c2:	9311      	str	r3, [sp, #68]	; 0x44
 80187c4:	2300      	movs	r3, #0
 80187c6:	e9cd 3308 	strd	r3, r3, [sp, #32]
 80187ca:	461d      	mov	r5, r3
 80187cc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80187ce:	b113      	cbz	r3, 80187d6 <_vfprintf_r+0x6ee>
 80187d0:	232d      	movs	r3, #45	; 0x2d
 80187d2:	f88d 306b 	strb.w	r3, [sp, #107]	; 0x6b
 80187d6:	f8dd b044 	ldr.w	fp, [sp, #68]	; 0x44
 80187da:	2600      	movs	r6, #0
 80187dc:	9b04      	ldr	r3, [sp, #16]
 80187de:	42b3      	cmp	r3, r6
 80187e0:	bfb8      	it	lt
 80187e2:	4633      	movlt	r3, r6
 80187e4:	9311      	str	r3, [sp, #68]	; 0x44
 80187e6:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 80187ea:	b113      	cbz	r3, 80187f2 <_vfprintf_r+0x70a>
 80187ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80187ee:	3301      	adds	r3, #1
 80187f0:	9311      	str	r3, [sp, #68]	; 0x44
 80187f2:	f01b 0302 	ands.w	r3, fp, #2
 80187f6:	9317      	str	r3, [sp, #92]	; 0x5c
 80187f8:	bf1e      	ittt	ne
 80187fa:	9b11      	ldrne	r3, [sp, #68]	; 0x44
 80187fc:	3302      	addne	r3, #2
 80187fe:	9311      	strne	r3, [sp, #68]	; 0x44
 8018800:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 8018804:	9318      	str	r3, [sp, #96]	; 0x60
 8018806:	d11f      	bne.n	8018848 <_vfprintf_r+0x760>
 8018808:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 801880c:	1a9f      	subs	r7, r3, r2
 801880e:	2f00      	cmp	r7, #0
 8018810:	dd1a      	ble.n	8018848 <_vfprintf_r+0x760>
 8018812:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8018816:	4836      	ldr	r0, [pc, #216]	; (80188f0 <_vfprintf_r+0x808>)
 8018818:	6020      	str	r0, [r4, #0]
 801881a:	2f10      	cmp	r7, #16
 801881c:	f103 0301 	add.w	r3, r3, #1
 8018820:	f104 0108 	add.w	r1, r4, #8
 8018824:	f300 82ee 	bgt.w	8018e04 <_vfprintf_r+0xd1c>
 8018828:	443a      	add	r2, r7
 801882a:	2b07      	cmp	r3, #7
 801882c:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8018830:	6067      	str	r7, [r4, #4]
 8018832:	f340 82fa 	ble.w	8018e2a <_vfprintf_r+0xd42>
 8018836:	aa22      	add	r2, sp, #136	; 0x88
 8018838:	4649      	mov	r1, r9
 801883a:	4650      	mov	r0, sl
 801883c:	f7fe ff49 	bl	80176d2 <__sprint_r>
 8018840:	2800      	cmp	r0, #0
 8018842:	f040 8625 	bne.w	8019490 <_vfprintf_r+0x13a8>
 8018846:	ac25      	add	r4, sp, #148	; 0x94
 8018848:	f89d 306b 	ldrb.w	r3, [sp, #107]	; 0x6b
 801884c:	b173      	cbz	r3, 801886c <_vfprintf_r+0x784>
 801884e:	f10d 036b 	add.w	r3, sp, #107	; 0x6b
 8018852:	6023      	str	r3, [r4, #0]
 8018854:	2301      	movs	r3, #1
 8018856:	6063      	str	r3, [r4, #4]
 8018858:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801885a:	3301      	adds	r3, #1
 801885c:	9324      	str	r3, [sp, #144]	; 0x90
 801885e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8018860:	3301      	adds	r3, #1
 8018862:	2b07      	cmp	r3, #7
 8018864:	9323      	str	r3, [sp, #140]	; 0x8c
 8018866:	f300 82e2 	bgt.w	8018e2e <_vfprintf_r+0xd46>
 801886a:	3408      	adds	r4, #8
 801886c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801886e:	b16b      	cbz	r3, 801888c <_vfprintf_r+0x7a4>
 8018870:	ab1b      	add	r3, sp, #108	; 0x6c
 8018872:	6023      	str	r3, [r4, #0]
 8018874:	2302      	movs	r3, #2
 8018876:	6063      	str	r3, [r4, #4]
 8018878:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801887a:	3302      	adds	r3, #2
 801887c:	9324      	str	r3, [sp, #144]	; 0x90
 801887e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8018880:	3301      	adds	r3, #1
 8018882:	2b07      	cmp	r3, #7
 8018884:	9323      	str	r3, [sp, #140]	; 0x8c
 8018886:	f300 82dc 	bgt.w	8018e42 <_vfprintf_r+0xd5a>
 801888a:	3408      	adds	r4, #8
 801888c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 801888e:	2b80      	cmp	r3, #128	; 0x80
 8018890:	d11f      	bne.n	80188d2 <_vfprintf_r+0x7ea>
 8018892:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8018896:	1a9f      	subs	r7, r3, r2
 8018898:	2f00      	cmp	r7, #0
 801889a:	dd1a      	ble.n	80188d2 <_vfprintf_r+0x7ea>
 801889c:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80188a0:	4814      	ldr	r0, [pc, #80]	; (80188f4 <_vfprintf_r+0x80c>)
 80188a2:	6020      	str	r0, [r4, #0]
 80188a4:	2f10      	cmp	r7, #16
 80188a6:	f103 0301 	add.w	r3, r3, #1
 80188aa:	f104 0108 	add.w	r1, r4, #8
 80188ae:	f300 82d2 	bgt.w	8018e56 <_vfprintf_r+0xd6e>
 80188b2:	6067      	str	r7, [r4, #4]
 80188b4:	2b07      	cmp	r3, #7
 80188b6:	4417      	add	r7, r2
 80188b8:	e9cd 3723 	strd	r3, r7, [sp, #140]	; 0x8c
 80188bc:	f340 82de 	ble.w	8018e7c <_vfprintf_r+0xd94>
 80188c0:	aa22      	add	r2, sp, #136	; 0x88
 80188c2:	4649      	mov	r1, r9
 80188c4:	4650      	mov	r0, sl
 80188c6:	f7fe ff04 	bl	80176d2 <__sprint_r>
 80188ca:	2800      	cmp	r0, #0
 80188cc:	f040 85e0 	bne.w	8019490 <_vfprintf_r+0x13a8>
 80188d0:	ac25      	add	r4, sp, #148	; 0x94
 80188d2:	9b04      	ldr	r3, [sp, #16]
 80188d4:	1af6      	subs	r6, r6, r3
 80188d6:	2e00      	cmp	r6, #0
 80188d8:	dd28      	ble.n	801892c <_vfprintf_r+0x844>
 80188da:	4f06      	ldr	r7, [pc, #24]	; (80188f4 <_vfprintf_r+0x80c>)
 80188dc:	e00c      	b.n	80188f8 <_vfprintf_r+0x810>
 80188de:	bf00      	nop
 80188e0:	080251c9 	.word	0x080251c9
 80188e4:	080251b8 	.word	0x080251b8
 80188e8:	40300000 	.word	0x40300000
 80188ec:	3fe00000 	.word	0x3fe00000
 80188f0:	0802521c 	.word	0x0802521c
 80188f4:	0802522c 	.word	0x0802522c
 80188f8:	6027      	str	r7, [r4, #0]
 80188fa:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80188fe:	2e10      	cmp	r6, #16
 8018900:	f103 0301 	add.w	r3, r3, #1
 8018904:	f104 0108 	add.w	r1, r4, #8
 8018908:	f300 82ba 	bgt.w	8018e80 <_vfprintf_r+0xd98>
 801890c:	6066      	str	r6, [r4, #4]
 801890e:	2b07      	cmp	r3, #7
 8018910:	4416      	add	r6, r2
 8018912:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8018916:	f340 82c6 	ble.w	8018ea6 <_vfprintf_r+0xdbe>
 801891a:	aa22      	add	r2, sp, #136	; 0x88
 801891c:	4649      	mov	r1, r9
 801891e:	4650      	mov	r0, sl
 8018920:	f7fe fed7 	bl	80176d2 <__sprint_r>
 8018924:	2800      	cmp	r0, #0
 8018926:	f040 85b3 	bne.w	8019490 <_vfprintf_r+0x13a8>
 801892a:	ac25      	add	r4, sp, #148	; 0x94
 801892c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8018930:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8018932:	f040 82bf 	bne.w	8018eb4 <_vfprintf_r+0xdcc>
 8018936:	9b04      	ldr	r3, [sp, #16]
 8018938:	f8c4 8000 	str.w	r8, [r4]
 801893c:	441e      	add	r6, r3
 801893e:	6063      	str	r3, [r4, #4]
 8018940:	9624      	str	r6, [sp, #144]	; 0x90
 8018942:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8018944:	3301      	adds	r3, #1
 8018946:	2b07      	cmp	r3, #7
 8018948:	9323      	str	r3, [sp, #140]	; 0x8c
 801894a:	f300 82f8 	bgt.w	8018f3e <_vfprintf_r+0xe56>
 801894e:	3408      	adds	r4, #8
 8018950:	f01b 0f04 	tst.w	fp, #4
 8018954:	f040 857e 	bne.w	8019454 <_vfprintf_r+0x136c>
 8018958:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 801895c:	9911      	ldr	r1, [sp, #68]	; 0x44
 801895e:	428a      	cmp	r2, r1
 8018960:	bfac      	ite	ge
 8018962:	189b      	addge	r3, r3, r2
 8018964:	185b      	addlt	r3, r3, r1
 8018966:	930f      	str	r3, [sp, #60]	; 0x3c
 8018968:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801896a:	b13b      	cbz	r3, 801897c <_vfprintf_r+0x894>
 801896c:	aa22      	add	r2, sp, #136	; 0x88
 801896e:	4649      	mov	r1, r9
 8018970:	4650      	mov	r0, sl
 8018972:	f7fe feae 	bl	80176d2 <__sprint_r>
 8018976:	2800      	cmp	r0, #0
 8018978:	f040 858a 	bne.w	8019490 <_vfprintf_r+0x13a8>
 801897c:	2300      	movs	r3, #0
 801897e:	9323      	str	r3, [sp, #140]	; 0x8c
 8018980:	9b03      	ldr	r3, [sp, #12]
 8018982:	2b00      	cmp	r3, #0
 8018984:	f040 85a0 	bne.w	80194c8 <_vfprintf_r+0x13e0>
 8018988:	ac25      	add	r4, sp, #148	; 0x94
 801898a:	e0ec      	b.n	8018b66 <_vfprintf_r+0xa7e>
 801898c:	9003      	str	r0, [sp, #12]
 801898e:	e62c      	b.n	80185ea <_vfprintf_r+0x502>
 8018990:	9003      	str	r0, [sp, #12]
 8018992:	2306      	movs	r3, #6
 8018994:	e619      	b.n	80185ca <_vfprintf_r+0x4e2>
 8018996:	9003      	str	r0, [sp, #12]
 8018998:	e627      	b.n	80185ea <_vfprintf_r+0x502>
 801899a:	ed9d 7b0c 	vldr	d7, [sp, #48]	; 0x30
 801899e:	2300      	movs	r3, #0
 80189a0:	eeb0 8a47 	vmov.f32	s16, s14
 80189a4:	eef0 8a67 	vmov.f32	s17, s15
 80189a8:	e62f      	b.n	801860a <_vfprintf_r+0x522>
 80189aa:	f802 0c01 	strb.w	r0, [r2, #-1]
 80189ae:	e691      	b.n	80186d4 <_vfprintf_r+0x5ec>
 80189b0:	f803 0b01 	strb.w	r0, [r3], #1
 80189b4:	1aca      	subs	r2, r1, r3
 80189b6:	2a00      	cmp	r2, #0
 80189b8:	dafa      	bge.n	80189b0 <_vfprintf_r+0x8c8>
 80189ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80189bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80189be:	3201      	adds	r2, #1
 80189c0:	f103 0301 	add.w	r3, r3, #1
 80189c4:	bfb8      	it	lt
 80189c6:	2300      	movlt	r3, #0
 80189c8:	441d      	add	r5, r3
 80189ca:	e693      	b.n	80186f4 <_vfprintf_r+0x60c>
 80189cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80189ce:	462b      	mov	r3, r5
 80189d0:	18a9      	adds	r1, r5, r2
 80189d2:	2030      	movs	r0, #48	; 0x30
 80189d4:	e7ee      	b.n	80189b4 <_vfprintf_r+0x8cc>
 80189d6:	9b08      	ldr	r3, [sp, #32]
 80189d8:	2b46      	cmp	r3, #70	; 0x46
 80189da:	d005      	beq.n	80189e8 <_vfprintf_r+0x900>
 80189dc:	2b45      	cmp	r3, #69	; 0x45
 80189de:	d11b      	bne.n	8018a18 <_vfprintf_r+0x930>
 80189e0:	9b04      	ldr	r3, [sp, #16]
 80189e2:	1c5d      	adds	r5, r3, #1
 80189e4:	2102      	movs	r1, #2
 80189e6:	e001      	b.n	80189ec <_vfprintf_r+0x904>
 80189e8:	9d04      	ldr	r5, [sp, #16]
 80189ea:	2103      	movs	r1, #3
 80189ec:	ab20      	add	r3, sp, #128	; 0x80
 80189ee:	9301      	str	r3, [sp, #4]
 80189f0:	ab1d      	add	r3, sp, #116	; 0x74
 80189f2:	9300      	str	r3, [sp, #0]
 80189f4:	462a      	mov	r2, r5
 80189f6:	ab1c      	add	r3, sp, #112	; 0x70
 80189f8:	4650      	mov	r0, sl
 80189fa:	eeb0 0a48 	vmov.f32	s0, s16
 80189fe:	eef0 0a68 	vmov.f32	s1, s17
 8018a02:	f000 ff39 	bl	8019878 <_dtoa_r>
 8018a06:	9b08      	ldr	r3, [sp, #32]
 8018a08:	2b47      	cmp	r3, #71	; 0x47
 8018a0a:	4680      	mov	r8, r0
 8018a0c:	d106      	bne.n	8018a1c <_vfprintf_r+0x934>
 8018a0e:	f01b 0f01 	tst.w	fp, #1
 8018a12:	d103      	bne.n	8018a1c <_vfprintf_r+0x934>
 8018a14:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8018a16:	e66d      	b.n	80186f4 <_vfprintf_r+0x60c>
 8018a18:	9d04      	ldr	r5, [sp, #16]
 8018a1a:	e7e3      	b.n	80189e4 <_vfprintf_r+0x8fc>
 8018a1c:	9b08      	ldr	r3, [sp, #32]
 8018a1e:	2b46      	cmp	r3, #70	; 0x46
 8018a20:	eb08 0605 	add.w	r6, r8, r5
 8018a24:	d10f      	bne.n	8018a46 <_vfprintf_r+0x95e>
 8018a26:	f898 3000 	ldrb.w	r3, [r8]
 8018a2a:	2b30      	cmp	r3, #48	; 0x30
 8018a2c:	d109      	bne.n	8018a42 <_vfprintf_r+0x95a>
 8018a2e:	ec51 0b18 	vmov	r0, r1, d8
 8018a32:	2200      	movs	r2, #0
 8018a34:	2300      	movs	r3, #0
 8018a36:	f7e8 f847 	bl	8000ac8 <__aeabi_dcmpeq>
 8018a3a:	b910      	cbnz	r0, 8018a42 <_vfprintf_r+0x95a>
 8018a3c:	f1c5 0501 	rsb	r5, r5, #1
 8018a40:	951c      	str	r5, [sp, #112]	; 0x70
 8018a42:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8018a44:	441e      	add	r6, r3
 8018a46:	ec51 0b18 	vmov	r0, r1, d8
 8018a4a:	2200      	movs	r2, #0
 8018a4c:	2300      	movs	r3, #0
 8018a4e:	f7e8 f83b 	bl	8000ac8 <__aeabi_dcmpeq>
 8018a52:	b100      	cbz	r0, 8018a56 <_vfprintf_r+0x96e>
 8018a54:	9620      	str	r6, [sp, #128]	; 0x80
 8018a56:	2230      	movs	r2, #48	; 0x30
 8018a58:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8018a5a:	429e      	cmp	r6, r3
 8018a5c:	d9da      	bls.n	8018a14 <_vfprintf_r+0x92c>
 8018a5e:	1c59      	adds	r1, r3, #1
 8018a60:	9120      	str	r1, [sp, #128]	; 0x80
 8018a62:	701a      	strb	r2, [r3, #0]
 8018a64:	e7f8      	b.n	8018a58 <_vfprintf_r+0x970>
 8018a66:	9b08      	ldr	r3, [sp, #32]
 8018a68:	2b46      	cmp	r3, #70	; 0x46
 8018a6a:	f47f ae54 	bne.w	8018716 <_vfprintf_r+0x62e>
 8018a6e:	9a04      	ldr	r2, [sp, #16]
 8018a70:	f00b 0301 	and.w	r3, fp, #1
 8018a74:	2d00      	cmp	r5, #0
 8018a76:	ea43 0302 	orr.w	r3, r3, r2
 8018a7a:	dd1a      	ble.n	8018ab2 <_vfprintf_r+0x9ca>
 8018a7c:	2b00      	cmp	r3, #0
 8018a7e:	d034      	beq.n	8018aea <_vfprintf_r+0xa02>
 8018a80:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8018a82:	18eb      	adds	r3, r5, r3
 8018a84:	441a      	add	r2, r3
 8018a86:	9204      	str	r2, [sp, #16]
 8018a88:	2366      	movs	r3, #102	; 0x66
 8018a8a:	9306      	str	r3, [sp, #24]
 8018a8c:	e033      	b.n	8018af6 <_vfprintf_r+0xa0e>
 8018a8e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8018a92:	f802 6b01 	strb.w	r6, [r2], #1
 8018a96:	e675      	b.n	8018784 <_vfprintf_r+0x69c>
 8018a98:	b941      	cbnz	r1, 8018aac <_vfprintf_r+0x9c4>
 8018a9a:	2230      	movs	r2, #48	; 0x30
 8018a9c:	f88d 207a 	strb.w	r2, [sp, #122]	; 0x7a
 8018aa0:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8018aa4:	3330      	adds	r3, #48	; 0x30
 8018aa6:	f802 3b01 	strb.w	r3, [r2], #1
 8018aaa:	e677      	b.n	801879c <_vfprintf_r+0x6b4>
 8018aac:	f10d 027a 	add.w	r2, sp, #122	; 0x7a
 8018ab0:	e7f8      	b.n	8018aa4 <_vfprintf_r+0x9bc>
 8018ab2:	b1e3      	cbz	r3, 8018aee <_vfprintf_r+0xa06>
 8018ab4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8018ab6:	9a04      	ldr	r2, [sp, #16]
 8018ab8:	3301      	adds	r3, #1
 8018aba:	e7e3      	b.n	8018a84 <_vfprintf_r+0x99c>
 8018abc:	9b05      	ldr	r3, [sp, #20]
 8018abe:	42ab      	cmp	r3, r5
 8018ac0:	dc07      	bgt.n	8018ad2 <_vfprintf_r+0x9ea>
 8018ac2:	f01b 0f01 	tst.w	fp, #1
 8018ac6:	d02d      	beq.n	8018b24 <_vfprintf_r+0xa3c>
 8018ac8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8018aca:	18eb      	adds	r3, r5, r3
 8018acc:	9304      	str	r3, [sp, #16]
 8018ace:	2367      	movs	r3, #103	; 0x67
 8018ad0:	e7db      	b.n	8018a8a <_vfprintf_r+0x9a2>
 8018ad2:	9b05      	ldr	r3, [sp, #20]
 8018ad4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8018ad6:	2d00      	cmp	r5, #0
 8018ad8:	4413      	add	r3, r2
 8018ada:	9304      	str	r3, [sp, #16]
 8018adc:	dcf7      	bgt.n	8018ace <_vfprintf_r+0x9e6>
 8018ade:	9a04      	ldr	r2, [sp, #16]
 8018ae0:	f1c5 0301 	rsb	r3, r5, #1
 8018ae4:	441a      	add	r2, r3
 8018ae6:	9204      	str	r2, [sp, #16]
 8018ae8:	e7f1      	b.n	8018ace <_vfprintf_r+0x9e6>
 8018aea:	9504      	str	r5, [sp, #16]
 8018aec:	e7cc      	b.n	8018a88 <_vfprintf_r+0x9a0>
 8018aee:	2366      	movs	r3, #102	; 0x66
 8018af0:	9306      	str	r3, [sp, #24]
 8018af2:	2301      	movs	r3, #1
 8018af4:	9304      	str	r3, [sp, #16]
 8018af6:	f41b 6380 	ands.w	r3, fp, #1024	; 0x400
 8018afa:	9309      	str	r3, [sp, #36]	; 0x24
 8018afc:	d025      	beq.n	8018b4a <_vfprintf_r+0xa62>
 8018afe:	2300      	movs	r3, #0
 8018b00:	2d00      	cmp	r5, #0
 8018b02:	e9cd 3308 	strd	r3, r3, [sp, #32]
 8018b06:	f77f ae61 	ble.w	80187cc <_vfprintf_r+0x6e4>
 8018b0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018b0c:	781b      	ldrb	r3, [r3, #0]
 8018b0e:	2bff      	cmp	r3, #255	; 0xff
 8018b10:	d10a      	bne.n	8018b28 <_vfprintf_r+0xa40>
 8018b12:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8018b16:	9912      	ldr	r1, [sp, #72]	; 0x48
 8018b18:	4413      	add	r3, r2
 8018b1a:	9a04      	ldr	r2, [sp, #16]
 8018b1c:	fb01 2303 	mla	r3, r1, r3, r2
 8018b20:	9304      	str	r3, [sp, #16]
 8018b22:	e653      	b.n	80187cc <_vfprintf_r+0x6e4>
 8018b24:	9504      	str	r5, [sp, #16]
 8018b26:	e7d2      	b.n	8018ace <_vfprintf_r+0x9e6>
 8018b28:	42ab      	cmp	r3, r5
 8018b2a:	daf2      	bge.n	8018b12 <_vfprintf_r+0xa2a>
 8018b2c:	1aed      	subs	r5, r5, r3
 8018b2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018b30:	785b      	ldrb	r3, [r3, #1]
 8018b32:	b133      	cbz	r3, 8018b42 <_vfprintf_r+0xa5a>
 8018b34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018b36:	3301      	adds	r3, #1
 8018b38:	9309      	str	r3, [sp, #36]	; 0x24
 8018b3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018b3c:	3301      	adds	r3, #1
 8018b3e:	930a      	str	r3, [sp, #40]	; 0x28
 8018b40:	e7e3      	b.n	8018b0a <_vfprintf_r+0xa22>
 8018b42:	9b08      	ldr	r3, [sp, #32]
 8018b44:	3301      	adds	r3, #1
 8018b46:	9308      	str	r3, [sp, #32]
 8018b48:	e7df      	b.n	8018b0a <_vfprintf_r+0xa22>
 8018b4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018b4c:	9308      	str	r3, [sp, #32]
 8018b4e:	e63d      	b.n	80187cc <_vfprintf_r+0x6e4>
 8018b50:	1d33      	adds	r3, r6, #4
 8018b52:	f01b 0f20 	tst.w	fp, #32
 8018b56:	9307      	str	r3, [sp, #28]
 8018b58:	d00a      	beq.n	8018b70 <_vfprintf_r+0xa88>
 8018b5a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8018b5c:	6833      	ldr	r3, [r6, #0]
 8018b5e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8018b60:	17d2      	asrs	r2, r2, #31
 8018b62:	e9c3 1200 	strd	r1, r2, [r3]
 8018b66:	9e07      	ldr	r6, [sp, #28]
 8018b68:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8018b6c:	f7ff bb42 	b.w	80181f4 <_vfprintf_r+0x10c>
 8018b70:	f01b 0f10 	tst.w	fp, #16
 8018b74:	d003      	beq.n	8018b7e <_vfprintf_r+0xa96>
 8018b76:	6833      	ldr	r3, [r6, #0]
 8018b78:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8018b7a:	601a      	str	r2, [r3, #0]
 8018b7c:	e7f3      	b.n	8018b66 <_vfprintf_r+0xa7e>
 8018b7e:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8018b82:	d003      	beq.n	8018b8c <_vfprintf_r+0xaa4>
 8018b84:	6833      	ldr	r3, [r6, #0]
 8018b86:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8018b88:	801a      	strh	r2, [r3, #0]
 8018b8a:	e7ec      	b.n	8018b66 <_vfprintf_r+0xa7e>
 8018b8c:	f41b 7f00 	tst.w	fp, #512	; 0x200
 8018b90:	d0f1      	beq.n	8018b76 <_vfprintf_r+0xa8e>
 8018b92:	6833      	ldr	r3, [r6, #0]
 8018b94:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8018b96:	701a      	strb	r2, [r3, #0]
 8018b98:	e7e5      	b.n	8018b66 <_vfprintf_r+0xa7e>
 8018b9a:	f04b 0b10 	orr.w	fp, fp, #16
 8018b9e:	f01b 0320 	ands.w	r3, fp, #32
 8018ba2:	d01f      	beq.n	8018be4 <_vfprintf_r+0xafc>
 8018ba4:	3607      	adds	r6, #7
 8018ba6:	f026 0307 	bic.w	r3, r6, #7
 8018baa:	461a      	mov	r2, r3
 8018bac:	685d      	ldr	r5, [r3, #4]
 8018bae:	f852 6b08 	ldr.w	r6, [r2], #8
 8018bb2:	9207      	str	r2, [sp, #28]
 8018bb4:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 8018bb8:	2300      	movs	r3, #0
 8018bba:	2200      	movs	r2, #0
 8018bbc:	f88d 206b 	strb.w	r2, [sp, #107]	; 0x6b
 8018bc0:	9a04      	ldr	r2, [sp, #16]
 8018bc2:	3201      	adds	r2, #1
 8018bc4:	f000 8495 	beq.w	80194f2 <_vfprintf_r+0x140a>
 8018bc8:	ea56 0205 	orrs.w	r2, r6, r5
 8018bcc:	f02b 0780 	bic.w	r7, fp, #128	; 0x80
 8018bd0:	f040 8494 	bne.w	80194fc <_vfprintf_r+0x1414>
 8018bd4:	9a04      	ldr	r2, [sp, #16]
 8018bd6:	2a00      	cmp	r2, #0
 8018bd8:	f000 80fa 	beq.w	8018dd0 <_vfprintf_r+0xce8>
 8018bdc:	2b01      	cmp	r3, #1
 8018bde:	f040 8490 	bne.w	8019502 <_vfprintf_r+0x141a>
 8018be2:	e09f      	b.n	8018d24 <_vfprintf_r+0xc3c>
 8018be4:	4632      	mov	r2, r6
 8018be6:	f01b 0510 	ands.w	r5, fp, #16
 8018bea:	f852 6b04 	ldr.w	r6, [r2], #4
 8018bee:	9207      	str	r2, [sp, #28]
 8018bf0:	d001      	beq.n	8018bf6 <_vfprintf_r+0xb0e>
 8018bf2:	461d      	mov	r5, r3
 8018bf4:	e7de      	b.n	8018bb4 <_vfprintf_r+0xacc>
 8018bf6:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8018bfa:	d001      	beq.n	8018c00 <_vfprintf_r+0xb18>
 8018bfc:	b2b6      	uxth	r6, r6
 8018bfe:	e7d9      	b.n	8018bb4 <_vfprintf_r+0xacc>
 8018c00:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 8018c04:	d0d6      	beq.n	8018bb4 <_vfprintf_r+0xacc>
 8018c06:	b2f6      	uxtb	r6, r6
 8018c08:	e7f3      	b.n	8018bf2 <_vfprintf_r+0xb0a>
 8018c0a:	4633      	mov	r3, r6
 8018c0c:	2278      	movs	r2, #120	; 0x78
 8018c0e:	f853 6b04 	ldr.w	r6, [r3], #4
 8018c12:	9307      	str	r3, [sp, #28]
 8018c14:	2330      	movs	r3, #48	; 0x30
 8018c16:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 8018c1a:	4ba4      	ldr	r3, [pc, #656]	; (8018eac <_vfprintf_r+0xdc4>)
 8018c1c:	9316      	str	r3, [sp, #88]	; 0x58
 8018c1e:	2500      	movs	r5, #0
 8018c20:	f04b 0b02 	orr.w	fp, fp, #2
 8018c24:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8018c28:	2302      	movs	r3, #2
 8018c2a:	9206      	str	r2, [sp, #24]
 8018c2c:	e7c5      	b.n	8018bba <_vfprintf_r+0xad2>
 8018c2e:	4633      	mov	r3, r6
 8018c30:	2500      	movs	r5, #0
 8018c32:	f853 8b04 	ldr.w	r8, [r3], #4
 8018c36:	9307      	str	r3, [sp, #28]
 8018c38:	9b04      	ldr	r3, [sp, #16]
 8018c3a:	f88d 506b 	strb.w	r5, [sp, #107]	; 0x6b
 8018c3e:	1c5e      	adds	r6, r3, #1
 8018c40:	d010      	beq.n	8018c64 <_vfprintf_r+0xb7c>
 8018c42:	461a      	mov	r2, r3
 8018c44:	4629      	mov	r1, r5
 8018c46:	4640      	mov	r0, r8
 8018c48:	f7e7 fac2 	bl	80001d0 <memchr>
 8018c4c:	9003      	str	r0, [sp, #12]
 8018c4e:	2800      	cmp	r0, #0
 8018c50:	f000 80d5 	beq.w	8018dfe <_vfprintf_r+0xd16>
 8018c54:	eba0 0308 	sub.w	r3, r0, r8
 8018c58:	e9cd 5303 	strd	r5, r3, [sp, #12]
 8018c5c:	e9cd 5508 	strd	r5, r5, [sp, #32]
 8018c60:	462e      	mov	r6, r5
 8018c62:	e5bb      	b.n	80187dc <_vfprintf_r+0x6f4>
 8018c64:	4640      	mov	r0, r8
 8018c66:	f7e7 fb03 	bl	8000270 <strlen>
 8018c6a:	e9cd 5003 	strd	r5, r0, [sp, #12]
 8018c6e:	e455      	b.n	801851c <_vfprintf_r+0x434>
 8018c70:	f04b 0b10 	orr.w	fp, fp, #16
 8018c74:	f01b 0320 	ands.w	r3, fp, #32
 8018c78:	d009      	beq.n	8018c8e <_vfprintf_r+0xba6>
 8018c7a:	3607      	adds	r6, #7
 8018c7c:	f026 0307 	bic.w	r3, r6, #7
 8018c80:	461a      	mov	r2, r3
 8018c82:	685d      	ldr	r5, [r3, #4]
 8018c84:	f852 6b08 	ldr.w	r6, [r2], #8
 8018c88:	9207      	str	r2, [sp, #28]
 8018c8a:	2301      	movs	r3, #1
 8018c8c:	e795      	b.n	8018bba <_vfprintf_r+0xad2>
 8018c8e:	4632      	mov	r2, r6
 8018c90:	f01b 0510 	ands.w	r5, fp, #16
 8018c94:	f852 6b04 	ldr.w	r6, [r2], #4
 8018c98:	9207      	str	r2, [sp, #28]
 8018c9a:	d001      	beq.n	8018ca0 <_vfprintf_r+0xbb8>
 8018c9c:	461d      	mov	r5, r3
 8018c9e:	e7f4      	b.n	8018c8a <_vfprintf_r+0xba2>
 8018ca0:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8018ca4:	d001      	beq.n	8018caa <_vfprintf_r+0xbc2>
 8018ca6:	b2b6      	uxth	r6, r6
 8018ca8:	e7ef      	b.n	8018c8a <_vfprintf_r+0xba2>
 8018caa:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 8018cae:	d0ec      	beq.n	8018c8a <_vfprintf_r+0xba2>
 8018cb0:	b2f6      	uxtb	r6, r6
 8018cb2:	e7f3      	b.n	8018c9c <_vfprintf_r+0xbb4>
 8018cb4:	4b7e      	ldr	r3, [pc, #504]	; (8018eb0 <_vfprintf_r+0xdc8>)
 8018cb6:	9316      	str	r3, [sp, #88]	; 0x58
 8018cb8:	f01b 0320 	ands.w	r3, fp, #32
 8018cbc:	d01b      	beq.n	8018cf6 <_vfprintf_r+0xc0e>
 8018cbe:	3607      	adds	r6, #7
 8018cc0:	f026 0307 	bic.w	r3, r6, #7
 8018cc4:	461a      	mov	r2, r3
 8018cc6:	685d      	ldr	r5, [r3, #4]
 8018cc8:	f852 6b08 	ldr.w	r6, [r2], #8
 8018ccc:	9207      	str	r2, [sp, #28]
 8018cce:	f01b 0f01 	tst.w	fp, #1
 8018cd2:	d00a      	beq.n	8018cea <_vfprintf_r+0xc02>
 8018cd4:	ea56 0305 	orrs.w	r3, r6, r5
 8018cd8:	d007      	beq.n	8018cea <_vfprintf_r+0xc02>
 8018cda:	2330      	movs	r3, #48	; 0x30
 8018cdc:	f88d 306c 	strb.w	r3, [sp, #108]	; 0x6c
 8018ce0:	9b06      	ldr	r3, [sp, #24]
 8018ce2:	f88d 306d 	strb.w	r3, [sp, #109]	; 0x6d
 8018ce6:	f04b 0b02 	orr.w	fp, fp, #2
 8018cea:	f42b 6b80 	bic.w	fp, fp, #1024	; 0x400
 8018cee:	2302      	movs	r3, #2
 8018cf0:	e763      	b.n	8018bba <_vfprintf_r+0xad2>
 8018cf2:	4b6e      	ldr	r3, [pc, #440]	; (8018eac <_vfprintf_r+0xdc4>)
 8018cf4:	e7df      	b.n	8018cb6 <_vfprintf_r+0xbce>
 8018cf6:	4632      	mov	r2, r6
 8018cf8:	f01b 0510 	ands.w	r5, fp, #16
 8018cfc:	f852 6b04 	ldr.w	r6, [r2], #4
 8018d00:	9207      	str	r2, [sp, #28]
 8018d02:	d001      	beq.n	8018d08 <_vfprintf_r+0xc20>
 8018d04:	461d      	mov	r5, r3
 8018d06:	e7e2      	b.n	8018cce <_vfprintf_r+0xbe6>
 8018d08:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
 8018d0c:	d001      	beq.n	8018d12 <_vfprintf_r+0xc2a>
 8018d0e:	b2b6      	uxth	r6, r6
 8018d10:	e7dd      	b.n	8018cce <_vfprintf_r+0xbe6>
 8018d12:	f41b 7500 	ands.w	r5, fp, #512	; 0x200
 8018d16:	d0da      	beq.n	8018cce <_vfprintf_r+0xbe6>
 8018d18:	b2f6      	uxtb	r6, r6
 8018d1a:	e7f3      	b.n	8018d04 <_vfprintf_r+0xc1c>
 8018d1c:	2e0a      	cmp	r6, #10
 8018d1e:	f175 0300 	sbcs.w	r3, r5, #0
 8018d22:	d206      	bcs.n	8018d32 <_vfprintf_r+0xc4a>
 8018d24:	3630      	adds	r6, #48	; 0x30
 8018d26:	f88d 6137 	strb.w	r6, [sp, #311]	; 0x137
 8018d2a:	f20d 1837 	addw	r8, sp, #311	; 0x137
 8018d2e:	f000 bc03 	b.w	8019538 <_vfprintf_r+0x1450>
 8018d32:	2300      	movs	r3, #0
 8018d34:	9305      	str	r3, [sp, #20]
 8018d36:	f407 6380 	and.w	r3, r7, #1024	; 0x400
 8018d3a:	f50d 7b9c 	add.w	fp, sp, #312	; 0x138
 8018d3e:	9303      	str	r3, [sp, #12]
 8018d40:	220a      	movs	r2, #10
 8018d42:	2300      	movs	r3, #0
 8018d44:	4630      	mov	r0, r6
 8018d46:	4629      	mov	r1, r5
 8018d48:	f7e7 ff9e 	bl	8000c88 <__aeabi_uldivmod>
 8018d4c:	9b05      	ldr	r3, [sp, #20]
 8018d4e:	3301      	adds	r3, #1
 8018d50:	9305      	str	r3, [sp, #20]
 8018d52:	9b03      	ldr	r3, [sp, #12]
 8018d54:	3230      	adds	r2, #48	; 0x30
 8018d56:	f10b 38ff 	add.w	r8, fp, #4294967295
 8018d5a:	f80b 2c01 	strb.w	r2, [fp, #-1]
 8018d5e:	b1d3      	cbz	r3, 8018d96 <_vfprintf_r+0xcae>
 8018d60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018d62:	9a05      	ldr	r2, [sp, #20]
 8018d64:	781b      	ldrb	r3, [r3, #0]
 8018d66:	429a      	cmp	r2, r3
 8018d68:	d115      	bne.n	8018d96 <_vfprintf_r+0xcae>
 8018d6a:	2aff      	cmp	r2, #255	; 0xff
 8018d6c:	d013      	beq.n	8018d96 <_vfprintf_r+0xcae>
 8018d6e:	2e0a      	cmp	r6, #10
 8018d70:	f175 0300 	sbcs.w	r3, r5, #0
 8018d74:	d30f      	bcc.n	8018d96 <_vfprintf_r+0xcae>
 8018d76:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8018d78:	9914      	ldr	r1, [sp, #80]	; 0x50
 8018d7a:	eba8 0803 	sub.w	r8, r8, r3
 8018d7e:	461a      	mov	r2, r3
 8018d80:	4640      	mov	r0, r8
 8018d82:	f002 faac 	bl	801b2de <strncpy>
 8018d86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018d88:	785b      	ldrb	r3, [r3, #1]
 8018d8a:	b11b      	cbz	r3, 8018d94 <_vfprintf_r+0xcac>
 8018d8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018d8e:	3301      	adds	r3, #1
 8018d90:	930a      	str	r3, [sp, #40]	; 0x28
 8018d92:	2300      	movs	r3, #0
 8018d94:	9305      	str	r3, [sp, #20]
 8018d96:	2300      	movs	r3, #0
 8018d98:	220a      	movs	r2, #10
 8018d9a:	4630      	mov	r0, r6
 8018d9c:	4629      	mov	r1, r5
 8018d9e:	f7e7 ff73 	bl	8000c88 <__aeabi_uldivmod>
 8018da2:	2e0a      	cmp	r6, #10
 8018da4:	f175 0300 	sbcs.w	r3, r5, #0
 8018da8:	f0c0 83c6 	bcc.w	8019538 <_vfprintf_r+0x1450>
 8018dac:	4606      	mov	r6, r0
 8018dae:	460d      	mov	r5, r1
 8018db0:	46c3      	mov	fp, r8
 8018db2:	e7c5      	b.n	8018d40 <_vfprintf_r+0xc58>
 8018db4:	f006 030f 	and.w	r3, r6, #15
 8018db8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8018dba:	0936      	lsrs	r6, r6, #4
 8018dbc:	5cd3      	ldrb	r3, [r2, r3]
 8018dbe:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8018dc2:	ea46 7605 	orr.w	r6, r6, r5, lsl #28
 8018dc6:	092d      	lsrs	r5, r5, #4
 8018dc8:	ea56 0305 	orrs.w	r3, r6, r5
 8018dcc:	d1f2      	bne.n	8018db4 <_vfprintf_r+0xccc>
 8018dce:	e3b3      	b.n	8019538 <_vfprintf_r+0x1450>
 8018dd0:	b933      	cbnz	r3, 8018de0 <_vfprintf_r+0xcf8>
 8018dd2:	f01b 0f01 	tst.w	fp, #1
 8018dd6:	d003      	beq.n	8018de0 <_vfprintf_r+0xcf8>
 8018dd8:	2330      	movs	r3, #48	; 0x30
 8018dda:	f88d 3137 	strb.w	r3, [sp, #311]	; 0x137
 8018dde:	e7a4      	b.n	8018d2a <_vfprintf_r+0xc42>
 8018de0:	f50d 789c 	add.w	r8, sp, #312	; 0x138
 8018de4:	e3a8      	b.n	8019538 <_vfprintf_r+0x1450>
 8018de6:	9b06      	ldr	r3, [sp, #24]
 8018de8:	2b00      	cmp	r3, #0
 8018dea:	f000 8373 	beq.w	80194d4 <_vfprintf_r+0x13ec>
 8018dee:	2000      	movs	r0, #0
 8018df0:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
 8018df4:	f88d 006b 	strb.w	r0, [sp, #107]	; 0x6b
 8018df8:	9607      	str	r6, [sp, #28]
 8018dfa:	f7ff bb1e 	b.w	801843a <_vfprintf_r+0x352>
 8018dfe:	9e03      	ldr	r6, [sp, #12]
 8018e00:	f7ff bb8d 	b.w	801851e <_vfprintf_r+0x436>
 8018e04:	2010      	movs	r0, #16
 8018e06:	4402      	add	r2, r0
 8018e08:	2b07      	cmp	r3, #7
 8018e0a:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8018e0e:	6060      	str	r0, [r4, #4]
 8018e10:	dd08      	ble.n	8018e24 <_vfprintf_r+0xd3c>
 8018e12:	aa22      	add	r2, sp, #136	; 0x88
 8018e14:	4649      	mov	r1, r9
 8018e16:	4650      	mov	r0, sl
 8018e18:	f7fe fc5b 	bl	80176d2 <__sprint_r>
 8018e1c:	2800      	cmp	r0, #0
 8018e1e:	f040 8337 	bne.w	8019490 <_vfprintf_r+0x13a8>
 8018e22:	a925      	add	r1, sp, #148	; 0x94
 8018e24:	3f10      	subs	r7, #16
 8018e26:	460c      	mov	r4, r1
 8018e28:	e4f3      	b.n	8018812 <_vfprintf_r+0x72a>
 8018e2a:	460c      	mov	r4, r1
 8018e2c:	e50c      	b.n	8018848 <_vfprintf_r+0x760>
 8018e2e:	aa22      	add	r2, sp, #136	; 0x88
 8018e30:	4649      	mov	r1, r9
 8018e32:	4650      	mov	r0, sl
 8018e34:	f7fe fc4d 	bl	80176d2 <__sprint_r>
 8018e38:	2800      	cmp	r0, #0
 8018e3a:	f040 8329 	bne.w	8019490 <_vfprintf_r+0x13a8>
 8018e3e:	ac25      	add	r4, sp, #148	; 0x94
 8018e40:	e514      	b.n	801886c <_vfprintf_r+0x784>
 8018e42:	aa22      	add	r2, sp, #136	; 0x88
 8018e44:	4649      	mov	r1, r9
 8018e46:	4650      	mov	r0, sl
 8018e48:	f7fe fc43 	bl	80176d2 <__sprint_r>
 8018e4c:	2800      	cmp	r0, #0
 8018e4e:	f040 831f 	bne.w	8019490 <_vfprintf_r+0x13a8>
 8018e52:	ac25      	add	r4, sp, #148	; 0x94
 8018e54:	e51a      	b.n	801888c <_vfprintf_r+0x7a4>
 8018e56:	2010      	movs	r0, #16
 8018e58:	4402      	add	r2, r0
 8018e5a:	2b07      	cmp	r3, #7
 8018e5c:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8018e60:	6060      	str	r0, [r4, #4]
 8018e62:	dd08      	ble.n	8018e76 <_vfprintf_r+0xd8e>
 8018e64:	aa22      	add	r2, sp, #136	; 0x88
 8018e66:	4649      	mov	r1, r9
 8018e68:	4650      	mov	r0, sl
 8018e6a:	f7fe fc32 	bl	80176d2 <__sprint_r>
 8018e6e:	2800      	cmp	r0, #0
 8018e70:	f040 830e 	bne.w	8019490 <_vfprintf_r+0x13a8>
 8018e74:	a925      	add	r1, sp, #148	; 0x94
 8018e76:	3f10      	subs	r7, #16
 8018e78:	460c      	mov	r4, r1
 8018e7a:	e50f      	b.n	801889c <_vfprintf_r+0x7b4>
 8018e7c:	460c      	mov	r4, r1
 8018e7e:	e528      	b.n	80188d2 <_vfprintf_r+0x7ea>
 8018e80:	2010      	movs	r0, #16
 8018e82:	4402      	add	r2, r0
 8018e84:	2b07      	cmp	r3, #7
 8018e86:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8018e8a:	6060      	str	r0, [r4, #4]
 8018e8c:	dd08      	ble.n	8018ea0 <_vfprintf_r+0xdb8>
 8018e8e:	aa22      	add	r2, sp, #136	; 0x88
 8018e90:	4649      	mov	r1, r9
 8018e92:	4650      	mov	r0, sl
 8018e94:	f7fe fc1d 	bl	80176d2 <__sprint_r>
 8018e98:	2800      	cmp	r0, #0
 8018e9a:	f040 82f9 	bne.w	8019490 <_vfprintf_r+0x13a8>
 8018e9e:	a925      	add	r1, sp, #148	; 0x94
 8018ea0:	3e10      	subs	r6, #16
 8018ea2:	460c      	mov	r4, r1
 8018ea4:	e528      	b.n	80188f8 <_vfprintf_r+0x810>
 8018ea6:	460c      	mov	r4, r1
 8018ea8:	e540      	b.n	801892c <_vfprintf_r+0x844>
 8018eaa:	bf00      	nop
 8018eac:	080251b8 	.word	0x080251b8
 8018eb0:	080251c9 	.word	0x080251c9
 8018eb4:	9b06      	ldr	r3, [sp, #24]
 8018eb6:	2b65      	cmp	r3, #101	; 0x65
 8018eb8:	f340 8232 	ble.w	8019320 <_vfprintf_r+0x1238>
 8018ebc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8018ec0:	2200      	movs	r2, #0
 8018ec2:	2300      	movs	r3, #0
 8018ec4:	f7e7 fe00 	bl	8000ac8 <__aeabi_dcmpeq>
 8018ec8:	2800      	cmp	r0, #0
 8018eca:	d068      	beq.n	8018f9e <_vfprintf_r+0xeb6>
 8018ecc:	4b6d      	ldr	r3, [pc, #436]	; (8019084 <_vfprintf_r+0xf9c>)
 8018ece:	6023      	str	r3, [r4, #0]
 8018ed0:	2301      	movs	r3, #1
 8018ed2:	441e      	add	r6, r3
 8018ed4:	6063      	str	r3, [r4, #4]
 8018ed6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8018ed8:	9624      	str	r6, [sp, #144]	; 0x90
 8018eda:	3301      	adds	r3, #1
 8018edc:	2b07      	cmp	r3, #7
 8018ede:	9323      	str	r3, [sp, #140]	; 0x8c
 8018ee0:	dc37      	bgt.n	8018f52 <_vfprintf_r+0xe6a>
 8018ee2:	3408      	adds	r4, #8
 8018ee4:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8018ee6:	9a05      	ldr	r2, [sp, #20]
 8018ee8:	4293      	cmp	r3, r2
 8018eea:	db03      	blt.n	8018ef4 <_vfprintf_r+0xe0c>
 8018eec:	f01b 0f01 	tst.w	fp, #1
 8018ef0:	f43f ad2e 	beq.w	8018950 <_vfprintf_r+0x868>
 8018ef4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8018ef6:	6023      	str	r3, [r4, #0]
 8018ef8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8018efa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8018efc:	6063      	str	r3, [r4, #4]
 8018efe:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8018f00:	4413      	add	r3, r2
 8018f02:	9324      	str	r3, [sp, #144]	; 0x90
 8018f04:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8018f06:	3301      	adds	r3, #1
 8018f08:	2b07      	cmp	r3, #7
 8018f0a:	9323      	str	r3, [sp, #140]	; 0x8c
 8018f0c:	dc2b      	bgt.n	8018f66 <_vfprintf_r+0xe7e>
 8018f0e:	3408      	adds	r4, #8
 8018f10:	9b05      	ldr	r3, [sp, #20]
 8018f12:	1e5d      	subs	r5, r3, #1
 8018f14:	2d00      	cmp	r5, #0
 8018f16:	f77f ad1b 	ble.w	8018950 <_vfprintf_r+0x868>
 8018f1a:	4e5b      	ldr	r6, [pc, #364]	; (8019088 <_vfprintf_r+0xfa0>)
 8018f1c:	2710      	movs	r7, #16
 8018f1e:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8018f22:	2d10      	cmp	r5, #16
 8018f24:	f103 0301 	add.w	r3, r3, #1
 8018f28:	f104 0108 	add.w	r1, r4, #8
 8018f2c:	6026      	str	r6, [r4, #0]
 8018f2e:	dc24      	bgt.n	8018f7a <_vfprintf_r+0xe92>
 8018f30:	442a      	add	r2, r5
 8018f32:	6065      	str	r5, [r4, #4]
 8018f34:	9224      	str	r2, [sp, #144]	; 0x90
 8018f36:	2b07      	cmp	r3, #7
 8018f38:	9323      	str	r3, [sp, #140]	; 0x8c
 8018f3a:	f340 8288 	ble.w	801944e <_vfprintf_r+0x1366>
 8018f3e:	aa22      	add	r2, sp, #136	; 0x88
 8018f40:	4649      	mov	r1, r9
 8018f42:	4650      	mov	r0, sl
 8018f44:	f7fe fbc5 	bl	80176d2 <__sprint_r>
 8018f48:	2800      	cmp	r0, #0
 8018f4a:	f040 82a1 	bne.w	8019490 <_vfprintf_r+0x13a8>
 8018f4e:	ac25      	add	r4, sp, #148	; 0x94
 8018f50:	e4fe      	b.n	8018950 <_vfprintf_r+0x868>
 8018f52:	aa22      	add	r2, sp, #136	; 0x88
 8018f54:	4649      	mov	r1, r9
 8018f56:	4650      	mov	r0, sl
 8018f58:	f7fe fbbb 	bl	80176d2 <__sprint_r>
 8018f5c:	2800      	cmp	r0, #0
 8018f5e:	f040 8297 	bne.w	8019490 <_vfprintf_r+0x13a8>
 8018f62:	ac25      	add	r4, sp, #148	; 0x94
 8018f64:	e7be      	b.n	8018ee4 <_vfprintf_r+0xdfc>
 8018f66:	aa22      	add	r2, sp, #136	; 0x88
 8018f68:	4649      	mov	r1, r9
 8018f6a:	4650      	mov	r0, sl
 8018f6c:	f7fe fbb1 	bl	80176d2 <__sprint_r>
 8018f70:	2800      	cmp	r0, #0
 8018f72:	f040 828d 	bne.w	8019490 <_vfprintf_r+0x13a8>
 8018f76:	ac25      	add	r4, sp, #148	; 0x94
 8018f78:	e7ca      	b.n	8018f10 <_vfprintf_r+0xe28>
 8018f7a:	3210      	adds	r2, #16
 8018f7c:	2b07      	cmp	r3, #7
 8018f7e:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8018f82:	6067      	str	r7, [r4, #4]
 8018f84:	dd08      	ble.n	8018f98 <_vfprintf_r+0xeb0>
 8018f86:	aa22      	add	r2, sp, #136	; 0x88
 8018f88:	4649      	mov	r1, r9
 8018f8a:	4650      	mov	r0, sl
 8018f8c:	f7fe fba1 	bl	80176d2 <__sprint_r>
 8018f90:	2800      	cmp	r0, #0
 8018f92:	f040 827d 	bne.w	8019490 <_vfprintf_r+0x13a8>
 8018f96:	a925      	add	r1, sp, #148	; 0x94
 8018f98:	3d10      	subs	r5, #16
 8018f9a:	460c      	mov	r4, r1
 8018f9c:	e7bf      	b.n	8018f1e <_vfprintf_r+0xe36>
 8018f9e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8018fa0:	2b00      	cmp	r3, #0
 8018fa2:	dc73      	bgt.n	801908c <_vfprintf_r+0xfa4>
 8018fa4:	4b37      	ldr	r3, [pc, #220]	; (8019084 <_vfprintf_r+0xf9c>)
 8018fa6:	6023      	str	r3, [r4, #0]
 8018fa8:	2301      	movs	r3, #1
 8018faa:	441e      	add	r6, r3
 8018fac:	6063      	str	r3, [r4, #4]
 8018fae:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8018fb0:	9624      	str	r6, [sp, #144]	; 0x90
 8018fb2:	3301      	adds	r3, #1
 8018fb4:	2b07      	cmp	r3, #7
 8018fb6:	9323      	str	r3, [sp, #140]	; 0x8c
 8018fb8:	dc3d      	bgt.n	8019036 <_vfprintf_r+0xf4e>
 8018fba:	3408      	adds	r4, #8
 8018fbc:	9905      	ldr	r1, [sp, #20]
 8018fbe:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8018fc0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8018fc2:	430a      	orrs	r2, r1
 8018fc4:	f00b 0101 	and.w	r1, fp, #1
 8018fc8:	430a      	orrs	r2, r1
 8018fca:	f43f acc1 	beq.w	8018950 <_vfprintf_r+0x868>
 8018fce:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8018fd0:	6022      	str	r2, [r4, #0]
 8018fd2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8018fd4:	6062      	str	r2, [r4, #4]
 8018fd6:	4413      	add	r3, r2
 8018fd8:	9324      	str	r3, [sp, #144]	; 0x90
 8018fda:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8018fdc:	3301      	adds	r3, #1
 8018fde:	2b07      	cmp	r3, #7
 8018fe0:	9323      	str	r3, [sp, #140]	; 0x8c
 8018fe2:	dc32      	bgt.n	801904a <_vfprintf_r+0xf62>
 8018fe4:	3408      	adds	r4, #8
 8018fe6:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8018fe8:	2d00      	cmp	r5, #0
 8018fea:	da1b      	bge.n	8019024 <_vfprintf_r+0xf3c>
 8018fec:	4e26      	ldr	r6, [pc, #152]	; (8019088 <_vfprintf_r+0xfa0>)
 8018fee:	426d      	negs	r5, r5
 8018ff0:	4623      	mov	r3, r4
 8018ff2:	2710      	movs	r7, #16
 8018ff4:	e9dd 2123 	ldrd	r2, r1, [sp, #140]	; 0x8c
 8018ff8:	2d10      	cmp	r5, #16
 8018ffa:	f102 0201 	add.w	r2, r2, #1
 8018ffe:	f104 0408 	add.w	r4, r4, #8
 8019002:	601e      	str	r6, [r3, #0]
 8019004:	dc2b      	bgt.n	801905e <_vfprintf_r+0xf76>
 8019006:	605d      	str	r5, [r3, #4]
 8019008:	2a07      	cmp	r2, #7
 801900a:	440d      	add	r5, r1
 801900c:	e9cd 2523 	strd	r2, r5, [sp, #140]	; 0x8c
 8019010:	dd08      	ble.n	8019024 <_vfprintf_r+0xf3c>
 8019012:	aa22      	add	r2, sp, #136	; 0x88
 8019014:	4649      	mov	r1, r9
 8019016:	4650      	mov	r0, sl
 8019018:	f7fe fb5b 	bl	80176d2 <__sprint_r>
 801901c:	2800      	cmp	r0, #0
 801901e:	f040 8237 	bne.w	8019490 <_vfprintf_r+0x13a8>
 8019022:	ac25      	add	r4, sp, #148	; 0x94
 8019024:	9b05      	ldr	r3, [sp, #20]
 8019026:	9a05      	ldr	r2, [sp, #20]
 8019028:	6063      	str	r3, [r4, #4]
 801902a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801902c:	f8c4 8000 	str.w	r8, [r4]
 8019030:	4413      	add	r3, r2
 8019032:	9324      	str	r3, [sp, #144]	; 0x90
 8019034:	e485      	b.n	8018942 <_vfprintf_r+0x85a>
 8019036:	aa22      	add	r2, sp, #136	; 0x88
 8019038:	4649      	mov	r1, r9
 801903a:	4650      	mov	r0, sl
 801903c:	f7fe fb49 	bl	80176d2 <__sprint_r>
 8019040:	2800      	cmp	r0, #0
 8019042:	f040 8225 	bne.w	8019490 <_vfprintf_r+0x13a8>
 8019046:	ac25      	add	r4, sp, #148	; 0x94
 8019048:	e7b8      	b.n	8018fbc <_vfprintf_r+0xed4>
 801904a:	aa22      	add	r2, sp, #136	; 0x88
 801904c:	4649      	mov	r1, r9
 801904e:	4650      	mov	r0, sl
 8019050:	f7fe fb3f 	bl	80176d2 <__sprint_r>
 8019054:	2800      	cmp	r0, #0
 8019056:	f040 821b 	bne.w	8019490 <_vfprintf_r+0x13a8>
 801905a:	ac25      	add	r4, sp, #148	; 0x94
 801905c:	e7c3      	b.n	8018fe6 <_vfprintf_r+0xefe>
 801905e:	3110      	adds	r1, #16
 8019060:	2a07      	cmp	r2, #7
 8019062:	e9cd 2123 	strd	r2, r1, [sp, #140]	; 0x8c
 8019066:	605f      	str	r7, [r3, #4]
 8019068:	dd08      	ble.n	801907c <_vfprintf_r+0xf94>
 801906a:	aa22      	add	r2, sp, #136	; 0x88
 801906c:	4649      	mov	r1, r9
 801906e:	4650      	mov	r0, sl
 8019070:	f7fe fb2f 	bl	80176d2 <__sprint_r>
 8019074:	2800      	cmp	r0, #0
 8019076:	f040 820b 	bne.w	8019490 <_vfprintf_r+0x13a8>
 801907a:	ac25      	add	r4, sp, #148	; 0x94
 801907c:	3d10      	subs	r5, #16
 801907e:	4623      	mov	r3, r4
 8019080:	e7b8      	b.n	8018ff4 <_vfprintf_r+0xf0c>
 8019082:	bf00      	nop
 8019084:	080251da 	.word	0x080251da
 8019088:	0802522c 	.word	0x0802522c
 801908c:	9f05      	ldr	r7, [sp, #20]
 801908e:	42af      	cmp	r7, r5
 8019090:	bfa8      	it	ge
 8019092:	462f      	movge	r7, r5
 8019094:	2f00      	cmp	r7, #0
 8019096:	dd09      	ble.n	80190ac <_vfprintf_r+0xfc4>
 8019098:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801909a:	3301      	adds	r3, #1
 801909c:	443e      	add	r6, r7
 801909e:	2b07      	cmp	r3, #7
 80190a0:	e9c4 8700 	strd	r8, r7, [r4]
 80190a4:	9624      	str	r6, [sp, #144]	; 0x90
 80190a6:	9323      	str	r3, [sp, #140]	; 0x8c
 80190a8:	dc75      	bgt.n	8019196 <_vfprintf_r+0x10ae>
 80190aa:	3408      	adds	r4, #8
 80190ac:	2f00      	cmp	r7, #0
 80190ae:	bfac      	ite	ge
 80190b0:	1bee      	subge	r6, r5, r7
 80190b2:	462e      	movlt	r6, r5
 80190b4:	2e00      	cmp	r6, #0
 80190b6:	dd18      	ble.n	80190ea <_vfprintf_r+0x1002>
 80190b8:	4f98      	ldr	r7, [pc, #608]	; (801931c <_vfprintf_r+0x1234>)
 80190ba:	6027      	str	r7, [r4, #0]
 80190bc:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80190c0:	2e10      	cmp	r6, #16
 80190c2:	f103 0301 	add.w	r3, r3, #1
 80190c6:	f104 0108 	add.w	r1, r4, #8
 80190ca:	dc6e      	bgt.n	80191aa <_vfprintf_r+0x10c2>
 80190cc:	6066      	str	r6, [r4, #4]
 80190ce:	2b07      	cmp	r3, #7
 80190d0:	4416      	add	r6, r2
 80190d2:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 80190d6:	dd7b      	ble.n	80191d0 <_vfprintf_r+0x10e8>
 80190d8:	aa22      	add	r2, sp, #136	; 0x88
 80190da:	4649      	mov	r1, r9
 80190dc:	4650      	mov	r0, sl
 80190de:	f7fe faf8 	bl	80176d2 <__sprint_r>
 80190e2:	2800      	cmp	r0, #0
 80190e4:	f040 81d4 	bne.w	8019490 <_vfprintf_r+0x13a8>
 80190e8:	ac25      	add	r4, sp, #148	; 0x94
 80190ea:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 80190ee:	4445      	add	r5, r8
 80190f0:	d00a      	beq.n	8019108 <_vfprintf_r+0x1020>
 80190f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80190f4:	2b00      	cmp	r3, #0
 80190f6:	d16d      	bne.n	80191d4 <_vfprintf_r+0x10ec>
 80190f8:	9b08      	ldr	r3, [sp, #32]
 80190fa:	2b00      	cmp	r3, #0
 80190fc:	d16d      	bne.n	80191da <_vfprintf_r+0x10f2>
 80190fe:	9b05      	ldr	r3, [sp, #20]
 8019100:	4443      	add	r3, r8
 8019102:	429d      	cmp	r5, r3
 8019104:	bf28      	it	cs
 8019106:	461d      	movcs	r5, r3
 8019108:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 801910a:	9a05      	ldr	r2, [sp, #20]
 801910c:	4293      	cmp	r3, r2
 801910e:	db02      	blt.n	8019116 <_vfprintf_r+0x102e>
 8019110:	f01b 0f01 	tst.w	fp, #1
 8019114:	d00e      	beq.n	8019134 <_vfprintf_r+0x104c>
 8019116:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8019118:	6023      	str	r3, [r4, #0]
 801911a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801911c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801911e:	6063      	str	r3, [r4, #4]
 8019120:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8019122:	4413      	add	r3, r2
 8019124:	9324      	str	r3, [sp, #144]	; 0x90
 8019126:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8019128:	3301      	adds	r3, #1
 801912a:	2b07      	cmp	r3, #7
 801912c:	9323      	str	r3, [sp, #140]	; 0x8c
 801912e:	f300 80cf 	bgt.w	80192d0 <_vfprintf_r+0x11e8>
 8019132:	3408      	adds	r4, #8
 8019134:	9b05      	ldr	r3, [sp, #20]
 8019136:	9e1c      	ldr	r6, [sp, #112]	; 0x70
 8019138:	eb08 0203 	add.w	r2, r8, r3
 801913c:	1b9e      	subs	r6, r3, r6
 801913e:	1b52      	subs	r2, r2, r5
 8019140:	4296      	cmp	r6, r2
 8019142:	bfa8      	it	ge
 8019144:	4616      	movge	r6, r2
 8019146:	2e00      	cmp	r6, #0
 8019148:	dd0b      	ble.n	8019162 <_vfprintf_r+0x107a>
 801914a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801914c:	4433      	add	r3, r6
 801914e:	9324      	str	r3, [sp, #144]	; 0x90
 8019150:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8019152:	3301      	adds	r3, #1
 8019154:	2b07      	cmp	r3, #7
 8019156:	e9c4 5600 	strd	r5, r6, [r4]
 801915a:	9323      	str	r3, [sp, #140]	; 0x8c
 801915c:	f300 80c2 	bgt.w	80192e4 <_vfprintf_r+0x11fc>
 8019160:	3408      	adds	r4, #8
 8019162:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8019164:	9b05      	ldr	r3, [sp, #20]
 8019166:	2e00      	cmp	r6, #0
 8019168:	eba3 0505 	sub.w	r5, r3, r5
 801916c:	bfa8      	it	ge
 801916e:	1bad      	subge	r5, r5, r6
 8019170:	2d00      	cmp	r5, #0
 8019172:	f77f abed 	ble.w	8018950 <_vfprintf_r+0x868>
 8019176:	4e69      	ldr	r6, [pc, #420]	; (801931c <_vfprintf_r+0x1234>)
 8019178:	2710      	movs	r7, #16
 801917a:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 801917e:	2d10      	cmp	r5, #16
 8019180:	f103 0301 	add.w	r3, r3, #1
 8019184:	f104 0108 	add.w	r1, r4, #8
 8019188:	6026      	str	r6, [r4, #0]
 801918a:	f300 80b5 	bgt.w	80192f8 <_vfprintf_r+0x1210>
 801918e:	6065      	str	r5, [r4, #4]
 8019190:	4415      	add	r5, r2
 8019192:	9524      	str	r5, [sp, #144]	; 0x90
 8019194:	e6cf      	b.n	8018f36 <_vfprintf_r+0xe4e>
 8019196:	aa22      	add	r2, sp, #136	; 0x88
 8019198:	4649      	mov	r1, r9
 801919a:	4650      	mov	r0, sl
 801919c:	f7fe fa99 	bl	80176d2 <__sprint_r>
 80191a0:	2800      	cmp	r0, #0
 80191a2:	f040 8175 	bne.w	8019490 <_vfprintf_r+0x13a8>
 80191a6:	ac25      	add	r4, sp, #148	; 0x94
 80191a8:	e780      	b.n	80190ac <_vfprintf_r+0xfc4>
 80191aa:	2010      	movs	r0, #16
 80191ac:	4402      	add	r2, r0
 80191ae:	2b07      	cmp	r3, #7
 80191b0:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80191b4:	6060      	str	r0, [r4, #4]
 80191b6:	dd08      	ble.n	80191ca <_vfprintf_r+0x10e2>
 80191b8:	aa22      	add	r2, sp, #136	; 0x88
 80191ba:	4649      	mov	r1, r9
 80191bc:	4650      	mov	r0, sl
 80191be:	f7fe fa88 	bl	80176d2 <__sprint_r>
 80191c2:	2800      	cmp	r0, #0
 80191c4:	f040 8164 	bne.w	8019490 <_vfprintf_r+0x13a8>
 80191c8:	a925      	add	r1, sp, #148	; 0x94
 80191ca:	3e10      	subs	r6, #16
 80191cc:	460c      	mov	r4, r1
 80191ce:	e774      	b.n	80190ba <_vfprintf_r+0xfd2>
 80191d0:	460c      	mov	r4, r1
 80191d2:	e78a      	b.n	80190ea <_vfprintf_r+0x1002>
 80191d4:	9b08      	ldr	r3, [sp, #32]
 80191d6:	2b00      	cmp	r3, #0
 80191d8:	d04a      	beq.n	8019270 <_vfprintf_r+0x1188>
 80191da:	9b08      	ldr	r3, [sp, #32]
 80191dc:	3b01      	subs	r3, #1
 80191de:	9308      	str	r3, [sp, #32]
 80191e0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80191e2:	6023      	str	r3, [r4, #0]
 80191e4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80191e6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80191e8:	6063      	str	r3, [r4, #4]
 80191ea:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80191ec:	4413      	add	r3, r2
 80191ee:	9324      	str	r3, [sp, #144]	; 0x90
 80191f0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80191f2:	3301      	adds	r3, #1
 80191f4:	2b07      	cmp	r3, #7
 80191f6:	9323      	str	r3, [sp, #140]	; 0x8c
 80191f8:	dc41      	bgt.n	801927e <_vfprintf_r+0x1196>
 80191fa:	3408      	adds	r4, #8
 80191fc:	9b05      	ldr	r3, [sp, #20]
 80191fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8019200:	eb08 0703 	add.w	r7, r8, r3
 8019204:	1b7b      	subs	r3, r7, r5
 8019206:	7817      	ldrb	r7, [r2, #0]
 8019208:	429f      	cmp	r7, r3
 801920a:	bfa8      	it	ge
 801920c:	461f      	movge	r7, r3
 801920e:	2f00      	cmp	r7, #0
 8019210:	dd0a      	ble.n	8019228 <_vfprintf_r+0x1140>
 8019212:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8019214:	443b      	add	r3, r7
 8019216:	9324      	str	r3, [sp, #144]	; 0x90
 8019218:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801921a:	3301      	adds	r3, #1
 801921c:	2b07      	cmp	r3, #7
 801921e:	e9c4 5700 	strd	r5, r7, [r4]
 8019222:	9323      	str	r3, [sp, #140]	; 0x8c
 8019224:	dc35      	bgt.n	8019292 <_vfprintf_r+0x11aa>
 8019226:	3408      	adds	r4, #8
 8019228:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801922a:	781e      	ldrb	r6, [r3, #0]
 801922c:	2f00      	cmp	r7, #0
 801922e:	bfa8      	it	ge
 8019230:	1bf6      	subge	r6, r6, r7
 8019232:	2e00      	cmp	r6, #0
 8019234:	dd18      	ble.n	8019268 <_vfprintf_r+0x1180>
 8019236:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 801923a:	4838      	ldr	r0, [pc, #224]	; (801931c <_vfprintf_r+0x1234>)
 801923c:	6020      	str	r0, [r4, #0]
 801923e:	2e10      	cmp	r6, #16
 8019240:	f103 0301 	add.w	r3, r3, #1
 8019244:	f104 0108 	add.w	r1, r4, #8
 8019248:	dc2d      	bgt.n	80192a6 <_vfprintf_r+0x11be>
 801924a:	6066      	str	r6, [r4, #4]
 801924c:	2b07      	cmp	r3, #7
 801924e:	4416      	add	r6, r2
 8019250:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8019254:	dd3a      	ble.n	80192cc <_vfprintf_r+0x11e4>
 8019256:	aa22      	add	r2, sp, #136	; 0x88
 8019258:	4649      	mov	r1, r9
 801925a:	4650      	mov	r0, sl
 801925c:	f7fe fa39 	bl	80176d2 <__sprint_r>
 8019260:	2800      	cmp	r0, #0
 8019262:	f040 8115 	bne.w	8019490 <_vfprintf_r+0x13a8>
 8019266:	ac25      	add	r4, sp, #148	; 0x94
 8019268:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801926a:	781b      	ldrb	r3, [r3, #0]
 801926c:	441d      	add	r5, r3
 801926e:	e740      	b.n	80190f2 <_vfprintf_r+0x100a>
 8019270:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019272:	3b01      	subs	r3, #1
 8019274:	930a      	str	r3, [sp, #40]	; 0x28
 8019276:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019278:	3b01      	subs	r3, #1
 801927a:	9309      	str	r3, [sp, #36]	; 0x24
 801927c:	e7b0      	b.n	80191e0 <_vfprintf_r+0x10f8>
 801927e:	aa22      	add	r2, sp, #136	; 0x88
 8019280:	4649      	mov	r1, r9
 8019282:	4650      	mov	r0, sl
 8019284:	f7fe fa25 	bl	80176d2 <__sprint_r>
 8019288:	2800      	cmp	r0, #0
 801928a:	f040 8101 	bne.w	8019490 <_vfprintf_r+0x13a8>
 801928e:	ac25      	add	r4, sp, #148	; 0x94
 8019290:	e7b4      	b.n	80191fc <_vfprintf_r+0x1114>
 8019292:	aa22      	add	r2, sp, #136	; 0x88
 8019294:	4649      	mov	r1, r9
 8019296:	4650      	mov	r0, sl
 8019298:	f7fe fa1b 	bl	80176d2 <__sprint_r>
 801929c:	2800      	cmp	r0, #0
 801929e:	f040 80f7 	bne.w	8019490 <_vfprintf_r+0x13a8>
 80192a2:	ac25      	add	r4, sp, #148	; 0x94
 80192a4:	e7c0      	b.n	8019228 <_vfprintf_r+0x1140>
 80192a6:	2010      	movs	r0, #16
 80192a8:	4402      	add	r2, r0
 80192aa:	2b07      	cmp	r3, #7
 80192ac:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80192b0:	6060      	str	r0, [r4, #4]
 80192b2:	dd08      	ble.n	80192c6 <_vfprintf_r+0x11de>
 80192b4:	aa22      	add	r2, sp, #136	; 0x88
 80192b6:	4649      	mov	r1, r9
 80192b8:	4650      	mov	r0, sl
 80192ba:	f7fe fa0a 	bl	80176d2 <__sprint_r>
 80192be:	2800      	cmp	r0, #0
 80192c0:	f040 80e6 	bne.w	8019490 <_vfprintf_r+0x13a8>
 80192c4:	a925      	add	r1, sp, #148	; 0x94
 80192c6:	3e10      	subs	r6, #16
 80192c8:	460c      	mov	r4, r1
 80192ca:	e7b4      	b.n	8019236 <_vfprintf_r+0x114e>
 80192cc:	460c      	mov	r4, r1
 80192ce:	e7cb      	b.n	8019268 <_vfprintf_r+0x1180>
 80192d0:	aa22      	add	r2, sp, #136	; 0x88
 80192d2:	4649      	mov	r1, r9
 80192d4:	4650      	mov	r0, sl
 80192d6:	f7fe f9fc 	bl	80176d2 <__sprint_r>
 80192da:	2800      	cmp	r0, #0
 80192dc:	f040 80d8 	bne.w	8019490 <_vfprintf_r+0x13a8>
 80192e0:	ac25      	add	r4, sp, #148	; 0x94
 80192e2:	e727      	b.n	8019134 <_vfprintf_r+0x104c>
 80192e4:	aa22      	add	r2, sp, #136	; 0x88
 80192e6:	4649      	mov	r1, r9
 80192e8:	4650      	mov	r0, sl
 80192ea:	f7fe f9f2 	bl	80176d2 <__sprint_r>
 80192ee:	2800      	cmp	r0, #0
 80192f0:	f040 80ce 	bne.w	8019490 <_vfprintf_r+0x13a8>
 80192f4:	ac25      	add	r4, sp, #148	; 0x94
 80192f6:	e734      	b.n	8019162 <_vfprintf_r+0x107a>
 80192f8:	3210      	adds	r2, #16
 80192fa:	2b07      	cmp	r3, #7
 80192fc:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8019300:	6067      	str	r7, [r4, #4]
 8019302:	dd08      	ble.n	8019316 <_vfprintf_r+0x122e>
 8019304:	aa22      	add	r2, sp, #136	; 0x88
 8019306:	4649      	mov	r1, r9
 8019308:	4650      	mov	r0, sl
 801930a:	f7fe f9e2 	bl	80176d2 <__sprint_r>
 801930e:	2800      	cmp	r0, #0
 8019310:	f040 80be 	bne.w	8019490 <_vfprintf_r+0x13a8>
 8019314:	a925      	add	r1, sp, #148	; 0x94
 8019316:	3d10      	subs	r5, #16
 8019318:	460c      	mov	r4, r1
 801931a:	e72e      	b.n	801917a <_vfprintf_r+0x1092>
 801931c:	0802522c 	.word	0x0802522c
 8019320:	9a05      	ldr	r2, [sp, #20]
 8019322:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8019324:	2a01      	cmp	r2, #1
 8019326:	f106 0601 	add.w	r6, r6, #1
 801932a:	f103 0301 	add.w	r3, r3, #1
 801932e:	f104 0508 	add.w	r5, r4, #8
 8019332:	dc02      	bgt.n	801933a <_vfprintf_r+0x1252>
 8019334:	f01b 0f01 	tst.w	fp, #1
 8019338:	d07e      	beq.n	8019438 <_vfprintf_r+0x1350>
 801933a:	2201      	movs	r2, #1
 801933c:	2b07      	cmp	r3, #7
 801933e:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8019342:	f8c4 8000 	str.w	r8, [r4]
 8019346:	6062      	str	r2, [r4, #4]
 8019348:	dd08      	ble.n	801935c <_vfprintf_r+0x1274>
 801934a:	aa22      	add	r2, sp, #136	; 0x88
 801934c:	4649      	mov	r1, r9
 801934e:	4650      	mov	r0, sl
 8019350:	f7fe f9bf 	bl	80176d2 <__sprint_r>
 8019354:	2800      	cmp	r0, #0
 8019356:	f040 809b 	bne.w	8019490 <_vfprintf_r+0x13a8>
 801935a:	ad25      	add	r5, sp, #148	; 0x94
 801935c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801935e:	602b      	str	r3, [r5, #0]
 8019360:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8019362:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8019364:	606b      	str	r3, [r5, #4]
 8019366:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8019368:	4413      	add	r3, r2
 801936a:	9324      	str	r3, [sp, #144]	; 0x90
 801936c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801936e:	3301      	adds	r3, #1
 8019370:	2b07      	cmp	r3, #7
 8019372:	9323      	str	r3, [sp, #140]	; 0x8c
 8019374:	dc32      	bgt.n	80193dc <_vfprintf_r+0x12f4>
 8019376:	3508      	adds	r5, #8
 8019378:	9b05      	ldr	r3, [sp, #20]
 801937a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801937e:	1e5c      	subs	r4, r3, #1
 8019380:	2200      	movs	r2, #0
 8019382:	2300      	movs	r3, #0
 8019384:	f7e7 fba0 	bl	8000ac8 <__aeabi_dcmpeq>
 8019388:	2800      	cmp	r0, #0
 801938a:	d130      	bne.n	80193ee <_vfprintf_r+0x1306>
 801938c:	9923      	ldr	r1, [sp, #140]	; 0x8c
 801938e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8019390:	9a05      	ldr	r2, [sp, #20]
 8019392:	3101      	adds	r1, #1
 8019394:	3b01      	subs	r3, #1
 8019396:	f108 0001 	add.w	r0, r8, #1
 801939a:	4413      	add	r3, r2
 801939c:	2907      	cmp	r1, #7
 801939e:	e9c5 0400 	strd	r0, r4, [r5]
 80193a2:	e9cd 1323 	strd	r1, r3, [sp, #140]	; 0x8c
 80193a6:	dd50      	ble.n	801944a <_vfprintf_r+0x1362>
 80193a8:	aa22      	add	r2, sp, #136	; 0x88
 80193aa:	4649      	mov	r1, r9
 80193ac:	4650      	mov	r0, sl
 80193ae:	f7fe f990 	bl	80176d2 <__sprint_r>
 80193b2:	2800      	cmp	r0, #0
 80193b4:	d16c      	bne.n	8019490 <_vfprintf_r+0x13a8>
 80193b6:	ad25      	add	r5, sp, #148	; 0x94
 80193b8:	ab1e      	add	r3, sp, #120	; 0x78
 80193ba:	602b      	str	r3, [r5, #0]
 80193bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80193be:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80193c0:	606b      	str	r3, [r5, #4]
 80193c2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80193c4:	4413      	add	r3, r2
 80193c6:	9324      	str	r3, [sp, #144]	; 0x90
 80193c8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80193ca:	3301      	adds	r3, #1
 80193cc:	2b07      	cmp	r3, #7
 80193ce:	9323      	str	r3, [sp, #140]	; 0x8c
 80193d0:	f73f adb5 	bgt.w	8018f3e <_vfprintf_r+0xe56>
 80193d4:	f105 0408 	add.w	r4, r5, #8
 80193d8:	f7ff baba 	b.w	8018950 <_vfprintf_r+0x868>
 80193dc:	aa22      	add	r2, sp, #136	; 0x88
 80193de:	4649      	mov	r1, r9
 80193e0:	4650      	mov	r0, sl
 80193e2:	f7fe f976 	bl	80176d2 <__sprint_r>
 80193e6:	2800      	cmp	r0, #0
 80193e8:	d152      	bne.n	8019490 <_vfprintf_r+0x13a8>
 80193ea:	ad25      	add	r5, sp, #148	; 0x94
 80193ec:	e7c4      	b.n	8019378 <_vfprintf_r+0x1290>
 80193ee:	2c00      	cmp	r4, #0
 80193f0:	dde2      	ble.n	80193b8 <_vfprintf_r+0x12d0>
 80193f2:	4e58      	ldr	r6, [pc, #352]	; (8019554 <_vfprintf_r+0x146c>)
 80193f4:	2710      	movs	r7, #16
 80193f6:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 80193fa:	2c10      	cmp	r4, #16
 80193fc:	f103 0301 	add.w	r3, r3, #1
 8019400:	f105 0108 	add.w	r1, r5, #8
 8019404:	602e      	str	r6, [r5, #0]
 8019406:	dc07      	bgt.n	8019418 <_vfprintf_r+0x1330>
 8019408:	606c      	str	r4, [r5, #4]
 801940a:	2b07      	cmp	r3, #7
 801940c:	4414      	add	r4, r2
 801940e:	e9cd 3423 	strd	r3, r4, [sp, #140]	; 0x8c
 8019412:	dcc9      	bgt.n	80193a8 <_vfprintf_r+0x12c0>
 8019414:	460d      	mov	r5, r1
 8019416:	e7cf      	b.n	80193b8 <_vfprintf_r+0x12d0>
 8019418:	3210      	adds	r2, #16
 801941a:	2b07      	cmp	r3, #7
 801941c:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 8019420:	606f      	str	r7, [r5, #4]
 8019422:	dd06      	ble.n	8019432 <_vfprintf_r+0x134a>
 8019424:	aa22      	add	r2, sp, #136	; 0x88
 8019426:	4649      	mov	r1, r9
 8019428:	4650      	mov	r0, sl
 801942a:	f7fe f952 	bl	80176d2 <__sprint_r>
 801942e:	bb78      	cbnz	r0, 8019490 <_vfprintf_r+0x13a8>
 8019430:	a925      	add	r1, sp, #148	; 0x94
 8019432:	3c10      	subs	r4, #16
 8019434:	460d      	mov	r5, r1
 8019436:	e7de      	b.n	80193f6 <_vfprintf_r+0x130e>
 8019438:	2201      	movs	r2, #1
 801943a:	2b07      	cmp	r3, #7
 801943c:	e9cd 3623 	strd	r3, r6, [sp, #140]	; 0x8c
 8019440:	f8c4 8000 	str.w	r8, [r4]
 8019444:	6062      	str	r2, [r4, #4]
 8019446:	ddb7      	ble.n	80193b8 <_vfprintf_r+0x12d0>
 8019448:	e7ae      	b.n	80193a8 <_vfprintf_r+0x12c0>
 801944a:	3508      	adds	r5, #8
 801944c:	e7b4      	b.n	80193b8 <_vfprintf_r+0x12d0>
 801944e:	460c      	mov	r4, r1
 8019450:	f7ff ba7e 	b.w	8018950 <_vfprintf_r+0x868>
 8019454:	e9dd 3210 	ldrd	r3, r2, [sp, #64]	; 0x40
 8019458:	1a9d      	subs	r5, r3, r2
 801945a:	2d00      	cmp	r5, #0
 801945c:	f77f aa7c 	ble.w	8018958 <_vfprintf_r+0x870>
 8019460:	4e3d      	ldr	r6, [pc, #244]	; (8019558 <_vfprintf_r+0x1470>)
 8019462:	2710      	movs	r7, #16
 8019464:	e9dd 3223 	ldrd	r3, r2, [sp, #140]	; 0x8c
 8019468:	2d10      	cmp	r5, #16
 801946a:	f103 0301 	add.w	r3, r3, #1
 801946e:	6026      	str	r6, [r4, #0]
 8019470:	dc18      	bgt.n	80194a4 <_vfprintf_r+0x13bc>
 8019472:	6065      	str	r5, [r4, #4]
 8019474:	2b07      	cmp	r3, #7
 8019476:	4415      	add	r5, r2
 8019478:	e9cd 3523 	strd	r3, r5, [sp, #140]	; 0x8c
 801947c:	f77f aa6c 	ble.w	8018958 <_vfprintf_r+0x870>
 8019480:	aa22      	add	r2, sp, #136	; 0x88
 8019482:	4649      	mov	r1, r9
 8019484:	4650      	mov	r0, sl
 8019486:	f7fe f924 	bl	80176d2 <__sprint_r>
 801948a:	2800      	cmp	r0, #0
 801948c:	f43f aa64 	beq.w	8018958 <_vfprintf_r+0x870>
 8019490:	9b03      	ldr	r3, [sp, #12]
 8019492:	2b00      	cmp	r3, #0
 8019494:	f43f a879 	beq.w	801858a <_vfprintf_r+0x4a2>
 8019498:	4619      	mov	r1, r3
 801949a:	4650      	mov	r0, sl
 801949c:	f001 f9b8 	bl	801a810 <_free_r>
 80194a0:	f7ff b873 	b.w	801858a <_vfprintf_r+0x4a2>
 80194a4:	3210      	adds	r2, #16
 80194a6:	2b07      	cmp	r3, #7
 80194a8:	e9cd 3223 	strd	r3, r2, [sp, #140]	; 0x8c
 80194ac:	6067      	str	r7, [r4, #4]
 80194ae:	dc02      	bgt.n	80194b6 <_vfprintf_r+0x13ce>
 80194b0:	3408      	adds	r4, #8
 80194b2:	3d10      	subs	r5, #16
 80194b4:	e7d6      	b.n	8019464 <_vfprintf_r+0x137c>
 80194b6:	aa22      	add	r2, sp, #136	; 0x88
 80194b8:	4649      	mov	r1, r9
 80194ba:	4650      	mov	r0, sl
 80194bc:	f7fe f909 	bl	80176d2 <__sprint_r>
 80194c0:	2800      	cmp	r0, #0
 80194c2:	d1e5      	bne.n	8019490 <_vfprintf_r+0x13a8>
 80194c4:	ac25      	add	r4, sp, #148	; 0x94
 80194c6:	e7f4      	b.n	80194b2 <_vfprintf_r+0x13ca>
 80194c8:	9903      	ldr	r1, [sp, #12]
 80194ca:	4650      	mov	r0, sl
 80194cc:	f001 f9a0 	bl	801a810 <_free_r>
 80194d0:	f7ff ba5a 	b.w	8018988 <_vfprintf_r+0x8a0>
 80194d4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80194d6:	b91b      	cbnz	r3, 80194e0 <_vfprintf_r+0x13f8>
 80194d8:	2300      	movs	r3, #0
 80194da:	9323      	str	r3, [sp, #140]	; 0x8c
 80194dc:	f7ff b855 	b.w	801858a <_vfprintf_r+0x4a2>
 80194e0:	aa22      	add	r2, sp, #136	; 0x88
 80194e2:	4649      	mov	r1, r9
 80194e4:	4650      	mov	r0, sl
 80194e6:	f7fe f8f4 	bl	80176d2 <__sprint_r>
 80194ea:	2800      	cmp	r0, #0
 80194ec:	d0f4      	beq.n	80194d8 <_vfprintf_r+0x13f0>
 80194ee:	f7ff b84c 	b.w	801858a <_vfprintf_r+0x4a2>
 80194f2:	ea56 0205 	orrs.w	r2, r6, r5
 80194f6:	465f      	mov	r7, fp
 80194f8:	f43f ab70 	beq.w	8018bdc <_vfprintf_r+0xaf4>
 80194fc:	2b01      	cmp	r3, #1
 80194fe:	f43f ac0d 	beq.w	8018d1c <_vfprintf_r+0xc34>
 8019502:	2b02      	cmp	r3, #2
 8019504:	f50d 789c 	add.w	r8, sp, #312	; 0x138
 8019508:	f43f ac54 	beq.w	8018db4 <_vfprintf_r+0xccc>
 801950c:	f006 0307 	and.w	r3, r6, #7
 8019510:	08f6      	lsrs	r6, r6, #3
 8019512:	ea46 7645 	orr.w	r6, r6, r5, lsl #29
 8019516:	08ed      	lsrs	r5, r5, #3
 8019518:	3330      	adds	r3, #48	; 0x30
 801951a:	ea56 0105 	orrs.w	r1, r6, r5
 801951e:	4642      	mov	r2, r8
 8019520:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8019524:	d1f2      	bne.n	801950c <_vfprintf_r+0x1424>
 8019526:	07f8      	lsls	r0, r7, #31
 8019528:	d506      	bpl.n	8019538 <_vfprintf_r+0x1450>
 801952a:	2b30      	cmp	r3, #48	; 0x30
 801952c:	d004      	beq.n	8019538 <_vfprintf_r+0x1450>
 801952e:	2330      	movs	r3, #48	; 0x30
 8019530:	f808 3c01 	strb.w	r3, [r8, #-1]
 8019534:	f1a2 0802 	sub.w	r8, r2, #2
 8019538:	ab4e      	add	r3, sp, #312	; 0x138
 801953a:	eba3 0308 	sub.w	r3, r3, r8
 801953e:	9e04      	ldr	r6, [sp, #16]
 8019540:	9304      	str	r3, [sp, #16]
 8019542:	2300      	movs	r3, #0
 8019544:	46bb      	mov	fp, r7
 8019546:	9303      	str	r3, [sp, #12]
 8019548:	e9cd 3308 	strd	r3, r3, [sp, #32]
 801954c:	461d      	mov	r5, r3
 801954e:	f7ff b945 	b.w	80187dc <_vfprintf_r+0x6f4>
 8019552:	bf00      	nop
 8019554:	0802522c 	.word	0x0802522c
 8019558:	0802521c 	.word	0x0802521c

0801955c <__sbprintf>:
 801955c:	b570      	push	{r4, r5, r6, lr}
 801955e:	460c      	mov	r4, r1
 8019560:	8989      	ldrh	r1, [r1, #12]
 8019562:	f5ad 6d8e 	sub.w	sp, sp, #1136	; 0x470
 8019566:	f021 0102 	bic.w	r1, r1, #2
 801956a:	f8ad 1014 	strh.w	r1, [sp, #20]
 801956e:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8019570:	911b      	str	r1, [sp, #108]	; 0x6c
 8019572:	89e1      	ldrh	r1, [r4, #14]
 8019574:	f8ad 1016 	strh.w	r1, [sp, #22]
 8019578:	69e1      	ldr	r1, [r4, #28]
 801957a:	9109      	str	r1, [sp, #36]	; 0x24
 801957c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801957e:	910b      	str	r1, [sp, #44]	; 0x2c
 8019580:	a91c      	add	r1, sp, #112	; 0x70
 8019582:	9102      	str	r1, [sp, #8]
 8019584:	9106      	str	r1, [sp, #24]
 8019586:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801958a:	4606      	mov	r6, r0
 801958c:	9104      	str	r1, [sp, #16]
 801958e:	9107      	str	r1, [sp, #28]
 8019590:	a818      	add	r0, sp, #96	; 0x60
 8019592:	2100      	movs	r1, #0
 8019594:	e9cd 3200 	strd	r3, r2, [sp]
 8019598:	9108      	str	r1, [sp, #32]
 801959a:	f7fc f91f 	bl	80157dc <__retarget_lock_init_recursive>
 801959e:	e9dd 3200 	ldrd	r3, r2, [sp]
 80195a2:	a902      	add	r1, sp, #8
 80195a4:	4630      	mov	r0, r6
 80195a6:	f7fe fd9f 	bl	80180e8 <_vfprintf_r>
 80195aa:	1e05      	subs	r5, r0, #0
 80195ac:	db07      	blt.n	80195be <__sbprintf+0x62>
 80195ae:	a902      	add	r1, sp, #8
 80195b0:	4630      	mov	r0, r6
 80195b2:	f000 ffc5 	bl	801a540 <_fflush_r>
 80195b6:	2800      	cmp	r0, #0
 80195b8:	bf18      	it	ne
 80195ba:	f04f 35ff 	movne.w	r5, #4294967295
 80195be:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 80195c2:	9818      	ldr	r0, [sp, #96]	; 0x60
 80195c4:	065b      	lsls	r3, r3, #25
 80195c6:	bf42      	ittt	mi
 80195c8:	89a3      	ldrhmi	r3, [r4, #12]
 80195ca:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 80195ce:	81a3      	strhmi	r3, [r4, #12]
 80195d0:	f7fc f905 	bl	80157de <__retarget_lock_close_recursive>
 80195d4:	4628      	mov	r0, r5
 80195d6:	f50d 6d8e 	add.w	sp, sp, #1136	; 0x470
 80195da:	bd70      	pop	{r4, r5, r6, pc}

080195dc <vprintf>:
 80195dc:	460b      	mov	r3, r1
 80195de:	4903      	ldr	r1, [pc, #12]	; (80195ec <vprintf+0x10>)
 80195e0:	4602      	mov	r2, r0
 80195e2:	6808      	ldr	r0, [r1, #0]
 80195e4:	6881      	ldr	r1, [r0, #8]
 80195e6:	f7fe bd7f 	b.w	80180e8 <_vfprintf_r>
 80195ea:	bf00      	nop
 80195ec:	20000050 	.word	0x20000050

080195f0 <__swbuf_r>:
 80195f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80195f2:	460e      	mov	r6, r1
 80195f4:	4614      	mov	r4, r2
 80195f6:	4605      	mov	r5, r0
 80195f8:	b118      	cbz	r0, 8019602 <__swbuf_r+0x12>
 80195fa:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80195fc:	b90b      	cbnz	r3, 8019602 <__swbuf_r+0x12>
 80195fe:	f001 f80b 	bl	801a618 <__sinit>
 8019602:	69a3      	ldr	r3, [r4, #24]
 8019604:	60a3      	str	r3, [r4, #8]
 8019606:	89a3      	ldrh	r3, [r4, #12]
 8019608:	0719      	lsls	r1, r3, #28
 801960a:	d529      	bpl.n	8019660 <__swbuf_r+0x70>
 801960c:	6923      	ldr	r3, [r4, #16]
 801960e:	b33b      	cbz	r3, 8019660 <__swbuf_r+0x70>
 8019610:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8019614:	b2f6      	uxtb	r6, r6
 8019616:	049a      	lsls	r2, r3, #18
 8019618:	4637      	mov	r7, r6
 801961a:	d52a      	bpl.n	8019672 <__swbuf_r+0x82>
 801961c:	6823      	ldr	r3, [r4, #0]
 801961e:	6920      	ldr	r0, [r4, #16]
 8019620:	1a18      	subs	r0, r3, r0
 8019622:	6963      	ldr	r3, [r4, #20]
 8019624:	4283      	cmp	r3, r0
 8019626:	dc04      	bgt.n	8019632 <__swbuf_r+0x42>
 8019628:	4621      	mov	r1, r4
 801962a:	4628      	mov	r0, r5
 801962c:	f000 ff88 	bl	801a540 <_fflush_r>
 8019630:	b9e0      	cbnz	r0, 801966c <__swbuf_r+0x7c>
 8019632:	68a3      	ldr	r3, [r4, #8]
 8019634:	3b01      	subs	r3, #1
 8019636:	60a3      	str	r3, [r4, #8]
 8019638:	6823      	ldr	r3, [r4, #0]
 801963a:	1c5a      	adds	r2, r3, #1
 801963c:	6022      	str	r2, [r4, #0]
 801963e:	701e      	strb	r6, [r3, #0]
 8019640:	6962      	ldr	r2, [r4, #20]
 8019642:	1c43      	adds	r3, r0, #1
 8019644:	429a      	cmp	r2, r3
 8019646:	d004      	beq.n	8019652 <__swbuf_r+0x62>
 8019648:	89a3      	ldrh	r3, [r4, #12]
 801964a:	07db      	lsls	r3, r3, #31
 801964c:	d506      	bpl.n	801965c <__swbuf_r+0x6c>
 801964e:	2e0a      	cmp	r6, #10
 8019650:	d104      	bne.n	801965c <__swbuf_r+0x6c>
 8019652:	4621      	mov	r1, r4
 8019654:	4628      	mov	r0, r5
 8019656:	f000 ff73 	bl	801a540 <_fflush_r>
 801965a:	b938      	cbnz	r0, 801966c <__swbuf_r+0x7c>
 801965c:	4638      	mov	r0, r7
 801965e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019660:	4621      	mov	r1, r4
 8019662:	4628      	mov	r0, r5
 8019664:	f000 f80e 	bl	8019684 <__swsetup_r>
 8019668:	2800      	cmp	r0, #0
 801966a:	d0d1      	beq.n	8019610 <__swbuf_r+0x20>
 801966c:	f04f 37ff 	mov.w	r7, #4294967295
 8019670:	e7f4      	b.n	801965c <__swbuf_r+0x6c>
 8019672:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8019676:	81a3      	strh	r3, [r4, #12]
 8019678:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801967a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 801967e:	6663      	str	r3, [r4, #100]	; 0x64
 8019680:	e7cc      	b.n	801961c <__swbuf_r+0x2c>
	...

08019684 <__swsetup_r>:
 8019684:	b538      	push	{r3, r4, r5, lr}
 8019686:	4b2a      	ldr	r3, [pc, #168]	; (8019730 <__swsetup_r+0xac>)
 8019688:	4605      	mov	r5, r0
 801968a:	6818      	ldr	r0, [r3, #0]
 801968c:	460c      	mov	r4, r1
 801968e:	b118      	cbz	r0, 8019698 <__swsetup_r+0x14>
 8019690:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8019692:	b90b      	cbnz	r3, 8019698 <__swsetup_r+0x14>
 8019694:	f000 ffc0 	bl	801a618 <__sinit>
 8019698:	89a3      	ldrh	r3, [r4, #12]
 801969a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801969e:	0718      	lsls	r0, r3, #28
 80196a0:	d422      	bmi.n	80196e8 <__swsetup_r+0x64>
 80196a2:	06d9      	lsls	r1, r3, #27
 80196a4:	d407      	bmi.n	80196b6 <__swsetup_r+0x32>
 80196a6:	2309      	movs	r3, #9
 80196a8:	602b      	str	r3, [r5, #0]
 80196aa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80196ae:	81a3      	strh	r3, [r4, #12]
 80196b0:	f04f 30ff 	mov.w	r0, #4294967295
 80196b4:	e034      	b.n	8019720 <__swsetup_r+0x9c>
 80196b6:	0758      	lsls	r0, r3, #29
 80196b8:	d512      	bpl.n	80196e0 <__swsetup_r+0x5c>
 80196ba:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80196bc:	b141      	cbz	r1, 80196d0 <__swsetup_r+0x4c>
 80196be:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80196c2:	4299      	cmp	r1, r3
 80196c4:	d002      	beq.n	80196cc <__swsetup_r+0x48>
 80196c6:	4628      	mov	r0, r5
 80196c8:	f001 f8a2 	bl	801a810 <_free_r>
 80196cc:	2300      	movs	r3, #0
 80196ce:	6323      	str	r3, [r4, #48]	; 0x30
 80196d0:	89a3      	ldrh	r3, [r4, #12]
 80196d2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80196d6:	81a3      	strh	r3, [r4, #12]
 80196d8:	2300      	movs	r3, #0
 80196da:	6063      	str	r3, [r4, #4]
 80196dc:	6923      	ldr	r3, [r4, #16]
 80196de:	6023      	str	r3, [r4, #0]
 80196e0:	89a3      	ldrh	r3, [r4, #12]
 80196e2:	f043 0308 	orr.w	r3, r3, #8
 80196e6:	81a3      	strh	r3, [r4, #12]
 80196e8:	6923      	ldr	r3, [r4, #16]
 80196ea:	b94b      	cbnz	r3, 8019700 <__swsetup_r+0x7c>
 80196ec:	89a3      	ldrh	r3, [r4, #12]
 80196ee:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80196f2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80196f6:	d003      	beq.n	8019700 <__swsetup_r+0x7c>
 80196f8:	4621      	mov	r1, r4
 80196fa:	4628      	mov	r0, r5
 80196fc:	f001 f99e 	bl	801aa3c <__smakebuf_r>
 8019700:	89a0      	ldrh	r0, [r4, #12]
 8019702:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8019706:	f010 0301 	ands.w	r3, r0, #1
 801970a:	d00a      	beq.n	8019722 <__swsetup_r+0x9e>
 801970c:	2300      	movs	r3, #0
 801970e:	60a3      	str	r3, [r4, #8]
 8019710:	6963      	ldr	r3, [r4, #20]
 8019712:	425b      	negs	r3, r3
 8019714:	61a3      	str	r3, [r4, #24]
 8019716:	6923      	ldr	r3, [r4, #16]
 8019718:	b943      	cbnz	r3, 801972c <__swsetup_r+0xa8>
 801971a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801971e:	d1c4      	bne.n	80196aa <__swsetup_r+0x26>
 8019720:	bd38      	pop	{r3, r4, r5, pc}
 8019722:	0781      	lsls	r1, r0, #30
 8019724:	bf58      	it	pl
 8019726:	6963      	ldrpl	r3, [r4, #20]
 8019728:	60a3      	str	r3, [r4, #8]
 801972a:	e7f4      	b.n	8019716 <__swsetup_r+0x92>
 801972c:	2000      	movs	r0, #0
 801972e:	e7f7      	b.n	8019720 <__swsetup_r+0x9c>
 8019730:	20000050 	.word	0x20000050

08019734 <register_fini>:
 8019734:	4b02      	ldr	r3, [pc, #8]	; (8019740 <register_fini+0xc>)
 8019736:	b113      	cbz	r3, 801973e <register_fini+0xa>
 8019738:	4802      	ldr	r0, [pc, #8]	; (8019744 <register_fini+0x10>)
 801973a:	f000 b80c 	b.w	8019756 <atexit>
 801973e:	4770      	bx	lr
 8019740:	00000000 	.word	0x00000000
 8019744:	0801a669 	.word	0x0801a669

08019748 <abort>:
 8019748:	b508      	push	{r3, lr}
 801974a:	2006      	movs	r0, #6
 801974c:	f001 fd68 	bl	801b220 <raise>
 8019750:	2001      	movs	r0, #1
 8019752:	f003 ff0b 	bl	801d56c <_exit>

08019756 <atexit>:
 8019756:	2300      	movs	r3, #0
 8019758:	4601      	mov	r1, r0
 801975a:	461a      	mov	r2, r3
 801975c:	4618      	mov	r0, r3
 801975e:	f001 be83 	b.w	801b468 <__register_exitproc>

08019762 <quorem>:
 8019762:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019766:	6903      	ldr	r3, [r0, #16]
 8019768:	690c      	ldr	r4, [r1, #16]
 801976a:	42a3      	cmp	r3, r4
 801976c:	4607      	mov	r7, r0
 801976e:	f2c0 8081 	blt.w	8019874 <quorem+0x112>
 8019772:	3c01      	subs	r4, #1
 8019774:	f101 0814 	add.w	r8, r1, #20
 8019778:	f100 0514 	add.w	r5, r0, #20
 801977c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019780:	9301      	str	r3, [sp, #4]
 8019782:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8019786:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801978a:	3301      	adds	r3, #1
 801978c:	429a      	cmp	r2, r3
 801978e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8019792:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8019796:	fbb2 f6f3 	udiv	r6, r2, r3
 801979a:	d331      	bcc.n	8019800 <quorem+0x9e>
 801979c:	f04f 0e00 	mov.w	lr, #0
 80197a0:	4640      	mov	r0, r8
 80197a2:	46ac      	mov	ip, r5
 80197a4:	46f2      	mov	sl, lr
 80197a6:	f850 2b04 	ldr.w	r2, [r0], #4
 80197aa:	b293      	uxth	r3, r2
 80197ac:	fb06 e303 	mla	r3, r6, r3, lr
 80197b0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80197b4:	b29b      	uxth	r3, r3
 80197b6:	ebaa 0303 	sub.w	r3, sl, r3
 80197ba:	f8dc a000 	ldr.w	sl, [ip]
 80197be:	0c12      	lsrs	r2, r2, #16
 80197c0:	fa13 f38a 	uxtah	r3, r3, sl
 80197c4:	fb06 e202 	mla	r2, r6, r2, lr
 80197c8:	9300      	str	r3, [sp, #0]
 80197ca:	9b00      	ldr	r3, [sp, #0]
 80197cc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80197d0:	b292      	uxth	r2, r2
 80197d2:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80197d6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80197da:	f8bd 3000 	ldrh.w	r3, [sp]
 80197de:	4581      	cmp	r9, r0
 80197e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80197e4:	f84c 3b04 	str.w	r3, [ip], #4
 80197e8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80197ec:	d2db      	bcs.n	80197a6 <quorem+0x44>
 80197ee:	f855 300b 	ldr.w	r3, [r5, fp]
 80197f2:	b92b      	cbnz	r3, 8019800 <quorem+0x9e>
 80197f4:	9b01      	ldr	r3, [sp, #4]
 80197f6:	3b04      	subs	r3, #4
 80197f8:	429d      	cmp	r5, r3
 80197fa:	461a      	mov	r2, r3
 80197fc:	d32e      	bcc.n	801985c <quorem+0xfa>
 80197fe:	613c      	str	r4, [r7, #16]
 8019800:	4638      	mov	r0, r7
 8019802:	f001 fba9 	bl	801af58 <__mcmp>
 8019806:	2800      	cmp	r0, #0
 8019808:	db24      	blt.n	8019854 <quorem+0xf2>
 801980a:	3601      	adds	r6, #1
 801980c:	4628      	mov	r0, r5
 801980e:	f04f 0c00 	mov.w	ip, #0
 8019812:	f858 2b04 	ldr.w	r2, [r8], #4
 8019816:	f8d0 e000 	ldr.w	lr, [r0]
 801981a:	b293      	uxth	r3, r2
 801981c:	ebac 0303 	sub.w	r3, ip, r3
 8019820:	0c12      	lsrs	r2, r2, #16
 8019822:	fa13 f38e 	uxtah	r3, r3, lr
 8019826:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 801982a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801982e:	b29b      	uxth	r3, r3
 8019830:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8019834:	45c1      	cmp	r9, r8
 8019836:	f840 3b04 	str.w	r3, [r0], #4
 801983a:	ea4f 4c22 	mov.w	ip, r2, asr #16
 801983e:	d2e8      	bcs.n	8019812 <quorem+0xb0>
 8019840:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8019844:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019848:	b922      	cbnz	r2, 8019854 <quorem+0xf2>
 801984a:	3b04      	subs	r3, #4
 801984c:	429d      	cmp	r5, r3
 801984e:	461a      	mov	r2, r3
 8019850:	d30a      	bcc.n	8019868 <quorem+0x106>
 8019852:	613c      	str	r4, [r7, #16]
 8019854:	4630      	mov	r0, r6
 8019856:	b003      	add	sp, #12
 8019858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801985c:	6812      	ldr	r2, [r2, #0]
 801985e:	3b04      	subs	r3, #4
 8019860:	2a00      	cmp	r2, #0
 8019862:	d1cc      	bne.n	80197fe <quorem+0x9c>
 8019864:	3c01      	subs	r4, #1
 8019866:	e7c7      	b.n	80197f8 <quorem+0x96>
 8019868:	6812      	ldr	r2, [r2, #0]
 801986a:	3b04      	subs	r3, #4
 801986c:	2a00      	cmp	r2, #0
 801986e:	d1f0      	bne.n	8019852 <quorem+0xf0>
 8019870:	3c01      	subs	r4, #1
 8019872:	e7eb      	b.n	801984c <quorem+0xea>
 8019874:	2000      	movs	r0, #0
 8019876:	e7ee      	b.n	8019856 <quorem+0xf4>

08019878 <_dtoa_r>:
 8019878:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801987c:	ed2d 8b04 	vpush	{d8-d9}
 8019880:	b093      	sub	sp, #76	; 0x4c
 8019882:	ec57 6b10 	vmov	r6, r7, d0
 8019886:	9106      	str	r1, [sp, #24]
 8019888:	6c01      	ldr	r1, [r0, #64]	; 0x40
 801988a:	9d20      	ldr	r5, [sp, #128]	; 0x80
 801988c:	9209      	str	r2, [sp, #36]	; 0x24
 801988e:	ee10 aa10 	vmov	sl, s0
 8019892:	4604      	mov	r4, r0
 8019894:	930c      	str	r3, [sp, #48]	; 0x30
 8019896:	46bb      	mov	fp, r7
 8019898:	b141      	cbz	r1, 80198ac <_dtoa_r+0x34>
 801989a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801989c:	604a      	str	r2, [r1, #4]
 801989e:	2301      	movs	r3, #1
 80198a0:	4093      	lsls	r3, r2
 80198a2:	608b      	str	r3, [r1, #8]
 80198a4:	f001 f949 	bl	801ab3a <_Bfree>
 80198a8:	2300      	movs	r3, #0
 80198aa:	6423      	str	r3, [r4, #64]	; 0x40
 80198ac:	1e3b      	subs	r3, r7, #0
 80198ae:	bfaa      	itet	ge
 80198b0:	2300      	movge	r3, #0
 80198b2:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80198b6:	602b      	strge	r3, [r5, #0]
 80198b8:	4ba3      	ldr	r3, [pc, #652]	; (8019b48 <_dtoa_r+0x2d0>)
 80198ba:	bfbc      	itt	lt
 80198bc:	2201      	movlt	r2, #1
 80198be:	602a      	strlt	r2, [r5, #0]
 80198c0:	ea33 030b 	bics.w	r3, r3, fp
 80198c4:	d11b      	bne.n	80198fe <_dtoa_r+0x86>
 80198c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80198c8:	f242 730f 	movw	r3, #9999	; 0x270f
 80198cc:	6013      	str	r3, [r2, #0]
 80198ce:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80198d2:	4333      	orrs	r3, r6
 80198d4:	f000 8590 	beq.w	801a3f8 <_dtoa_r+0xb80>
 80198d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80198da:	b90b      	cbnz	r3, 80198e0 <_dtoa_r+0x68>
 80198dc:	4b9b      	ldr	r3, [pc, #620]	; (8019b4c <_dtoa_r+0x2d4>)
 80198de:	e022      	b.n	8019926 <_dtoa_r+0xae>
 80198e0:	4b9a      	ldr	r3, [pc, #616]	; (8019b4c <_dtoa_r+0x2d4>)
 80198e2:	9301      	str	r3, [sp, #4]
 80198e4:	3303      	adds	r3, #3
 80198e6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80198e8:	6013      	str	r3, [r2, #0]
 80198ea:	9801      	ldr	r0, [sp, #4]
 80198ec:	b013      	add	sp, #76	; 0x4c
 80198ee:	ecbd 8b04 	vpop	{d8-d9}
 80198f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80198f6:	4b96      	ldr	r3, [pc, #600]	; (8019b50 <_dtoa_r+0x2d8>)
 80198f8:	9301      	str	r3, [sp, #4]
 80198fa:	3308      	adds	r3, #8
 80198fc:	e7f3      	b.n	80198e6 <_dtoa_r+0x6e>
 80198fe:	2200      	movs	r2, #0
 8019900:	2300      	movs	r3, #0
 8019902:	4650      	mov	r0, sl
 8019904:	4659      	mov	r1, fp
 8019906:	f7e7 f8df 	bl	8000ac8 <__aeabi_dcmpeq>
 801990a:	ec4b ab19 	vmov	d9, sl, fp
 801990e:	4680      	mov	r8, r0
 8019910:	b158      	cbz	r0, 801992a <_dtoa_r+0xb2>
 8019912:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019914:	2301      	movs	r3, #1
 8019916:	6013      	str	r3, [r2, #0]
 8019918:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801991a:	2b00      	cmp	r3, #0
 801991c:	f000 8569 	beq.w	801a3f2 <_dtoa_r+0xb7a>
 8019920:	488c      	ldr	r0, [pc, #560]	; (8019b54 <_dtoa_r+0x2dc>)
 8019922:	6018      	str	r0, [r3, #0]
 8019924:	1e43      	subs	r3, r0, #1
 8019926:	9301      	str	r3, [sp, #4]
 8019928:	e7df      	b.n	80198ea <_dtoa_r+0x72>
 801992a:	ec4b ab10 	vmov	d0, sl, fp
 801992e:	aa10      	add	r2, sp, #64	; 0x40
 8019930:	a911      	add	r1, sp, #68	; 0x44
 8019932:	4620      	mov	r0, r4
 8019934:	f001 fbb6 	bl	801b0a4 <__d2b>
 8019938:	f3cb 550a 	ubfx	r5, fp, #20, #11
 801993c:	ee08 0a10 	vmov	s16, r0
 8019940:	2d00      	cmp	r5, #0
 8019942:	f000 8082 	beq.w	8019a4a <_dtoa_r+0x1d2>
 8019946:	ee19 3a90 	vmov	r3, s19
 801994a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801994e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8019952:	4656      	mov	r6, sl
 8019954:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8019958:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801995c:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8019960:	4b7d      	ldr	r3, [pc, #500]	; (8019b58 <_dtoa_r+0x2e0>)
 8019962:	2200      	movs	r2, #0
 8019964:	4630      	mov	r0, r6
 8019966:	4639      	mov	r1, r7
 8019968:	f7e6 fc8e 	bl	8000288 <__aeabi_dsub>
 801996c:	a370      	add	r3, pc, #448	; (adr r3, 8019b30 <_dtoa_r+0x2b8>)
 801996e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019972:	f7e6 fe41 	bl	80005f8 <__aeabi_dmul>
 8019976:	a370      	add	r3, pc, #448	; (adr r3, 8019b38 <_dtoa_r+0x2c0>)
 8019978:	e9d3 2300 	ldrd	r2, r3, [r3]
 801997c:	f7e6 fc86 	bl	800028c <__adddf3>
 8019980:	4606      	mov	r6, r0
 8019982:	4628      	mov	r0, r5
 8019984:	460f      	mov	r7, r1
 8019986:	f7e6 fdcd 	bl	8000524 <__aeabi_i2d>
 801998a:	a36d      	add	r3, pc, #436	; (adr r3, 8019b40 <_dtoa_r+0x2c8>)
 801998c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019990:	f7e6 fe32 	bl	80005f8 <__aeabi_dmul>
 8019994:	4602      	mov	r2, r0
 8019996:	460b      	mov	r3, r1
 8019998:	4630      	mov	r0, r6
 801999a:	4639      	mov	r1, r7
 801999c:	f7e6 fc76 	bl	800028c <__adddf3>
 80199a0:	4606      	mov	r6, r0
 80199a2:	460f      	mov	r7, r1
 80199a4:	f7e7 f8d8 	bl	8000b58 <__aeabi_d2iz>
 80199a8:	2200      	movs	r2, #0
 80199aa:	9000      	str	r0, [sp, #0]
 80199ac:	2300      	movs	r3, #0
 80199ae:	4630      	mov	r0, r6
 80199b0:	4639      	mov	r1, r7
 80199b2:	f7e7 f893 	bl	8000adc <__aeabi_dcmplt>
 80199b6:	b150      	cbz	r0, 80199ce <_dtoa_r+0x156>
 80199b8:	9800      	ldr	r0, [sp, #0]
 80199ba:	f7e6 fdb3 	bl	8000524 <__aeabi_i2d>
 80199be:	4632      	mov	r2, r6
 80199c0:	463b      	mov	r3, r7
 80199c2:	f7e7 f881 	bl	8000ac8 <__aeabi_dcmpeq>
 80199c6:	b910      	cbnz	r0, 80199ce <_dtoa_r+0x156>
 80199c8:	9b00      	ldr	r3, [sp, #0]
 80199ca:	3b01      	subs	r3, #1
 80199cc:	9300      	str	r3, [sp, #0]
 80199ce:	9b00      	ldr	r3, [sp, #0]
 80199d0:	2b16      	cmp	r3, #22
 80199d2:	d858      	bhi.n	8019a86 <_dtoa_r+0x20e>
 80199d4:	9a00      	ldr	r2, [sp, #0]
 80199d6:	4b61      	ldr	r3, [pc, #388]	; (8019b5c <_dtoa_r+0x2e4>)
 80199d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80199dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80199e0:	ec51 0b19 	vmov	r0, r1, d9
 80199e4:	f7e7 f87a 	bl	8000adc <__aeabi_dcmplt>
 80199e8:	2800      	cmp	r0, #0
 80199ea:	d04e      	beq.n	8019a8a <_dtoa_r+0x212>
 80199ec:	9b00      	ldr	r3, [sp, #0]
 80199ee:	3b01      	subs	r3, #1
 80199f0:	9300      	str	r3, [sp, #0]
 80199f2:	2300      	movs	r3, #0
 80199f4:	930b      	str	r3, [sp, #44]	; 0x2c
 80199f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80199f8:	1b5d      	subs	r5, r3, r5
 80199fa:	1e6b      	subs	r3, r5, #1
 80199fc:	9305      	str	r3, [sp, #20]
 80199fe:	bf45      	ittet	mi
 8019a00:	f1c5 0301 	rsbmi	r3, r5, #1
 8019a04:	9304      	strmi	r3, [sp, #16]
 8019a06:	2300      	movpl	r3, #0
 8019a08:	2300      	movmi	r3, #0
 8019a0a:	bf4c      	ite	mi
 8019a0c:	9305      	strmi	r3, [sp, #20]
 8019a0e:	9304      	strpl	r3, [sp, #16]
 8019a10:	9b00      	ldr	r3, [sp, #0]
 8019a12:	2b00      	cmp	r3, #0
 8019a14:	db3b      	blt.n	8019a8e <_dtoa_r+0x216>
 8019a16:	9b05      	ldr	r3, [sp, #20]
 8019a18:	9a00      	ldr	r2, [sp, #0]
 8019a1a:	920a      	str	r2, [sp, #40]	; 0x28
 8019a1c:	4413      	add	r3, r2
 8019a1e:	9305      	str	r3, [sp, #20]
 8019a20:	2300      	movs	r3, #0
 8019a22:	9307      	str	r3, [sp, #28]
 8019a24:	9b06      	ldr	r3, [sp, #24]
 8019a26:	2b09      	cmp	r3, #9
 8019a28:	d869      	bhi.n	8019afe <_dtoa_r+0x286>
 8019a2a:	2b05      	cmp	r3, #5
 8019a2c:	bfc4      	itt	gt
 8019a2e:	3b04      	subgt	r3, #4
 8019a30:	9306      	strgt	r3, [sp, #24]
 8019a32:	9b06      	ldr	r3, [sp, #24]
 8019a34:	f1a3 0302 	sub.w	r3, r3, #2
 8019a38:	bfcc      	ite	gt
 8019a3a:	2500      	movgt	r5, #0
 8019a3c:	2501      	movle	r5, #1
 8019a3e:	2b03      	cmp	r3, #3
 8019a40:	d868      	bhi.n	8019b14 <_dtoa_r+0x29c>
 8019a42:	e8df f003 	tbb	[pc, r3]
 8019a46:	3a2d      	.short	0x3a2d
 8019a48:	5a38      	.short	0x5a38
 8019a4a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8019a4e:	441d      	add	r5, r3
 8019a50:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8019a54:	2b20      	cmp	r3, #32
 8019a56:	bfc1      	itttt	gt
 8019a58:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8019a5c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8019a60:	fa0b f303 	lslgt.w	r3, fp, r3
 8019a64:	fa26 f000 	lsrgt.w	r0, r6, r0
 8019a68:	bfda      	itte	le
 8019a6a:	f1c3 0320 	rsble	r3, r3, #32
 8019a6e:	fa06 f003 	lslle.w	r0, r6, r3
 8019a72:	4318      	orrgt	r0, r3
 8019a74:	f7e6 fd46 	bl	8000504 <__aeabi_ui2d>
 8019a78:	2301      	movs	r3, #1
 8019a7a:	4606      	mov	r6, r0
 8019a7c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8019a80:	3d01      	subs	r5, #1
 8019a82:	930e      	str	r3, [sp, #56]	; 0x38
 8019a84:	e76c      	b.n	8019960 <_dtoa_r+0xe8>
 8019a86:	2301      	movs	r3, #1
 8019a88:	e7b4      	b.n	80199f4 <_dtoa_r+0x17c>
 8019a8a:	900b      	str	r0, [sp, #44]	; 0x2c
 8019a8c:	e7b3      	b.n	80199f6 <_dtoa_r+0x17e>
 8019a8e:	9b04      	ldr	r3, [sp, #16]
 8019a90:	9a00      	ldr	r2, [sp, #0]
 8019a92:	1a9b      	subs	r3, r3, r2
 8019a94:	9304      	str	r3, [sp, #16]
 8019a96:	4253      	negs	r3, r2
 8019a98:	9307      	str	r3, [sp, #28]
 8019a9a:	2300      	movs	r3, #0
 8019a9c:	930a      	str	r3, [sp, #40]	; 0x28
 8019a9e:	e7c1      	b.n	8019a24 <_dtoa_r+0x1ac>
 8019aa0:	2300      	movs	r3, #0
 8019aa2:	9308      	str	r3, [sp, #32]
 8019aa4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019aa6:	2b00      	cmp	r3, #0
 8019aa8:	dc37      	bgt.n	8019b1a <_dtoa_r+0x2a2>
 8019aaa:	2301      	movs	r3, #1
 8019aac:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8019ab0:	461a      	mov	r2, r3
 8019ab2:	9209      	str	r2, [sp, #36]	; 0x24
 8019ab4:	e00c      	b.n	8019ad0 <_dtoa_r+0x258>
 8019ab6:	2301      	movs	r3, #1
 8019ab8:	e7f3      	b.n	8019aa2 <_dtoa_r+0x22a>
 8019aba:	2300      	movs	r3, #0
 8019abc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019abe:	9308      	str	r3, [sp, #32]
 8019ac0:	9b00      	ldr	r3, [sp, #0]
 8019ac2:	4413      	add	r3, r2
 8019ac4:	9302      	str	r3, [sp, #8]
 8019ac6:	3301      	adds	r3, #1
 8019ac8:	2b01      	cmp	r3, #1
 8019aca:	9303      	str	r3, [sp, #12]
 8019acc:	bfb8      	it	lt
 8019ace:	2301      	movlt	r3, #1
 8019ad0:	2200      	movs	r2, #0
 8019ad2:	6462      	str	r2, [r4, #68]	; 0x44
 8019ad4:	2204      	movs	r2, #4
 8019ad6:	f102 0014 	add.w	r0, r2, #20
 8019ada:	4298      	cmp	r0, r3
 8019adc:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8019ade:	d920      	bls.n	8019b22 <_dtoa_r+0x2aa>
 8019ae0:	4620      	mov	r0, r4
 8019ae2:	f001 f805 	bl	801aaf0 <_Balloc>
 8019ae6:	9001      	str	r0, [sp, #4]
 8019ae8:	2800      	cmp	r0, #0
 8019aea:	d13d      	bne.n	8019b68 <_dtoa_r+0x2f0>
 8019aec:	4b1c      	ldr	r3, [pc, #112]	; (8019b60 <_dtoa_r+0x2e8>)
 8019aee:	4602      	mov	r2, r0
 8019af0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8019af4:	481b      	ldr	r0, [pc, #108]	; (8019b64 <_dtoa_r+0x2ec>)
 8019af6:	f7fb fccd 	bl	8015494 <__assert_func>
 8019afa:	2301      	movs	r3, #1
 8019afc:	e7de      	b.n	8019abc <_dtoa_r+0x244>
 8019afe:	2501      	movs	r5, #1
 8019b00:	2300      	movs	r3, #0
 8019b02:	9306      	str	r3, [sp, #24]
 8019b04:	9508      	str	r5, [sp, #32]
 8019b06:	f04f 33ff 	mov.w	r3, #4294967295
 8019b0a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8019b0e:	2200      	movs	r2, #0
 8019b10:	2312      	movs	r3, #18
 8019b12:	e7ce      	b.n	8019ab2 <_dtoa_r+0x23a>
 8019b14:	2301      	movs	r3, #1
 8019b16:	9308      	str	r3, [sp, #32]
 8019b18:	e7f5      	b.n	8019b06 <_dtoa_r+0x28e>
 8019b1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019b1c:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8019b20:	e7d6      	b.n	8019ad0 <_dtoa_r+0x258>
 8019b22:	3101      	adds	r1, #1
 8019b24:	6461      	str	r1, [r4, #68]	; 0x44
 8019b26:	0052      	lsls	r2, r2, #1
 8019b28:	e7d5      	b.n	8019ad6 <_dtoa_r+0x25e>
 8019b2a:	bf00      	nop
 8019b2c:	f3af 8000 	nop.w
 8019b30:	636f4361 	.word	0x636f4361
 8019b34:	3fd287a7 	.word	0x3fd287a7
 8019b38:	8b60c8b3 	.word	0x8b60c8b3
 8019b3c:	3fc68a28 	.word	0x3fc68a28
 8019b40:	509f79fb 	.word	0x509f79fb
 8019b44:	3fd34413 	.word	0x3fd34413
 8019b48:	7ff00000 	.word	0x7ff00000
 8019b4c:	0802523c 	.word	0x0802523c
 8019b50:	08025240 	.word	0x08025240
 8019b54:	080251db 	.word	0x080251db
 8019b58:	3ff80000 	.word	0x3ff80000
 8019b5c:	08025348 	.word	0x08025348
 8019b60:	08025249 	.word	0x08025249
 8019b64:	0802525a 	.word	0x0802525a
 8019b68:	9b01      	ldr	r3, [sp, #4]
 8019b6a:	6423      	str	r3, [r4, #64]	; 0x40
 8019b6c:	9b03      	ldr	r3, [sp, #12]
 8019b6e:	2b0e      	cmp	r3, #14
 8019b70:	f200 809d 	bhi.w	8019cae <_dtoa_r+0x436>
 8019b74:	2d00      	cmp	r5, #0
 8019b76:	f000 809a 	beq.w	8019cae <_dtoa_r+0x436>
 8019b7a:	9b00      	ldr	r3, [sp, #0]
 8019b7c:	2b00      	cmp	r3, #0
 8019b7e:	dd32      	ble.n	8019be6 <_dtoa_r+0x36e>
 8019b80:	4ab7      	ldr	r2, [pc, #732]	; (8019e60 <_dtoa_r+0x5e8>)
 8019b82:	f003 030f 	and.w	r3, r3, #15
 8019b86:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8019b8a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019b8e:	9b00      	ldr	r3, [sp, #0]
 8019b90:	05d8      	lsls	r0, r3, #23
 8019b92:	ea4f 1723 	mov.w	r7, r3, asr #4
 8019b96:	d516      	bpl.n	8019bc6 <_dtoa_r+0x34e>
 8019b98:	4bb2      	ldr	r3, [pc, #712]	; (8019e64 <_dtoa_r+0x5ec>)
 8019b9a:	ec51 0b19 	vmov	r0, r1, d9
 8019b9e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8019ba2:	f7e6 fe53 	bl	800084c <__aeabi_ddiv>
 8019ba6:	f007 070f 	and.w	r7, r7, #15
 8019baa:	4682      	mov	sl, r0
 8019bac:	468b      	mov	fp, r1
 8019bae:	2503      	movs	r5, #3
 8019bb0:	4eac      	ldr	r6, [pc, #688]	; (8019e64 <_dtoa_r+0x5ec>)
 8019bb2:	b957      	cbnz	r7, 8019bca <_dtoa_r+0x352>
 8019bb4:	4642      	mov	r2, r8
 8019bb6:	464b      	mov	r3, r9
 8019bb8:	4650      	mov	r0, sl
 8019bba:	4659      	mov	r1, fp
 8019bbc:	f7e6 fe46 	bl	800084c <__aeabi_ddiv>
 8019bc0:	4682      	mov	sl, r0
 8019bc2:	468b      	mov	fp, r1
 8019bc4:	e028      	b.n	8019c18 <_dtoa_r+0x3a0>
 8019bc6:	2502      	movs	r5, #2
 8019bc8:	e7f2      	b.n	8019bb0 <_dtoa_r+0x338>
 8019bca:	07f9      	lsls	r1, r7, #31
 8019bcc:	d508      	bpl.n	8019be0 <_dtoa_r+0x368>
 8019bce:	4640      	mov	r0, r8
 8019bd0:	4649      	mov	r1, r9
 8019bd2:	e9d6 2300 	ldrd	r2, r3, [r6]
 8019bd6:	f7e6 fd0f 	bl	80005f8 <__aeabi_dmul>
 8019bda:	3501      	adds	r5, #1
 8019bdc:	4680      	mov	r8, r0
 8019bde:	4689      	mov	r9, r1
 8019be0:	107f      	asrs	r7, r7, #1
 8019be2:	3608      	adds	r6, #8
 8019be4:	e7e5      	b.n	8019bb2 <_dtoa_r+0x33a>
 8019be6:	f000 809b 	beq.w	8019d20 <_dtoa_r+0x4a8>
 8019bea:	9b00      	ldr	r3, [sp, #0]
 8019bec:	4f9d      	ldr	r7, [pc, #628]	; (8019e64 <_dtoa_r+0x5ec>)
 8019bee:	425e      	negs	r6, r3
 8019bf0:	4b9b      	ldr	r3, [pc, #620]	; (8019e60 <_dtoa_r+0x5e8>)
 8019bf2:	f006 020f 	and.w	r2, r6, #15
 8019bf6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019bfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019bfe:	ec51 0b19 	vmov	r0, r1, d9
 8019c02:	f7e6 fcf9 	bl	80005f8 <__aeabi_dmul>
 8019c06:	1136      	asrs	r6, r6, #4
 8019c08:	4682      	mov	sl, r0
 8019c0a:	468b      	mov	fp, r1
 8019c0c:	2300      	movs	r3, #0
 8019c0e:	2502      	movs	r5, #2
 8019c10:	2e00      	cmp	r6, #0
 8019c12:	d17a      	bne.n	8019d0a <_dtoa_r+0x492>
 8019c14:	2b00      	cmp	r3, #0
 8019c16:	d1d3      	bne.n	8019bc0 <_dtoa_r+0x348>
 8019c18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019c1a:	2b00      	cmp	r3, #0
 8019c1c:	f000 8082 	beq.w	8019d24 <_dtoa_r+0x4ac>
 8019c20:	4b91      	ldr	r3, [pc, #580]	; (8019e68 <_dtoa_r+0x5f0>)
 8019c22:	2200      	movs	r2, #0
 8019c24:	4650      	mov	r0, sl
 8019c26:	4659      	mov	r1, fp
 8019c28:	f7e6 ff58 	bl	8000adc <__aeabi_dcmplt>
 8019c2c:	2800      	cmp	r0, #0
 8019c2e:	d079      	beq.n	8019d24 <_dtoa_r+0x4ac>
 8019c30:	9b03      	ldr	r3, [sp, #12]
 8019c32:	2b00      	cmp	r3, #0
 8019c34:	d076      	beq.n	8019d24 <_dtoa_r+0x4ac>
 8019c36:	9b02      	ldr	r3, [sp, #8]
 8019c38:	2b00      	cmp	r3, #0
 8019c3a:	dd36      	ble.n	8019caa <_dtoa_r+0x432>
 8019c3c:	9b00      	ldr	r3, [sp, #0]
 8019c3e:	4650      	mov	r0, sl
 8019c40:	4659      	mov	r1, fp
 8019c42:	1e5f      	subs	r7, r3, #1
 8019c44:	2200      	movs	r2, #0
 8019c46:	4b89      	ldr	r3, [pc, #548]	; (8019e6c <_dtoa_r+0x5f4>)
 8019c48:	f7e6 fcd6 	bl	80005f8 <__aeabi_dmul>
 8019c4c:	9e02      	ldr	r6, [sp, #8]
 8019c4e:	4682      	mov	sl, r0
 8019c50:	468b      	mov	fp, r1
 8019c52:	3501      	adds	r5, #1
 8019c54:	4628      	mov	r0, r5
 8019c56:	f7e6 fc65 	bl	8000524 <__aeabi_i2d>
 8019c5a:	4652      	mov	r2, sl
 8019c5c:	465b      	mov	r3, fp
 8019c5e:	f7e6 fccb 	bl	80005f8 <__aeabi_dmul>
 8019c62:	4b83      	ldr	r3, [pc, #524]	; (8019e70 <_dtoa_r+0x5f8>)
 8019c64:	2200      	movs	r2, #0
 8019c66:	f7e6 fb11 	bl	800028c <__adddf3>
 8019c6a:	46d0      	mov	r8, sl
 8019c6c:	46d9      	mov	r9, fp
 8019c6e:	4682      	mov	sl, r0
 8019c70:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8019c74:	2e00      	cmp	r6, #0
 8019c76:	d158      	bne.n	8019d2a <_dtoa_r+0x4b2>
 8019c78:	4b7e      	ldr	r3, [pc, #504]	; (8019e74 <_dtoa_r+0x5fc>)
 8019c7a:	2200      	movs	r2, #0
 8019c7c:	4640      	mov	r0, r8
 8019c7e:	4649      	mov	r1, r9
 8019c80:	f7e6 fb02 	bl	8000288 <__aeabi_dsub>
 8019c84:	4652      	mov	r2, sl
 8019c86:	465b      	mov	r3, fp
 8019c88:	4680      	mov	r8, r0
 8019c8a:	4689      	mov	r9, r1
 8019c8c:	f7e6 ff44 	bl	8000b18 <__aeabi_dcmpgt>
 8019c90:	2800      	cmp	r0, #0
 8019c92:	f040 8296 	bne.w	801a1c2 <_dtoa_r+0x94a>
 8019c96:	4652      	mov	r2, sl
 8019c98:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8019c9c:	4640      	mov	r0, r8
 8019c9e:	4649      	mov	r1, r9
 8019ca0:	f7e6 ff1c 	bl	8000adc <__aeabi_dcmplt>
 8019ca4:	2800      	cmp	r0, #0
 8019ca6:	f040 828a 	bne.w	801a1be <_dtoa_r+0x946>
 8019caa:	ec5b ab19 	vmov	sl, fp, d9
 8019cae:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8019cb0:	2b00      	cmp	r3, #0
 8019cb2:	f2c0 8149 	blt.w	8019f48 <_dtoa_r+0x6d0>
 8019cb6:	9a00      	ldr	r2, [sp, #0]
 8019cb8:	2a0e      	cmp	r2, #14
 8019cba:	f300 8145 	bgt.w	8019f48 <_dtoa_r+0x6d0>
 8019cbe:	4b68      	ldr	r3, [pc, #416]	; (8019e60 <_dtoa_r+0x5e8>)
 8019cc0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019cc4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8019cc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019cca:	2b00      	cmp	r3, #0
 8019ccc:	f280 80d6 	bge.w	8019e7c <_dtoa_r+0x604>
 8019cd0:	9b03      	ldr	r3, [sp, #12]
 8019cd2:	2b00      	cmp	r3, #0
 8019cd4:	f300 80d2 	bgt.w	8019e7c <_dtoa_r+0x604>
 8019cd8:	f040 8270 	bne.w	801a1bc <_dtoa_r+0x944>
 8019cdc:	4b65      	ldr	r3, [pc, #404]	; (8019e74 <_dtoa_r+0x5fc>)
 8019cde:	2200      	movs	r2, #0
 8019ce0:	4640      	mov	r0, r8
 8019ce2:	4649      	mov	r1, r9
 8019ce4:	f7e6 fc88 	bl	80005f8 <__aeabi_dmul>
 8019ce8:	4652      	mov	r2, sl
 8019cea:	465b      	mov	r3, fp
 8019cec:	f7e6 ff0a 	bl	8000b04 <__aeabi_dcmpge>
 8019cf0:	9e03      	ldr	r6, [sp, #12]
 8019cf2:	4637      	mov	r7, r6
 8019cf4:	2800      	cmp	r0, #0
 8019cf6:	f040 8246 	bne.w	801a186 <_dtoa_r+0x90e>
 8019cfa:	9d01      	ldr	r5, [sp, #4]
 8019cfc:	2331      	movs	r3, #49	; 0x31
 8019cfe:	f805 3b01 	strb.w	r3, [r5], #1
 8019d02:	9b00      	ldr	r3, [sp, #0]
 8019d04:	3301      	adds	r3, #1
 8019d06:	9300      	str	r3, [sp, #0]
 8019d08:	e241      	b.n	801a18e <_dtoa_r+0x916>
 8019d0a:	07f2      	lsls	r2, r6, #31
 8019d0c:	d505      	bpl.n	8019d1a <_dtoa_r+0x4a2>
 8019d0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8019d12:	f7e6 fc71 	bl	80005f8 <__aeabi_dmul>
 8019d16:	3501      	adds	r5, #1
 8019d18:	2301      	movs	r3, #1
 8019d1a:	1076      	asrs	r6, r6, #1
 8019d1c:	3708      	adds	r7, #8
 8019d1e:	e777      	b.n	8019c10 <_dtoa_r+0x398>
 8019d20:	2502      	movs	r5, #2
 8019d22:	e779      	b.n	8019c18 <_dtoa_r+0x3a0>
 8019d24:	9f00      	ldr	r7, [sp, #0]
 8019d26:	9e03      	ldr	r6, [sp, #12]
 8019d28:	e794      	b.n	8019c54 <_dtoa_r+0x3dc>
 8019d2a:	9901      	ldr	r1, [sp, #4]
 8019d2c:	4b4c      	ldr	r3, [pc, #304]	; (8019e60 <_dtoa_r+0x5e8>)
 8019d2e:	4431      	add	r1, r6
 8019d30:	910d      	str	r1, [sp, #52]	; 0x34
 8019d32:	9908      	ldr	r1, [sp, #32]
 8019d34:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8019d38:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8019d3c:	2900      	cmp	r1, #0
 8019d3e:	d043      	beq.n	8019dc8 <_dtoa_r+0x550>
 8019d40:	494d      	ldr	r1, [pc, #308]	; (8019e78 <_dtoa_r+0x600>)
 8019d42:	2000      	movs	r0, #0
 8019d44:	f7e6 fd82 	bl	800084c <__aeabi_ddiv>
 8019d48:	4652      	mov	r2, sl
 8019d4a:	465b      	mov	r3, fp
 8019d4c:	f7e6 fa9c 	bl	8000288 <__aeabi_dsub>
 8019d50:	9d01      	ldr	r5, [sp, #4]
 8019d52:	4682      	mov	sl, r0
 8019d54:	468b      	mov	fp, r1
 8019d56:	4649      	mov	r1, r9
 8019d58:	4640      	mov	r0, r8
 8019d5a:	f7e6 fefd 	bl	8000b58 <__aeabi_d2iz>
 8019d5e:	4606      	mov	r6, r0
 8019d60:	f7e6 fbe0 	bl	8000524 <__aeabi_i2d>
 8019d64:	4602      	mov	r2, r0
 8019d66:	460b      	mov	r3, r1
 8019d68:	4640      	mov	r0, r8
 8019d6a:	4649      	mov	r1, r9
 8019d6c:	f7e6 fa8c 	bl	8000288 <__aeabi_dsub>
 8019d70:	3630      	adds	r6, #48	; 0x30
 8019d72:	f805 6b01 	strb.w	r6, [r5], #1
 8019d76:	4652      	mov	r2, sl
 8019d78:	465b      	mov	r3, fp
 8019d7a:	4680      	mov	r8, r0
 8019d7c:	4689      	mov	r9, r1
 8019d7e:	f7e6 fead 	bl	8000adc <__aeabi_dcmplt>
 8019d82:	2800      	cmp	r0, #0
 8019d84:	d163      	bne.n	8019e4e <_dtoa_r+0x5d6>
 8019d86:	4642      	mov	r2, r8
 8019d88:	464b      	mov	r3, r9
 8019d8a:	4937      	ldr	r1, [pc, #220]	; (8019e68 <_dtoa_r+0x5f0>)
 8019d8c:	2000      	movs	r0, #0
 8019d8e:	f7e6 fa7b 	bl	8000288 <__aeabi_dsub>
 8019d92:	4652      	mov	r2, sl
 8019d94:	465b      	mov	r3, fp
 8019d96:	f7e6 fea1 	bl	8000adc <__aeabi_dcmplt>
 8019d9a:	2800      	cmp	r0, #0
 8019d9c:	f040 80b6 	bne.w	8019f0c <_dtoa_r+0x694>
 8019da0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019da2:	429d      	cmp	r5, r3
 8019da4:	d081      	beq.n	8019caa <_dtoa_r+0x432>
 8019da6:	4b31      	ldr	r3, [pc, #196]	; (8019e6c <_dtoa_r+0x5f4>)
 8019da8:	2200      	movs	r2, #0
 8019daa:	4650      	mov	r0, sl
 8019dac:	4659      	mov	r1, fp
 8019dae:	f7e6 fc23 	bl	80005f8 <__aeabi_dmul>
 8019db2:	4b2e      	ldr	r3, [pc, #184]	; (8019e6c <_dtoa_r+0x5f4>)
 8019db4:	4682      	mov	sl, r0
 8019db6:	468b      	mov	fp, r1
 8019db8:	4640      	mov	r0, r8
 8019dba:	4649      	mov	r1, r9
 8019dbc:	2200      	movs	r2, #0
 8019dbe:	f7e6 fc1b 	bl	80005f8 <__aeabi_dmul>
 8019dc2:	4680      	mov	r8, r0
 8019dc4:	4689      	mov	r9, r1
 8019dc6:	e7c6      	b.n	8019d56 <_dtoa_r+0x4de>
 8019dc8:	4650      	mov	r0, sl
 8019dca:	4659      	mov	r1, fp
 8019dcc:	f7e6 fc14 	bl	80005f8 <__aeabi_dmul>
 8019dd0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019dd2:	9d01      	ldr	r5, [sp, #4]
 8019dd4:	930f      	str	r3, [sp, #60]	; 0x3c
 8019dd6:	4682      	mov	sl, r0
 8019dd8:	468b      	mov	fp, r1
 8019dda:	4649      	mov	r1, r9
 8019ddc:	4640      	mov	r0, r8
 8019dde:	f7e6 febb 	bl	8000b58 <__aeabi_d2iz>
 8019de2:	4606      	mov	r6, r0
 8019de4:	f7e6 fb9e 	bl	8000524 <__aeabi_i2d>
 8019de8:	3630      	adds	r6, #48	; 0x30
 8019dea:	4602      	mov	r2, r0
 8019dec:	460b      	mov	r3, r1
 8019dee:	4640      	mov	r0, r8
 8019df0:	4649      	mov	r1, r9
 8019df2:	f7e6 fa49 	bl	8000288 <__aeabi_dsub>
 8019df6:	f805 6b01 	strb.w	r6, [r5], #1
 8019dfa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8019dfc:	429d      	cmp	r5, r3
 8019dfe:	4680      	mov	r8, r0
 8019e00:	4689      	mov	r9, r1
 8019e02:	f04f 0200 	mov.w	r2, #0
 8019e06:	d124      	bne.n	8019e52 <_dtoa_r+0x5da>
 8019e08:	4b1b      	ldr	r3, [pc, #108]	; (8019e78 <_dtoa_r+0x600>)
 8019e0a:	4650      	mov	r0, sl
 8019e0c:	4659      	mov	r1, fp
 8019e0e:	f7e6 fa3d 	bl	800028c <__adddf3>
 8019e12:	4602      	mov	r2, r0
 8019e14:	460b      	mov	r3, r1
 8019e16:	4640      	mov	r0, r8
 8019e18:	4649      	mov	r1, r9
 8019e1a:	f7e6 fe7d 	bl	8000b18 <__aeabi_dcmpgt>
 8019e1e:	2800      	cmp	r0, #0
 8019e20:	d174      	bne.n	8019f0c <_dtoa_r+0x694>
 8019e22:	4652      	mov	r2, sl
 8019e24:	465b      	mov	r3, fp
 8019e26:	4914      	ldr	r1, [pc, #80]	; (8019e78 <_dtoa_r+0x600>)
 8019e28:	2000      	movs	r0, #0
 8019e2a:	f7e6 fa2d 	bl	8000288 <__aeabi_dsub>
 8019e2e:	4602      	mov	r2, r0
 8019e30:	460b      	mov	r3, r1
 8019e32:	4640      	mov	r0, r8
 8019e34:	4649      	mov	r1, r9
 8019e36:	f7e6 fe51 	bl	8000adc <__aeabi_dcmplt>
 8019e3a:	2800      	cmp	r0, #0
 8019e3c:	f43f af35 	beq.w	8019caa <_dtoa_r+0x432>
 8019e40:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8019e42:	1e6b      	subs	r3, r5, #1
 8019e44:	930f      	str	r3, [sp, #60]	; 0x3c
 8019e46:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8019e4a:	2b30      	cmp	r3, #48	; 0x30
 8019e4c:	d0f8      	beq.n	8019e40 <_dtoa_r+0x5c8>
 8019e4e:	9700      	str	r7, [sp, #0]
 8019e50:	e04a      	b.n	8019ee8 <_dtoa_r+0x670>
 8019e52:	4b06      	ldr	r3, [pc, #24]	; (8019e6c <_dtoa_r+0x5f4>)
 8019e54:	f7e6 fbd0 	bl	80005f8 <__aeabi_dmul>
 8019e58:	4680      	mov	r8, r0
 8019e5a:	4689      	mov	r9, r1
 8019e5c:	e7bd      	b.n	8019dda <_dtoa_r+0x562>
 8019e5e:	bf00      	nop
 8019e60:	08025348 	.word	0x08025348
 8019e64:	08025320 	.word	0x08025320
 8019e68:	3ff00000 	.word	0x3ff00000
 8019e6c:	40240000 	.word	0x40240000
 8019e70:	401c0000 	.word	0x401c0000
 8019e74:	40140000 	.word	0x40140000
 8019e78:	3fe00000 	.word	0x3fe00000
 8019e7c:	9d01      	ldr	r5, [sp, #4]
 8019e7e:	4656      	mov	r6, sl
 8019e80:	465f      	mov	r7, fp
 8019e82:	4642      	mov	r2, r8
 8019e84:	464b      	mov	r3, r9
 8019e86:	4630      	mov	r0, r6
 8019e88:	4639      	mov	r1, r7
 8019e8a:	f7e6 fcdf 	bl	800084c <__aeabi_ddiv>
 8019e8e:	f7e6 fe63 	bl	8000b58 <__aeabi_d2iz>
 8019e92:	4682      	mov	sl, r0
 8019e94:	f7e6 fb46 	bl	8000524 <__aeabi_i2d>
 8019e98:	4642      	mov	r2, r8
 8019e9a:	464b      	mov	r3, r9
 8019e9c:	f7e6 fbac 	bl	80005f8 <__aeabi_dmul>
 8019ea0:	4602      	mov	r2, r0
 8019ea2:	460b      	mov	r3, r1
 8019ea4:	4630      	mov	r0, r6
 8019ea6:	4639      	mov	r1, r7
 8019ea8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8019eac:	f7e6 f9ec 	bl	8000288 <__aeabi_dsub>
 8019eb0:	f805 6b01 	strb.w	r6, [r5], #1
 8019eb4:	9e01      	ldr	r6, [sp, #4]
 8019eb6:	9f03      	ldr	r7, [sp, #12]
 8019eb8:	1bae      	subs	r6, r5, r6
 8019eba:	42b7      	cmp	r7, r6
 8019ebc:	4602      	mov	r2, r0
 8019ebe:	460b      	mov	r3, r1
 8019ec0:	d135      	bne.n	8019f2e <_dtoa_r+0x6b6>
 8019ec2:	f7e6 f9e3 	bl	800028c <__adddf3>
 8019ec6:	4642      	mov	r2, r8
 8019ec8:	464b      	mov	r3, r9
 8019eca:	4606      	mov	r6, r0
 8019ecc:	460f      	mov	r7, r1
 8019ece:	f7e6 fe23 	bl	8000b18 <__aeabi_dcmpgt>
 8019ed2:	b9d0      	cbnz	r0, 8019f0a <_dtoa_r+0x692>
 8019ed4:	4642      	mov	r2, r8
 8019ed6:	464b      	mov	r3, r9
 8019ed8:	4630      	mov	r0, r6
 8019eda:	4639      	mov	r1, r7
 8019edc:	f7e6 fdf4 	bl	8000ac8 <__aeabi_dcmpeq>
 8019ee0:	b110      	cbz	r0, 8019ee8 <_dtoa_r+0x670>
 8019ee2:	f01a 0f01 	tst.w	sl, #1
 8019ee6:	d110      	bne.n	8019f0a <_dtoa_r+0x692>
 8019ee8:	4620      	mov	r0, r4
 8019eea:	ee18 1a10 	vmov	r1, s16
 8019eee:	f000 fe24 	bl	801ab3a <_Bfree>
 8019ef2:	2300      	movs	r3, #0
 8019ef4:	9800      	ldr	r0, [sp, #0]
 8019ef6:	702b      	strb	r3, [r5, #0]
 8019ef8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019efa:	3001      	adds	r0, #1
 8019efc:	6018      	str	r0, [r3, #0]
 8019efe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8019f00:	2b00      	cmp	r3, #0
 8019f02:	f43f acf2 	beq.w	80198ea <_dtoa_r+0x72>
 8019f06:	601d      	str	r5, [r3, #0]
 8019f08:	e4ef      	b.n	80198ea <_dtoa_r+0x72>
 8019f0a:	9f00      	ldr	r7, [sp, #0]
 8019f0c:	462b      	mov	r3, r5
 8019f0e:	461d      	mov	r5, r3
 8019f10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019f14:	2a39      	cmp	r2, #57	; 0x39
 8019f16:	d106      	bne.n	8019f26 <_dtoa_r+0x6ae>
 8019f18:	9a01      	ldr	r2, [sp, #4]
 8019f1a:	429a      	cmp	r2, r3
 8019f1c:	d1f7      	bne.n	8019f0e <_dtoa_r+0x696>
 8019f1e:	9901      	ldr	r1, [sp, #4]
 8019f20:	2230      	movs	r2, #48	; 0x30
 8019f22:	3701      	adds	r7, #1
 8019f24:	700a      	strb	r2, [r1, #0]
 8019f26:	781a      	ldrb	r2, [r3, #0]
 8019f28:	3201      	adds	r2, #1
 8019f2a:	701a      	strb	r2, [r3, #0]
 8019f2c:	e78f      	b.n	8019e4e <_dtoa_r+0x5d6>
 8019f2e:	4ba6      	ldr	r3, [pc, #664]	; (801a1c8 <_dtoa_r+0x950>)
 8019f30:	2200      	movs	r2, #0
 8019f32:	f7e6 fb61 	bl	80005f8 <__aeabi_dmul>
 8019f36:	2200      	movs	r2, #0
 8019f38:	2300      	movs	r3, #0
 8019f3a:	4606      	mov	r6, r0
 8019f3c:	460f      	mov	r7, r1
 8019f3e:	f7e6 fdc3 	bl	8000ac8 <__aeabi_dcmpeq>
 8019f42:	2800      	cmp	r0, #0
 8019f44:	d09d      	beq.n	8019e82 <_dtoa_r+0x60a>
 8019f46:	e7cf      	b.n	8019ee8 <_dtoa_r+0x670>
 8019f48:	9a08      	ldr	r2, [sp, #32]
 8019f4a:	2a00      	cmp	r2, #0
 8019f4c:	f000 80d7 	beq.w	801a0fe <_dtoa_r+0x886>
 8019f50:	9a06      	ldr	r2, [sp, #24]
 8019f52:	2a01      	cmp	r2, #1
 8019f54:	f300 80ba 	bgt.w	801a0cc <_dtoa_r+0x854>
 8019f58:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8019f5a:	2a00      	cmp	r2, #0
 8019f5c:	f000 80b2 	beq.w	801a0c4 <_dtoa_r+0x84c>
 8019f60:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8019f64:	9e07      	ldr	r6, [sp, #28]
 8019f66:	9d04      	ldr	r5, [sp, #16]
 8019f68:	9a04      	ldr	r2, [sp, #16]
 8019f6a:	441a      	add	r2, r3
 8019f6c:	9204      	str	r2, [sp, #16]
 8019f6e:	9a05      	ldr	r2, [sp, #20]
 8019f70:	2101      	movs	r1, #1
 8019f72:	441a      	add	r2, r3
 8019f74:	4620      	mov	r0, r4
 8019f76:	9205      	str	r2, [sp, #20]
 8019f78:	f000 fe7e 	bl	801ac78 <__i2b>
 8019f7c:	4607      	mov	r7, r0
 8019f7e:	2d00      	cmp	r5, #0
 8019f80:	dd0c      	ble.n	8019f9c <_dtoa_r+0x724>
 8019f82:	9b05      	ldr	r3, [sp, #20]
 8019f84:	2b00      	cmp	r3, #0
 8019f86:	dd09      	ble.n	8019f9c <_dtoa_r+0x724>
 8019f88:	42ab      	cmp	r3, r5
 8019f8a:	9a04      	ldr	r2, [sp, #16]
 8019f8c:	bfa8      	it	ge
 8019f8e:	462b      	movge	r3, r5
 8019f90:	1ad2      	subs	r2, r2, r3
 8019f92:	9204      	str	r2, [sp, #16]
 8019f94:	9a05      	ldr	r2, [sp, #20]
 8019f96:	1aed      	subs	r5, r5, r3
 8019f98:	1ad3      	subs	r3, r2, r3
 8019f9a:	9305      	str	r3, [sp, #20]
 8019f9c:	9b07      	ldr	r3, [sp, #28]
 8019f9e:	b31b      	cbz	r3, 8019fe8 <_dtoa_r+0x770>
 8019fa0:	9b08      	ldr	r3, [sp, #32]
 8019fa2:	2b00      	cmp	r3, #0
 8019fa4:	f000 80af 	beq.w	801a106 <_dtoa_r+0x88e>
 8019fa8:	2e00      	cmp	r6, #0
 8019faa:	dd13      	ble.n	8019fd4 <_dtoa_r+0x75c>
 8019fac:	4639      	mov	r1, r7
 8019fae:	4632      	mov	r2, r6
 8019fb0:	4620      	mov	r0, r4
 8019fb2:	f000 ff21 	bl	801adf8 <__pow5mult>
 8019fb6:	ee18 2a10 	vmov	r2, s16
 8019fba:	4601      	mov	r1, r0
 8019fbc:	4607      	mov	r7, r0
 8019fbe:	4620      	mov	r0, r4
 8019fc0:	f000 fe70 	bl	801aca4 <__multiply>
 8019fc4:	ee18 1a10 	vmov	r1, s16
 8019fc8:	4680      	mov	r8, r0
 8019fca:	4620      	mov	r0, r4
 8019fcc:	f000 fdb5 	bl	801ab3a <_Bfree>
 8019fd0:	ee08 8a10 	vmov	s16, r8
 8019fd4:	9b07      	ldr	r3, [sp, #28]
 8019fd6:	1b9a      	subs	r2, r3, r6
 8019fd8:	d006      	beq.n	8019fe8 <_dtoa_r+0x770>
 8019fda:	ee18 1a10 	vmov	r1, s16
 8019fde:	4620      	mov	r0, r4
 8019fe0:	f000 ff0a 	bl	801adf8 <__pow5mult>
 8019fe4:	ee08 0a10 	vmov	s16, r0
 8019fe8:	2101      	movs	r1, #1
 8019fea:	4620      	mov	r0, r4
 8019fec:	f000 fe44 	bl	801ac78 <__i2b>
 8019ff0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019ff2:	2b00      	cmp	r3, #0
 8019ff4:	4606      	mov	r6, r0
 8019ff6:	f340 8088 	ble.w	801a10a <_dtoa_r+0x892>
 8019ffa:	461a      	mov	r2, r3
 8019ffc:	4601      	mov	r1, r0
 8019ffe:	4620      	mov	r0, r4
 801a000:	f000 fefa 	bl	801adf8 <__pow5mult>
 801a004:	9b06      	ldr	r3, [sp, #24]
 801a006:	2b01      	cmp	r3, #1
 801a008:	4606      	mov	r6, r0
 801a00a:	f340 8081 	ble.w	801a110 <_dtoa_r+0x898>
 801a00e:	f04f 0800 	mov.w	r8, #0
 801a012:	6933      	ldr	r3, [r6, #16]
 801a014:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801a018:	6918      	ldr	r0, [r3, #16]
 801a01a:	f000 fddd 	bl	801abd8 <__hi0bits>
 801a01e:	f1c0 0020 	rsb	r0, r0, #32
 801a022:	9b05      	ldr	r3, [sp, #20]
 801a024:	4418      	add	r0, r3
 801a026:	f010 001f 	ands.w	r0, r0, #31
 801a02a:	f000 8092 	beq.w	801a152 <_dtoa_r+0x8da>
 801a02e:	f1c0 0320 	rsb	r3, r0, #32
 801a032:	2b04      	cmp	r3, #4
 801a034:	f340 808a 	ble.w	801a14c <_dtoa_r+0x8d4>
 801a038:	f1c0 001c 	rsb	r0, r0, #28
 801a03c:	9b04      	ldr	r3, [sp, #16]
 801a03e:	4403      	add	r3, r0
 801a040:	9304      	str	r3, [sp, #16]
 801a042:	9b05      	ldr	r3, [sp, #20]
 801a044:	4403      	add	r3, r0
 801a046:	4405      	add	r5, r0
 801a048:	9305      	str	r3, [sp, #20]
 801a04a:	9b04      	ldr	r3, [sp, #16]
 801a04c:	2b00      	cmp	r3, #0
 801a04e:	dd07      	ble.n	801a060 <_dtoa_r+0x7e8>
 801a050:	ee18 1a10 	vmov	r1, s16
 801a054:	461a      	mov	r2, r3
 801a056:	4620      	mov	r0, r4
 801a058:	f000 ff0e 	bl	801ae78 <__lshift>
 801a05c:	ee08 0a10 	vmov	s16, r0
 801a060:	9b05      	ldr	r3, [sp, #20]
 801a062:	2b00      	cmp	r3, #0
 801a064:	dd05      	ble.n	801a072 <_dtoa_r+0x7fa>
 801a066:	4631      	mov	r1, r6
 801a068:	461a      	mov	r2, r3
 801a06a:	4620      	mov	r0, r4
 801a06c:	f000 ff04 	bl	801ae78 <__lshift>
 801a070:	4606      	mov	r6, r0
 801a072:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a074:	2b00      	cmp	r3, #0
 801a076:	d06e      	beq.n	801a156 <_dtoa_r+0x8de>
 801a078:	ee18 0a10 	vmov	r0, s16
 801a07c:	4631      	mov	r1, r6
 801a07e:	f000 ff6b 	bl	801af58 <__mcmp>
 801a082:	2800      	cmp	r0, #0
 801a084:	da67      	bge.n	801a156 <_dtoa_r+0x8de>
 801a086:	9b00      	ldr	r3, [sp, #0]
 801a088:	3b01      	subs	r3, #1
 801a08a:	ee18 1a10 	vmov	r1, s16
 801a08e:	9300      	str	r3, [sp, #0]
 801a090:	220a      	movs	r2, #10
 801a092:	2300      	movs	r3, #0
 801a094:	4620      	mov	r0, r4
 801a096:	f000 fd59 	bl	801ab4c <__multadd>
 801a09a:	9b08      	ldr	r3, [sp, #32]
 801a09c:	ee08 0a10 	vmov	s16, r0
 801a0a0:	2b00      	cmp	r3, #0
 801a0a2:	f000 81b0 	beq.w	801a406 <_dtoa_r+0xb8e>
 801a0a6:	2300      	movs	r3, #0
 801a0a8:	4639      	mov	r1, r7
 801a0aa:	220a      	movs	r2, #10
 801a0ac:	4620      	mov	r0, r4
 801a0ae:	f000 fd4d 	bl	801ab4c <__multadd>
 801a0b2:	9b02      	ldr	r3, [sp, #8]
 801a0b4:	2b00      	cmp	r3, #0
 801a0b6:	4607      	mov	r7, r0
 801a0b8:	f300 808e 	bgt.w	801a1d8 <_dtoa_r+0x960>
 801a0bc:	9b06      	ldr	r3, [sp, #24]
 801a0be:	2b02      	cmp	r3, #2
 801a0c0:	dc51      	bgt.n	801a166 <_dtoa_r+0x8ee>
 801a0c2:	e089      	b.n	801a1d8 <_dtoa_r+0x960>
 801a0c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801a0c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801a0ca:	e74b      	b.n	8019f64 <_dtoa_r+0x6ec>
 801a0cc:	9b03      	ldr	r3, [sp, #12]
 801a0ce:	1e5e      	subs	r6, r3, #1
 801a0d0:	9b07      	ldr	r3, [sp, #28]
 801a0d2:	42b3      	cmp	r3, r6
 801a0d4:	bfbf      	itttt	lt
 801a0d6:	9b07      	ldrlt	r3, [sp, #28]
 801a0d8:	9607      	strlt	r6, [sp, #28]
 801a0da:	1af2      	sublt	r2, r6, r3
 801a0dc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 801a0de:	bfb6      	itet	lt
 801a0e0:	189b      	addlt	r3, r3, r2
 801a0e2:	1b9e      	subge	r6, r3, r6
 801a0e4:	930a      	strlt	r3, [sp, #40]	; 0x28
 801a0e6:	9b03      	ldr	r3, [sp, #12]
 801a0e8:	bfb8      	it	lt
 801a0ea:	2600      	movlt	r6, #0
 801a0ec:	2b00      	cmp	r3, #0
 801a0ee:	bfb7      	itett	lt
 801a0f0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 801a0f4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 801a0f8:	1a9d      	sublt	r5, r3, r2
 801a0fa:	2300      	movlt	r3, #0
 801a0fc:	e734      	b.n	8019f68 <_dtoa_r+0x6f0>
 801a0fe:	9e07      	ldr	r6, [sp, #28]
 801a100:	9d04      	ldr	r5, [sp, #16]
 801a102:	9f08      	ldr	r7, [sp, #32]
 801a104:	e73b      	b.n	8019f7e <_dtoa_r+0x706>
 801a106:	9a07      	ldr	r2, [sp, #28]
 801a108:	e767      	b.n	8019fda <_dtoa_r+0x762>
 801a10a:	9b06      	ldr	r3, [sp, #24]
 801a10c:	2b01      	cmp	r3, #1
 801a10e:	dc18      	bgt.n	801a142 <_dtoa_r+0x8ca>
 801a110:	f1ba 0f00 	cmp.w	sl, #0
 801a114:	d115      	bne.n	801a142 <_dtoa_r+0x8ca>
 801a116:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801a11a:	b993      	cbnz	r3, 801a142 <_dtoa_r+0x8ca>
 801a11c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801a120:	0d1b      	lsrs	r3, r3, #20
 801a122:	051b      	lsls	r3, r3, #20
 801a124:	b183      	cbz	r3, 801a148 <_dtoa_r+0x8d0>
 801a126:	9b04      	ldr	r3, [sp, #16]
 801a128:	3301      	adds	r3, #1
 801a12a:	9304      	str	r3, [sp, #16]
 801a12c:	9b05      	ldr	r3, [sp, #20]
 801a12e:	3301      	adds	r3, #1
 801a130:	9305      	str	r3, [sp, #20]
 801a132:	f04f 0801 	mov.w	r8, #1
 801a136:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a138:	2b00      	cmp	r3, #0
 801a13a:	f47f af6a 	bne.w	801a012 <_dtoa_r+0x79a>
 801a13e:	2001      	movs	r0, #1
 801a140:	e76f      	b.n	801a022 <_dtoa_r+0x7aa>
 801a142:	f04f 0800 	mov.w	r8, #0
 801a146:	e7f6      	b.n	801a136 <_dtoa_r+0x8be>
 801a148:	4698      	mov	r8, r3
 801a14a:	e7f4      	b.n	801a136 <_dtoa_r+0x8be>
 801a14c:	f43f af7d 	beq.w	801a04a <_dtoa_r+0x7d2>
 801a150:	4618      	mov	r0, r3
 801a152:	301c      	adds	r0, #28
 801a154:	e772      	b.n	801a03c <_dtoa_r+0x7c4>
 801a156:	9b03      	ldr	r3, [sp, #12]
 801a158:	2b00      	cmp	r3, #0
 801a15a:	dc37      	bgt.n	801a1cc <_dtoa_r+0x954>
 801a15c:	9b06      	ldr	r3, [sp, #24]
 801a15e:	2b02      	cmp	r3, #2
 801a160:	dd34      	ble.n	801a1cc <_dtoa_r+0x954>
 801a162:	9b03      	ldr	r3, [sp, #12]
 801a164:	9302      	str	r3, [sp, #8]
 801a166:	9b02      	ldr	r3, [sp, #8]
 801a168:	b96b      	cbnz	r3, 801a186 <_dtoa_r+0x90e>
 801a16a:	4631      	mov	r1, r6
 801a16c:	2205      	movs	r2, #5
 801a16e:	4620      	mov	r0, r4
 801a170:	f000 fcec 	bl	801ab4c <__multadd>
 801a174:	4601      	mov	r1, r0
 801a176:	4606      	mov	r6, r0
 801a178:	ee18 0a10 	vmov	r0, s16
 801a17c:	f000 feec 	bl	801af58 <__mcmp>
 801a180:	2800      	cmp	r0, #0
 801a182:	f73f adba 	bgt.w	8019cfa <_dtoa_r+0x482>
 801a186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a188:	9d01      	ldr	r5, [sp, #4]
 801a18a:	43db      	mvns	r3, r3
 801a18c:	9300      	str	r3, [sp, #0]
 801a18e:	f04f 0800 	mov.w	r8, #0
 801a192:	4631      	mov	r1, r6
 801a194:	4620      	mov	r0, r4
 801a196:	f000 fcd0 	bl	801ab3a <_Bfree>
 801a19a:	2f00      	cmp	r7, #0
 801a19c:	f43f aea4 	beq.w	8019ee8 <_dtoa_r+0x670>
 801a1a0:	f1b8 0f00 	cmp.w	r8, #0
 801a1a4:	d005      	beq.n	801a1b2 <_dtoa_r+0x93a>
 801a1a6:	45b8      	cmp	r8, r7
 801a1a8:	d003      	beq.n	801a1b2 <_dtoa_r+0x93a>
 801a1aa:	4641      	mov	r1, r8
 801a1ac:	4620      	mov	r0, r4
 801a1ae:	f000 fcc4 	bl	801ab3a <_Bfree>
 801a1b2:	4639      	mov	r1, r7
 801a1b4:	4620      	mov	r0, r4
 801a1b6:	f000 fcc0 	bl	801ab3a <_Bfree>
 801a1ba:	e695      	b.n	8019ee8 <_dtoa_r+0x670>
 801a1bc:	2600      	movs	r6, #0
 801a1be:	4637      	mov	r7, r6
 801a1c0:	e7e1      	b.n	801a186 <_dtoa_r+0x90e>
 801a1c2:	9700      	str	r7, [sp, #0]
 801a1c4:	4637      	mov	r7, r6
 801a1c6:	e598      	b.n	8019cfa <_dtoa_r+0x482>
 801a1c8:	40240000 	.word	0x40240000
 801a1cc:	9b08      	ldr	r3, [sp, #32]
 801a1ce:	2b00      	cmp	r3, #0
 801a1d0:	f000 80c9 	beq.w	801a366 <_dtoa_r+0xaee>
 801a1d4:	9b03      	ldr	r3, [sp, #12]
 801a1d6:	9302      	str	r3, [sp, #8]
 801a1d8:	2d00      	cmp	r5, #0
 801a1da:	dd05      	ble.n	801a1e8 <_dtoa_r+0x970>
 801a1dc:	4639      	mov	r1, r7
 801a1de:	462a      	mov	r2, r5
 801a1e0:	4620      	mov	r0, r4
 801a1e2:	f000 fe49 	bl	801ae78 <__lshift>
 801a1e6:	4607      	mov	r7, r0
 801a1e8:	f1b8 0f00 	cmp.w	r8, #0
 801a1ec:	d05a      	beq.n	801a2a4 <_dtoa_r+0xa2c>
 801a1ee:	6879      	ldr	r1, [r7, #4]
 801a1f0:	4620      	mov	r0, r4
 801a1f2:	f000 fc7d 	bl	801aaf0 <_Balloc>
 801a1f6:	4605      	mov	r5, r0
 801a1f8:	b920      	cbnz	r0, 801a204 <_dtoa_r+0x98c>
 801a1fa:	4b87      	ldr	r3, [pc, #540]	; (801a418 <_dtoa_r+0xba0>)
 801a1fc:	4602      	mov	r2, r0
 801a1fe:	f240 21ea 	movw	r1, #746	; 0x2ea
 801a202:	e477      	b.n	8019af4 <_dtoa_r+0x27c>
 801a204:	693a      	ldr	r2, [r7, #16]
 801a206:	3202      	adds	r2, #2
 801a208:	0092      	lsls	r2, r2, #2
 801a20a:	f107 010c 	add.w	r1, r7, #12
 801a20e:	300c      	adds	r0, #12
 801a210:	f7fb fd34 	bl	8015c7c <memcpy>
 801a214:	2201      	movs	r2, #1
 801a216:	4629      	mov	r1, r5
 801a218:	4620      	mov	r0, r4
 801a21a:	f000 fe2d 	bl	801ae78 <__lshift>
 801a21e:	9b01      	ldr	r3, [sp, #4]
 801a220:	f103 0901 	add.w	r9, r3, #1
 801a224:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 801a228:	4413      	add	r3, r2
 801a22a:	9305      	str	r3, [sp, #20]
 801a22c:	f00a 0301 	and.w	r3, sl, #1
 801a230:	46b8      	mov	r8, r7
 801a232:	9304      	str	r3, [sp, #16]
 801a234:	4607      	mov	r7, r0
 801a236:	4631      	mov	r1, r6
 801a238:	ee18 0a10 	vmov	r0, s16
 801a23c:	f7ff fa91 	bl	8019762 <quorem>
 801a240:	4641      	mov	r1, r8
 801a242:	9002      	str	r0, [sp, #8]
 801a244:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801a248:	ee18 0a10 	vmov	r0, s16
 801a24c:	f000 fe84 	bl	801af58 <__mcmp>
 801a250:	463a      	mov	r2, r7
 801a252:	9003      	str	r0, [sp, #12]
 801a254:	4631      	mov	r1, r6
 801a256:	4620      	mov	r0, r4
 801a258:	f000 fe9a 	bl	801af90 <__mdiff>
 801a25c:	68c2      	ldr	r2, [r0, #12]
 801a25e:	f109 3bff 	add.w	fp, r9, #4294967295
 801a262:	4605      	mov	r5, r0
 801a264:	bb02      	cbnz	r2, 801a2a8 <_dtoa_r+0xa30>
 801a266:	4601      	mov	r1, r0
 801a268:	ee18 0a10 	vmov	r0, s16
 801a26c:	f000 fe74 	bl	801af58 <__mcmp>
 801a270:	4602      	mov	r2, r0
 801a272:	4629      	mov	r1, r5
 801a274:	4620      	mov	r0, r4
 801a276:	9207      	str	r2, [sp, #28]
 801a278:	f000 fc5f 	bl	801ab3a <_Bfree>
 801a27c:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801a280:	ea43 0102 	orr.w	r1, r3, r2
 801a284:	9b04      	ldr	r3, [sp, #16]
 801a286:	430b      	orrs	r3, r1
 801a288:	464d      	mov	r5, r9
 801a28a:	d10f      	bne.n	801a2ac <_dtoa_r+0xa34>
 801a28c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801a290:	d02a      	beq.n	801a2e8 <_dtoa_r+0xa70>
 801a292:	9b03      	ldr	r3, [sp, #12]
 801a294:	2b00      	cmp	r3, #0
 801a296:	dd02      	ble.n	801a29e <_dtoa_r+0xa26>
 801a298:	9b02      	ldr	r3, [sp, #8]
 801a29a:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 801a29e:	f88b a000 	strb.w	sl, [fp]
 801a2a2:	e776      	b.n	801a192 <_dtoa_r+0x91a>
 801a2a4:	4638      	mov	r0, r7
 801a2a6:	e7ba      	b.n	801a21e <_dtoa_r+0x9a6>
 801a2a8:	2201      	movs	r2, #1
 801a2aa:	e7e2      	b.n	801a272 <_dtoa_r+0x9fa>
 801a2ac:	9b03      	ldr	r3, [sp, #12]
 801a2ae:	2b00      	cmp	r3, #0
 801a2b0:	db04      	blt.n	801a2bc <_dtoa_r+0xa44>
 801a2b2:	9906      	ldr	r1, [sp, #24]
 801a2b4:	430b      	orrs	r3, r1
 801a2b6:	9904      	ldr	r1, [sp, #16]
 801a2b8:	430b      	orrs	r3, r1
 801a2ba:	d122      	bne.n	801a302 <_dtoa_r+0xa8a>
 801a2bc:	2a00      	cmp	r2, #0
 801a2be:	ddee      	ble.n	801a29e <_dtoa_r+0xa26>
 801a2c0:	ee18 1a10 	vmov	r1, s16
 801a2c4:	2201      	movs	r2, #1
 801a2c6:	4620      	mov	r0, r4
 801a2c8:	f000 fdd6 	bl	801ae78 <__lshift>
 801a2cc:	4631      	mov	r1, r6
 801a2ce:	ee08 0a10 	vmov	s16, r0
 801a2d2:	f000 fe41 	bl	801af58 <__mcmp>
 801a2d6:	2800      	cmp	r0, #0
 801a2d8:	dc03      	bgt.n	801a2e2 <_dtoa_r+0xa6a>
 801a2da:	d1e0      	bne.n	801a29e <_dtoa_r+0xa26>
 801a2dc:	f01a 0f01 	tst.w	sl, #1
 801a2e0:	d0dd      	beq.n	801a29e <_dtoa_r+0xa26>
 801a2e2:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801a2e6:	d1d7      	bne.n	801a298 <_dtoa_r+0xa20>
 801a2e8:	2339      	movs	r3, #57	; 0x39
 801a2ea:	f88b 3000 	strb.w	r3, [fp]
 801a2ee:	462b      	mov	r3, r5
 801a2f0:	461d      	mov	r5, r3
 801a2f2:	3b01      	subs	r3, #1
 801a2f4:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801a2f8:	2a39      	cmp	r2, #57	; 0x39
 801a2fa:	d071      	beq.n	801a3e0 <_dtoa_r+0xb68>
 801a2fc:	3201      	adds	r2, #1
 801a2fe:	701a      	strb	r2, [r3, #0]
 801a300:	e747      	b.n	801a192 <_dtoa_r+0x91a>
 801a302:	2a00      	cmp	r2, #0
 801a304:	dd07      	ble.n	801a316 <_dtoa_r+0xa9e>
 801a306:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801a30a:	d0ed      	beq.n	801a2e8 <_dtoa_r+0xa70>
 801a30c:	f10a 0301 	add.w	r3, sl, #1
 801a310:	f88b 3000 	strb.w	r3, [fp]
 801a314:	e73d      	b.n	801a192 <_dtoa_r+0x91a>
 801a316:	9b05      	ldr	r3, [sp, #20]
 801a318:	f809 ac01 	strb.w	sl, [r9, #-1]
 801a31c:	4599      	cmp	r9, r3
 801a31e:	d047      	beq.n	801a3b0 <_dtoa_r+0xb38>
 801a320:	ee18 1a10 	vmov	r1, s16
 801a324:	2300      	movs	r3, #0
 801a326:	220a      	movs	r2, #10
 801a328:	4620      	mov	r0, r4
 801a32a:	f000 fc0f 	bl	801ab4c <__multadd>
 801a32e:	45b8      	cmp	r8, r7
 801a330:	ee08 0a10 	vmov	s16, r0
 801a334:	f04f 0300 	mov.w	r3, #0
 801a338:	f04f 020a 	mov.w	r2, #10
 801a33c:	4641      	mov	r1, r8
 801a33e:	4620      	mov	r0, r4
 801a340:	d106      	bne.n	801a350 <_dtoa_r+0xad8>
 801a342:	f000 fc03 	bl	801ab4c <__multadd>
 801a346:	4680      	mov	r8, r0
 801a348:	4607      	mov	r7, r0
 801a34a:	f109 0901 	add.w	r9, r9, #1
 801a34e:	e772      	b.n	801a236 <_dtoa_r+0x9be>
 801a350:	f000 fbfc 	bl	801ab4c <__multadd>
 801a354:	4639      	mov	r1, r7
 801a356:	4680      	mov	r8, r0
 801a358:	2300      	movs	r3, #0
 801a35a:	220a      	movs	r2, #10
 801a35c:	4620      	mov	r0, r4
 801a35e:	f000 fbf5 	bl	801ab4c <__multadd>
 801a362:	4607      	mov	r7, r0
 801a364:	e7f1      	b.n	801a34a <_dtoa_r+0xad2>
 801a366:	9b03      	ldr	r3, [sp, #12]
 801a368:	9302      	str	r3, [sp, #8]
 801a36a:	9d01      	ldr	r5, [sp, #4]
 801a36c:	ee18 0a10 	vmov	r0, s16
 801a370:	4631      	mov	r1, r6
 801a372:	f7ff f9f6 	bl	8019762 <quorem>
 801a376:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 801a37a:	9b01      	ldr	r3, [sp, #4]
 801a37c:	f805 ab01 	strb.w	sl, [r5], #1
 801a380:	1aea      	subs	r2, r5, r3
 801a382:	9b02      	ldr	r3, [sp, #8]
 801a384:	4293      	cmp	r3, r2
 801a386:	dd09      	ble.n	801a39c <_dtoa_r+0xb24>
 801a388:	ee18 1a10 	vmov	r1, s16
 801a38c:	2300      	movs	r3, #0
 801a38e:	220a      	movs	r2, #10
 801a390:	4620      	mov	r0, r4
 801a392:	f000 fbdb 	bl	801ab4c <__multadd>
 801a396:	ee08 0a10 	vmov	s16, r0
 801a39a:	e7e7      	b.n	801a36c <_dtoa_r+0xaf4>
 801a39c:	9b02      	ldr	r3, [sp, #8]
 801a39e:	2b00      	cmp	r3, #0
 801a3a0:	bfc8      	it	gt
 801a3a2:	461d      	movgt	r5, r3
 801a3a4:	9b01      	ldr	r3, [sp, #4]
 801a3a6:	bfd8      	it	le
 801a3a8:	2501      	movle	r5, #1
 801a3aa:	441d      	add	r5, r3
 801a3ac:	f04f 0800 	mov.w	r8, #0
 801a3b0:	ee18 1a10 	vmov	r1, s16
 801a3b4:	2201      	movs	r2, #1
 801a3b6:	4620      	mov	r0, r4
 801a3b8:	f000 fd5e 	bl	801ae78 <__lshift>
 801a3bc:	4631      	mov	r1, r6
 801a3be:	ee08 0a10 	vmov	s16, r0
 801a3c2:	f000 fdc9 	bl	801af58 <__mcmp>
 801a3c6:	2800      	cmp	r0, #0
 801a3c8:	dc91      	bgt.n	801a2ee <_dtoa_r+0xa76>
 801a3ca:	d102      	bne.n	801a3d2 <_dtoa_r+0xb5a>
 801a3cc:	f01a 0f01 	tst.w	sl, #1
 801a3d0:	d18d      	bne.n	801a2ee <_dtoa_r+0xa76>
 801a3d2:	462b      	mov	r3, r5
 801a3d4:	461d      	mov	r5, r3
 801a3d6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a3da:	2a30      	cmp	r2, #48	; 0x30
 801a3dc:	d0fa      	beq.n	801a3d4 <_dtoa_r+0xb5c>
 801a3de:	e6d8      	b.n	801a192 <_dtoa_r+0x91a>
 801a3e0:	9a01      	ldr	r2, [sp, #4]
 801a3e2:	429a      	cmp	r2, r3
 801a3e4:	d184      	bne.n	801a2f0 <_dtoa_r+0xa78>
 801a3e6:	9b00      	ldr	r3, [sp, #0]
 801a3e8:	3301      	adds	r3, #1
 801a3ea:	9300      	str	r3, [sp, #0]
 801a3ec:	2331      	movs	r3, #49	; 0x31
 801a3ee:	7013      	strb	r3, [r2, #0]
 801a3f0:	e6cf      	b.n	801a192 <_dtoa_r+0x91a>
 801a3f2:	4b0a      	ldr	r3, [pc, #40]	; (801a41c <_dtoa_r+0xba4>)
 801a3f4:	f7ff ba97 	b.w	8019926 <_dtoa_r+0xae>
 801a3f8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801a3fa:	2b00      	cmp	r3, #0
 801a3fc:	f47f aa7b 	bne.w	80198f6 <_dtoa_r+0x7e>
 801a400:	4b07      	ldr	r3, [pc, #28]	; (801a420 <_dtoa_r+0xba8>)
 801a402:	f7ff ba90 	b.w	8019926 <_dtoa_r+0xae>
 801a406:	9b02      	ldr	r3, [sp, #8]
 801a408:	2b00      	cmp	r3, #0
 801a40a:	dcae      	bgt.n	801a36a <_dtoa_r+0xaf2>
 801a40c:	9b06      	ldr	r3, [sp, #24]
 801a40e:	2b02      	cmp	r3, #2
 801a410:	f73f aea9 	bgt.w	801a166 <_dtoa_r+0x8ee>
 801a414:	e7a9      	b.n	801a36a <_dtoa_r+0xaf2>
 801a416:	bf00      	nop
 801a418:	08025249 	.word	0x08025249
 801a41c:	080251da 	.word	0x080251da
 801a420:	08025240 	.word	0x08025240

0801a424 <__sflush_r>:
 801a424:	898b      	ldrh	r3, [r1, #12]
 801a426:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801a42a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a42e:	4605      	mov	r5, r0
 801a430:	0718      	lsls	r0, r3, #28
 801a432:	460c      	mov	r4, r1
 801a434:	d45f      	bmi.n	801a4f6 <__sflush_r+0xd2>
 801a436:	684b      	ldr	r3, [r1, #4]
 801a438:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 801a43c:	2b00      	cmp	r3, #0
 801a43e:	818a      	strh	r2, [r1, #12]
 801a440:	dc05      	bgt.n	801a44e <__sflush_r+0x2a>
 801a442:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 801a444:	2b00      	cmp	r3, #0
 801a446:	dc02      	bgt.n	801a44e <__sflush_r+0x2a>
 801a448:	2000      	movs	r0, #0
 801a44a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a44e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801a450:	2e00      	cmp	r6, #0
 801a452:	d0f9      	beq.n	801a448 <__sflush_r+0x24>
 801a454:	2300      	movs	r3, #0
 801a456:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801a45a:	682f      	ldr	r7, [r5, #0]
 801a45c:	602b      	str	r3, [r5, #0]
 801a45e:	d036      	beq.n	801a4ce <__sflush_r+0xaa>
 801a460:	6d20      	ldr	r0, [r4, #80]	; 0x50
 801a462:	89a3      	ldrh	r3, [r4, #12]
 801a464:	075a      	lsls	r2, r3, #29
 801a466:	d505      	bpl.n	801a474 <__sflush_r+0x50>
 801a468:	6863      	ldr	r3, [r4, #4]
 801a46a:	1ac0      	subs	r0, r0, r3
 801a46c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801a46e:	b10b      	cbz	r3, 801a474 <__sflush_r+0x50>
 801a470:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801a472:	1ac0      	subs	r0, r0, r3
 801a474:	2300      	movs	r3, #0
 801a476:	4602      	mov	r2, r0
 801a478:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801a47a:	69e1      	ldr	r1, [r4, #28]
 801a47c:	4628      	mov	r0, r5
 801a47e:	47b0      	blx	r6
 801a480:	1c43      	adds	r3, r0, #1
 801a482:	89a3      	ldrh	r3, [r4, #12]
 801a484:	d106      	bne.n	801a494 <__sflush_r+0x70>
 801a486:	6829      	ldr	r1, [r5, #0]
 801a488:	291d      	cmp	r1, #29
 801a48a:	d830      	bhi.n	801a4ee <__sflush_r+0xca>
 801a48c:	4a2b      	ldr	r2, [pc, #172]	; (801a53c <__sflush_r+0x118>)
 801a48e:	40ca      	lsrs	r2, r1
 801a490:	07d6      	lsls	r6, r2, #31
 801a492:	d52c      	bpl.n	801a4ee <__sflush_r+0xca>
 801a494:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801a498:	b21b      	sxth	r3, r3
 801a49a:	2200      	movs	r2, #0
 801a49c:	6062      	str	r2, [r4, #4]
 801a49e:	04d9      	lsls	r1, r3, #19
 801a4a0:	6922      	ldr	r2, [r4, #16]
 801a4a2:	81a3      	strh	r3, [r4, #12]
 801a4a4:	6022      	str	r2, [r4, #0]
 801a4a6:	d504      	bpl.n	801a4b2 <__sflush_r+0x8e>
 801a4a8:	1c42      	adds	r2, r0, #1
 801a4aa:	d101      	bne.n	801a4b0 <__sflush_r+0x8c>
 801a4ac:	682b      	ldr	r3, [r5, #0]
 801a4ae:	b903      	cbnz	r3, 801a4b2 <__sflush_r+0x8e>
 801a4b0:	6520      	str	r0, [r4, #80]	; 0x50
 801a4b2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801a4b4:	602f      	str	r7, [r5, #0]
 801a4b6:	2900      	cmp	r1, #0
 801a4b8:	d0c6      	beq.n	801a448 <__sflush_r+0x24>
 801a4ba:	f104 0340 	add.w	r3, r4, #64	; 0x40
 801a4be:	4299      	cmp	r1, r3
 801a4c0:	d002      	beq.n	801a4c8 <__sflush_r+0xa4>
 801a4c2:	4628      	mov	r0, r5
 801a4c4:	f000 f9a4 	bl	801a810 <_free_r>
 801a4c8:	2000      	movs	r0, #0
 801a4ca:	6320      	str	r0, [r4, #48]	; 0x30
 801a4cc:	e7bd      	b.n	801a44a <__sflush_r+0x26>
 801a4ce:	69e1      	ldr	r1, [r4, #28]
 801a4d0:	2301      	movs	r3, #1
 801a4d2:	4628      	mov	r0, r5
 801a4d4:	47b0      	blx	r6
 801a4d6:	1c41      	adds	r1, r0, #1
 801a4d8:	d1c3      	bne.n	801a462 <__sflush_r+0x3e>
 801a4da:	682b      	ldr	r3, [r5, #0]
 801a4dc:	2b00      	cmp	r3, #0
 801a4de:	d0c0      	beq.n	801a462 <__sflush_r+0x3e>
 801a4e0:	2b1d      	cmp	r3, #29
 801a4e2:	d001      	beq.n	801a4e8 <__sflush_r+0xc4>
 801a4e4:	2b16      	cmp	r3, #22
 801a4e6:	d101      	bne.n	801a4ec <__sflush_r+0xc8>
 801a4e8:	602f      	str	r7, [r5, #0]
 801a4ea:	e7ad      	b.n	801a448 <__sflush_r+0x24>
 801a4ec:	89a3      	ldrh	r3, [r4, #12]
 801a4ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a4f2:	81a3      	strh	r3, [r4, #12]
 801a4f4:	e7a9      	b.n	801a44a <__sflush_r+0x26>
 801a4f6:	690f      	ldr	r7, [r1, #16]
 801a4f8:	2f00      	cmp	r7, #0
 801a4fa:	d0a5      	beq.n	801a448 <__sflush_r+0x24>
 801a4fc:	079b      	lsls	r3, r3, #30
 801a4fe:	680e      	ldr	r6, [r1, #0]
 801a500:	bf08      	it	eq
 801a502:	694b      	ldreq	r3, [r1, #20]
 801a504:	600f      	str	r7, [r1, #0]
 801a506:	bf18      	it	ne
 801a508:	2300      	movne	r3, #0
 801a50a:	eba6 0807 	sub.w	r8, r6, r7
 801a50e:	608b      	str	r3, [r1, #8]
 801a510:	f1b8 0f00 	cmp.w	r8, #0
 801a514:	dd98      	ble.n	801a448 <__sflush_r+0x24>
 801a516:	69e1      	ldr	r1, [r4, #28]
 801a518:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801a51a:	4643      	mov	r3, r8
 801a51c:	463a      	mov	r2, r7
 801a51e:	4628      	mov	r0, r5
 801a520:	47b0      	blx	r6
 801a522:	2800      	cmp	r0, #0
 801a524:	dc06      	bgt.n	801a534 <__sflush_r+0x110>
 801a526:	89a3      	ldrh	r3, [r4, #12]
 801a528:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a52c:	81a3      	strh	r3, [r4, #12]
 801a52e:	f04f 30ff 	mov.w	r0, #4294967295
 801a532:	e78a      	b.n	801a44a <__sflush_r+0x26>
 801a534:	4407      	add	r7, r0
 801a536:	eba8 0800 	sub.w	r8, r8, r0
 801a53a:	e7e9      	b.n	801a510 <__sflush_r+0xec>
 801a53c:	20400001 	.word	0x20400001

0801a540 <_fflush_r>:
 801a540:	b538      	push	{r3, r4, r5, lr}
 801a542:	460c      	mov	r4, r1
 801a544:	4605      	mov	r5, r0
 801a546:	b118      	cbz	r0, 801a550 <_fflush_r+0x10>
 801a548:	6b83      	ldr	r3, [r0, #56]	; 0x38
 801a54a:	b90b      	cbnz	r3, 801a550 <_fflush_r+0x10>
 801a54c:	f000 f864 	bl	801a618 <__sinit>
 801a550:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a554:	b1bb      	cbz	r3, 801a586 <_fflush_r+0x46>
 801a556:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801a558:	07d0      	lsls	r0, r2, #31
 801a55a:	d404      	bmi.n	801a566 <_fflush_r+0x26>
 801a55c:	0599      	lsls	r1, r3, #22
 801a55e:	d402      	bmi.n	801a566 <_fflush_r+0x26>
 801a560:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a562:	f7fb f93d 	bl	80157e0 <__retarget_lock_acquire_recursive>
 801a566:	4628      	mov	r0, r5
 801a568:	4621      	mov	r1, r4
 801a56a:	f7ff ff5b 	bl	801a424 <__sflush_r>
 801a56e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a570:	07da      	lsls	r2, r3, #31
 801a572:	4605      	mov	r5, r0
 801a574:	d405      	bmi.n	801a582 <_fflush_r+0x42>
 801a576:	89a3      	ldrh	r3, [r4, #12]
 801a578:	059b      	lsls	r3, r3, #22
 801a57a:	d402      	bmi.n	801a582 <_fflush_r+0x42>
 801a57c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a57e:	f7fb f930 	bl	80157e2 <__retarget_lock_release_recursive>
 801a582:	4628      	mov	r0, r5
 801a584:	bd38      	pop	{r3, r4, r5, pc}
 801a586:	461d      	mov	r5, r3
 801a588:	e7fb      	b.n	801a582 <_fflush_r+0x42>
	...

0801a58c <std>:
 801a58c:	2300      	movs	r3, #0
 801a58e:	b510      	push	{r4, lr}
 801a590:	4604      	mov	r4, r0
 801a592:	e9c0 3300 	strd	r3, r3, [r0]
 801a596:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a59a:	6083      	str	r3, [r0, #8]
 801a59c:	8181      	strh	r1, [r0, #12]
 801a59e:	6643      	str	r3, [r0, #100]	; 0x64
 801a5a0:	81c2      	strh	r2, [r0, #14]
 801a5a2:	6183      	str	r3, [r0, #24]
 801a5a4:	4619      	mov	r1, r3
 801a5a6:	2208      	movs	r2, #8
 801a5a8:	305c      	adds	r0, #92	; 0x5c
 801a5aa:	f7fb fb8f 	bl	8015ccc <memset>
 801a5ae:	4b07      	ldr	r3, [pc, #28]	; (801a5cc <std+0x40>)
 801a5b0:	6223      	str	r3, [r4, #32]
 801a5b2:	4b07      	ldr	r3, [pc, #28]	; (801a5d0 <std+0x44>)
 801a5b4:	6263      	str	r3, [r4, #36]	; 0x24
 801a5b6:	4b07      	ldr	r3, [pc, #28]	; (801a5d4 <std+0x48>)
 801a5b8:	62a3      	str	r3, [r4, #40]	; 0x28
 801a5ba:	4b07      	ldr	r3, [pc, #28]	; (801a5d8 <std+0x4c>)
 801a5bc:	61e4      	str	r4, [r4, #28]
 801a5be:	62e3      	str	r3, [r4, #44]	; 0x2c
 801a5c0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801a5c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a5c8:	f7fb b908 	b.w	80157dc <__retarget_lock_init_recursive>
 801a5cc:	0801b259 	.word	0x0801b259
 801a5d0:	0801b27b 	.word	0x0801b27b
 801a5d4:	0801b2b3 	.word	0x0801b2b3
 801a5d8:	0801b2d7 	.word	0x0801b2d7

0801a5dc <_cleanup_r>:
 801a5dc:	4901      	ldr	r1, [pc, #4]	; (801a5e4 <_cleanup_r+0x8>)
 801a5de:	f000 b9d7 	b.w	801a990 <_fwalk_reent>
 801a5e2:	bf00      	nop
 801a5e4:	0801b579 	.word	0x0801b579

0801a5e8 <__sfp_lock_acquire>:
 801a5e8:	4801      	ldr	r0, [pc, #4]	; (801a5f0 <__sfp_lock_acquire+0x8>)
 801a5ea:	f7fb b8f9 	b.w	80157e0 <__retarget_lock_acquire_recursive>
 801a5ee:	bf00      	nop
 801a5f0:	20001c3a 	.word	0x20001c3a

0801a5f4 <__sfp_lock_release>:
 801a5f4:	4801      	ldr	r0, [pc, #4]	; (801a5fc <__sfp_lock_release+0x8>)
 801a5f6:	f7fb b8f4 	b.w	80157e2 <__retarget_lock_release_recursive>
 801a5fa:	bf00      	nop
 801a5fc:	20001c3a 	.word	0x20001c3a

0801a600 <__sinit_lock_acquire>:
 801a600:	4801      	ldr	r0, [pc, #4]	; (801a608 <__sinit_lock_acquire+0x8>)
 801a602:	f7fb b8ed 	b.w	80157e0 <__retarget_lock_acquire_recursive>
 801a606:	bf00      	nop
 801a608:	20001c3b 	.word	0x20001c3b

0801a60c <__sinit_lock_release>:
 801a60c:	4801      	ldr	r0, [pc, #4]	; (801a614 <__sinit_lock_release+0x8>)
 801a60e:	f7fb b8e8 	b.w	80157e2 <__retarget_lock_release_recursive>
 801a612:	bf00      	nop
 801a614:	20001c3b 	.word	0x20001c3b

0801a618 <__sinit>:
 801a618:	b510      	push	{r4, lr}
 801a61a:	4604      	mov	r4, r0
 801a61c:	f7ff fff0 	bl	801a600 <__sinit_lock_acquire>
 801a620:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 801a622:	b11a      	cbz	r2, 801a62c <__sinit+0x14>
 801a624:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801a628:	f7ff bff0 	b.w	801a60c <__sinit_lock_release>
 801a62c:	4b0d      	ldr	r3, [pc, #52]	; (801a664 <__sinit+0x4c>)
 801a62e:	63e3      	str	r3, [r4, #60]	; 0x3c
 801a630:	2303      	movs	r3, #3
 801a632:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 801a636:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 801a63a:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 801a63e:	6860      	ldr	r0, [r4, #4]
 801a640:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 801a644:	2104      	movs	r1, #4
 801a646:	f7ff ffa1 	bl	801a58c <std>
 801a64a:	68a0      	ldr	r0, [r4, #8]
 801a64c:	2201      	movs	r2, #1
 801a64e:	2109      	movs	r1, #9
 801a650:	f7ff ff9c 	bl	801a58c <std>
 801a654:	68e0      	ldr	r0, [r4, #12]
 801a656:	2202      	movs	r2, #2
 801a658:	2112      	movs	r1, #18
 801a65a:	f7ff ff97 	bl	801a58c <std>
 801a65e:	2301      	movs	r3, #1
 801a660:	63a3      	str	r3, [r4, #56]	; 0x38
 801a662:	e7df      	b.n	801a624 <__sinit+0xc>
 801a664:	0801a5dd 	.word	0x0801a5dd

0801a668 <__libc_fini_array>:
 801a668:	b538      	push	{r3, r4, r5, lr}
 801a66a:	4d07      	ldr	r5, [pc, #28]	; (801a688 <__libc_fini_array+0x20>)
 801a66c:	4c07      	ldr	r4, [pc, #28]	; (801a68c <__libc_fini_array+0x24>)
 801a66e:	1b64      	subs	r4, r4, r5
 801a670:	10a4      	asrs	r4, r4, #2
 801a672:	b91c      	cbnz	r4, 801a67c <__libc_fini_array+0x14>
 801a674:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a678:	f002 bf80 	b.w	801d57c <_fini>
 801a67c:	3c01      	subs	r4, #1
 801a67e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 801a682:	4798      	blx	r3
 801a684:	e7f5      	b.n	801a672 <__libc_fini_array+0xa>
 801a686:	bf00      	nop
 801a688:	080259a0 	.word	0x080259a0
 801a68c:	080259a4 	.word	0x080259a4

0801a690 <__fputwc>:
 801a690:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801a694:	4680      	mov	r8, r0
 801a696:	460e      	mov	r6, r1
 801a698:	4615      	mov	r5, r2
 801a69a:	f000 f999 	bl	801a9d0 <__locale_mb_cur_max>
 801a69e:	2801      	cmp	r0, #1
 801a6a0:	d11c      	bne.n	801a6dc <__fputwc+0x4c>
 801a6a2:	1e73      	subs	r3, r6, #1
 801a6a4:	2bfe      	cmp	r3, #254	; 0xfe
 801a6a6:	d819      	bhi.n	801a6dc <__fputwc+0x4c>
 801a6a8:	f88d 6004 	strb.w	r6, [sp, #4]
 801a6ac:	4604      	mov	r4, r0
 801a6ae:	2700      	movs	r7, #0
 801a6b0:	f10d 0904 	add.w	r9, sp, #4
 801a6b4:	42a7      	cmp	r7, r4
 801a6b6:	d020      	beq.n	801a6fa <__fputwc+0x6a>
 801a6b8:	68ab      	ldr	r3, [r5, #8]
 801a6ba:	f817 1009 	ldrb.w	r1, [r7, r9]
 801a6be:	3b01      	subs	r3, #1
 801a6c0:	2b00      	cmp	r3, #0
 801a6c2:	60ab      	str	r3, [r5, #8]
 801a6c4:	da04      	bge.n	801a6d0 <__fputwc+0x40>
 801a6c6:	69aa      	ldr	r2, [r5, #24]
 801a6c8:	4293      	cmp	r3, r2
 801a6ca:	db1a      	blt.n	801a702 <__fputwc+0x72>
 801a6cc:	290a      	cmp	r1, #10
 801a6ce:	d018      	beq.n	801a702 <__fputwc+0x72>
 801a6d0:	682b      	ldr	r3, [r5, #0]
 801a6d2:	1c5a      	adds	r2, r3, #1
 801a6d4:	602a      	str	r2, [r5, #0]
 801a6d6:	7019      	strb	r1, [r3, #0]
 801a6d8:	3701      	adds	r7, #1
 801a6da:	e7eb      	b.n	801a6b4 <__fputwc+0x24>
 801a6dc:	a901      	add	r1, sp, #4
 801a6de:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 801a6e2:	4632      	mov	r2, r6
 801a6e4:	4640      	mov	r0, r8
 801a6e6:	f000 fe89 	bl	801b3fc <_wcrtomb_r>
 801a6ea:	1c41      	adds	r1, r0, #1
 801a6ec:	4604      	mov	r4, r0
 801a6ee:	d1de      	bne.n	801a6ae <__fputwc+0x1e>
 801a6f0:	89ab      	ldrh	r3, [r5, #12]
 801a6f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a6f6:	81ab      	strh	r3, [r5, #12]
 801a6f8:	4606      	mov	r6, r0
 801a6fa:	4630      	mov	r0, r6
 801a6fc:	b003      	add	sp, #12
 801a6fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a702:	462a      	mov	r2, r5
 801a704:	4640      	mov	r0, r8
 801a706:	f7fe ff73 	bl	80195f0 <__swbuf_r>
 801a70a:	1c42      	adds	r2, r0, #1
 801a70c:	d1e4      	bne.n	801a6d8 <__fputwc+0x48>
 801a70e:	4606      	mov	r6, r0
 801a710:	e7f3      	b.n	801a6fa <__fputwc+0x6a>

0801a712 <_fputwc_r>:
 801a712:	6e53      	ldr	r3, [r2, #100]	; 0x64
 801a714:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801a716:	4614      	mov	r4, r2
 801a718:	07da      	lsls	r2, r3, #31
 801a71a:	4605      	mov	r5, r0
 801a71c:	d407      	bmi.n	801a72e <_fputwc_r+0x1c>
 801a71e:	89a3      	ldrh	r3, [r4, #12]
 801a720:	059b      	lsls	r3, r3, #22
 801a722:	d404      	bmi.n	801a72e <_fputwc_r+0x1c>
 801a724:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a726:	9101      	str	r1, [sp, #4]
 801a728:	f7fb f85a 	bl	80157e0 <__retarget_lock_acquire_recursive>
 801a72c:	9901      	ldr	r1, [sp, #4]
 801a72e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801a732:	0498      	lsls	r0, r3, #18
 801a734:	d406      	bmi.n	801a744 <_fputwc_r+0x32>
 801a736:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801a73a:	81a3      	strh	r3, [r4, #12]
 801a73c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a73e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801a742:	6663      	str	r3, [r4, #100]	; 0x64
 801a744:	4622      	mov	r2, r4
 801a746:	4628      	mov	r0, r5
 801a748:	f7ff ffa2 	bl	801a690 <__fputwc>
 801a74c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801a74e:	07da      	lsls	r2, r3, #31
 801a750:	4605      	mov	r5, r0
 801a752:	d405      	bmi.n	801a760 <_fputwc_r+0x4e>
 801a754:	89a3      	ldrh	r3, [r4, #12]
 801a756:	059b      	lsls	r3, r3, #22
 801a758:	d402      	bmi.n	801a760 <_fputwc_r+0x4e>
 801a75a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801a75c:	f7fb f841 	bl	80157e2 <__retarget_lock_release_recursive>
 801a760:	4628      	mov	r0, r5
 801a762:	b003      	add	sp, #12
 801a764:	bd30      	pop	{r4, r5, pc}
	...

0801a768 <_malloc_trim_r>:
 801a768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a76c:	4606      	mov	r6, r0
 801a76e:	2008      	movs	r0, #8
 801a770:	460c      	mov	r4, r1
 801a772:	f7fc ffa1 	bl	80176b8 <sysconf>
 801a776:	4f23      	ldr	r7, [pc, #140]	; (801a804 <_malloc_trim_r+0x9c>)
 801a778:	4680      	mov	r8, r0
 801a77a:	4630      	mov	r0, r6
 801a77c:	f7fb faae 	bl	8015cdc <__malloc_lock>
 801a780:	68bb      	ldr	r3, [r7, #8]
 801a782:	685d      	ldr	r5, [r3, #4]
 801a784:	f025 0503 	bic.w	r5, r5, #3
 801a788:	1b2c      	subs	r4, r5, r4
 801a78a:	3c11      	subs	r4, #17
 801a78c:	4444      	add	r4, r8
 801a78e:	fbb4 f4f8 	udiv	r4, r4, r8
 801a792:	3c01      	subs	r4, #1
 801a794:	fb08 f404 	mul.w	r4, r8, r4
 801a798:	45a0      	cmp	r8, r4
 801a79a:	dd05      	ble.n	801a7a8 <_malloc_trim_r+0x40>
 801a79c:	4630      	mov	r0, r6
 801a79e:	f7fb faa3 	bl	8015ce8 <__malloc_unlock>
 801a7a2:	2000      	movs	r0, #0
 801a7a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a7a8:	2100      	movs	r1, #0
 801a7aa:	4630      	mov	r0, r6
 801a7ac:	f7fb fca6 	bl	80160fc <_sbrk_r>
 801a7b0:	68bb      	ldr	r3, [r7, #8]
 801a7b2:	442b      	add	r3, r5
 801a7b4:	4298      	cmp	r0, r3
 801a7b6:	d1f1      	bne.n	801a79c <_malloc_trim_r+0x34>
 801a7b8:	4261      	negs	r1, r4
 801a7ba:	4630      	mov	r0, r6
 801a7bc:	f7fb fc9e 	bl	80160fc <_sbrk_r>
 801a7c0:	3001      	adds	r0, #1
 801a7c2:	d110      	bne.n	801a7e6 <_malloc_trim_r+0x7e>
 801a7c4:	2100      	movs	r1, #0
 801a7c6:	4630      	mov	r0, r6
 801a7c8:	f7fb fc98 	bl	80160fc <_sbrk_r>
 801a7cc:	68ba      	ldr	r2, [r7, #8]
 801a7ce:	1a83      	subs	r3, r0, r2
 801a7d0:	2b0f      	cmp	r3, #15
 801a7d2:	dde3      	ble.n	801a79c <_malloc_trim_r+0x34>
 801a7d4:	490c      	ldr	r1, [pc, #48]	; (801a808 <_malloc_trim_r+0xa0>)
 801a7d6:	6809      	ldr	r1, [r1, #0]
 801a7d8:	1a40      	subs	r0, r0, r1
 801a7da:	490c      	ldr	r1, [pc, #48]	; (801a80c <_malloc_trim_r+0xa4>)
 801a7dc:	f043 0301 	orr.w	r3, r3, #1
 801a7e0:	6008      	str	r0, [r1, #0]
 801a7e2:	6053      	str	r3, [r2, #4]
 801a7e4:	e7da      	b.n	801a79c <_malloc_trim_r+0x34>
 801a7e6:	68bb      	ldr	r3, [r7, #8]
 801a7e8:	4a08      	ldr	r2, [pc, #32]	; (801a80c <_malloc_trim_r+0xa4>)
 801a7ea:	1b2d      	subs	r5, r5, r4
 801a7ec:	f045 0501 	orr.w	r5, r5, #1
 801a7f0:	605d      	str	r5, [r3, #4]
 801a7f2:	6813      	ldr	r3, [r2, #0]
 801a7f4:	4630      	mov	r0, r6
 801a7f6:	1b1b      	subs	r3, r3, r4
 801a7f8:	6013      	str	r3, [r2, #0]
 801a7fa:	f7fb fa75 	bl	8015ce8 <__malloc_unlock>
 801a7fe:	2001      	movs	r0, #1
 801a800:	e7d0      	b.n	801a7a4 <_malloc_trim_r+0x3c>
 801a802:	bf00      	nop
 801a804:	20000480 	.word	0x20000480
 801a808:	20000888 	.word	0x20000888
 801a80c:	20001c3c 	.word	0x20001c3c

0801a810 <_free_r>:
 801a810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a812:	4605      	mov	r5, r0
 801a814:	460f      	mov	r7, r1
 801a816:	2900      	cmp	r1, #0
 801a818:	f000 80b1 	beq.w	801a97e <_free_r+0x16e>
 801a81c:	f7fb fa5e 	bl	8015cdc <__malloc_lock>
 801a820:	f857 2c04 	ldr.w	r2, [r7, #-4]
 801a824:	4856      	ldr	r0, [pc, #344]	; (801a980 <_free_r+0x170>)
 801a826:	f022 0401 	bic.w	r4, r2, #1
 801a82a:	f1a7 0308 	sub.w	r3, r7, #8
 801a82e:	eb03 0c04 	add.w	ip, r3, r4
 801a832:	6881      	ldr	r1, [r0, #8]
 801a834:	f8dc 6004 	ldr.w	r6, [ip, #4]
 801a838:	4561      	cmp	r1, ip
 801a83a:	f026 0603 	bic.w	r6, r6, #3
 801a83e:	f002 0201 	and.w	r2, r2, #1
 801a842:	d11b      	bne.n	801a87c <_free_r+0x6c>
 801a844:	4434      	add	r4, r6
 801a846:	b93a      	cbnz	r2, 801a858 <_free_r+0x48>
 801a848:	f857 2c08 	ldr.w	r2, [r7, #-8]
 801a84c:	1a9b      	subs	r3, r3, r2
 801a84e:	4414      	add	r4, r2
 801a850:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 801a854:	60ca      	str	r2, [r1, #12]
 801a856:	6091      	str	r1, [r2, #8]
 801a858:	f044 0201 	orr.w	r2, r4, #1
 801a85c:	605a      	str	r2, [r3, #4]
 801a85e:	6083      	str	r3, [r0, #8]
 801a860:	4b48      	ldr	r3, [pc, #288]	; (801a984 <_free_r+0x174>)
 801a862:	681b      	ldr	r3, [r3, #0]
 801a864:	42a3      	cmp	r3, r4
 801a866:	d804      	bhi.n	801a872 <_free_r+0x62>
 801a868:	4b47      	ldr	r3, [pc, #284]	; (801a988 <_free_r+0x178>)
 801a86a:	4628      	mov	r0, r5
 801a86c:	6819      	ldr	r1, [r3, #0]
 801a86e:	f7ff ff7b 	bl	801a768 <_malloc_trim_r>
 801a872:	4628      	mov	r0, r5
 801a874:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801a878:	f7fb ba36 	b.w	8015ce8 <__malloc_unlock>
 801a87c:	f8cc 6004 	str.w	r6, [ip, #4]
 801a880:	2a00      	cmp	r2, #0
 801a882:	d138      	bne.n	801a8f6 <_free_r+0xe6>
 801a884:	f857 1c08 	ldr.w	r1, [r7, #-8]
 801a888:	1a5b      	subs	r3, r3, r1
 801a88a:	440c      	add	r4, r1
 801a88c:	6899      	ldr	r1, [r3, #8]
 801a88e:	f100 0708 	add.w	r7, r0, #8
 801a892:	42b9      	cmp	r1, r7
 801a894:	d031      	beq.n	801a8fa <_free_r+0xea>
 801a896:	68df      	ldr	r7, [r3, #12]
 801a898:	60cf      	str	r7, [r1, #12]
 801a89a:	60b9      	str	r1, [r7, #8]
 801a89c:	eb0c 0106 	add.w	r1, ip, r6
 801a8a0:	6849      	ldr	r1, [r1, #4]
 801a8a2:	07c9      	lsls	r1, r1, #31
 801a8a4:	d40b      	bmi.n	801a8be <_free_r+0xae>
 801a8a6:	f8dc 1008 	ldr.w	r1, [ip, #8]
 801a8aa:	4434      	add	r4, r6
 801a8ac:	bb3a      	cbnz	r2, 801a8fe <_free_r+0xee>
 801a8ae:	4e37      	ldr	r6, [pc, #220]	; (801a98c <_free_r+0x17c>)
 801a8b0:	42b1      	cmp	r1, r6
 801a8b2:	d124      	bne.n	801a8fe <_free_r+0xee>
 801a8b4:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801a8b8:	e9c3 1102 	strd	r1, r1, [r3, #8]
 801a8bc:	2201      	movs	r2, #1
 801a8be:	f044 0101 	orr.w	r1, r4, #1
 801a8c2:	6059      	str	r1, [r3, #4]
 801a8c4:	511c      	str	r4, [r3, r4]
 801a8c6:	2a00      	cmp	r2, #0
 801a8c8:	d1d3      	bne.n	801a872 <_free_r+0x62>
 801a8ca:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 801a8ce:	d21b      	bcs.n	801a908 <_free_r+0xf8>
 801a8d0:	0961      	lsrs	r1, r4, #5
 801a8d2:	08e2      	lsrs	r2, r4, #3
 801a8d4:	2401      	movs	r4, #1
 801a8d6:	408c      	lsls	r4, r1
 801a8d8:	6841      	ldr	r1, [r0, #4]
 801a8da:	3201      	adds	r2, #1
 801a8dc:	430c      	orrs	r4, r1
 801a8de:	6044      	str	r4, [r0, #4]
 801a8e0:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 801a8e4:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 801a8e8:	3908      	subs	r1, #8
 801a8ea:	e9c3 4102 	strd	r4, r1, [r3, #8]
 801a8ee:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 801a8f2:	60e3      	str	r3, [r4, #12]
 801a8f4:	e7bd      	b.n	801a872 <_free_r+0x62>
 801a8f6:	2200      	movs	r2, #0
 801a8f8:	e7d0      	b.n	801a89c <_free_r+0x8c>
 801a8fa:	2201      	movs	r2, #1
 801a8fc:	e7ce      	b.n	801a89c <_free_r+0x8c>
 801a8fe:	f8dc 600c 	ldr.w	r6, [ip, #12]
 801a902:	60ce      	str	r6, [r1, #12]
 801a904:	60b1      	str	r1, [r6, #8]
 801a906:	e7da      	b.n	801a8be <_free_r+0xae>
 801a908:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 801a90c:	ea4f 2254 	mov.w	r2, r4, lsr #9
 801a910:	d214      	bcs.n	801a93c <_free_r+0x12c>
 801a912:	09a2      	lsrs	r2, r4, #6
 801a914:	3238      	adds	r2, #56	; 0x38
 801a916:	1c51      	adds	r1, r2, #1
 801a918:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 801a91c:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 801a920:	428e      	cmp	r6, r1
 801a922:	d125      	bne.n	801a970 <_free_r+0x160>
 801a924:	2401      	movs	r4, #1
 801a926:	1092      	asrs	r2, r2, #2
 801a928:	fa04 f202 	lsl.w	r2, r4, r2
 801a92c:	6844      	ldr	r4, [r0, #4]
 801a92e:	4322      	orrs	r2, r4
 801a930:	6042      	str	r2, [r0, #4]
 801a932:	e9c3 1602 	strd	r1, r6, [r3, #8]
 801a936:	60b3      	str	r3, [r6, #8]
 801a938:	60cb      	str	r3, [r1, #12]
 801a93a:	e79a      	b.n	801a872 <_free_r+0x62>
 801a93c:	2a14      	cmp	r2, #20
 801a93e:	d801      	bhi.n	801a944 <_free_r+0x134>
 801a940:	325b      	adds	r2, #91	; 0x5b
 801a942:	e7e8      	b.n	801a916 <_free_r+0x106>
 801a944:	2a54      	cmp	r2, #84	; 0x54
 801a946:	d802      	bhi.n	801a94e <_free_r+0x13e>
 801a948:	0b22      	lsrs	r2, r4, #12
 801a94a:	326e      	adds	r2, #110	; 0x6e
 801a94c:	e7e3      	b.n	801a916 <_free_r+0x106>
 801a94e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 801a952:	d802      	bhi.n	801a95a <_free_r+0x14a>
 801a954:	0be2      	lsrs	r2, r4, #15
 801a956:	3277      	adds	r2, #119	; 0x77
 801a958:	e7dd      	b.n	801a916 <_free_r+0x106>
 801a95a:	f240 5154 	movw	r1, #1364	; 0x554
 801a95e:	428a      	cmp	r2, r1
 801a960:	bf9a      	itte	ls
 801a962:	0ca2      	lsrls	r2, r4, #18
 801a964:	327c      	addls	r2, #124	; 0x7c
 801a966:	227e      	movhi	r2, #126	; 0x7e
 801a968:	e7d5      	b.n	801a916 <_free_r+0x106>
 801a96a:	6889      	ldr	r1, [r1, #8]
 801a96c:	428e      	cmp	r6, r1
 801a96e:	d004      	beq.n	801a97a <_free_r+0x16a>
 801a970:	684a      	ldr	r2, [r1, #4]
 801a972:	f022 0203 	bic.w	r2, r2, #3
 801a976:	42a2      	cmp	r2, r4
 801a978:	d8f7      	bhi.n	801a96a <_free_r+0x15a>
 801a97a:	68ce      	ldr	r6, [r1, #12]
 801a97c:	e7d9      	b.n	801a932 <_free_r+0x122>
 801a97e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a980:	20000480 	.word	0x20000480
 801a984:	2000088c 	.word	0x2000088c
 801a988:	20001c6c 	.word	0x20001c6c
 801a98c:	20000488 	.word	0x20000488

0801a990 <_fwalk_reent>:
 801a990:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a994:	4606      	mov	r6, r0
 801a996:	4688      	mov	r8, r1
 801a998:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 801a99c:	2700      	movs	r7, #0
 801a99e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801a9a2:	f1b9 0901 	subs.w	r9, r9, #1
 801a9a6:	d505      	bpl.n	801a9b4 <_fwalk_reent+0x24>
 801a9a8:	6824      	ldr	r4, [r4, #0]
 801a9aa:	2c00      	cmp	r4, #0
 801a9ac:	d1f7      	bne.n	801a99e <_fwalk_reent+0xe>
 801a9ae:	4638      	mov	r0, r7
 801a9b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a9b4:	89ab      	ldrh	r3, [r5, #12]
 801a9b6:	2b01      	cmp	r3, #1
 801a9b8:	d907      	bls.n	801a9ca <_fwalk_reent+0x3a>
 801a9ba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801a9be:	3301      	adds	r3, #1
 801a9c0:	d003      	beq.n	801a9ca <_fwalk_reent+0x3a>
 801a9c2:	4629      	mov	r1, r5
 801a9c4:	4630      	mov	r0, r6
 801a9c6:	47c0      	blx	r8
 801a9c8:	4307      	orrs	r7, r0
 801a9ca:	3568      	adds	r5, #104	; 0x68
 801a9cc:	e7e9      	b.n	801a9a2 <_fwalk_reent+0x12>
	...

0801a9d0 <__locale_mb_cur_max>:
 801a9d0:	4b01      	ldr	r3, [pc, #4]	; (801a9d8 <__locale_mb_cur_max+0x8>)
 801a9d2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 801a9d6:	4770      	bx	lr
 801a9d8:	20000894 	.word	0x20000894

0801a9dc <_localeconv_r>:
 801a9dc:	4800      	ldr	r0, [pc, #0]	; (801a9e0 <_localeconv_r+0x4>)
 801a9de:	4770      	bx	lr
 801a9e0:	20000984 	.word	0x20000984

0801a9e4 <__swhatbuf_r>:
 801a9e4:	b570      	push	{r4, r5, r6, lr}
 801a9e6:	460e      	mov	r6, r1
 801a9e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801a9ec:	2900      	cmp	r1, #0
 801a9ee:	b096      	sub	sp, #88	; 0x58
 801a9f0:	4614      	mov	r4, r2
 801a9f2:	461d      	mov	r5, r3
 801a9f4:	da0a      	bge.n	801aa0c <__swhatbuf_r+0x28>
 801a9f6:	f9b6 100c 	ldrsh.w	r1, [r6, #12]
 801a9fa:	2300      	movs	r3, #0
 801a9fc:	f011 0080 	ands.w	r0, r1, #128	; 0x80
 801aa00:	602b      	str	r3, [r5, #0]
 801aa02:	d116      	bne.n	801aa32 <__swhatbuf_r+0x4e>
 801aa04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801aa08:	6023      	str	r3, [r4, #0]
 801aa0a:	e015      	b.n	801aa38 <__swhatbuf_r+0x54>
 801aa0c:	466a      	mov	r2, sp
 801aa0e:	f000 fe0b 	bl	801b628 <_fstat_r>
 801aa12:	2800      	cmp	r0, #0
 801aa14:	dbef      	blt.n	801a9f6 <__swhatbuf_r+0x12>
 801aa16:	9a01      	ldr	r2, [sp, #4]
 801aa18:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801aa1c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801aa20:	425a      	negs	r2, r3
 801aa22:	415a      	adcs	r2, r3
 801aa24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801aa28:	602a      	str	r2, [r5, #0]
 801aa2a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 801aa2e:	6023      	str	r3, [r4, #0]
 801aa30:	e002      	b.n	801aa38 <__swhatbuf_r+0x54>
 801aa32:	2240      	movs	r2, #64	; 0x40
 801aa34:	6022      	str	r2, [r4, #0]
 801aa36:	4618      	mov	r0, r3
 801aa38:	b016      	add	sp, #88	; 0x58
 801aa3a:	bd70      	pop	{r4, r5, r6, pc}

0801aa3c <__smakebuf_r>:
 801aa3c:	898b      	ldrh	r3, [r1, #12]
 801aa3e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801aa40:	079d      	lsls	r5, r3, #30
 801aa42:	4606      	mov	r6, r0
 801aa44:	460c      	mov	r4, r1
 801aa46:	d507      	bpl.n	801aa58 <__smakebuf_r+0x1c>
 801aa48:	f104 0343 	add.w	r3, r4, #67	; 0x43
 801aa4c:	6023      	str	r3, [r4, #0]
 801aa4e:	6123      	str	r3, [r4, #16]
 801aa50:	2301      	movs	r3, #1
 801aa52:	6163      	str	r3, [r4, #20]
 801aa54:	b002      	add	sp, #8
 801aa56:	bd70      	pop	{r4, r5, r6, pc}
 801aa58:	ab01      	add	r3, sp, #4
 801aa5a:	466a      	mov	r2, sp
 801aa5c:	f7ff ffc2 	bl	801a9e4 <__swhatbuf_r>
 801aa60:	9900      	ldr	r1, [sp, #0]
 801aa62:	4605      	mov	r5, r0
 801aa64:	4630      	mov	r0, r6
 801aa66:	f7fa febd 	bl	80157e4 <_malloc_r>
 801aa6a:	b948      	cbnz	r0, 801aa80 <__smakebuf_r+0x44>
 801aa6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801aa70:	059a      	lsls	r2, r3, #22
 801aa72:	d4ef      	bmi.n	801aa54 <__smakebuf_r+0x18>
 801aa74:	f023 0303 	bic.w	r3, r3, #3
 801aa78:	f043 0302 	orr.w	r3, r3, #2
 801aa7c:	81a3      	strh	r3, [r4, #12]
 801aa7e:	e7e3      	b.n	801aa48 <__smakebuf_r+0xc>
 801aa80:	4b0d      	ldr	r3, [pc, #52]	; (801aab8 <__smakebuf_r+0x7c>)
 801aa82:	63f3      	str	r3, [r6, #60]	; 0x3c
 801aa84:	89a3      	ldrh	r3, [r4, #12]
 801aa86:	6020      	str	r0, [r4, #0]
 801aa88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801aa8c:	81a3      	strh	r3, [r4, #12]
 801aa8e:	9b00      	ldr	r3, [sp, #0]
 801aa90:	6163      	str	r3, [r4, #20]
 801aa92:	9b01      	ldr	r3, [sp, #4]
 801aa94:	6120      	str	r0, [r4, #16]
 801aa96:	b15b      	cbz	r3, 801aab0 <__smakebuf_r+0x74>
 801aa98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801aa9c:	4630      	mov	r0, r6
 801aa9e:	f000 fdd5 	bl	801b64c <_isatty_r>
 801aaa2:	b128      	cbz	r0, 801aab0 <__smakebuf_r+0x74>
 801aaa4:	89a3      	ldrh	r3, [r4, #12]
 801aaa6:	f023 0303 	bic.w	r3, r3, #3
 801aaaa:	f043 0301 	orr.w	r3, r3, #1
 801aaae:	81a3      	strh	r3, [r4, #12]
 801aab0:	89a0      	ldrh	r0, [r4, #12]
 801aab2:	4305      	orrs	r5, r0
 801aab4:	81a5      	strh	r5, [r4, #12]
 801aab6:	e7cd      	b.n	801aa54 <__smakebuf_r+0x18>
 801aab8:	0801a5dd 	.word	0x0801a5dd

0801aabc <malloc>:
 801aabc:	4b02      	ldr	r3, [pc, #8]	; (801aac8 <malloc+0xc>)
 801aabe:	4601      	mov	r1, r0
 801aac0:	6818      	ldr	r0, [r3, #0]
 801aac2:	f7fa be8f 	b.w	80157e4 <_malloc_r>
 801aac6:	bf00      	nop
 801aac8:	20000050 	.word	0x20000050

0801aacc <__ascii_mbtowc>:
 801aacc:	b082      	sub	sp, #8
 801aace:	b901      	cbnz	r1, 801aad2 <__ascii_mbtowc+0x6>
 801aad0:	a901      	add	r1, sp, #4
 801aad2:	b142      	cbz	r2, 801aae6 <__ascii_mbtowc+0x1a>
 801aad4:	b14b      	cbz	r3, 801aaea <__ascii_mbtowc+0x1e>
 801aad6:	7813      	ldrb	r3, [r2, #0]
 801aad8:	600b      	str	r3, [r1, #0]
 801aada:	7812      	ldrb	r2, [r2, #0]
 801aadc:	1e10      	subs	r0, r2, #0
 801aade:	bf18      	it	ne
 801aae0:	2001      	movne	r0, #1
 801aae2:	b002      	add	sp, #8
 801aae4:	4770      	bx	lr
 801aae6:	4610      	mov	r0, r2
 801aae8:	e7fb      	b.n	801aae2 <__ascii_mbtowc+0x16>
 801aaea:	f06f 0001 	mvn.w	r0, #1
 801aaee:	e7f8      	b.n	801aae2 <__ascii_mbtowc+0x16>

0801aaf0 <_Balloc>:
 801aaf0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 801aaf2:	b570      	push	{r4, r5, r6, lr}
 801aaf4:	4605      	mov	r5, r0
 801aaf6:	460c      	mov	r4, r1
 801aaf8:	b17b      	cbz	r3, 801ab1a <_Balloc+0x2a>
 801aafa:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 801aafc:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801ab00:	b9a0      	cbnz	r0, 801ab2c <_Balloc+0x3c>
 801ab02:	2101      	movs	r1, #1
 801ab04:	fa01 f604 	lsl.w	r6, r1, r4
 801ab08:	1d72      	adds	r2, r6, #5
 801ab0a:	0092      	lsls	r2, r2, #2
 801ab0c:	4628      	mov	r0, r5
 801ab0e:	f000 fced 	bl	801b4ec <_calloc_r>
 801ab12:	b148      	cbz	r0, 801ab28 <_Balloc+0x38>
 801ab14:	e9c0 4601 	strd	r4, r6, [r0, #4]
 801ab18:	e00b      	b.n	801ab32 <_Balloc+0x42>
 801ab1a:	2221      	movs	r2, #33	; 0x21
 801ab1c:	2104      	movs	r1, #4
 801ab1e:	f000 fce5 	bl	801b4ec <_calloc_r>
 801ab22:	64e8      	str	r0, [r5, #76]	; 0x4c
 801ab24:	2800      	cmp	r0, #0
 801ab26:	d1e8      	bne.n	801aafa <_Balloc+0xa>
 801ab28:	2000      	movs	r0, #0
 801ab2a:	bd70      	pop	{r4, r5, r6, pc}
 801ab2c:	6802      	ldr	r2, [r0, #0]
 801ab2e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 801ab32:	2300      	movs	r3, #0
 801ab34:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801ab38:	e7f7      	b.n	801ab2a <_Balloc+0x3a>

0801ab3a <_Bfree>:
 801ab3a:	b131      	cbz	r1, 801ab4a <_Bfree+0x10>
 801ab3c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 801ab3e:	684a      	ldr	r2, [r1, #4]
 801ab40:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 801ab44:	6008      	str	r0, [r1, #0]
 801ab46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 801ab4a:	4770      	bx	lr

0801ab4c <__multadd>:
 801ab4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ab50:	690d      	ldr	r5, [r1, #16]
 801ab52:	4607      	mov	r7, r0
 801ab54:	460c      	mov	r4, r1
 801ab56:	461e      	mov	r6, r3
 801ab58:	f101 0c14 	add.w	ip, r1, #20
 801ab5c:	2000      	movs	r0, #0
 801ab5e:	f8dc 3000 	ldr.w	r3, [ip]
 801ab62:	b299      	uxth	r1, r3
 801ab64:	fb02 6101 	mla	r1, r2, r1, r6
 801ab68:	0c1e      	lsrs	r6, r3, #16
 801ab6a:	0c0b      	lsrs	r3, r1, #16
 801ab6c:	fb02 3306 	mla	r3, r2, r6, r3
 801ab70:	b289      	uxth	r1, r1
 801ab72:	3001      	adds	r0, #1
 801ab74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801ab78:	4285      	cmp	r5, r0
 801ab7a:	f84c 1b04 	str.w	r1, [ip], #4
 801ab7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801ab82:	dcec      	bgt.n	801ab5e <__multadd+0x12>
 801ab84:	b30e      	cbz	r6, 801abca <__multadd+0x7e>
 801ab86:	68a3      	ldr	r3, [r4, #8]
 801ab88:	42ab      	cmp	r3, r5
 801ab8a:	dc19      	bgt.n	801abc0 <__multadd+0x74>
 801ab8c:	6861      	ldr	r1, [r4, #4]
 801ab8e:	4638      	mov	r0, r7
 801ab90:	3101      	adds	r1, #1
 801ab92:	f7ff ffad 	bl	801aaf0 <_Balloc>
 801ab96:	4680      	mov	r8, r0
 801ab98:	b928      	cbnz	r0, 801aba6 <__multadd+0x5a>
 801ab9a:	4602      	mov	r2, r0
 801ab9c:	4b0c      	ldr	r3, [pc, #48]	; (801abd0 <__multadd+0x84>)
 801ab9e:	480d      	ldr	r0, [pc, #52]	; (801abd4 <__multadd+0x88>)
 801aba0:	21b5      	movs	r1, #181	; 0xb5
 801aba2:	f7fa fc77 	bl	8015494 <__assert_func>
 801aba6:	6922      	ldr	r2, [r4, #16]
 801aba8:	3202      	adds	r2, #2
 801abaa:	f104 010c 	add.w	r1, r4, #12
 801abae:	0092      	lsls	r2, r2, #2
 801abb0:	300c      	adds	r0, #12
 801abb2:	f7fb f863 	bl	8015c7c <memcpy>
 801abb6:	4621      	mov	r1, r4
 801abb8:	4638      	mov	r0, r7
 801abba:	f7ff ffbe 	bl	801ab3a <_Bfree>
 801abbe:	4644      	mov	r4, r8
 801abc0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801abc4:	3501      	adds	r5, #1
 801abc6:	615e      	str	r6, [r3, #20]
 801abc8:	6125      	str	r5, [r4, #16]
 801abca:	4620      	mov	r0, r4
 801abcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801abd0:	08025249 	.word	0x08025249
 801abd4:	080252bf 	.word	0x080252bf

0801abd8 <__hi0bits>:
 801abd8:	0c03      	lsrs	r3, r0, #16
 801abda:	041b      	lsls	r3, r3, #16
 801abdc:	b9d3      	cbnz	r3, 801ac14 <__hi0bits+0x3c>
 801abde:	0400      	lsls	r0, r0, #16
 801abe0:	2310      	movs	r3, #16
 801abe2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801abe6:	bf04      	itt	eq
 801abe8:	0200      	lsleq	r0, r0, #8
 801abea:	3308      	addeq	r3, #8
 801abec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 801abf0:	bf04      	itt	eq
 801abf2:	0100      	lsleq	r0, r0, #4
 801abf4:	3304      	addeq	r3, #4
 801abf6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801abfa:	bf04      	itt	eq
 801abfc:	0080      	lsleq	r0, r0, #2
 801abfe:	3302      	addeq	r3, #2
 801ac00:	2800      	cmp	r0, #0
 801ac02:	db05      	blt.n	801ac10 <__hi0bits+0x38>
 801ac04:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801ac08:	f103 0301 	add.w	r3, r3, #1
 801ac0c:	bf08      	it	eq
 801ac0e:	2320      	moveq	r3, #32
 801ac10:	4618      	mov	r0, r3
 801ac12:	4770      	bx	lr
 801ac14:	2300      	movs	r3, #0
 801ac16:	e7e4      	b.n	801abe2 <__hi0bits+0xa>

0801ac18 <__lo0bits>:
 801ac18:	6803      	ldr	r3, [r0, #0]
 801ac1a:	f013 0207 	ands.w	r2, r3, #7
 801ac1e:	4601      	mov	r1, r0
 801ac20:	d00b      	beq.n	801ac3a <__lo0bits+0x22>
 801ac22:	07da      	lsls	r2, r3, #31
 801ac24:	d423      	bmi.n	801ac6e <__lo0bits+0x56>
 801ac26:	0798      	lsls	r0, r3, #30
 801ac28:	bf49      	itett	mi
 801ac2a:	085b      	lsrmi	r3, r3, #1
 801ac2c:	089b      	lsrpl	r3, r3, #2
 801ac2e:	2001      	movmi	r0, #1
 801ac30:	600b      	strmi	r3, [r1, #0]
 801ac32:	bf5c      	itt	pl
 801ac34:	600b      	strpl	r3, [r1, #0]
 801ac36:	2002      	movpl	r0, #2
 801ac38:	4770      	bx	lr
 801ac3a:	b298      	uxth	r0, r3
 801ac3c:	b9a8      	cbnz	r0, 801ac6a <__lo0bits+0x52>
 801ac3e:	0c1b      	lsrs	r3, r3, #16
 801ac40:	2010      	movs	r0, #16
 801ac42:	b2da      	uxtb	r2, r3
 801ac44:	b90a      	cbnz	r2, 801ac4a <__lo0bits+0x32>
 801ac46:	3008      	adds	r0, #8
 801ac48:	0a1b      	lsrs	r3, r3, #8
 801ac4a:	071a      	lsls	r2, r3, #28
 801ac4c:	bf04      	itt	eq
 801ac4e:	091b      	lsreq	r3, r3, #4
 801ac50:	3004      	addeq	r0, #4
 801ac52:	079a      	lsls	r2, r3, #30
 801ac54:	bf04      	itt	eq
 801ac56:	089b      	lsreq	r3, r3, #2
 801ac58:	3002      	addeq	r0, #2
 801ac5a:	07da      	lsls	r2, r3, #31
 801ac5c:	d403      	bmi.n	801ac66 <__lo0bits+0x4e>
 801ac5e:	085b      	lsrs	r3, r3, #1
 801ac60:	f100 0001 	add.w	r0, r0, #1
 801ac64:	d005      	beq.n	801ac72 <__lo0bits+0x5a>
 801ac66:	600b      	str	r3, [r1, #0]
 801ac68:	4770      	bx	lr
 801ac6a:	4610      	mov	r0, r2
 801ac6c:	e7e9      	b.n	801ac42 <__lo0bits+0x2a>
 801ac6e:	2000      	movs	r0, #0
 801ac70:	4770      	bx	lr
 801ac72:	2020      	movs	r0, #32
 801ac74:	4770      	bx	lr
	...

0801ac78 <__i2b>:
 801ac78:	b510      	push	{r4, lr}
 801ac7a:	460c      	mov	r4, r1
 801ac7c:	2101      	movs	r1, #1
 801ac7e:	f7ff ff37 	bl	801aaf0 <_Balloc>
 801ac82:	4602      	mov	r2, r0
 801ac84:	b928      	cbnz	r0, 801ac92 <__i2b+0x1a>
 801ac86:	4b05      	ldr	r3, [pc, #20]	; (801ac9c <__i2b+0x24>)
 801ac88:	4805      	ldr	r0, [pc, #20]	; (801aca0 <__i2b+0x28>)
 801ac8a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801ac8e:	f7fa fc01 	bl	8015494 <__assert_func>
 801ac92:	2301      	movs	r3, #1
 801ac94:	6144      	str	r4, [r0, #20]
 801ac96:	6103      	str	r3, [r0, #16]
 801ac98:	bd10      	pop	{r4, pc}
 801ac9a:	bf00      	nop
 801ac9c:	08025249 	.word	0x08025249
 801aca0:	080252bf 	.word	0x080252bf

0801aca4 <__multiply>:
 801aca4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801aca8:	4691      	mov	r9, r2
 801acaa:	690a      	ldr	r2, [r1, #16]
 801acac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801acb0:	429a      	cmp	r2, r3
 801acb2:	bfb8      	it	lt
 801acb4:	460b      	movlt	r3, r1
 801acb6:	460c      	mov	r4, r1
 801acb8:	bfbc      	itt	lt
 801acba:	464c      	movlt	r4, r9
 801acbc:	4699      	movlt	r9, r3
 801acbe:	6927      	ldr	r7, [r4, #16]
 801acc0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801acc4:	68a3      	ldr	r3, [r4, #8]
 801acc6:	6861      	ldr	r1, [r4, #4]
 801acc8:	eb07 060a 	add.w	r6, r7, sl
 801accc:	42b3      	cmp	r3, r6
 801acce:	b085      	sub	sp, #20
 801acd0:	bfb8      	it	lt
 801acd2:	3101      	addlt	r1, #1
 801acd4:	f7ff ff0c 	bl	801aaf0 <_Balloc>
 801acd8:	b930      	cbnz	r0, 801ace8 <__multiply+0x44>
 801acda:	4602      	mov	r2, r0
 801acdc:	4b44      	ldr	r3, [pc, #272]	; (801adf0 <__multiply+0x14c>)
 801acde:	4845      	ldr	r0, [pc, #276]	; (801adf4 <__multiply+0x150>)
 801ace0:	f240 115d 	movw	r1, #349	; 0x15d
 801ace4:	f7fa fbd6 	bl	8015494 <__assert_func>
 801ace8:	f100 0514 	add.w	r5, r0, #20
 801acec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 801acf0:	462b      	mov	r3, r5
 801acf2:	2200      	movs	r2, #0
 801acf4:	4543      	cmp	r3, r8
 801acf6:	d321      	bcc.n	801ad3c <__multiply+0x98>
 801acf8:	f104 0314 	add.w	r3, r4, #20
 801acfc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801ad00:	f109 0314 	add.w	r3, r9, #20
 801ad04:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801ad08:	9202      	str	r2, [sp, #8]
 801ad0a:	1b3a      	subs	r2, r7, r4
 801ad0c:	3a15      	subs	r2, #21
 801ad0e:	f022 0203 	bic.w	r2, r2, #3
 801ad12:	3204      	adds	r2, #4
 801ad14:	f104 0115 	add.w	r1, r4, #21
 801ad18:	428f      	cmp	r7, r1
 801ad1a:	bf38      	it	cc
 801ad1c:	2204      	movcc	r2, #4
 801ad1e:	9201      	str	r2, [sp, #4]
 801ad20:	9a02      	ldr	r2, [sp, #8]
 801ad22:	9303      	str	r3, [sp, #12]
 801ad24:	429a      	cmp	r2, r3
 801ad26:	d80c      	bhi.n	801ad42 <__multiply+0x9e>
 801ad28:	2e00      	cmp	r6, #0
 801ad2a:	dd03      	ble.n	801ad34 <__multiply+0x90>
 801ad2c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801ad30:	2b00      	cmp	r3, #0
 801ad32:	d05a      	beq.n	801adea <__multiply+0x146>
 801ad34:	6106      	str	r6, [r0, #16]
 801ad36:	b005      	add	sp, #20
 801ad38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ad3c:	f843 2b04 	str.w	r2, [r3], #4
 801ad40:	e7d8      	b.n	801acf4 <__multiply+0x50>
 801ad42:	f8b3 a000 	ldrh.w	sl, [r3]
 801ad46:	f1ba 0f00 	cmp.w	sl, #0
 801ad4a:	d024      	beq.n	801ad96 <__multiply+0xf2>
 801ad4c:	f104 0e14 	add.w	lr, r4, #20
 801ad50:	46a9      	mov	r9, r5
 801ad52:	f04f 0c00 	mov.w	ip, #0
 801ad56:	f85e 2b04 	ldr.w	r2, [lr], #4
 801ad5a:	f8d9 1000 	ldr.w	r1, [r9]
 801ad5e:	fa1f fb82 	uxth.w	fp, r2
 801ad62:	b289      	uxth	r1, r1
 801ad64:	fb0a 110b 	mla	r1, sl, fp, r1
 801ad68:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801ad6c:	f8d9 2000 	ldr.w	r2, [r9]
 801ad70:	4461      	add	r1, ip
 801ad72:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801ad76:	fb0a c20b 	mla	r2, sl, fp, ip
 801ad7a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801ad7e:	b289      	uxth	r1, r1
 801ad80:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 801ad84:	4577      	cmp	r7, lr
 801ad86:	f849 1b04 	str.w	r1, [r9], #4
 801ad8a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801ad8e:	d8e2      	bhi.n	801ad56 <__multiply+0xb2>
 801ad90:	9a01      	ldr	r2, [sp, #4]
 801ad92:	f845 c002 	str.w	ip, [r5, r2]
 801ad96:	9a03      	ldr	r2, [sp, #12]
 801ad98:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801ad9c:	3304      	adds	r3, #4
 801ad9e:	f1b9 0f00 	cmp.w	r9, #0
 801ada2:	d020      	beq.n	801ade6 <__multiply+0x142>
 801ada4:	6829      	ldr	r1, [r5, #0]
 801ada6:	f104 0c14 	add.w	ip, r4, #20
 801adaa:	46ae      	mov	lr, r5
 801adac:	f04f 0a00 	mov.w	sl, #0
 801adb0:	f8bc b000 	ldrh.w	fp, [ip]
 801adb4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801adb8:	fb09 220b 	mla	r2, r9, fp, r2
 801adbc:	4492      	add	sl, r2
 801adbe:	b289      	uxth	r1, r1
 801adc0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 801adc4:	f84e 1b04 	str.w	r1, [lr], #4
 801adc8:	f85c 2b04 	ldr.w	r2, [ip], #4
 801adcc:	f8be 1000 	ldrh.w	r1, [lr]
 801add0:	0c12      	lsrs	r2, r2, #16
 801add2:	fb09 1102 	mla	r1, r9, r2, r1
 801add6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801adda:	4567      	cmp	r7, ip
 801addc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801ade0:	d8e6      	bhi.n	801adb0 <__multiply+0x10c>
 801ade2:	9a01      	ldr	r2, [sp, #4]
 801ade4:	50a9      	str	r1, [r5, r2]
 801ade6:	3504      	adds	r5, #4
 801ade8:	e79a      	b.n	801ad20 <__multiply+0x7c>
 801adea:	3e01      	subs	r6, #1
 801adec:	e79c      	b.n	801ad28 <__multiply+0x84>
 801adee:	bf00      	nop
 801adf0:	08025249 	.word	0x08025249
 801adf4:	080252bf 	.word	0x080252bf

0801adf8 <__pow5mult>:
 801adf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801adfc:	4615      	mov	r5, r2
 801adfe:	f012 0203 	ands.w	r2, r2, #3
 801ae02:	4606      	mov	r6, r0
 801ae04:	460f      	mov	r7, r1
 801ae06:	d007      	beq.n	801ae18 <__pow5mult+0x20>
 801ae08:	4c1a      	ldr	r4, [pc, #104]	; (801ae74 <__pow5mult+0x7c>)
 801ae0a:	3a01      	subs	r2, #1
 801ae0c:	2300      	movs	r3, #0
 801ae0e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801ae12:	f7ff fe9b 	bl	801ab4c <__multadd>
 801ae16:	4607      	mov	r7, r0
 801ae18:	10ad      	asrs	r5, r5, #2
 801ae1a:	d027      	beq.n	801ae6c <__pow5mult+0x74>
 801ae1c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 801ae1e:	b944      	cbnz	r4, 801ae32 <__pow5mult+0x3a>
 801ae20:	f240 2171 	movw	r1, #625	; 0x271
 801ae24:	4630      	mov	r0, r6
 801ae26:	f7ff ff27 	bl	801ac78 <__i2b>
 801ae2a:	2300      	movs	r3, #0
 801ae2c:	64b0      	str	r0, [r6, #72]	; 0x48
 801ae2e:	4604      	mov	r4, r0
 801ae30:	6003      	str	r3, [r0, #0]
 801ae32:	f04f 0900 	mov.w	r9, #0
 801ae36:	07eb      	lsls	r3, r5, #31
 801ae38:	d50a      	bpl.n	801ae50 <__pow5mult+0x58>
 801ae3a:	4639      	mov	r1, r7
 801ae3c:	4622      	mov	r2, r4
 801ae3e:	4630      	mov	r0, r6
 801ae40:	f7ff ff30 	bl	801aca4 <__multiply>
 801ae44:	4639      	mov	r1, r7
 801ae46:	4680      	mov	r8, r0
 801ae48:	4630      	mov	r0, r6
 801ae4a:	f7ff fe76 	bl	801ab3a <_Bfree>
 801ae4e:	4647      	mov	r7, r8
 801ae50:	106d      	asrs	r5, r5, #1
 801ae52:	d00b      	beq.n	801ae6c <__pow5mult+0x74>
 801ae54:	6820      	ldr	r0, [r4, #0]
 801ae56:	b938      	cbnz	r0, 801ae68 <__pow5mult+0x70>
 801ae58:	4622      	mov	r2, r4
 801ae5a:	4621      	mov	r1, r4
 801ae5c:	4630      	mov	r0, r6
 801ae5e:	f7ff ff21 	bl	801aca4 <__multiply>
 801ae62:	6020      	str	r0, [r4, #0]
 801ae64:	f8c0 9000 	str.w	r9, [r0]
 801ae68:	4604      	mov	r4, r0
 801ae6a:	e7e4      	b.n	801ae36 <__pow5mult+0x3e>
 801ae6c:	4638      	mov	r0, r7
 801ae6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801ae72:	bf00      	nop
 801ae74:	08025410 	.word	0x08025410

0801ae78 <__lshift>:
 801ae78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801ae7c:	460c      	mov	r4, r1
 801ae7e:	6849      	ldr	r1, [r1, #4]
 801ae80:	6923      	ldr	r3, [r4, #16]
 801ae82:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801ae86:	68a3      	ldr	r3, [r4, #8]
 801ae88:	4607      	mov	r7, r0
 801ae8a:	4691      	mov	r9, r2
 801ae8c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801ae90:	f108 0601 	add.w	r6, r8, #1
 801ae94:	42b3      	cmp	r3, r6
 801ae96:	db0b      	blt.n	801aeb0 <__lshift+0x38>
 801ae98:	4638      	mov	r0, r7
 801ae9a:	f7ff fe29 	bl	801aaf0 <_Balloc>
 801ae9e:	4605      	mov	r5, r0
 801aea0:	b948      	cbnz	r0, 801aeb6 <__lshift+0x3e>
 801aea2:	4602      	mov	r2, r0
 801aea4:	4b2a      	ldr	r3, [pc, #168]	; (801af50 <__lshift+0xd8>)
 801aea6:	482b      	ldr	r0, [pc, #172]	; (801af54 <__lshift+0xdc>)
 801aea8:	f240 11d9 	movw	r1, #473	; 0x1d9
 801aeac:	f7fa faf2 	bl	8015494 <__assert_func>
 801aeb0:	3101      	adds	r1, #1
 801aeb2:	005b      	lsls	r3, r3, #1
 801aeb4:	e7ee      	b.n	801ae94 <__lshift+0x1c>
 801aeb6:	2300      	movs	r3, #0
 801aeb8:	f100 0114 	add.w	r1, r0, #20
 801aebc:	f100 0210 	add.w	r2, r0, #16
 801aec0:	4618      	mov	r0, r3
 801aec2:	4553      	cmp	r3, sl
 801aec4:	db37      	blt.n	801af36 <__lshift+0xbe>
 801aec6:	6920      	ldr	r0, [r4, #16]
 801aec8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801aecc:	f104 0314 	add.w	r3, r4, #20
 801aed0:	f019 091f 	ands.w	r9, r9, #31
 801aed4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801aed8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 801aedc:	d02f      	beq.n	801af3e <__lshift+0xc6>
 801aede:	f1c9 0e20 	rsb	lr, r9, #32
 801aee2:	468a      	mov	sl, r1
 801aee4:	f04f 0c00 	mov.w	ip, #0
 801aee8:	681a      	ldr	r2, [r3, #0]
 801aeea:	fa02 f209 	lsl.w	r2, r2, r9
 801aeee:	ea42 020c 	orr.w	r2, r2, ip
 801aef2:	f84a 2b04 	str.w	r2, [sl], #4
 801aef6:	f853 2b04 	ldr.w	r2, [r3], #4
 801aefa:	4298      	cmp	r0, r3
 801aefc:	fa22 fc0e 	lsr.w	ip, r2, lr
 801af00:	d8f2      	bhi.n	801aee8 <__lshift+0x70>
 801af02:	1b03      	subs	r3, r0, r4
 801af04:	3b15      	subs	r3, #21
 801af06:	f023 0303 	bic.w	r3, r3, #3
 801af0a:	3304      	adds	r3, #4
 801af0c:	f104 0215 	add.w	r2, r4, #21
 801af10:	4290      	cmp	r0, r2
 801af12:	bf38      	it	cc
 801af14:	2304      	movcc	r3, #4
 801af16:	f841 c003 	str.w	ip, [r1, r3]
 801af1a:	f1bc 0f00 	cmp.w	ip, #0
 801af1e:	d001      	beq.n	801af24 <__lshift+0xac>
 801af20:	f108 0602 	add.w	r6, r8, #2
 801af24:	3e01      	subs	r6, #1
 801af26:	4638      	mov	r0, r7
 801af28:	612e      	str	r6, [r5, #16]
 801af2a:	4621      	mov	r1, r4
 801af2c:	f7ff fe05 	bl	801ab3a <_Bfree>
 801af30:	4628      	mov	r0, r5
 801af32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801af36:	f842 0f04 	str.w	r0, [r2, #4]!
 801af3a:	3301      	adds	r3, #1
 801af3c:	e7c1      	b.n	801aec2 <__lshift+0x4a>
 801af3e:	3904      	subs	r1, #4
 801af40:	f853 2b04 	ldr.w	r2, [r3], #4
 801af44:	f841 2f04 	str.w	r2, [r1, #4]!
 801af48:	4298      	cmp	r0, r3
 801af4a:	d8f9      	bhi.n	801af40 <__lshift+0xc8>
 801af4c:	e7ea      	b.n	801af24 <__lshift+0xac>
 801af4e:	bf00      	nop
 801af50:	08025249 	.word	0x08025249
 801af54:	080252bf 	.word	0x080252bf

0801af58 <__mcmp>:
 801af58:	b530      	push	{r4, r5, lr}
 801af5a:	6902      	ldr	r2, [r0, #16]
 801af5c:	690c      	ldr	r4, [r1, #16]
 801af5e:	1b12      	subs	r2, r2, r4
 801af60:	d10e      	bne.n	801af80 <__mcmp+0x28>
 801af62:	f100 0314 	add.w	r3, r0, #20
 801af66:	3114      	adds	r1, #20
 801af68:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801af6c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801af70:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801af74:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 801af78:	42a5      	cmp	r5, r4
 801af7a:	d003      	beq.n	801af84 <__mcmp+0x2c>
 801af7c:	d305      	bcc.n	801af8a <__mcmp+0x32>
 801af7e:	2201      	movs	r2, #1
 801af80:	4610      	mov	r0, r2
 801af82:	bd30      	pop	{r4, r5, pc}
 801af84:	4283      	cmp	r3, r0
 801af86:	d3f3      	bcc.n	801af70 <__mcmp+0x18>
 801af88:	e7fa      	b.n	801af80 <__mcmp+0x28>
 801af8a:	f04f 32ff 	mov.w	r2, #4294967295
 801af8e:	e7f7      	b.n	801af80 <__mcmp+0x28>

0801af90 <__mdiff>:
 801af90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801af94:	460c      	mov	r4, r1
 801af96:	4606      	mov	r6, r0
 801af98:	4611      	mov	r1, r2
 801af9a:	4620      	mov	r0, r4
 801af9c:	4690      	mov	r8, r2
 801af9e:	f7ff ffdb 	bl	801af58 <__mcmp>
 801afa2:	1e05      	subs	r5, r0, #0
 801afa4:	d110      	bne.n	801afc8 <__mdiff+0x38>
 801afa6:	4629      	mov	r1, r5
 801afa8:	4630      	mov	r0, r6
 801afaa:	f7ff fda1 	bl	801aaf0 <_Balloc>
 801afae:	b930      	cbnz	r0, 801afbe <__mdiff+0x2e>
 801afb0:	4b3a      	ldr	r3, [pc, #232]	; (801b09c <__mdiff+0x10c>)
 801afb2:	4602      	mov	r2, r0
 801afb4:	f240 2132 	movw	r1, #562	; 0x232
 801afb8:	4839      	ldr	r0, [pc, #228]	; (801b0a0 <__mdiff+0x110>)
 801afba:	f7fa fa6b 	bl	8015494 <__assert_func>
 801afbe:	2301      	movs	r3, #1
 801afc0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801afc4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801afc8:	bfa4      	itt	ge
 801afca:	4643      	movge	r3, r8
 801afcc:	46a0      	movge	r8, r4
 801afce:	4630      	mov	r0, r6
 801afd0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801afd4:	bfa6      	itte	ge
 801afd6:	461c      	movge	r4, r3
 801afd8:	2500      	movge	r5, #0
 801afda:	2501      	movlt	r5, #1
 801afdc:	f7ff fd88 	bl	801aaf0 <_Balloc>
 801afe0:	b920      	cbnz	r0, 801afec <__mdiff+0x5c>
 801afe2:	4b2e      	ldr	r3, [pc, #184]	; (801b09c <__mdiff+0x10c>)
 801afe4:	4602      	mov	r2, r0
 801afe6:	f44f 7110 	mov.w	r1, #576	; 0x240
 801afea:	e7e5      	b.n	801afb8 <__mdiff+0x28>
 801afec:	f8d8 7010 	ldr.w	r7, [r8, #16]
 801aff0:	6926      	ldr	r6, [r4, #16]
 801aff2:	60c5      	str	r5, [r0, #12]
 801aff4:	f104 0914 	add.w	r9, r4, #20
 801aff8:	f108 0514 	add.w	r5, r8, #20
 801affc:	f100 0e14 	add.w	lr, r0, #20
 801b000:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 801b004:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 801b008:	f108 0210 	add.w	r2, r8, #16
 801b00c:	46f2      	mov	sl, lr
 801b00e:	2100      	movs	r1, #0
 801b010:	f859 3b04 	ldr.w	r3, [r9], #4
 801b014:	f852 bf04 	ldr.w	fp, [r2, #4]!
 801b018:	fa1f f883 	uxth.w	r8, r3
 801b01c:	fa11 f18b 	uxtah	r1, r1, fp
 801b020:	0c1b      	lsrs	r3, r3, #16
 801b022:	eba1 0808 	sub.w	r8, r1, r8
 801b026:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 801b02a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 801b02e:	fa1f f888 	uxth.w	r8, r8
 801b032:	1419      	asrs	r1, r3, #16
 801b034:	454e      	cmp	r6, r9
 801b036:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 801b03a:	f84a 3b04 	str.w	r3, [sl], #4
 801b03e:	d8e7      	bhi.n	801b010 <__mdiff+0x80>
 801b040:	1b33      	subs	r3, r6, r4
 801b042:	3b15      	subs	r3, #21
 801b044:	f023 0303 	bic.w	r3, r3, #3
 801b048:	3304      	adds	r3, #4
 801b04a:	3415      	adds	r4, #21
 801b04c:	42a6      	cmp	r6, r4
 801b04e:	bf38      	it	cc
 801b050:	2304      	movcc	r3, #4
 801b052:	441d      	add	r5, r3
 801b054:	4473      	add	r3, lr
 801b056:	469e      	mov	lr, r3
 801b058:	462e      	mov	r6, r5
 801b05a:	4566      	cmp	r6, ip
 801b05c:	d30e      	bcc.n	801b07c <__mdiff+0xec>
 801b05e:	f10c 0203 	add.w	r2, ip, #3
 801b062:	1b52      	subs	r2, r2, r5
 801b064:	f022 0203 	bic.w	r2, r2, #3
 801b068:	3d03      	subs	r5, #3
 801b06a:	45ac      	cmp	ip, r5
 801b06c:	bf38      	it	cc
 801b06e:	2200      	movcc	r2, #0
 801b070:	441a      	add	r2, r3
 801b072:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801b076:	b17b      	cbz	r3, 801b098 <__mdiff+0x108>
 801b078:	6107      	str	r7, [r0, #16]
 801b07a:	e7a3      	b.n	801afc4 <__mdiff+0x34>
 801b07c:	f856 8b04 	ldr.w	r8, [r6], #4
 801b080:	fa11 f288 	uxtah	r2, r1, r8
 801b084:	1414      	asrs	r4, r2, #16
 801b086:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 801b08a:	b292      	uxth	r2, r2
 801b08c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 801b090:	f84e 2b04 	str.w	r2, [lr], #4
 801b094:	1421      	asrs	r1, r4, #16
 801b096:	e7e0      	b.n	801b05a <__mdiff+0xca>
 801b098:	3f01      	subs	r7, #1
 801b09a:	e7ea      	b.n	801b072 <__mdiff+0xe2>
 801b09c:	08025249 	.word	0x08025249
 801b0a0:	080252bf 	.word	0x080252bf

0801b0a4 <__d2b>:
 801b0a4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b0a8:	4689      	mov	r9, r1
 801b0aa:	2101      	movs	r1, #1
 801b0ac:	ec57 6b10 	vmov	r6, r7, d0
 801b0b0:	4690      	mov	r8, r2
 801b0b2:	f7ff fd1d 	bl	801aaf0 <_Balloc>
 801b0b6:	4604      	mov	r4, r0
 801b0b8:	b930      	cbnz	r0, 801b0c8 <__d2b+0x24>
 801b0ba:	4602      	mov	r2, r0
 801b0bc:	4b25      	ldr	r3, [pc, #148]	; (801b154 <__d2b+0xb0>)
 801b0be:	4826      	ldr	r0, [pc, #152]	; (801b158 <__d2b+0xb4>)
 801b0c0:	f240 310a 	movw	r1, #778	; 0x30a
 801b0c4:	f7fa f9e6 	bl	8015494 <__assert_func>
 801b0c8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 801b0cc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801b0d0:	bb35      	cbnz	r5, 801b120 <__d2b+0x7c>
 801b0d2:	2e00      	cmp	r6, #0
 801b0d4:	9301      	str	r3, [sp, #4]
 801b0d6:	d028      	beq.n	801b12a <__d2b+0x86>
 801b0d8:	4668      	mov	r0, sp
 801b0da:	9600      	str	r6, [sp, #0]
 801b0dc:	f7ff fd9c 	bl	801ac18 <__lo0bits>
 801b0e0:	9900      	ldr	r1, [sp, #0]
 801b0e2:	b300      	cbz	r0, 801b126 <__d2b+0x82>
 801b0e4:	9a01      	ldr	r2, [sp, #4]
 801b0e6:	f1c0 0320 	rsb	r3, r0, #32
 801b0ea:	fa02 f303 	lsl.w	r3, r2, r3
 801b0ee:	430b      	orrs	r3, r1
 801b0f0:	40c2      	lsrs	r2, r0
 801b0f2:	6163      	str	r3, [r4, #20]
 801b0f4:	9201      	str	r2, [sp, #4]
 801b0f6:	9b01      	ldr	r3, [sp, #4]
 801b0f8:	61a3      	str	r3, [r4, #24]
 801b0fa:	2b00      	cmp	r3, #0
 801b0fc:	bf14      	ite	ne
 801b0fe:	2202      	movne	r2, #2
 801b100:	2201      	moveq	r2, #1
 801b102:	6122      	str	r2, [r4, #16]
 801b104:	b1d5      	cbz	r5, 801b13c <__d2b+0x98>
 801b106:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801b10a:	4405      	add	r5, r0
 801b10c:	f8c9 5000 	str.w	r5, [r9]
 801b110:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801b114:	f8c8 0000 	str.w	r0, [r8]
 801b118:	4620      	mov	r0, r4
 801b11a:	b003      	add	sp, #12
 801b11c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b120:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801b124:	e7d5      	b.n	801b0d2 <__d2b+0x2e>
 801b126:	6161      	str	r1, [r4, #20]
 801b128:	e7e5      	b.n	801b0f6 <__d2b+0x52>
 801b12a:	a801      	add	r0, sp, #4
 801b12c:	f7ff fd74 	bl	801ac18 <__lo0bits>
 801b130:	9b01      	ldr	r3, [sp, #4]
 801b132:	6163      	str	r3, [r4, #20]
 801b134:	2201      	movs	r2, #1
 801b136:	6122      	str	r2, [r4, #16]
 801b138:	3020      	adds	r0, #32
 801b13a:	e7e3      	b.n	801b104 <__d2b+0x60>
 801b13c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801b140:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801b144:	f8c9 0000 	str.w	r0, [r9]
 801b148:	6918      	ldr	r0, [r3, #16]
 801b14a:	f7ff fd45 	bl	801abd8 <__hi0bits>
 801b14e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801b152:	e7df      	b.n	801b114 <__d2b+0x70>
 801b154:	08025249 	.word	0x08025249
 801b158:	080252bf 	.word	0x080252bf

0801b15c <frexp>:
 801b15c:	b570      	push	{r4, r5, r6, lr}
 801b15e:	2100      	movs	r1, #0
 801b160:	ec55 4b10 	vmov	r4, r5, d0
 801b164:	6001      	str	r1, [r0, #0]
 801b166:	4916      	ldr	r1, [pc, #88]	; (801b1c0 <frexp+0x64>)
 801b168:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 801b16c:	428a      	cmp	r2, r1
 801b16e:	4606      	mov	r6, r0
 801b170:	462b      	mov	r3, r5
 801b172:	dc22      	bgt.n	801b1ba <frexp+0x5e>
 801b174:	ee10 1a10 	vmov	r1, s0
 801b178:	4311      	orrs	r1, r2
 801b17a:	d01e      	beq.n	801b1ba <frexp+0x5e>
 801b17c:	4911      	ldr	r1, [pc, #68]	; (801b1c4 <frexp+0x68>)
 801b17e:	4029      	ands	r1, r5
 801b180:	b969      	cbnz	r1, 801b19e <frexp+0x42>
 801b182:	4b11      	ldr	r3, [pc, #68]	; (801b1c8 <frexp+0x6c>)
 801b184:	2200      	movs	r2, #0
 801b186:	ee10 0a10 	vmov	r0, s0
 801b18a:	4629      	mov	r1, r5
 801b18c:	f7e5 fa34 	bl	80005f8 <__aeabi_dmul>
 801b190:	460b      	mov	r3, r1
 801b192:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 801b196:	f06f 0135 	mvn.w	r1, #53	; 0x35
 801b19a:	4604      	mov	r4, r0
 801b19c:	6031      	str	r1, [r6, #0]
 801b19e:	6831      	ldr	r1, [r6, #0]
 801b1a0:	1512      	asrs	r2, r2, #20
 801b1a2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801b1a6:	f2a2 32fe 	subw	r2, r2, #1022	; 0x3fe
 801b1aa:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801b1ae:	440a      	add	r2, r1
 801b1b0:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 801b1b4:	6032      	str	r2, [r6, #0]
 801b1b6:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 801b1ba:	ec45 4b10 	vmov	d0, r4, r5
 801b1be:	bd70      	pop	{r4, r5, r6, pc}
 801b1c0:	7fefffff 	.word	0x7fefffff
 801b1c4:	7ff00000 	.word	0x7ff00000
 801b1c8:	43500000 	.word	0x43500000

0801b1cc <_raise_r>:
 801b1cc:	291f      	cmp	r1, #31
 801b1ce:	b538      	push	{r3, r4, r5, lr}
 801b1d0:	4604      	mov	r4, r0
 801b1d2:	460d      	mov	r5, r1
 801b1d4:	d904      	bls.n	801b1e0 <_raise_r+0x14>
 801b1d6:	2316      	movs	r3, #22
 801b1d8:	6003      	str	r3, [r0, #0]
 801b1da:	f04f 30ff 	mov.w	r0, #4294967295
 801b1de:	bd38      	pop	{r3, r4, r5, pc}
 801b1e0:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 801b1e4:	b112      	cbz	r2, 801b1ec <_raise_r+0x20>
 801b1e6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801b1ea:	b94b      	cbnz	r3, 801b200 <_raise_r+0x34>
 801b1ec:	4620      	mov	r0, r4
 801b1ee:	f000 f831 	bl	801b254 <_getpid_r>
 801b1f2:	462a      	mov	r2, r5
 801b1f4:	4601      	mov	r1, r0
 801b1f6:	4620      	mov	r0, r4
 801b1f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801b1fc:	f000 b818 	b.w	801b230 <_kill_r>
 801b200:	2b01      	cmp	r3, #1
 801b202:	d00a      	beq.n	801b21a <_raise_r+0x4e>
 801b204:	1c59      	adds	r1, r3, #1
 801b206:	d103      	bne.n	801b210 <_raise_r+0x44>
 801b208:	2316      	movs	r3, #22
 801b20a:	6003      	str	r3, [r0, #0]
 801b20c:	2001      	movs	r0, #1
 801b20e:	e7e6      	b.n	801b1de <_raise_r+0x12>
 801b210:	2400      	movs	r4, #0
 801b212:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801b216:	4628      	mov	r0, r5
 801b218:	4798      	blx	r3
 801b21a:	2000      	movs	r0, #0
 801b21c:	e7df      	b.n	801b1de <_raise_r+0x12>
	...

0801b220 <raise>:
 801b220:	4b02      	ldr	r3, [pc, #8]	; (801b22c <raise+0xc>)
 801b222:	4601      	mov	r1, r0
 801b224:	6818      	ldr	r0, [r3, #0]
 801b226:	f7ff bfd1 	b.w	801b1cc <_raise_r>
 801b22a:	bf00      	nop
 801b22c:	20000050 	.word	0x20000050

0801b230 <_kill_r>:
 801b230:	b538      	push	{r3, r4, r5, lr}
 801b232:	4d07      	ldr	r5, [pc, #28]	; (801b250 <_kill_r+0x20>)
 801b234:	2300      	movs	r3, #0
 801b236:	4604      	mov	r4, r0
 801b238:	4608      	mov	r0, r1
 801b23a:	4611      	mov	r1, r2
 801b23c:	602b      	str	r3, [r5, #0]
 801b23e:	f002 f98d 	bl	801d55c <_kill>
 801b242:	1c43      	adds	r3, r0, #1
 801b244:	d102      	bne.n	801b24c <_kill_r+0x1c>
 801b246:	682b      	ldr	r3, [r5, #0]
 801b248:	b103      	cbz	r3, 801b24c <_kill_r+0x1c>
 801b24a:	6023      	str	r3, [r4, #0]
 801b24c:	bd38      	pop	{r3, r4, r5, pc}
 801b24e:	bf00      	nop
 801b250:	20001c70 	.word	0x20001c70

0801b254 <_getpid_r>:
 801b254:	f002 b97a 	b.w	801d54c <_getpid>

0801b258 <__sread>:
 801b258:	b510      	push	{r4, lr}
 801b25a:	460c      	mov	r4, r1
 801b25c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b260:	f000 fa16 	bl	801b690 <_read_r>
 801b264:	2800      	cmp	r0, #0
 801b266:	bfab      	itete	ge
 801b268:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 801b26a:	89a3      	ldrhlt	r3, [r4, #12]
 801b26c:	181b      	addge	r3, r3, r0
 801b26e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801b272:	bfac      	ite	ge
 801b274:	6523      	strge	r3, [r4, #80]	; 0x50
 801b276:	81a3      	strhlt	r3, [r4, #12]
 801b278:	bd10      	pop	{r4, pc}

0801b27a <__swrite>:
 801b27a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b27e:	461f      	mov	r7, r3
 801b280:	898b      	ldrh	r3, [r1, #12]
 801b282:	05db      	lsls	r3, r3, #23
 801b284:	4605      	mov	r5, r0
 801b286:	460c      	mov	r4, r1
 801b288:	4616      	mov	r6, r2
 801b28a:	d505      	bpl.n	801b298 <__swrite+0x1e>
 801b28c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b290:	2302      	movs	r3, #2
 801b292:	2200      	movs	r2, #0
 801b294:	f000 f9ea 	bl	801b66c <_lseek_r>
 801b298:	89a3      	ldrh	r3, [r4, #12]
 801b29a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801b29e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801b2a2:	81a3      	strh	r3, [r4, #12]
 801b2a4:	4632      	mov	r2, r6
 801b2a6:	463b      	mov	r3, r7
 801b2a8:	4628      	mov	r0, r5
 801b2aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b2ae:	f000 b8c9 	b.w	801b444 <_write_r>

0801b2b2 <__sseek>:
 801b2b2:	b510      	push	{r4, lr}
 801b2b4:	460c      	mov	r4, r1
 801b2b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b2ba:	f000 f9d7 	bl	801b66c <_lseek_r>
 801b2be:	1c43      	adds	r3, r0, #1
 801b2c0:	89a3      	ldrh	r3, [r4, #12]
 801b2c2:	bf15      	itete	ne
 801b2c4:	6520      	strne	r0, [r4, #80]	; 0x50
 801b2c6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801b2ca:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801b2ce:	81a3      	strheq	r3, [r4, #12]
 801b2d0:	bf18      	it	ne
 801b2d2:	81a3      	strhne	r3, [r4, #12]
 801b2d4:	bd10      	pop	{r4, pc}

0801b2d6 <__sclose>:
 801b2d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801b2da:	f000 b93d 	b.w	801b558 <_close_r>

0801b2de <strncpy>:
 801b2de:	b510      	push	{r4, lr}
 801b2e0:	3901      	subs	r1, #1
 801b2e2:	4603      	mov	r3, r0
 801b2e4:	b132      	cbz	r2, 801b2f4 <strncpy+0x16>
 801b2e6:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801b2ea:	f803 4b01 	strb.w	r4, [r3], #1
 801b2ee:	3a01      	subs	r2, #1
 801b2f0:	2c00      	cmp	r4, #0
 801b2f2:	d1f7      	bne.n	801b2e4 <strncpy+0x6>
 801b2f4:	441a      	add	r2, r3
 801b2f6:	2100      	movs	r1, #0
 801b2f8:	4293      	cmp	r3, r2
 801b2fa:	d100      	bne.n	801b2fe <strncpy+0x20>
 801b2fc:	bd10      	pop	{r4, pc}
 801b2fe:	f803 1b01 	strb.w	r1, [r3], #1
 801b302:	e7f9      	b.n	801b2f8 <strncpy+0x1a>

0801b304 <__ssprint_r>:
 801b304:	6893      	ldr	r3, [r2, #8]
 801b306:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b30a:	4680      	mov	r8, r0
 801b30c:	460c      	mov	r4, r1
 801b30e:	4617      	mov	r7, r2
 801b310:	2b00      	cmp	r3, #0
 801b312:	d061      	beq.n	801b3d8 <__ssprint_r+0xd4>
 801b314:	2300      	movs	r3, #0
 801b316:	f8d2 a000 	ldr.w	sl, [r2]
 801b31a:	9301      	str	r3, [sp, #4]
 801b31c:	469b      	mov	fp, r3
 801b31e:	f1bb 0f00 	cmp.w	fp, #0
 801b322:	d02b      	beq.n	801b37c <__ssprint_r+0x78>
 801b324:	68a6      	ldr	r6, [r4, #8]
 801b326:	455e      	cmp	r6, fp
 801b328:	d844      	bhi.n	801b3b4 <__ssprint_r+0xb0>
 801b32a:	89a2      	ldrh	r2, [r4, #12]
 801b32c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801b330:	d03e      	beq.n	801b3b0 <__ssprint_r+0xac>
 801b332:	6820      	ldr	r0, [r4, #0]
 801b334:	6921      	ldr	r1, [r4, #16]
 801b336:	6965      	ldr	r5, [r4, #20]
 801b338:	eba0 0901 	sub.w	r9, r0, r1
 801b33c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b340:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801b344:	f109 0001 	add.w	r0, r9, #1
 801b348:	106d      	asrs	r5, r5, #1
 801b34a:	4458      	add	r0, fp
 801b34c:	4285      	cmp	r5, r0
 801b34e:	bf38      	it	cc
 801b350:	4605      	movcc	r5, r0
 801b352:	0553      	lsls	r3, r2, #21
 801b354:	d545      	bpl.n	801b3e2 <__ssprint_r+0xde>
 801b356:	4629      	mov	r1, r5
 801b358:	4640      	mov	r0, r8
 801b35a:	f7fa fa43 	bl	80157e4 <_malloc_r>
 801b35e:	4606      	mov	r6, r0
 801b360:	b9a0      	cbnz	r0, 801b38c <__ssprint_r+0x88>
 801b362:	230c      	movs	r3, #12
 801b364:	f8c8 3000 	str.w	r3, [r8]
 801b368:	89a3      	ldrh	r3, [r4, #12]
 801b36a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801b36e:	81a3      	strh	r3, [r4, #12]
 801b370:	2300      	movs	r3, #0
 801b372:	e9c7 3301 	strd	r3, r3, [r7, #4]
 801b376:	f04f 30ff 	mov.w	r0, #4294967295
 801b37a:	e02f      	b.n	801b3dc <__ssprint_r+0xd8>
 801b37c:	f8da 3000 	ldr.w	r3, [sl]
 801b380:	f8da b004 	ldr.w	fp, [sl, #4]
 801b384:	9301      	str	r3, [sp, #4]
 801b386:	f10a 0a08 	add.w	sl, sl, #8
 801b38a:	e7c8      	b.n	801b31e <__ssprint_r+0x1a>
 801b38c:	464a      	mov	r2, r9
 801b38e:	6921      	ldr	r1, [r4, #16]
 801b390:	f7fa fc74 	bl	8015c7c <memcpy>
 801b394:	89a2      	ldrh	r2, [r4, #12]
 801b396:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 801b39a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 801b39e:	81a2      	strh	r2, [r4, #12]
 801b3a0:	6126      	str	r6, [r4, #16]
 801b3a2:	6165      	str	r5, [r4, #20]
 801b3a4:	444e      	add	r6, r9
 801b3a6:	eba5 0509 	sub.w	r5, r5, r9
 801b3aa:	6026      	str	r6, [r4, #0]
 801b3ac:	60a5      	str	r5, [r4, #8]
 801b3ae:	465e      	mov	r6, fp
 801b3b0:	455e      	cmp	r6, fp
 801b3b2:	d900      	bls.n	801b3b6 <__ssprint_r+0xb2>
 801b3b4:	465e      	mov	r6, fp
 801b3b6:	4632      	mov	r2, r6
 801b3b8:	9901      	ldr	r1, [sp, #4]
 801b3ba:	6820      	ldr	r0, [r4, #0]
 801b3bc:	f7fa fc6c 	bl	8015c98 <memmove>
 801b3c0:	68a2      	ldr	r2, [r4, #8]
 801b3c2:	1b92      	subs	r2, r2, r6
 801b3c4:	60a2      	str	r2, [r4, #8]
 801b3c6:	6822      	ldr	r2, [r4, #0]
 801b3c8:	4432      	add	r2, r6
 801b3ca:	6022      	str	r2, [r4, #0]
 801b3cc:	68ba      	ldr	r2, [r7, #8]
 801b3ce:	eba2 030b 	sub.w	r3, r2, fp
 801b3d2:	60bb      	str	r3, [r7, #8]
 801b3d4:	2b00      	cmp	r3, #0
 801b3d6:	d1d1      	bne.n	801b37c <__ssprint_r+0x78>
 801b3d8:	2000      	movs	r0, #0
 801b3da:	6078      	str	r0, [r7, #4]
 801b3dc:	b003      	add	sp, #12
 801b3de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b3e2:	462a      	mov	r2, r5
 801b3e4:	4640      	mov	r0, r8
 801b3e6:	f7fa fce5 	bl	8015db4 <_realloc_r>
 801b3ea:	4606      	mov	r6, r0
 801b3ec:	2800      	cmp	r0, #0
 801b3ee:	d1d7      	bne.n	801b3a0 <__ssprint_r+0x9c>
 801b3f0:	6921      	ldr	r1, [r4, #16]
 801b3f2:	4640      	mov	r0, r8
 801b3f4:	f7ff fa0c 	bl	801a810 <_free_r>
 801b3f8:	e7b3      	b.n	801b362 <__ssprint_r+0x5e>
	...

0801b3fc <_wcrtomb_r>:
 801b3fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b3fe:	4c09      	ldr	r4, [pc, #36]	; (801b424 <_wcrtomb_r+0x28>)
 801b400:	b085      	sub	sp, #20
 801b402:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 801b406:	4605      	mov	r5, r0
 801b408:	461e      	mov	r6, r3
 801b40a:	b909      	cbnz	r1, 801b410 <_wcrtomb_r+0x14>
 801b40c:	460a      	mov	r2, r1
 801b40e:	a901      	add	r1, sp, #4
 801b410:	47b8      	blx	r7
 801b412:	1c43      	adds	r3, r0, #1
 801b414:	bf01      	itttt	eq
 801b416:	2300      	moveq	r3, #0
 801b418:	6033      	streq	r3, [r6, #0]
 801b41a:	238a      	moveq	r3, #138	; 0x8a
 801b41c:	602b      	streq	r3, [r5, #0]
 801b41e:	b005      	add	sp, #20
 801b420:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b422:	bf00      	nop
 801b424:	20000894 	.word	0x20000894

0801b428 <__ascii_wctomb>:
 801b428:	b149      	cbz	r1, 801b43e <__ascii_wctomb+0x16>
 801b42a:	2aff      	cmp	r2, #255	; 0xff
 801b42c:	bf85      	ittet	hi
 801b42e:	238a      	movhi	r3, #138	; 0x8a
 801b430:	6003      	strhi	r3, [r0, #0]
 801b432:	700a      	strbls	r2, [r1, #0]
 801b434:	f04f 30ff 	movhi.w	r0, #4294967295
 801b438:	bf98      	it	ls
 801b43a:	2001      	movls	r0, #1
 801b43c:	4770      	bx	lr
 801b43e:	4608      	mov	r0, r1
 801b440:	4770      	bx	lr
	...

0801b444 <_write_r>:
 801b444:	b538      	push	{r3, r4, r5, lr}
 801b446:	4d07      	ldr	r5, [pc, #28]	; (801b464 <_write_r+0x20>)
 801b448:	4604      	mov	r4, r0
 801b44a:	4608      	mov	r0, r1
 801b44c:	4611      	mov	r1, r2
 801b44e:	2200      	movs	r2, #0
 801b450:	602a      	str	r2, [r5, #0]
 801b452:	461a      	mov	r2, r3
 801b454:	f7f9 f8dc 	bl	8014610 <_write>
 801b458:	1c43      	adds	r3, r0, #1
 801b45a:	d102      	bne.n	801b462 <_write_r+0x1e>
 801b45c:	682b      	ldr	r3, [r5, #0]
 801b45e:	b103      	cbz	r3, 801b462 <_write_r+0x1e>
 801b460:	6023      	str	r3, [r4, #0]
 801b462:	bd38      	pop	{r3, r4, r5, pc}
 801b464:	20001c70 	.word	0x20001c70

0801b468 <__register_exitproc>:
 801b468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b46c:	f8df a078 	ldr.w	sl, [pc, #120]	; 801b4e8 <__register_exitproc+0x80>
 801b470:	4606      	mov	r6, r0
 801b472:	f8da 0000 	ldr.w	r0, [sl]
 801b476:	4698      	mov	r8, r3
 801b478:	460f      	mov	r7, r1
 801b47a:	4691      	mov	r9, r2
 801b47c:	f7fa f9b0 	bl	80157e0 <__retarget_lock_acquire_recursive>
 801b480:	4b18      	ldr	r3, [pc, #96]	; (801b4e4 <__register_exitproc+0x7c>)
 801b482:	681b      	ldr	r3, [r3, #0]
 801b484:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 801b488:	b91c      	cbnz	r4, 801b492 <__register_exitproc+0x2a>
 801b48a:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 801b48e:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 801b492:	6865      	ldr	r5, [r4, #4]
 801b494:	f8da 0000 	ldr.w	r0, [sl]
 801b498:	2d1f      	cmp	r5, #31
 801b49a:	dd05      	ble.n	801b4a8 <__register_exitproc+0x40>
 801b49c:	f7fa f9a1 	bl	80157e2 <__retarget_lock_release_recursive>
 801b4a0:	f04f 30ff 	mov.w	r0, #4294967295
 801b4a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b4a8:	b19e      	cbz	r6, 801b4d2 <__register_exitproc+0x6a>
 801b4aa:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 801b4ae:	2201      	movs	r2, #1
 801b4b0:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 801b4b4:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 801b4b8:	40aa      	lsls	r2, r5
 801b4ba:	4313      	orrs	r3, r2
 801b4bc:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 801b4c0:	2e02      	cmp	r6, #2
 801b4c2:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 801b4c6:	bf02      	ittt	eq
 801b4c8:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 801b4cc:	4313      	orreq	r3, r2
 801b4ce:	f8c4 318c 	streq.w	r3, [r4, #396]	; 0x18c
 801b4d2:	1c6b      	adds	r3, r5, #1
 801b4d4:	3502      	adds	r5, #2
 801b4d6:	6063      	str	r3, [r4, #4]
 801b4d8:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 801b4dc:	f7fa f981 	bl	80157e2 <__retarget_lock_release_recursive>
 801b4e0:	2000      	movs	r0, #0
 801b4e2:	e7df      	b.n	801b4a4 <__register_exitproc+0x3c>
 801b4e4:	080251a4 	.word	0x080251a4
 801b4e8:	20000890 	.word	0x20000890

0801b4ec <_calloc_r>:
 801b4ec:	b538      	push	{r3, r4, r5, lr}
 801b4ee:	fba1 1502 	umull	r1, r5, r1, r2
 801b4f2:	b92d      	cbnz	r5, 801b500 <_calloc_r+0x14>
 801b4f4:	f7fa f976 	bl	80157e4 <_malloc_r>
 801b4f8:	4604      	mov	r4, r0
 801b4fa:	b938      	cbnz	r0, 801b50c <_calloc_r+0x20>
 801b4fc:	4620      	mov	r0, r4
 801b4fe:	bd38      	pop	{r3, r4, r5, pc}
 801b500:	f7f9 ffe6 	bl	80154d0 <__errno>
 801b504:	230c      	movs	r3, #12
 801b506:	6003      	str	r3, [r0, #0]
 801b508:	2400      	movs	r4, #0
 801b50a:	e7f7      	b.n	801b4fc <_calloc_r+0x10>
 801b50c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 801b510:	f022 0203 	bic.w	r2, r2, #3
 801b514:	3a04      	subs	r2, #4
 801b516:	2a24      	cmp	r2, #36	; 0x24
 801b518:	d819      	bhi.n	801b54e <_calloc_r+0x62>
 801b51a:	2a13      	cmp	r2, #19
 801b51c:	d915      	bls.n	801b54a <_calloc_r+0x5e>
 801b51e:	2a1b      	cmp	r2, #27
 801b520:	e9c0 5500 	strd	r5, r5, [r0]
 801b524:	d806      	bhi.n	801b534 <_calloc_r+0x48>
 801b526:	f100 0308 	add.w	r3, r0, #8
 801b52a:	2200      	movs	r2, #0
 801b52c:	e9c3 2200 	strd	r2, r2, [r3]
 801b530:	609a      	str	r2, [r3, #8]
 801b532:	e7e3      	b.n	801b4fc <_calloc_r+0x10>
 801b534:	2a24      	cmp	r2, #36	; 0x24
 801b536:	e9c0 5502 	strd	r5, r5, [r0, #8]
 801b53a:	bf11      	iteee	ne
 801b53c:	f100 0310 	addne.w	r3, r0, #16
 801b540:	6105      	streq	r5, [r0, #16]
 801b542:	f100 0318 	addeq.w	r3, r0, #24
 801b546:	6145      	streq	r5, [r0, #20]
 801b548:	e7ef      	b.n	801b52a <_calloc_r+0x3e>
 801b54a:	4603      	mov	r3, r0
 801b54c:	e7ed      	b.n	801b52a <_calloc_r+0x3e>
 801b54e:	4629      	mov	r1, r5
 801b550:	f7fa fbbc 	bl	8015ccc <memset>
 801b554:	e7d2      	b.n	801b4fc <_calloc_r+0x10>
	...

0801b558 <_close_r>:
 801b558:	b538      	push	{r3, r4, r5, lr}
 801b55a:	4d06      	ldr	r5, [pc, #24]	; (801b574 <_close_r+0x1c>)
 801b55c:	2300      	movs	r3, #0
 801b55e:	4604      	mov	r4, r0
 801b560:	4608      	mov	r0, r1
 801b562:	602b      	str	r3, [r5, #0]
 801b564:	f7f9 f880 	bl	8014668 <_close>
 801b568:	1c43      	adds	r3, r0, #1
 801b56a:	d102      	bne.n	801b572 <_close_r+0x1a>
 801b56c:	682b      	ldr	r3, [r5, #0]
 801b56e:	b103      	cbz	r3, 801b572 <_close_r+0x1a>
 801b570:	6023      	str	r3, [r4, #0]
 801b572:	bd38      	pop	{r3, r4, r5, pc}
 801b574:	20001c70 	.word	0x20001c70

0801b578 <_fclose_r>:
 801b578:	b570      	push	{r4, r5, r6, lr}
 801b57a:	4606      	mov	r6, r0
 801b57c:	460c      	mov	r4, r1
 801b57e:	b911      	cbnz	r1, 801b586 <_fclose_r+0xe>
 801b580:	2500      	movs	r5, #0
 801b582:	4628      	mov	r0, r5
 801b584:	bd70      	pop	{r4, r5, r6, pc}
 801b586:	b118      	cbz	r0, 801b590 <_fclose_r+0x18>
 801b588:	6b83      	ldr	r3, [r0, #56]	; 0x38
 801b58a:	b90b      	cbnz	r3, 801b590 <_fclose_r+0x18>
 801b58c:	f7ff f844 	bl	801a618 <__sinit>
 801b590:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b592:	07d8      	lsls	r0, r3, #31
 801b594:	d405      	bmi.n	801b5a2 <_fclose_r+0x2a>
 801b596:	89a3      	ldrh	r3, [r4, #12]
 801b598:	0599      	lsls	r1, r3, #22
 801b59a:	d402      	bmi.n	801b5a2 <_fclose_r+0x2a>
 801b59c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b59e:	f7fa f91f 	bl	80157e0 <__retarget_lock_acquire_recursive>
 801b5a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b5a6:	b93b      	cbnz	r3, 801b5b8 <_fclose_r+0x40>
 801b5a8:	6e65      	ldr	r5, [r4, #100]	; 0x64
 801b5aa:	f015 0501 	ands.w	r5, r5, #1
 801b5ae:	d1e7      	bne.n	801b580 <_fclose_r+0x8>
 801b5b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b5b2:	f7fa f916 	bl	80157e2 <__retarget_lock_release_recursive>
 801b5b6:	e7e4      	b.n	801b582 <_fclose_r+0xa>
 801b5b8:	4621      	mov	r1, r4
 801b5ba:	4630      	mov	r0, r6
 801b5bc:	f7fe ff32 	bl	801a424 <__sflush_r>
 801b5c0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 801b5c2:	4605      	mov	r5, r0
 801b5c4:	b133      	cbz	r3, 801b5d4 <_fclose_r+0x5c>
 801b5c6:	69e1      	ldr	r1, [r4, #28]
 801b5c8:	4630      	mov	r0, r6
 801b5ca:	4798      	blx	r3
 801b5cc:	2800      	cmp	r0, #0
 801b5ce:	bfb8      	it	lt
 801b5d0:	f04f 35ff 	movlt.w	r5, #4294967295
 801b5d4:	89a3      	ldrh	r3, [r4, #12]
 801b5d6:	061a      	lsls	r2, r3, #24
 801b5d8:	d503      	bpl.n	801b5e2 <_fclose_r+0x6a>
 801b5da:	6921      	ldr	r1, [r4, #16]
 801b5dc:	4630      	mov	r0, r6
 801b5de:	f7ff f917 	bl	801a810 <_free_r>
 801b5e2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801b5e4:	b141      	cbz	r1, 801b5f8 <_fclose_r+0x80>
 801b5e6:	f104 0340 	add.w	r3, r4, #64	; 0x40
 801b5ea:	4299      	cmp	r1, r3
 801b5ec:	d002      	beq.n	801b5f4 <_fclose_r+0x7c>
 801b5ee:	4630      	mov	r0, r6
 801b5f0:	f7ff f90e 	bl	801a810 <_free_r>
 801b5f4:	2300      	movs	r3, #0
 801b5f6:	6323      	str	r3, [r4, #48]	; 0x30
 801b5f8:	6c61      	ldr	r1, [r4, #68]	; 0x44
 801b5fa:	b121      	cbz	r1, 801b606 <_fclose_r+0x8e>
 801b5fc:	4630      	mov	r0, r6
 801b5fe:	f7ff f907 	bl	801a810 <_free_r>
 801b602:	2300      	movs	r3, #0
 801b604:	6463      	str	r3, [r4, #68]	; 0x44
 801b606:	f7fe ffef 	bl	801a5e8 <__sfp_lock_acquire>
 801b60a:	2300      	movs	r3, #0
 801b60c:	81a3      	strh	r3, [r4, #12]
 801b60e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801b610:	07db      	lsls	r3, r3, #31
 801b612:	d402      	bmi.n	801b61a <_fclose_r+0xa2>
 801b614:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b616:	f7fa f8e4 	bl	80157e2 <__retarget_lock_release_recursive>
 801b61a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801b61c:	f7fa f8df 	bl	80157de <__retarget_lock_close_recursive>
 801b620:	f7fe ffe8 	bl	801a5f4 <__sfp_lock_release>
 801b624:	e7ad      	b.n	801b582 <_fclose_r+0xa>
	...

0801b628 <_fstat_r>:
 801b628:	b538      	push	{r3, r4, r5, lr}
 801b62a:	4d07      	ldr	r5, [pc, #28]	; (801b648 <_fstat_r+0x20>)
 801b62c:	2300      	movs	r3, #0
 801b62e:	4604      	mov	r4, r0
 801b630:	4608      	mov	r0, r1
 801b632:	4611      	mov	r1, r2
 801b634:	602b      	str	r3, [r5, #0]
 801b636:	f7f9 f867 	bl	8014708 <_fstat>
 801b63a:	1c43      	adds	r3, r0, #1
 801b63c:	d102      	bne.n	801b644 <_fstat_r+0x1c>
 801b63e:	682b      	ldr	r3, [r5, #0]
 801b640:	b103      	cbz	r3, 801b644 <_fstat_r+0x1c>
 801b642:	6023      	str	r3, [r4, #0]
 801b644:	bd38      	pop	{r3, r4, r5, pc}
 801b646:	bf00      	nop
 801b648:	20001c70 	.word	0x20001c70

0801b64c <_isatty_r>:
 801b64c:	b538      	push	{r3, r4, r5, lr}
 801b64e:	4d06      	ldr	r5, [pc, #24]	; (801b668 <_isatty_r+0x1c>)
 801b650:	2300      	movs	r3, #0
 801b652:	4604      	mov	r4, r0
 801b654:	4608      	mov	r0, r1
 801b656:	602b      	str	r3, [r5, #0]
 801b658:	f7f8 ffc4 	bl	80145e4 <_isatty>
 801b65c:	1c43      	adds	r3, r0, #1
 801b65e:	d102      	bne.n	801b666 <_isatty_r+0x1a>
 801b660:	682b      	ldr	r3, [r5, #0]
 801b662:	b103      	cbz	r3, 801b666 <_isatty_r+0x1a>
 801b664:	6023      	str	r3, [r4, #0]
 801b666:	bd38      	pop	{r3, r4, r5, pc}
 801b668:	20001c70 	.word	0x20001c70

0801b66c <_lseek_r>:
 801b66c:	b538      	push	{r3, r4, r5, lr}
 801b66e:	4d07      	ldr	r5, [pc, #28]	; (801b68c <_lseek_r+0x20>)
 801b670:	4604      	mov	r4, r0
 801b672:	4608      	mov	r0, r1
 801b674:	4611      	mov	r1, r2
 801b676:	2200      	movs	r2, #0
 801b678:	602a      	str	r2, [r5, #0]
 801b67a:	461a      	mov	r2, r3
 801b67c:	f7f9 f80b 	bl	8014696 <_lseek>
 801b680:	1c43      	adds	r3, r0, #1
 801b682:	d102      	bne.n	801b68a <_lseek_r+0x1e>
 801b684:	682b      	ldr	r3, [r5, #0]
 801b686:	b103      	cbz	r3, 801b68a <_lseek_r+0x1e>
 801b688:	6023      	str	r3, [r4, #0]
 801b68a:	bd38      	pop	{r3, r4, r5, pc}
 801b68c:	20001c70 	.word	0x20001c70

0801b690 <_read_r>:
 801b690:	b538      	push	{r3, r4, r5, lr}
 801b692:	4d07      	ldr	r5, [pc, #28]	; (801b6b0 <_read_r+0x20>)
 801b694:	4604      	mov	r4, r0
 801b696:	4608      	mov	r0, r1
 801b698:	4611      	mov	r1, r2
 801b69a:	2200      	movs	r2, #0
 801b69c:	602a      	str	r2, [r5, #0]
 801b69e:	461a      	mov	r2, r3
 801b6a0:	f7f9 f80a 	bl	80146b8 <_read>
 801b6a4:	1c43      	adds	r3, r0, #1
 801b6a6:	d102      	bne.n	801b6ae <_read_r+0x1e>
 801b6a8:	682b      	ldr	r3, [r5, #0]
 801b6aa:	b103      	cbz	r3, 801b6ae <_read_r+0x1e>
 801b6ac:	6023      	str	r3, [r4, #0]
 801b6ae:	bd38      	pop	{r3, r4, r5, pc}
 801b6b0:	20001c70 	.word	0x20001c70

0801b6b4 <cosf>:
 801b6b4:	ee10 3a10 	vmov	r3, s0
 801b6b8:	b507      	push	{r0, r1, r2, lr}
 801b6ba:	4a1e      	ldr	r2, [pc, #120]	; (801b734 <cosf+0x80>)
 801b6bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801b6c0:	4293      	cmp	r3, r2
 801b6c2:	dc06      	bgt.n	801b6d2 <cosf+0x1e>
 801b6c4:	eddf 0a1c 	vldr	s1, [pc, #112]	; 801b738 <cosf+0x84>
 801b6c8:	b003      	add	sp, #12
 801b6ca:	f85d eb04 	ldr.w	lr, [sp], #4
 801b6ce:	f001 b8f7 	b.w	801c8c0 <__kernel_cosf>
 801b6d2:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801b6d6:	db04      	blt.n	801b6e2 <cosf+0x2e>
 801b6d8:	ee30 0a40 	vsub.f32	s0, s0, s0
 801b6dc:	b003      	add	sp, #12
 801b6de:	f85d fb04 	ldr.w	pc, [sp], #4
 801b6e2:	4668      	mov	r0, sp
 801b6e4:	f000 ffac 	bl	801c640 <__ieee754_rem_pio2f>
 801b6e8:	f000 0003 	and.w	r0, r0, #3
 801b6ec:	2801      	cmp	r0, #1
 801b6ee:	d009      	beq.n	801b704 <cosf+0x50>
 801b6f0:	2802      	cmp	r0, #2
 801b6f2:	d010      	beq.n	801b716 <cosf+0x62>
 801b6f4:	b9b0      	cbnz	r0, 801b724 <cosf+0x70>
 801b6f6:	eddd 0a01 	vldr	s1, [sp, #4]
 801b6fa:	ed9d 0a00 	vldr	s0, [sp]
 801b6fe:	f001 f8df 	bl	801c8c0 <__kernel_cosf>
 801b702:	e7eb      	b.n	801b6dc <cosf+0x28>
 801b704:	eddd 0a01 	vldr	s1, [sp, #4]
 801b708:	ed9d 0a00 	vldr	s0, [sp]
 801b70c:	f001 fbae 	bl	801ce6c <__kernel_sinf>
 801b710:	eeb1 0a40 	vneg.f32	s0, s0
 801b714:	e7e2      	b.n	801b6dc <cosf+0x28>
 801b716:	eddd 0a01 	vldr	s1, [sp, #4]
 801b71a:	ed9d 0a00 	vldr	s0, [sp]
 801b71e:	f001 f8cf 	bl	801c8c0 <__kernel_cosf>
 801b722:	e7f5      	b.n	801b710 <cosf+0x5c>
 801b724:	eddd 0a01 	vldr	s1, [sp, #4]
 801b728:	ed9d 0a00 	vldr	s0, [sp]
 801b72c:	2001      	movs	r0, #1
 801b72e:	f001 fb9d 	bl	801ce6c <__kernel_sinf>
 801b732:	e7d3      	b.n	801b6dc <cosf+0x28>
 801b734:	3f490fd8 	.word	0x3f490fd8
 801b738:	00000000 	.word	0x00000000

0801b73c <sinf>:
 801b73c:	ee10 3a10 	vmov	r3, s0
 801b740:	b507      	push	{r0, r1, r2, lr}
 801b742:	4a1f      	ldr	r2, [pc, #124]	; (801b7c0 <sinf+0x84>)
 801b744:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801b748:	4293      	cmp	r3, r2
 801b74a:	dc07      	bgt.n	801b75c <sinf+0x20>
 801b74c:	eddf 0a1d 	vldr	s1, [pc, #116]	; 801b7c4 <sinf+0x88>
 801b750:	2000      	movs	r0, #0
 801b752:	b003      	add	sp, #12
 801b754:	f85d eb04 	ldr.w	lr, [sp], #4
 801b758:	f001 bb88 	b.w	801ce6c <__kernel_sinf>
 801b75c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801b760:	db04      	blt.n	801b76c <sinf+0x30>
 801b762:	ee30 0a40 	vsub.f32	s0, s0, s0
 801b766:	b003      	add	sp, #12
 801b768:	f85d fb04 	ldr.w	pc, [sp], #4
 801b76c:	4668      	mov	r0, sp
 801b76e:	f000 ff67 	bl	801c640 <__ieee754_rem_pio2f>
 801b772:	f000 0003 	and.w	r0, r0, #3
 801b776:	2801      	cmp	r0, #1
 801b778:	d00a      	beq.n	801b790 <sinf+0x54>
 801b77a:	2802      	cmp	r0, #2
 801b77c:	d00f      	beq.n	801b79e <sinf+0x62>
 801b77e:	b9c0      	cbnz	r0, 801b7b2 <sinf+0x76>
 801b780:	eddd 0a01 	vldr	s1, [sp, #4]
 801b784:	ed9d 0a00 	vldr	s0, [sp]
 801b788:	2001      	movs	r0, #1
 801b78a:	f001 fb6f 	bl	801ce6c <__kernel_sinf>
 801b78e:	e7ea      	b.n	801b766 <sinf+0x2a>
 801b790:	eddd 0a01 	vldr	s1, [sp, #4]
 801b794:	ed9d 0a00 	vldr	s0, [sp]
 801b798:	f001 f892 	bl	801c8c0 <__kernel_cosf>
 801b79c:	e7e3      	b.n	801b766 <sinf+0x2a>
 801b79e:	eddd 0a01 	vldr	s1, [sp, #4]
 801b7a2:	ed9d 0a00 	vldr	s0, [sp]
 801b7a6:	2001      	movs	r0, #1
 801b7a8:	f001 fb60 	bl	801ce6c <__kernel_sinf>
 801b7ac:	eeb1 0a40 	vneg.f32	s0, s0
 801b7b0:	e7d9      	b.n	801b766 <sinf+0x2a>
 801b7b2:	eddd 0a01 	vldr	s1, [sp, #4]
 801b7b6:	ed9d 0a00 	vldr	s0, [sp]
 801b7ba:	f001 f881 	bl	801c8c0 <__kernel_cosf>
 801b7be:	e7f5      	b.n	801b7ac <sinf+0x70>
 801b7c0:	3f490fd8 	.word	0x3f490fd8
 801b7c4:	00000000 	.word	0x00000000

0801b7c8 <atan2>:
 801b7c8:	f000 b88e 	b.w	801b8e8 <__ieee754_atan2>

0801b7cc <pow>:
 801b7cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b7ce:	ed2d 8b02 	vpush	{d8}
 801b7d2:	eeb0 8a40 	vmov.f32	s16, s0
 801b7d6:	eef0 8a60 	vmov.f32	s17, s1
 801b7da:	ec55 4b11 	vmov	r4, r5, d1
 801b7de:	f000 f94f 	bl	801ba80 <__ieee754_pow>
 801b7e2:	4622      	mov	r2, r4
 801b7e4:	462b      	mov	r3, r5
 801b7e6:	4620      	mov	r0, r4
 801b7e8:	4629      	mov	r1, r5
 801b7ea:	ec57 6b10 	vmov	r6, r7, d0
 801b7ee:	f7e5 f99d 	bl	8000b2c <__aeabi_dcmpun>
 801b7f2:	2800      	cmp	r0, #0
 801b7f4:	d13b      	bne.n	801b86e <pow+0xa2>
 801b7f6:	ec51 0b18 	vmov	r0, r1, d8
 801b7fa:	2200      	movs	r2, #0
 801b7fc:	2300      	movs	r3, #0
 801b7fe:	f7e5 f963 	bl	8000ac8 <__aeabi_dcmpeq>
 801b802:	b1b8      	cbz	r0, 801b834 <pow+0x68>
 801b804:	2200      	movs	r2, #0
 801b806:	2300      	movs	r3, #0
 801b808:	4620      	mov	r0, r4
 801b80a:	4629      	mov	r1, r5
 801b80c:	f7e5 f95c 	bl	8000ac8 <__aeabi_dcmpeq>
 801b810:	2800      	cmp	r0, #0
 801b812:	d146      	bne.n	801b8a2 <pow+0xd6>
 801b814:	ec45 4b10 	vmov	d0, r4, r5
 801b818:	f001 fd4b 	bl	801d2b2 <finite>
 801b81c:	b338      	cbz	r0, 801b86e <pow+0xa2>
 801b81e:	2200      	movs	r2, #0
 801b820:	2300      	movs	r3, #0
 801b822:	4620      	mov	r0, r4
 801b824:	4629      	mov	r1, r5
 801b826:	f7e5 f959 	bl	8000adc <__aeabi_dcmplt>
 801b82a:	b300      	cbz	r0, 801b86e <pow+0xa2>
 801b82c:	f7f9 fe50 	bl	80154d0 <__errno>
 801b830:	2322      	movs	r3, #34	; 0x22
 801b832:	e01b      	b.n	801b86c <pow+0xa0>
 801b834:	ec47 6b10 	vmov	d0, r6, r7
 801b838:	f001 fd3b 	bl	801d2b2 <finite>
 801b83c:	b9e0      	cbnz	r0, 801b878 <pow+0xac>
 801b83e:	eeb0 0a48 	vmov.f32	s0, s16
 801b842:	eef0 0a68 	vmov.f32	s1, s17
 801b846:	f001 fd34 	bl	801d2b2 <finite>
 801b84a:	b1a8      	cbz	r0, 801b878 <pow+0xac>
 801b84c:	ec45 4b10 	vmov	d0, r4, r5
 801b850:	f001 fd2f 	bl	801d2b2 <finite>
 801b854:	b180      	cbz	r0, 801b878 <pow+0xac>
 801b856:	4632      	mov	r2, r6
 801b858:	463b      	mov	r3, r7
 801b85a:	4630      	mov	r0, r6
 801b85c:	4639      	mov	r1, r7
 801b85e:	f7e5 f965 	bl	8000b2c <__aeabi_dcmpun>
 801b862:	2800      	cmp	r0, #0
 801b864:	d0e2      	beq.n	801b82c <pow+0x60>
 801b866:	f7f9 fe33 	bl	80154d0 <__errno>
 801b86a:	2321      	movs	r3, #33	; 0x21
 801b86c:	6003      	str	r3, [r0, #0]
 801b86e:	ecbd 8b02 	vpop	{d8}
 801b872:	ec47 6b10 	vmov	d0, r6, r7
 801b876:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b878:	2200      	movs	r2, #0
 801b87a:	2300      	movs	r3, #0
 801b87c:	4630      	mov	r0, r6
 801b87e:	4639      	mov	r1, r7
 801b880:	f7e5 f922 	bl	8000ac8 <__aeabi_dcmpeq>
 801b884:	2800      	cmp	r0, #0
 801b886:	d0f2      	beq.n	801b86e <pow+0xa2>
 801b888:	eeb0 0a48 	vmov.f32	s0, s16
 801b88c:	eef0 0a68 	vmov.f32	s1, s17
 801b890:	f001 fd0f 	bl	801d2b2 <finite>
 801b894:	2800      	cmp	r0, #0
 801b896:	d0ea      	beq.n	801b86e <pow+0xa2>
 801b898:	ec45 4b10 	vmov	d0, r4, r5
 801b89c:	f001 fd09 	bl	801d2b2 <finite>
 801b8a0:	e7c3      	b.n	801b82a <pow+0x5e>
 801b8a2:	4f01      	ldr	r7, [pc, #4]	; (801b8a8 <pow+0xdc>)
 801b8a4:	2600      	movs	r6, #0
 801b8a6:	e7e2      	b.n	801b86e <pow+0xa2>
 801b8a8:	3ff00000 	.word	0x3ff00000

0801b8ac <sqrtf>:
 801b8ac:	b508      	push	{r3, lr}
 801b8ae:	ed2d 8b02 	vpush	{d8}
 801b8b2:	eeb0 8a40 	vmov.f32	s16, s0
 801b8b6:	f000 ffff 	bl	801c8b8 <__ieee754_sqrtf>
 801b8ba:	eeb4 8a48 	vcmp.f32	s16, s16
 801b8be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b8c2:	d60c      	bvs.n	801b8de <sqrtf+0x32>
 801b8c4:	eddf 8a07 	vldr	s17, [pc, #28]	; 801b8e4 <sqrtf+0x38>
 801b8c8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801b8cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801b8d0:	d505      	bpl.n	801b8de <sqrtf+0x32>
 801b8d2:	f7f9 fdfd 	bl	80154d0 <__errno>
 801b8d6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801b8da:	2321      	movs	r3, #33	; 0x21
 801b8dc:	6003      	str	r3, [r0, #0]
 801b8de:	ecbd 8b02 	vpop	{d8}
 801b8e2:	bd08      	pop	{r3, pc}
 801b8e4:	00000000 	.word	0x00000000

0801b8e8 <__ieee754_atan2>:
 801b8e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b8ec:	ec57 6b11 	vmov	r6, r7, d1
 801b8f0:	4273      	negs	r3, r6
 801b8f2:	f8df e184 	ldr.w	lr, [pc, #388]	; 801ba78 <__ieee754_atan2+0x190>
 801b8f6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 801b8fa:	4333      	orrs	r3, r6
 801b8fc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 801b900:	4573      	cmp	r3, lr
 801b902:	ec51 0b10 	vmov	r0, r1, d0
 801b906:	ee11 8a10 	vmov	r8, s2
 801b90a:	d80a      	bhi.n	801b922 <__ieee754_atan2+0x3a>
 801b90c:	4244      	negs	r4, r0
 801b90e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801b912:	4304      	orrs	r4, r0
 801b914:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 801b918:	4574      	cmp	r4, lr
 801b91a:	ee10 9a10 	vmov	r9, s0
 801b91e:	468c      	mov	ip, r1
 801b920:	d907      	bls.n	801b932 <__ieee754_atan2+0x4a>
 801b922:	4632      	mov	r2, r6
 801b924:	463b      	mov	r3, r7
 801b926:	f7e4 fcb1 	bl	800028c <__adddf3>
 801b92a:	ec41 0b10 	vmov	d0, r0, r1
 801b92e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b932:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 801b936:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801b93a:	4334      	orrs	r4, r6
 801b93c:	d103      	bne.n	801b946 <__ieee754_atan2+0x5e>
 801b93e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b942:	f001 bb0d 	b.w	801cf60 <atan>
 801b946:	17bc      	asrs	r4, r7, #30
 801b948:	f004 0402 	and.w	r4, r4, #2
 801b94c:	ea53 0909 	orrs.w	r9, r3, r9
 801b950:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 801b954:	d107      	bne.n	801b966 <__ieee754_atan2+0x7e>
 801b956:	2c02      	cmp	r4, #2
 801b958:	d060      	beq.n	801ba1c <__ieee754_atan2+0x134>
 801b95a:	2c03      	cmp	r4, #3
 801b95c:	d1e5      	bne.n	801b92a <__ieee754_atan2+0x42>
 801b95e:	a142      	add	r1, pc, #264	; (adr r1, 801ba68 <__ieee754_atan2+0x180>)
 801b960:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b964:	e7e1      	b.n	801b92a <__ieee754_atan2+0x42>
 801b966:	ea52 0808 	orrs.w	r8, r2, r8
 801b96a:	d106      	bne.n	801b97a <__ieee754_atan2+0x92>
 801b96c:	f1bc 0f00 	cmp.w	ip, #0
 801b970:	da5f      	bge.n	801ba32 <__ieee754_atan2+0x14a>
 801b972:	a13f      	add	r1, pc, #252	; (adr r1, 801ba70 <__ieee754_atan2+0x188>)
 801b974:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b978:	e7d7      	b.n	801b92a <__ieee754_atan2+0x42>
 801b97a:	4572      	cmp	r2, lr
 801b97c:	d10f      	bne.n	801b99e <__ieee754_atan2+0xb6>
 801b97e:	4293      	cmp	r3, r2
 801b980:	f104 34ff 	add.w	r4, r4, #4294967295
 801b984:	d107      	bne.n	801b996 <__ieee754_atan2+0xae>
 801b986:	2c02      	cmp	r4, #2
 801b988:	d84c      	bhi.n	801ba24 <__ieee754_atan2+0x13c>
 801b98a:	4b35      	ldr	r3, [pc, #212]	; (801ba60 <__ieee754_atan2+0x178>)
 801b98c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801b990:	e9d4 0100 	ldrd	r0, r1, [r4]
 801b994:	e7c9      	b.n	801b92a <__ieee754_atan2+0x42>
 801b996:	2c02      	cmp	r4, #2
 801b998:	d848      	bhi.n	801ba2c <__ieee754_atan2+0x144>
 801b99a:	4b32      	ldr	r3, [pc, #200]	; (801ba64 <__ieee754_atan2+0x17c>)
 801b99c:	e7f6      	b.n	801b98c <__ieee754_atan2+0xa4>
 801b99e:	4573      	cmp	r3, lr
 801b9a0:	d0e4      	beq.n	801b96c <__ieee754_atan2+0x84>
 801b9a2:	1a9b      	subs	r3, r3, r2
 801b9a4:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 801b9a8:	ea4f 5223 	mov.w	r2, r3, asr #20
 801b9ac:	da1e      	bge.n	801b9ec <__ieee754_atan2+0x104>
 801b9ae:	2f00      	cmp	r7, #0
 801b9b0:	da01      	bge.n	801b9b6 <__ieee754_atan2+0xce>
 801b9b2:	323c      	adds	r2, #60	; 0x3c
 801b9b4:	db1e      	blt.n	801b9f4 <__ieee754_atan2+0x10c>
 801b9b6:	4632      	mov	r2, r6
 801b9b8:	463b      	mov	r3, r7
 801b9ba:	f7e4 ff47 	bl	800084c <__aeabi_ddiv>
 801b9be:	ec41 0b10 	vmov	d0, r0, r1
 801b9c2:	f001 fc6d 	bl	801d2a0 <fabs>
 801b9c6:	f001 facb 	bl	801cf60 <atan>
 801b9ca:	ec51 0b10 	vmov	r0, r1, d0
 801b9ce:	2c01      	cmp	r4, #1
 801b9d0:	d013      	beq.n	801b9fa <__ieee754_atan2+0x112>
 801b9d2:	2c02      	cmp	r4, #2
 801b9d4:	d015      	beq.n	801ba02 <__ieee754_atan2+0x11a>
 801b9d6:	2c00      	cmp	r4, #0
 801b9d8:	d0a7      	beq.n	801b92a <__ieee754_atan2+0x42>
 801b9da:	a319      	add	r3, pc, #100	; (adr r3, 801ba40 <__ieee754_atan2+0x158>)
 801b9dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b9e0:	f7e4 fc52 	bl	8000288 <__aeabi_dsub>
 801b9e4:	a318      	add	r3, pc, #96	; (adr r3, 801ba48 <__ieee754_atan2+0x160>)
 801b9e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b9ea:	e014      	b.n	801ba16 <__ieee754_atan2+0x12e>
 801b9ec:	a118      	add	r1, pc, #96	; (adr r1, 801ba50 <__ieee754_atan2+0x168>)
 801b9ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 801b9f2:	e7ec      	b.n	801b9ce <__ieee754_atan2+0xe6>
 801b9f4:	2000      	movs	r0, #0
 801b9f6:	2100      	movs	r1, #0
 801b9f8:	e7e9      	b.n	801b9ce <__ieee754_atan2+0xe6>
 801b9fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801b9fe:	4619      	mov	r1, r3
 801ba00:	e793      	b.n	801b92a <__ieee754_atan2+0x42>
 801ba02:	a30f      	add	r3, pc, #60	; (adr r3, 801ba40 <__ieee754_atan2+0x158>)
 801ba04:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ba08:	f7e4 fc3e 	bl	8000288 <__aeabi_dsub>
 801ba0c:	4602      	mov	r2, r0
 801ba0e:	460b      	mov	r3, r1
 801ba10:	a10d      	add	r1, pc, #52	; (adr r1, 801ba48 <__ieee754_atan2+0x160>)
 801ba12:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ba16:	f7e4 fc37 	bl	8000288 <__aeabi_dsub>
 801ba1a:	e786      	b.n	801b92a <__ieee754_atan2+0x42>
 801ba1c:	a10a      	add	r1, pc, #40	; (adr r1, 801ba48 <__ieee754_atan2+0x160>)
 801ba1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ba22:	e782      	b.n	801b92a <__ieee754_atan2+0x42>
 801ba24:	a10c      	add	r1, pc, #48	; (adr r1, 801ba58 <__ieee754_atan2+0x170>)
 801ba26:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ba2a:	e77e      	b.n	801b92a <__ieee754_atan2+0x42>
 801ba2c:	2000      	movs	r0, #0
 801ba2e:	2100      	movs	r1, #0
 801ba30:	e77b      	b.n	801b92a <__ieee754_atan2+0x42>
 801ba32:	a107      	add	r1, pc, #28	; (adr r1, 801ba50 <__ieee754_atan2+0x168>)
 801ba34:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ba38:	e777      	b.n	801b92a <__ieee754_atan2+0x42>
 801ba3a:	bf00      	nop
 801ba3c:	f3af 8000 	nop.w
 801ba40:	33145c07 	.word	0x33145c07
 801ba44:	3ca1a626 	.word	0x3ca1a626
 801ba48:	54442d18 	.word	0x54442d18
 801ba4c:	400921fb 	.word	0x400921fb
 801ba50:	54442d18 	.word	0x54442d18
 801ba54:	3ff921fb 	.word	0x3ff921fb
 801ba58:	54442d18 	.word	0x54442d18
 801ba5c:	3fe921fb 	.word	0x3fe921fb
 801ba60:	08025520 	.word	0x08025520
 801ba64:	08025538 	.word	0x08025538
 801ba68:	54442d18 	.word	0x54442d18
 801ba6c:	c00921fb 	.word	0xc00921fb
 801ba70:	54442d18 	.word	0x54442d18
 801ba74:	bff921fb 	.word	0xbff921fb
 801ba78:	7ff00000 	.word	0x7ff00000
 801ba7c:	00000000 	.word	0x00000000

0801ba80 <__ieee754_pow>:
 801ba80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ba84:	ed2d 8b06 	vpush	{d8-d10}
 801ba88:	b089      	sub	sp, #36	; 0x24
 801ba8a:	ed8d 1b00 	vstr	d1, [sp]
 801ba8e:	e9dd 2900 	ldrd	r2, r9, [sp]
 801ba92:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 801ba96:	ea58 0102 	orrs.w	r1, r8, r2
 801ba9a:	ec57 6b10 	vmov	r6, r7, d0
 801ba9e:	d115      	bne.n	801bacc <__ieee754_pow+0x4c>
 801baa0:	19b3      	adds	r3, r6, r6
 801baa2:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 801baa6:	4152      	adcs	r2, r2
 801baa8:	4299      	cmp	r1, r3
 801baaa:	4b89      	ldr	r3, [pc, #548]	; (801bcd0 <__ieee754_pow+0x250>)
 801baac:	4193      	sbcs	r3, r2
 801baae:	f080 84d2 	bcs.w	801c456 <__ieee754_pow+0x9d6>
 801bab2:	e9dd 2300 	ldrd	r2, r3, [sp]
 801bab6:	4630      	mov	r0, r6
 801bab8:	4639      	mov	r1, r7
 801baba:	f7e4 fbe7 	bl	800028c <__adddf3>
 801babe:	ec41 0b10 	vmov	d0, r0, r1
 801bac2:	b009      	add	sp, #36	; 0x24
 801bac4:	ecbd 8b06 	vpop	{d8-d10}
 801bac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bacc:	4b81      	ldr	r3, [pc, #516]	; (801bcd4 <__ieee754_pow+0x254>)
 801bace:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 801bad2:	429c      	cmp	r4, r3
 801bad4:	ee10 aa10 	vmov	sl, s0
 801bad8:	463d      	mov	r5, r7
 801bada:	dc06      	bgt.n	801baea <__ieee754_pow+0x6a>
 801badc:	d101      	bne.n	801bae2 <__ieee754_pow+0x62>
 801bade:	2e00      	cmp	r6, #0
 801bae0:	d1e7      	bne.n	801bab2 <__ieee754_pow+0x32>
 801bae2:	4598      	cmp	r8, r3
 801bae4:	dc01      	bgt.n	801baea <__ieee754_pow+0x6a>
 801bae6:	d10f      	bne.n	801bb08 <__ieee754_pow+0x88>
 801bae8:	b172      	cbz	r2, 801bb08 <__ieee754_pow+0x88>
 801baea:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 801baee:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 801baf2:	ea55 050a 	orrs.w	r5, r5, sl
 801baf6:	d1dc      	bne.n	801bab2 <__ieee754_pow+0x32>
 801baf8:	e9dd 3200 	ldrd	r3, r2, [sp]
 801bafc:	18db      	adds	r3, r3, r3
 801bafe:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 801bb02:	4152      	adcs	r2, r2
 801bb04:	429d      	cmp	r5, r3
 801bb06:	e7d0      	b.n	801baaa <__ieee754_pow+0x2a>
 801bb08:	2d00      	cmp	r5, #0
 801bb0a:	da3b      	bge.n	801bb84 <__ieee754_pow+0x104>
 801bb0c:	4b72      	ldr	r3, [pc, #456]	; (801bcd8 <__ieee754_pow+0x258>)
 801bb0e:	4598      	cmp	r8, r3
 801bb10:	dc51      	bgt.n	801bbb6 <__ieee754_pow+0x136>
 801bb12:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801bb16:	4598      	cmp	r8, r3
 801bb18:	f340 84ac 	ble.w	801c474 <__ieee754_pow+0x9f4>
 801bb1c:	ea4f 5328 	mov.w	r3, r8, asr #20
 801bb20:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801bb24:	2b14      	cmp	r3, #20
 801bb26:	dd0f      	ble.n	801bb48 <__ieee754_pow+0xc8>
 801bb28:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 801bb2c:	fa22 f103 	lsr.w	r1, r2, r3
 801bb30:	fa01 f303 	lsl.w	r3, r1, r3
 801bb34:	4293      	cmp	r3, r2
 801bb36:	f040 849d 	bne.w	801c474 <__ieee754_pow+0x9f4>
 801bb3a:	f001 0101 	and.w	r1, r1, #1
 801bb3e:	f1c1 0302 	rsb	r3, r1, #2
 801bb42:	9304      	str	r3, [sp, #16]
 801bb44:	b182      	cbz	r2, 801bb68 <__ieee754_pow+0xe8>
 801bb46:	e05f      	b.n	801bc08 <__ieee754_pow+0x188>
 801bb48:	2a00      	cmp	r2, #0
 801bb4a:	d15b      	bne.n	801bc04 <__ieee754_pow+0x184>
 801bb4c:	f1c3 0314 	rsb	r3, r3, #20
 801bb50:	fa48 f103 	asr.w	r1, r8, r3
 801bb54:	fa01 f303 	lsl.w	r3, r1, r3
 801bb58:	4543      	cmp	r3, r8
 801bb5a:	f040 8488 	bne.w	801c46e <__ieee754_pow+0x9ee>
 801bb5e:	f001 0101 	and.w	r1, r1, #1
 801bb62:	f1c1 0302 	rsb	r3, r1, #2
 801bb66:	9304      	str	r3, [sp, #16]
 801bb68:	4b5c      	ldr	r3, [pc, #368]	; (801bcdc <__ieee754_pow+0x25c>)
 801bb6a:	4598      	cmp	r8, r3
 801bb6c:	d132      	bne.n	801bbd4 <__ieee754_pow+0x154>
 801bb6e:	f1b9 0f00 	cmp.w	r9, #0
 801bb72:	f280 8478 	bge.w	801c466 <__ieee754_pow+0x9e6>
 801bb76:	4959      	ldr	r1, [pc, #356]	; (801bcdc <__ieee754_pow+0x25c>)
 801bb78:	4632      	mov	r2, r6
 801bb7a:	463b      	mov	r3, r7
 801bb7c:	2000      	movs	r0, #0
 801bb7e:	f7e4 fe65 	bl	800084c <__aeabi_ddiv>
 801bb82:	e79c      	b.n	801babe <__ieee754_pow+0x3e>
 801bb84:	2300      	movs	r3, #0
 801bb86:	9304      	str	r3, [sp, #16]
 801bb88:	2a00      	cmp	r2, #0
 801bb8a:	d13d      	bne.n	801bc08 <__ieee754_pow+0x188>
 801bb8c:	4b51      	ldr	r3, [pc, #324]	; (801bcd4 <__ieee754_pow+0x254>)
 801bb8e:	4598      	cmp	r8, r3
 801bb90:	d1ea      	bne.n	801bb68 <__ieee754_pow+0xe8>
 801bb92:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801bb96:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801bb9a:	ea53 030a 	orrs.w	r3, r3, sl
 801bb9e:	f000 845a 	beq.w	801c456 <__ieee754_pow+0x9d6>
 801bba2:	4b4f      	ldr	r3, [pc, #316]	; (801bce0 <__ieee754_pow+0x260>)
 801bba4:	429c      	cmp	r4, r3
 801bba6:	dd08      	ble.n	801bbba <__ieee754_pow+0x13a>
 801bba8:	f1b9 0f00 	cmp.w	r9, #0
 801bbac:	f2c0 8457 	blt.w	801c45e <__ieee754_pow+0x9de>
 801bbb0:	e9dd 0100 	ldrd	r0, r1, [sp]
 801bbb4:	e783      	b.n	801babe <__ieee754_pow+0x3e>
 801bbb6:	2302      	movs	r3, #2
 801bbb8:	e7e5      	b.n	801bb86 <__ieee754_pow+0x106>
 801bbba:	f1b9 0f00 	cmp.w	r9, #0
 801bbbe:	f04f 0000 	mov.w	r0, #0
 801bbc2:	f04f 0100 	mov.w	r1, #0
 801bbc6:	f6bf af7a 	bge.w	801babe <__ieee754_pow+0x3e>
 801bbca:	e9dd 0300 	ldrd	r0, r3, [sp]
 801bbce:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801bbd2:	e774      	b.n	801babe <__ieee754_pow+0x3e>
 801bbd4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 801bbd8:	d106      	bne.n	801bbe8 <__ieee754_pow+0x168>
 801bbda:	4632      	mov	r2, r6
 801bbdc:	463b      	mov	r3, r7
 801bbde:	4630      	mov	r0, r6
 801bbe0:	4639      	mov	r1, r7
 801bbe2:	f7e4 fd09 	bl	80005f8 <__aeabi_dmul>
 801bbe6:	e76a      	b.n	801babe <__ieee754_pow+0x3e>
 801bbe8:	4b3e      	ldr	r3, [pc, #248]	; (801bce4 <__ieee754_pow+0x264>)
 801bbea:	4599      	cmp	r9, r3
 801bbec:	d10c      	bne.n	801bc08 <__ieee754_pow+0x188>
 801bbee:	2d00      	cmp	r5, #0
 801bbf0:	db0a      	blt.n	801bc08 <__ieee754_pow+0x188>
 801bbf2:	ec47 6b10 	vmov	d0, r6, r7
 801bbf6:	b009      	add	sp, #36	; 0x24
 801bbf8:	ecbd 8b06 	vpop	{d8-d10}
 801bbfc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bc00:	f000 bc6c 	b.w	801c4dc <__ieee754_sqrt>
 801bc04:	2300      	movs	r3, #0
 801bc06:	9304      	str	r3, [sp, #16]
 801bc08:	ec47 6b10 	vmov	d0, r6, r7
 801bc0c:	f001 fb48 	bl	801d2a0 <fabs>
 801bc10:	ec51 0b10 	vmov	r0, r1, d0
 801bc14:	f1ba 0f00 	cmp.w	sl, #0
 801bc18:	d129      	bne.n	801bc6e <__ieee754_pow+0x1ee>
 801bc1a:	b124      	cbz	r4, 801bc26 <__ieee754_pow+0x1a6>
 801bc1c:	4b2f      	ldr	r3, [pc, #188]	; (801bcdc <__ieee754_pow+0x25c>)
 801bc1e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 801bc22:	429a      	cmp	r2, r3
 801bc24:	d123      	bne.n	801bc6e <__ieee754_pow+0x1ee>
 801bc26:	f1b9 0f00 	cmp.w	r9, #0
 801bc2a:	da05      	bge.n	801bc38 <__ieee754_pow+0x1b8>
 801bc2c:	4602      	mov	r2, r0
 801bc2e:	460b      	mov	r3, r1
 801bc30:	2000      	movs	r0, #0
 801bc32:	492a      	ldr	r1, [pc, #168]	; (801bcdc <__ieee754_pow+0x25c>)
 801bc34:	f7e4 fe0a 	bl	800084c <__aeabi_ddiv>
 801bc38:	2d00      	cmp	r5, #0
 801bc3a:	f6bf af40 	bge.w	801babe <__ieee754_pow+0x3e>
 801bc3e:	9b04      	ldr	r3, [sp, #16]
 801bc40:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801bc44:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801bc48:	4323      	orrs	r3, r4
 801bc4a:	d108      	bne.n	801bc5e <__ieee754_pow+0x1de>
 801bc4c:	4602      	mov	r2, r0
 801bc4e:	460b      	mov	r3, r1
 801bc50:	4610      	mov	r0, r2
 801bc52:	4619      	mov	r1, r3
 801bc54:	f7e4 fb18 	bl	8000288 <__aeabi_dsub>
 801bc58:	4602      	mov	r2, r0
 801bc5a:	460b      	mov	r3, r1
 801bc5c:	e78f      	b.n	801bb7e <__ieee754_pow+0xfe>
 801bc5e:	9b04      	ldr	r3, [sp, #16]
 801bc60:	2b01      	cmp	r3, #1
 801bc62:	f47f af2c 	bne.w	801babe <__ieee754_pow+0x3e>
 801bc66:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801bc6a:	4619      	mov	r1, r3
 801bc6c:	e727      	b.n	801babe <__ieee754_pow+0x3e>
 801bc6e:	0feb      	lsrs	r3, r5, #31
 801bc70:	3b01      	subs	r3, #1
 801bc72:	9306      	str	r3, [sp, #24]
 801bc74:	9a06      	ldr	r2, [sp, #24]
 801bc76:	9b04      	ldr	r3, [sp, #16]
 801bc78:	4313      	orrs	r3, r2
 801bc7a:	d102      	bne.n	801bc82 <__ieee754_pow+0x202>
 801bc7c:	4632      	mov	r2, r6
 801bc7e:	463b      	mov	r3, r7
 801bc80:	e7e6      	b.n	801bc50 <__ieee754_pow+0x1d0>
 801bc82:	4b19      	ldr	r3, [pc, #100]	; (801bce8 <__ieee754_pow+0x268>)
 801bc84:	4598      	cmp	r8, r3
 801bc86:	f340 80fb 	ble.w	801be80 <__ieee754_pow+0x400>
 801bc8a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801bc8e:	4598      	cmp	r8, r3
 801bc90:	4b13      	ldr	r3, [pc, #76]	; (801bce0 <__ieee754_pow+0x260>)
 801bc92:	dd0c      	ble.n	801bcae <__ieee754_pow+0x22e>
 801bc94:	429c      	cmp	r4, r3
 801bc96:	dc0f      	bgt.n	801bcb8 <__ieee754_pow+0x238>
 801bc98:	f1b9 0f00 	cmp.w	r9, #0
 801bc9c:	da0f      	bge.n	801bcbe <__ieee754_pow+0x23e>
 801bc9e:	2000      	movs	r0, #0
 801bca0:	b009      	add	sp, #36	; 0x24
 801bca2:	ecbd 8b06 	vpop	{d8-d10}
 801bca6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bcaa:	f001 b94e 	b.w	801cf4a <__math_oflow>
 801bcae:	429c      	cmp	r4, r3
 801bcb0:	dbf2      	blt.n	801bc98 <__ieee754_pow+0x218>
 801bcb2:	4b0a      	ldr	r3, [pc, #40]	; (801bcdc <__ieee754_pow+0x25c>)
 801bcb4:	429c      	cmp	r4, r3
 801bcb6:	dd19      	ble.n	801bcec <__ieee754_pow+0x26c>
 801bcb8:	f1b9 0f00 	cmp.w	r9, #0
 801bcbc:	dcef      	bgt.n	801bc9e <__ieee754_pow+0x21e>
 801bcbe:	2000      	movs	r0, #0
 801bcc0:	b009      	add	sp, #36	; 0x24
 801bcc2:	ecbd 8b06 	vpop	{d8-d10}
 801bcc6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bcca:	f001 b935 	b.w	801cf38 <__math_uflow>
 801bcce:	bf00      	nop
 801bcd0:	fff00000 	.word	0xfff00000
 801bcd4:	7ff00000 	.word	0x7ff00000
 801bcd8:	433fffff 	.word	0x433fffff
 801bcdc:	3ff00000 	.word	0x3ff00000
 801bce0:	3fefffff 	.word	0x3fefffff
 801bce4:	3fe00000 	.word	0x3fe00000
 801bce8:	41e00000 	.word	0x41e00000
 801bcec:	4b60      	ldr	r3, [pc, #384]	; (801be70 <__ieee754_pow+0x3f0>)
 801bcee:	2200      	movs	r2, #0
 801bcf0:	f7e4 faca 	bl	8000288 <__aeabi_dsub>
 801bcf4:	a354      	add	r3, pc, #336	; (adr r3, 801be48 <__ieee754_pow+0x3c8>)
 801bcf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bcfa:	4604      	mov	r4, r0
 801bcfc:	460d      	mov	r5, r1
 801bcfe:	f7e4 fc7b 	bl	80005f8 <__aeabi_dmul>
 801bd02:	a353      	add	r3, pc, #332	; (adr r3, 801be50 <__ieee754_pow+0x3d0>)
 801bd04:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bd08:	4606      	mov	r6, r0
 801bd0a:	460f      	mov	r7, r1
 801bd0c:	4620      	mov	r0, r4
 801bd0e:	4629      	mov	r1, r5
 801bd10:	f7e4 fc72 	bl	80005f8 <__aeabi_dmul>
 801bd14:	4b57      	ldr	r3, [pc, #348]	; (801be74 <__ieee754_pow+0x3f4>)
 801bd16:	4682      	mov	sl, r0
 801bd18:	468b      	mov	fp, r1
 801bd1a:	2200      	movs	r2, #0
 801bd1c:	4620      	mov	r0, r4
 801bd1e:	4629      	mov	r1, r5
 801bd20:	f7e4 fc6a 	bl	80005f8 <__aeabi_dmul>
 801bd24:	4602      	mov	r2, r0
 801bd26:	460b      	mov	r3, r1
 801bd28:	a14b      	add	r1, pc, #300	; (adr r1, 801be58 <__ieee754_pow+0x3d8>)
 801bd2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801bd2e:	f7e4 faab 	bl	8000288 <__aeabi_dsub>
 801bd32:	4622      	mov	r2, r4
 801bd34:	462b      	mov	r3, r5
 801bd36:	f7e4 fc5f 	bl	80005f8 <__aeabi_dmul>
 801bd3a:	4602      	mov	r2, r0
 801bd3c:	460b      	mov	r3, r1
 801bd3e:	2000      	movs	r0, #0
 801bd40:	494d      	ldr	r1, [pc, #308]	; (801be78 <__ieee754_pow+0x3f8>)
 801bd42:	f7e4 faa1 	bl	8000288 <__aeabi_dsub>
 801bd46:	4622      	mov	r2, r4
 801bd48:	4680      	mov	r8, r0
 801bd4a:	4689      	mov	r9, r1
 801bd4c:	462b      	mov	r3, r5
 801bd4e:	4620      	mov	r0, r4
 801bd50:	4629      	mov	r1, r5
 801bd52:	f7e4 fc51 	bl	80005f8 <__aeabi_dmul>
 801bd56:	4602      	mov	r2, r0
 801bd58:	460b      	mov	r3, r1
 801bd5a:	4640      	mov	r0, r8
 801bd5c:	4649      	mov	r1, r9
 801bd5e:	f7e4 fc4b 	bl	80005f8 <__aeabi_dmul>
 801bd62:	a33f      	add	r3, pc, #252	; (adr r3, 801be60 <__ieee754_pow+0x3e0>)
 801bd64:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bd68:	f7e4 fc46 	bl	80005f8 <__aeabi_dmul>
 801bd6c:	4602      	mov	r2, r0
 801bd6e:	460b      	mov	r3, r1
 801bd70:	4650      	mov	r0, sl
 801bd72:	4659      	mov	r1, fp
 801bd74:	f7e4 fa88 	bl	8000288 <__aeabi_dsub>
 801bd78:	4602      	mov	r2, r0
 801bd7a:	460b      	mov	r3, r1
 801bd7c:	4680      	mov	r8, r0
 801bd7e:	4689      	mov	r9, r1
 801bd80:	4630      	mov	r0, r6
 801bd82:	4639      	mov	r1, r7
 801bd84:	f7e4 fa82 	bl	800028c <__adddf3>
 801bd88:	2000      	movs	r0, #0
 801bd8a:	4632      	mov	r2, r6
 801bd8c:	463b      	mov	r3, r7
 801bd8e:	4604      	mov	r4, r0
 801bd90:	460d      	mov	r5, r1
 801bd92:	f7e4 fa79 	bl	8000288 <__aeabi_dsub>
 801bd96:	4602      	mov	r2, r0
 801bd98:	460b      	mov	r3, r1
 801bd9a:	4640      	mov	r0, r8
 801bd9c:	4649      	mov	r1, r9
 801bd9e:	f7e4 fa73 	bl	8000288 <__aeabi_dsub>
 801bda2:	9b04      	ldr	r3, [sp, #16]
 801bda4:	9a06      	ldr	r2, [sp, #24]
 801bda6:	3b01      	subs	r3, #1
 801bda8:	4313      	orrs	r3, r2
 801bdaa:	4682      	mov	sl, r0
 801bdac:	468b      	mov	fp, r1
 801bdae:	f040 81e7 	bne.w	801c180 <__ieee754_pow+0x700>
 801bdb2:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 801be68 <__ieee754_pow+0x3e8>
 801bdb6:	eeb0 8a47 	vmov.f32	s16, s14
 801bdba:	eef0 8a67 	vmov.f32	s17, s15
 801bdbe:	e9dd 6700 	ldrd	r6, r7, [sp]
 801bdc2:	2600      	movs	r6, #0
 801bdc4:	4632      	mov	r2, r6
 801bdc6:	463b      	mov	r3, r7
 801bdc8:	e9dd 0100 	ldrd	r0, r1, [sp]
 801bdcc:	f7e4 fa5c 	bl	8000288 <__aeabi_dsub>
 801bdd0:	4622      	mov	r2, r4
 801bdd2:	462b      	mov	r3, r5
 801bdd4:	f7e4 fc10 	bl	80005f8 <__aeabi_dmul>
 801bdd8:	e9dd 2300 	ldrd	r2, r3, [sp]
 801bddc:	4680      	mov	r8, r0
 801bdde:	4689      	mov	r9, r1
 801bde0:	4650      	mov	r0, sl
 801bde2:	4659      	mov	r1, fp
 801bde4:	f7e4 fc08 	bl	80005f8 <__aeabi_dmul>
 801bde8:	4602      	mov	r2, r0
 801bdea:	460b      	mov	r3, r1
 801bdec:	4640      	mov	r0, r8
 801bdee:	4649      	mov	r1, r9
 801bdf0:	f7e4 fa4c 	bl	800028c <__adddf3>
 801bdf4:	4632      	mov	r2, r6
 801bdf6:	463b      	mov	r3, r7
 801bdf8:	4680      	mov	r8, r0
 801bdfa:	4689      	mov	r9, r1
 801bdfc:	4620      	mov	r0, r4
 801bdfe:	4629      	mov	r1, r5
 801be00:	f7e4 fbfa 	bl	80005f8 <__aeabi_dmul>
 801be04:	460b      	mov	r3, r1
 801be06:	4604      	mov	r4, r0
 801be08:	460d      	mov	r5, r1
 801be0a:	4602      	mov	r2, r0
 801be0c:	4649      	mov	r1, r9
 801be0e:	4640      	mov	r0, r8
 801be10:	f7e4 fa3c 	bl	800028c <__adddf3>
 801be14:	4b19      	ldr	r3, [pc, #100]	; (801be7c <__ieee754_pow+0x3fc>)
 801be16:	4299      	cmp	r1, r3
 801be18:	ec45 4b19 	vmov	d9, r4, r5
 801be1c:	4606      	mov	r6, r0
 801be1e:	460f      	mov	r7, r1
 801be20:	468b      	mov	fp, r1
 801be22:	f340 82f1 	ble.w	801c408 <__ieee754_pow+0x988>
 801be26:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801be2a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801be2e:	4303      	orrs	r3, r0
 801be30:	f000 81e4 	beq.w	801c1fc <__ieee754_pow+0x77c>
 801be34:	ec51 0b18 	vmov	r0, r1, d8
 801be38:	2200      	movs	r2, #0
 801be3a:	2300      	movs	r3, #0
 801be3c:	f7e4 fe4e 	bl	8000adc <__aeabi_dcmplt>
 801be40:	3800      	subs	r0, #0
 801be42:	bf18      	it	ne
 801be44:	2001      	movne	r0, #1
 801be46:	e72b      	b.n	801bca0 <__ieee754_pow+0x220>
 801be48:	60000000 	.word	0x60000000
 801be4c:	3ff71547 	.word	0x3ff71547
 801be50:	f85ddf44 	.word	0xf85ddf44
 801be54:	3e54ae0b 	.word	0x3e54ae0b
 801be58:	55555555 	.word	0x55555555
 801be5c:	3fd55555 	.word	0x3fd55555
 801be60:	652b82fe 	.word	0x652b82fe
 801be64:	3ff71547 	.word	0x3ff71547
 801be68:	00000000 	.word	0x00000000
 801be6c:	bff00000 	.word	0xbff00000
 801be70:	3ff00000 	.word	0x3ff00000
 801be74:	3fd00000 	.word	0x3fd00000
 801be78:	3fe00000 	.word	0x3fe00000
 801be7c:	408fffff 	.word	0x408fffff
 801be80:	4bd5      	ldr	r3, [pc, #852]	; (801c1d8 <__ieee754_pow+0x758>)
 801be82:	402b      	ands	r3, r5
 801be84:	2200      	movs	r2, #0
 801be86:	b92b      	cbnz	r3, 801be94 <__ieee754_pow+0x414>
 801be88:	4bd4      	ldr	r3, [pc, #848]	; (801c1dc <__ieee754_pow+0x75c>)
 801be8a:	f7e4 fbb5 	bl	80005f8 <__aeabi_dmul>
 801be8e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 801be92:	460c      	mov	r4, r1
 801be94:	1523      	asrs	r3, r4, #20
 801be96:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801be9a:	4413      	add	r3, r2
 801be9c:	9305      	str	r3, [sp, #20]
 801be9e:	4bd0      	ldr	r3, [pc, #832]	; (801c1e0 <__ieee754_pow+0x760>)
 801bea0:	f3c4 0413 	ubfx	r4, r4, #0, #20
 801bea4:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801bea8:	429c      	cmp	r4, r3
 801beaa:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 801beae:	dd08      	ble.n	801bec2 <__ieee754_pow+0x442>
 801beb0:	4bcc      	ldr	r3, [pc, #816]	; (801c1e4 <__ieee754_pow+0x764>)
 801beb2:	429c      	cmp	r4, r3
 801beb4:	f340 8162 	ble.w	801c17c <__ieee754_pow+0x6fc>
 801beb8:	9b05      	ldr	r3, [sp, #20]
 801beba:	3301      	adds	r3, #1
 801bebc:	9305      	str	r3, [sp, #20]
 801bebe:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 801bec2:	2400      	movs	r4, #0
 801bec4:	00e3      	lsls	r3, r4, #3
 801bec6:	9307      	str	r3, [sp, #28]
 801bec8:	4bc7      	ldr	r3, [pc, #796]	; (801c1e8 <__ieee754_pow+0x768>)
 801beca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801bece:	ed93 7b00 	vldr	d7, [r3]
 801bed2:	4629      	mov	r1, r5
 801bed4:	ec53 2b17 	vmov	r2, r3, d7
 801bed8:	eeb0 9a47 	vmov.f32	s18, s14
 801bedc:	eef0 9a67 	vmov.f32	s19, s15
 801bee0:	4682      	mov	sl, r0
 801bee2:	f7e4 f9d1 	bl	8000288 <__aeabi_dsub>
 801bee6:	4652      	mov	r2, sl
 801bee8:	4606      	mov	r6, r0
 801beea:	460f      	mov	r7, r1
 801beec:	462b      	mov	r3, r5
 801beee:	ec51 0b19 	vmov	r0, r1, d9
 801bef2:	f7e4 f9cb 	bl	800028c <__adddf3>
 801bef6:	4602      	mov	r2, r0
 801bef8:	460b      	mov	r3, r1
 801befa:	2000      	movs	r0, #0
 801befc:	49bb      	ldr	r1, [pc, #748]	; (801c1ec <__ieee754_pow+0x76c>)
 801befe:	f7e4 fca5 	bl	800084c <__aeabi_ddiv>
 801bf02:	ec41 0b1a 	vmov	d10, r0, r1
 801bf06:	4602      	mov	r2, r0
 801bf08:	460b      	mov	r3, r1
 801bf0a:	4630      	mov	r0, r6
 801bf0c:	4639      	mov	r1, r7
 801bf0e:	f7e4 fb73 	bl	80005f8 <__aeabi_dmul>
 801bf12:	2300      	movs	r3, #0
 801bf14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801bf18:	9302      	str	r3, [sp, #8]
 801bf1a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801bf1e:	46ab      	mov	fp, r5
 801bf20:	106d      	asrs	r5, r5, #1
 801bf22:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 801bf26:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801bf2a:	ec41 0b18 	vmov	d8, r0, r1
 801bf2e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 801bf32:	2200      	movs	r2, #0
 801bf34:	4640      	mov	r0, r8
 801bf36:	4649      	mov	r1, r9
 801bf38:	4614      	mov	r4, r2
 801bf3a:	461d      	mov	r5, r3
 801bf3c:	f7e4 fb5c 	bl	80005f8 <__aeabi_dmul>
 801bf40:	4602      	mov	r2, r0
 801bf42:	460b      	mov	r3, r1
 801bf44:	4630      	mov	r0, r6
 801bf46:	4639      	mov	r1, r7
 801bf48:	f7e4 f99e 	bl	8000288 <__aeabi_dsub>
 801bf4c:	ec53 2b19 	vmov	r2, r3, d9
 801bf50:	4606      	mov	r6, r0
 801bf52:	460f      	mov	r7, r1
 801bf54:	4620      	mov	r0, r4
 801bf56:	4629      	mov	r1, r5
 801bf58:	f7e4 f996 	bl	8000288 <__aeabi_dsub>
 801bf5c:	4602      	mov	r2, r0
 801bf5e:	460b      	mov	r3, r1
 801bf60:	4650      	mov	r0, sl
 801bf62:	4659      	mov	r1, fp
 801bf64:	f7e4 f990 	bl	8000288 <__aeabi_dsub>
 801bf68:	4642      	mov	r2, r8
 801bf6a:	464b      	mov	r3, r9
 801bf6c:	f7e4 fb44 	bl	80005f8 <__aeabi_dmul>
 801bf70:	4602      	mov	r2, r0
 801bf72:	460b      	mov	r3, r1
 801bf74:	4630      	mov	r0, r6
 801bf76:	4639      	mov	r1, r7
 801bf78:	f7e4 f986 	bl	8000288 <__aeabi_dsub>
 801bf7c:	ec53 2b1a 	vmov	r2, r3, d10
 801bf80:	f7e4 fb3a 	bl	80005f8 <__aeabi_dmul>
 801bf84:	ec53 2b18 	vmov	r2, r3, d8
 801bf88:	ec41 0b19 	vmov	d9, r0, r1
 801bf8c:	ec51 0b18 	vmov	r0, r1, d8
 801bf90:	f7e4 fb32 	bl	80005f8 <__aeabi_dmul>
 801bf94:	a37c      	add	r3, pc, #496	; (adr r3, 801c188 <__ieee754_pow+0x708>)
 801bf96:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bf9a:	4604      	mov	r4, r0
 801bf9c:	460d      	mov	r5, r1
 801bf9e:	f7e4 fb2b 	bl	80005f8 <__aeabi_dmul>
 801bfa2:	a37b      	add	r3, pc, #492	; (adr r3, 801c190 <__ieee754_pow+0x710>)
 801bfa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bfa8:	f7e4 f970 	bl	800028c <__adddf3>
 801bfac:	4622      	mov	r2, r4
 801bfae:	462b      	mov	r3, r5
 801bfb0:	f7e4 fb22 	bl	80005f8 <__aeabi_dmul>
 801bfb4:	a378      	add	r3, pc, #480	; (adr r3, 801c198 <__ieee754_pow+0x718>)
 801bfb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bfba:	f7e4 f967 	bl	800028c <__adddf3>
 801bfbe:	4622      	mov	r2, r4
 801bfc0:	462b      	mov	r3, r5
 801bfc2:	f7e4 fb19 	bl	80005f8 <__aeabi_dmul>
 801bfc6:	a376      	add	r3, pc, #472	; (adr r3, 801c1a0 <__ieee754_pow+0x720>)
 801bfc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bfcc:	f7e4 f95e 	bl	800028c <__adddf3>
 801bfd0:	4622      	mov	r2, r4
 801bfd2:	462b      	mov	r3, r5
 801bfd4:	f7e4 fb10 	bl	80005f8 <__aeabi_dmul>
 801bfd8:	a373      	add	r3, pc, #460	; (adr r3, 801c1a8 <__ieee754_pow+0x728>)
 801bfda:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bfde:	f7e4 f955 	bl	800028c <__adddf3>
 801bfe2:	4622      	mov	r2, r4
 801bfe4:	462b      	mov	r3, r5
 801bfe6:	f7e4 fb07 	bl	80005f8 <__aeabi_dmul>
 801bfea:	a371      	add	r3, pc, #452	; (adr r3, 801c1b0 <__ieee754_pow+0x730>)
 801bfec:	e9d3 2300 	ldrd	r2, r3, [r3]
 801bff0:	f7e4 f94c 	bl	800028c <__adddf3>
 801bff4:	4622      	mov	r2, r4
 801bff6:	4606      	mov	r6, r0
 801bff8:	460f      	mov	r7, r1
 801bffa:	462b      	mov	r3, r5
 801bffc:	4620      	mov	r0, r4
 801bffe:	4629      	mov	r1, r5
 801c000:	f7e4 fafa 	bl	80005f8 <__aeabi_dmul>
 801c004:	4602      	mov	r2, r0
 801c006:	460b      	mov	r3, r1
 801c008:	4630      	mov	r0, r6
 801c00a:	4639      	mov	r1, r7
 801c00c:	f7e4 faf4 	bl	80005f8 <__aeabi_dmul>
 801c010:	4642      	mov	r2, r8
 801c012:	4604      	mov	r4, r0
 801c014:	460d      	mov	r5, r1
 801c016:	464b      	mov	r3, r9
 801c018:	ec51 0b18 	vmov	r0, r1, d8
 801c01c:	f7e4 f936 	bl	800028c <__adddf3>
 801c020:	ec53 2b19 	vmov	r2, r3, d9
 801c024:	f7e4 fae8 	bl	80005f8 <__aeabi_dmul>
 801c028:	4622      	mov	r2, r4
 801c02a:	462b      	mov	r3, r5
 801c02c:	f7e4 f92e 	bl	800028c <__adddf3>
 801c030:	4642      	mov	r2, r8
 801c032:	4682      	mov	sl, r0
 801c034:	468b      	mov	fp, r1
 801c036:	464b      	mov	r3, r9
 801c038:	4640      	mov	r0, r8
 801c03a:	4649      	mov	r1, r9
 801c03c:	f7e4 fadc 	bl	80005f8 <__aeabi_dmul>
 801c040:	4b6b      	ldr	r3, [pc, #428]	; (801c1f0 <__ieee754_pow+0x770>)
 801c042:	2200      	movs	r2, #0
 801c044:	4606      	mov	r6, r0
 801c046:	460f      	mov	r7, r1
 801c048:	f7e4 f920 	bl	800028c <__adddf3>
 801c04c:	4652      	mov	r2, sl
 801c04e:	465b      	mov	r3, fp
 801c050:	f7e4 f91c 	bl	800028c <__adddf3>
 801c054:	2000      	movs	r0, #0
 801c056:	4604      	mov	r4, r0
 801c058:	460d      	mov	r5, r1
 801c05a:	4602      	mov	r2, r0
 801c05c:	460b      	mov	r3, r1
 801c05e:	4640      	mov	r0, r8
 801c060:	4649      	mov	r1, r9
 801c062:	f7e4 fac9 	bl	80005f8 <__aeabi_dmul>
 801c066:	4b62      	ldr	r3, [pc, #392]	; (801c1f0 <__ieee754_pow+0x770>)
 801c068:	4680      	mov	r8, r0
 801c06a:	4689      	mov	r9, r1
 801c06c:	2200      	movs	r2, #0
 801c06e:	4620      	mov	r0, r4
 801c070:	4629      	mov	r1, r5
 801c072:	f7e4 f909 	bl	8000288 <__aeabi_dsub>
 801c076:	4632      	mov	r2, r6
 801c078:	463b      	mov	r3, r7
 801c07a:	f7e4 f905 	bl	8000288 <__aeabi_dsub>
 801c07e:	4602      	mov	r2, r0
 801c080:	460b      	mov	r3, r1
 801c082:	4650      	mov	r0, sl
 801c084:	4659      	mov	r1, fp
 801c086:	f7e4 f8ff 	bl	8000288 <__aeabi_dsub>
 801c08a:	ec53 2b18 	vmov	r2, r3, d8
 801c08e:	f7e4 fab3 	bl	80005f8 <__aeabi_dmul>
 801c092:	4622      	mov	r2, r4
 801c094:	4606      	mov	r6, r0
 801c096:	460f      	mov	r7, r1
 801c098:	462b      	mov	r3, r5
 801c09a:	ec51 0b19 	vmov	r0, r1, d9
 801c09e:	f7e4 faab 	bl	80005f8 <__aeabi_dmul>
 801c0a2:	4602      	mov	r2, r0
 801c0a4:	460b      	mov	r3, r1
 801c0a6:	4630      	mov	r0, r6
 801c0a8:	4639      	mov	r1, r7
 801c0aa:	f7e4 f8ef 	bl	800028c <__adddf3>
 801c0ae:	4606      	mov	r6, r0
 801c0b0:	460f      	mov	r7, r1
 801c0b2:	4602      	mov	r2, r0
 801c0b4:	460b      	mov	r3, r1
 801c0b6:	4640      	mov	r0, r8
 801c0b8:	4649      	mov	r1, r9
 801c0ba:	f7e4 f8e7 	bl	800028c <__adddf3>
 801c0be:	a33e      	add	r3, pc, #248	; (adr r3, 801c1b8 <__ieee754_pow+0x738>)
 801c0c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c0c4:	2000      	movs	r0, #0
 801c0c6:	4604      	mov	r4, r0
 801c0c8:	460d      	mov	r5, r1
 801c0ca:	f7e4 fa95 	bl	80005f8 <__aeabi_dmul>
 801c0ce:	4642      	mov	r2, r8
 801c0d0:	ec41 0b18 	vmov	d8, r0, r1
 801c0d4:	464b      	mov	r3, r9
 801c0d6:	4620      	mov	r0, r4
 801c0d8:	4629      	mov	r1, r5
 801c0da:	f7e4 f8d5 	bl	8000288 <__aeabi_dsub>
 801c0de:	4602      	mov	r2, r0
 801c0e0:	460b      	mov	r3, r1
 801c0e2:	4630      	mov	r0, r6
 801c0e4:	4639      	mov	r1, r7
 801c0e6:	f7e4 f8cf 	bl	8000288 <__aeabi_dsub>
 801c0ea:	a335      	add	r3, pc, #212	; (adr r3, 801c1c0 <__ieee754_pow+0x740>)
 801c0ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c0f0:	f7e4 fa82 	bl	80005f8 <__aeabi_dmul>
 801c0f4:	a334      	add	r3, pc, #208	; (adr r3, 801c1c8 <__ieee754_pow+0x748>)
 801c0f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c0fa:	4606      	mov	r6, r0
 801c0fc:	460f      	mov	r7, r1
 801c0fe:	4620      	mov	r0, r4
 801c100:	4629      	mov	r1, r5
 801c102:	f7e4 fa79 	bl	80005f8 <__aeabi_dmul>
 801c106:	4602      	mov	r2, r0
 801c108:	460b      	mov	r3, r1
 801c10a:	4630      	mov	r0, r6
 801c10c:	4639      	mov	r1, r7
 801c10e:	f7e4 f8bd 	bl	800028c <__adddf3>
 801c112:	9a07      	ldr	r2, [sp, #28]
 801c114:	4b37      	ldr	r3, [pc, #220]	; (801c1f4 <__ieee754_pow+0x774>)
 801c116:	4413      	add	r3, r2
 801c118:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c11c:	f7e4 f8b6 	bl	800028c <__adddf3>
 801c120:	4682      	mov	sl, r0
 801c122:	9805      	ldr	r0, [sp, #20]
 801c124:	468b      	mov	fp, r1
 801c126:	f7e4 f9fd 	bl	8000524 <__aeabi_i2d>
 801c12a:	9a07      	ldr	r2, [sp, #28]
 801c12c:	4b32      	ldr	r3, [pc, #200]	; (801c1f8 <__ieee754_pow+0x778>)
 801c12e:	4413      	add	r3, r2
 801c130:	e9d3 8900 	ldrd	r8, r9, [r3]
 801c134:	4606      	mov	r6, r0
 801c136:	460f      	mov	r7, r1
 801c138:	4652      	mov	r2, sl
 801c13a:	465b      	mov	r3, fp
 801c13c:	ec51 0b18 	vmov	r0, r1, d8
 801c140:	f7e4 f8a4 	bl	800028c <__adddf3>
 801c144:	4642      	mov	r2, r8
 801c146:	464b      	mov	r3, r9
 801c148:	f7e4 f8a0 	bl	800028c <__adddf3>
 801c14c:	4632      	mov	r2, r6
 801c14e:	463b      	mov	r3, r7
 801c150:	f7e4 f89c 	bl	800028c <__adddf3>
 801c154:	2000      	movs	r0, #0
 801c156:	4632      	mov	r2, r6
 801c158:	463b      	mov	r3, r7
 801c15a:	4604      	mov	r4, r0
 801c15c:	460d      	mov	r5, r1
 801c15e:	f7e4 f893 	bl	8000288 <__aeabi_dsub>
 801c162:	4642      	mov	r2, r8
 801c164:	464b      	mov	r3, r9
 801c166:	f7e4 f88f 	bl	8000288 <__aeabi_dsub>
 801c16a:	ec53 2b18 	vmov	r2, r3, d8
 801c16e:	f7e4 f88b 	bl	8000288 <__aeabi_dsub>
 801c172:	4602      	mov	r2, r0
 801c174:	460b      	mov	r3, r1
 801c176:	4650      	mov	r0, sl
 801c178:	4659      	mov	r1, fp
 801c17a:	e610      	b.n	801bd9e <__ieee754_pow+0x31e>
 801c17c:	2401      	movs	r4, #1
 801c17e:	e6a1      	b.n	801bec4 <__ieee754_pow+0x444>
 801c180:	ed9f 7b13 	vldr	d7, [pc, #76]	; 801c1d0 <__ieee754_pow+0x750>
 801c184:	e617      	b.n	801bdb6 <__ieee754_pow+0x336>
 801c186:	bf00      	nop
 801c188:	4a454eef 	.word	0x4a454eef
 801c18c:	3fca7e28 	.word	0x3fca7e28
 801c190:	93c9db65 	.word	0x93c9db65
 801c194:	3fcd864a 	.word	0x3fcd864a
 801c198:	a91d4101 	.word	0xa91d4101
 801c19c:	3fd17460 	.word	0x3fd17460
 801c1a0:	518f264d 	.word	0x518f264d
 801c1a4:	3fd55555 	.word	0x3fd55555
 801c1a8:	db6fabff 	.word	0xdb6fabff
 801c1ac:	3fdb6db6 	.word	0x3fdb6db6
 801c1b0:	33333303 	.word	0x33333303
 801c1b4:	3fe33333 	.word	0x3fe33333
 801c1b8:	e0000000 	.word	0xe0000000
 801c1bc:	3feec709 	.word	0x3feec709
 801c1c0:	dc3a03fd 	.word	0xdc3a03fd
 801c1c4:	3feec709 	.word	0x3feec709
 801c1c8:	145b01f5 	.word	0x145b01f5
 801c1cc:	be3e2fe0 	.word	0xbe3e2fe0
 801c1d0:	00000000 	.word	0x00000000
 801c1d4:	3ff00000 	.word	0x3ff00000
 801c1d8:	7ff00000 	.word	0x7ff00000
 801c1dc:	43400000 	.word	0x43400000
 801c1e0:	0003988e 	.word	0x0003988e
 801c1e4:	000bb679 	.word	0x000bb679
 801c1e8:	08025550 	.word	0x08025550
 801c1ec:	3ff00000 	.word	0x3ff00000
 801c1f0:	40080000 	.word	0x40080000
 801c1f4:	08025570 	.word	0x08025570
 801c1f8:	08025560 	.word	0x08025560
 801c1fc:	a3b5      	add	r3, pc, #724	; (adr r3, 801c4d4 <__ieee754_pow+0xa54>)
 801c1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c202:	4640      	mov	r0, r8
 801c204:	4649      	mov	r1, r9
 801c206:	f7e4 f841 	bl	800028c <__adddf3>
 801c20a:	4622      	mov	r2, r4
 801c20c:	ec41 0b1a 	vmov	d10, r0, r1
 801c210:	462b      	mov	r3, r5
 801c212:	4630      	mov	r0, r6
 801c214:	4639      	mov	r1, r7
 801c216:	f7e4 f837 	bl	8000288 <__aeabi_dsub>
 801c21a:	4602      	mov	r2, r0
 801c21c:	460b      	mov	r3, r1
 801c21e:	ec51 0b1a 	vmov	r0, r1, d10
 801c222:	f7e4 fc79 	bl	8000b18 <__aeabi_dcmpgt>
 801c226:	2800      	cmp	r0, #0
 801c228:	f47f ae04 	bne.w	801be34 <__ieee754_pow+0x3b4>
 801c22c:	4aa4      	ldr	r2, [pc, #656]	; (801c4c0 <__ieee754_pow+0xa40>)
 801c22e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801c232:	4293      	cmp	r3, r2
 801c234:	f340 8108 	ble.w	801c448 <__ieee754_pow+0x9c8>
 801c238:	151b      	asrs	r3, r3, #20
 801c23a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801c23e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801c242:	fa4a f303 	asr.w	r3, sl, r3
 801c246:	445b      	add	r3, fp
 801c248:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801c24c:	4e9d      	ldr	r6, [pc, #628]	; (801c4c4 <__ieee754_pow+0xa44>)
 801c24e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801c252:	4116      	asrs	r6, r2
 801c254:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801c258:	2000      	movs	r0, #0
 801c25a:	ea23 0106 	bic.w	r1, r3, r6
 801c25e:	f1c2 0214 	rsb	r2, r2, #20
 801c262:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 801c266:	fa4a fa02 	asr.w	sl, sl, r2
 801c26a:	f1bb 0f00 	cmp.w	fp, #0
 801c26e:	4602      	mov	r2, r0
 801c270:	460b      	mov	r3, r1
 801c272:	4620      	mov	r0, r4
 801c274:	4629      	mov	r1, r5
 801c276:	bfb8      	it	lt
 801c278:	f1ca 0a00 	rsblt	sl, sl, #0
 801c27c:	f7e4 f804 	bl	8000288 <__aeabi_dsub>
 801c280:	ec41 0b19 	vmov	d9, r0, r1
 801c284:	4642      	mov	r2, r8
 801c286:	464b      	mov	r3, r9
 801c288:	ec51 0b19 	vmov	r0, r1, d9
 801c28c:	f7e3 fffe 	bl	800028c <__adddf3>
 801c290:	a37b      	add	r3, pc, #492	; (adr r3, 801c480 <__ieee754_pow+0xa00>)
 801c292:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c296:	2000      	movs	r0, #0
 801c298:	4604      	mov	r4, r0
 801c29a:	460d      	mov	r5, r1
 801c29c:	f7e4 f9ac 	bl	80005f8 <__aeabi_dmul>
 801c2a0:	ec53 2b19 	vmov	r2, r3, d9
 801c2a4:	4606      	mov	r6, r0
 801c2a6:	460f      	mov	r7, r1
 801c2a8:	4620      	mov	r0, r4
 801c2aa:	4629      	mov	r1, r5
 801c2ac:	f7e3 ffec 	bl	8000288 <__aeabi_dsub>
 801c2b0:	4602      	mov	r2, r0
 801c2b2:	460b      	mov	r3, r1
 801c2b4:	4640      	mov	r0, r8
 801c2b6:	4649      	mov	r1, r9
 801c2b8:	f7e3 ffe6 	bl	8000288 <__aeabi_dsub>
 801c2bc:	a372      	add	r3, pc, #456	; (adr r3, 801c488 <__ieee754_pow+0xa08>)
 801c2be:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c2c2:	f7e4 f999 	bl	80005f8 <__aeabi_dmul>
 801c2c6:	a372      	add	r3, pc, #456	; (adr r3, 801c490 <__ieee754_pow+0xa10>)
 801c2c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c2cc:	4680      	mov	r8, r0
 801c2ce:	4689      	mov	r9, r1
 801c2d0:	4620      	mov	r0, r4
 801c2d2:	4629      	mov	r1, r5
 801c2d4:	f7e4 f990 	bl	80005f8 <__aeabi_dmul>
 801c2d8:	4602      	mov	r2, r0
 801c2da:	460b      	mov	r3, r1
 801c2dc:	4640      	mov	r0, r8
 801c2de:	4649      	mov	r1, r9
 801c2e0:	f7e3 ffd4 	bl	800028c <__adddf3>
 801c2e4:	4604      	mov	r4, r0
 801c2e6:	460d      	mov	r5, r1
 801c2e8:	4602      	mov	r2, r0
 801c2ea:	460b      	mov	r3, r1
 801c2ec:	4630      	mov	r0, r6
 801c2ee:	4639      	mov	r1, r7
 801c2f0:	f7e3 ffcc 	bl	800028c <__adddf3>
 801c2f4:	4632      	mov	r2, r6
 801c2f6:	463b      	mov	r3, r7
 801c2f8:	4680      	mov	r8, r0
 801c2fa:	4689      	mov	r9, r1
 801c2fc:	f7e3 ffc4 	bl	8000288 <__aeabi_dsub>
 801c300:	4602      	mov	r2, r0
 801c302:	460b      	mov	r3, r1
 801c304:	4620      	mov	r0, r4
 801c306:	4629      	mov	r1, r5
 801c308:	f7e3 ffbe 	bl	8000288 <__aeabi_dsub>
 801c30c:	4642      	mov	r2, r8
 801c30e:	4606      	mov	r6, r0
 801c310:	460f      	mov	r7, r1
 801c312:	464b      	mov	r3, r9
 801c314:	4640      	mov	r0, r8
 801c316:	4649      	mov	r1, r9
 801c318:	f7e4 f96e 	bl	80005f8 <__aeabi_dmul>
 801c31c:	a35e      	add	r3, pc, #376	; (adr r3, 801c498 <__ieee754_pow+0xa18>)
 801c31e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c322:	4604      	mov	r4, r0
 801c324:	460d      	mov	r5, r1
 801c326:	f7e4 f967 	bl	80005f8 <__aeabi_dmul>
 801c32a:	a35d      	add	r3, pc, #372	; (adr r3, 801c4a0 <__ieee754_pow+0xa20>)
 801c32c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c330:	f7e3 ffaa 	bl	8000288 <__aeabi_dsub>
 801c334:	4622      	mov	r2, r4
 801c336:	462b      	mov	r3, r5
 801c338:	f7e4 f95e 	bl	80005f8 <__aeabi_dmul>
 801c33c:	a35a      	add	r3, pc, #360	; (adr r3, 801c4a8 <__ieee754_pow+0xa28>)
 801c33e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c342:	f7e3 ffa3 	bl	800028c <__adddf3>
 801c346:	4622      	mov	r2, r4
 801c348:	462b      	mov	r3, r5
 801c34a:	f7e4 f955 	bl	80005f8 <__aeabi_dmul>
 801c34e:	a358      	add	r3, pc, #352	; (adr r3, 801c4b0 <__ieee754_pow+0xa30>)
 801c350:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c354:	f7e3 ff98 	bl	8000288 <__aeabi_dsub>
 801c358:	4622      	mov	r2, r4
 801c35a:	462b      	mov	r3, r5
 801c35c:	f7e4 f94c 	bl	80005f8 <__aeabi_dmul>
 801c360:	a355      	add	r3, pc, #340	; (adr r3, 801c4b8 <__ieee754_pow+0xa38>)
 801c362:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c366:	f7e3 ff91 	bl	800028c <__adddf3>
 801c36a:	4622      	mov	r2, r4
 801c36c:	462b      	mov	r3, r5
 801c36e:	f7e4 f943 	bl	80005f8 <__aeabi_dmul>
 801c372:	4602      	mov	r2, r0
 801c374:	460b      	mov	r3, r1
 801c376:	4640      	mov	r0, r8
 801c378:	4649      	mov	r1, r9
 801c37a:	f7e3 ff85 	bl	8000288 <__aeabi_dsub>
 801c37e:	4604      	mov	r4, r0
 801c380:	460d      	mov	r5, r1
 801c382:	4602      	mov	r2, r0
 801c384:	460b      	mov	r3, r1
 801c386:	4640      	mov	r0, r8
 801c388:	4649      	mov	r1, r9
 801c38a:	f7e4 f935 	bl	80005f8 <__aeabi_dmul>
 801c38e:	2200      	movs	r2, #0
 801c390:	ec41 0b19 	vmov	d9, r0, r1
 801c394:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801c398:	4620      	mov	r0, r4
 801c39a:	4629      	mov	r1, r5
 801c39c:	f7e3 ff74 	bl	8000288 <__aeabi_dsub>
 801c3a0:	4602      	mov	r2, r0
 801c3a2:	460b      	mov	r3, r1
 801c3a4:	ec51 0b19 	vmov	r0, r1, d9
 801c3a8:	f7e4 fa50 	bl	800084c <__aeabi_ddiv>
 801c3ac:	4632      	mov	r2, r6
 801c3ae:	4604      	mov	r4, r0
 801c3b0:	460d      	mov	r5, r1
 801c3b2:	463b      	mov	r3, r7
 801c3b4:	4640      	mov	r0, r8
 801c3b6:	4649      	mov	r1, r9
 801c3b8:	f7e4 f91e 	bl	80005f8 <__aeabi_dmul>
 801c3bc:	4632      	mov	r2, r6
 801c3be:	463b      	mov	r3, r7
 801c3c0:	f7e3 ff64 	bl	800028c <__adddf3>
 801c3c4:	4602      	mov	r2, r0
 801c3c6:	460b      	mov	r3, r1
 801c3c8:	4620      	mov	r0, r4
 801c3ca:	4629      	mov	r1, r5
 801c3cc:	f7e3 ff5c 	bl	8000288 <__aeabi_dsub>
 801c3d0:	4642      	mov	r2, r8
 801c3d2:	464b      	mov	r3, r9
 801c3d4:	f7e3 ff58 	bl	8000288 <__aeabi_dsub>
 801c3d8:	460b      	mov	r3, r1
 801c3da:	4602      	mov	r2, r0
 801c3dc:	493a      	ldr	r1, [pc, #232]	; (801c4c8 <__ieee754_pow+0xa48>)
 801c3de:	2000      	movs	r0, #0
 801c3e0:	f7e3 ff52 	bl	8000288 <__aeabi_dsub>
 801c3e4:	ec41 0b10 	vmov	d0, r0, r1
 801c3e8:	ee10 3a90 	vmov	r3, s1
 801c3ec:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 801c3f0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801c3f4:	da2b      	bge.n	801c44e <__ieee754_pow+0x9ce>
 801c3f6:	4650      	mov	r0, sl
 801c3f8:	f000 ff66 	bl	801d2c8 <scalbn>
 801c3fc:	ec51 0b10 	vmov	r0, r1, d0
 801c400:	ec53 2b18 	vmov	r2, r3, d8
 801c404:	f7ff bbed 	b.w	801bbe2 <__ieee754_pow+0x162>
 801c408:	4b30      	ldr	r3, [pc, #192]	; (801c4cc <__ieee754_pow+0xa4c>)
 801c40a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801c40e:	429e      	cmp	r6, r3
 801c410:	f77f af0c 	ble.w	801c22c <__ieee754_pow+0x7ac>
 801c414:	4b2e      	ldr	r3, [pc, #184]	; (801c4d0 <__ieee754_pow+0xa50>)
 801c416:	440b      	add	r3, r1
 801c418:	4303      	orrs	r3, r0
 801c41a:	d009      	beq.n	801c430 <__ieee754_pow+0x9b0>
 801c41c:	ec51 0b18 	vmov	r0, r1, d8
 801c420:	2200      	movs	r2, #0
 801c422:	2300      	movs	r3, #0
 801c424:	f7e4 fb5a 	bl	8000adc <__aeabi_dcmplt>
 801c428:	3800      	subs	r0, #0
 801c42a:	bf18      	it	ne
 801c42c:	2001      	movne	r0, #1
 801c42e:	e447      	b.n	801bcc0 <__ieee754_pow+0x240>
 801c430:	4622      	mov	r2, r4
 801c432:	462b      	mov	r3, r5
 801c434:	f7e3 ff28 	bl	8000288 <__aeabi_dsub>
 801c438:	4642      	mov	r2, r8
 801c43a:	464b      	mov	r3, r9
 801c43c:	f7e4 fb62 	bl	8000b04 <__aeabi_dcmpge>
 801c440:	2800      	cmp	r0, #0
 801c442:	f43f aef3 	beq.w	801c22c <__ieee754_pow+0x7ac>
 801c446:	e7e9      	b.n	801c41c <__ieee754_pow+0x99c>
 801c448:	f04f 0a00 	mov.w	sl, #0
 801c44c:	e71a      	b.n	801c284 <__ieee754_pow+0x804>
 801c44e:	ec51 0b10 	vmov	r0, r1, d0
 801c452:	4619      	mov	r1, r3
 801c454:	e7d4      	b.n	801c400 <__ieee754_pow+0x980>
 801c456:	491c      	ldr	r1, [pc, #112]	; (801c4c8 <__ieee754_pow+0xa48>)
 801c458:	2000      	movs	r0, #0
 801c45a:	f7ff bb30 	b.w	801babe <__ieee754_pow+0x3e>
 801c45e:	2000      	movs	r0, #0
 801c460:	2100      	movs	r1, #0
 801c462:	f7ff bb2c 	b.w	801babe <__ieee754_pow+0x3e>
 801c466:	4630      	mov	r0, r6
 801c468:	4639      	mov	r1, r7
 801c46a:	f7ff bb28 	b.w	801babe <__ieee754_pow+0x3e>
 801c46e:	9204      	str	r2, [sp, #16]
 801c470:	f7ff bb7a 	b.w	801bb68 <__ieee754_pow+0xe8>
 801c474:	2300      	movs	r3, #0
 801c476:	f7ff bb64 	b.w	801bb42 <__ieee754_pow+0xc2>
 801c47a:	bf00      	nop
 801c47c:	f3af 8000 	nop.w
 801c480:	00000000 	.word	0x00000000
 801c484:	3fe62e43 	.word	0x3fe62e43
 801c488:	fefa39ef 	.word	0xfefa39ef
 801c48c:	3fe62e42 	.word	0x3fe62e42
 801c490:	0ca86c39 	.word	0x0ca86c39
 801c494:	be205c61 	.word	0xbe205c61
 801c498:	72bea4d0 	.word	0x72bea4d0
 801c49c:	3e663769 	.word	0x3e663769
 801c4a0:	c5d26bf1 	.word	0xc5d26bf1
 801c4a4:	3ebbbd41 	.word	0x3ebbbd41
 801c4a8:	af25de2c 	.word	0xaf25de2c
 801c4ac:	3f11566a 	.word	0x3f11566a
 801c4b0:	16bebd93 	.word	0x16bebd93
 801c4b4:	3f66c16c 	.word	0x3f66c16c
 801c4b8:	5555553e 	.word	0x5555553e
 801c4bc:	3fc55555 	.word	0x3fc55555
 801c4c0:	3fe00000 	.word	0x3fe00000
 801c4c4:	000fffff 	.word	0x000fffff
 801c4c8:	3ff00000 	.word	0x3ff00000
 801c4cc:	4090cbff 	.word	0x4090cbff
 801c4d0:	3f6f3400 	.word	0x3f6f3400
 801c4d4:	652b82fe 	.word	0x652b82fe
 801c4d8:	3c971547 	.word	0x3c971547

0801c4dc <__ieee754_sqrt>:
 801c4dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c4e0:	ec55 4b10 	vmov	r4, r5, d0
 801c4e4:	4e55      	ldr	r6, [pc, #340]	; (801c63c <__ieee754_sqrt+0x160>)
 801c4e6:	43ae      	bics	r6, r5
 801c4e8:	ee10 0a10 	vmov	r0, s0
 801c4ec:	ee10 3a10 	vmov	r3, s0
 801c4f0:	462a      	mov	r2, r5
 801c4f2:	4629      	mov	r1, r5
 801c4f4:	d110      	bne.n	801c518 <__ieee754_sqrt+0x3c>
 801c4f6:	ee10 2a10 	vmov	r2, s0
 801c4fa:	462b      	mov	r3, r5
 801c4fc:	f7e4 f87c 	bl	80005f8 <__aeabi_dmul>
 801c500:	4602      	mov	r2, r0
 801c502:	460b      	mov	r3, r1
 801c504:	4620      	mov	r0, r4
 801c506:	4629      	mov	r1, r5
 801c508:	f7e3 fec0 	bl	800028c <__adddf3>
 801c50c:	4604      	mov	r4, r0
 801c50e:	460d      	mov	r5, r1
 801c510:	ec45 4b10 	vmov	d0, r4, r5
 801c514:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c518:	2d00      	cmp	r5, #0
 801c51a:	dc10      	bgt.n	801c53e <__ieee754_sqrt+0x62>
 801c51c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801c520:	4330      	orrs	r0, r6
 801c522:	d0f5      	beq.n	801c510 <__ieee754_sqrt+0x34>
 801c524:	b15d      	cbz	r5, 801c53e <__ieee754_sqrt+0x62>
 801c526:	ee10 2a10 	vmov	r2, s0
 801c52a:	462b      	mov	r3, r5
 801c52c:	ee10 0a10 	vmov	r0, s0
 801c530:	f7e3 feaa 	bl	8000288 <__aeabi_dsub>
 801c534:	4602      	mov	r2, r0
 801c536:	460b      	mov	r3, r1
 801c538:	f7e4 f988 	bl	800084c <__aeabi_ddiv>
 801c53c:	e7e6      	b.n	801c50c <__ieee754_sqrt+0x30>
 801c53e:	1512      	asrs	r2, r2, #20
 801c540:	d074      	beq.n	801c62c <__ieee754_sqrt+0x150>
 801c542:	07d4      	lsls	r4, r2, #31
 801c544:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801c548:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 801c54c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 801c550:	bf5e      	ittt	pl
 801c552:	0fda      	lsrpl	r2, r3, #31
 801c554:	005b      	lslpl	r3, r3, #1
 801c556:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 801c55a:	2400      	movs	r4, #0
 801c55c:	0fda      	lsrs	r2, r3, #31
 801c55e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 801c562:	107f      	asrs	r7, r7, #1
 801c564:	005b      	lsls	r3, r3, #1
 801c566:	2516      	movs	r5, #22
 801c568:	4620      	mov	r0, r4
 801c56a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 801c56e:	1886      	adds	r6, r0, r2
 801c570:	428e      	cmp	r6, r1
 801c572:	bfde      	ittt	le
 801c574:	1b89      	suble	r1, r1, r6
 801c576:	18b0      	addle	r0, r6, r2
 801c578:	18a4      	addle	r4, r4, r2
 801c57a:	0049      	lsls	r1, r1, #1
 801c57c:	3d01      	subs	r5, #1
 801c57e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 801c582:	ea4f 0252 	mov.w	r2, r2, lsr #1
 801c586:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801c58a:	d1f0      	bne.n	801c56e <__ieee754_sqrt+0x92>
 801c58c:	462a      	mov	r2, r5
 801c58e:	f04f 0e20 	mov.w	lr, #32
 801c592:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 801c596:	4281      	cmp	r1, r0
 801c598:	eb06 0c05 	add.w	ip, r6, r5
 801c59c:	dc02      	bgt.n	801c5a4 <__ieee754_sqrt+0xc8>
 801c59e:	d113      	bne.n	801c5c8 <__ieee754_sqrt+0xec>
 801c5a0:	459c      	cmp	ip, r3
 801c5a2:	d811      	bhi.n	801c5c8 <__ieee754_sqrt+0xec>
 801c5a4:	f1bc 0f00 	cmp.w	ip, #0
 801c5a8:	eb0c 0506 	add.w	r5, ip, r6
 801c5ac:	da43      	bge.n	801c636 <__ieee754_sqrt+0x15a>
 801c5ae:	2d00      	cmp	r5, #0
 801c5b0:	db41      	blt.n	801c636 <__ieee754_sqrt+0x15a>
 801c5b2:	f100 0801 	add.w	r8, r0, #1
 801c5b6:	1a09      	subs	r1, r1, r0
 801c5b8:	459c      	cmp	ip, r3
 801c5ba:	bf88      	it	hi
 801c5bc:	f101 31ff 	addhi.w	r1, r1, #4294967295
 801c5c0:	eba3 030c 	sub.w	r3, r3, ip
 801c5c4:	4432      	add	r2, r6
 801c5c6:	4640      	mov	r0, r8
 801c5c8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 801c5cc:	f1be 0e01 	subs.w	lr, lr, #1
 801c5d0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 801c5d4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801c5d8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801c5dc:	d1db      	bne.n	801c596 <__ieee754_sqrt+0xba>
 801c5de:	430b      	orrs	r3, r1
 801c5e0:	d006      	beq.n	801c5f0 <__ieee754_sqrt+0x114>
 801c5e2:	1c50      	adds	r0, r2, #1
 801c5e4:	bf13      	iteet	ne
 801c5e6:	3201      	addne	r2, #1
 801c5e8:	3401      	addeq	r4, #1
 801c5ea:	4672      	moveq	r2, lr
 801c5ec:	f022 0201 	bicne.w	r2, r2, #1
 801c5f0:	1063      	asrs	r3, r4, #1
 801c5f2:	0852      	lsrs	r2, r2, #1
 801c5f4:	07e1      	lsls	r1, r4, #31
 801c5f6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 801c5fa:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801c5fe:	bf48      	it	mi
 801c600:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 801c604:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 801c608:	4614      	mov	r4, r2
 801c60a:	e781      	b.n	801c510 <__ieee754_sqrt+0x34>
 801c60c:	0ad9      	lsrs	r1, r3, #11
 801c60e:	3815      	subs	r0, #21
 801c610:	055b      	lsls	r3, r3, #21
 801c612:	2900      	cmp	r1, #0
 801c614:	d0fa      	beq.n	801c60c <__ieee754_sqrt+0x130>
 801c616:	02cd      	lsls	r5, r1, #11
 801c618:	d50a      	bpl.n	801c630 <__ieee754_sqrt+0x154>
 801c61a:	f1c2 0420 	rsb	r4, r2, #32
 801c61e:	fa23 f404 	lsr.w	r4, r3, r4
 801c622:	1e55      	subs	r5, r2, #1
 801c624:	4093      	lsls	r3, r2
 801c626:	4321      	orrs	r1, r4
 801c628:	1b42      	subs	r2, r0, r5
 801c62a:	e78a      	b.n	801c542 <__ieee754_sqrt+0x66>
 801c62c:	4610      	mov	r0, r2
 801c62e:	e7f0      	b.n	801c612 <__ieee754_sqrt+0x136>
 801c630:	0049      	lsls	r1, r1, #1
 801c632:	3201      	adds	r2, #1
 801c634:	e7ef      	b.n	801c616 <__ieee754_sqrt+0x13a>
 801c636:	4680      	mov	r8, r0
 801c638:	e7bd      	b.n	801c5b6 <__ieee754_sqrt+0xda>
 801c63a:	bf00      	nop
 801c63c:	7ff00000 	.word	0x7ff00000

0801c640 <__ieee754_rem_pio2f>:
 801c640:	b5f0      	push	{r4, r5, r6, r7, lr}
 801c642:	ee10 6a10 	vmov	r6, s0
 801c646:	4b8e      	ldr	r3, [pc, #568]	; (801c880 <__ieee754_rem_pio2f+0x240>)
 801c648:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 801c64c:	429d      	cmp	r5, r3
 801c64e:	b087      	sub	sp, #28
 801c650:	eef0 7a40 	vmov.f32	s15, s0
 801c654:	4604      	mov	r4, r0
 801c656:	dc05      	bgt.n	801c664 <__ieee754_rem_pio2f+0x24>
 801c658:	2300      	movs	r3, #0
 801c65a:	ed80 0a00 	vstr	s0, [r0]
 801c65e:	6043      	str	r3, [r0, #4]
 801c660:	2000      	movs	r0, #0
 801c662:	e01a      	b.n	801c69a <__ieee754_rem_pio2f+0x5a>
 801c664:	4b87      	ldr	r3, [pc, #540]	; (801c884 <__ieee754_rem_pio2f+0x244>)
 801c666:	429d      	cmp	r5, r3
 801c668:	dc46      	bgt.n	801c6f8 <__ieee754_rem_pio2f+0xb8>
 801c66a:	2e00      	cmp	r6, #0
 801c66c:	ed9f 0a86 	vldr	s0, [pc, #536]	; 801c888 <__ieee754_rem_pio2f+0x248>
 801c670:	4b86      	ldr	r3, [pc, #536]	; (801c88c <__ieee754_rem_pio2f+0x24c>)
 801c672:	f025 050f 	bic.w	r5, r5, #15
 801c676:	dd1f      	ble.n	801c6b8 <__ieee754_rem_pio2f+0x78>
 801c678:	429d      	cmp	r5, r3
 801c67a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801c67e:	d00e      	beq.n	801c69e <__ieee754_rem_pio2f+0x5e>
 801c680:	ed9f 7a83 	vldr	s14, [pc, #524]	; 801c890 <__ieee754_rem_pio2f+0x250>
 801c684:	ee37 0ac7 	vsub.f32	s0, s15, s14
 801c688:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801c68c:	ed80 0a00 	vstr	s0, [r0]
 801c690:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c694:	2001      	movs	r0, #1
 801c696:	edc4 7a01 	vstr	s15, [r4, #4]
 801c69a:	b007      	add	sp, #28
 801c69c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c69e:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 801c894 <__ieee754_rem_pio2f+0x254>
 801c6a2:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 801c898 <__ieee754_rem_pio2f+0x258>
 801c6a6:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801c6aa:	ee77 6ac7 	vsub.f32	s13, s15, s14
 801c6ae:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801c6b2:	edc0 6a00 	vstr	s13, [r0]
 801c6b6:	e7eb      	b.n	801c690 <__ieee754_rem_pio2f+0x50>
 801c6b8:	429d      	cmp	r5, r3
 801c6ba:	ee77 7a80 	vadd.f32	s15, s15, s0
 801c6be:	d00e      	beq.n	801c6de <__ieee754_rem_pio2f+0x9e>
 801c6c0:	ed9f 7a73 	vldr	s14, [pc, #460]	; 801c890 <__ieee754_rem_pio2f+0x250>
 801c6c4:	ee37 0a87 	vadd.f32	s0, s15, s14
 801c6c8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801c6cc:	ed80 0a00 	vstr	s0, [r0]
 801c6d0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c6d4:	f04f 30ff 	mov.w	r0, #4294967295
 801c6d8:	edc4 7a01 	vstr	s15, [r4, #4]
 801c6dc:	e7dd      	b.n	801c69a <__ieee754_rem_pio2f+0x5a>
 801c6de:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 801c894 <__ieee754_rem_pio2f+0x254>
 801c6e2:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 801c898 <__ieee754_rem_pio2f+0x258>
 801c6e6:	ee77 7a80 	vadd.f32	s15, s15, s0
 801c6ea:	ee77 6a87 	vadd.f32	s13, s15, s14
 801c6ee:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801c6f2:	edc0 6a00 	vstr	s13, [r0]
 801c6f6:	e7eb      	b.n	801c6d0 <__ieee754_rem_pio2f+0x90>
 801c6f8:	4b68      	ldr	r3, [pc, #416]	; (801c89c <__ieee754_rem_pio2f+0x25c>)
 801c6fa:	429d      	cmp	r5, r3
 801c6fc:	dc72      	bgt.n	801c7e4 <__ieee754_rem_pio2f+0x1a4>
 801c6fe:	f000 fe69 	bl	801d3d4 <fabsf>
 801c702:	ed9f 7a67 	vldr	s14, [pc, #412]	; 801c8a0 <__ieee754_rem_pio2f+0x260>
 801c706:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801c70a:	eee0 7a07 	vfma.f32	s15, s0, s14
 801c70e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801c712:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801c716:	ee17 0a90 	vmov	r0, s15
 801c71a:	eddf 7a5b 	vldr	s15, [pc, #364]	; 801c888 <__ieee754_rem_pio2f+0x248>
 801c71e:	eea7 0a67 	vfms.f32	s0, s14, s15
 801c722:	281f      	cmp	r0, #31
 801c724:	eddf 7a5a 	vldr	s15, [pc, #360]	; 801c890 <__ieee754_rem_pio2f+0x250>
 801c728:	ee67 7a27 	vmul.f32	s15, s14, s15
 801c72c:	eeb1 6a47 	vneg.f32	s12, s14
 801c730:	ee70 6a67 	vsub.f32	s13, s0, s15
 801c734:	ee16 2a90 	vmov	r2, s13
 801c738:	dc1c      	bgt.n	801c774 <__ieee754_rem_pio2f+0x134>
 801c73a:	495a      	ldr	r1, [pc, #360]	; (801c8a4 <__ieee754_rem_pio2f+0x264>)
 801c73c:	1e47      	subs	r7, r0, #1
 801c73e:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 801c742:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 801c746:	428b      	cmp	r3, r1
 801c748:	d014      	beq.n	801c774 <__ieee754_rem_pio2f+0x134>
 801c74a:	6022      	str	r2, [r4, #0]
 801c74c:	ed94 7a00 	vldr	s14, [r4]
 801c750:	ee30 0a47 	vsub.f32	s0, s0, s14
 801c754:	2e00      	cmp	r6, #0
 801c756:	ee30 0a67 	vsub.f32	s0, s0, s15
 801c75a:	ed84 0a01 	vstr	s0, [r4, #4]
 801c75e:	da9c      	bge.n	801c69a <__ieee754_rem_pio2f+0x5a>
 801c760:	eeb1 7a47 	vneg.f32	s14, s14
 801c764:	eeb1 0a40 	vneg.f32	s0, s0
 801c768:	ed84 7a00 	vstr	s14, [r4]
 801c76c:	ed84 0a01 	vstr	s0, [r4, #4]
 801c770:	4240      	negs	r0, r0
 801c772:	e792      	b.n	801c69a <__ieee754_rem_pio2f+0x5a>
 801c774:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 801c778:	15eb      	asrs	r3, r5, #23
 801c77a:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 801c77e:	2d08      	cmp	r5, #8
 801c780:	dde3      	ble.n	801c74a <__ieee754_rem_pio2f+0x10a>
 801c782:	eddf 7a44 	vldr	s15, [pc, #272]	; 801c894 <__ieee754_rem_pio2f+0x254>
 801c786:	eddf 5a44 	vldr	s11, [pc, #272]	; 801c898 <__ieee754_rem_pio2f+0x258>
 801c78a:	eef0 6a40 	vmov.f32	s13, s0
 801c78e:	eee6 6a27 	vfma.f32	s13, s12, s15
 801c792:	ee30 0a66 	vsub.f32	s0, s0, s13
 801c796:	eea6 0a27 	vfma.f32	s0, s12, s15
 801c79a:	eef0 7a40 	vmov.f32	s15, s0
 801c79e:	eed7 7a25 	vfnms.f32	s15, s14, s11
 801c7a2:	ee76 5ae7 	vsub.f32	s11, s13, s15
 801c7a6:	ee15 2a90 	vmov	r2, s11
 801c7aa:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 801c7ae:	1a5b      	subs	r3, r3, r1
 801c7b0:	2b19      	cmp	r3, #25
 801c7b2:	dc04      	bgt.n	801c7be <__ieee754_rem_pio2f+0x17e>
 801c7b4:	edc4 5a00 	vstr	s11, [r4]
 801c7b8:	eeb0 0a66 	vmov.f32	s0, s13
 801c7bc:	e7c6      	b.n	801c74c <__ieee754_rem_pio2f+0x10c>
 801c7be:	eddf 5a3a 	vldr	s11, [pc, #232]	; 801c8a8 <__ieee754_rem_pio2f+0x268>
 801c7c2:	eeb0 0a66 	vmov.f32	s0, s13
 801c7c6:	eea6 0a25 	vfma.f32	s0, s12, s11
 801c7ca:	ee76 7ac0 	vsub.f32	s15, s13, s0
 801c7ce:	eddf 6a37 	vldr	s13, [pc, #220]	; 801c8ac <__ieee754_rem_pio2f+0x26c>
 801c7d2:	eee6 7a25 	vfma.f32	s15, s12, s11
 801c7d6:	eed7 7a26 	vfnms.f32	s15, s14, s13
 801c7da:	ee30 7a67 	vsub.f32	s14, s0, s15
 801c7de:	ed84 7a00 	vstr	s14, [r4]
 801c7e2:	e7b3      	b.n	801c74c <__ieee754_rem_pio2f+0x10c>
 801c7e4:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 801c7e8:	db06      	blt.n	801c7f8 <__ieee754_rem_pio2f+0x1b8>
 801c7ea:	ee70 7a40 	vsub.f32	s15, s0, s0
 801c7ee:	edc0 7a01 	vstr	s15, [r0, #4]
 801c7f2:	edc0 7a00 	vstr	s15, [r0]
 801c7f6:	e733      	b.n	801c660 <__ieee754_rem_pio2f+0x20>
 801c7f8:	15ea      	asrs	r2, r5, #23
 801c7fa:	3a86      	subs	r2, #134	; 0x86
 801c7fc:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 801c800:	ee07 3a90 	vmov	s15, r3
 801c804:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801c808:	eddf 6a29 	vldr	s13, [pc, #164]	; 801c8b0 <__ieee754_rem_pio2f+0x270>
 801c80c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801c810:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c814:	ed8d 7a03 	vstr	s14, [sp, #12]
 801c818:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801c81c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 801c820:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801c824:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c828:	ed8d 7a04 	vstr	s14, [sp, #16]
 801c82c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801c830:	eef5 7a40 	vcmp.f32	s15, #0.0
 801c834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c838:	edcd 7a05 	vstr	s15, [sp, #20]
 801c83c:	d11e      	bne.n	801c87c <__ieee754_rem_pio2f+0x23c>
 801c83e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 801c842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c846:	bf14      	ite	ne
 801c848:	2302      	movne	r3, #2
 801c84a:	2301      	moveq	r3, #1
 801c84c:	4919      	ldr	r1, [pc, #100]	; (801c8b4 <__ieee754_rem_pio2f+0x274>)
 801c84e:	9101      	str	r1, [sp, #4]
 801c850:	2102      	movs	r1, #2
 801c852:	9100      	str	r1, [sp, #0]
 801c854:	a803      	add	r0, sp, #12
 801c856:	4621      	mov	r1, r4
 801c858:	f000 f892 	bl	801c980 <__kernel_rem_pio2f>
 801c85c:	2e00      	cmp	r6, #0
 801c85e:	f6bf af1c 	bge.w	801c69a <__ieee754_rem_pio2f+0x5a>
 801c862:	edd4 7a00 	vldr	s15, [r4]
 801c866:	eef1 7a67 	vneg.f32	s15, s15
 801c86a:	edc4 7a00 	vstr	s15, [r4]
 801c86e:	edd4 7a01 	vldr	s15, [r4, #4]
 801c872:	eef1 7a67 	vneg.f32	s15, s15
 801c876:	edc4 7a01 	vstr	s15, [r4, #4]
 801c87a:	e779      	b.n	801c770 <__ieee754_rem_pio2f+0x130>
 801c87c:	2303      	movs	r3, #3
 801c87e:	e7e5      	b.n	801c84c <__ieee754_rem_pio2f+0x20c>
 801c880:	3f490fd8 	.word	0x3f490fd8
 801c884:	4016cbe3 	.word	0x4016cbe3
 801c888:	3fc90f80 	.word	0x3fc90f80
 801c88c:	3fc90fd0 	.word	0x3fc90fd0
 801c890:	37354443 	.word	0x37354443
 801c894:	37354400 	.word	0x37354400
 801c898:	2e85a308 	.word	0x2e85a308
 801c89c:	43490f80 	.word	0x43490f80
 801c8a0:	3f22f984 	.word	0x3f22f984
 801c8a4:	08025580 	.word	0x08025580
 801c8a8:	2e85a300 	.word	0x2e85a300
 801c8ac:	248d3132 	.word	0x248d3132
 801c8b0:	43800000 	.word	0x43800000
 801c8b4:	08025600 	.word	0x08025600

0801c8b8 <__ieee754_sqrtf>:
 801c8b8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801c8bc:	4770      	bx	lr
	...

0801c8c0 <__kernel_cosf>:
 801c8c0:	ee10 3a10 	vmov	r3, s0
 801c8c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801c8c8:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 801c8cc:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 801c8d0:	da05      	bge.n	801c8de <__kernel_cosf+0x1e>
 801c8d2:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801c8d6:	ee17 2a90 	vmov	r2, s15
 801c8da:	2a00      	cmp	r2, #0
 801c8dc:	d03d      	beq.n	801c95a <__kernel_cosf+0x9a>
 801c8de:	ee60 5a00 	vmul.f32	s11, s0, s0
 801c8e2:	eddf 7a1f 	vldr	s15, [pc, #124]	; 801c960 <__kernel_cosf+0xa0>
 801c8e6:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 801c964 <__kernel_cosf+0xa4>
 801c8ea:	eddf 6a1f 	vldr	s13, [pc, #124]	; 801c968 <__kernel_cosf+0xa8>
 801c8ee:	4a1f      	ldr	r2, [pc, #124]	; (801c96c <__kernel_cosf+0xac>)
 801c8f0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 801c8f4:	4293      	cmp	r3, r2
 801c8f6:	eddf 7a1e 	vldr	s15, [pc, #120]	; 801c970 <__kernel_cosf+0xb0>
 801c8fa:	eee7 7a25 	vfma.f32	s15, s14, s11
 801c8fe:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 801c974 <__kernel_cosf+0xb4>
 801c902:	eea7 7aa5 	vfma.f32	s14, s15, s11
 801c906:	eddf 7a1c 	vldr	s15, [pc, #112]	; 801c978 <__kernel_cosf+0xb8>
 801c90a:	eee7 7a25 	vfma.f32	s15, s14, s11
 801c90e:	eeb0 7a66 	vmov.f32	s14, s13
 801c912:	eea7 7aa5 	vfma.f32	s14, s15, s11
 801c916:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 801c91a:	ee65 7aa6 	vmul.f32	s15, s11, s13
 801c91e:	ee67 6a25 	vmul.f32	s13, s14, s11
 801c922:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 801c926:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801c92a:	dc04      	bgt.n	801c936 <__kernel_cosf+0x76>
 801c92c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 801c930:	ee36 0a47 	vsub.f32	s0, s12, s14
 801c934:	4770      	bx	lr
 801c936:	4a11      	ldr	r2, [pc, #68]	; (801c97c <__kernel_cosf+0xbc>)
 801c938:	4293      	cmp	r3, r2
 801c93a:	bfda      	itte	le
 801c93c:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 801c940:	ee06 3a90 	vmovle	s13, r3
 801c944:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 801c948:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801c94c:	ee36 0a66 	vsub.f32	s0, s12, s13
 801c950:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c954:	ee30 0a67 	vsub.f32	s0, s0, s15
 801c958:	4770      	bx	lr
 801c95a:	eeb0 0a46 	vmov.f32	s0, s12
 801c95e:	4770      	bx	lr
 801c960:	ad47d74e 	.word	0xad47d74e
 801c964:	310f74f6 	.word	0x310f74f6
 801c968:	3d2aaaab 	.word	0x3d2aaaab
 801c96c:	3e999999 	.word	0x3e999999
 801c970:	b493f27c 	.word	0xb493f27c
 801c974:	37d00d01 	.word	0x37d00d01
 801c978:	bab60b61 	.word	0xbab60b61
 801c97c:	3f480000 	.word	0x3f480000

0801c980 <__kernel_rem_pio2f>:
 801c980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c984:	ed2d 8b04 	vpush	{d8-d9}
 801c988:	b0d9      	sub	sp, #356	; 0x164
 801c98a:	4688      	mov	r8, r1
 801c98c:	9002      	str	r0, [sp, #8]
 801c98e:	49bb      	ldr	r1, [pc, #748]	; (801cc7c <__kernel_rem_pio2f+0x2fc>)
 801c990:	9866      	ldr	r0, [sp, #408]	; 0x198
 801c992:	9301      	str	r3, [sp, #4]
 801c994:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 801c998:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 801c99c:	1e59      	subs	r1, r3, #1
 801c99e:	1d13      	adds	r3, r2, #4
 801c9a0:	db27      	blt.n	801c9f2 <__kernel_rem_pio2f+0x72>
 801c9a2:	f1b2 0b03 	subs.w	fp, r2, #3
 801c9a6:	bf48      	it	mi
 801c9a8:	f102 0b04 	addmi.w	fp, r2, #4
 801c9ac:	ea4f 00eb 	mov.w	r0, fp, asr #3
 801c9b0:	1c45      	adds	r5, r0, #1
 801c9b2:	00ec      	lsls	r4, r5, #3
 801c9b4:	1a47      	subs	r7, r0, r1
 801c9b6:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 801cc8c <__kernel_rem_pio2f+0x30c>
 801c9ba:	9403      	str	r4, [sp, #12]
 801c9bc:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 801c9c0:	eb0a 0c01 	add.w	ip, sl, r1
 801c9c4:	ae1c      	add	r6, sp, #112	; 0x70
 801c9c6:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 801c9ca:	2400      	movs	r4, #0
 801c9cc:	4564      	cmp	r4, ip
 801c9ce:	dd12      	ble.n	801c9f6 <__kernel_rem_pio2f+0x76>
 801c9d0:	9b01      	ldr	r3, [sp, #4]
 801c9d2:	ac1c      	add	r4, sp, #112	; 0x70
 801c9d4:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 801c9d8:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 801c9dc:	f04f 0c00 	mov.w	ip, #0
 801c9e0:	45d4      	cmp	ip, sl
 801c9e2:	dc27      	bgt.n	801ca34 <__kernel_rem_pio2f+0xb4>
 801c9e4:	f8dd 9008 	ldr.w	r9, [sp, #8]
 801c9e8:	eddf 7aa8 	vldr	s15, [pc, #672]	; 801cc8c <__kernel_rem_pio2f+0x30c>
 801c9ec:	4627      	mov	r7, r4
 801c9ee:	2600      	movs	r6, #0
 801c9f0:	e016      	b.n	801ca20 <__kernel_rem_pio2f+0xa0>
 801c9f2:	2000      	movs	r0, #0
 801c9f4:	e7dc      	b.n	801c9b0 <__kernel_rem_pio2f+0x30>
 801c9f6:	42e7      	cmn	r7, r4
 801c9f8:	bf5d      	ittte	pl
 801c9fa:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 801c9fe:	ee07 3a90 	vmovpl	s15, r3
 801ca02:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 801ca06:	eef0 7a47 	vmovmi.f32	s15, s14
 801ca0a:	ece6 7a01 	vstmia	r6!, {s15}
 801ca0e:	3401      	adds	r4, #1
 801ca10:	e7dc      	b.n	801c9cc <__kernel_rem_pio2f+0x4c>
 801ca12:	ecf9 6a01 	vldmia	r9!, {s13}
 801ca16:	ed97 7a00 	vldr	s14, [r7]
 801ca1a:	eee6 7a87 	vfma.f32	s15, s13, s14
 801ca1e:	3601      	adds	r6, #1
 801ca20:	428e      	cmp	r6, r1
 801ca22:	f1a7 0704 	sub.w	r7, r7, #4
 801ca26:	ddf4      	ble.n	801ca12 <__kernel_rem_pio2f+0x92>
 801ca28:	eceb 7a01 	vstmia	fp!, {s15}
 801ca2c:	f10c 0c01 	add.w	ip, ip, #1
 801ca30:	3404      	adds	r4, #4
 801ca32:	e7d5      	b.n	801c9e0 <__kernel_rem_pio2f+0x60>
 801ca34:	ab08      	add	r3, sp, #32
 801ca36:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 801ca3a:	eddf 8a93 	vldr	s17, [pc, #588]	; 801cc88 <__kernel_rem_pio2f+0x308>
 801ca3e:	ed9f 9a91 	vldr	s18, [pc, #580]	; 801cc84 <__kernel_rem_pio2f+0x304>
 801ca42:	9304      	str	r3, [sp, #16]
 801ca44:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 801ca48:	4656      	mov	r6, sl
 801ca4a:	00b3      	lsls	r3, r6, #2
 801ca4c:	9305      	str	r3, [sp, #20]
 801ca4e:	ab58      	add	r3, sp, #352	; 0x160
 801ca50:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 801ca54:	ac08      	add	r4, sp, #32
 801ca56:	ab44      	add	r3, sp, #272	; 0x110
 801ca58:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 801ca5c:	46a4      	mov	ip, r4
 801ca5e:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 801ca62:	4637      	mov	r7, r6
 801ca64:	2f00      	cmp	r7, #0
 801ca66:	f1a0 0004 	sub.w	r0, r0, #4
 801ca6a:	dc4f      	bgt.n	801cb0c <__kernel_rem_pio2f+0x18c>
 801ca6c:	4628      	mov	r0, r5
 801ca6e:	e9cd 1206 	strd	r1, r2, [sp, #24]
 801ca72:	f000 fcf9 	bl	801d468 <scalbnf>
 801ca76:	eeb0 8a40 	vmov.f32	s16, s0
 801ca7a:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 801ca7e:	ee28 0a00 	vmul.f32	s0, s16, s0
 801ca82:	f000 fcaf 	bl	801d3e4 <floorf>
 801ca86:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 801ca8a:	eea0 8a67 	vfms.f32	s16, s0, s15
 801ca8e:	2d00      	cmp	r5, #0
 801ca90:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 801ca94:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 801ca98:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 801ca9c:	ee17 9a90 	vmov	r9, s15
 801caa0:	ee38 8a40 	vsub.f32	s16, s16, s0
 801caa4:	dd44      	ble.n	801cb30 <__kernel_rem_pio2f+0x1b0>
 801caa6:	f106 3cff 	add.w	ip, r6, #4294967295
 801caaa:	ab08      	add	r3, sp, #32
 801caac:	f1c5 0e08 	rsb	lr, r5, #8
 801cab0:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 801cab4:	fa47 f00e 	asr.w	r0, r7, lr
 801cab8:	4481      	add	r9, r0
 801caba:	fa00 f00e 	lsl.w	r0, r0, lr
 801cabe:	1a3f      	subs	r7, r7, r0
 801cac0:	f1c5 0007 	rsb	r0, r5, #7
 801cac4:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 801cac8:	4107      	asrs	r7, r0
 801caca:	2f00      	cmp	r7, #0
 801cacc:	dd3f      	ble.n	801cb4e <__kernel_rem_pio2f+0x1ce>
 801cace:	f04f 0e00 	mov.w	lr, #0
 801cad2:	f109 0901 	add.w	r9, r9, #1
 801cad6:	4673      	mov	r3, lr
 801cad8:	4576      	cmp	r6, lr
 801cada:	dc6b      	bgt.n	801cbb4 <__kernel_rem_pio2f+0x234>
 801cadc:	2d00      	cmp	r5, #0
 801cade:	dd04      	ble.n	801caea <__kernel_rem_pio2f+0x16a>
 801cae0:	2d01      	cmp	r5, #1
 801cae2:	d078      	beq.n	801cbd6 <__kernel_rem_pio2f+0x256>
 801cae4:	2d02      	cmp	r5, #2
 801cae6:	f000 8081 	beq.w	801cbec <__kernel_rem_pio2f+0x26c>
 801caea:	2f02      	cmp	r7, #2
 801caec:	d12f      	bne.n	801cb4e <__kernel_rem_pio2f+0x1ce>
 801caee:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801caf2:	ee30 8a48 	vsub.f32	s16, s0, s16
 801caf6:	b353      	cbz	r3, 801cb4e <__kernel_rem_pio2f+0x1ce>
 801caf8:	4628      	mov	r0, r5
 801cafa:	e9cd 1206 	strd	r1, r2, [sp, #24]
 801cafe:	f000 fcb3 	bl	801d468 <scalbnf>
 801cb02:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 801cb06:	ee38 8a40 	vsub.f32	s16, s16, s0
 801cb0a:	e020      	b.n	801cb4e <__kernel_rem_pio2f+0x1ce>
 801cb0c:	ee60 7a28 	vmul.f32	s15, s0, s17
 801cb10:	3f01      	subs	r7, #1
 801cb12:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801cb16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801cb1a:	eea7 0ac9 	vfms.f32	s0, s15, s18
 801cb1e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801cb22:	ecac 0a01 	vstmia	ip!, {s0}
 801cb26:	ed90 0a00 	vldr	s0, [r0]
 801cb2a:	ee37 0a80 	vadd.f32	s0, s15, s0
 801cb2e:	e799      	b.n	801ca64 <__kernel_rem_pio2f+0xe4>
 801cb30:	d105      	bne.n	801cb3e <__kernel_rem_pio2f+0x1be>
 801cb32:	1e70      	subs	r0, r6, #1
 801cb34:	ab08      	add	r3, sp, #32
 801cb36:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 801cb3a:	11ff      	asrs	r7, r7, #7
 801cb3c:	e7c5      	b.n	801caca <__kernel_rem_pio2f+0x14a>
 801cb3e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801cb42:	eeb4 8ae7 	vcmpe.f32	s16, s15
 801cb46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cb4a:	da31      	bge.n	801cbb0 <__kernel_rem_pio2f+0x230>
 801cb4c:	2700      	movs	r7, #0
 801cb4e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 801cb52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cb56:	f040 809b 	bne.w	801cc90 <__kernel_rem_pio2f+0x310>
 801cb5a:	1e74      	subs	r4, r6, #1
 801cb5c:	46a4      	mov	ip, r4
 801cb5e:	2000      	movs	r0, #0
 801cb60:	45d4      	cmp	ip, sl
 801cb62:	da4a      	bge.n	801cbfa <__kernel_rem_pio2f+0x27a>
 801cb64:	2800      	cmp	r0, #0
 801cb66:	d07a      	beq.n	801cc5e <__kernel_rem_pio2f+0x2de>
 801cb68:	ab08      	add	r3, sp, #32
 801cb6a:	3d08      	subs	r5, #8
 801cb6c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801cb70:	2b00      	cmp	r3, #0
 801cb72:	f000 8081 	beq.w	801cc78 <__kernel_rem_pio2f+0x2f8>
 801cb76:	4628      	mov	r0, r5
 801cb78:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801cb7c:	00a5      	lsls	r5, r4, #2
 801cb7e:	f000 fc73 	bl	801d468 <scalbnf>
 801cb82:	aa44      	add	r2, sp, #272	; 0x110
 801cb84:	1d2b      	adds	r3, r5, #4
 801cb86:	ed9f 7a40 	vldr	s14, [pc, #256]	; 801cc88 <__kernel_rem_pio2f+0x308>
 801cb8a:	18d1      	adds	r1, r2, r3
 801cb8c:	4622      	mov	r2, r4
 801cb8e:	2a00      	cmp	r2, #0
 801cb90:	f280 80ae 	bge.w	801ccf0 <__kernel_rem_pio2f+0x370>
 801cb94:	4622      	mov	r2, r4
 801cb96:	2a00      	cmp	r2, #0
 801cb98:	f2c0 80cc 	blt.w	801cd34 <__kernel_rem_pio2f+0x3b4>
 801cb9c:	a944      	add	r1, sp, #272	; 0x110
 801cb9e:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 801cba2:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 801cc80 <__kernel_rem_pio2f+0x300>
 801cba6:	eddf 7a39 	vldr	s15, [pc, #228]	; 801cc8c <__kernel_rem_pio2f+0x30c>
 801cbaa:	2000      	movs	r0, #0
 801cbac:	1aa1      	subs	r1, r4, r2
 801cbae:	e0b6      	b.n	801cd1e <__kernel_rem_pio2f+0x39e>
 801cbb0:	2702      	movs	r7, #2
 801cbb2:	e78c      	b.n	801cace <__kernel_rem_pio2f+0x14e>
 801cbb4:	6820      	ldr	r0, [r4, #0]
 801cbb6:	b94b      	cbnz	r3, 801cbcc <__kernel_rem_pio2f+0x24c>
 801cbb8:	b118      	cbz	r0, 801cbc2 <__kernel_rem_pio2f+0x242>
 801cbba:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 801cbbe:	6020      	str	r0, [r4, #0]
 801cbc0:	2001      	movs	r0, #1
 801cbc2:	f10e 0e01 	add.w	lr, lr, #1
 801cbc6:	3404      	adds	r4, #4
 801cbc8:	4603      	mov	r3, r0
 801cbca:	e785      	b.n	801cad8 <__kernel_rem_pio2f+0x158>
 801cbcc:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 801cbd0:	6020      	str	r0, [r4, #0]
 801cbd2:	4618      	mov	r0, r3
 801cbd4:	e7f5      	b.n	801cbc2 <__kernel_rem_pio2f+0x242>
 801cbd6:	1e74      	subs	r4, r6, #1
 801cbd8:	a808      	add	r0, sp, #32
 801cbda:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 801cbde:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 801cbe2:	f10d 0c20 	add.w	ip, sp, #32
 801cbe6:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 801cbea:	e77e      	b.n	801caea <__kernel_rem_pio2f+0x16a>
 801cbec:	1e74      	subs	r4, r6, #1
 801cbee:	a808      	add	r0, sp, #32
 801cbf0:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 801cbf4:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 801cbf8:	e7f3      	b.n	801cbe2 <__kernel_rem_pio2f+0x262>
 801cbfa:	ab08      	add	r3, sp, #32
 801cbfc:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 801cc00:	f10c 3cff 	add.w	ip, ip, #4294967295
 801cc04:	4318      	orrs	r0, r3
 801cc06:	e7ab      	b.n	801cb60 <__kernel_rem_pio2f+0x1e0>
 801cc08:	f10c 0c01 	add.w	ip, ip, #1
 801cc0c:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 801cc10:	2c00      	cmp	r4, #0
 801cc12:	d0f9      	beq.n	801cc08 <__kernel_rem_pio2f+0x288>
 801cc14:	9b05      	ldr	r3, [sp, #20]
 801cc16:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 801cc1a:	eb0d 0003 	add.w	r0, sp, r3
 801cc1e:	9b01      	ldr	r3, [sp, #4]
 801cc20:	18f4      	adds	r4, r6, r3
 801cc22:	ab1c      	add	r3, sp, #112	; 0x70
 801cc24:	1c77      	adds	r7, r6, #1
 801cc26:	384c      	subs	r0, #76	; 0x4c
 801cc28:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801cc2c:	4466      	add	r6, ip
 801cc2e:	42be      	cmp	r6, r7
 801cc30:	f6ff af0b 	blt.w	801ca4a <__kernel_rem_pio2f+0xca>
 801cc34:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 801cc38:	f8dd e008 	ldr.w	lr, [sp, #8]
 801cc3c:	ee07 3a90 	vmov	s15, r3
 801cc40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801cc44:	f04f 0c00 	mov.w	ip, #0
 801cc48:	ece4 7a01 	vstmia	r4!, {s15}
 801cc4c:	eddf 7a0f 	vldr	s15, [pc, #60]	; 801cc8c <__kernel_rem_pio2f+0x30c>
 801cc50:	46a1      	mov	r9, r4
 801cc52:	458c      	cmp	ip, r1
 801cc54:	dd07      	ble.n	801cc66 <__kernel_rem_pio2f+0x2e6>
 801cc56:	ece0 7a01 	vstmia	r0!, {s15}
 801cc5a:	3701      	adds	r7, #1
 801cc5c:	e7e7      	b.n	801cc2e <__kernel_rem_pio2f+0x2ae>
 801cc5e:	9804      	ldr	r0, [sp, #16]
 801cc60:	f04f 0c01 	mov.w	ip, #1
 801cc64:	e7d2      	b.n	801cc0c <__kernel_rem_pio2f+0x28c>
 801cc66:	ecfe 6a01 	vldmia	lr!, {s13}
 801cc6a:	ed39 7a01 	vldmdb	r9!, {s14}
 801cc6e:	f10c 0c01 	add.w	ip, ip, #1
 801cc72:	eee6 7a87 	vfma.f32	s15, s13, s14
 801cc76:	e7ec      	b.n	801cc52 <__kernel_rem_pio2f+0x2d2>
 801cc78:	3c01      	subs	r4, #1
 801cc7a:	e775      	b.n	801cb68 <__kernel_rem_pio2f+0x1e8>
 801cc7c:	08025944 	.word	0x08025944
 801cc80:	08025918 	.word	0x08025918
 801cc84:	43800000 	.word	0x43800000
 801cc88:	3b800000 	.word	0x3b800000
 801cc8c:	00000000 	.word	0x00000000
 801cc90:	9b03      	ldr	r3, [sp, #12]
 801cc92:	eeb0 0a48 	vmov.f32	s0, s16
 801cc96:	1a98      	subs	r0, r3, r2
 801cc98:	f000 fbe6 	bl	801d468 <scalbnf>
 801cc9c:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 801cc84 <__kernel_rem_pio2f+0x304>
 801cca0:	eeb4 0ac7 	vcmpe.f32	s0, s14
 801cca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cca8:	db19      	blt.n	801ccde <__kernel_rem_pio2f+0x35e>
 801ccaa:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 801cc88 <__kernel_rem_pio2f+0x308>
 801ccae:	ee60 7a27 	vmul.f32	s15, s0, s15
 801ccb2:	aa08      	add	r2, sp, #32
 801ccb4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801ccb8:	1c74      	adds	r4, r6, #1
 801ccba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801ccbe:	3508      	adds	r5, #8
 801ccc0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 801ccc4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801ccc8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801cccc:	ee10 3a10 	vmov	r3, s0
 801ccd0:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 801ccd4:	ee17 3a90 	vmov	r3, s15
 801ccd8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801ccdc:	e74b      	b.n	801cb76 <__kernel_rem_pio2f+0x1f6>
 801ccde:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801cce2:	aa08      	add	r2, sp, #32
 801cce4:	ee10 3a10 	vmov	r3, s0
 801cce8:	4634      	mov	r4, r6
 801ccea:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 801ccee:	e742      	b.n	801cb76 <__kernel_rem_pio2f+0x1f6>
 801ccf0:	a808      	add	r0, sp, #32
 801ccf2:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 801ccf6:	9001      	str	r0, [sp, #4]
 801ccf8:	ee07 0a90 	vmov	s15, r0
 801ccfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801cd00:	3a01      	subs	r2, #1
 801cd02:	ee67 7a80 	vmul.f32	s15, s15, s0
 801cd06:	ee20 0a07 	vmul.f32	s0, s0, s14
 801cd0a:	ed61 7a01 	vstmdb	r1!, {s15}
 801cd0e:	e73e      	b.n	801cb8e <__kernel_rem_pio2f+0x20e>
 801cd10:	ecfc 6a01 	vldmia	ip!, {s13}
 801cd14:	ecb6 7a01 	vldmia	r6!, {s14}
 801cd18:	eee6 7a87 	vfma.f32	s15, s13, s14
 801cd1c:	3001      	adds	r0, #1
 801cd1e:	4550      	cmp	r0, sl
 801cd20:	dc01      	bgt.n	801cd26 <__kernel_rem_pio2f+0x3a6>
 801cd22:	4288      	cmp	r0, r1
 801cd24:	ddf4      	ble.n	801cd10 <__kernel_rem_pio2f+0x390>
 801cd26:	a858      	add	r0, sp, #352	; 0x160
 801cd28:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801cd2c:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 801cd30:	3a01      	subs	r2, #1
 801cd32:	e730      	b.n	801cb96 <__kernel_rem_pio2f+0x216>
 801cd34:	9a66      	ldr	r2, [sp, #408]	; 0x198
 801cd36:	2a02      	cmp	r2, #2
 801cd38:	dc09      	bgt.n	801cd4e <__kernel_rem_pio2f+0x3ce>
 801cd3a:	2a00      	cmp	r2, #0
 801cd3c:	dc2a      	bgt.n	801cd94 <__kernel_rem_pio2f+0x414>
 801cd3e:	d043      	beq.n	801cdc8 <__kernel_rem_pio2f+0x448>
 801cd40:	f009 0007 	and.w	r0, r9, #7
 801cd44:	b059      	add	sp, #356	; 0x164
 801cd46:	ecbd 8b04 	vpop	{d8-d9}
 801cd4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cd4e:	9b66      	ldr	r3, [sp, #408]	; 0x198
 801cd50:	2b03      	cmp	r3, #3
 801cd52:	d1f5      	bne.n	801cd40 <__kernel_rem_pio2f+0x3c0>
 801cd54:	ab30      	add	r3, sp, #192	; 0xc0
 801cd56:	442b      	add	r3, r5
 801cd58:	461a      	mov	r2, r3
 801cd5a:	4619      	mov	r1, r3
 801cd5c:	4620      	mov	r0, r4
 801cd5e:	2800      	cmp	r0, #0
 801cd60:	f1a1 0104 	sub.w	r1, r1, #4
 801cd64:	dc51      	bgt.n	801ce0a <__kernel_rem_pio2f+0x48a>
 801cd66:	4621      	mov	r1, r4
 801cd68:	2901      	cmp	r1, #1
 801cd6a:	f1a2 0204 	sub.w	r2, r2, #4
 801cd6e:	dc5c      	bgt.n	801ce2a <__kernel_rem_pio2f+0x4aa>
 801cd70:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 801cc8c <__kernel_rem_pio2f+0x30c>
 801cd74:	3304      	adds	r3, #4
 801cd76:	2c01      	cmp	r4, #1
 801cd78:	dc67      	bgt.n	801ce4a <__kernel_rem_pio2f+0x4ca>
 801cd7a:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 801cd7e:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 801cd82:	2f00      	cmp	r7, #0
 801cd84:	d167      	bne.n	801ce56 <__kernel_rem_pio2f+0x4d6>
 801cd86:	edc8 6a00 	vstr	s13, [r8]
 801cd8a:	ed88 7a01 	vstr	s14, [r8, #4]
 801cd8e:	edc8 7a02 	vstr	s15, [r8, #8]
 801cd92:	e7d5      	b.n	801cd40 <__kernel_rem_pio2f+0x3c0>
 801cd94:	aa30      	add	r2, sp, #192	; 0xc0
 801cd96:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 801cc8c <__kernel_rem_pio2f+0x30c>
 801cd9a:	4413      	add	r3, r2
 801cd9c:	4622      	mov	r2, r4
 801cd9e:	2a00      	cmp	r2, #0
 801cda0:	da24      	bge.n	801cdec <__kernel_rem_pio2f+0x46c>
 801cda2:	b34f      	cbz	r7, 801cdf8 <__kernel_rem_pio2f+0x478>
 801cda4:	eef1 7a47 	vneg.f32	s15, s14
 801cda8:	edc8 7a00 	vstr	s15, [r8]
 801cdac:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 801cdb0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801cdb4:	aa31      	add	r2, sp, #196	; 0xc4
 801cdb6:	2301      	movs	r3, #1
 801cdb8:	429c      	cmp	r4, r3
 801cdba:	da20      	bge.n	801cdfe <__kernel_rem_pio2f+0x47e>
 801cdbc:	b10f      	cbz	r7, 801cdc2 <__kernel_rem_pio2f+0x442>
 801cdbe:	eef1 7a67 	vneg.f32	s15, s15
 801cdc2:	edc8 7a01 	vstr	s15, [r8, #4]
 801cdc6:	e7bb      	b.n	801cd40 <__kernel_rem_pio2f+0x3c0>
 801cdc8:	aa30      	add	r2, sp, #192	; 0xc0
 801cdca:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 801cc8c <__kernel_rem_pio2f+0x30c>
 801cdce:	4413      	add	r3, r2
 801cdd0:	2c00      	cmp	r4, #0
 801cdd2:	da05      	bge.n	801cde0 <__kernel_rem_pio2f+0x460>
 801cdd4:	b10f      	cbz	r7, 801cdda <__kernel_rem_pio2f+0x45a>
 801cdd6:	eef1 7a67 	vneg.f32	s15, s15
 801cdda:	edc8 7a00 	vstr	s15, [r8]
 801cdde:	e7af      	b.n	801cd40 <__kernel_rem_pio2f+0x3c0>
 801cde0:	ed33 7a01 	vldmdb	r3!, {s14}
 801cde4:	3c01      	subs	r4, #1
 801cde6:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cdea:	e7f1      	b.n	801cdd0 <__kernel_rem_pio2f+0x450>
 801cdec:	ed73 7a01 	vldmdb	r3!, {s15}
 801cdf0:	3a01      	subs	r2, #1
 801cdf2:	ee37 7a27 	vadd.f32	s14, s14, s15
 801cdf6:	e7d2      	b.n	801cd9e <__kernel_rem_pio2f+0x41e>
 801cdf8:	eef0 7a47 	vmov.f32	s15, s14
 801cdfc:	e7d4      	b.n	801cda8 <__kernel_rem_pio2f+0x428>
 801cdfe:	ecb2 7a01 	vldmia	r2!, {s14}
 801ce02:	3301      	adds	r3, #1
 801ce04:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ce08:	e7d6      	b.n	801cdb8 <__kernel_rem_pio2f+0x438>
 801ce0a:	edd1 7a00 	vldr	s15, [r1]
 801ce0e:	edd1 6a01 	vldr	s13, [r1, #4]
 801ce12:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801ce16:	3801      	subs	r0, #1
 801ce18:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801ce1c:	ed81 7a00 	vstr	s14, [r1]
 801ce20:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801ce24:	edc1 7a01 	vstr	s15, [r1, #4]
 801ce28:	e799      	b.n	801cd5e <__kernel_rem_pio2f+0x3de>
 801ce2a:	edd2 7a00 	vldr	s15, [r2]
 801ce2e:	edd2 6a01 	vldr	s13, [r2, #4]
 801ce32:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801ce36:	3901      	subs	r1, #1
 801ce38:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801ce3c:	ed82 7a00 	vstr	s14, [r2]
 801ce40:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801ce44:	edc2 7a01 	vstr	s15, [r2, #4]
 801ce48:	e78e      	b.n	801cd68 <__kernel_rem_pio2f+0x3e8>
 801ce4a:	ed33 7a01 	vldmdb	r3!, {s14}
 801ce4e:	3c01      	subs	r4, #1
 801ce50:	ee77 7a87 	vadd.f32	s15, s15, s14
 801ce54:	e78f      	b.n	801cd76 <__kernel_rem_pio2f+0x3f6>
 801ce56:	eef1 6a66 	vneg.f32	s13, s13
 801ce5a:	eeb1 7a47 	vneg.f32	s14, s14
 801ce5e:	edc8 6a00 	vstr	s13, [r8]
 801ce62:	ed88 7a01 	vstr	s14, [r8, #4]
 801ce66:	eef1 7a67 	vneg.f32	s15, s15
 801ce6a:	e790      	b.n	801cd8e <__kernel_rem_pio2f+0x40e>

0801ce6c <__kernel_sinf>:
 801ce6c:	ee10 3a10 	vmov	r3, s0
 801ce70:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801ce74:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 801ce78:	da04      	bge.n	801ce84 <__kernel_sinf+0x18>
 801ce7a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801ce7e:	ee17 3a90 	vmov	r3, s15
 801ce82:	b35b      	cbz	r3, 801cedc <__kernel_sinf+0x70>
 801ce84:	ee20 7a00 	vmul.f32	s14, s0, s0
 801ce88:	eddf 7a15 	vldr	s15, [pc, #84]	; 801cee0 <__kernel_sinf+0x74>
 801ce8c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 801cee4 <__kernel_sinf+0x78>
 801ce90:	eea7 6a27 	vfma.f32	s12, s14, s15
 801ce94:	eddf 7a14 	vldr	s15, [pc, #80]	; 801cee8 <__kernel_sinf+0x7c>
 801ce98:	eee6 7a07 	vfma.f32	s15, s12, s14
 801ce9c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 801ceec <__kernel_sinf+0x80>
 801cea0:	eea7 6a87 	vfma.f32	s12, s15, s14
 801cea4:	eddf 7a12 	vldr	s15, [pc, #72]	; 801cef0 <__kernel_sinf+0x84>
 801cea8:	ee60 6a07 	vmul.f32	s13, s0, s14
 801ceac:	eee6 7a07 	vfma.f32	s15, s12, s14
 801ceb0:	b930      	cbnz	r0, 801cec0 <__kernel_sinf+0x54>
 801ceb2:	ed9f 6a10 	vldr	s12, [pc, #64]	; 801cef4 <__kernel_sinf+0x88>
 801ceb6:	eea7 6a27 	vfma.f32	s12, s14, s15
 801ceba:	eea6 0a26 	vfma.f32	s0, s12, s13
 801cebe:	4770      	bx	lr
 801cec0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 801cec4:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 801cec8:	eee0 7a86 	vfma.f32	s15, s1, s12
 801cecc:	eed7 0a87 	vfnms.f32	s1, s15, s14
 801ced0:	eddf 7a09 	vldr	s15, [pc, #36]	; 801cef8 <__kernel_sinf+0x8c>
 801ced4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 801ced8:	ee30 0a60 	vsub.f32	s0, s0, s1
 801cedc:	4770      	bx	lr
 801cede:	bf00      	nop
 801cee0:	2f2ec9d3 	.word	0x2f2ec9d3
 801cee4:	b2d72f34 	.word	0xb2d72f34
 801cee8:	3638ef1b 	.word	0x3638ef1b
 801ceec:	b9500d01 	.word	0xb9500d01
 801cef0:	3c088889 	.word	0x3c088889
 801cef4:	be2aaaab 	.word	0xbe2aaaab
 801cef8:	3e2aaaab 	.word	0x3e2aaaab

0801cefc <with_errno>:
 801cefc:	b570      	push	{r4, r5, r6, lr}
 801cefe:	4604      	mov	r4, r0
 801cf00:	460d      	mov	r5, r1
 801cf02:	4616      	mov	r6, r2
 801cf04:	f7f8 fae4 	bl	80154d0 <__errno>
 801cf08:	4629      	mov	r1, r5
 801cf0a:	6006      	str	r6, [r0, #0]
 801cf0c:	4620      	mov	r0, r4
 801cf0e:	bd70      	pop	{r4, r5, r6, pc}

0801cf10 <xflow>:
 801cf10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801cf12:	4614      	mov	r4, r2
 801cf14:	461d      	mov	r5, r3
 801cf16:	b108      	cbz	r0, 801cf1c <xflow+0xc>
 801cf18:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801cf1c:	e9cd 2300 	strd	r2, r3, [sp]
 801cf20:	e9dd 2300 	ldrd	r2, r3, [sp]
 801cf24:	4620      	mov	r0, r4
 801cf26:	4629      	mov	r1, r5
 801cf28:	f7e3 fb66 	bl	80005f8 <__aeabi_dmul>
 801cf2c:	2222      	movs	r2, #34	; 0x22
 801cf2e:	b003      	add	sp, #12
 801cf30:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801cf34:	f7ff bfe2 	b.w	801cefc <with_errno>

0801cf38 <__math_uflow>:
 801cf38:	b508      	push	{r3, lr}
 801cf3a:	2200      	movs	r2, #0
 801cf3c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 801cf40:	f7ff ffe6 	bl	801cf10 <xflow>
 801cf44:	ec41 0b10 	vmov	d0, r0, r1
 801cf48:	bd08      	pop	{r3, pc}

0801cf4a <__math_oflow>:
 801cf4a:	b508      	push	{r3, lr}
 801cf4c:	2200      	movs	r2, #0
 801cf4e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 801cf52:	f7ff ffdd 	bl	801cf10 <xflow>
 801cf56:	ec41 0b10 	vmov	d0, r0, r1
 801cf5a:	bd08      	pop	{r3, pc}
 801cf5c:	0000      	movs	r0, r0
	...

0801cf60 <atan>:
 801cf60:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cf64:	ec55 4b10 	vmov	r4, r5, d0
 801cf68:	4bc3      	ldr	r3, [pc, #780]	; (801d278 <atan+0x318>)
 801cf6a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801cf6e:	429e      	cmp	r6, r3
 801cf70:	46ab      	mov	fp, r5
 801cf72:	dd18      	ble.n	801cfa6 <atan+0x46>
 801cf74:	4bc1      	ldr	r3, [pc, #772]	; (801d27c <atan+0x31c>)
 801cf76:	429e      	cmp	r6, r3
 801cf78:	dc01      	bgt.n	801cf7e <atan+0x1e>
 801cf7a:	d109      	bne.n	801cf90 <atan+0x30>
 801cf7c:	b144      	cbz	r4, 801cf90 <atan+0x30>
 801cf7e:	4622      	mov	r2, r4
 801cf80:	462b      	mov	r3, r5
 801cf82:	4620      	mov	r0, r4
 801cf84:	4629      	mov	r1, r5
 801cf86:	f7e3 f981 	bl	800028c <__adddf3>
 801cf8a:	4604      	mov	r4, r0
 801cf8c:	460d      	mov	r5, r1
 801cf8e:	e006      	b.n	801cf9e <atan+0x3e>
 801cf90:	f1bb 0f00 	cmp.w	fp, #0
 801cf94:	f300 8131 	bgt.w	801d1fa <atan+0x29a>
 801cf98:	a59b      	add	r5, pc, #620	; (adr r5, 801d208 <atan+0x2a8>)
 801cf9a:	e9d5 4500 	ldrd	r4, r5, [r5]
 801cf9e:	ec45 4b10 	vmov	d0, r4, r5
 801cfa2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cfa6:	4bb6      	ldr	r3, [pc, #728]	; (801d280 <atan+0x320>)
 801cfa8:	429e      	cmp	r6, r3
 801cfaa:	dc14      	bgt.n	801cfd6 <atan+0x76>
 801cfac:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 801cfb0:	429e      	cmp	r6, r3
 801cfb2:	dc0d      	bgt.n	801cfd0 <atan+0x70>
 801cfb4:	a396      	add	r3, pc, #600	; (adr r3, 801d210 <atan+0x2b0>)
 801cfb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cfba:	ee10 0a10 	vmov	r0, s0
 801cfbe:	4629      	mov	r1, r5
 801cfc0:	f7e3 f964 	bl	800028c <__adddf3>
 801cfc4:	4baf      	ldr	r3, [pc, #700]	; (801d284 <atan+0x324>)
 801cfc6:	2200      	movs	r2, #0
 801cfc8:	f7e3 fda6 	bl	8000b18 <__aeabi_dcmpgt>
 801cfcc:	2800      	cmp	r0, #0
 801cfce:	d1e6      	bne.n	801cf9e <atan+0x3e>
 801cfd0:	f04f 3aff 	mov.w	sl, #4294967295
 801cfd4:	e02b      	b.n	801d02e <atan+0xce>
 801cfd6:	f000 f963 	bl	801d2a0 <fabs>
 801cfda:	4bab      	ldr	r3, [pc, #684]	; (801d288 <atan+0x328>)
 801cfdc:	429e      	cmp	r6, r3
 801cfde:	ec55 4b10 	vmov	r4, r5, d0
 801cfe2:	f300 80bf 	bgt.w	801d164 <atan+0x204>
 801cfe6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 801cfea:	429e      	cmp	r6, r3
 801cfec:	f300 80a0 	bgt.w	801d130 <atan+0x1d0>
 801cff0:	ee10 2a10 	vmov	r2, s0
 801cff4:	ee10 0a10 	vmov	r0, s0
 801cff8:	462b      	mov	r3, r5
 801cffa:	4629      	mov	r1, r5
 801cffc:	f7e3 f946 	bl	800028c <__adddf3>
 801d000:	4ba0      	ldr	r3, [pc, #640]	; (801d284 <atan+0x324>)
 801d002:	2200      	movs	r2, #0
 801d004:	f7e3 f940 	bl	8000288 <__aeabi_dsub>
 801d008:	2200      	movs	r2, #0
 801d00a:	4606      	mov	r6, r0
 801d00c:	460f      	mov	r7, r1
 801d00e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 801d012:	4620      	mov	r0, r4
 801d014:	4629      	mov	r1, r5
 801d016:	f7e3 f939 	bl	800028c <__adddf3>
 801d01a:	4602      	mov	r2, r0
 801d01c:	460b      	mov	r3, r1
 801d01e:	4630      	mov	r0, r6
 801d020:	4639      	mov	r1, r7
 801d022:	f7e3 fc13 	bl	800084c <__aeabi_ddiv>
 801d026:	f04f 0a00 	mov.w	sl, #0
 801d02a:	4604      	mov	r4, r0
 801d02c:	460d      	mov	r5, r1
 801d02e:	4622      	mov	r2, r4
 801d030:	462b      	mov	r3, r5
 801d032:	4620      	mov	r0, r4
 801d034:	4629      	mov	r1, r5
 801d036:	f7e3 fadf 	bl	80005f8 <__aeabi_dmul>
 801d03a:	4602      	mov	r2, r0
 801d03c:	460b      	mov	r3, r1
 801d03e:	4680      	mov	r8, r0
 801d040:	4689      	mov	r9, r1
 801d042:	f7e3 fad9 	bl	80005f8 <__aeabi_dmul>
 801d046:	a374      	add	r3, pc, #464	; (adr r3, 801d218 <atan+0x2b8>)
 801d048:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d04c:	4606      	mov	r6, r0
 801d04e:	460f      	mov	r7, r1
 801d050:	f7e3 fad2 	bl	80005f8 <__aeabi_dmul>
 801d054:	a372      	add	r3, pc, #456	; (adr r3, 801d220 <atan+0x2c0>)
 801d056:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d05a:	f7e3 f917 	bl	800028c <__adddf3>
 801d05e:	4632      	mov	r2, r6
 801d060:	463b      	mov	r3, r7
 801d062:	f7e3 fac9 	bl	80005f8 <__aeabi_dmul>
 801d066:	a370      	add	r3, pc, #448	; (adr r3, 801d228 <atan+0x2c8>)
 801d068:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d06c:	f7e3 f90e 	bl	800028c <__adddf3>
 801d070:	4632      	mov	r2, r6
 801d072:	463b      	mov	r3, r7
 801d074:	f7e3 fac0 	bl	80005f8 <__aeabi_dmul>
 801d078:	a36d      	add	r3, pc, #436	; (adr r3, 801d230 <atan+0x2d0>)
 801d07a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d07e:	f7e3 f905 	bl	800028c <__adddf3>
 801d082:	4632      	mov	r2, r6
 801d084:	463b      	mov	r3, r7
 801d086:	f7e3 fab7 	bl	80005f8 <__aeabi_dmul>
 801d08a:	a36b      	add	r3, pc, #428	; (adr r3, 801d238 <atan+0x2d8>)
 801d08c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d090:	f7e3 f8fc 	bl	800028c <__adddf3>
 801d094:	4632      	mov	r2, r6
 801d096:	463b      	mov	r3, r7
 801d098:	f7e3 faae 	bl	80005f8 <__aeabi_dmul>
 801d09c:	a368      	add	r3, pc, #416	; (adr r3, 801d240 <atan+0x2e0>)
 801d09e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d0a2:	f7e3 f8f3 	bl	800028c <__adddf3>
 801d0a6:	4642      	mov	r2, r8
 801d0a8:	464b      	mov	r3, r9
 801d0aa:	f7e3 faa5 	bl	80005f8 <__aeabi_dmul>
 801d0ae:	a366      	add	r3, pc, #408	; (adr r3, 801d248 <atan+0x2e8>)
 801d0b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d0b4:	4680      	mov	r8, r0
 801d0b6:	4689      	mov	r9, r1
 801d0b8:	4630      	mov	r0, r6
 801d0ba:	4639      	mov	r1, r7
 801d0bc:	f7e3 fa9c 	bl	80005f8 <__aeabi_dmul>
 801d0c0:	a363      	add	r3, pc, #396	; (adr r3, 801d250 <atan+0x2f0>)
 801d0c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d0c6:	f7e3 f8df 	bl	8000288 <__aeabi_dsub>
 801d0ca:	4632      	mov	r2, r6
 801d0cc:	463b      	mov	r3, r7
 801d0ce:	f7e3 fa93 	bl	80005f8 <__aeabi_dmul>
 801d0d2:	a361      	add	r3, pc, #388	; (adr r3, 801d258 <atan+0x2f8>)
 801d0d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d0d8:	f7e3 f8d6 	bl	8000288 <__aeabi_dsub>
 801d0dc:	4632      	mov	r2, r6
 801d0de:	463b      	mov	r3, r7
 801d0e0:	f7e3 fa8a 	bl	80005f8 <__aeabi_dmul>
 801d0e4:	a35e      	add	r3, pc, #376	; (adr r3, 801d260 <atan+0x300>)
 801d0e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d0ea:	f7e3 f8cd 	bl	8000288 <__aeabi_dsub>
 801d0ee:	4632      	mov	r2, r6
 801d0f0:	463b      	mov	r3, r7
 801d0f2:	f7e3 fa81 	bl	80005f8 <__aeabi_dmul>
 801d0f6:	a35c      	add	r3, pc, #368	; (adr r3, 801d268 <atan+0x308>)
 801d0f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d0fc:	f7e3 f8c4 	bl	8000288 <__aeabi_dsub>
 801d100:	4632      	mov	r2, r6
 801d102:	463b      	mov	r3, r7
 801d104:	f7e3 fa78 	bl	80005f8 <__aeabi_dmul>
 801d108:	4602      	mov	r2, r0
 801d10a:	460b      	mov	r3, r1
 801d10c:	4640      	mov	r0, r8
 801d10e:	4649      	mov	r1, r9
 801d110:	f7e3 f8bc 	bl	800028c <__adddf3>
 801d114:	4622      	mov	r2, r4
 801d116:	462b      	mov	r3, r5
 801d118:	f7e3 fa6e 	bl	80005f8 <__aeabi_dmul>
 801d11c:	f1ba 3fff 	cmp.w	sl, #4294967295
 801d120:	4602      	mov	r2, r0
 801d122:	460b      	mov	r3, r1
 801d124:	d14b      	bne.n	801d1be <atan+0x25e>
 801d126:	4620      	mov	r0, r4
 801d128:	4629      	mov	r1, r5
 801d12a:	f7e3 f8ad 	bl	8000288 <__aeabi_dsub>
 801d12e:	e72c      	b.n	801cf8a <atan+0x2a>
 801d130:	ee10 0a10 	vmov	r0, s0
 801d134:	4b53      	ldr	r3, [pc, #332]	; (801d284 <atan+0x324>)
 801d136:	2200      	movs	r2, #0
 801d138:	4629      	mov	r1, r5
 801d13a:	f7e3 f8a5 	bl	8000288 <__aeabi_dsub>
 801d13e:	4b51      	ldr	r3, [pc, #324]	; (801d284 <atan+0x324>)
 801d140:	4606      	mov	r6, r0
 801d142:	460f      	mov	r7, r1
 801d144:	2200      	movs	r2, #0
 801d146:	4620      	mov	r0, r4
 801d148:	4629      	mov	r1, r5
 801d14a:	f7e3 f89f 	bl	800028c <__adddf3>
 801d14e:	4602      	mov	r2, r0
 801d150:	460b      	mov	r3, r1
 801d152:	4630      	mov	r0, r6
 801d154:	4639      	mov	r1, r7
 801d156:	f7e3 fb79 	bl	800084c <__aeabi_ddiv>
 801d15a:	f04f 0a01 	mov.w	sl, #1
 801d15e:	4604      	mov	r4, r0
 801d160:	460d      	mov	r5, r1
 801d162:	e764      	b.n	801d02e <atan+0xce>
 801d164:	4b49      	ldr	r3, [pc, #292]	; (801d28c <atan+0x32c>)
 801d166:	429e      	cmp	r6, r3
 801d168:	da1d      	bge.n	801d1a6 <atan+0x246>
 801d16a:	ee10 0a10 	vmov	r0, s0
 801d16e:	4b48      	ldr	r3, [pc, #288]	; (801d290 <atan+0x330>)
 801d170:	2200      	movs	r2, #0
 801d172:	4629      	mov	r1, r5
 801d174:	f7e3 f888 	bl	8000288 <__aeabi_dsub>
 801d178:	4b45      	ldr	r3, [pc, #276]	; (801d290 <atan+0x330>)
 801d17a:	4606      	mov	r6, r0
 801d17c:	460f      	mov	r7, r1
 801d17e:	2200      	movs	r2, #0
 801d180:	4620      	mov	r0, r4
 801d182:	4629      	mov	r1, r5
 801d184:	f7e3 fa38 	bl	80005f8 <__aeabi_dmul>
 801d188:	4b3e      	ldr	r3, [pc, #248]	; (801d284 <atan+0x324>)
 801d18a:	2200      	movs	r2, #0
 801d18c:	f7e3 f87e 	bl	800028c <__adddf3>
 801d190:	4602      	mov	r2, r0
 801d192:	460b      	mov	r3, r1
 801d194:	4630      	mov	r0, r6
 801d196:	4639      	mov	r1, r7
 801d198:	f7e3 fb58 	bl	800084c <__aeabi_ddiv>
 801d19c:	f04f 0a02 	mov.w	sl, #2
 801d1a0:	4604      	mov	r4, r0
 801d1a2:	460d      	mov	r5, r1
 801d1a4:	e743      	b.n	801d02e <atan+0xce>
 801d1a6:	462b      	mov	r3, r5
 801d1a8:	ee10 2a10 	vmov	r2, s0
 801d1ac:	4939      	ldr	r1, [pc, #228]	; (801d294 <atan+0x334>)
 801d1ae:	2000      	movs	r0, #0
 801d1b0:	f7e3 fb4c 	bl	800084c <__aeabi_ddiv>
 801d1b4:	f04f 0a03 	mov.w	sl, #3
 801d1b8:	4604      	mov	r4, r0
 801d1ba:	460d      	mov	r5, r1
 801d1bc:	e737      	b.n	801d02e <atan+0xce>
 801d1be:	4b36      	ldr	r3, [pc, #216]	; (801d298 <atan+0x338>)
 801d1c0:	4e36      	ldr	r6, [pc, #216]	; (801d29c <atan+0x33c>)
 801d1c2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 801d1c6:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 801d1ca:	e9da 2300 	ldrd	r2, r3, [sl]
 801d1ce:	f7e3 f85b 	bl	8000288 <__aeabi_dsub>
 801d1d2:	4622      	mov	r2, r4
 801d1d4:	462b      	mov	r3, r5
 801d1d6:	f7e3 f857 	bl	8000288 <__aeabi_dsub>
 801d1da:	4602      	mov	r2, r0
 801d1dc:	460b      	mov	r3, r1
 801d1de:	e9d6 0100 	ldrd	r0, r1, [r6]
 801d1e2:	f7e3 f851 	bl	8000288 <__aeabi_dsub>
 801d1e6:	f1bb 0f00 	cmp.w	fp, #0
 801d1ea:	4604      	mov	r4, r0
 801d1ec:	460d      	mov	r5, r1
 801d1ee:	f6bf aed6 	bge.w	801cf9e <atan+0x3e>
 801d1f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801d1f6:	461d      	mov	r5, r3
 801d1f8:	e6d1      	b.n	801cf9e <atan+0x3e>
 801d1fa:	a51d      	add	r5, pc, #116	; (adr r5, 801d270 <atan+0x310>)
 801d1fc:	e9d5 4500 	ldrd	r4, r5, [r5]
 801d200:	e6cd      	b.n	801cf9e <atan+0x3e>
 801d202:	bf00      	nop
 801d204:	f3af 8000 	nop.w
 801d208:	54442d18 	.word	0x54442d18
 801d20c:	bff921fb 	.word	0xbff921fb
 801d210:	8800759c 	.word	0x8800759c
 801d214:	7e37e43c 	.word	0x7e37e43c
 801d218:	e322da11 	.word	0xe322da11
 801d21c:	3f90ad3a 	.word	0x3f90ad3a
 801d220:	24760deb 	.word	0x24760deb
 801d224:	3fa97b4b 	.word	0x3fa97b4b
 801d228:	a0d03d51 	.word	0xa0d03d51
 801d22c:	3fb10d66 	.word	0x3fb10d66
 801d230:	c54c206e 	.word	0xc54c206e
 801d234:	3fb745cd 	.word	0x3fb745cd
 801d238:	920083ff 	.word	0x920083ff
 801d23c:	3fc24924 	.word	0x3fc24924
 801d240:	5555550d 	.word	0x5555550d
 801d244:	3fd55555 	.word	0x3fd55555
 801d248:	2c6a6c2f 	.word	0x2c6a6c2f
 801d24c:	bfa2b444 	.word	0xbfa2b444
 801d250:	52defd9a 	.word	0x52defd9a
 801d254:	3fadde2d 	.word	0x3fadde2d
 801d258:	af749a6d 	.word	0xaf749a6d
 801d25c:	3fb3b0f2 	.word	0x3fb3b0f2
 801d260:	fe231671 	.word	0xfe231671
 801d264:	3fbc71c6 	.word	0x3fbc71c6
 801d268:	9998ebc4 	.word	0x9998ebc4
 801d26c:	3fc99999 	.word	0x3fc99999
 801d270:	54442d18 	.word	0x54442d18
 801d274:	3ff921fb 	.word	0x3ff921fb
 801d278:	440fffff 	.word	0x440fffff
 801d27c:	7ff00000 	.word	0x7ff00000
 801d280:	3fdbffff 	.word	0x3fdbffff
 801d284:	3ff00000 	.word	0x3ff00000
 801d288:	3ff2ffff 	.word	0x3ff2ffff
 801d28c:	40038000 	.word	0x40038000
 801d290:	3ff80000 	.word	0x3ff80000
 801d294:	bff00000 	.word	0xbff00000
 801d298:	08025970 	.word	0x08025970
 801d29c:	08025950 	.word	0x08025950

0801d2a0 <fabs>:
 801d2a0:	ec51 0b10 	vmov	r0, r1, d0
 801d2a4:	ee10 2a10 	vmov	r2, s0
 801d2a8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801d2ac:	ec43 2b10 	vmov	d0, r2, r3
 801d2b0:	4770      	bx	lr

0801d2b2 <finite>:
 801d2b2:	b082      	sub	sp, #8
 801d2b4:	ed8d 0b00 	vstr	d0, [sp]
 801d2b8:	9801      	ldr	r0, [sp, #4]
 801d2ba:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 801d2be:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801d2c2:	0fc0      	lsrs	r0, r0, #31
 801d2c4:	b002      	add	sp, #8
 801d2c6:	4770      	bx	lr

0801d2c8 <scalbn>:
 801d2c8:	b570      	push	{r4, r5, r6, lr}
 801d2ca:	ec55 4b10 	vmov	r4, r5, d0
 801d2ce:	f3c5 520a 	ubfx	r2, r5, #20, #11
 801d2d2:	4606      	mov	r6, r0
 801d2d4:	462b      	mov	r3, r5
 801d2d6:	b99a      	cbnz	r2, 801d300 <scalbn+0x38>
 801d2d8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801d2dc:	4323      	orrs	r3, r4
 801d2de:	d036      	beq.n	801d34e <scalbn+0x86>
 801d2e0:	4b39      	ldr	r3, [pc, #228]	; (801d3c8 <scalbn+0x100>)
 801d2e2:	4629      	mov	r1, r5
 801d2e4:	ee10 0a10 	vmov	r0, s0
 801d2e8:	2200      	movs	r2, #0
 801d2ea:	f7e3 f985 	bl	80005f8 <__aeabi_dmul>
 801d2ee:	4b37      	ldr	r3, [pc, #220]	; (801d3cc <scalbn+0x104>)
 801d2f0:	429e      	cmp	r6, r3
 801d2f2:	4604      	mov	r4, r0
 801d2f4:	460d      	mov	r5, r1
 801d2f6:	da10      	bge.n	801d31a <scalbn+0x52>
 801d2f8:	a32b      	add	r3, pc, #172	; (adr r3, 801d3a8 <scalbn+0xe0>)
 801d2fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d2fe:	e03a      	b.n	801d376 <scalbn+0xae>
 801d300:	f240 71ff 	movw	r1, #2047	; 0x7ff
 801d304:	428a      	cmp	r2, r1
 801d306:	d10c      	bne.n	801d322 <scalbn+0x5a>
 801d308:	ee10 2a10 	vmov	r2, s0
 801d30c:	4620      	mov	r0, r4
 801d30e:	4629      	mov	r1, r5
 801d310:	f7e2 ffbc 	bl	800028c <__adddf3>
 801d314:	4604      	mov	r4, r0
 801d316:	460d      	mov	r5, r1
 801d318:	e019      	b.n	801d34e <scalbn+0x86>
 801d31a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801d31e:	460b      	mov	r3, r1
 801d320:	3a36      	subs	r2, #54	; 0x36
 801d322:	4432      	add	r2, r6
 801d324:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801d328:	428a      	cmp	r2, r1
 801d32a:	dd08      	ble.n	801d33e <scalbn+0x76>
 801d32c:	2d00      	cmp	r5, #0
 801d32e:	a120      	add	r1, pc, #128	; (adr r1, 801d3b0 <scalbn+0xe8>)
 801d330:	e9d1 0100 	ldrd	r0, r1, [r1]
 801d334:	da1c      	bge.n	801d370 <scalbn+0xa8>
 801d336:	a120      	add	r1, pc, #128	; (adr r1, 801d3b8 <scalbn+0xf0>)
 801d338:	e9d1 0100 	ldrd	r0, r1, [r1]
 801d33c:	e018      	b.n	801d370 <scalbn+0xa8>
 801d33e:	2a00      	cmp	r2, #0
 801d340:	dd08      	ble.n	801d354 <scalbn+0x8c>
 801d342:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801d346:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801d34a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801d34e:	ec45 4b10 	vmov	d0, r4, r5
 801d352:	bd70      	pop	{r4, r5, r6, pc}
 801d354:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801d358:	da19      	bge.n	801d38e <scalbn+0xc6>
 801d35a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801d35e:	429e      	cmp	r6, r3
 801d360:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 801d364:	dd0a      	ble.n	801d37c <scalbn+0xb4>
 801d366:	a112      	add	r1, pc, #72	; (adr r1, 801d3b0 <scalbn+0xe8>)
 801d368:	e9d1 0100 	ldrd	r0, r1, [r1]
 801d36c:	2b00      	cmp	r3, #0
 801d36e:	d1e2      	bne.n	801d336 <scalbn+0x6e>
 801d370:	a30f      	add	r3, pc, #60	; (adr r3, 801d3b0 <scalbn+0xe8>)
 801d372:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d376:	f7e3 f93f 	bl	80005f8 <__aeabi_dmul>
 801d37a:	e7cb      	b.n	801d314 <scalbn+0x4c>
 801d37c:	a10a      	add	r1, pc, #40	; (adr r1, 801d3a8 <scalbn+0xe0>)
 801d37e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801d382:	2b00      	cmp	r3, #0
 801d384:	d0b8      	beq.n	801d2f8 <scalbn+0x30>
 801d386:	a10e      	add	r1, pc, #56	; (adr r1, 801d3c0 <scalbn+0xf8>)
 801d388:	e9d1 0100 	ldrd	r0, r1, [r1]
 801d38c:	e7b4      	b.n	801d2f8 <scalbn+0x30>
 801d38e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801d392:	3236      	adds	r2, #54	; 0x36
 801d394:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801d398:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801d39c:	4620      	mov	r0, r4
 801d39e:	4b0c      	ldr	r3, [pc, #48]	; (801d3d0 <scalbn+0x108>)
 801d3a0:	2200      	movs	r2, #0
 801d3a2:	e7e8      	b.n	801d376 <scalbn+0xae>
 801d3a4:	f3af 8000 	nop.w
 801d3a8:	c2f8f359 	.word	0xc2f8f359
 801d3ac:	01a56e1f 	.word	0x01a56e1f
 801d3b0:	8800759c 	.word	0x8800759c
 801d3b4:	7e37e43c 	.word	0x7e37e43c
 801d3b8:	8800759c 	.word	0x8800759c
 801d3bc:	fe37e43c 	.word	0xfe37e43c
 801d3c0:	c2f8f359 	.word	0xc2f8f359
 801d3c4:	81a56e1f 	.word	0x81a56e1f
 801d3c8:	43500000 	.word	0x43500000
 801d3cc:	ffff3cb0 	.word	0xffff3cb0
 801d3d0:	3c900000 	.word	0x3c900000

0801d3d4 <fabsf>:
 801d3d4:	ee10 3a10 	vmov	r3, s0
 801d3d8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801d3dc:	ee00 3a10 	vmov	s0, r3
 801d3e0:	4770      	bx	lr
	...

0801d3e4 <floorf>:
 801d3e4:	ee10 3a10 	vmov	r3, s0
 801d3e8:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801d3ec:	3a7f      	subs	r2, #127	; 0x7f
 801d3ee:	2a16      	cmp	r2, #22
 801d3f0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 801d3f4:	dc2a      	bgt.n	801d44c <floorf+0x68>
 801d3f6:	2a00      	cmp	r2, #0
 801d3f8:	da11      	bge.n	801d41e <floorf+0x3a>
 801d3fa:	eddf 7a18 	vldr	s15, [pc, #96]	; 801d45c <floorf+0x78>
 801d3fe:	ee30 0a27 	vadd.f32	s0, s0, s15
 801d402:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801d406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d40a:	dd05      	ble.n	801d418 <floorf+0x34>
 801d40c:	2b00      	cmp	r3, #0
 801d40e:	da23      	bge.n	801d458 <floorf+0x74>
 801d410:	4a13      	ldr	r2, [pc, #76]	; (801d460 <floorf+0x7c>)
 801d412:	2900      	cmp	r1, #0
 801d414:	bf18      	it	ne
 801d416:	4613      	movne	r3, r2
 801d418:	ee00 3a10 	vmov	s0, r3
 801d41c:	4770      	bx	lr
 801d41e:	4911      	ldr	r1, [pc, #68]	; (801d464 <floorf+0x80>)
 801d420:	4111      	asrs	r1, r2
 801d422:	420b      	tst	r3, r1
 801d424:	d0fa      	beq.n	801d41c <floorf+0x38>
 801d426:	eddf 7a0d 	vldr	s15, [pc, #52]	; 801d45c <floorf+0x78>
 801d42a:	ee30 0a27 	vadd.f32	s0, s0, s15
 801d42e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801d432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d436:	ddef      	ble.n	801d418 <floorf+0x34>
 801d438:	2b00      	cmp	r3, #0
 801d43a:	bfbe      	ittt	lt
 801d43c:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 801d440:	fa40 f202 	asrlt.w	r2, r0, r2
 801d444:	189b      	addlt	r3, r3, r2
 801d446:	ea23 0301 	bic.w	r3, r3, r1
 801d44a:	e7e5      	b.n	801d418 <floorf+0x34>
 801d44c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 801d450:	d3e4      	bcc.n	801d41c <floorf+0x38>
 801d452:	ee30 0a00 	vadd.f32	s0, s0, s0
 801d456:	4770      	bx	lr
 801d458:	2300      	movs	r3, #0
 801d45a:	e7dd      	b.n	801d418 <floorf+0x34>
 801d45c:	7149f2ca 	.word	0x7149f2ca
 801d460:	bf800000 	.word	0xbf800000
 801d464:	007fffff 	.word	0x007fffff

0801d468 <scalbnf>:
 801d468:	ee10 3a10 	vmov	r3, s0
 801d46c:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 801d470:	d025      	beq.n	801d4be <scalbnf+0x56>
 801d472:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801d476:	d302      	bcc.n	801d47e <scalbnf+0x16>
 801d478:	ee30 0a00 	vadd.f32	s0, s0, s0
 801d47c:	4770      	bx	lr
 801d47e:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 801d482:	d122      	bne.n	801d4ca <scalbnf+0x62>
 801d484:	4b2a      	ldr	r3, [pc, #168]	; (801d530 <scalbnf+0xc8>)
 801d486:	eddf 7a2b 	vldr	s15, [pc, #172]	; 801d534 <scalbnf+0xcc>
 801d48a:	4298      	cmp	r0, r3
 801d48c:	ee20 0a27 	vmul.f32	s0, s0, s15
 801d490:	db16      	blt.n	801d4c0 <scalbnf+0x58>
 801d492:	ee10 3a10 	vmov	r3, s0
 801d496:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801d49a:	3a19      	subs	r2, #25
 801d49c:	4402      	add	r2, r0
 801d49e:	2afe      	cmp	r2, #254	; 0xfe
 801d4a0:	dd15      	ble.n	801d4ce <scalbnf+0x66>
 801d4a2:	ee10 3a10 	vmov	r3, s0
 801d4a6:	eddf 7a24 	vldr	s15, [pc, #144]	; 801d538 <scalbnf+0xd0>
 801d4aa:	eddf 6a24 	vldr	s13, [pc, #144]	; 801d53c <scalbnf+0xd4>
 801d4ae:	2b00      	cmp	r3, #0
 801d4b0:	eeb0 7a67 	vmov.f32	s14, s15
 801d4b4:	bfb8      	it	lt
 801d4b6:	eef0 7a66 	vmovlt.f32	s15, s13
 801d4ba:	ee27 0a27 	vmul.f32	s0, s14, s15
 801d4be:	4770      	bx	lr
 801d4c0:	eddf 7a1f 	vldr	s15, [pc, #124]	; 801d540 <scalbnf+0xd8>
 801d4c4:	ee20 0a27 	vmul.f32	s0, s0, s15
 801d4c8:	4770      	bx	lr
 801d4ca:	0dd2      	lsrs	r2, r2, #23
 801d4cc:	e7e6      	b.n	801d49c <scalbnf+0x34>
 801d4ce:	2a00      	cmp	r2, #0
 801d4d0:	dd06      	ble.n	801d4e0 <scalbnf+0x78>
 801d4d2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801d4d6:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801d4da:	ee00 3a10 	vmov	s0, r3
 801d4de:	4770      	bx	lr
 801d4e0:	f112 0f16 	cmn.w	r2, #22
 801d4e4:	da1a      	bge.n	801d51c <scalbnf+0xb4>
 801d4e6:	f24c 3350 	movw	r3, #50000	; 0xc350
 801d4ea:	4298      	cmp	r0, r3
 801d4ec:	ee10 3a10 	vmov	r3, s0
 801d4f0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 801d4f4:	dd0a      	ble.n	801d50c <scalbnf+0xa4>
 801d4f6:	ed9f 0a10 	vldr	s0, [pc, #64]	; 801d538 <scalbnf+0xd0>
 801d4fa:	ed9f 7a10 	vldr	s14, [pc, #64]	; 801d53c <scalbnf+0xd4>
 801d4fe:	eef0 7a40 	vmov.f32	s15, s0
 801d502:	2b00      	cmp	r3, #0
 801d504:	bf18      	it	ne
 801d506:	eeb0 0a47 	vmovne.f32	s0, s14
 801d50a:	e7db      	b.n	801d4c4 <scalbnf+0x5c>
 801d50c:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 801d540 <scalbnf+0xd8>
 801d510:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 801d544 <scalbnf+0xdc>
 801d514:	eef0 7a40 	vmov.f32	s15, s0
 801d518:	2b00      	cmp	r3, #0
 801d51a:	e7f3      	b.n	801d504 <scalbnf+0x9c>
 801d51c:	3219      	adds	r2, #25
 801d51e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801d522:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 801d526:	eddf 7a08 	vldr	s15, [pc, #32]	; 801d548 <scalbnf+0xe0>
 801d52a:	ee07 3a10 	vmov	s14, r3
 801d52e:	e7c4      	b.n	801d4ba <scalbnf+0x52>
 801d530:	ffff3cb0 	.word	0xffff3cb0
 801d534:	4c000000 	.word	0x4c000000
 801d538:	7149f2ca 	.word	0x7149f2ca
 801d53c:	f149f2ca 	.word	0xf149f2ca
 801d540:	0da24260 	.word	0x0da24260
 801d544:	8da24260 	.word	0x8da24260
 801d548:	33000000 	.word	0x33000000

0801d54c <_getpid>:
 801d54c:	4b02      	ldr	r3, [pc, #8]	; (801d558 <_getpid+0xc>)
 801d54e:	2258      	movs	r2, #88	; 0x58
 801d550:	601a      	str	r2, [r3, #0]
 801d552:	f04f 30ff 	mov.w	r0, #4294967295
 801d556:	4770      	bx	lr
 801d558:	20001c70 	.word	0x20001c70

0801d55c <_kill>:
 801d55c:	4b02      	ldr	r3, [pc, #8]	; (801d568 <_kill+0xc>)
 801d55e:	2258      	movs	r2, #88	; 0x58
 801d560:	601a      	str	r2, [r3, #0]
 801d562:	f04f 30ff 	mov.w	r0, #4294967295
 801d566:	4770      	bx	lr
 801d568:	20001c70 	.word	0x20001c70

0801d56c <_exit>:
 801d56c:	e7fe      	b.n	801d56c <_exit>
	...

0801d570 <_init>:
 801d570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d572:	bf00      	nop
 801d574:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d576:	bc08      	pop	{r3}
 801d578:	469e      	mov	lr, r3
 801d57a:	4770      	bx	lr

0801d57c <_fini>:
 801d57c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801d57e:	bf00      	nop
 801d580:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801d582:	bc08      	pop	{r3}
 801d584:	469e      	mov	lr, r3
 801d586:	4770      	bx	lr
