###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       129914   # Number of WRITE/WRITEP commands
num_reads_done                 =      1303082   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1039310   # Number of read row buffer hits
num_read_cmds                  =      1303080   # Number of READ/READP commands
num_writes_done                =       129918   # Number of read requests issued
num_write_row_hits             =        83519   # Number of write row buffer hits
num_act_cmds                   =       312043   # Number of ACT commands
num_pre_cmds                   =       312012   # Number of PRE commands
num_ondemand_pres              =       287124   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9524460   # Cyles of rank active rank.0
rank_active_cycles.1           =      9290739   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       475540   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       709261   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1348990   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        31931   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8465   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5422   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5928   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3170   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2586   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2305   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1118   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          942   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22147   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            8   # Write cmd latency (cycles)
write_latency[20-39]           =           38   # Write cmd latency (cycles)
write_latency[40-59]           =           63   # Write cmd latency (cycles)
write_latency[60-79]           =          117   # Write cmd latency (cycles)
write_latency[80-99]           =          184   # Write cmd latency (cycles)
write_latency[100-119]         =          274   # Write cmd latency (cycles)
write_latency[120-139]         =          447   # Write cmd latency (cycles)
write_latency[140-159]         =          720   # Write cmd latency (cycles)
write_latency[160-179]         =          974   # Write cmd latency (cycles)
write_latency[180-199]         =         1392   # Write cmd latency (cycles)
write_latency[200-]            =       125697   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       366024   # Read request latency (cycles)
read_latency[40-59]            =       137833   # Read request latency (cycles)
read_latency[60-79]            =       145794   # Read request latency (cycles)
read_latency[80-99]            =        84482   # Read request latency (cycles)
read_latency[100-119]          =        69489   # Read request latency (cycles)
read_latency[120-139]          =        60376   # Read request latency (cycles)
read_latency[140-159]          =        47539   # Read request latency (cycles)
read_latency[160-179]          =        40238   # Read request latency (cycles)
read_latency[180-199]          =        33634   # Read request latency (cycles)
read_latency[200-]             =       317668   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.48531e+08   # Write energy
read_energy                    =  5.25402e+09   # Read energy
act_energy                     =   8.5375e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.28259e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.40445e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94326e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.79742e+09   # Active standby energy rank.1
average_read_latency           =      181.091   # Average read request latency (cycles)
average_interarrival           =      6.97824   # Average request interarrival latency (cycles)
total_energy                   =  1.97703e+10   # Total energy (pJ)
average_power                  =      1977.03   # Average power (mW)
average_bandwidth              =      12.2283   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       144322   # Number of WRITE/WRITEP commands
num_reads_done                 =      1438785   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1147835   # Number of read row buffer hits
num_read_cmds                  =      1438779   # Number of READ/READP commands
num_writes_done                =       144352   # Number of read requests issued
num_write_row_hits             =        93048   # Number of write row buffer hits
num_act_cmds                   =       344773   # Number of ACT commands
num_pre_cmds                   =       344742   # Number of PRE commands
num_ondemand_pres              =       318751   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9421220   # Cyles of rank active rank.0
rank_active_cycles.1           =      9406081   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       578780   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       593919   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1503113   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        29690   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7818   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5284   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5858   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2897   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2450   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2194   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1028   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          865   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21981   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =           33   # Write cmd latency (cycles)
write_latency[40-59]           =           32   # Write cmd latency (cycles)
write_latency[60-79]           =           62   # Write cmd latency (cycles)
write_latency[80-99]           =          146   # Write cmd latency (cycles)
write_latency[100-119]         =          224   # Write cmd latency (cycles)
write_latency[120-139]         =          389   # Write cmd latency (cycles)
write_latency[140-159]         =          566   # Write cmd latency (cycles)
write_latency[160-179]         =          826   # Write cmd latency (cycles)
write_latency[180-199]         =         1257   # Write cmd latency (cycles)
write_latency[200-]            =       140781   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       347783   # Read request latency (cycles)
read_latency[40-59]            =       141288   # Read request latency (cycles)
read_latency[60-79]            =       146621   # Read request latency (cycles)
read_latency[80-99]            =        91584   # Read request latency (cycles)
read_latency[100-119]          =        75401   # Read request latency (cycles)
read_latency[120-139]          =        67188   # Read request latency (cycles)
read_latency[140-159]          =        54439   # Read request latency (cycles)
read_latency[160-179]          =        46669   # Read request latency (cycles)
read_latency[180-199]          =        40535   # Read request latency (cycles)
read_latency[200-]             =       427271   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.20455e+08   # Write energy
read_energy                    =  5.80116e+09   # Read energy
act_energy                     =  9.43299e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.77814e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.85081e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87884e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86939e+09   # Active standby energy rank.1
average_read_latency           =      213.358   # Average read request latency (cycles)
average_interarrival           =      6.31631   # Average request interarrival latency (cycles)
total_energy                   =  2.04807e+10   # Total energy (pJ)
average_power                  =      2048.07   # Average power (mW)
average_bandwidth              =      13.5094   # Average bandwidth
