$ASEVAL_GIT/test_afus/ccip_nlb_all_BDX1/HW/nlb_csr.sv
$ASEVAL_GIT/test_afus/ccip_nlb_all_BDX1/HW/test_atomic.sv
$ASEVAL_GIT/test_afus/ccip_nlb_all_BDX1/HW/test_lpbk1.sv
$ASEVAL_GIT/test_afus/ccip_nlb_all_BDX1/HW/requestor.sv
$ASEVAL_GIT/test_afus/ccip_nlb_all_BDX1/HW/arbiter.sv
$ASEVAL_GIT/test_afus/ccip_nlb_all_BDX1/HW/test_sw1.sv
$ASEVAL_GIT/test_afus/ccip_nlb_all_BDX1/HW/test_rdwr.sv
$ASEVAL_GIT/test_afus/ccip_nlb_all_BDX1/HW/nlb_lpbk.sv
$BBB_GIT/ccip_async/HW/ccip_afifo_channel.sv
$BBB_GIT/ccip_async/HW/ccip_async_shim.sv
$BBB_GIT/ccip_async/samples/async_nlb300.sv


$ASEVAL_GIT/test_afus/ccip_nlb_all_BDX1/HW/nlb_gram_sdp.v
$ASEVAL_GIT/test_afus/ccip_nlb_all_BDX1/HW/QSYS_IPs/RAM/req_C1TxRAM2PORT/synth/req_C1TxRAM2PORT.v
$ASEVAL_GIT/test_afus/ccip_nlb_all_BDX1/HW/QSYS_IPs/RAM/req_C1TxRAM2PORT/ram_2port_151/synth/req_C1TxRAM2PORT_ram_2port_151_xaxn5ri.v
$ASEVAL_GIT/test_afus/ccip_nlb_all_BDX1/HW/QSYS_IPs/RAM/req_C1TxRAM2PORT/ram_2port_151/synth/req_C1TxRAM2PORT_ram_2port_151_t3axzby.v
$ASEVAL_GIT/test_afus/ccip_nlb_all_BDX1/HW/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT/synth/lpbk1_RdRspRAM2PORT.v
$ASEVAL_GIT/test_afus/ccip_nlb_all_BDX1/HW/QSYS_IPs/RAM/lpbk1_RdRspRAM2PORT/ram_2port_151/synth/lpbk1_RdRspRAM2PORT_ram_2port_151_davj2sq.v
$ASEVAL_GIT/test_afus/ccip_nlb_all_BDX1/HW/nlb_C1Tx_fifo.v

