Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue May 27 23:06:51 2025
| Host         : cccad4.doc.ic.ac.uk running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
| Design       : calculate_value
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 ret_V_2_reg_453_pp0_iter3_reg_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by default  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by default  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             default
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (default rise@10.000ns - default rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 2.966ns (47.849%)  route 3.233ns (52.151%))
  Logic Levels:           6  (CARRY4=4 LUT3=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ap_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=142, unplaced)       0.584     2.456    ap_clk_IBUF_BUFG
                         FDRE                                         r  ret_V_2_reg_453_pp0_iter3_reg_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.438     2.894 r  ret_V_2_reg_453_pp0_iter3_reg_reg[0]__0/Q
                         net (fo=6, unplaced)         0.698     3.592    ret_V_2_reg_453_pp0_iter3_reg[0]
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.808     4.400 r  q0_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.009     4.409    q0_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.665 r  q0_reg_i_58/O[2]
                         net (fo=4, unplaced)         0.476     5.141    q0_reg_i_58_n_5
                         LUT3 (Prop_lut3_I2_O)        0.301     5.442 r  q0_reg_i_35/O
                         net (fo=1, unplaced)         0.639     6.081    q0_reg_i_35_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.601 r  q0_reg_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     6.601    q0_reg_i_12_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     6.938 r  q0_reg_i_10/O[1]
                         net (fo=1, unplaced)         0.611     7.549    mul_table_V_1_U/calculate_value_mdEe_rom_U/mul_ln22_2_fu_385_p2[4]
                         LUT3 (Prop_lut3_I0_O)        0.306     7.855 r  mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_i_3/O
                         net (fo=3, unplaced)         0.800     8.655    mul_table_V_0_U/calculate_value_mcud_rom_U/ADDRARDADDR[4]
                         RAMB18E1                                     r  mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock default rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    ap_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=142, unplaced)       0.439    12.128    mul_table_V_0_U/calculate_value_mcud_rom_U/ap_clk_IBUF_BUFG
                         RAMB18E1                                     r  mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg/CLKARDCLK
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    11.710    mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                          -8.655    
  -------------------------------------------------------------------
                         slack                                  3.055    




