module wideexpr_00287(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((((ctrl[0]?s6:+(((((u7)<<(s1))^~(s4))&(2'b01))<<((ctrl[2]?(~(4'sb0010))>({2{s5}}):~&({u7}))))))+(-(+((ctrl[4]?((~(4'sb1010))^~(u5))<=($unsigned(+(u4))):{3{-((5'sb10010)<<<(s3))}})))))<<<(((ctrl[4]?u5:2'sb11))<<<(2'sb11)))>>>((6'sb111010)^(-(1'b0)));
  assign y1 = (s7)>>>(~^(((s5)-((s0)^~(s4)))>=(s3)));
  assign y2 = -(($signed((ctrl[6]?|((ctrl[6]?s4:5'sb01111)):$signed(-(s3)))))^~($signed(s3)));
  assign y3 = ({1{u4}})>=(3'b011);
  assign y4 = +((3'sb001)<<<((ctrl[5]?(ctrl[3]?$signed($signed(u7)):(2'sb10)&($signed(s5))):4'sb0111)));
  assign y5 = $signed(((+(|(s6)))|(s5))<<((s3)-(-((ctrl[3]?(s1)>>>({(2'sb11)^~(s3),u0,(ctrl[7]?(u6)^~(u2):6'sb101110),4'b0011}):((ctrl[1]?5'sb01000:-(-(s1))))^(s1))))));
  assign y6 = s5;
  assign y7 = s1;
endmodule
