#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d7f36eb4a0 .scope module, "alu" "alu" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /INPUT 3 "SELECT";
    .port_info 3 /OUTPUT 8 "RESULT";
o000001d7f373dfd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001d7f37833e0_0 .net "DATA1", 7 0, o000001d7f373dfd8;  0 drivers
o000001d7f373e008 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001d7f3783480_0 .net "DATA2", 7 0, o000001d7f373e008;  0 drivers
v000001d7f37829e0_0 .var "RESULT", 7 0;
o000001d7f373e368 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001d7f3782f80_0 .net "SELECT", 2 0, o000001d7f373e368;  0 drivers
v000001d7f3782d00_0 .net "addOut", 7 0, v000001d7f3735bf0_0;  1 drivers
v000001d7f37828a0_0 .net "andOut", 7 0, v000001d7f3736a30_0;  1 drivers
v000001d7f3782940_0 .net "fOut", 7 0, v000001d7f3736da0_0;  1 drivers
v000001d7f3782da0_0 .net "orOut", 7 0, v000001d7f3782ee0_0;  1 drivers
E_000001d7f373c3d0/0 .event anyedge, v000001d7f3782ee0_0, v000001d7f3736a30_0, v000001d7f3735bf0_0, v000001d7f3736da0_0;
E_000001d7f373c3d0/1 .event anyedge, v000001d7f3782f80_0;
E_000001d7f373c3d0 .event/or E_000001d7f373c3d0/0, E_000001d7f373c3d0/1;
S_000001d7f36eb0a0 .scope module, "add_1" "add_1" 2 17, 3 1 0, S_000001d7f36eb4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "addOut";
v000001d7f36eb230_0 .net "DATA1", 7 0, o000001d7f373dfd8;  alias, 0 drivers
v000001d7f3735b50_0 .net "DATA2", 7 0, o000001d7f373e008;  alias, 0 drivers
v000001d7f3735bf0_0 .var "addOut", 7 0;
E_000001d7f373c710 .event anyedge, v000001d7f3735b50_0, v000001d7f36eb230_0;
S_000001d7f3735c90 .scope module, "and_1" "and_1" 2 15, 4 1 0, S_000001d7f36eb4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "andOut";
v000001d7f3735e20_0 .net "DATA1", 7 0, o000001d7f373dfd8;  alias, 0 drivers
v000001d7f3735ec0_0 .net "DATA2", 7 0, o000001d7f373e008;  alias, 0 drivers
v000001d7f3736a30_0 .var "andOut", 7 0;
S_000001d7f3736ad0 .scope module, "forward_1" "forward_1" 2 16, 5 1 0, S_000001d7f36eb4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "fOut";
v000001d7f3736c60_0 .net "DATA1", 7 0, o000001d7f373dfd8;  alias, 0 drivers
v000001d7f3736d00_0 .net "DATA2", 7 0, o000001d7f373e008;  alias, 0 drivers
v000001d7f3736da0_0 .var "fOut", 7 0;
S_000001d7f3737680 .scope module, "or_1" "or_1" 2 18, 6 1 0, S_000001d7f36eb4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "orOut";
v000001d7f3737810_0 .net "DATA1", 7 0, o000001d7f373dfd8;  alias, 0 drivers
v000001d7f3783340_0 .net "DATA2", 7 0, o000001d7f373e008;  alias, 0 drivers
v000001d7f3782ee0_0 .var "orOut", 7 0;
    .scope S_000001d7f3735c90;
T_0 ;
    %wait E_000001d7f373c710;
    %delay 1, 0;
    %load/vec4 v000001d7f3735e20_0;
    %load/vec4 v000001d7f3735ec0_0;
    %and;
    %store/vec4 v000001d7f3736a30_0, 0, 8;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001d7f3736ad0;
T_1 ;
    %wait E_000001d7f373c710;
    %delay 2, 0;
    %load/vec4 v000001d7f3736d00_0;
    %store/vec4 v000001d7f3736da0_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001d7f36eb0a0;
T_2 ;
    %wait E_000001d7f373c710;
    %delay 2, 0;
    %load/vec4 v000001d7f36eb230_0;
    %load/vec4 v000001d7f3735b50_0;
    %add;
    %store/vec4 v000001d7f3735bf0_0, 0, 8;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001d7f3737680;
T_3 ;
    %wait E_000001d7f373c710;
    %delay 1, 0;
    %load/vec4 v000001d7f3737810_0;
    %load/vec4 v000001d7f3783340_0;
    %or;
    %store/vec4 v000001d7f3782ee0_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d7f36eb4a0;
T_4 ;
    %wait E_000001d7f373c3d0;
    %load/vec4 v000001d7f3782f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v000001d7f3782940_0;
    %store/vec4 v000001d7f37829e0_0, 0, 8;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v000001d7f3782d00_0;
    %store/vec4 v000001d7f37829e0_0, 0, 8;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v000001d7f37828a0_0;
    %store/vec4 v000001d7f37829e0_0, 0, 8;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v000001d7f3782da0_0;
    %store/vec4 v000001d7f37829e0_0, 0, 8;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "alu.v";
    "./add.v";
    "./and.v";
    "./forward.v";
    "./or.v";
