
*** Running vivado
    with args -log PipelineCPUonBoard.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PipelineCPUonBoard.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source PipelineCPUonBoard.tcl -notrace
Command: synth_design -top PipelineCPUonBoard -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30808
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RegFile.v:19]
WARNING: [Synth 8-6901] identifier 'inWidth' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:4]
WARNING: [Synth 8-6901] identifier 'outWidth' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:5]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:18]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:19]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1015.090 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PipelineCPUonBoard' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPUonBoard.v:3]
	Parameter clk_control bound to: 2000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ClockDevide' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ClockDevide.v:1]
	Parameter delay bound to: 2000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDevide' (1#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ClockDevide.v:1]
INFO: [Synth 8-6157] synthesizing module 'ClockDevide__parameterized0' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ClockDevide.v:1]
	Parameter delay bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ClockDevide__parameterized0' (1#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ClockDevide.v:1]
INFO: [Synth 8-6157] synthesizing module 'PipelineCPU' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:3]
INFO: [Synth 8-251] PC:halted at xxxxxxxx [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:63]
INFO: [Synth 8-251] PC:halted at xxxxxxxx [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:75]
INFO: [Synth 8-251] PC:Jump to branch [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:79]
INFO: [Synth 8-251] PC:next instruction [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:83]
INFO: [Synth 8-6157] synthesizing module 'IROM' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IROM.v:3]
	Parameter cntIns bound to: 300 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'risc-v-int.mem' is read successfully [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IROM.v:13]
INFO: [Synth 8-6155] done synthesizing module 'IROM' (2#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IROM.v:3]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_Interface' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IF-ID Interface.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_Interface' (3#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IF-ID Interface.v:3]
INFO: [Synth 8-6157] synthesizing module 'PipelineControler' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:3]
INFO: [Synth 8-251] IR:x [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:82]
INFO: [Synth 8-251] R1:xx, EX_WR:xx, EX_RegWrite:x, ReadR1:x, EX Conflict R1: x [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:83]
INFO: [Synth 8-251] R2:xx, EX_WR:xx, EX_RegWrite:x, ReadR2:x, EX Conflict R2: x [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:84]
INFO: [Synth 8-251] R1:xx, MEM_WR:xx, MEM_RegWrite:x, ReadR1:x, MEM Conflict R1: x [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:85]
INFO: [Synth 8-251] R2:xx, MEM_WR:xx, MEM_RegWrite:x, ReadR2:x, MEM Conflict R2: x [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:86]
WARNING: [Synth 8-567] referenced signal 'R1' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'EX_WR' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'EX_RegWrite' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'ReadR1' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'EX_Conf_R1' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'R2' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'ReadR2' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'EX_Conf_R2' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'MEM_WR' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'MEM_RegWrite' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'MEM_Conf_R1' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
WARNING: [Synth 8-567] referenced signal 'MEM_Conf_R2' should be on the sensitivity list [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:81]
INFO: [Synth 8-251] Controler in ecall: [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:109]
INFO: [Synth 8-251] EX Conflict:(x,x), EX Load:x [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:110]
INFO: [Synth 8-251] MEM Conflict:(x,x), MEM Load:x [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:111]
INFO: [Synth 8-6155] done synthesizing module 'PipelineControler' (4#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineControler.v:3]
INFO: [Synth 8-6157] synthesizing module 'IRToImm' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IRToImm.v:3]
INFO: [Synth 8-6157] synthesizing module 'bitExtend' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:3]
	Parameter inWidth bound to: 12 - type: integer 
	Parameter outWidth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitExtend' (5#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:3]
INFO: [Synth 8-6157] synthesizing module 'bitExtend__parameterized0' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:3]
	Parameter inWidth bound to: 13 - type: integer 
	Parameter outWidth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitExtend__parameterized0' (5#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:3]
INFO: [Synth 8-6157] synthesizing module 'bitExtend__parameterized1' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:3]
	Parameter inWidth bound to: 21 - type: integer 
	Parameter outWidth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bitExtend__parameterized1' (5#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/bitExtend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IRToImm' (6#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IRToImm.v:3]
INFO: [Synth 8-6157] synthesizing module 'downRegFile' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:3]
INFO: [Synth 8-251] WE:x, WR:xx, RDin:xxxxxxxx [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:28]
INFO: [Synth 8-6155] done synthesizing module 'downRegFile' (7#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/downRegfile.v:3]
INFO: [Synth 8-6157] synthesizing module 'ID_EX_Interface' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ID-EX Interface.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX_Interface' (8#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ID-EX Interface.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ALU.v:3]
WARNING: [Synth 8-7071] port 'result2' of module 'ALU' is unconnected for instance 'alu' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:264]
WARNING: [Synth 8-7023] instance 'alu' of module 'ALU' has 8 connections declared, but only 7 given [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:264]
INFO: [Synth 8-6157] synthesizing module 'IntController' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IntController.v:3]
INFO: [Synth 8-6155] done synthesizing module 'IntController' (10#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IntController.v:3]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM_Interface' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/EX-MEM Interface.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM_Interface' (11#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/EX-MEM Interface.v:3]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RAM.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (12#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/RAM.v:3]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB_Interface' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/MEM-WB Interface.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB_Interface' (13#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/MEM-WB Interface.v:3]
INFO: [Synth 8-251] RDin: from memory [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:413]
INFO: [Synth 8-251] RDin: from PC+4 [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:417]
INFO: [Synth 8-251] RDin: from ALU [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:421]
INFO: [Synth 8-6155] done synthesizing module 'PipelineCPU' (14#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPU.v:3]
INFO: [Synth 8-6157] synthesizing module 'LEDDisplay_32bit' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/LEDDisplay_32bit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder3_8' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/Decoder3_8.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/Decoder3_8.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Decoder3_8' (15#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/Decoder3_8.v:3]
INFO: [Synth 8-6157] synthesizing module 'getKBit' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/getKBit.v:3]
INFO: [Synth 8-6155] done synthesizing module 'getKBit' (16#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/getKBit.v:3]
INFO: [Synth 8-6157] synthesizing module 'Pattern' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/Pattern.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Pattern' (17#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/Pattern.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LEDDisplay_32bit' (18#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/LEDDisplay_32bit.v:3]
INFO: [Synth 8-251] LEDInfo:xxxxxxxx [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPUonBoard.v:57]
INFO: [Synth 8-6155] done synthesizing module 'PipelineCPUonBoard' (19#1) [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/PipelineCPUonBoard.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.090 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.090 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1015.090 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1015.090 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'BTNC_IBUF'. [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'BTNL_IBUF'. [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'BTNR_IBUF'. [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/constrs_1/new/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PipelineCPUonBoard_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PipelineCPUonBoard_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1079.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1079.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1079.867 ; gain = 64.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1079.867 ; gain = 64.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1079.867 ; gain = 64.777
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/ALU.v:36]
WARNING: [Synth 8-327] inferring latch for variable 'IntNo_reg' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IntController.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'sample1_reg' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IntController.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'sample2_reg' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IntController.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'sample3_reg' [C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.srcs/sources_1/new/IntController.v:23]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1079.867 ; gain = 64.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 50    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 34    
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	 167 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 15    
	   5 Input   32 Bit        Muxes := 1     
	  14 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   4 Input   14 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 39    
	  14 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP temp0, operation Mode is: A*B.
DSP Report: operator temp0 is absorbed into DSP temp0.
DSP Report: operator temp0 is absorbed into DSP temp0.
DSP Report: Generating DSP temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator temp0 is absorbed into DSP temp0.
DSP Report: operator temp0 is absorbed into DSP temp0.
DSP Report: Generating DSP temp0, operation Mode is: A*B.
DSP Report: operator temp0 is absorbed into DSP temp0.
DSP Report: operator temp0 is absorbed into DSP temp0.
DSP Report: Generating DSP temp0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator temp0 is absorbed into DSP temp0.
DSP Report: operator temp0 is absorbed into DSP temp0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1079.867 ; gain = 64.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+----------------+-----------+----------------------+-----------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives      | 
+------------+----------------+-----------+----------------------+-----------------+
|CPU         | Memory/mem_reg | Implied   | 256 x 32             | RAM256X1S x 32	 | 
+------------+----------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1102.453 ; gain = 87.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1125.375 ; gain = 110.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+----------------+-----------+----------------------+-----------------+
|Module Name | RTL Object     | Inference | Size (Depth x Width) | Primitives      | 
+------------+----------------+-----------+----------------------+-----------------+
|CPU         | Memory/mem_reg | Implied   | 256 x 32             | RAM256X1S x 32	 | 
+------------+----------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 1167.633 ; gain = 152.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1180.496 ; gain = 165.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1180.496 ; gain = 165.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1180.496 ; gain = 165.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1180.496 ; gain = 165.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1180.496 ; gain = 165.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1180.496 ; gain = 165.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     6|
|2     |CARRY4    |   375|
|3     |DSP48E1   |     3|
|4     |LUT1      |    67|
|5     |LUT2      |   197|
|6     |LUT3      |  1089|
|7     |LUT4      |   154|
|8     |LUT5      |   202|
|9     |LUT6      |  1109|
|10    |MUXF7     |   272|
|11    |RAM256X1S |    32|
|12    |FDCE      |  1060|
|13    |FDRE      |   526|
|14    |LD        |    32|
|15    |LDC       |     3|
|16    |LDCP      |     1|
|17    |LDP       |     1|
|18    |IBUF      |     6|
|19    |OBUF      |    21|
|20    |OBUFT     |    11|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1180.496 ; gain = 165.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1180.496 ; gain = 100.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1180.496 ; gain = 165.406
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1192.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 719 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1192.547 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  LD => LDCE: 32 instances
  LDC => LDCE: 3 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 
  LDP => LDPE: 1 instance 
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 34 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1192.547 ; gain = 177.457
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/12296/OneDrive/SelfLearning/Verilog/project/HUST-cpu/HUST-cpu.runs/synth_1/PipelineCPUonBoard.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file PipelineCPUonBoard_utilization_synth.rpt -pb PipelineCPUonBoard_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 10 13:19:35 2023...
