######## IP Build Summary Report #######
########################################
#Info only 
########################################
ip_top_module_name = hqm_system
KitVendor          = Intel
KitLibrary         = Intel
ip_version         = 1.0

########################################
# RTL Parameters (info only)
########################################
#RTL Parameter	Value

########################################
# Ports with PortWidth and PortDirection (info only)
########################################
#Port_name	PortWidth	Port_Direction
cwdi_interrupt_w_req_ready	1		out
cwdi_interrupt_w_req_valid	1		in
fscan_byprst_b	1		in
fscan_rstbypen	1		in
hcw_enq_in_data	[(@work.hqm_sif_pkg.BITS_HCW_ENQ_IN_DATA_T-1):0]		in
hcw_enq_in_ready	1		out
hcw_enq_in_v	1		in
hcw_enq_w_req	[(@work.hqm_pkg.BITS_HCW_ENQ_W_REQ_T-1):0]		out
hcw_enq_w_req_ready	1		in
hcw_enq_w_req_valid	1		out
hcw_sched_w_req	[(@work.hqm_pkg.BITS_HCW_SCHED_W_REQ_T-1):0]		in
hcw_sched_w_req_ready	1		out
hcw_sched_w_req_valid	1		in
hqm_alarm_data	[(@work.hqm_AW_pkg.BITS_AW_ALARM_T-1):0]		in
hqm_alarm_ready	1		out
hqm_alarm_v	1		in
hqm_gated_clk	1		in
hqm_gated_rst_b_active_sys	1		in
hqm_gated_rst_b_done_sys	1		out
hqm_gated_rst_b_start_sys	1		in
hqm_gated_rst_b_sys	1		in
hqm_inp_gated_clk	1		in
hqm_inp_gated_rst_b	1		in
hqm_inp_gated_rst_b_sys	1		in
hqm_proc_clk_en_sys	1		out
hqm_rst_prep_sys	1		in
hqm_system_visa	[29:0]		out
interrupt_w_req	[(@work.hqm_pkg.BITS_INTERRUPT_W_REQ_T-1):0]		in
interrupt_w_req_ready	1		out
interrupt_w_req_valid	1		in
pci_cfg_pmsixctl_fm	1		in
pci_cfg_pmsixctl_msie	1		in
pci_cfg_sciov_en	1		in
prim_gated_clk	1		in
rf_alarm_vf_synd0_raddr	[3:0]		out
rf_alarm_vf_synd0_rclk	1		out
rf_alarm_vf_synd0_rclk_rst_n	1		out
rf_alarm_vf_synd0_rdata	[29:0]		in
rf_alarm_vf_synd0_re	1		out
rf_alarm_vf_synd0_waddr	[3:0]		out
rf_alarm_vf_synd0_wclk	1		out
rf_alarm_vf_synd0_wclk_rst_n	1		out
rf_alarm_vf_synd0_wdata	[29:0]		out
rf_alarm_vf_synd0_we	1		out
rf_alarm_vf_synd1_raddr	[3:0]		out
rf_alarm_vf_synd1_rclk	1		out
rf_alarm_vf_synd1_rclk_rst_n	1		out
rf_alarm_vf_synd1_rdata	[31:0]		in
rf_alarm_vf_synd1_re	1		out
rf_alarm_vf_synd1_waddr	[3:0]		out
rf_alarm_vf_synd1_wclk	1		out
rf_alarm_vf_synd1_wclk_rst_n	1		out
rf_alarm_vf_synd1_wdata	[31:0]		out
rf_alarm_vf_synd1_we	1		out
rf_alarm_vf_synd2_raddr	[3:0]		out
rf_alarm_vf_synd2_rclk	1		out
rf_alarm_vf_synd2_rclk_rst_n	1		out
rf_alarm_vf_synd2_rdata	[31:0]		in
rf_alarm_vf_synd2_re	1		out
rf_alarm_vf_synd2_waddr	[3:0]		out
rf_alarm_vf_synd2_wclk	1		out
rf_alarm_vf_synd2_wclk_rst_n	1		out
rf_alarm_vf_synd2_wdata	[31:0]		out
rf_alarm_vf_synd2_we	1		out
rf_dir_wb0_raddr	[5:0]		out
rf_dir_wb0_rclk	1		out
rf_dir_wb0_rclk_rst_n	1		out
rf_dir_wb0_rdata	[143:0]		in
rf_dir_wb0_re	1		out
rf_dir_wb0_waddr	[5:0]		out
rf_dir_wb0_wclk	1		out
rf_dir_wb0_wclk_rst_n	1		out
rf_dir_wb0_wdata	[143:0]		out
rf_dir_wb0_we	1		out
rf_dir_wb1_raddr	[5:0]		out
rf_dir_wb1_rclk	1		out
rf_dir_wb1_rclk_rst_n	1		out
rf_dir_wb1_rdata	[143:0]		in
rf_dir_wb1_re	1		out
rf_dir_wb1_waddr	[5:0]		out
rf_dir_wb1_wclk	1		out
rf_dir_wb1_wclk_rst_n	1		out
rf_dir_wb1_wdata	[143:0]		out
rf_dir_wb1_we	1		out
rf_dir_wb2_raddr	[5:0]		out
rf_dir_wb2_rclk	1		out
rf_dir_wb2_rclk_rst_n	1		out
rf_dir_wb2_rdata	[143:0]		in
rf_dir_wb2_re	1		out
rf_dir_wb2_waddr	[5:0]		out
rf_dir_wb2_wclk	1		out
rf_dir_wb2_wclk_rst_n	1		out
rf_dir_wb2_wdata	[143:0]		out
rf_dir_wb2_we	1		out
rf_hcw_enq_fifo_raddr	[7:0]		out
rf_hcw_enq_fifo_rclk	1		out
rf_hcw_enq_fifo_rclk_rst_n	1		out
rf_hcw_enq_fifo_rdata	[166:0]		in
rf_hcw_enq_fifo_re	1		out
rf_hcw_enq_fifo_waddr	[7:0]		out
rf_hcw_enq_fifo_wclk	1		out
rf_hcw_enq_fifo_wclk_rst_n	1		out
rf_hcw_enq_fifo_wdata	[166:0]		out
rf_hcw_enq_fifo_we	1		out
rf_ldb_wb0_raddr	[5:0]		out
rf_ldb_wb0_rclk	1		out
rf_ldb_wb0_rclk_rst_n	1		out
rf_ldb_wb0_rdata	[143:0]		in
rf_ldb_wb0_re	1		out
rf_ldb_wb0_waddr	[5:0]		out
rf_ldb_wb0_wclk	1		out
rf_ldb_wb0_wclk_rst_n	1		out
rf_ldb_wb0_wdata	[143:0]		out
rf_ldb_wb0_we	1		out
rf_ldb_wb1_raddr	[5:0]		out
rf_ldb_wb1_rclk	1		out
rf_ldb_wb1_rclk_rst_n	1		out
rf_ldb_wb1_rdata	[143:0]		in
rf_ldb_wb1_re	1		out
rf_ldb_wb1_waddr	[5:0]		out
rf_ldb_wb1_wclk	1		out
rf_ldb_wb1_wclk_rst_n	1		out
rf_ldb_wb1_wdata	[143:0]		out
rf_ldb_wb1_we	1		out
rf_ldb_wb2_raddr	[5:0]		out
rf_ldb_wb2_rclk	1		out
rf_ldb_wb2_rclk_rst_n	1		out
rf_ldb_wb2_rdata	[143:0]		in
rf_ldb_wb2_re	1		out
rf_ldb_wb2_waddr	[5:0]		out
rf_ldb_wb2_wclk	1		out
rf_ldb_wb2_wclk_rst_n	1		out
rf_ldb_wb2_wdata	[143:0]		out
rf_ldb_wb2_we	1		out
rf_lut_dir_cq2vf_pf_ro_raddr	[4:0]		out
rf_lut_dir_cq2vf_pf_ro_rclk	1		out
rf_lut_dir_cq2vf_pf_ro_rclk_rst_n	1		out
rf_lut_dir_cq2vf_pf_ro_rdata	[12:0]		in
rf_lut_dir_cq2vf_pf_ro_re	1		out
rf_lut_dir_cq2vf_pf_ro_waddr	[4:0]		out
rf_lut_dir_cq2vf_pf_ro_wclk	1		out
rf_lut_dir_cq2vf_pf_ro_wclk_rst_n	1		out
rf_lut_dir_cq2vf_pf_ro_wdata	[12:0]		out
rf_lut_dir_cq2vf_pf_ro_we	1		out
rf_lut_dir_cq_addr_l_raddr	[5:0]		out
rf_lut_dir_cq_addr_l_rclk	1		out
rf_lut_dir_cq_addr_l_rclk_rst_n	1		out
rf_lut_dir_cq_addr_l_rdata	[26:0]		in
rf_lut_dir_cq_addr_l_re	1		out
rf_lut_dir_cq_addr_l_waddr	[5:0]		out
rf_lut_dir_cq_addr_l_wclk	1		out
rf_lut_dir_cq_addr_l_wclk_rst_n	1		out
rf_lut_dir_cq_addr_l_wdata	[26:0]		out
rf_lut_dir_cq_addr_l_we	1		out
rf_lut_dir_cq_addr_u_raddr	[5:0]		out
rf_lut_dir_cq_addr_u_rclk	1		out
rf_lut_dir_cq_addr_u_rclk_rst_n	1		out
rf_lut_dir_cq_addr_u_rdata	[32:0]		in
rf_lut_dir_cq_addr_u_re	1		out
rf_lut_dir_cq_addr_u_waddr	[5:0]		out
rf_lut_dir_cq_addr_u_wclk	1		out
rf_lut_dir_cq_addr_u_wclk_rst_n	1		out
rf_lut_dir_cq_addr_u_wdata	[32:0]		out
rf_lut_dir_cq_addr_u_we	1		out
rf_lut_dir_cq_ai_addr_l_raddr	[5:0]		out
rf_lut_dir_cq_ai_addr_l_rclk	1		out
rf_lut_dir_cq_ai_addr_l_rclk_rst_n	1		out
rf_lut_dir_cq_ai_addr_l_rdata	[30:0]		in
rf_lut_dir_cq_ai_addr_l_re	1		out
rf_lut_dir_cq_ai_addr_l_waddr	[5:0]		out
rf_lut_dir_cq_ai_addr_l_wclk	1		out
rf_lut_dir_cq_ai_addr_l_wclk_rst_n	1		out
rf_lut_dir_cq_ai_addr_l_wdata	[30:0]		out
rf_lut_dir_cq_ai_addr_l_we	1		out
rf_lut_dir_cq_ai_addr_u_raddr	[5:0]		out
rf_lut_dir_cq_ai_addr_u_rclk	1		out
rf_lut_dir_cq_ai_addr_u_rclk_rst_n	1		out
rf_lut_dir_cq_ai_addr_u_rdata	[32:0]		in
rf_lut_dir_cq_ai_addr_u_re	1		out
rf_lut_dir_cq_ai_addr_u_waddr	[5:0]		out
rf_lut_dir_cq_ai_addr_u_wclk	1		out
rf_lut_dir_cq_ai_addr_u_wclk_rst_n	1		out
rf_lut_dir_cq_ai_addr_u_wdata	[32:0]		out
rf_lut_dir_cq_ai_addr_u_we	1		out
rf_lut_dir_cq_ai_data_raddr	[5:0]		out
rf_lut_dir_cq_ai_data_rclk	1		out
rf_lut_dir_cq_ai_data_rclk_rst_n	1		out
rf_lut_dir_cq_ai_data_rdata	[32:0]		in
rf_lut_dir_cq_ai_data_re	1		out
rf_lut_dir_cq_ai_data_waddr	[5:0]		out
rf_lut_dir_cq_ai_data_wclk	1		out
rf_lut_dir_cq_ai_data_wclk_rst_n	1		out
rf_lut_dir_cq_ai_data_wdata	[32:0]		out
rf_lut_dir_cq_ai_data_we	1		out
rf_lut_dir_cq_isr_raddr	[5:0]		out
rf_lut_dir_cq_isr_rclk	1		out
rf_lut_dir_cq_isr_rclk_rst_n	1		out
rf_lut_dir_cq_isr_rdata	[12:0]		in
rf_lut_dir_cq_isr_re	1		out
rf_lut_dir_cq_isr_waddr	[5:0]		out
rf_lut_dir_cq_isr_wclk	1		out
rf_lut_dir_cq_isr_wclk_rst_n	1		out
rf_lut_dir_cq_isr_wdata	[12:0]		out
rf_lut_dir_cq_isr_we	1		out
rf_lut_dir_cq_pasid_raddr	[5:0]		out
rf_lut_dir_cq_pasid_rclk	1		out
rf_lut_dir_cq_pasid_rclk_rst_n	1		out
rf_lut_dir_cq_pasid_rdata	[23:0]		in
rf_lut_dir_cq_pasid_re	1		out
rf_lut_dir_cq_pasid_waddr	[5:0]		out
rf_lut_dir_cq_pasid_wclk	1		out
rf_lut_dir_cq_pasid_wclk_rst_n	1		out
rf_lut_dir_cq_pasid_wdata	[23:0]		out
rf_lut_dir_cq_pasid_we	1		out
rf_lut_dir_pp2vas_raddr	[4:0]		out
rf_lut_dir_pp2vas_rclk	1		out
rf_lut_dir_pp2vas_rclk_rst_n	1		out
rf_lut_dir_pp2vas_rdata	[10:0]		in
rf_lut_dir_pp2vas_re	1		out
rf_lut_dir_pp2vas_waddr	[4:0]		out
rf_lut_dir_pp2vas_wclk	1		out
rf_lut_dir_pp2vas_wclk_rst_n	1		out
rf_lut_dir_pp2vas_wdata	[10:0]		out
rf_lut_dir_pp2vas_we	1		out
rf_lut_dir_pp_v_raddr	[1:0]		out
rf_lut_dir_pp_v_rclk	1		out
rf_lut_dir_pp_v_rclk_rst_n	1		out
rf_lut_dir_pp_v_rdata	[16:0]		in
rf_lut_dir_pp_v_re	1		out
rf_lut_dir_pp_v_waddr	[1:0]		out
rf_lut_dir_pp_v_wclk	1		out
rf_lut_dir_pp_v_wclk_rst_n	1		out
rf_lut_dir_pp_v_wdata	[16:0]		out
rf_lut_dir_pp_v_we	1		out
rf_lut_dir_vasqid_v_raddr	[5:0]		out
rf_lut_dir_vasqid_v_rclk	1		out
rf_lut_dir_vasqid_v_rclk_rst_n	1		out
rf_lut_dir_vasqid_v_rdata	[32:0]		in
rf_lut_dir_vasqid_v_re	1		out
rf_lut_dir_vasqid_v_waddr	[5:0]		out
rf_lut_dir_vasqid_v_wclk	1		out
rf_lut_dir_vasqid_v_wclk_rst_n	1		out
rf_lut_dir_vasqid_v_wdata	[32:0]		out
rf_lut_dir_vasqid_v_we	1		out
rf_lut_ldb_cq2vf_pf_ro_raddr	[4:0]		out
rf_lut_ldb_cq2vf_pf_ro_rclk	1		out
rf_lut_ldb_cq2vf_pf_ro_rclk_rst_n	1		out
rf_lut_ldb_cq2vf_pf_ro_rdata	[12:0]		in
rf_lut_ldb_cq2vf_pf_ro_re	1		out
rf_lut_ldb_cq2vf_pf_ro_waddr	[4:0]		out
rf_lut_ldb_cq2vf_pf_ro_wclk	1		out
rf_lut_ldb_cq2vf_pf_ro_wclk_rst_n	1		out
rf_lut_ldb_cq2vf_pf_ro_wdata	[12:0]		out
rf_lut_ldb_cq2vf_pf_ro_we	1		out
rf_lut_ldb_cq_addr_l_raddr	[5:0]		out
rf_lut_ldb_cq_addr_l_rclk	1		out
rf_lut_ldb_cq_addr_l_rclk_rst_n	1		out
rf_lut_ldb_cq_addr_l_rdata	[26:0]		in
rf_lut_ldb_cq_addr_l_re	1		out
rf_lut_ldb_cq_addr_l_waddr	[5:0]		out
rf_lut_ldb_cq_addr_l_wclk	1		out
rf_lut_ldb_cq_addr_l_wclk_rst_n	1		out
rf_lut_ldb_cq_addr_l_wdata	[26:0]		out
rf_lut_ldb_cq_addr_l_we	1		out
rf_lut_ldb_cq_addr_u_raddr	[5:0]		out
rf_lut_ldb_cq_addr_u_rclk	1		out
rf_lut_ldb_cq_addr_u_rclk_rst_n	1		out
rf_lut_ldb_cq_addr_u_rdata	[32:0]		in
rf_lut_ldb_cq_addr_u_re	1		out
rf_lut_ldb_cq_addr_u_waddr	[5:0]		out
rf_lut_ldb_cq_addr_u_wclk	1		out
rf_lut_ldb_cq_addr_u_wclk_rst_n	1		out
rf_lut_ldb_cq_addr_u_wdata	[32:0]		out
rf_lut_ldb_cq_addr_u_we	1		out
rf_lut_ldb_cq_ai_addr_l_raddr	[5:0]		out
rf_lut_ldb_cq_ai_addr_l_rclk	1		out
rf_lut_ldb_cq_ai_addr_l_rclk_rst_n	1		out
rf_lut_ldb_cq_ai_addr_l_rdata	[30:0]		in
rf_lut_ldb_cq_ai_addr_l_re	1		out
rf_lut_ldb_cq_ai_addr_l_waddr	[5:0]		out
rf_lut_ldb_cq_ai_addr_l_wclk	1		out
rf_lut_ldb_cq_ai_addr_l_wclk_rst_n	1		out
rf_lut_ldb_cq_ai_addr_l_wdata	[30:0]		out
rf_lut_ldb_cq_ai_addr_l_we	1		out
rf_lut_ldb_cq_ai_addr_u_raddr	[5:0]		out
rf_lut_ldb_cq_ai_addr_u_rclk	1		out
rf_lut_ldb_cq_ai_addr_u_rclk_rst_n	1		out
rf_lut_ldb_cq_ai_addr_u_rdata	[32:0]		in
rf_lut_ldb_cq_ai_addr_u_re	1		out
rf_lut_ldb_cq_ai_addr_u_waddr	[5:0]		out
rf_lut_ldb_cq_ai_addr_u_wclk	1		out
rf_lut_ldb_cq_ai_addr_u_wclk_rst_n	1		out
rf_lut_ldb_cq_ai_addr_u_wdata	[32:0]		out
rf_lut_ldb_cq_ai_addr_u_we	1		out
rf_lut_ldb_cq_ai_data_raddr	[5:0]		out
rf_lut_ldb_cq_ai_data_rclk	1		out
rf_lut_ldb_cq_ai_data_rclk_rst_n	1		out
rf_lut_ldb_cq_ai_data_rdata	[32:0]		in
rf_lut_ldb_cq_ai_data_re	1		out
rf_lut_ldb_cq_ai_data_waddr	[5:0]		out
rf_lut_ldb_cq_ai_data_wclk	1		out
rf_lut_ldb_cq_ai_data_wclk_rst_n	1		out
rf_lut_ldb_cq_ai_data_wdata	[32:0]		out
rf_lut_ldb_cq_ai_data_we	1		out
rf_lut_ldb_cq_isr_raddr	[5:0]		out
rf_lut_ldb_cq_isr_rclk	1		out
rf_lut_ldb_cq_isr_rclk_rst_n	1		out
rf_lut_ldb_cq_isr_rdata	[12:0]		in
rf_lut_ldb_cq_isr_re	1		out
rf_lut_ldb_cq_isr_waddr	[5:0]		out
rf_lut_ldb_cq_isr_wclk	1		out
rf_lut_ldb_cq_isr_wclk_rst_n	1		out
rf_lut_ldb_cq_isr_wdata	[12:0]		out
rf_lut_ldb_cq_isr_we	1		out
rf_lut_ldb_cq_pasid_raddr	[5:0]		out
rf_lut_ldb_cq_pasid_rclk	1		out
rf_lut_ldb_cq_pasid_rclk_rst_n	1		out
rf_lut_ldb_cq_pasid_rdata	[23:0]		in
rf_lut_ldb_cq_pasid_re	1		out
rf_lut_ldb_cq_pasid_waddr	[5:0]		out
rf_lut_ldb_cq_pasid_wclk	1		out
rf_lut_ldb_cq_pasid_wclk_rst_n	1		out
rf_lut_ldb_cq_pasid_wdata	[23:0]		out
rf_lut_ldb_cq_pasid_we	1		out
rf_lut_ldb_pp2vas_raddr	[4:0]		out
rf_lut_ldb_pp2vas_rclk	1		out
rf_lut_ldb_pp2vas_rclk_rst_n	1		out
rf_lut_ldb_pp2vas_rdata	[10:0]		in
rf_lut_ldb_pp2vas_re	1		out
rf_lut_ldb_pp2vas_waddr	[4:0]		out
rf_lut_ldb_pp2vas_wclk	1		out
rf_lut_ldb_pp2vas_wclk_rst_n	1		out
rf_lut_ldb_pp2vas_wdata	[10:0]		out
rf_lut_ldb_pp2vas_we	1		out
rf_lut_ldb_qid2vqid_raddr	[2:0]		out
rf_lut_ldb_qid2vqid_rclk	1		out
rf_lut_ldb_qid2vqid_rclk_rst_n	1		out
rf_lut_ldb_qid2vqid_rdata	[20:0]		in
rf_lut_ldb_qid2vqid_re	1		out
rf_lut_ldb_qid2vqid_waddr	[2:0]		out
rf_lut_ldb_qid2vqid_wclk	1		out
rf_lut_ldb_qid2vqid_wclk_rst_n	1		out
rf_lut_ldb_qid2vqid_wdata	[20:0]		out
rf_lut_ldb_qid2vqid_we	1		out
rf_lut_ldb_vasqid_v_raddr	[5:0]		out
rf_lut_ldb_vasqid_v_rclk	1		out
rf_lut_ldb_vasqid_v_rclk_rst_n	1		out
rf_lut_ldb_vasqid_v_rdata	[16:0]		in
rf_lut_ldb_vasqid_v_re	1		out
rf_lut_ldb_vasqid_v_waddr	[5:0]		out
rf_lut_ldb_vasqid_v_wclk	1		out
rf_lut_ldb_vasqid_v_wclk_rst_n	1		out
rf_lut_ldb_vasqid_v_wdata	[16:0]		out
rf_lut_ldb_vasqid_v_we	1		out
rf_lut_vf_dir_vpp2pp_raddr	[7:0]		out
rf_lut_vf_dir_vpp2pp_rclk	1		out
rf_lut_vf_dir_vpp2pp_rclk_rst_n	1		out
rf_lut_vf_dir_vpp2pp_rdata	[30:0]		in
rf_lut_vf_dir_vpp2pp_re	1		out
rf_lut_vf_dir_vpp2pp_waddr	[7:0]		out
rf_lut_vf_dir_vpp2pp_wclk	1		out
rf_lut_vf_dir_vpp2pp_wclk_rst_n	1		out
rf_lut_vf_dir_vpp2pp_wdata	[30:0]		out
rf_lut_vf_dir_vpp2pp_we	1		out
rf_lut_vf_dir_vpp_v_raddr	[5:0]		out
rf_lut_vf_dir_vpp_v_rclk	1		out
rf_lut_vf_dir_vpp_v_rclk_rst_n	1		out
rf_lut_vf_dir_vpp_v_rdata	[16:0]		in
rf_lut_vf_dir_vpp_v_re	1		out
rf_lut_vf_dir_vpp_v_waddr	[5:0]		out
rf_lut_vf_dir_vpp_v_wclk	1		out
rf_lut_vf_dir_vpp_v_wclk_rst_n	1		out
rf_lut_vf_dir_vpp_v_wdata	[16:0]		out
rf_lut_vf_dir_vpp_v_we	1		out
rf_lut_vf_dir_vqid2qid_raddr	[7:0]		out
rf_lut_vf_dir_vqid2qid_rclk	1		out
rf_lut_vf_dir_vqid2qid_rclk_rst_n	1		out
rf_lut_vf_dir_vqid2qid_rdata	[30:0]		in
rf_lut_vf_dir_vqid2qid_re	1		out
rf_lut_vf_dir_vqid2qid_waddr	[7:0]		out
rf_lut_vf_dir_vqid2qid_wclk	1		out
rf_lut_vf_dir_vqid2qid_wclk_rst_n	1		out
rf_lut_vf_dir_vqid2qid_wdata	[30:0]		out
rf_lut_vf_dir_vqid2qid_we	1		out
rf_lut_vf_dir_vqid_v_raddr	[5:0]		out
rf_lut_vf_dir_vqid_v_rclk	1		out
rf_lut_vf_dir_vqid_v_rclk_rst_n	1		out
rf_lut_vf_dir_vqid_v_rdata	[16:0]		in
rf_lut_vf_dir_vqid_v_re	1		out
rf_lut_vf_dir_vqid_v_waddr	[5:0]		out
rf_lut_vf_dir_vqid_v_wclk	1		out
rf_lut_vf_dir_vqid_v_wclk_rst_n	1		out
rf_lut_vf_dir_vqid_v_wdata	[16:0]		out
rf_lut_vf_dir_vqid_v_we	1		out
rf_lut_vf_ldb_vpp2pp_raddr	[7:0]		out
rf_lut_vf_ldb_vpp2pp_rclk	1		out
rf_lut_vf_ldb_vpp2pp_rclk_rst_n	1		out
rf_lut_vf_ldb_vpp2pp_rdata	[24:0]		in
rf_lut_vf_ldb_vpp2pp_re	1		out
rf_lut_vf_ldb_vpp2pp_waddr	[7:0]		out
rf_lut_vf_ldb_vpp2pp_wclk	1		out
rf_lut_vf_ldb_vpp2pp_wclk_rst_n	1		out
rf_lut_vf_ldb_vpp2pp_wdata	[24:0]		out
rf_lut_vf_ldb_vpp2pp_we	1		out
rf_lut_vf_ldb_vpp_v_raddr	[5:0]		out
rf_lut_vf_ldb_vpp_v_rclk	1		out
rf_lut_vf_ldb_vpp_v_rclk_rst_n	1		out
rf_lut_vf_ldb_vpp_v_rdata	[16:0]		in
rf_lut_vf_ldb_vpp_v_re	1		out
rf_lut_vf_ldb_vpp_v_waddr	[5:0]		out
rf_lut_vf_ldb_vpp_v_wclk	1		out
rf_lut_vf_ldb_vpp_v_wclk_rst_n	1		out
rf_lut_vf_ldb_vpp_v_wdata	[16:0]		out
rf_lut_vf_ldb_vpp_v_we	1		out
rf_lut_vf_ldb_vqid2qid_raddr	[6:0]		out
rf_lut_vf_ldb_vqid2qid_rclk	1		out
rf_lut_vf_ldb_vqid2qid_rclk_rst_n	1		out
rf_lut_vf_ldb_vqid2qid_rdata	[26:0]		in
rf_lut_vf_ldb_vqid2qid_re	1		out
rf_lut_vf_ldb_vqid2qid_waddr	[6:0]		out
rf_lut_vf_ldb_vqid2qid_wclk	1		out
rf_lut_vf_ldb_vqid2qid_wclk_rst_n	1		out
rf_lut_vf_ldb_vqid2qid_wdata	[26:0]		out
rf_lut_vf_ldb_vqid2qid_we	1		out
rf_lut_vf_ldb_vqid_v_raddr	[4:0]		out
rf_lut_vf_ldb_vqid_v_rclk	1		out
rf_lut_vf_ldb_vqid_v_rclk_rst_n	1		out
rf_lut_vf_ldb_vqid_v_rdata	[16:0]		in
rf_lut_vf_ldb_vqid_v_re	1		out
rf_lut_vf_ldb_vqid_v_waddr	[4:0]		out
rf_lut_vf_ldb_vqid_v_wclk	1		out
rf_lut_vf_ldb_vqid_v_wclk_rst_n	1		out
rf_lut_vf_ldb_vqid_v_wdata	[16:0]		out
rf_lut_vf_ldb_vqid_v_we	1		out
rf_msix_tbl_word0_raddr	[5:0]		out
rf_msix_tbl_word0_rclk	1		out
rf_msix_tbl_word0_rclk_rst_n	1		out
rf_msix_tbl_word0_rdata	[32:0]		in
rf_msix_tbl_word0_re	1		out
rf_msix_tbl_word0_waddr	[5:0]		out
rf_msix_tbl_word0_wclk	1		out
rf_msix_tbl_word0_wclk_rst_n	1		out
rf_msix_tbl_word0_wdata	[32:0]		out
rf_msix_tbl_word0_we	1		out
rf_msix_tbl_word1_raddr	[5:0]		out
rf_msix_tbl_word1_rclk	1		out
rf_msix_tbl_word1_rclk_rst_n	1		out
rf_msix_tbl_word1_rdata	[32:0]		in
rf_msix_tbl_word1_re	1		out
rf_msix_tbl_word1_waddr	[5:0]		out
rf_msix_tbl_word1_wclk	1		out
rf_msix_tbl_word1_wclk_rst_n	1		out
rf_msix_tbl_word1_wdata	[32:0]		out
rf_msix_tbl_word1_we	1		out
rf_msix_tbl_word2_raddr	[5:0]		out
rf_msix_tbl_word2_rclk	1		out
rf_msix_tbl_word2_rclk_rst_n	1		out
rf_msix_tbl_word2_rdata	[32:0]		in
rf_msix_tbl_word2_re	1		out
rf_msix_tbl_word2_waddr	[5:0]		out
rf_msix_tbl_word2_wclk	1		out
rf_msix_tbl_word2_wclk_rst_n	1		out
rf_msix_tbl_word2_wdata	[32:0]		out
rf_msix_tbl_word2_we	1		out
rf_sch_out_fifo_raddr	[6:0]		out
rf_sch_out_fifo_rclk	1		out
rf_sch_out_fifo_rclk_rst_n	1		out
rf_sch_out_fifo_rdata	[269:0]		in
rf_sch_out_fifo_re	1		out
rf_sch_out_fifo_waddr	[6:0]		out
rf_sch_out_fifo_wclk	1		out
rf_sch_out_fifo_wclk_rst_n	1		out
rf_sch_out_fifo_wdata	[269:0]		out
rf_sch_out_fifo_we	1		out
sif_alarm_data	[(@work.hqm_AW_pkg.BITS_AW_ALARM_T-1):0]		in
sif_alarm_ready	1		out
sif_alarm_v	1		in
spare_lsp_sys	[1:0]		in
spare_qed_sys	[1:0]		in
spare_sys_lsp	[1:0]		out
spare_sys_qed	[1:0]		out
sr_rob_mem_addr	[10:0]		out
sr_rob_mem_clk	1		out
sr_rob_mem_clk_rst_n	1		out
sr_rob_mem_rdata	[155:0]		in
sr_rob_mem_re	1		out
sr_rob_mem_wdata	[155:0]		out
sr_rob_mem_we	1		out
system_cfg_req_down	[(@work.hqm_AW_pkg.BITS_CFG_REQ_T-1):0]		out
system_cfg_req_down_read	1		out
system_cfg_req_down_write	1		out
system_cfg_req_up	[(@work.hqm_AW_pkg.BITS_CFG_REQ_T-1):0]		in
system_cfg_req_up_read	1		in
system_cfg_req_up_write	1		in
system_cfg_rsp_down	[(@work.hqm_AW_pkg.BITS_CFG_RSP_T-1):0]		out
system_cfg_rsp_down_ack	1		out
system_idle	1		out
system_reset_done	1		out
write_buffer_mstr	[(@work.hqm_sif_pkg.BITS_WRITE_BUFFER_MSTR_T-1):0]		out
write_buffer_mstr_ready	1		in
write_buffer_mstr_v	1		out

########################################
# Non-standard Interfaces Ports (info only)
########################################
cwdi_interrupt_w_req_ready
cwdi_interrupt_w_req_valid
fscan_byprst_b
fscan_rstbypen
hcw_enq_in_data
hcw_enq_in_ready
hcw_enq_in_v
hcw_enq_w_req
hcw_enq_w_req_ready
hcw_enq_w_req_valid
hcw_sched_w_req
hcw_sched_w_req_ready
hcw_sched_w_req_valid
hqm_alarm_data
hqm_alarm_ready
hqm_alarm_v
hqm_gated_clk
hqm_gated_rst_b_active_sys
hqm_gated_rst_b_done_sys
hqm_gated_rst_b_start_sys
hqm_gated_rst_b_sys
hqm_inp_gated_clk
hqm_inp_gated_rst_b
hqm_inp_gated_rst_b_sys
hqm_proc_clk_en_sys
hqm_rst_prep_sys
hqm_system_visa
interrupt_w_req
interrupt_w_req_ready
interrupt_w_req_valid
pci_cfg_pmsixctl_fm
pci_cfg_pmsixctl_msie
pci_cfg_sciov_en
prim_gated_clk
rf_alarm_vf_synd0_raddr
rf_alarm_vf_synd0_rclk
rf_alarm_vf_synd0_rclk_rst_n
rf_alarm_vf_synd0_rdata
rf_alarm_vf_synd0_re
rf_alarm_vf_synd0_waddr
rf_alarm_vf_synd0_wclk
rf_alarm_vf_synd0_wclk_rst_n
rf_alarm_vf_synd0_wdata
rf_alarm_vf_synd0_we
rf_alarm_vf_synd1_raddr
rf_alarm_vf_synd1_rclk
rf_alarm_vf_synd1_rclk_rst_n
rf_alarm_vf_synd1_rdata
rf_alarm_vf_synd1_re
rf_alarm_vf_synd1_waddr
rf_alarm_vf_synd1_wclk
rf_alarm_vf_synd1_wclk_rst_n
rf_alarm_vf_synd1_wdata
rf_alarm_vf_synd1_we
rf_alarm_vf_synd2_raddr
rf_alarm_vf_synd2_rclk
rf_alarm_vf_synd2_rclk_rst_n
rf_alarm_vf_synd2_rdata
rf_alarm_vf_synd2_re
rf_alarm_vf_synd2_waddr
rf_alarm_vf_synd2_wclk
rf_alarm_vf_synd2_wclk_rst_n
rf_alarm_vf_synd2_wdata
rf_alarm_vf_synd2_we
rf_dir_wb0_raddr
rf_dir_wb0_rclk
rf_dir_wb0_rclk_rst_n
rf_dir_wb0_rdata
rf_dir_wb0_re
rf_dir_wb0_waddr
rf_dir_wb0_wclk
rf_dir_wb0_wclk_rst_n
rf_dir_wb0_wdata
rf_dir_wb0_we
rf_dir_wb1_raddr
rf_dir_wb1_rclk
rf_dir_wb1_rclk_rst_n
rf_dir_wb1_rdata
rf_dir_wb1_re
rf_dir_wb1_waddr
rf_dir_wb1_wclk
rf_dir_wb1_wclk_rst_n
rf_dir_wb1_wdata
rf_dir_wb1_we
rf_dir_wb2_raddr
rf_dir_wb2_rclk
rf_dir_wb2_rclk_rst_n
rf_dir_wb2_rdata
rf_dir_wb2_re
rf_dir_wb2_waddr
rf_dir_wb2_wclk
rf_dir_wb2_wclk_rst_n
rf_dir_wb2_wdata
rf_dir_wb2_we
rf_hcw_enq_fifo_raddr
rf_hcw_enq_fifo_rclk
rf_hcw_enq_fifo_rclk_rst_n
rf_hcw_enq_fifo_rdata
rf_hcw_enq_fifo_re
rf_hcw_enq_fifo_waddr
rf_hcw_enq_fifo_wclk
rf_hcw_enq_fifo_wclk_rst_n
rf_hcw_enq_fifo_wdata
rf_hcw_enq_fifo_we
rf_ldb_wb0_raddr
rf_ldb_wb0_rclk
rf_ldb_wb0_rclk_rst_n
rf_ldb_wb0_rdata
rf_ldb_wb0_re
rf_ldb_wb0_waddr
rf_ldb_wb0_wclk
rf_ldb_wb0_wclk_rst_n
rf_ldb_wb0_wdata
rf_ldb_wb0_we
rf_ldb_wb1_raddr
rf_ldb_wb1_rclk
rf_ldb_wb1_rclk_rst_n
rf_ldb_wb1_rdata
rf_ldb_wb1_re
rf_ldb_wb1_waddr
rf_ldb_wb1_wclk
rf_ldb_wb1_wclk_rst_n
rf_ldb_wb1_wdata
rf_ldb_wb1_we
rf_ldb_wb2_raddr
rf_ldb_wb2_rclk
rf_ldb_wb2_rclk_rst_n
rf_ldb_wb2_rdata
rf_ldb_wb2_re
rf_ldb_wb2_waddr
rf_ldb_wb2_wclk
rf_ldb_wb2_wclk_rst_n
rf_ldb_wb2_wdata
rf_ldb_wb2_we
rf_lut_dir_cq2vf_pf_ro_raddr
rf_lut_dir_cq2vf_pf_ro_rclk
rf_lut_dir_cq2vf_pf_ro_rclk_rst_n
rf_lut_dir_cq2vf_pf_ro_rdata
rf_lut_dir_cq2vf_pf_ro_re
rf_lut_dir_cq2vf_pf_ro_waddr
rf_lut_dir_cq2vf_pf_ro_wclk
rf_lut_dir_cq2vf_pf_ro_wclk_rst_n
rf_lut_dir_cq2vf_pf_ro_wdata
rf_lut_dir_cq2vf_pf_ro_we
rf_lut_dir_cq_addr_l_raddr
rf_lut_dir_cq_addr_l_rclk
rf_lut_dir_cq_addr_l_rclk_rst_n
rf_lut_dir_cq_addr_l_rdata
rf_lut_dir_cq_addr_l_re
rf_lut_dir_cq_addr_l_waddr
rf_lut_dir_cq_addr_l_wclk
rf_lut_dir_cq_addr_l_wclk_rst_n
rf_lut_dir_cq_addr_l_wdata
rf_lut_dir_cq_addr_l_we
rf_lut_dir_cq_addr_u_raddr
rf_lut_dir_cq_addr_u_rclk
rf_lut_dir_cq_addr_u_rclk_rst_n
rf_lut_dir_cq_addr_u_rdata
rf_lut_dir_cq_addr_u_re
rf_lut_dir_cq_addr_u_waddr
rf_lut_dir_cq_addr_u_wclk
rf_lut_dir_cq_addr_u_wclk_rst_n
rf_lut_dir_cq_addr_u_wdata
rf_lut_dir_cq_addr_u_we
rf_lut_dir_cq_ai_addr_l_raddr
rf_lut_dir_cq_ai_addr_l_rclk
rf_lut_dir_cq_ai_addr_l_rclk_rst_n
rf_lut_dir_cq_ai_addr_l_rdata
rf_lut_dir_cq_ai_addr_l_re
rf_lut_dir_cq_ai_addr_l_waddr
rf_lut_dir_cq_ai_addr_l_wclk
rf_lut_dir_cq_ai_addr_l_wclk_rst_n
rf_lut_dir_cq_ai_addr_l_wdata
rf_lut_dir_cq_ai_addr_l_we
rf_lut_dir_cq_ai_addr_u_raddr
rf_lut_dir_cq_ai_addr_u_rclk
rf_lut_dir_cq_ai_addr_u_rclk_rst_n
rf_lut_dir_cq_ai_addr_u_rdata
rf_lut_dir_cq_ai_addr_u_re
rf_lut_dir_cq_ai_addr_u_waddr
rf_lut_dir_cq_ai_addr_u_wclk
rf_lut_dir_cq_ai_addr_u_wclk_rst_n
rf_lut_dir_cq_ai_addr_u_wdata
rf_lut_dir_cq_ai_addr_u_we
rf_lut_dir_cq_ai_data_raddr
rf_lut_dir_cq_ai_data_rclk
rf_lut_dir_cq_ai_data_rclk_rst_n
rf_lut_dir_cq_ai_data_rdata
rf_lut_dir_cq_ai_data_re
rf_lut_dir_cq_ai_data_waddr
rf_lut_dir_cq_ai_data_wclk
rf_lut_dir_cq_ai_data_wclk_rst_n
rf_lut_dir_cq_ai_data_wdata
rf_lut_dir_cq_ai_data_we
rf_lut_dir_cq_isr_raddr
rf_lut_dir_cq_isr_rclk
rf_lut_dir_cq_isr_rclk_rst_n
rf_lut_dir_cq_isr_rdata
rf_lut_dir_cq_isr_re
rf_lut_dir_cq_isr_waddr
rf_lut_dir_cq_isr_wclk
rf_lut_dir_cq_isr_wclk_rst_n
rf_lut_dir_cq_isr_wdata
rf_lut_dir_cq_isr_we
rf_lut_dir_cq_pasid_raddr
rf_lut_dir_cq_pasid_rclk
rf_lut_dir_cq_pasid_rclk_rst_n
rf_lut_dir_cq_pasid_rdata
rf_lut_dir_cq_pasid_re
rf_lut_dir_cq_pasid_waddr
rf_lut_dir_cq_pasid_wclk
rf_lut_dir_cq_pasid_wclk_rst_n
rf_lut_dir_cq_pasid_wdata
rf_lut_dir_cq_pasid_we
rf_lut_dir_pp2vas_raddr
rf_lut_dir_pp2vas_rclk
rf_lut_dir_pp2vas_rclk_rst_n
rf_lut_dir_pp2vas_rdata
rf_lut_dir_pp2vas_re
rf_lut_dir_pp2vas_waddr
rf_lut_dir_pp2vas_wclk
rf_lut_dir_pp2vas_wclk_rst_n
rf_lut_dir_pp2vas_wdata
rf_lut_dir_pp2vas_we
rf_lut_dir_pp_v_raddr
rf_lut_dir_pp_v_rclk
rf_lut_dir_pp_v_rclk_rst_n
rf_lut_dir_pp_v_rdata
rf_lut_dir_pp_v_re
rf_lut_dir_pp_v_waddr
rf_lut_dir_pp_v_wclk
rf_lut_dir_pp_v_wclk_rst_n
rf_lut_dir_pp_v_wdata
rf_lut_dir_pp_v_we
rf_lut_dir_vasqid_v_raddr
rf_lut_dir_vasqid_v_rclk
rf_lut_dir_vasqid_v_rclk_rst_n
rf_lut_dir_vasqid_v_rdata
rf_lut_dir_vasqid_v_re
rf_lut_dir_vasqid_v_waddr
rf_lut_dir_vasqid_v_wclk
rf_lut_dir_vasqid_v_wclk_rst_n
rf_lut_dir_vasqid_v_wdata
rf_lut_dir_vasqid_v_we
rf_lut_ldb_cq2vf_pf_ro_raddr
rf_lut_ldb_cq2vf_pf_ro_rclk
rf_lut_ldb_cq2vf_pf_ro_rclk_rst_n
rf_lut_ldb_cq2vf_pf_ro_rdata
rf_lut_ldb_cq2vf_pf_ro_re
rf_lut_ldb_cq2vf_pf_ro_waddr
rf_lut_ldb_cq2vf_pf_ro_wclk
rf_lut_ldb_cq2vf_pf_ro_wclk_rst_n
rf_lut_ldb_cq2vf_pf_ro_wdata
rf_lut_ldb_cq2vf_pf_ro_we
rf_lut_ldb_cq_addr_l_raddr
rf_lut_ldb_cq_addr_l_rclk
rf_lut_ldb_cq_addr_l_rclk_rst_n
rf_lut_ldb_cq_addr_l_rdata
rf_lut_ldb_cq_addr_l_re
rf_lut_ldb_cq_addr_l_waddr
rf_lut_ldb_cq_addr_l_wclk
rf_lut_ldb_cq_addr_l_wclk_rst_n
rf_lut_ldb_cq_addr_l_wdata
rf_lut_ldb_cq_addr_l_we
rf_lut_ldb_cq_addr_u_raddr
rf_lut_ldb_cq_addr_u_rclk
rf_lut_ldb_cq_addr_u_rclk_rst_n
rf_lut_ldb_cq_addr_u_rdata
rf_lut_ldb_cq_addr_u_re
rf_lut_ldb_cq_addr_u_waddr
rf_lut_ldb_cq_addr_u_wclk
rf_lut_ldb_cq_addr_u_wclk_rst_n
rf_lut_ldb_cq_addr_u_wdata
rf_lut_ldb_cq_addr_u_we
rf_lut_ldb_cq_ai_addr_l_raddr
rf_lut_ldb_cq_ai_addr_l_rclk
rf_lut_ldb_cq_ai_addr_l_rclk_rst_n
rf_lut_ldb_cq_ai_addr_l_rdata
rf_lut_ldb_cq_ai_addr_l_re
rf_lut_ldb_cq_ai_addr_l_waddr
rf_lut_ldb_cq_ai_addr_l_wclk
rf_lut_ldb_cq_ai_addr_l_wclk_rst_n
rf_lut_ldb_cq_ai_addr_l_wdata
rf_lut_ldb_cq_ai_addr_l_we
rf_lut_ldb_cq_ai_addr_u_raddr
rf_lut_ldb_cq_ai_addr_u_rclk
rf_lut_ldb_cq_ai_addr_u_rclk_rst_n
rf_lut_ldb_cq_ai_addr_u_rdata
rf_lut_ldb_cq_ai_addr_u_re
rf_lut_ldb_cq_ai_addr_u_waddr
rf_lut_ldb_cq_ai_addr_u_wclk
rf_lut_ldb_cq_ai_addr_u_wclk_rst_n
rf_lut_ldb_cq_ai_addr_u_wdata
rf_lut_ldb_cq_ai_addr_u_we
rf_lut_ldb_cq_ai_data_raddr
rf_lut_ldb_cq_ai_data_rclk
rf_lut_ldb_cq_ai_data_rclk_rst_n
rf_lut_ldb_cq_ai_data_rdata
rf_lut_ldb_cq_ai_data_re
rf_lut_ldb_cq_ai_data_waddr
rf_lut_ldb_cq_ai_data_wclk
rf_lut_ldb_cq_ai_data_wclk_rst_n
rf_lut_ldb_cq_ai_data_wdata
rf_lut_ldb_cq_ai_data_we
rf_lut_ldb_cq_isr_raddr
rf_lut_ldb_cq_isr_rclk
rf_lut_ldb_cq_isr_rclk_rst_n
rf_lut_ldb_cq_isr_rdata
rf_lut_ldb_cq_isr_re
rf_lut_ldb_cq_isr_waddr
rf_lut_ldb_cq_isr_wclk
rf_lut_ldb_cq_isr_wclk_rst_n
rf_lut_ldb_cq_isr_wdata
rf_lut_ldb_cq_isr_we
rf_lut_ldb_cq_pasid_raddr
rf_lut_ldb_cq_pasid_rclk
rf_lut_ldb_cq_pasid_rclk_rst_n
rf_lut_ldb_cq_pasid_rdata
rf_lut_ldb_cq_pasid_re
rf_lut_ldb_cq_pasid_waddr
rf_lut_ldb_cq_pasid_wclk
rf_lut_ldb_cq_pasid_wclk_rst_n
rf_lut_ldb_cq_pasid_wdata
rf_lut_ldb_cq_pasid_we
rf_lut_ldb_pp2vas_raddr
rf_lut_ldb_pp2vas_rclk
rf_lut_ldb_pp2vas_rclk_rst_n
rf_lut_ldb_pp2vas_rdata
rf_lut_ldb_pp2vas_re
rf_lut_ldb_pp2vas_waddr
rf_lut_ldb_pp2vas_wclk
rf_lut_ldb_pp2vas_wclk_rst_n
rf_lut_ldb_pp2vas_wdata
rf_lut_ldb_pp2vas_we
rf_lut_ldb_qid2vqid_raddr
rf_lut_ldb_qid2vqid_rclk
rf_lut_ldb_qid2vqid_rclk_rst_n
rf_lut_ldb_qid2vqid_rdata
rf_lut_ldb_qid2vqid_re
rf_lut_ldb_qid2vqid_waddr
rf_lut_ldb_qid2vqid_wclk
rf_lut_ldb_qid2vqid_wclk_rst_n
rf_lut_ldb_qid2vqid_wdata
rf_lut_ldb_qid2vqid_we
rf_lut_ldb_vasqid_v_raddr
rf_lut_ldb_vasqid_v_rclk
rf_lut_ldb_vasqid_v_rclk_rst_n
rf_lut_ldb_vasqid_v_rdata
rf_lut_ldb_vasqid_v_re
rf_lut_ldb_vasqid_v_waddr
rf_lut_ldb_vasqid_v_wclk
rf_lut_ldb_vasqid_v_wclk_rst_n
rf_lut_ldb_vasqid_v_wdata
rf_lut_ldb_vasqid_v_we
rf_lut_vf_dir_vpp2pp_raddr
rf_lut_vf_dir_vpp2pp_rclk
rf_lut_vf_dir_vpp2pp_rclk_rst_n
rf_lut_vf_dir_vpp2pp_rdata
rf_lut_vf_dir_vpp2pp_re
rf_lut_vf_dir_vpp2pp_waddr
rf_lut_vf_dir_vpp2pp_wclk
rf_lut_vf_dir_vpp2pp_wclk_rst_n
rf_lut_vf_dir_vpp2pp_wdata
rf_lut_vf_dir_vpp2pp_we
rf_lut_vf_dir_vpp_v_raddr
rf_lut_vf_dir_vpp_v_rclk
rf_lut_vf_dir_vpp_v_rclk_rst_n
rf_lut_vf_dir_vpp_v_rdata
rf_lut_vf_dir_vpp_v_re
rf_lut_vf_dir_vpp_v_waddr
rf_lut_vf_dir_vpp_v_wclk
rf_lut_vf_dir_vpp_v_wclk_rst_n
rf_lut_vf_dir_vpp_v_wdata
rf_lut_vf_dir_vpp_v_we
rf_lut_vf_dir_vqid2qid_raddr
rf_lut_vf_dir_vqid2qid_rclk
rf_lut_vf_dir_vqid2qid_rclk_rst_n
rf_lut_vf_dir_vqid2qid_rdata
rf_lut_vf_dir_vqid2qid_re
rf_lut_vf_dir_vqid2qid_waddr
rf_lut_vf_dir_vqid2qid_wclk
rf_lut_vf_dir_vqid2qid_wclk_rst_n
rf_lut_vf_dir_vqid2qid_wdata
rf_lut_vf_dir_vqid2qid_we
rf_lut_vf_dir_vqid_v_raddr
rf_lut_vf_dir_vqid_v_rclk
rf_lut_vf_dir_vqid_v_rclk_rst_n
rf_lut_vf_dir_vqid_v_rdata
rf_lut_vf_dir_vqid_v_re
rf_lut_vf_dir_vqid_v_waddr
rf_lut_vf_dir_vqid_v_wclk
rf_lut_vf_dir_vqid_v_wclk_rst_n
rf_lut_vf_dir_vqid_v_wdata
rf_lut_vf_dir_vqid_v_we
rf_lut_vf_ldb_vpp2pp_raddr
rf_lut_vf_ldb_vpp2pp_rclk
rf_lut_vf_ldb_vpp2pp_rclk_rst_n
rf_lut_vf_ldb_vpp2pp_rdata
rf_lut_vf_ldb_vpp2pp_re
rf_lut_vf_ldb_vpp2pp_waddr
rf_lut_vf_ldb_vpp2pp_wclk
rf_lut_vf_ldb_vpp2pp_wclk_rst_n
rf_lut_vf_ldb_vpp2pp_wdata
rf_lut_vf_ldb_vpp2pp_we
rf_lut_vf_ldb_vpp_v_raddr
rf_lut_vf_ldb_vpp_v_rclk
rf_lut_vf_ldb_vpp_v_rclk_rst_n
rf_lut_vf_ldb_vpp_v_rdata
rf_lut_vf_ldb_vpp_v_re
rf_lut_vf_ldb_vpp_v_waddr
rf_lut_vf_ldb_vpp_v_wclk
rf_lut_vf_ldb_vpp_v_wclk_rst_n
rf_lut_vf_ldb_vpp_v_wdata
rf_lut_vf_ldb_vpp_v_we
rf_lut_vf_ldb_vqid2qid_raddr
rf_lut_vf_ldb_vqid2qid_rclk
rf_lut_vf_ldb_vqid2qid_rclk_rst_n
rf_lut_vf_ldb_vqid2qid_rdata
rf_lut_vf_ldb_vqid2qid_re
rf_lut_vf_ldb_vqid2qid_waddr
rf_lut_vf_ldb_vqid2qid_wclk
rf_lut_vf_ldb_vqid2qid_wclk_rst_n
rf_lut_vf_ldb_vqid2qid_wdata
rf_lut_vf_ldb_vqid2qid_we
rf_lut_vf_ldb_vqid_v_raddr
rf_lut_vf_ldb_vqid_v_rclk
rf_lut_vf_ldb_vqid_v_rclk_rst_n
rf_lut_vf_ldb_vqid_v_rdata
rf_lut_vf_ldb_vqid_v_re
rf_lut_vf_ldb_vqid_v_waddr
rf_lut_vf_ldb_vqid_v_wclk
rf_lut_vf_ldb_vqid_v_wclk_rst_n
rf_lut_vf_ldb_vqid_v_wdata
rf_lut_vf_ldb_vqid_v_we
rf_msix_tbl_word0_raddr
rf_msix_tbl_word0_rclk
rf_msix_tbl_word0_rclk_rst_n
rf_msix_tbl_word0_rdata
rf_msix_tbl_word0_re
rf_msix_tbl_word0_waddr
rf_msix_tbl_word0_wclk
rf_msix_tbl_word0_wclk_rst_n
rf_msix_tbl_word0_wdata
rf_msix_tbl_word0_we
rf_msix_tbl_word1_raddr
rf_msix_tbl_word1_rclk
rf_msix_tbl_word1_rclk_rst_n
rf_msix_tbl_word1_rdata
rf_msix_tbl_word1_re
rf_msix_tbl_word1_waddr
rf_msix_tbl_word1_wclk
rf_msix_tbl_word1_wclk_rst_n
rf_msix_tbl_word1_wdata
rf_msix_tbl_word1_we
rf_msix_tbl_word2_raddr
rf_msix_tbl_word2_rclk
rf_msix_tbl_word2_rclk_rst_n
rf_msix_tbl_word2_rdata
rf_msix_tbl_word2_re
rf_msix_tbl_word2_waddr
rf_msix_tbl_word2_wclk
rf_msix_tbl_word2_wclk_rst_n
rf_msix_tbl_word2_wdata
rf_msix_tbl_word2_we
rf_sch_out_fifo_raddr
rf_sch_out_fifo_rclk
rf_sch_out_fifo_rclk_rst_n
rf_sch_out_fifo_rdata
rf_sch_out_fifo_re
rf_sch_out_fifo_waddr
rf_sch_out_fifo_wclk
rf_sch_out_fifo_wclk_rst_n
rf_sch_out_fifo_wdata
rf_sch_out_fifo_we
sif_alarm_data
sif_alarm_ready
sif_alarm_v
spare_lsp_sys
spare_qed_sys
spare_sys_lsp
spare_sys_qed
sr_rob_mem_addr
sr_rob_mem_clk
sr_rob_mem_clk_rst_n
sr_rob_mem_rdata
sr_rob_mem_re
sr_rob_mem_wdata
sr_rob_mem_we
system_cfg_req_down
system_cfg_req_down_read
system_cfg_req_down_write
system_cfg_req_up
system_cfg_req_up_read
system_cfg_req_up_write
system_cfg_rsp_down
system_cfg_rsp_down_ack
system_idle
system_reset_done
write_buffer_mstr
write_buffer_mstr_ready
write_buffer_mstr_v

#########################################################################
# Non-standard Interfaces Ports with IfUnconnected attribute 
#########################################################################

#########################################################################
# Non-standard Interfaces Ports with user defined tags 
#########################################################################

#########################################################################
# Statistics                                                            
# Num Standard               : 0                                 
# Num AdHoc                  : 501                               
# Num AdHoc (attribute)      : 0                          
# Num AdHoc (user tagged)    : 0                          
#########################################################################
