// Seed: 1628634694
module module_0 (
    output wor id_0,
    output wire id_1,
    output uwire id_2,
    input wand id_3,
    output tri0 id_4,
    input tri0 id_5,
    output tri1 id_6,
    output supply0 id_7,
    output tri0 id_8
);
  wire id_10, id_11;
  assign id_8 = 1;
  id_12(
      1, 1'h0, "", 1
  );
  wire id_13;
  tri  id_14 = 1'b0;
endmodule
macromodule module_1 (
    input wor id_0,
    input wire id_1,
    input supply1 id_2,
    output supply0 id_3
);
  assign id_3 = 1 !== id_1;
  module_0(
      id_3, id_3, id_3, id_2, id_3, id_1, id_3, id_3, id_3
  );
endmodule
