Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Oct  6 15:17:09 2016
| Host         : linux12.engr.ucsb.edu running 64-bit CentOS release 6.8 (Final)
| Command      : report_control_sets -verbose -file lab1_template_wrapper_control_sets_placed.rpt
| Design       : lab1_template_wrapper
| Device       : xc7a100t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   529 |
| Unused register locations in slices containing registers |  1522 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2648 |          795 |
| No           | No                    | Yes                    |             501 |          145 |
| No           | Yes                   | No                     |            1487 |          594 |
| Yes          | No                    | No                     |            2190 |          562 |
| Yes          | No                    | Yes                    |             245 |           56 |
| Yes          | Yes                   | No                     |            2727 |          901 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                         Clock Signal                                         |                                                                                                                                 Enable Signal                                                                                                                                 |                                                                                                          Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                  |                1 |              1 |
|  lab1_template_i/mdm_1/U0/Dbg_Update_0                                                       | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                      | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/continue_from_brk_reg_n_0                                                                                                |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp                                                                    |                                                                                                                                                                                                                                                                               | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                          |                1 |              1 |
|  lab1_template_i/mdm_1/U0/Dbg_Update_0                                                       |                                                                                                                                                                                                                                                                               | lab1_template_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0                                                                                                                                                       |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                  |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                  |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                     |                                                                                                                                                                                                                                    |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                       |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                       |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                              |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I_0                                                                                                                            |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                       |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                      |                                                                                                                                                                                                                                    |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
| ~lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK                                                      | lab1_template_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CE                                                                                                                                                                                                                        | lab1_template_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/D                                                                                                                                                                              |                1 |              1 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_6_in                                                                                                                            | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                                                                                 |                                                                                                                                                                                                                                    |                1 |              1 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                   | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                             |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_14_out                                                                                                                                                                      |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_intc/U0/INTC_CORE_I/p_13_out                                                                                                                                                                      |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_rd_reg2                                      |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                               |                1 |              1 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                              | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                             |                1 |              1 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                             |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                 |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   |                                                                                                                                                                                                                                    |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2                                      |                1 |              1 |
|  lab1_template_i/mdm_1/U0/Dbg_Update_0                                                       | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                      | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.force_stop_cmd_1_reg_0                                                                          |                1 |              1 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                         | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                |                1 |              1 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  dbg_hub/inst/idrck                                                                          |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                  |                1 |              1 |
|  dbg_hub/inst/idrck                                                                          |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                  |                1 |              1 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                         | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                              |                1 |              1 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_rd_reg2                                      |                1 |              1 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2                                      |                1 |              1 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                              |                1 |              1 |
|  lab1_template_i/mdm_1/U0/Dbg_Update_0                                                       | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                      | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                |                1 |              1 |
|  lab1_template_i/mdm_1/U0/Dbg_Update_0                                                       | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                      | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/normal_stop_cmd_i_reg_n_0                                                                                                |                1 |              1 |
| ~lab1_template_i/mdm_1/U0/Dbg_Update_0                                                       |                                                                                                                                                                                                                                                                               | lab1_template_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/I0                                                                                                                                                                             |                1 |              1 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                       |                                                                                                                                                                                                                                    |                1 |              2 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0                              |                1 |              2 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  lab1_template_i/mdm_1/U0/Dbg_Update_0                                                       | lab1_template_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i0                                                                                                                                                                                                              |                                                                                                                                                                                                                                    |                1 |              2 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                       |                                                                                                                                                                                                                                    |                1 |              2 |
|  lab1_template_i/mdm_1/U0/Dbg_Update_0                                                       |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                    |                2 |              2 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/trans_buf_out_r_reg[0][0]                                                                                                                  |                                                                                                                                                                                                                                    |                1 |              2 |
|  dbg_hub/inst/idrck                                                                          |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0                                 |                1 |              2 |
|  lab1_template_i/mdm_1/U0/Dbg_Update_0                                                       | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                      | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                        |                2 |              2 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                           |                1 |              2 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0                                 |                1 |              2 |
|  dbg_hub/inst/idrck                                                                          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                1 |              2 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           |                                                                                                                                                                                                                                    |                1 |              2 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__2_n_0  |                1 |              2 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__1_n_0 |                1 |              2 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__0_n_0 |                1 |              2 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                   |                1 |              2 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                         |                2 |              2 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                          |                1 |              2 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                           |                1 |              2 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1_n_0    |                2 |              2 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1__3_n_0  |                1 |              2 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__1_n_0 |                1 |              3 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__3_n_0  |                1 |              3 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                1 |              3 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/mdm_1/U0/MDM_Core_I1/Use_Uart.clear_Ext_BRK_reg_0                                                                                                                                                                  |                1 |              3 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/reset                                                                                   |                1 |              3 |
|  dbg_hub/inst/idrck                                                                          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[2]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                1 |              3 |
|  dbg_hub/inst/idrck                                                                          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                    |                1 |              3 |
|  dbg_hub/inst/idrck                                                                          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                1 |              3 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__2_n_0  |                1 |              3 |
|  dbg_hub/inst/idrck                                                                          |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0                              |                2 |              3 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                1 |              3 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                1 |              3 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                       | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                  |                1 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in7_in                                                                                                                         | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                  |                2 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                           | lab1_template_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                      |                2 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | lab1_template_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                              | lab1_template_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_RX_FIFO_reg_n_0                                                                                                                                                                |                1 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/Addr_Counters[0].FDRE_I_0                                                                                                                                                                              | lab1_template_i/mdm_1/U0/MDM_Core_I1/Use_Uart.reset_TX_FIFO_reg_n_0                                                                                                                                                                |                1 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                                        | lab1_template_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                1 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                                          | lab1_template_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                              |                2 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                               | lab1_template_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                      |                1 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                                                                                                                                           | lab1_template_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                      |                1 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                                    |                1 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                           | lab1_template_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                      |                3 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__0_n_0                                                                                                                             | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                              |                2 |              4 |
| ~lab1_template_i/mdm_1/U0/Dbg_Update_0                                                       |                                                                                                                                                                                                                                                                               | lab1_template_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                   |                1 |              4 |
|  lab1_template_i/mdm_1/U0/Dbg_Update_0                                                       | lab1_template_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                  | lab1_template_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                   |                1 |              4 |
|  lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK                                                      | lab1_template_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                             | lab1_template_i/mdm_1/U0/MDM_Core_I1/sel_n_reset                                                                                                                                                                                   |                1 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                          |                1 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                             |                2 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                            |                1 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                            |                2 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0__25__0_n_0                                                                                                                      |                2 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                1 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/rst_mig_7series_0_81M/U0/EXT_LPF/lpf_int                                                                                                                                                                           |                3 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                     | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                         |                2 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_2_n_0                                                          | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                             |                3 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/axi_arready_i_1_n_0                                                                                                                                                                                                | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                       | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/int_addr_reg[3]_0[0]                                                                                                            | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                              |                2 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/int_addr_reg[3]_0[0]                                                                                                            | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                              |                3 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                            | lab1_template_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                           |                1 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                      | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                 |                2 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_2_n_0                                                                                                   | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                             |                2 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                            | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                 |                2 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                                                                                                                  |                1 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/rst_clk_wiz_1_100M/U0/bus_struct_reset[0]                                                                                                                                                                          |                1 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cnt_shift_r_reg[0][0]                                                                                                             | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/cnt_shift_r_reg[0][0]                                                                                                                      |                1 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                      | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                             |                2 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[12]_i_1_n_0                                                                                                                                                                 |                3 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/E[0]                                                                                                                                                                       | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                  |                1 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                1 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                              | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/idrck                                                                          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                1 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                      |                1 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                2 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wr_data_addr_le                                                                                                                                                      | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                  |                2 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                       |                1 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/idrck                                                                          |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                    |                1 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                     | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/wait_cnt_r_reg[0][0]                                                                                                                       |                1 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/idrck                                                                          |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]_0[0]                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/idrck                                                                          |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                      |                1 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                   |                1 |              4 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/flush_pipe                                                                                                                                             |                2 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                             | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                            |                1 |              4 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                              |                2 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0     | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst          |                2 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0__74_n_0                                                                                                                         |                3 |              5 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                              |                1 |              5 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_MSR_i_reg[30][0]                                                                                                                                                                               | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                       |                2 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                  | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/complex_row0_rd_done1                                                                                                                      |                2 |              5 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[2]                                             |                1 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                    | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                        |                1 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                   |                                                                                                                                                                                                                                    |                1 |              5 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[2]                                            |                1 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                   |                                                                                                                                                                                                                                    |                1 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0               |                1 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                          |                1 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0        | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst          |                1 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                           |                1 |              5 |
|  lab1_template_i/clk_wiz_1/inst/clk_out2                                                     |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                    |                3 |              5 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                              |                2 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[2]                                             |                2 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                          | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0               |                1 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                          | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0               |                1 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                          | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0               |                2 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[2]                                            |                1 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[2]                                            |                2 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                          | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0               |                2 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                          | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0               |                1 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                          | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0               |                1 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                          | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0               |                2 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                         | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                             |                3 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                   |                                                                                                                                                                                                                                    |                1 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                              | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                  |                2 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_wait_limit[4]_i_1_n_0                                                                              |                1 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_wait_limit[4]_i_1_n_0                                                                              |                1 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0__25_n_0                                                                                                                                                                    | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                             |                1 |              5 |
|  lab1_template_i/mdm_1/U0/Dbg_Update_0                                                       | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                      |                                                                                                                                                                                                                                    |                2 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0__19_n_0                                                                                                                         |                2 |              5 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                4 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/req_data_buf_addr_r_reg[0][0]                                                                                                   |                                                                                                                                                                                                                                    |                2 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                              |                3 |              5 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                   | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                              |                2 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                           |                2 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                     | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                              |                2 |              6 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | lab1_template_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                        |                2 |              6 |
|  dbg_hub/inst/idrck                                                                          |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                          |                1 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read[5]_i_1_n_0                                                                                                                            | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                              |                2 |              6 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                |                2 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                      |                1 |              6 |
|  lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK                                                      | lab1_template_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample_1                                                                                                                                                                                                                  |                                                                                                                                                                                                                                    |                2 |              6 |
|  lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK                                                      | lab1_template_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/count[0]__0_i_1_n_0                                                                                                                                                                                                       |                                                                                                                                                                                                                                    |                2 |              6 |
|  lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK                                                      | lab1_template_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                    |                1 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer_r0_0                                                                                                                                 | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0__21_n_0                                                                                                                         |                2 |              6 |
|  dbg_hub/inst/idrck                                                                          |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                         |                2 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/rst_mig_7series_0_81M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                       | lab1_template_i/rst_mig_7series_0_81M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                     |                2 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                             | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                             |                1 |              6 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                         | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                       |                1 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_sequential_cal1_state_r[5]_i_2_n_0                                                                          | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                             |                4 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                    | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                         |                2 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                  | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                             |                5 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                          |                                                                                                                                                                                                                                    |                1 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                     | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                             |                2 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                    |                4 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                            | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                             |                1 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                   | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                             |                2 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                   | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/tap_cnt_cpt_r_reg[0][0]                                                                                                                    |                2 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                             | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                             |                3 |              6 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                              |                3 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                        | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                             |                2 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                 | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                        |                2 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                        | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                             |                1 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                         | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                             |                3 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                   | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                        |                3 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                    | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                             |                3 |              6 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                              |                1 |              6 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                              | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                              |                3 |              6 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |                3 |              7 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                                                                                 |                                                                                                                                                                                                                                    |                2 |              7 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                            | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                             |                6 |              7 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                    |                3 |              7 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                          | lab1_template_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                  |                3 |              7 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                                              |                1 |              7 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                            |                2 |              7 |
|  dbg_hub/inst/idrck                                                                          |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/stat_addr_bit_cnt_reg[6][0]                                                                                                                                                                    |                2 |              7 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff9_i_1_n_0                                                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                            |                3 |              7 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]              |                2 |              8 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                            |                                                                                                                                                                                                                                    |                2 |              8 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0 | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst          |                3 |              8 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0 | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]              |                2 |              8 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst          |                2 |              8 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0 | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst          |                2 |              8 |
|  lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK                                                      | lab1_template_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tdo_reg[0]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                    |                2 |              8 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                  | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]              |                3 |              8 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0    | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]              |                2 |              8 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[0]                                             |                2 |              8 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[0]                                            |                2 |              8 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[0]                                            |                3 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[0]                                             |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                         |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                    |                4 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                            | lab1_template_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                           |                2 |              8 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_6_in                                                                                                                            | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                              |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                             |                3 |              8 |
|  dbg_hub/inst/idrck                                                                          |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]                                                                                                                                                                                         |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[7]_i_1_n_0                                                                                                                                                                                           | lab1_template_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                      |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                     | lab1_template_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                      |                1 |              8 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                            |                                                                                                                                                                                                                                    |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                                                                                                               | lab1_template_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                      |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                        | lab1_template_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                              |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/CI                                                                                                                                                                                                     |                                                                                                                                                                                                                                    |                2 |              8 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_we_r1                                                                                                                                                         |                                                                                                                                                                                                                                    |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/CI                                                                                                                                                                                                     |                                                                                                                                                                                                                                    |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                  |                3 |              8 |
| ~lab1_template_i/mdm_1/U0/Dbg_Update_0                                                       | lab1_template_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0                                                                                                                                                                                                        |                                                                                                                                                                                                                                    |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | lab1_template_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/idrck                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[3][0]                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                                                         |                2 |              8 |
|  lab1_template_i/mdm_1/U0/Dbg_Update_0                                                       | lab1_template_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10                                                                                                                                                                                                                |                                                                                                                                                                                                                                    |                1 |              8 |
|  lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK                                                      | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].address_hit_I/Compare[0].SRLC16E_I/Performace_Debug_Control.ex_dbg_hit_reg[1]                                                   |                                                                                                                                                                                                                                    |                7 |              8 |
|  lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK                                                      | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I/Compare[0].SRLC16E_I/SRL16_En                                                                                     |                                                                                                                                                                                                                                    |                7 |              8 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                             | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                       |                4 |              8 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                     | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst          |                2 |              8 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                   |                2 |              8 |
|  lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK                                                      | lab1_template_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                              |                                                                                                                                                                                                                                    |                2 |              8 |
|  lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK                                                      | lab1_template_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[24]                                                                                                                  |                3 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                4 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                         | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                         | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                          | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                4 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                                                                                                                                | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                4 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                3 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                5 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                                                                | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                3 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                         | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                                                                | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                3 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                                                                | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                                                                                                                              | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[0]                                            |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                3 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                                                                                                                              | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                3 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                                                                                                                              | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                                                                                                                              | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                3 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                                                                                                                              | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                                                                                                                              | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/int_addr_reg[3]_0[0]                                                                                                              | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                              |                5 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                                                                                                                              | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                                                                                                                              | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                                                                                                                              | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                                                                                                                              | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                                                                                                                              | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                                                                                                                              | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                4 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                3 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                3 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                                                                                                                              | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                                                                                                                              | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                                                                                                                              | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                3 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                4 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                                                                | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                2 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                4 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                4 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                                                               | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                1 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                                                                | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                3 |              8 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                        | lab1_template_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                       |                2 |              9 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                            | lab1_template_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                           |                3 |              9 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_starve_cnt                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/rd_wait_limit13_out                                                                                              |                3 |              9 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/mdm_1/U0/Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                       |                3 |              9 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/wr_starve_cnt                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/wr_wait_limit11_out                                                                                              |                2 |              9 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                    |                3 |              9 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                   |                2 |              9 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                       |                2 |              9 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                         | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                             |                3 |              9 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                                        | lab1_template_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                              |                2 |              9 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/p_0_in                                                                                                            |                3 |              9 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_nxt                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                             |                4 |             10 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                                    |                                                                                                                                                                                                                                    |                5 |             10 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                                        |                                                                                                                                                                                                                                    |                3 |             10 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                   | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                             |                6 |             10 |
|  lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK                                                      | lab1_template_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[9]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                    |                3 |             10 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                         |                2 |             10 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                       | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |                2 |             10 |
|  dbg_hub/inst/idrck                                                                          | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[6][0]                                                                                                                                                                                                                         | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/AR[0]                                                                                                                                                                                          |                3 |             10 |
|  dbg_hub/inst/idrck                                                                          |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                    |                8 |             11 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                              |                5 |             11 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                 |                5 |             11 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m01_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                           |                7 |             11 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                           |                7 |             11 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                           |                6 |             11 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                           |                7 |             11 |
|  lab1_template_i/clk_wiz_1/inst/clk_out2                                                     | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer_en                                                                                                                                                                  | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sample_timer0                                                                                                                         |                4 |             11 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                           |                6 |             11 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                           |                7 |             11 |
|  dbg_hub/inst/idrck                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                        | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                                                     |                2 |             12 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                                                                                       | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_ESR_i_reg[19]                                                                                                                                       |                3 |             12 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                                                  |                2 |             12 |
|  lab1_template_i/clk_wiz_1/inst/clk_out2                                                     | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature[11]_i_1_n_0                                                                                                                                | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                |                3 |             12 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                              | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                             |                5 |             12 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                     |                2 |             12 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                      |                3 |             12 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                      |                2 |             12 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                        |                2 |             12 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                     |                2 |             12 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                     | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/clear                                                                                                                                      |                3 |             12 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                             | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/clear                                                                                                                                      |                3 |             12 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                    |               12 |             12 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                              | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/WB_ESR[19]_i_1_n_0                                                                                                                                              |                4 |             13 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst          |                5 |             14 |
|  lab1_template_i/clk_wiz_1/inst/clk_out2                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                             |                3 |             15 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                 |               12 |             15 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/btns/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                      |                3 |             15 |
|  lab1_template_i/clk_wiz_1/inst/clk_out2                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/rst_r2                                                                                                                                |                4 |             15 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/U1/seg[6]_i_2_n_0                                                                                                                                                                                                  | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |                8 |             15 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                    |                5 |             16 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                3 |             16 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                    |                6 |             16 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                    |                4 |             16 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                    |                4 |             16 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                 |                7 |             16 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                                                         |                3 |             16 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[0].Gen_Instr_DFF/E[0]                                                                                                                                 | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                       |                6 |             16 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                                                |                                                                                                                                                                                                                                    |                4 |             16 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                    |                5 |             16 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                    |                8 |             16 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                    |                4 |             16 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                6 |             16 |
|  dbg_hub/inst/idrck                                                                          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][0]                                                                                                                                                                                                                   | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/idrck                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                                                                                        |                                                                                                                                                                                                                                    |                2 |             16 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                6 |             16 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_we                                                                                                                                                                 |                                                                                                                                                                                                                                    |                2 |             16 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                    |                2 |             16 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                    |                5 |             16 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                    |                5 |             16 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                    |                4 |             16 |
|  dbg_hub/inst/idrck                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[15][0]                                                                  |                                                                                                                                                                                                                                    |                4 |             16 |
|  dbg_hub/inst/idrck                                                                          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                                                      |                4 |             16 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                 | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                  |                5 |             16 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0          |                5 |             16 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                    |                4 |             16 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                    |                5 |             16 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/async_conv_reset_n                                                                                                                                               |                6 |             16 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_mask_r1_reg[0]_0                                                                                                                                             | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                              |                9 |             16 |
|  dbg_hub/inst/idrck                                                                          |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                                                         |                3 |             16 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                              | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Data_Flow_Logic_I/SR[0]                                                                                                                             |                5 |             17 |
|  dbg_hub/inst/idrck                                                                          |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                                                     |                4 |             17 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | lab1_template_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                    |                4 |             17 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                    |                5 |             17 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                                                           | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                    |                5 |             17 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                 |                9 |             18 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                                                  |                5 |             18 |
|  dbg_hub/inst/idrck                                                                          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                    |                3 |             18 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                    |                4 |             18 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/LEDs/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                      |                4 |             19 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/async_conv_reset_n                                                                                                                                               |                7 |             19 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst          |                5 |             19 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/Q[1]                                             |                3 |             20 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/Q[1]                                            |                3 |             20 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                     |                3 |             20 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                     |                3 |             20 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                        |                3 |             20 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                      |                4 |             20 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/Q[1]                                            |                3 |             20 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/Q[1]                                            |                3 |             20 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                      |                4 |             20 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/Q[1]                                             |                3 |             20 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                             |               12 |             21 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                  |                7 |             23 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                     | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                  |                6 |             23 |
|  lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK                                                      |                                                                                                                                                                                                                                                                               | lab1_template_i/mdm_1/U0/MDM_Core_I1/shift_n_reset                                                                                                                                                                                 |                6 |             23 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                    |                3 |             24 |
|  dbg_hub/inst/idrck                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                        |                                                                                                                                                                                                                                    |                3 |             24 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                             |                8 |             24 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/USE_REGISTER.M_AXI_AQOS_q_reg[0]_0[0]                                                                                                           |                                                                                                                                                                                                                                    |                6 |             25 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                    |                5 |             25 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                    |                8 |             25 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_detect_edge_setup                                                 |               16 |             25 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/USE_REGISTER.M_AXI_AQOS_q_reg[0]_0[0]                                                                                                           |                                                                                                                                                                                                                                    |                5 |             25 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                            |                                                                                                                                                                                                                                    |                7 |             25 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                                                    |                8 |             26 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                                                    |                6 |             26 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                                                    |                7 |             26 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                            |                                                                                                                                                                                                                                    |                7 |             26 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                             |               13 |             26 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                         |                7 |             27 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                    |                4 |             27 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                |               12 |             27 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[34][0]                              |                                                                                                                                                                                                                                    |                6 |             27 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[34][0]                             |                                                                                                                                                                                                                                    |                6 |             27 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                    |               11 |             27 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   |                                                                                                                                                                                                                                    |                4 |             27 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                    |                6 |             28 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |                8 |             28 |
|  dbg_hub/inst/idrck                                                                          | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                                                                                                                      | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                                                    |                4 |             28 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_iodelay_ctrl/rst_sync_r1_reg                                                                                                                                   |               10 |             28 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                         | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                              |                7 |             29 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[63]_i_1__0_n_0                                                                                               |                                                                                                                                                                                                                                    |                6 |             30 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                             |               16 |             30 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[63]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                    |                9 |             30 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                             |               20 |             30 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                                                                                                                              | lab1_template_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                              |                9 |             32 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0][0]                                                                                                                                                                 | lab1_template_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                              |                6 |             32 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                       | lab1_template_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                  |               32 |             32 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce__0[0]                                                                                                                                                                                     | lab1_template_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                              |               11 |             32 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                      |                                                                                                                                                                                                                                    |                8 |             32 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/sevenSeg_0/inst/sevenSeg_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                    | lab1_template_i/sevenSeg_0/inst/p_0_in__1                                                                                                                                                                                          |               32 |             32 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                       | lab1_template_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                 |                9 |             32 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/E[0]                                                                                                                            | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                              |               11 |             32 |
|  lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK                                                      | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                   |                                                                                                                                                                                                                                    |                8 |             32 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                              |                                                                                                                                                                                                                                    |                9 |             32 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                            | lab1_template_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                           |               12 |             32 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                            | lab1_template_i/microblaze_0_axi_periph/m05_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                           |               10 |             32 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                                                                                                                          | lab1_template_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/SR[0]                                                                                                                                              |                8 |             32 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                              | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_0_in                                                                                                                                                          |               11 |             32 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                              | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_BTR_reg[31][0]                                                                                                                                      |               11 |             32 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                              | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_MEM_Result_reg[31][0]                                                                                                                               |               11 |             32 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_lite_upsizer.lite_upsizer_inst/WB_DAXI_Read_Data_reg[0]                                                                                                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                       |                5 |             32 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_load_esr                                                                                                                                                                                       | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                       |               10 |             32 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/axlen_cnt_reg[7][0]                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                              |                9 |             32 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                        | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                       |                6 |             32 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                      | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                      |               15 |             32 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/if_pc_reg[0][0]                                                                                                                                                   | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                       |                8 |             32 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/p_1_out                                                                                                                                                         |               16 |             32 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                              | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                       |                9 |             32 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/rdata_low_0                                                                                                                                            | lab1_template_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_lite_downsizer.lite_downsizer_inst/gen_write.s_axi_awready_i_i_1_n_0                                                                           |               13 |             33 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                    |                                                                                                                                                                                                                                    |               13 |             33 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                             |               12 |             33 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                     | lab1_template_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                    |               11 |             33 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                              |                                                                                                                                                                                                                                    |                8 |             34 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                      | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                  |               17 |             36 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           |                                                                                                                                                                                                                                    |                5 |             40 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                    |                5 |             40 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                             |               20 |             40 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                             |               14 |             44 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                             |               15 |             44 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                             |               16 |             47 |
|  lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK                                                      | lab1_template_i/mdm_1/U0/Dbg_Capture_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                    |               12 |             48 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/mem_databus_ready_sel_carry_or/MUXCY_I/lopt_4                                                                                                                                                              | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                       |               20 |             58 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                              |                                                                                                                                                                                                                                    |               16 |             64 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r                                                                                                                       |                                                                                                                                                                                                                                    |               11 |             64 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                              |                                                                                                                                                                                                                                    |               20 |             64 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                     |                                                                                                                                                                                                                                    |               15 |             64 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                          |                                                                                                                                                                                                                                    |                8 |             64 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[65][0]                              |                                                                                                                                                                                                                                    |               16 |             65 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                    |               13 |             65 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                    |               17 |             66 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[71][0]                             |                                                                                                                                                                                                                                    |               13 |             72 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                   |                                                                                                                                                                                                                                    |               10 |             72 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IReady_0                                                                                                                                                            |                                                                                                                                                                                                                                    |               10 |             75 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                              |               30 |             83 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                    |               11 |             88 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                                                                    |               11 |             88 |
|  lab1_template_i/mdm_1/U0/Ext_JTAG_DRCK                                                      |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                    |               27 |             88 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                |               30 |             92 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                                    |               12 |             96 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                           |                                                                                                                                                                                                                                    |               12 |             96 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en           |                                                                                                                                                                                                                                    |               12 |             96 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                 |               33 |             98 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                              |               31 |             98 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                         | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                              |               21 |             98 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                                    |               26 |             99 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                                    |               14 |            112 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                                    |               14 |            112 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                       |                                                                                                                                                                                                                                    |               14 |            112 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/LOCKSTEP_Out_reg[0][12]                                                                                                                                                                           |                                                                                                                                                                                                                                    |               16 |            128 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.occupied_counter.occ_cnt_r_reg[0]_0                                                                                                                  |                                                                                                                                                                                                                                    |               33 |            129 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/storage_data2_reg[132]                                                                                                                         |                                                                                                                                                                                                                                    |               20 |            130 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                     |                                                                                                                                                                                                                                    |               40 |            130 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[2].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                      | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                       |               49 |            133 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                       |               69 |            146 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_we       |                                                                                                                                                                                                                                    |               22 |            176 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                           |                                                                                                                                                                                                                                    |               24 |            192 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[10].OF_Piperun_Stage/MUXCY_I/lopt_1                                                                                                                                                     | lab1_template_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                       |               81 |            239 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK | lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_mask_r1_reg[0]_0                                                                                                                                             |                                                                                                                                                                                                                                    |               77 |            272 |
|  lab1_template_i/clk_wiz_1/inst/clk_out1                                                     |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                    |              181 |            567 |
|  lab1_template_i/mig_7series_0/u_lab1_template_mig_7series_0_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                    |              594 |           2036 |
+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


