Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Mon Oct 26 15:39:02 2015
| Host         : mp-akulapd.ziti.uni-heidelberg.de running 64-bit unknown
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.835        0.000                      0                 3576        0.063        0.000                      0                 3576        4.020        0.000                       0                  1482  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.835        0.000                      0                 3576        0.063        0.000                      0                 3576        4.020        0.000                       0                  1482  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.827ns (43.932%)  route 3.608ns (56.068%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.663     2.971    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y31         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/Q
                         net (fo=3, routed)           1.048     4.475    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/steps[2]
    SLICE_X13Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.599 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_61__4/O
                         net (fo=1, routed)           0.000     4.599    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_61__4_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.997 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.997    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_47_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.111    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.350 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/O[2]
                         net (fo=2, routed)           0.917     6.267    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/done1[10]
    SLICE_X14Y31         LUT4 (Prop_lut4_I0_O)        0.302     6.569 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_16__4/O
                         net (fo=1, routed)           0.000     6.569    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_16__4_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.119 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.390 f  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.660     8.050    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.373     8.423 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.983     9.406    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X10Y30         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.496    12.688    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X10Y30         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[10]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X10Y30         FDRE (Setup_fdre_C_R)       -0.524    12.241    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         12.241    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.827ns (43.932%)  route 3.608ns (56.068%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.663     2.971    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y31         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/Q
                         net (fo=3, routed)           1.048     4.475    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/steps[2]
    SLICE_X13Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.599 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_61__4/O
                         net (fo=1, routed)           0.000     4.599    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_61__4_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.997 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.997    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_47_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.111    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.350 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/O[2]
                         net (fo=2, routed)           0.917     6.267    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/done1[10]
    SLICE_X14Y31         LUT4 (Prop_lut4_I0_O)        0.302     6.569 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_16__4/O
                         net (fo=1, routed)           0.000     6.569    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_16__4_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.119 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.390 f  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.660     8.050    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.373     8.423 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.983     9.406    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X10Y30         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.496    12.688    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X10Y30         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[11]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X10Y30         FDRE (Setup_fdre_C_R)       -0.524    12.241    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         12.241    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.827ns (43.932%)  route 3.608ns (56.068%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.663     2.971    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y31         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/Q
                         net (fo=3, routed)           1.048     4.475    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/steps[2]
    SLICE_X13Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.599 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_61__4/O
                         net (fo=1, routed)           0.000     4.599    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_61__4_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.997 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.997    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_47_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.111    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.350 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/O[2]
                         net (fo=2, routed)           0.917     6.267    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/done1[10]
    SLICE_X14Y31         LUT4 (Prop_lut4_I0_O)        0.302     6.569 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_16__4/O
                         net (fo=1, routed)           0.000     6.569    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_16__4_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.119 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.390 f  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.660     8.050    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.373     8.423 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.983     9.406    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X10Y30         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.496    12.688    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X10Y30         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[8]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X10Y30         FDRE (Setup_fdre_C_R)       -0.524    12.241    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         12.241    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.827ns (43.932%)  route 3.608ns (56.068%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.663     2.971    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y31         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/Q
                         net (fo=3, routed)           1.048     4.475    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/steps[2]
    SLICE_X13Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.599 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_61__4/O
                         net (fo=1, routed)           0.000     4.599    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_61__4_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.997 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.997    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_47_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.111    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.350 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/O[2]
                         net (fo=2, routed)           0.917     6.267    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/done1[10]
    SLICE_X14Y31         LUT4 (Prop_lut4_I0_O)        0.302     6.569 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_16__4/O
                         net (fo=1, routed)           0.000     6.569    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_16__4_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.119 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.390 f  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.660     8.050    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.373     8.423 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.983     9.406    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X10Y30         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.496    12.688    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X10Y30         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[9]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X10Y30         FDRE (Setup_fdre_C_R)       -0.524    12.241    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         12.241    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 2.827ns (45.277%)  route 3.417ns (54.723%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.663     2.971    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y31         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/Q
                         net (fo=3, routed)           1.048     4.475    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/steps[2]
    SLICE_X13Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.599 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_61__4/O
                         net (fo=1, routed)           0.000     4.599    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_61__4_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.997 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.997    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_47_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.111    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.350 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/O[2]
                         net (fo=2, routed)           0.917     6.267    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/done1[10]
    SLICE_X14Y31         LUT4 (Prop_lut4_I0_O)        0.302     6.569 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_16__4/O
                         net (fo=1, routed)           0.000     6.569    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_16__4_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.119 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.390 f  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.660     8.050    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.373     8.423 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.792     9.215    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X10Y31         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.497    12.689    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X10Y31         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[12]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.524    12.242    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 2.827ns (45.277%)  route 3.417ns (54.723%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.663     2.971    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y31         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/Q
                         net (fo=3, routed)           1.048     4.475    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/steps[2]
    SLICE_X13Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.599 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_61__4/O
                         net (fo=1, routed)           0.000     4.599    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_61__4_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.997 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.997    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_47_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.111    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.350 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/O[2]
                         net (fo=2, routed)           0.917     6.267    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/done1[10]
    SLICE_X14Y31         LUT4 (Prop_lut4_I0_O)        0.302     6.569 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_16__4/O
                         net (fo=1, routed)           0.000     6.569    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_16__4_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.119 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.390 f  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.660     8.050    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.373     8.423 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.792     9.215    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X10Y31         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.497    12.689    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X10Y31         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[13]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.524    12.242    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 2.827ns (45.277%)  route 3.417ns (54.723%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.663     2.971    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y31         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/Q
                         net (fo=3, routed)           1.048     4.475    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/steps[2]
    SLICE_X13Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.599 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_61__4/O
                         net (fo=1, routed)           0.000     4.599    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_61__4_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.997 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.997    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_47_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.111    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.350 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/O[2]
                         net (fo=2, routed)           0.917     6.267    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/done1[10]
    SLICE_X14Y31         LUT4 (Prop_lut4_I0_O)        0.302     6.569 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_16__4/O
                         net (fo=1, routed)           0.000     6.569    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_16__4_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.119 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.390 f  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.660     8.050    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.373     8.423 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.792     9.215    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X10Y31         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.497    12.689    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X10Y31         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[14]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.524    12.242    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.027ns  (required time - arrival time)
  Source:                 design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.244ns  (logic 2.827ns (45.277%)  route 3.417ns (54.723%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.663     2.971    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y31         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/Q
                         net (fo=3, routed)           1.048     4.475    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/steps[2]
    SLICE_X13Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.599 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_61__4/O
                         net (fo=1, routed)           0.000     4.599    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_61__4_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.997 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.997    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_47_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.111    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.350 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/O[2]
                         net (fo=2, routed)           0.917     6.267    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/done1[10]
    SLICE_X14Y31         LUT4 (Prop_lut4_I0_O)        0.302     6.569 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_16__4/O
                         net (fo=1, routed)           0.000     6.569    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_16__4_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.119 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.390 f  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.660     8.050    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.373     8.423 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.792     9.215    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X10Y31         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.497    12.689    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X10Y31         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[15]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X10Y31         FDRE (Setup_fdre_C_R)       -0.524    12.242    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                  3.027    

Slack (MET) :             3.041ns  (required time - arrival time)
  Source:                 design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.232ns  (logic 2.827ns (45.362%)  route 3.405ns (54.638%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.663     2.971    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y31         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/Q
                         net (fo=3, routed)           1.048     4.475    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/steps[2]
    SLICE_X13Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.599 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_61__4/O
                         net (fo=1, routed)           0.000     4.599    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_61__4_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.997 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.997    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_47_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.111    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.350 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/O[2]
                         net (fo=2, routed)           0.917     6.267    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/done1[10]
    SLICE_X14Y31         LUT4 (Prop_lut4_I0_O)        0.302     6.569 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_16__4/O
                         net (fo=1, routed)           0.000     6.569    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_16__4_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.119 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.390 f  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.660     8.050    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.373     8.423 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.780     9.203    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X10Y32         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.499    12.691    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X10Y32         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[16]/C
                         clock pessimism              0.230    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X10Y32         FDRE (Setup_fdre_C_R)       -0.524    12.244    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                  3.041    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[0]__0/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.156ns  (logic 2.827ns (45.925%)  route 3.329ns (54.075%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.663     2.971    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y31         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     3.427 f  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/slv_reg11_reg[2]/Q
                         net (fo=3, routed)           1.048     4.475    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/steps[2]
    SLICE_X13Y30         LUT1 (Prop_lut1_I0_O)        0.124     4.599 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_61__4/O
                         net (fo=1, routed)           0.000     4.599    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_61__4_n_0
    SLICE_X13Y30         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.997 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000     4.997    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_47_n_0
    SLICE_X13Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.111 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000     5.111    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_46_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.350 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_37/O[2]
                         net (fo=2, routed)           0.917     6.267    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/done1[10]
    SLICE_X14Y31         LUT4 (Prop_lut4_I0_O)        0.302     6.569 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_16__4/O
                         net (fo=1, routed)           0.000     6.569    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_i_16__4_n_0
    SLICE_X14Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.119 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.119    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_5_n_0
    SLICE_X14Y32         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.390 f  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/pulse_reg_i_3__4/CO[0]
                         net (fo=3, routed)           0.660     8.050    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/val_i_reg[0]_0[0]
    SLICE_X12Y29         LUT4 (Prop_lut4_I1_O)        0.373     8.423 r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4/O
                         net (fo=17, routed)          0.703     9.127    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt[0]__0_i_1__4_n_0
    SLICE_X10Y28         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[0]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        1.495    12.688    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/s00_axi_aclk
    SLICE_X10Y28         FDRE                                         r  design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[0]__0/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X10Y28         FDRE (Setup_fdre_C_R)       -0.524    12.240    design_1_i/pwm4zybo_0/U0/pwm4zybo_v1_0_S00_AXI_inst/pwm_inst6/cnt_reg[0]__0
  -------------------------------------------------------------------
                         required time                         12.240    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  3.113    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.960%)  route 0.192ns (60.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.582     0.923    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.192     1.243    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[10]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[10])
                                                     -0.054     1.180    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.610%)  route 0.120ns (48.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.583     0.924    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y43          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.120     1.172    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X4Y43          SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.853     1.223    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y43          SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.262     0.961    
    SLICE_X4Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.091    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.091    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.725%)  route 0.229ns (58.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.582     0.923    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.229     1.316    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.217%)  route 0.234ns (58.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.582     0.923    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[0]/Q
                         net (fo=1, routed)           0.234     1.320    design_1_i/processing_system7_0/inst/M_AXI_GP0_BRESP[0]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[0])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.001%)  route 0.262ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.582     0.923    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.262     1.325    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.148ns (39.070%)  route 0.231ns (60.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.586     0.927    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X4Y49          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.148     1.075 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.231     1.305    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][19]
    SLICE_X5Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.853     1.223    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.017     1.211    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.584     0.925    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y41          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.113     1.166    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X4Y41          SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.852     1.222    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y41          SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.284     0.938    
    SLICE_X4Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.068    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.784%)  route 0.248ns (60.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.582     0.923    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.248     1.335    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[1]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[1])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.565     0.906    design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y41          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.128     1.034 r  design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.119     1.153    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X6Y41          SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.833     1.203    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X6Y41          SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X6Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.048    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.581     0.922    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X1Y39          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     1.062 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[35]/Q
                         net (fo=1, routed)           0.054     1.117    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg_n_0_[35]
    SLICE_X0Y39          LUT3 (Prop_lut3_I2_O)        0.045     1.162 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[35]_i_1__0/O
                         net (fo=1, routed)           0.000     1.162    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i[35]_i_1__0_n_0
    SLICE_X0Y39          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1482, routed)        0.849     1.219    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X0Y39          FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[35]/C
                         clock pessimism             -0.284     0.935    
    SLICE_X0Y39          FDRE (Hold_fdre_C_D)         0.121     1.056    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X10Y43   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__3_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X11Y43   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X10Y43   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X10Y42   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__0/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X9Y42    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__1/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X9Y42    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X10Y42   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X11Y42   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__3_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X11Y44   design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[4]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y41    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



