
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 2719.44

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: srca[11] (input port clocked by clk)
Endpoint: vector_data_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
     1    0.76    0.00    0.00 1000.00 ^ srca[11] (in)
                                         srca[11] (net)
                  0.14    0.04 1000.04 ^ _235_/A (BUFx2_ASAP7_75t_R)
     1    0.47    4.79    9.77 1009.82 ^ _235_/Y (BUFx2_ASAP7_75t_R)
                                         net222 (net)
                  4.79    0.03 1009.85 ^ output222/A (BUFx2_ASAP7_75t_R)
     1    0.23    4.18   10.82 1020.67 ^ output222/Y (BUFx2_ASAP7_75t_R)
                                         vector_data_out[11] (net)
                  4.18    0.02 1020.69 ^ vector_data_out[11] (out)
                               1020.69   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -1000.00 -1000.00   output external delay
                               -1000.00   data required time
-----------------------------------------------------------------------------
                               -1000.00   data required time
                               -1020.69   data arrival time
-----------------------------------------------------------------------------
                               2020.69   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: is_i2v (input port clocked by clk)
Endpoint: vector_data_out[93] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    2.68    0.00    0.00 1000.00 v is_i2v (in)
                                         is_i2v (net)
                  0.42    0.13 1000.13 v input1/A (BUFx16f_ASAP7_75t_R)
    87   60.17   13.18   15.44 1015.57 v input1/Y (BUFx16f_ASAP7_75t_R)
                                         net1 (net)
                 36.58    9.23 1024.81 v wire393/A (BUFx12f_ASAP7_75t_R)
     2   13.64    6.91   19.86 1044.66 v wire393/Y (BUFx12f_ASAP7_75t_R)
                                         net393 (net)
                 70.90   22.37 1067.04 v wire392/A (BUFx16f_ASAP7_75t_R)
    41   52.17    9.81   29.73 1096.77 v wire392/Y (BUFx16f_ASAP7_75t_R)
                                         net392 (net)
                272.70   86.18 1182.95 v _217_/A (AND2x2_ASAP7_75t_R)
     1    7.24   33.55   71.12 1254.07 v _217_/Y (AND2x2_ASAP7_75t_R)
                                         net336 (net)
                 37.97    6.37 1260.44 v output336/A (BUFx2_ASAP7_75t_R)
     1    0.02    4.94   20.13 1280.56 v output336/Y (BUFx2_ASAP7_75t_R)
                                         vector_data_out[93] (net)
                  4.94    0.00 1280.56 v vector_data_out[93] (out)
                               1280.56   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1280.56   data arrival time
-----------------------------------------------------------------------------
                               2719.44   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: is_i2v (input port clocked by clk)
Endpoint: vector_data_out[93] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
     1    2.68    0.00    0.00 1000.00 v is_i2v (in)
                                         is_i2v (net)
                  0.42    0.13 1000.13 v input1/A (BUFx16f_ASAP7_75t_R)
    87   60.17   13.18   15.44 1015.57 v input1/Y (BUFx16f_ASAP7_75t_R)
                                         net1 (net)
                 36.58    9.23 1024.81 v wire393/A (BUFx12f_ASAP7_75t_R)
     2   13.64    6.91   19.86 1044.66 v wire393/Y (BUFx12f_ASAP7_75t_R)
                                         net393 (net)
                 70.90   22.37 1067.04 v wire392/A (BUFx16f_ASAP7_75t_R)
    41   52.17    9.81   29.73 1096.77 v wire392/Y (BUFx16f_ASAP7_75t_R)
                                         net392 (net)
                272.70   86.18 1182.95 v _217_/A (AND2x2_ASAP7_75t_R)
     1    7.24   33.55   71.12 1254.07 v _217_/Y (AND2x2_ASAP7_75t_R)
                                         net336 (net)
                 37.97    6.37 1260.44 v output336/A (BUFx2_ASAP7_75t_R)
     1    0.02    4.94   20.13 1280.56 v output336/Y (BUFx2_ASAP7_75t_R)
                                         vector_data_out[93] (net)
                  4.94    0.00 1280.56 v vector_data_out[93] (out)
                               1280.56   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1280.56   data arrival time
-----------------------------------------------------------------------------
                               2719.44   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
40.32729721069336

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.1260

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
43.598880767822266

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9462

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1280.5618

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
2719.4380

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
212.362886

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.51e-05   1.60e-05   6.28e-08   3.12e-05 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.51e-05   1.60e-05   6.28e-08   3.12e-05 100.0%
                          48.4%      51.4%       0.2%
