Command: pr_verify -full_check -initial ./implement/config_recon_matmul_3b_32x32_implement/patmos_top_route_design.dcp -additional ./implement/config_recon_minver_1b_32x32_import/patmos_top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 778 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andreas/t-crest/reconfig_bsc_thesis/build/nexys4ddr-recon/.Xil/Vivado-21450-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_bsc_thesis/build/nexys4ddr-recon/.Xil/Vivado-21450-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Parsing XDC File [/home/andreas/t-crest/reconfig_bsc_thesis/build/nexys4ddr-recon/.Xil/Vivado-21450-andreas-W54xEU/dcp_2/patmos_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/andreas/t-crest/reconfig_bsc_thesis/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/andreas/t-crest/reconfig_bsc_thesis/build/nexys4ddr-recon/sources/xdc/pblocks.xdc:1344]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/andreas/t-crest/reconfig_bsc_thesis/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/andreas/t-crest/reconfig_bsc_thesis/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_bsc_thesis/build/nexys4ddr-recon/.Xil/Vivado-21450-andreas-W54xEU/dcp_2/patmos_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.930 ; gain = 0.000 ; free physical = 253 ; free virtual = 9401
Restored from archive | CPU: 1.530000 secs | Memory: 24.495483 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.930 ; gain = 0.000 ; free physical = 253 ; free virtual = 9401
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
INFO: [Vivado 12-3501] pr_verify ./implement/config_recon_matmul_3b_32x32_implement/patmos_top_route_design.dcp ./implement/config_recon_minver_1b_32x32_import/patmos_top_route_design.dcp
INFO: [Netlist 29-17] Analyzing 1024 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andreas/t-crest/reconfig_bsc_thesis/build/nexys4ddr-recon/.Xil/Vivado-21450-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_bsc_thesis/build/nexys4ddr-recon/.Xil/Vivado-21450-andreas-W54xEU/dcp_2/patmos_top_early.xdc]
Parsing XDC File [/home/andreas/t-crest/reconfig_bsc_thesis/build/nexys4ddr-recon/.Xil/Vivado-21450-andreas-W54xEU/dcp_2/patmos_top.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_in' completely overrides clock 'sys_clk_pin'.
New: create_clock -period 10.000 [get_ports clk_in], [/home/andreas/t-crest/reconfig_bsc_thesis/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:56]
Previous: create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk_in], [/home/andreas/t-crest/reconfig_bsc_thesis/build/nexys4ddr-recon/sources/xdc/pblocks.xdc:1344]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/andreas/t-crest/reconfig_bsc_thesis/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/andreas/t-crest/reconfig_bsc_thesis/build/nexys4ddr-recon/sources/hdl/clk_manager/clk_manager.xdc:57]
Finished Parsing XDC File [/home/andreas/t-crest/reconfig_bsc_thesis/build/nexys4ddr-recon/.Xil/Vivado-21450-andreas-W54xEU/dcp_2/patmos_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.930 ; gain = 0.000 ; free physical = 222 ; free virtual = 9381
Restored from archive | CPU: 1.720000 secs | Memory: 27.937935 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2882.930 ; gain = 0.000 ; free physical = 222 ; free virtual = 9381
INFO: [Project 1-604] Checkpoint was created with Vivado v2016.4 (64-bit) build 1733598
INFO: [Constraints 18-1020] PR Verify Summary:
DCP1: ./implement/config_recon_matmul_3b_32x32_implement/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 83
  Number of static tiles compared           = 2499
  Number of static sites compared           = 3796
  Number of static cells compared           = 20114
  Number of static routed nodes compared    = 288559
  Number of static routed pips compared     = 269843

DCP2: ./implement/config_recon_minver_1b_32x32_import/patmos_top_route_design.dcp
  Number of reconfigurable modules compared = 1
  Number of partition pins compared         = 83
  Number of static tiles compared           = 2499
  Number of static sites compared           = 3796
  Number of static cells compared           = 20114
  Number of static routed nodes compared    = 288559
  Number of static routed pips compared     = 269843
INFO: [Vivado 12-3253] PR_VERIFY: check points ./implement/config_recon_matmul_3b_32x32_implement/patmos_top_route_design.dcp and ./implement/config_recon_minver_1b_32x32_import/patmos_top_route_design.dcp are compatible
pr_verify: Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 2882.930 ; gain = 0.000 ; free physical = 293 ; free virtual = 9372
