
*** Running vivado
    with args -log riscv_core.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_core.tcl



****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Sat Nov  8 19:49:44 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source riscv_core.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 560.547 ; gain = 159.172
Command: synth_design -top riscv_core -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Device 21-9227] Part: xc7a100tfgg484-2 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 41620
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1447.391 ; gain = 453.840
---------------------------------------------------------------------------------
WARNING: [Synth 8-10940] macro 'HOLD_VLSU_BIT' is redefined [E:/SRP/fpga2025/2025NodeX/src/rtl/core/ctrl.sv:26]
WARNING: [Synth 8-10940] macro 'HOLD_VEX_BIT' is redefined [E:/SRP/fpga2025/2025NodeX/src/rtl/core/ctrl.sv:27]
WARNING: [Synth 8-10940] macro 'HOLD_VID_BIT' is redefined [E:/SRP/fpga2025/2025NodeX/src/rtl/core/ctrl.sv:28]
WARNING: [Synth 8-10940] macro 'HOLD_PC_BIT' is redefined [E:/SRP/fpga2025/2025NodeX/src/rtl/core/ctrl.sv:29]
WARNING: [Synth 8-10940] macro 'HOLD_ENABLE' is redefined [E:/SRP/fpga2025/2025NodeX/src/rtl/core/ctrl.sv:31]
WARNING: [Synth 8-10940] macro 'HOLD_DISABLE' is redefined [E:/SRP/fpga2025/2025NodeX/src/rtl/core/ctrl.sv:32]
WARNING: [Synth 8-10940] macro 'INST_WIDTH' is redefined [E:/SRP/fpga2025/2025NodeX/src/rtl/core/pc_reg.sv:16]
WARNING: [Synth 8-10940] macro 'VLENB' is redefined [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vcsrs.sv:24]
WARNING: [Synth 8-10940] macro 'VSEW_WIDTH' is redefined [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vcsrs.sv:25]
WARNING: [Synth 8-10940] macro 'VLMUL_WIDTH' is redefined [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vcsrs.sv:26]
WARNING: [Synth 8-10940] macro 'VL_WIDTH' is redefined [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vcsrs.sv:27]
WARNING: [Synth 8-10940] macro 'HOLD_VLSU_BIT' is redefined [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:763]
WARNING: [Synth 8-10940] macro 'HOLD_VEX_BIT' is redefined [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:764]
WARNING: [Synth 8-10940] macro 'HOLD_VID_BIT' is redefined [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:765]
WARNING: [Synth 8-10940] macro 'HOLD_PC_BIT' is redefined [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:766]
WARNING: [Synth 8-10940] macro 'HOLD_ENABLE' is redefined [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:767]
WARNING: [Synth 8-10940] macro 'HOLD_DISABLE' is redefined [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:768]
WARNING: [Synth 8-6901] identifier 'extra_load_valid' is used before its declaration [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:470]
WARNING: [Synth 8-6901] identifier 'vd_addr_r' is used before its declaration [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:625]
WARNING: [Synth 8-6901] identifier 'extra_load_valid' is used before its declaration [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:642]
WARNING: [Synth 8-6901] identifier 'dense_buf_read_count' is used before its declaration [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:682]
WARNING: [Synth 8-6901] identifier 'dense_buf_read_count' is used before its declaration [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:697]
WARNING: [Synth 8-6901] identifier 'compute_load_extra' is used before its declaration [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:751]
WARNING: [Synth 8-6901] identifier 'extra_load_count' is used before its declaration [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:752]
WARNING: [Synth 8-6901] identifier 'compute_load_stationary' is used before its declaration [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:753]
WARNING: [Synth 8-6901] identifier 'compute_load_stationary_addr' is used before its declaration [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:754]
WARNING: [Synth 8-6901] identifier 'compute_cnt' is used before its declaration [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:775]
WARNING: [Synth 8-6901] identifier 'extra_load_done' is used before its declaration [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:797]
WARNING: [Synth 8-6901] identifier 'extra_load_num_ready_r' is used before its declaration [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:956]
WARNING: [Synth 8-6901] identifier 'extra_load_num_ready' is used before its declaration [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1105]
WARNING: [Synth 8-6901] identifier 'extra_load_done' is used before its declaration [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1105]
WARNING: [Synth 8-6901] identifier 'extra_load_done' is used before its declaration [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1212]
INFO: [Synth 8-11241] undeclared symbol 'clk_out1', assumed default net type 'wire' [E:/SRP/fpga2025/2025NodeX/src/rtl/riscv_core_top.sv:35]
INFO: [Synth 8-11241] undeclared symbol 'locked', assumed default net type 'wire' [E:/SRP/fpga2025/2025NodeX/src/rtl/riscv_core_top.sv:38]
INFO: [Synth 8-11241] undeclared symbol 'ex_compute_row_data_num_o', assumed default net type 'wire' [E:/SRP/fpga2025/2025NodeX/src/rtl/riscv_core_top.sv:263]
INFO: [Synth 8-11241] undeclared symbol 'ex_extra_load_num_o', assumed default net type 'wire' [E:/SRP/fpga2025/2025NodeX/src/rtl/riscv_core_top.sv:264]
INFO: [Synth 8-11241] undeclared symbol 'dma_instr_valid_o', assumed default net type 'wire' [E:/SRP/fpga2025/2025NodeX/src/rtl/riscv_core_top.sv:282]
WARNING: [Synth 8-8895] 'ex_extra_load_num_o' is already implicitly declared on line 264 [E:/SRP/fpga2025/2025NodeX/src/rtl/riscv_core_top.sv:341]
WARNING: [Synth 8-8895] 'ex_compute_row_data_num_o' is already implicitly declared on line 263 [E:/SRP/fpga2025/2025NodeX/src/rtl/riscv_core_top.sv:342]
INFO: [Synth 8-11241] undeclared symbol 'dense_buf_read_data_o', assumed default net type 'wire' [E:/SRP/fpga2025/2025NodeX/src/rtl/riscv_core_top.sv:421]
WARNING: [Synth 8-8895] 'dense_buf_read_data_o' is already implicitly declared on line 421 [E:/SRP/fpga2025/2025NodeX/src/rtl/riscv_core_top.sv:483]
WARNING: [Synth 8-6901] identifier 'external_addr_o' is used before its declaration [E:/SRP/fpga2025/2025NodeX/src/rtl/riscv_core_top.sv:138]
WARNING: [Synth 8-6901] identifier 'dense_buf_read_data_o' is used before its declaration [E:/SRP/fpga2025/2025NodeX/src/rtl/riscv_core_top.sv:300]
INFO: [Synth 8-6157] synthesizing module 'riscv_core' [E:/SRP/fpga2025/2025NodeX/src/rtl/riscv_core_top.sv:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/SRP/fpga2025/2025NodeX/project/backup_16x16/backup_16x16.runs/synth_1/.Xil/Vivado-48576-EggRoll/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [E:/SRP/fpga2025/2025NodeX/project/backup_16x16/backup_16x16.runs/synth_1/.Xil/Vivado-48576-EggRoll/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/pc_reg.sv:3]
	Parameter PC_INIT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (0#1) [E:/SRP/fpga2025/2025NodeX/src/rtl/core/pc_reg.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/ctrl.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (0#1) [E:/SRP/fpga2025/2025NodeX/src/rtl/core/ctrl.sv:8]
INFO: [Synth 8-6157] synthesizing module 'vcsrs' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vcsrs.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'vcsrs' (0#1) [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vcsrs.sv:6]
INFO: [Synth 8-6157] synthesizing module 'if_id' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/if_id.sv:6]
INFO: [Synth 8-6157] synthesizing module 'gen_pipe_dff' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/if_id.sv:45]
	Parameter DW bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_pipe_dff' (0#1) [E:/SRP/fpga2025/2025NodeX/src/rtl/core/if_id.sv:45]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (0#1) [E:/SRP/fpga2025/2025NodeX/src/rtl/core/if_id.sv:6]
INFO: [Synth 8-6157] synthesizing module 'vid' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:4]
WARNING: [Synth 8-6090] variable 'next_state' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:475]
WARNING: [Synth 8-6090] variable 'next_state' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:480]
WARNING: [Synth 8-6090] variable 'next_state' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:484]
WARNING: [Synth 8-6090] variable 'next_state' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:488]
WARNING: [Synth 8-6090] variable 'next_state' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:491]
WARNING: [Synth 8-6090] variable 'next_state' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:494]
WARNING: [Synth 8-6090] variable 'next_state' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:533]
WARNING: [Synth 8-6090] variable 'next_state' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:537]
WARNING: [Synth 8-6090] variable 'next_state' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:541]
WARNING: [Synth 8-6090] variable 'next_state' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:545]
INFO: [Synth 8-155] case statement is not full and has no default [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:454]
WARNING: [Synth 8-6090] variable 'load_index_o' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:976]
WARNING: [Synth 8-6090] variable 'dense_buf_read_en_o_tag' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1039]
WARNING: [Synth 8-6090] variable 'dma_store_en' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1062]
WARNING: [Synth 8-6090] variable 'dma_store_en' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1074]
WARNING: [Synth 8-6090] variable 'vlsu_load_o' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1076]
WARNING: [Synth 8-6090] variable 'vlsu_load_o' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1078]
WARNING: [Synth 8-6090] variable 'dma_store_en' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1088]
WARNING: [Synth 8-6090] variable 'dense_buf_read_en_o' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1110]
WARNING: [Synth 8-6090] variable 'load_index_o' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1120]
WARNING: [Synth 8-6090] variable 'dma_store_en' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1126]
WARNING: [Synth 8-6090] variable 'vlsu_load_o' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1128]
WARNING: [Synth 8-6090] variable 'vlsu_load_o' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1131]
WARNING: [Synth 8-6090] variable 'dma_store_en' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1140]
WARNING: [Synth 8-6090] variable 'dma_store_en' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1143]
WARNING: [Synth 8-6090] variable 'dense_buf_read_en_o' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1155]
WARNING: [Synth 8-6090] variable 'dense_buf_read_addr_o' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1157]
WARNING: [Synth 8-6090] variable 'dense_buf_read_addr_o' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1159]
INFO: [Synth 8-155] case statement is not full and has no default [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1052]
INFO: [Synth 8-155] case statement is not full and has no default [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1050]
WARNING: [Synth 8-6090] variable 'dma_store_en' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1188]
INFO: [Synth 8-6155] done synthesizing module 'vid' (0#1) [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:4]
INFO: [Synth 8-6157] synthesizing module 'vrf' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vrf.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'vrf' (0#1) [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vrf.sv:11]
WARNING: [Synth 8-689] width (5) of port connection 'vs1_addr_i' does not match port width (4) of module 'vrf' [E:/SRP/fpga2025/2025NodeX/src/rtl/riscv_core_top.sv:325]
WARNING: [Synth 8-689] width (5) of port connection 'vs2_addr_i' does not match port width (4) of module 'vrf' [E:/SRP/fpga2025/2025NodeX/src/rtl/riscv_core_top.sv:326]
WARNING: [Synth 8-689] width (5) of port connection 'vd_addr_i' does not match port width (4) of module 'vrf' [E:/SRP/fpga2025/2025NodeX/src/rtl/riscv_core_top.sv:327]
INFO: [Synth 8-6157] synthesizing module 'vex' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:10]
INFO: [Synth 8-6157] synthesizing module 'lane' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:876]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'lane' (0#1) [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:876]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:403]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:407]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:403]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:407]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:403]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:407]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:403]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:407]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:403]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:407]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:403]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:407]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:403]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:407]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:403]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:407]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:403]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:407]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:403]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:407]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:403]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:407]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:403]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:407]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:403]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:407]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:403]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:407]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:403]
WARNING: [Synth 8-6090] variable 'spmm_row_index' is written by both blocking and non-blocking assignments, entire logic could be removed [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:407]
INFO: [Synth 8-6155] done synthesizing module 'vex' (0#1) [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:10]
WARNING: [Synth 8-689] width (32) of port connection 'csr_write' does not match port width (1) of module 'vex' [E:/SRP/fpga2025/2025NodeX/src/rtl/riscv_core_top.sv:370]
INFO: [Synth 8-6157] synthesizing module 'vlsu' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vlsu.sv:6]
INFO: [Synth 8-6157] synthesizing module 'temporary_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vlsu.sv:457]
INFO: [Synth 8-155] case statement is not full and has no default [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vlsu.sv:531]
INFO: [Synth 8-155] case statement is not full and has no default [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vlsu.sv:547]
INFO: [Synth 8-6155] done synthesizing module 'temporary_reg' (0#1) [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vlsu.sv:457]
INFO: [Synth 8-155] case statement is not full and has no default [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vlsu.sv:380]
INFO: [Synth 8-6155] done synthesizing module 'vlsu' (0#1) [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vlsu.sv:6]
INFO: [Synth 8-6157] synthesizing module 'sparse_buf' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/sparse_buf.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'sparse_buf' (0#1) [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/sparse_buf.sv:4]
INFO: [Synth 8-6157] synthesizing module 'dma' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/csr_dma.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'dma' (0#1) [E:/SRP/fpga2025/2025NodeX/src/rtl/core/csr_dma.sv:11]
WARNING: [Synth 8-7071] port 'dma_done_o' of module 'dma' is unconnected for instance 'u_csr_dma' [E:/SRP/fpga2025/2025NodeX/src/rtl/riscv_core_top.sv:445]
WARNING: [Synth 8-7023] instance 'u_csr_dma' of module 'dma' has 20 connections declared, but only 19 given [E:/SRP/fpga2025/2025NodeX/src/rtl/riscv_core_top.sv:445]
INFO: [Synth 8-6157] synthesizing module 'dense_buf' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'dense_buf' (0#1) [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'riscv_core' (0#1) [E:/SRP/fpga2025/2025NodeX/src/rtl/riscv_core_top.sv:5]
WARNING: [Synth 8-6014] Unused sequential element csrs_reg[2] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vcsrs.sv:44]
WARNING: [Synth 8-6014] Unused sequential element compute_load_finish_reg was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:770]
WARNING: [Synth 8-7137] Register scalar_operand_ready_reg in module vid has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:228]
WARNING: [Synth 8-7137] Register compute_valid_reg in module vid has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:796]
WARNING: [Synth 8-7137] Register dense_buf_data_source_o_reg in module vid has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:854]
WARNING: [Synth 8-87] always_comb on 'funct6_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:106]
WARNING: [Synth 8-87] always_comb on 'rs2_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:107]
WARNING: [Synth 8-87] always_comb on 'rs1_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:108]
WARNING: [Synth 8-87] always_comb on 'funct3_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:109]
WARNING: [Synth 8-87] always_comb on 'rd_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:110]
WARNING: [Synth 8-87] always_comb on 'opcode_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:111]
WARNING: [Synth 8-87] always_comb on 'hold_req_o_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:459]
WARNING: [Synth 8-87] always_comb on 'core_activate_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:460]
WARNING: [Synth 8-87] always_comb on 'vs2_addr_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:752]
WARNING: [Synth 8-87] always_comb on 'compute_load_extra_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:818]
WARNING: [Synth 8-87] always_comb on 'compute_load_stationary_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:819]
WARNING: [Synth 8-87] always_comb on 'compute_load_stationary_addr_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:820]
WARNING: [Synth 8-87] always_comb on 'dma_instr_valid_o_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:922]
WARNING: [Synth 8-87] always_comb on 'sparse_load_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:927]
WARNING: [Synth 8-87] always_comb on 'dma_store_en_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:929]
WARNING: [Synth 8-87] always_comb on 'dma_max_data_cnt_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:930]
WARNING: [Synth 8-87] always_comb on 'dense_buf_read_addr_o_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:958]
WARNING: [Synth 8-87] always_comb on 'dense_buf_write_addr_o_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:978]
WARNING: [Synth 8-87] always_comb on 'sparse_write_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1058]
WARNING: [Synth 8-6014] Unused sequential element rd_tep_reg was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:634]
WARNING: [Synth 8-3848] Net instr_o in module/entity vid does not have driver. [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:6]
WARNING: [Synth 8-3848] Net dma_buf_store_o in module/entity vid does not have driver. [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:77]
WARNING: [Synth 8-6014] Unused sequential element current_write_addr_reg was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vrf.sv:221]
WARNING: [Synth 8-6014] Unused sequential element element_base_idx_reg was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vrf.sv:231]
WARNING: [Synth 8-6014] Unused sequential element element_idx_of_lane_reg was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vrf.sv:232]
WARNING: [Synth 8-6014] Unused sequential element write_data_for_lane_reg was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vrf.sv:246]
WARNING: [Synth 8-6014] Unused sequential element current_reg_value_reg was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vrf.sv:248]
WARNING: [Synth 8-6014] Unused sequential element next_reg_value_reg was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vrf.sv:250]
WARNING: [Synth 8-6014] Unused sequential element spmm_row_data_buf_reg[0] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:335]
WARNING: [Synth 8-6014] Unused sequential element spmm_row_data_buf_reg[1] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:335]
WARNING: [Synth 8-6014] Unused sequential element spmm_row_data_buf_reg[2] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:335]
WARNING: [Synth 8-6014] Unused sequential element spmm_row_data_buf_reg[3] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:335]
WARNING: [Synth 8-6014] Unused sequential element spmm_row_data_buf_reg[4] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:335]
WARNING: [Synth 8-6014] Unused sequential element spmm_row_data_buf_reg[5] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:335]
WARNING: [Synth 8-6014] Unused sequential element spmm_row_data_buf_reg[6] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:335]
WARNING: [Synth 8-6014] Unused sequential element spmm_row_data_buf_reg[7] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:335]
WARNING: [Synth 8-6014] Unused sequential element spmm_row_data_buf_reg[8] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:335]
WARNING: [Synth 8-6014] Unused sequential element spmm_row_data_buf_reg[9] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:335]
WARNING: [Synth 8-6014] Unused sequential element spmm_row_data_buf_reg[10] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:335]
WARNING: [Synth 8-6014] Unused sequential element spmm_row_data_buf_reg[11] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:335]
WARNING: [Synth 8-6014] Unused sequential element spmm_row_data_buf_reg[12] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:335]
WARNING: [Synth 8-6014] Unused sequential element spmm_row_data_buf_reg[13] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:335]
WARNING: [Synth 8-6014] Unused sequential element spmm_row_data_buf_reg[14] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:335]
WARNING: [Synth 8-6014] Unused sequential element spmm_row_data_buf_reg[15] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:335]
WARNING: [Synth 8-6014] Unused sequential element load_done_reg was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:508]
WARNING: [Synth 8-6014] Unused sequential element accum_reg_reg[0] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:776]
WARNING: [Synth 8-6014] Unused sequential element accum_reg_reg[1] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:776]
WARNING: [Synth 8-6014] Unused sequential element accum_reg_reg[2] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:776]
WARNING: [Synth 8-6014] Unused sequential element accum_reg_reg[3] was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:776]
WARNING: [Synth 8-6014] Unused sequential element final_accum_value_reg_reg was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:780]
WARNING: [Synth 8-7137] Register cal_stationary_done_reg in module vex has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:483]
WARNING: [Synth 8-87] always_comb on 'spmm_data_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:170]
WARNING: [Synth 8-87] always_comb on 'spmm_indices_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:171]
WARNING: [Synth 8-87] always_comb on 'spmm_index_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:172]
WARNING: [Synth 8-87] always_comb on 'vs1_data_reg[0]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-87] always_comb on 'vs1_data_reg[1]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-87] always_comb on 'vs1_data_reg[2]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-87] always_comb on 'vs1_data_reg[3]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-87] always_comb on 'vs1_data_reg[4]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-87] always_comb on 'vs1_data_reg[5]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-87] always_comb on 'vs1_data_reg[6]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-87] always_comb on 'vs1_data_reg[7]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-87] always_comb on 'vs1_data_reg[8]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-87] always_comb on 'vs1_data_reg[9]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-87] always_comb on 'vs1_data_reg[10]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-87] always_comb on 'vs1_data_reg[11]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-87] always_comb on 'vs1_data_reg[12]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-87] always_comb on 'vs1_data_reg[13]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-87] always_comb on 'vs1_data_reg[14]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-87] always_comb on 'vs1_data_reg[15]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-87] always_comb on 'buf_load_en_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:225]
WARNING: [Synth 8-87] always_comb on 'spmm_row_data_num_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:282]
WARNING: [Synth 8-87] always_comb on 'next_state_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:296]
WARNING: [Synth 8-87] always_comb on 'index_cal_done_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:298]
WARNING: [Synth 8-87] always_comb on 'top_rows_reg[0]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:455]
WARNING: [Synth 8-87] always_comb on 'top_rows_reg[1]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:455]
WARNING: [Synth 8-87] always_comb on 'top_rows_reg[2]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:455]
WARNING: [Synth 8-87] always_comb on 'top_rows_reg[3]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:455]
WARNING: [Synth 8-87] always_comb on 'sorted_top_rows_reg[0]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:467]
WARNING: [Synth 8-87] always_comb on 'sorted_top_rows_reg[1]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:467]
WARNING: [Synth 8-87] always_comb on 'sorted_top_rows_reg[2]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:467]
WARNING: [Synth 8-87] always_comb on 'sorted_top_rows_reg[3]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:467]
WARNING: [Synth 8-87] always_comb on 'compute_row_data_num_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:574]
WARNING: [Synth 8-87] always_comb on 'row_index_r_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:576]
WARNING: [Synth 8-87] always_comb on 'index_ready_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:575]
WARNING: [Synth 8-87] always_comb on 'extra_load_num_r_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:607]
WARNING: [Synth 8-87] always_comb on 'extra_rows_id_reg[0]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:623]
WARNING: [Synth 8-87] always_comb on 'extra_rows_id_reg[1]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:623]
WARNING: [Synth 8-87] always_comb on 'extra_rows_id_reg[2]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:623]
WARNING: [Synth 8-87] always_comb on 'extra_rows_id_reg[3]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:623]
WARNING: [Synth 8-87] always_comb on 'extra_rows_id_reg[4]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:623]
WARNING: [Synth 8-87] always_comb on 'extra_rows_id_reg[5]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:623]
WARNING: [Synth 8-87] always_comb on 'extra_rows_id_reg[6]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:623]
WARNING: [Synth 8-87] always_comb on 'extra_rows_id_reg[7]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:623]
WARNING: [Synth 8-87] always_comb on 'compute_rows_id_reg[0]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:640]
WARNING: [Synth 8-87] always_comb on 'compute_rows_id_reg[1]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:640]
WARNING: [Synth 8-87] always_comb on 'compute_rows_id_reg[2]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:640]
WARNING: [Synth 8-87] always_comb on 'compute_rows_id_reg[3]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:640]
WARNING: [Synth 8-87] always_comb on 'compute_rows_id_reg[4]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:640]
WARNING: [Synth 8-87] always_comb on 'compute_rows_id_reg[5]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:640]
WARNING: [Synth 8-87] always_comb on 'compute_rows_id_reg[6]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:640]
WARNING: [Synth 8-87] always_comb on 'compute_rows_id_reg[7]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:640]
WARNING: [Synth 8-6014] Unused sequential element load_cycles_cnt_reg was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vlsu.sv:235]
WARNING: [Synth 8-6014] Unused sequential element dma_en_r_reg was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/csr_dma.sv:60]
WARNING: [Synth 8-6014] Unused sequential element dma_en_r_r_reg was removed.  [E:/SRP/fpga2025/2025NodeX/src/rtl/core/csr_dma.sv:61]
WARNING: [Synth 8-87] always_comb on 'sparse_store_done_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/csr_dma.sv:138]
WARNING: [Synth 8-87] always_comb on 'dma_done_o_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/csr_dma.sv:197]
WARNING: [Synth 8-87] always_comb on 'load_data_o_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/csr_dma.sv:226]
WARNING: [Synth 8-87] always_comb on 'write_data_o_reg' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/core/csr_dma.sv:236]
WARNING: [Synth 8-87] always_comb on 'mem_reg[0]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[1]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[2]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[3]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[4]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[5]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[6]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[7]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[8]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[9]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[10]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[11]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[12]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[13]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[14]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[15]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[16]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[17]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[18]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[19]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[20]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[21]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[22]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[23]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[24]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-87] always_comb on 'mem_reg[25]' did not result in combinational logic [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
INFO: [Common 17-14] Message 'Synth 8-87' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port clk in module dense_buf is either unconnected or has no load
WARNING: [Synth 8-7129] Port buf_load_en in module dma is either unconnected or has no load
WARNING: [Synth 8-7129] Port vlsu_en_i in module vlsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_gnt_i in module vlsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port stride_data_i[11] in module vlsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port stride_data_i[10] in module vlsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port reduction in module vlsu is either unconnected or has no load
WARNING: [Synth 8-7129] Port vrf_write in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[31] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[30] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[29] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[28] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[27] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[26] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[25] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[24] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[23] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[22] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[21] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[20] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[19] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[18] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[17] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[16] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[15] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[14] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[13] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[12] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[11] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[10] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[9] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[8] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[7] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[6] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[5] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[4] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[3] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[2] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[1] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port scalar_operand[0] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm_operand[4] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm_operand[3] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm_operand[2] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm_operand[1] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port imm_operand[0] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port cycle_count[3] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port cycle_count[2] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port cycle_count[1] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port cycle_count[0] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_cycle_cnt[3] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_cycle_cnt[2] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_cycle_cnt[1] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port max_cycle_cnt[0] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port vl[7] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port vl[6] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port vl[5] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port vl[4] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port vl[3] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port vl[2] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port vl[1] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port vl[0] in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port nib_hold_i in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port csr_write in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_store_done in module vex is either unconnected or has no load
WARNING: [Synth 8-7129] Port vlmul[1] in module vrf is either unconnected or has no load
WARNING: [Synth 8-7129] Port vlmul[0] in module vrf is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[31] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[30] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[29] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[28] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[27] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[26] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[25] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[24] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[23] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[22] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[21] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[20] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[19] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[18] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[17] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[16] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[15] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[14] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[13] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[12] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[11] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[10] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[9] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[8] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[7] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[6] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[5] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[4] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[3] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[2] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[1] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port instr_o[0] in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port dma_buf_store_o in module vid is either unconnected or has no load
WARNING: [Synth 8-7129] Port vl[1] in module vid is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1677.328 ; gain = 683.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1677.328 ; gain = 683.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1677.328 ; gain = 683.777
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.189 . Memory (MB): peak = 1677.328 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/SRP/fpga2025/2025NodeX/project/backup_16x16/backup_16x16.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Finished Parsing XDC File [e:/SRP/fpga2025/2025NodeX/project/backup_16x16/backup_16x16.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'instance_name'
Parsing XDC File [E:/SRP/fpga2025/2025NodeX/project/backup_16x16/backup_16x16.srcs/constrs_2/new/fpga2025.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'clk_main' completely overrides clock 'clk'.
New: create_clock -period 20.000 -name clk_main -waveform {0.000 10.000} [get_ports clk], [E:/SRP/fpga2025/2025NodeX/project/backup_16x16/backup_16x16.srcs/constrs_2/new/fpga2025.xdc:1]
Previous: create_clock -period 20.000 [get_ports clk], [e:/SRP/fpga2025/2025NodeX/project/backup_16x16/backup_16x16.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc:1]
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Finished Parsing XDC File [E:/SRP/fpga2025/2025NodeX/project/backup_16x16/backup_16x16.srcs/constrs_2/new/fpga2025.xdc]
Parsing XDC File [E:/SRP/fpga2025/2025NodeX/project/backup_16x16/backup_16x16.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/SRP/fpga2025/2025NodeX/project/backup_16x16/backup_16x16.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1780.629 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1780.629 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1780.629 ; gain = 787.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1780.629 ; gain = 787.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  e:/SRP/fpga2025/2025NodeX/project/backup_16x16/backup_16x16.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  e:/SRP/fpga2025/2025NodeX/project/backup_16x16/backup_16x16.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for instance_name. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1780.629 ; gain = 787.078
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'vlsu'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dma'
WARNING: [Synth 8-327] inferring latch for variable 'opcode_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:111]
WARNING: [Synth 8-327] inferring latch for variable 'funct6_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:106]
WARNING: [Synth 8-327] inferring latch for variable 'dma_instr_valid_o_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:922]
WARNING: [Synth 8-327] inferring latch for variable 'funct3_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:109]
WARNING: [Synth 8-327] inferring latch for variable 'rs1_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:108]
WARNING: [Synth 8-327] inferring latch for variable 'vs2_addr_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:752]
WARNING: [Synth 8-327] inferring latch for variable 'rd_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:110]
WARNING: [Synth 8-327] inferring latch for variable 'core_activate_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:460]
WARNING: [Synth 8-327] inferring latch for variable 'compute_load_stationary_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:819]
WARNING: [Synth 8-327] inferring latch for variable 'compute_load_extra_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:818]
WARNING: [Synth 8-327] inferring latch for variable 'hold_req_o_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:459]
WARNING: [Synth 8-327] inferring latch for variable 'sparse_write_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:1058]
WARNING: [Synth 8-327] inferring latch for variable 'sparse_load_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:927]
WARNING: [Synth 8-327] inferring latch for variable 'dense_buf_read_addr_o_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:958]
WARNING: [Synth 8-327] inferring latch for variable 'dense_buf_write_addr_o_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:978]
WARNING: [Synth 8-327] inferring latch for variable 'dma_max_data_cnt_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:930]
WARNING: [Synth 8-327] inferring latch for variable 'dma_store_en_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:929]
WARNING: [Synth 8-327] inferring latch for variable 'compute_load_stationary_addr_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:820]
WARNING: [Synth 8-327] inferring latch for variable 'rs2_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vid.sv:107]
WARNING: [Synth 8-327] inferring latch for variable 'compute_row_data_num_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:574]
WARNING: [Synth 8-327] inferring latch for variable 'row_index_r_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:576]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:296]
WARNING: [Synth 8-327] inferring latch for variable 'index_ready_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:575]
WARNING: [Synth 8-327] inferring latch for variable 'index_cal_done_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:298]
WARNING: [Synth 8-327] inferring latch for variable 'compute_rows_id_reg[0]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:640]
WARNING: [Synth 8-327] inferring latch for variable 'compute_rows_id_reg[1]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:640]
WARNING: [Synth 8-327] inferring latch for variable 'compute_rows_id_reg[2]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:640]
WARNING: [Synth 8-327] inferring latch for variable 'compute_rows_id_reg[3]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:640]
WARNING: [Synth 8-327] inferring latch for variable 'compute_rows_id_reg[4]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:640]
WARNING: [Synth 8-327] inferring latch for variable 'compute_rows_id_reg[5]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:640]
WARNING: [Synth 8-327] inferring latch for variable 'compute_rows_id_reg[6]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:640]
WARNING: [Synth 8-327] inferring latch for variable 'compute_rows_id_reg[7]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:640]
WARNING: [Synth 8-327] inferring latch for variable 'extra_rows_id_reg[0]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:623]
WARNING: [Synth 8-327] inferring latch for variable 'extra_rows_id_reg[1]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:623]
WARNING: [Synth 8-327] inferring latch for variable 'extra_rows_id_reg[2]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:623]
WARNING: [Synth 8-327] inferring latch for variable 'extra_rows_id_reg[3]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:623]
WARNING: [Synth 8-327] inferring latch for variable 'extra_rows_id_reg[4]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:623]
WARNING: [Synth 8-327] inferring latch for variable 'extra_rows_id_reg[5]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:623]
WARNING: [Synth 8-327] inferring latch for variable 'extra_rows_id_reg[6]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:623]
WARNING: [Synth 8-327] inferring latch for variable 'extra_rows_id_reg[7]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:623]
WARNING: [Synth 8-327] inferring latch for variable 'top_rows_reg[3]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:455]
WARNING: [Synth 8-327] inferring latch for variable 'top_rows_reg[2]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:455]
WARNING: [Synth 8-327] inferring latch for variable 'top_rows_reg[1]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:455]
WARNING: [Synth 8-327] inferring latch for variable 'top_rows_reg[0]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:455]
WARNING: [Synth 8-327] inferring latch for variable 'extra_load_num_r_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:607]
WARNING: [Synth 8-327] inferring latch for variable 'sorted_top_rows_reg[0]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:467]
WARNING: [Synth 8-327] inferring latch for variable 'sorted_top_rows_reg[1]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:467]
WARNING: [Synth 8-327] inferring latch for variable 'sorted_top_rows_reg[2]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:467]
WARNING: [Synth 8-327] inferring latch for variable 'sorted_top_rows_reg[3]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:467]
WARNING: [Synth 8-327] inferring latch for variable 'buf_load_en_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:225]
WARNING: [Synth 8-327] inferring latch for variable 'spmm_data_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:170]
WARNING: [Synth 8-327] inferring latch for variable 'vs1_data_reg[0]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-327] inferring latch for variable 'vs1_data_reg[1]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-327] inferring latch for variable 'vs1_data_reg[2]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-327] inferring latch for variable 'vs1_data_reg[3]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-327] inferring latch for variable 'vs1_data_reg[4]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-327] inferring latch for variable 'vs1_data_reg[5]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-327] inferring latch for variable 'vs1_data_reg[6]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-327] inferring latch for variable 'vs1_data_reg[7]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-327] inferring latch for variable 'vs1_data_reg[8]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-327] inferring latch for variable 'vs1_data_reg[9]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-327] inferring latch for variable 'vs1_data_reg[10]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-327] inferring latch for variable 'vs1_data_reg[11]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-327] inferring latch for variable 'vs1_data_reg[12]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-327] inferring latch for variable 'vs1_data_reg[13]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-327] inferring latch for variable 'vs1_data_reg[14]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-327] inferring latch for variable 'vs1_data_reg[15]' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:189]
WARNING: [Synth 8-327] inferring latch for variable 'spmm_row_data_num_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:282]
WARNING: [Synth 8-327] inferring latch for variable 'spmm_indices_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:171]
WARNING: [Synth 8-327] inferring latch for variable 'spmm_index_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/vex.sv:172]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                          0000001 |                              000
              LOAD_CYCLE |                          0000010 |                              010
              LOAD_FINAL |                          0000100 |                              100
               LOAD_WAIT |                          0001000 |                              011
             STORE_CYCLE |                          0010000 |                              101
              STORE_WAIT |                          0100000 |                              110
             STORE_FINAL |                          1000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'vlsu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
              READ_START |                              001 |                              001
               READ_DATA |                              010 |                              010
               READ_DONE |                              011 |                              011
             WRITE_START |                              100 |                              100
              WRITE_DATA |                              101 |                              101
              WRITE_DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dma'
WARNING: [Synth 8-327] inferring latch for variable 'sparse_store_done_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/csr_dma.sv:138]
WARNING: [Synth 8-327] inferring latch for variable 'load_data_o_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/csr_dma.sv:226]
WARNING: [Synth 8-327] inferring latch for variable 'dma_done_o_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/csr_dma.sv:197]
WARNING: [Synth 8-327] inferring latch for variable 'write_data_o_reg' [E:/SRP/fpga2025/2025NodeX/src/rtl/core/csr_dma.sv:236]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[0]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[1]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[2]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[3]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[4]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[5]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[6]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[7]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[8]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[9]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[10]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[11]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[12]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[13]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[14]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[15]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[16]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[17]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[18]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[19]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[20]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[21]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[22]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[23]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[24]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[25]' [E:/SRP/fpga2025/2025NodeX/src/rtl/utils/dense_buffer.sv:27]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1780.629 ; gain = 787.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 27    
	   2 Input    8 Bit       Adders := 19    
	   3 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 5     
	  16 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 52    
	   3 Input    5 Bit       Adders := 1     
	  16 Input    5 Bit       Adders := 16    
	  17 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 20    
	   2 Input    3 Bit       Adders := 11    
	   4 Input    3 Bit       Adders := 4     
+---Registers : 
	             1120 Bit    Registers := 1     
	               32 Bit    Registers := 60    
	               16 Bit    Registers := 20    
	                8 Bit    Registers := 39    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input 1120 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 10    
	   3 Input  128 Bit        Muxes := 1     
	   4 Input  128 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 43    
	   4 Input   32 Bit        Muxes := 12    
	   2 Input   17 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 40    
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 3     
	   2 Input   14 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 4     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 177   
	   4 Input    8 Bit        Muxes := 4     
	   3 Input    8 Bit        Muxes := 32    
	   8 Input    8 Bit        Muxes := 3     
	   5 Input    8 Bit        Muxes := 5     
	   2 Input    7 Bit        Muxes := 13    
	   7 Input    7 Bit        Muxes := 2     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 16    
	   8 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 268   
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 402   
	   3 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 107   
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 28    
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 559   
	   3 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 23    
	   8 Input    1 Bit        Muxes := 21    
	   5 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[136]' (LDC) to 'spmm_index_reg[137]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[141]' (LDC) to 'spmm_index_reg[137]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[142]' (LDC) to 'spmm_index_reg[137]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[143]' (LDC) to 'spmm_index_reg[137]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[149]' (LDC) to 'spmm_index_reg[137]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[150]' (LDC) to 'spmm_index_reg[137]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[151]' (LDC) to 'spmm_index_reg[137]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[157]' (LDC) to 'spmm_index_reg[137]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[158]' (LDC) to 'spmm_index_reg[137]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[159]' (LDC) to 'spmm_index_reg[137]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[137]' (LDC) to 'spmm_index_reg[138]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[138]' (LDC) to 'spmm_index_reg[139]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[139]' (LDC) to 'spmm_index_reg[140]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[140]' (LDC) to 'spmm_index_reg[144]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[144]' (LDC) to 'spmm_index_reg[145]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[145]' (LDC) to 'spmm_index_reg[146]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[146]' (LDC) to 'spmm_index_reg[147]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[147]' (LDC) to 'spmm_index_reg[148]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[148]' (LDC) to 'spmm_index_reg[152]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[152]' (LDC) to 'spmm_index_reg[153]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[153]' (LDC) to 'spmm_index_reg[154]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[154]' (LDC) to 'spmm_index_reg[155]'
INFO: [Synth 8-3886] merging instance 'spmm_index_reg[155]' (LDC) to 'spmm_index_reg[156]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\spmm_index_reg[156] )
WARNING: [Synth 8-3917] design vex__GB2 has port P[2] driven by constant 0
WARNING: [Synth 8-3917] design vex__GB2 has port P[1] driven by constant 0
WARNING: [Synth 8-3917] design vex__GB2 has port P[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'store_data_count_reg[6]' (FDCE) to 'store_data_count_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\store_data_count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\next_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\hold_req_o_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vid/\compute_load_stationary_addr_reg[2] )
INFO: [Synth 8-3886] merging instance 'u_vid/dense_read_addr_reg[5]' (FDC) to 'u_vid/vs3_addr_src_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_vlsu/tr/byte_enable_reg_reg[3]' (FDCE) to 'u_vlsu/tr/byte_enable_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_vlsu/tr/byte_enable_reg_reg[1]' (FDCE) to 'u_vlsu/tr/byte_enable_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_vlsu/tr/byte_enable_reg_reg[0]' (FDCE) to 'u_vlsu/tr/byte_enable_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_vid/hold_req_o_reg[1]' (LD) to 'u_vid/hold_req_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_vid/hold_req_o_reg[2]' (LD) to 'u_vid/hold_req_o_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vid/\hold_req_o_reg[3] )
INFO: [Synth 8-3886] merging instance 'u_vid/vs3_addr_src_reg[0]' (FDC) to 'u_vid/vs3_addr_src_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vid/\vs3_addr_src_reg[1] )
INFO: [Synth 8-3886] merging instance 'u_vid/dma_max_data_cnt_reg[6]' (LD) to 'u_vid/dma_max_data_cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_vid/dma_max_data_cnt_reg[7]' (LD) to 'u_vid/dma_max_data_cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_vid/dma_max_data_cnt_reg[3]' (LD) to 'u_vid/dma_max_data_cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_vid/dma_max_data_cnt_reg[4]' (LD) to 'u_vid/dma_max_data_cnt_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_vid/dma_max_data_cnt_reg[5]' (LD) to 'u_vid/dma_max_data_cnt_reg[0]'
INFO: [Synth 8-3886] merging instance 'u_vid/dma_max_data_cnt_reg[0]' (LD) to 'u_vid/dma_max_data_cnt_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vid/\dma_max_data_cnt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vid/\dense_buf_data_source_o_reg[1] )
WARNING: [Synth 8-3332] Sequential element (rs1_reg[4]) is unused and will be removed from module vid.
WARNING: [Synth 8-3332] Sequential element (vs2_addr_reg[4]) is unused and will be removed from module vid.
WARNING: [Synth 8-3332] Sequential element (hold_req_o_reg[3]) is unused and will be removed from module vid.
WARNING: [Synth 8-3332] Sequential element (sparse_write_reg) is unused and will be removed from module vid.
WARNING: [Synth 8-3332] Sequential element (dma_max_data_cnt_reg[2]) is unused and will be removed from module vid.
WARNING: [Synth 8-3332] Sequential element (compute_load_stationary_addr_reg[2]) is unused and will be removed from module vid.
WARNING: [Synth 8-3332] Sequential element (rs2_reg[4]) is unused and will be removed from module vid.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_vid/compute_valid_reg_LDC)
WARNING: [Synth 8-3332] Sequential element (compute_valid_reg_LDC) is unused and will be removed from module vid.
WARNING: [Synth 8-3332] Sequential element (compute_valid_reg_C) is unused and will be removed from module vid.
INFO: [Synth 8-5544] ROM "u_vcsrs/per_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_vrf/reached_write_max_reg)
INFO: [Synth 8-3886] merging instance 'u_sparse_buf/store_data_count_reg[6]' (FDCE) to 'u_sparse_buf/store_data_count_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_sparse_buf/\store_data_count_reg[7] )
INFO: [Synth 8-3886] merging instance 'u_sparse_buf/load_data_count_reg[6]' (FDCE) to 'u_sparse_buf/load_data_count_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_sparse_buf/\load_data_count_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\u_pc_reg/pc_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\u_pc_reg/pc_reg_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:01:47 . Memory (MB): peak = 1780.629 ; gain = 787.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:51 . Memory (MB): peak = 1780.629 ; gain = 787.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:02:20 . Memory (MB): peak = 2089.723 ; gain = 1096.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:43 ; elapsed = 00:02:31 . Memory (MB): peak = 2089.723 ; gain = 1096.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:48 ; elapsed = 00:02:37 . Memory (MB): peak = 2089.723 ; gain = 1096.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:49 ; elapsed = 00:02:37 . Memory (MB): peak = 2089.723 ; gain = 1096.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:50 ; elapsed = 00:02:39 . Memory (MB): peak = 2089.723 ; gain = 1096.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:50 ; elapsed = 00:02:39 . Memory (MB): peak = 2089.723 ; gain = 1096.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:51 ; elapsed = 00:02:40 . Memory (MB): peak = 2089.723 ; gain = 1096.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:51 ; elapsed = 00:02:40 . Memory (MB): peak = 2089.723 ; gain = 1096.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |BUFG    |    12|
|3     |CARRY4  |   376|
|4     |LUT1    |    60|
|5     |LUT2    |   910|
|6     |LUT3    |   624|
|7     |LUT4    |  1703|
|8     |LUT5    |  2446|
|9     |LUT6    | 10627|
|10    |MUXF7   |  1314|
|11    |MUXF8   |   333|
|12    |FDCE    |  4761|
|13    |FDPE    |     5|
|14    |FDRE    |     5|
|15    |LD      |   155|
|16    |LDC     |  8932|
|17    |LDCP    |     1|
|18    |LDP     |     1|
|19    |IBUF    |    95|
|20    |OBUF    |   101|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:02:40 . Memory (MB): peak = 2089.723 ; gain = 1096.172
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 190 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:38 ; elapsed = 00:02:37 . Memory (MB): peak = 2089.723 ; gain = 992.871
Synthesis Optimization Complete : Time (s): cpu = 00:01:51 ; elapsed = 00:02:41 . Memory (MB): peak = 2089.723 ; gain = 1096.172
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.217 . Memory (MB): peak = 2089.723 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 29 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2089.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9089 instances were transformed.
  LD => LDCE: 126 instances
  LD => LDCE (inverted pins: G): 29 instances
  LDC => LDCE: 8932 instances
  LDCP => LDCP (GND, LDCE, LUT3(x2), VCC): 1 instance 
  LDP => LDPE: 1 instance 

Synth Design complete | Checksum: 433fa61
INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 453 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:59 ; elapsed = 00:02:51 . Memory (MB): peak = 2089.723 ; gain = 1515.723
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2089.723 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/SRP/fpga2025/2025NodeX/project/backup_16x16/backup_16x16.runs/synth_1/riscv_core.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file riscv_core_utilization_synth.rpt -pb riscv_core_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 19:52:51 2025...
