## presynthesis simulation of vsdbabysoc

steps

step1: creating a directorv for the vsdbabysoc and cloning the git file

![Simulation Flow Diagram](1.png)

step2: creating a python virtual environment 

installing the required pyyaml,sandpiper and converting it to the verilog file using sandpiper

![Simulation Flow Diagram](2.png)


step3: running the presynthesis simultion for the example file and generating the output vcd file 

and visualing thrpugh gtk

![Simulation Flow Diagram](3.png)

![Simulation Flow Diagram](4.png)