Classic Timing Analyzer report for hardware
Fri May 04 11:57:29 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                     ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                             ; To                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.486 ns                         ; reset                            ; controlador:ctrl|state[0]               ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 41.352 ns                        ; Instr_Reg:inst_reg|Instr31_26[2] ; WriteDataReg[0]                         ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.041 ns                        ; reset                            ; controlador:ctrl|state[4]               ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 29.78 MHz ( period = 33.585 ns ) ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                  ;                                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 29.78 MHz ( period = 33.585 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 33.340 ns               ;
; N/A                                     ; 29.78 MHz ( period = 33.581 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 33.336 ns               ;
; N/A                                     ; 29.79 MHz ( period = 33.570 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 33.352 ns               ;
; N/A                                     ; 29.79 MHz ( period = 33.570 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 33.352 ns               ;
; N/A                                     ; 29.80 MHz ( period = 33.558 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 33.359 ns               ;
; N/A                                     ; 29.80 MHz ( period = 33.555 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 33.356 ns               ;
; N/A                                     ; 29.81 MHz ( period = 33.543 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 33.306 ns               ;
; N/A                                     ; 29.81 MHz ( period = 33.541 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 33.304 ns               ;
; N/A                                     ; 29.83 MHz ( period = 33.527 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 33.282 ns               ;
; N/A                                     ; 29.83 MHz ( period = 33.523 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 33.278 ns               ;
; N/A                                     ; 29.83 MHz ( period = 33.522 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 33.277 ns               ;
; N/A                                     ; 29.83 MHz ( period = 33.518 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 33.273 ns               ;
; N/A                                     ; 29.84 MHz ( period = 33.512 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 33.294 ns               ;
; N/A                                     ; 29.84 MHz ( period = 33.512 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 33.294 ns               ;
; N/A                                     ; 29.84 MHz ( period = 33.507 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 33.284 ns               ;
; N/A                                     ; 29.84 MHz ( period = 33.507 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 33.289 ns               ;
; N/A                                     ; 29.84 MHz ( period = 33.507 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 33.289 ns               ;
; N/A                                     ; 29.85 MHz ( period = 33.504 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 33.281 ns               ;
; N/A                                     ; 29.85 MHz ( period = 33.500 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 33.301 ns               ;
; N/A                                     ; 29.85 MHz ( period = 33.497 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 33.298 ns               ;
; N/A                                     ; 29.86 MHz ( period = 33.495 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 33.296 ns               ;
; N/A                                     ; 29.86 MHz ( period = 33.492 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 33.293 ns               ;
; N/A                                     ; 29.86 MHz ( period = 33.491 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 33.291 ns               ;
; N/A                                     ; 29.86 MHz ( period = 33.485 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 33.248 ns               ;
; N/A                                     ; 29.87 MHz ( period = 33.483 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 33.246 ns               ;
; N/A                                     ; 29.87 MHz ( period = 33.480 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 33.243 ns               ;
; N/A                                     ; 29.87 MHz ( period = 33.478 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 33.241 ns               ;
; N/A                                     ; 29.89 MHz ( period = 33.456 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 33.207 ns               ;
; N/A                                     ; 29.90 MHz ( period = 33.449 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 33.226 ns               ;
; N/A                                     ; 29.90 MHz ( period = 33.446 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 33.223 ns               ;
; N/A                                     ; 29.90 MHz ( period = 33.444 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 33.221 ns               ;
; N/A                                     ; 29.90 MHz ( period = 33.441 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 33.218 ns               ;
; N/A                                     ; 29.91 MHz ( period = 33.436 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 33.191 ns               ;
; N/A                                     ; 29.91 MHz ( period = 33.433 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 33.233 ns               ;
; N/A                                     ; 29.91 MHz ( period = 33.432 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 33.187 ns               ;
; N/A                                     ; 29.92 MHz ( period = 33.428 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 33.228 ns               ;
; N/A                                     ; 29.92 MHz ( period = 33.421 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 33.203 ns               ;
; N/A                                     ; 29.92 MHz ( period = 33.421 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 33.203 ns               ;
; N/A                                     ; 29.93 MHz ( period = 33.409 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 33.210 ns               ;
; N/A                                     ; 29.93 MHz ( period = 33.406 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 33.207 ns               ;
; N/A                                     ; 29.94 MHz ( period = 33.398 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 33.149 ns               ;
; N/A                                     ; 29.95 MHz ( period = 33.394 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 33.157 ns               ;
; N/A                                     ; 29.95 MHz ( period = 33.393 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 33.144 ns               ;
; N/A                                     ; 29.95 MHz ( period = 33.392 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 33.155 ns               ;
; N/A                                     ; 29.97 MHz ( period = 33.366 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[31]             ; clock      ; clock    ; None                        ; None                      ; 33.130 ns               ;
; N/A                                     ; 29.97 MHz ( period = 33.366 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 33.130 ns               ;
; N/A                                     ; 29.98 MHz ( period = 33.359 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 33.111 ns               ;
; N/A                                     ; 29.98 MHz ( period = 33.358 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 33.135 ns               ;
; N/A                                     ; 29.98 MHz ( period = 33.355 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 33.132 ns               ;
; N/A                                     ; 29.98 MHz ( period = 33.353 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 33.105 ns               ;
; N/A                                     ; 29.99 MHz ( period = 33.342 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 33.142 ns               ;
; N/A                                     ; 30.01 MHz ( period = 33.327 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 33.106 ns               ;
; N/A                                     ; 30.01 MHz ( period = 33.326 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 33.105 ns               ;
; N/A                                     ; 30.01 MHz ( period = 33.319 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[9]              ; clock      ; clock    ; None                        ; None                      ; 33.025 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.308 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[31]             ; clock      ; clock    ; None                        ; None                      ; 33.072 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.308 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 33.072 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.307 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 33.058 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.303 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[31]             ; clock      ; clock    ; None                        ; None                      ; 33.067 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.303 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 33.067 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.301 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 33.053 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.296 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 33.048 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.295 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 33.047 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.295 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 33.074 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.295 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 33.074 ns               ;
; N/A                                     ; 30.04 MHz ( period = 33.290 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 33.042 ns               ;
; N/A                                     ; 30.04 MHz ( period = 33.284 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 33.035 ns               ;
; N/A                                     ; 30.05 MHz ( period = 33.282 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[5]              ; clock      ; clock    ; None                        ; None                      ; 33.055 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.269 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 33.048 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.268 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 33.047 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.265 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 33.038 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.264 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 33.043 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.263 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 33.042 ns               ;
; N/A                                     ; 30.07 MHz ( period = 33.261 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[9]              ; clock      ; clock    ; None                        ; None                      ; 32.967 ns               ;
; N/A                                     ; 30.07 MHz ( period = 33.256 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[9]              ; clock      ; clock    ; None                        ; None                      ; 32.962 ns               ;
; N/A                                     ; 30.07 MHz ( period = 33.253 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 32.959 ns               ;
; N/A                                     ; 30.07 MHz ( period = 33.253 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 32.959 ns               ;
; N/A                                     ; 30.08 MHz ( period = 33.244 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 33.019 ns               ;
; N/A                                     ; 30.08 MHz ( period = 33.243 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 33.018 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.238 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 33.012 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.237 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 33.016 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.237 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 33.016 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.234 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 33.002 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.232 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 33.005 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.232 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 33.006 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.232 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 33.011 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.232 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 33.011 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.230 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.998 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.229 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 33.002 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.226 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 32.977 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.224 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[5]              ; clock      ; clock    ; None                        ; None                      ; 32.997 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.221 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 32.972 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.220 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 33.021 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.219 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[5]              ; clock      ; clock    ; None                        ; None                      ; 32.992 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.219 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 33.020 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.219 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 33.014 ns               ;
; N/A                                     ; 30.10 MHz ( period = 33.219 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 33.014 ns               ;
; N/A                                     ; 30.11 MHz ( period = 33.217 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[31]             ; clock      ; clock    ; None                        ; None                      ; 32.981 ns               ;
; N/A                                     ; 30.11 MHz ( period = 33.217 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 32.981 ns               ;
; N/A                                     ; 30.11 MHz ( period = 33.217 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 32.987 ns               ;
; N/A                                     ; 30.11 MHz ( period = 33.210 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.962 ns               ;
; N/A                                     ; 30.11 MHz ( period = 33.207 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 32.980 ns               ;
; N/A                                     ; 30.11 MHz ( period = 33.207 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 33.021 ns               ;
; N/A                                     ; 30.12 MHz ( period = 33.204 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.956 ns               ;
; N/A                                     ; 30.12 MHz ( period = 33.204 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 33.018 ns               ;
; N/A                                     ; 30.12 MHz ( period = 33.202 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 32.975 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.195 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 32.901 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.195 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 32.901 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.192 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 32.968 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.190 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.966 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.190 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 32.896 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.190 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 32.896 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.186 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 32.961 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.185 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 32.960 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.181 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 32.956 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.180 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 32.954 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.180 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 32.955 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.178 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.957 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.177 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 32.928 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.177 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.956 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.175 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 32.949 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.174 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 32.947 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.174 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 32.948 ns               ;
; N/A                                     ; 30.15 MHz ( period = 33.171 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 32.944 ns               ;
; N/A                                     ; 30.15 MHz ( period = 33.170 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[9]              ; clock      ; clock    ; None                        ; None                      ; 32.876 ns               ;
; N/A                                     ; 30.15 MHz ( period = 33.169 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 32.942 ns               ;
; N/A                                     ; 30.15 MHz ( period = 33.169 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 32.943 ns               ;
; N/A                                     ; 30.15 MHz ( period = 33.166 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 32.939 ns               ;
; N/A                                     ; 30.15 MHz ( period = 33.162 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 32.963 ns               ;
; N/A                                     ; 30.16 MHz ( period = 33.161 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 32.962 ns               ;
; N/A                                     ; 30.16 MHz ( period = 33.159 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 32.929 ns               ;
; N/A                                     ; 30.16 MHz ( period = 33.157 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 32.958 ns               ;
; N/A                                     ; 30.16 MHz ( period = 33.156 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 32.957 ns               ;
; N/A                                     ; 30.16 MHz ( period = 33.156 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 32.946 ns               ;
; N/A                                     ; 30.16 MHz ( period = 33.154 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 32.924 ns               ;
; N/A                                     ; 30.16 MHz ( period = 33.153 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 32.943 ns               ;
; N/A                                     ; 30.17 MHz ( period = 33.150 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[25]             ; clock      ; clock    ; None                        ; None                      ; 32.888 ns               ;
; N/A                                     ; 30.17 MHz ( period = 33.146 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg16[0] ; clock      ; clock    ; None                        ; None                      ; 32.925 ns               ;
; N/A                                     ; 30.17 MHz ( period = 33.146 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg0[0]  ; clock      ; clock    ; None                        ; None                      ; 32.925 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.140 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 32.953 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.135 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[3]              ; clock      ; clock    ; None                        ; None                      ; 32.886 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.133 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[5]              ; clock      ; clock    ; None                        ; None                      ; 32.906 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.131 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[27]             ; clock      ; clock    ; None                        ; None                      ; 32.882 ns               ;
; N/A                                     ; 30.19 MHz ( period = 33.119 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 32.870 ns               ;
; N/A                                     ; 30.20 MHz ( period = 33.116 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[2]              ; clock      ; clock    ; None                        ; None                      ; 32.889 ns               ;
; N/A                                     ; 30.20 MHz ( period = 33.114 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 32.865 ns               ;
; N/A                                     ; 30.21 MHz ( period = 33.105 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[26]             ; clock      ; clock    ; None                        ; None                      ; 32.869 ns               ;
; N/A                                     ; 30.21 MHz ( period = 33.104 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[20]             ; clock      ; clock    ; None                        ; None                      ; 32.810 ns               ;
; N/A                                     ; 30.21 MHz ( period = 33.104 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[10]             ; clock      ; clock    ; None                        ; None                      ; 32.810 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.096 ns )                    ; controlador:ctrl|state[4]        ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.877 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.095 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg18[0] ; clock      ; clock    ; None                        ; None                      ; 32.870 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.094 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg2[0]  ; clock      ; clock    ; None                        ; None                      ; 32.869 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.092 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[25]             ; clock      ; clock    ; None                        ; None                      ; 32.830 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.092 ns )                    ; controlador:ctrl|state[4]        ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.873 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.089 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg11[0] ; clock      ; clock    ; None                        ; None                      ; 32.863 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.087 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[25]             ; clock      ; clock    ; None                        ; None                      ; 32.825 ns               ;
; N/A                                     ; 30.23 MHz ( period = 33.083 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 32.856 ns               ;
; N/A                                     ; 30.23 MHz ( period = 33.083 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg9[0]  ; clock      ; clock    ; None                        ; None                      ; 32.857 ns               ;
; N/A                                     ; 30.23 MHz ( period = 33.081 ns )                    ; controlador:ctrl|state[4]        ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 32.889 ns               ;
; N/A                                     ; 30.23 MHz ( period = 33.081 ns )                    ; controlador:ctrl|state[4]        ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 32.889 ns               ;
; N/A                                     ; 30.23 MHz ( period = 33.080 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 32.853 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.073 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[27]             ; clock      ; clock    ; None                        ; None                      ; 32.824 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.071 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 32.872 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.070 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 32.871 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.069 ns )                    ; controlador:ctrl|state[4]        ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.896 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.068 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[27]             ; clock      ; clock    ; None                        ; None                      ; 32.819 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.068 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Banco_reg:BancoDeRegistradores|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 32.838 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.068 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[15]             ; clock      ; clock    ; None                        ; None                      ; 32.818 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.066 ns )                    ; controlador:ctrl|state[4]        ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.893 ns               ;
; N/A                                     ; 30.25 MHz ( period = 33.058 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[11]             ; clock      ; clock    ; None                        ; None                      ; 32.808 ns               ;
; N/A                                     ; 30.25 MHz ( period = 33.054 ns )                    ; controlador:ctrl|state[4]        ; Banco_reg:BancoDeRegistradores|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 32.843 ns               ;
; N/A                                     ; 30.26 MHz ( period = 33.052 ns )                    ; controlador:ctrl|state[4]        ; Banco_reg:BancoDeRegistradores|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 32.841 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.028 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[7]              ; clock      ; clock    ; None                        ; None                      ; 32.779 ns               ;
; N/A                                     ; 30.29 MHz ( period = 33.018 ns )                    ; controlador:ctrl|state[4]        ; Banco_reg:BancoDeRegistradores|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 32.821 ns               ;
; N/A                                     ; 30.29 MHz ( period = 33.015 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[31]             ; clock      ; clock    ; None                        ; None                      ; 32.792 ns               ;
; N/A                                     ; 30.29 MHz ( period = 33.015 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[29]             ; clock      ; clock    ; None                        ; None                      ; 32.792 ns               ;
; N/A                                     ; 30.29 MHz ( period = 33.015 ns )                    ; controlador:ctrl|state[4]        ; Banco_reg:BancoDeRegistradores|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 32.818 ns               ;
; N/A                                     ; 30.29 MHz ( period = 33.010 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[15]             ; clock      ; clock    ; None                        ; None                      ; 32.760 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.008 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg13[0] ; clock      ; clock    ; None                        ; None                      ; 32.773 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.005 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.760 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.005 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[15]             ; clock      ; clock    ; None                        ; None                      ; 32.755 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.002 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg15[0] ; clock      ; clock    ; None                        ; None                      ; 32.767 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.002 ns )                    ; controlador:ctrl|state[4]        ; Banco_reg:BancoDeRegistradores|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 32.828 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.001 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[25]             ; clock      ; clock    ; None                        ; None                      ; 32.739 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.001 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.756 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.000 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[11]             ; clock      ; clock    ; None                        ; None                      ; 32.750 ns               ;
; N/A                                     ; 30.31 MHz ( period = 32.995 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[11]             ; clock      ; clock    ; None                        ; None                      ; 32.745 ns               ;
; N/A                                     ; 30.31 MHz ( period = 32.991 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[21]             ; clock      ; clock    ; None                        ; None                      ; 32.765 ns               ;
; N/A                                     ; 30.31 MHz ( period = 32.990 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg12[0] ; clock      ; clock    ; None                        ; None                      ; 32.772 ns               ;
; N/A                                     ; 30.31 MHz ( period = 32.990 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 32.772 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.982 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[27]             ; clock      ; clock    ; None                        ; None                      ; 32.733 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.980 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 32.735 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.978 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 32.779 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.977 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[6]              ; clock      ; clock    ; None                        ; None                      ; 32.713 ns               ;
; N/A                                     ; 30.33 MHz ( period = 32.976 ns )                    ; Instr_Reg:inst_reg|Instr15_0[0]  ; Banco_reg:BancoDeRegistradores|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 32.731 ns               ;
; N/A                                     ; 30.33 MHz ( period = 32.976 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 32.768 ns               ;
; N/A                                     ; 30.33 MHz ( period = 32.975 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Banco_reg:BancoDeRegistradores|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 32.776 ns               ;
; N/A                                     ; 30.33 MHz ( period = 32.975 ns )                    ; controlador:ctrl|state[0]        ; Banco_reg:BancoDeRegistradores|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 32.767 ns               ;
; N/A                                     ; 30.33 MHz ( period = 32.975 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[13]             ; clock      ; clock    ; None                        ; None                      ; 32.725 ns               ;
; N/A                                     ; 30.33 MHz ( period = 32.971 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[4]              ; clock      ; clock    ; None                        ; None                      ; 32.707 ns               ;
; N/A                                     ; 30.33 MHz ( period = 32.968 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[9]              ; clock      ; clock    ; None                        ; None                      ; 32.687 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 1.486 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 1.486 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A   ; None         ; 1.324 ns   ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A   ; None         ; 1.289 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 1.289 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 1.289 ns   ; reset ; controlador:ctrl|state[6] ; clock    ;
; N/A   ; None         ; 1.289 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 41.352 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 41.294 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 41.289 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 41.203 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 41.001 ns  ; controlador:ctrl|state[0]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.892 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 40.863 ns  ; controlador:ctrl|state[4]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.834 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 40.829 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 40.772 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.747 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.743 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 40.693 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.690 ns  ; controlador:ctrl|state[2]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.683 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.666 ns  ; controlador:ctrl|state[6]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.541 ns  ; controlador:ctrl|state[0]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 40.541 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.405 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.403 ns  ; controlador:ctrl|state[4]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 40.324 ns  ; controlador:ctrl|state[3]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.312 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 40.296 ns  ; controlador:ctrl|state[1]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.287 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 40.233 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 40.230 ns  ; controlador:ctrl|state[2]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 40.223 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 40.206 ns  ; controlador:ctrl|state[6]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 40.095 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 40.081 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 40.051 ns  ; controlador:ctrl|state[5]        ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.945 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.864 ns  ; controlador:ctrl|state[3]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.836 ns  ; controlador:ctrl|state[1]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.635 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.591 ns  ; controlador:ctrl|state[5]        ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 39.421 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 39.369 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 39.363 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 39.358 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 39.272 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 39.070 ns  ; controlador:ctrl|state[0]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 39.048 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 39.048 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.990 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.990 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.985 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.985 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.932 ns  ; controlador:ctrl|state[4]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.909 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 38.899 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.899 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.841 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.816 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.762 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.759 ns  ; controlador:ctrl|state[2]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.752 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.735 ns  ; controlador:ctrl|state[6]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.697 ns  ; controlador:ctrl|state[0]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.697 ns  ; controlador:ctrl|state[0]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.610 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.559 ns  ; controlador:ctrl|state[4]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.559 ns  ; controlador:ctrl|state[4]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.474 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.468 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.468 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.443 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.443 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.393 ns  ; controlador:ctrl|state[3]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.389 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.389 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.386 ns  ; controlador:ctrl|state[2]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.386 ns  ; controlador:ctrl|state[2]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.379 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.379 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.365 ns  ; controlador:ctrl|state[1]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.362 ns  ; controlador:ctrl|state[6]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.362 ns  ; controlador:ctrl|state[6]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.237 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.237 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.174 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 38.164 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.120 ns  ; controlador:ctrl|state[5]        ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 38.116 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 38.111 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 38.101 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.101 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 38.025 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 38.020 ns  ; controlador:ctrl|state[3]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 38.020 ns  ; controlador:ctrl|state[3]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.992 ns  ; controlador:ctrl|state[1]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.992 ns  ; controlador:ctrl|state[1]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.823 ns  ; controlador:ctrl|state[0]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.791 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.791 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.781 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.747 ns  ; controlador:ctrl|state[5]        ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.747 ns  ; controlador:ctrl|state[5]        ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.723 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.718 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.694 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 37.685 ns  ; controlador:ctrl|state[4]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.636 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 37.632 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.631 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 37.603 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 37.594 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.569 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.545 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 37.545 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 37.540 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 37.515 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.512 ns  ; controlador:ctrl|state[2]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.505 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.488 ns  ; controlador:ctrl|state[6]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.454 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 37.438 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30]             ; clock      ;
; N/A                                     ; None                                                ; 37.430 ns  ; controlador:ctrl|state[0]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.363 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.343 ns  ; controlador:ctrl|state[0]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 37.292 ns  ; controlador:ctrl|state[4]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.282 ns  ; Registrador:B|Saida[0]           ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 37.252 ns  ; controlador:ctrl|state[0]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 37.227 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.205 ns  ; controlador:ctrl|state[4]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 37.201 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.176 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.146 ns  ; controlador:ctrl|state[3]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.122 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.119 ns  ; controlador:ctrl|state[2]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.118 ns  ; controlador:ctrl|state[1]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 37.114 ns  ; controlador:ctrl|state[4]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 37.114 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 37.112 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.095 ns  ; controlador:ctrl|state[6]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 37.089 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 37.082 ns  ; RegDesloc:Deslocamento|temp[1]   ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 37.065 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; ExceptionSelector   ; clock      ;
; N/A                                     ; None                                                ; 37.065 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; ExceptionAddress[0] ; clock      ;
; N/A                                     ; None                                                ; 37.035 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 37.032 ns  ; controlador:ctrl|state[2]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 37.025 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 37.023 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 37.008 ns  ; controlador:ctrl|state[6]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.998 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.970 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 36.944 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.941 ns  ; controlador:ctrl|state[2]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.934 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.917 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.917 ns  ; controlador:ctrl|state[6]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.883 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.873 ns  ; controlador:ctrl|state[5]        ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.834 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 36.822 ns  ; Registrador:B|Saida[0]           ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 36.792 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.792 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.781 ns  ; RegDesloc:Deslocamento|temp[0]   ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 36.753 ns  ; controlador:ctrl|state[3]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 36.747 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.744 ns  ; Registrador:B|Saida[2]           ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 36.734 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.729 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.725 ns  ; controlador:ctrl|state[1]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 36.666 ns  ; controlador:ctrl|state[3]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.657 ns  ; Registrador:B|Saida[1]           ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 36.656 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.643 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.638 ns  ; controlador:ctrl|state[1]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.622 ns  ; RegDesloc:Deslocamento|temp[1]   ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 36.575 ns  ; controlador:ctrl|state[3]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.547 ns  ; controlador:ctrl|state[1]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.524 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 36.480 ns  ; controlador:ctrl|state[5]        ; MaiorULA            ; clock      ;
; N/A                                     ; None                                                ; 36.441 ns  ; controlador:ctrl|state[0]        ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.437 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.411 ns  ; Registrador:PCreg|Saida[0]       ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 36.393 ns  ; controlador:ctrl|state[5]        ; Alu[28]             ; clock      ;
; N/A                                     ; None                                                ; 36.346 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.336 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[24]             ; clock      ;
; N/A                                     ; None                                                ; 36.323 ns  ; RegDesloc:Deslocamento|temp[2]   ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 36.321 ns  ; RegDesloc:Deslocamento|temp[0]   ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 36.303 ns  ; controlador:ctrl|state[4]        ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.302 ns  ; controlador:ctrl|state[5]        ; Alu[29]             ; clock      ;
; N/A                                     ; None                                                ; 36.284 ns  ; Registrador:B|Saida[2]           ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 36.278 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[24]             ; clock      ;
; N/A                                     ; None                                                ; 36.273 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[24]             ; clock      ;
; N/A                                     ; None                                                ; 36.212 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.197 ns  ; Registrador:B|Saida[1]           ; MenorULA            ; clock      ;
; N/A                                     ; None                                                ; 36.191 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31]             ; clock      ;
; N/A                                     ; None                                                ; 36.187 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.187 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[24]             ; clock      ;
; N/A                                     ; None                                                ; 36.178 ns  ; Registrador:A|Saida[0]           ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 36.133 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.130 ns  ; controlador:ctrl|state[2]        ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.123 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.106 ns  ; controlador:ctrl|state[6]        ; Alu[27]             ; clock      ;
; N/A                                     ; None                                                ; 36.025 ns  ; Registrador:PCreg|Saida[1]       ; WriteDataReg[0]     ; clock      ;
; N/A                                     ; None                                                ; 35.985 ns  ; controlador:ctrl|state[0]        ; Alu[24]             ; clock      ;
; N/A                                     ; None                                                ; 35.981 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[27]             ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------------------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -1.041 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -1.041 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -1.041 ns ; reset ; controlador:ctrl|state[6] ; clock    ;
; N/A           ; None        ; -1.041 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A           ; None        ; -1.076 ns ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A           ; None        ; -1.238 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -1.238 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 04 11:57:28 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 29.78 MHz between source register "Instr_Reg:inst_reg|Instr31_26[2]" and destination register "Banco_reg:BancoDeRegistradores|Reg19[0]" (period= 33.585 ns)
    Info: + Longest register to register delay is 33.340 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y36_N21; Fanout = 27; REG Node = 'Instr_Reg:inst_reg|Instr31_26[2]'
        Info: 2: + IC(0.401 ns) + CELL(0.545 ns) = 0.946 ns; Loc. = LCCOMB_X40_Y36_N10; Fanout = 1; COMB Node = 'controlador:ctrl|WideOr14~0'
        Info: 3: + IC(0.313 ns) + CELL(0.545 ns) = 1.804 ns; Loc. = LCCOMB_X40_Y36_N2; Fanout = 2; COMB Node = 'controlador:ctrl|WideOr14~2'
        Info: 4: + IC(0.309 ns) + CELL(0.521 ns) = 2.634 ns; Loc. = LCCOMB_X40_Y36_N28; Fanout = 1; COMB Node = 'controlador:ctrl|Selector16~15'
        Info: 5: + IC(0.535 ns) + CELL(0.322 ns) = 3.491 ns; Loc. = LCCOMB_X40_Y36_N16; Fanout = 1; COMB Node = 'controlador:ctrl|Selector21~19'
        Info: 6: + IC(0.324 ns) + CELL(0.545 ns) = 4.360 ns; Loc. = LCCOMB_X40_Y36_N14; Fanout = 64; COMB Node = 'controlador:ctrl|Selector21~20'
        Info: 7: + IC(0.904 ns) + CELL(0.322 ns) = 5.586 ns; Loc. = LCCOMB_X40_Y36_N18; Fanout = 1; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~0'
        Info: 8: + IC(0.296 ns) + CELL(0.178 ns) = 6.060 ns; Loc. = LCCOMB_X40_Y36_N12; Fanout = 5; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~1'
        Info: 9: + IC(0.882 ns) + CELL(0.178 ns) = 7.120 ns; Loc. = LCCOMB_X41_Y35_N8; Fanout = 2; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 10: + IC(0.317 ns) + CELL(0.319 ns) = 7.756 ns; Loc. = LCCOMB_X41_Y35_N2; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~13'
        Info: 11: + IC(0.297 ns) + CELL(0.178 ns) = 8.231 ns; Loc. = LCCOMB_X41_Y35_N4; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[1]~14'
        Info: 12: + IC(0.323 ns) + CELL(0.322 ns) = 8.876 ns; Loc. = LCCOMB_X41_Y35_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[2]~16'
        Info: 13: + IC(0.319 ns) + CELL(0.521 ns) = 9.716 ns; Loc. = LCCOMB_X41_Y35_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~19'
        Info: 14: + IC(0.545 ns) + CELL(0.319 ns) = 10.580 ns; Loc. = LCCOMB_X41_Y35_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[6]~60'
        Info: 15: + IC(0.296 ns) + CELL(0.322 ns) = 11.198 ns; Loc. = LCCOMB_X41_Y35_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~22'
        Info: 16: + IC(0.307 ns) + CELL(0.322 ns) = 11.827 ns; Loc. = LCCOMB_X41_Y35_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~25'
        Info: 17: + IC(0.314 ns) + CELL(0.178 ns) = 12.319 ns; Loc. = LCCOMB_X41_Y35_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~26'
        Info: 18: + IC(0.906 ns) + CELL(0.322 ns) = 13.547 ns; Loc. = LCCOMB_X42_Y33_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~28'
        Info: 19: + IC(0.320 ns) + CELL(0.319 ns) = 14.186 ns; Loc. = LCCOMB_X42_Y33_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~30'
        Info: 20: + IC(0.313 ns) + CELL(0.322 ns) = 14.821 ns; Loc. = LCCOMB_X42_Y33_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~31'
        Info: 21: + IC(0.313 ns) + CELL(0.178 ns) = 15.312 ns; Loc. = LCCOMB_X42_Y33_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~32'
        Info: 22: + IC(0.315 ns) + CELL(0.322 ns) = 15.949 ns; Loc. = LCCOMB_X42_Y33_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~34'
        Info: 23: + IC(0.304 ns) + CELL(0.178 ns) = 16.431 ns; Loc. = LCCOMB_X42_Y33_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~35'
        Info: 24: + IC(0.314 ns) + CELL(0.322 ns) = 17.067 ns; Loc. = LCCOMB_X42_Y33_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~37'
        Info: 25: + IC(0.318 ns) + CELL(0.178 ns) = 17.563 ns; Loc. = LCCOMB_X42_Y33_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~38'
        Info: 26: + IC(0.533 ns) + CELL(0.322 ns) = 18.418 ns; Loc. = LCCOMB_X42_Y33_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~40'
        Info: 27: + IC(0.321 ns) + CELL(0.319 ns) = 19.058 ns; Loc. = LCCOMB_X42_Y33_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~42'
        Info: 28: + IC(0.312 ns) + CELL(0.322 ns) = 19.692 ns; Loc. = LCCOMB_X42_Y33_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~43'
        Info: 29: + IC(1.179 ns) + CELL(0.178 ns) = 21.049 ns; Loc. = LCCOMB_X45_Y36_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~44'
        Info: 30: + IC(0.492 ns) + CELL(0.322 ns) = 21.863 ns; Loc. = LCCOMB_X44_Y36_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~46'
        Info: 31: + IC(0.318 ns) + CELL(0.322 ns) = 22.503 ns; Loc. = LCCOMB_X44_Y36_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~48'
        Info: 32: + IC(0.301 ns) + CELL(0.521 ns) = 23.325 ns; Loc. = LCCOMB_X44_Y36_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~49'
        Info: 33: + IC(0.308 ns) + CELL(0.178 ns) = 23.811 ns; Loc. = LCCOMB_X44_Y36_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~50'
        Info: 34: + IC(0.315 ns) + CELL(0.322 ns) = 24.448 ns; Loc. = LCCOMB_X44_Y36_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~52'
        Info: 35: + IC(0.311 ns) + CELL(0.178 ns) = 24.937 ns; Loc. = LCCOMB_X44_Y36_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~54'
        Info: 36: + IC(0.309 ns) + CELL(0.521 ns) = 25.767 ns; Loc. = LCCOMB_X44_Y36_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~55'
        Info: 37: + IC(0.299 ns) + CELL(0.178 ns) = 26.244 ns; Loc. = LCCOMB_X44_Y36_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~56'
        Info: 38: + IC(0.302 ns) + CELL(0.322 ns) = 26.868 ns; Loc. = LCCOMB_X44_Y36_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[29]~57'
        Info: 39: + IC(0.309 ns) + CELL(0.319 ns) = 27.496 ns; Loc. = LCCOMB_X44_Y36_N8; Fanout = 10; COMB Node = 'Ula32:ULA|carry_temp[30]~58'
        Info: 40: + IC(0.549 ns) + CELL(0.178 ns) = 28.223 ns; Loc. = LCCOMB_X44_Y36_N2; Fanout = 7; COMB Node = 'Ula32:ULA|carry_temp[31]~59'
        Info: 41: + IC(0.837 ns) + CELL(0.322 ns) = 29.382 ns; Loc. = LCCOMB_X48_Y36_N0; Fanout = 1; COMB Node = 'Ula32:ULA|Maior~3'
        Info: 42: + IC(0.292 ns) + CELL(0.178 ns) = 29.852 ns; Loc. = LCCOMB_X48_Y36_N26; Fanout = 2; COMB Node = 'Ula32:ULA|Maior~4'
        Info: 43: + IC(0.296 ns) + CELL(0.178 ns) = 30.326 ns; Loc. = LCCOMB_X48_Y36_N28; Fanout = 1; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~1'
        Info: 44: + IC(1.205 ns) + CELL(0.178 ns) = 31.709 ns; Loc. = LCCOMB_X50_Y32_N16; Fanout = 33; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~3'
        Info: 45: + IC(1.218 ns) + CELL(0.413 ns) = 33.340 ns; Loc. = LCFF_X51_Y34_N25; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores|Reg19[0]'
        Info: Total cell delay = 13.549 ns ( 40.64 % )
        Info: Total interconnect delay = 19.791 ns ( 59.36 % )
    Info: - Smallest clock skew is -0.006 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.038 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1678; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.286 ns) + CELL(0.602 ns) = 3.038 ns; Loc. = LCFF_X51_Y34_N25; Fanout = 2; REG Node = 'Banco_reg:BancoDeRegistradores|Reg19[0]'
            Info: Total cell delay = 1.628 ns ( 53.59 % )
            Info: Total interconnect delay = 1.410 ns ( 46.41 % )
        Info: - Longest clock path from clock "clock" to source register is 3.044 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1678; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.292 ns) + CELL(0.602 ns) = 3.044 ns; Loc. = LCFF_X40_Y36_N21; Fanout = 27; REG Node = 'Instr_Reg:inst_reg|Instr31_26[2]'
            Info: Total cell delay = 1.628 ns ( 53.48 % )
            Info: Total interconnect delay = 1.416 ns ( 46.52 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[1]" (data pin = "reset", clock pin = "clock") is 1.486 ns
    Info: + Longest pin to register delay is 4.555 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 9; PIN Node = 'reset'
        Info: 2: + IC(2.949 ns) + CELL(0.580 ns) = 4.555 ns; Loc. = LCFF_X40_Y37_N3; Fanout = 78; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.606 ns ( 35.26 % )
        Info: Total interconnect delay = 2.949 ns ( 64.74 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.031 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1678; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.279 ns) + CELL(0.602 ns) = 3.031 ns; Loc. = LCFF_X40_Y37_N3; Fanout = 78; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.628 ns ( 53.71 % )
        Info: Total interconnect delay = 1.403 ns ( 46.29 % )
Info: tco from clock "clock" to destination pin "WriteDataReg[0]" through register "Instr_Reg:inst_reg|Instr31_26[2]" is 41.352 ns
    Info: + Longest clock path from clock "clock" to source register is 3.044 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1678; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.292 ns) + CELL(0.602 ns) = 3.044 ns; Loc. = LCFF_X40_Y36_N21; Fanout = 27; REG Node = 'Instr_Reg:inst_reg|Instr31_26[2]'
        Info: Total cell delay = 1.628 ns ( 53.48 % )
        Info: Total interconnect delay = 1.416 ns ( 46.52 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 38.031 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y36_N21; Fanout = 27; REG Node = 'Instr_Reg:inst_reg|Instr31_26[2]'
        Info: 2: + IC(0.401 ns) + CELL(0.545 ns) = 0.946 ns; Loc. = LCCOMB_X40_Y36_N10; Fanout = 1; COMB Node = 'controlador:ctrl|WideOr14~0'
        Info: 3: + IC(0.313 ns) + CELL(0.545 ns) = 1.804 ns; Loc. = LCCOMB_X40_Y36_N2; Fanout = 2; COMB Node = 'controlador:ctrl|WideOr14~2'
        Info: 4: + IC(0.309 ns) + CELL(0.521 ns) = 2.634 ns; Loc. = LCCOMB_X40_Y36_N28; Fanout = 1; COMB Node = 'controlador:ctrl|Selector16~15'
        Info: 5: + IC(0.535 ns) + CELL(0.322 ns) = 3.491 ns; Loc. = LCCOMB_X40_Y36_N16; Fanout = 1; COMB Node = 'controlador:ctrl|Selector21~19'
        Info: 6: + IC(0.324 ns) + CELL(0.545 ns) = 4.360 ns; Loc. = LCCOMB_X40_Y36_N14; Fanout = 64; COMB Node = 'controlador:ctrl|Selector21~20'
        Info: 7: + IC(0.904 ns) + CELL(0.322 ns) = 5.586 ns; Loc. = LCCOMB_X40_Y36_N18; Fanout = 1; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~0'
        Info: 8: + IC(0.296 ns) + CELL(0.178 ns) = 6.060 ns; Loc. = LCCOMB_X40_Y36_N12; Fanout = 5; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~1'
        Info: 9: + IC(0.882 ns) + CELL(0.178 ns) = 7.120 ns; Loc. = LCCOMB_X41_Y35_N8; Fanout = 2; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 10: + IC(0.317 ns) + CELL(0.319 ns) = 7.756 ns; Loc. = LCCOMB_X41_Y35_N2; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~13'
        Info: 11: + IC(0.297 ns) + CELL(0.178 ns) = 8.231 ns; Loc. = LCCOMB_X41_Y35_N4; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[1]~14'
        Info: 12: + IC(0.323 ns) + CELL(0.322 ns) = 8.876 ns; Loc. = LCCOMB_X41_Y35_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[2]~16'
        Info: 13: + IC(0.319 ns) + CELL(0.521 ns) = 9.716 ns; Loc. = LCCOMB_X41_Y35_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~19'
        Info: 14: + IC(0.545 ns) + CELL(0.319 ns) = 10.580 ns; Loc. = LCCOMB_X41_Y35_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[6]~60'
        Info: 15: + IC(0.296 ns) + CELL(0.322 ns) = 11.198 ns; Loc. = LCCOMB_X41_Y35_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~22'
        Info: 16: + IC(0.307 ns) + CELL(0.322 ns) = 11.827 ns; Loc. = LCCOMB_X41_Y35_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~25'
        Info: 17: + IC(0.314 ns) + CELL(0.178 ns) = 12.319 ns; Loc. = LCCOMB_X41_Y35_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~26'
        Info: 18: + IC(0.906 ns) + CELL(0.322 ns) = 13.547 ns; Loc. = LCCOMB_X42_Y33_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~28'
        Info: 19: + IC(0.320 ns) + CELL(0.319 ns) = 14.186 ns; Loc. = LCCOMB_X42_Y33_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~30'
        Info: 20: + IC(0.313 ns) + CELL(0.322 ns) = 14.821 ns; Loc. = LCCOMB_X42_Y33_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~31'
        Info: 21: + IC(0.313 ns) + CELL(0.178 ns) = 15.312 ns; Loc. = LCCOMB_X42_Y33_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[12]~32'
        Info: 22: + IC(0.315 ns) + CELL(0.322 ns) = 15.949 ns; Loc. = LCCOMB_X42_Y33_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~34'
        Info: 23: + IC(0.304 ns) + CELL(0.178 ns) = 16.431 ns; Loc. = LCCOMB_X42_Y33_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[14]~35'
        Info: 24: + IC(0.314 ns) + CELL(0.322 ns) = 17.067 ns; Loc. = LCCOMB_X42_Y33_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~37'
        Info: 25: + IC(0.318 ns) + CELL(0.178 ns) = 17.563 ns; Loc. = LCCOMB_X42_Y33_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[16]~38'
        Info: 26: + IC(0.533 ns) + CELL(0.322 ns) = 18.418 ns; Loc. = LCCOMB_X42_Y33_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~40'
        Info: 27: + IC(0.321 ns) + CELL(0.319 ns) = 19.058 ns; Loc. = LCCOMB_X42_Y33_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~42'
        Info: 28: + IC(0.312 ns) + CELL(0.322 ns) = 19.692 ns; Loc. = LCCOMB_X42_Y33_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~43'
        Info: 29: + IC(1.179 ns) + CELL(0.178 ns) = 21.049 ns; Loc. = LCCOMB_X45_Y36_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~44'
        Info: 30: + IC(0.492 ns) + CELL(0.322 ns) = 21.863 ns; Loc. = LCCOMB_X44_Y36_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~46'
        Info: 31: + IC(0.318 ns) + CELL(0.322 ns) = 22.503 ns; Loc. = LCCOMB_X44_Y36_N28; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~48'
        Info: 32: + IC(0.301 ns) + CELL(0.521 ns) = 23.325 ns; Loc. = LCCOMB_X44_Y36_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~49'
        Info: 33: + IC(0.308 ns) + CELL(0.178 ns) = 23.811 ns; Loc. = LCCOMB_X44_Y36_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[24]~50'
        Info: 34: + IC(0.315 ns) + CELL(0.322 ns) = 24.448 ns; Loc. = LCCOMB_X44_Y36_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~52'
        Info: 35: + IC(0.311 ns) + CELL(0.178 ns) = 24.937 ns; Loc. = LCCOMB_X44_Y36_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~54'
        Info: 36: + IC(0.309 ns) + CELL(0.521 ns) = 25.767 ns; Loc. = LCCOMB_X44_Y36_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~55'
        Info: 37: + IC(0.299 ns) + CELL(0.178 ns) = 26.244 ns; Loc. = LCCOMB_X44_Y36_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~56'
        Info: 38: + IC(0.302 ns) + CELL(0.322 ns) = 26.868 ns; Loc. = LCCOMB_X44_Y36_N14; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[29]~57'
        Info: 39: + IC(0.309 ns) + CELL(0.319 ns) = 27.496 ns; Loc. = LCCOMB_X44_Y36_N8; Fanout = 10; COMB Node = 'Ula32:ULA|carry_temp[30]~58'
        Info: 40: + IC(0.549 ns) + CELL(0.178 ns) = 28.223 ns; Loc. = LCCOMB_X44_Y36_N2; Fanout = 7; COMB Node = 'Ula32:ULA|carry_temp[31]~59'
        Info: 41: + IC(0.837 ns) + CELL(0.322 ns) = 29.382 ns; Loc. = LCCOMB_X48_Y36_N0; Fanout = 1; COMB Node = 'Ula32:ULA|Maior~3'
        Info: 42: + IC(0.292 ns) + CELL(0.178 ns) = 29.852 ns; Loc. = LCCOMB_X48_Y36_N26; Fanout = 2; COMB Node = 'Ula32:ULA|Maior~4'
        Info: 43: + IC(0.296 ns) + CELL(0.178 ns) = 30.326 ns; Loc. = LCCOMB_X48_Y36_N28; Fanout = 1; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~1'
        Info: 44: + IC(1.205 ns) + CELL(0.178 ns) = 31.709 ns; Loc. = LCCOMB_X50_Y32_N16; Fanout = 33; COMB Node = 'mux8entradas32bits:DadoASerEscritoSelection|Mux31~3'
        Info: 45: + IC(3.326 ns) + CELL(2.996 ns) = 38.031 ns; Loc. = PIN_AF17; Fanout = 0; PIN Node = 'WriteDataReg[0]'
        Info: Total cell delay = 16.132 ns ( 42.42 % )
        Info: Total interconnect delay = 21.899 ns ( 57.58 % )
Info: th for register "controlador:ctrl|state[2]" (data pin = "reset", clock pin = "clock") is -1.041 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.018 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1678; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.266 ns) + CELL(0.602 ns) = 3.018 ns; Loc. = LCFF_X40_Y38_N1; Fanout = 103; REG Node = 'controlador:ctrl|state[2]'
        Info: Total cell delay = 1.628 ns ( 53.94 % )
        Info: Total interconnect delay = 1.390 ns ( 46.06 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.345 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 9; PIN Node = 'reset'
        Info: 2: + IC(2.739 ns) + CELL(0.580 ns) = 4.345 ns; Loc. = LCFF_X40_Y38_N1; Fanout = 103; REG Node = 'controlador:ctrl|state[2]'
        Info: Total cell delay = 1.606 ns ( 36.96 % )
        Info: Total interconnect delay = 2.739 ns ( 63.04 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 211 megabytes
    Info: Processing ended: Fri May 04 11:57:30 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


