{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"kernel_XFeeder"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"kernel_XFeeder.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"kernel_XFeeder.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":5
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":173
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":7
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":180
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_XFeeder_buffer__0_ibuffer"
                  , "Start Cycle":"9"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":8
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":193
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_XFeeder_buffer__0_ibuffer"
                  , "Start Cycle":"10"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":9
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":194
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"17"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":11
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":166
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"12"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":12
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"17"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":13
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":14
              , "name":"_XFeeder_buffer__0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":164
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"512 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":18
      , "name":"kernel_V"
      , "children":
      [
        {
          "type":"bb"
          , "id":19
          , "name":"kernel_V.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":20
          , "name":"kernel_V.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":21
          , "name":"kernel_V.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"23"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":22
          , "name":"kernel_V.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"25"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":23
          , "name":"kernel_V.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":24
          , "name":"kernel_V.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":26
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":249
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":28
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":250
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":29
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":315
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"78"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":31
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"32"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":32
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"78"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"78"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":25
          , "name":"kernel_V.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":33
      , "name":"kernel_AFeeder_T"
      , "children":
      [
        {
          "type":"bb"
          , "id":34
          , "name":"kernel_AFeeder_T.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":35
          , "name":"kernel_AFeeder_T.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":36
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":414
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"4"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":38
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"21"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":39
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"22"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":40
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"21"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":41
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"22"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":42
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"21"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":43
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"22"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":44
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"21"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":45
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"22"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":46
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"21"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":47
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"22"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":48
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"21"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":49
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"22"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":50
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"21"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":51
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"22"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":52
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"23"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":53
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"24"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":54
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"25"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":55
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"26"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":56
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":57
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"28"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":58
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"29"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":59
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"30"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":60
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"31"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":61
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"32"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":62
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"33"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":63
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"34"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":64
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"35"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":65
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"36"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":66
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"37"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":67
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"38"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":68
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"39"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":69
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"40"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":70
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"41"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":71
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"42"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":72
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"43"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":73
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"44"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":74
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"45"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":75
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"46"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":76
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"47"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":77
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"48"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":78
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"49"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":79
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"50"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":80
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"51"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":81
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"52"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":82
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"53"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":83
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"54"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":84
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"55"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":85
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"56"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":86
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"57"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":87
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"58"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":88
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"59"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":89
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"60"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":90
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"61"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":91
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"62"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":92
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"63"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":93
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"64"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":94
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"65"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":95
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"66"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":96
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"67"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":97
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"68"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":98
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"69"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":99
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"70"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":100
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":441
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"71"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":101
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":457
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_AFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"72"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":102
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":471
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"82"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":104
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":412
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"105"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":105
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"82"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"82"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":106
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":107
              , "name":"_AFeeder_T_buffer__0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":410
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"524288B requested\n524288B implemented"
                    }
                  ]
                  , "Requested size":"524288 bytes"
                  , "Implemented size":"524288 bytes"
                  , "Number of banks":"32"
                  , "Bank width":"32 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":204
      , "name":"kernel_XFeeder_T"
      , "children":
      [
        {
          "type":"bb"
          , "id":205
          , "name":"kernel_XFeeder_T.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":206
          , "name":"kernel_XFeeder_T.B1"
          , "children":
          [
            {
              "type":"inst"
              , "id":207
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":495
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"8"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":209
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":502
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"_XFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"9"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":210
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":515
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"_XFeeder_T_buffer__0_ibuffer"
                  , "Start Cycle":"10"
                  , "Latency":"3"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":211
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":516
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"17"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":213
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":488
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"214"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":214
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"17"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"17"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":215
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":216
              , "name":"_XFeeder_T_buffer__0_ibuffer"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":486
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"512 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":220
      , "name":"kernel_V_T"
      , "children":
      [
        {
          "type":"bb"
          , "id":221
          , "name":"kernel_V_T.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":222
          , "name":"kernel_V_T.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"225"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":223
          , "name":"kernel_V_T.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":224
          , "name":"kernel_V_T.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"227"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":225
          , "name":"kernel_V_T.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":226
          , "name":"kernel_V_T.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":228
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":570
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":229
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":571
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":230
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":627
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"78"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":232
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":546
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"233"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":233
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"78"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"78"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":227
          , "name":"kernel_V_T.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":234
      , "name":"kernel_ALoader"
      , "children":
      [
        {
          "type":"bb"
          , "id":235
          , "name":"kernel_ALoader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"10"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":236
          , "name":"kernel_ALoader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"239"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":237
          , "name":"kernel_ALoader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":238
          , "name":"kernel_ALoader.B3"
          , "children":
          [
            {
              "type":"inst"
              , "id":240
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":91
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"7"
                  , "Latency":"144"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":241
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":92
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"7"
                  , "Latency":"144"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":242
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":104
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"157"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":243
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":102
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"157"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":244
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":83
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"245"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":245
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"157"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"157"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":239
          , "name":"kernel_ALoader.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":247
      , "name":"kernel_XLoader"
      , "children":
      [
        {
          "type":"bb"
          , "id":248
          , "name":"kernel_XLoader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":249
          , "name":"kernel_XLoader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":250
          , "name":"kernel_XLoader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"252"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":251
          , "name":"kernel_XLoader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"253"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":252
          , "name":"kernel_XLoader.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":253
          , "name":"kernel_XLoader.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":254
          , "name":"kernel_XLoader.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":255
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":140
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"128"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":256
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":149
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"135"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":257
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":126
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"258"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":258
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"135"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"135"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":259
      , "name":"kernel_unloader"
      , "children":
      [
        {
          "type":"bb"
          , "id":260
          , "name":"kernel_unloader.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":261
          , "name":"kernel_unloader.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"263"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":262
          , "name":"kernel_unloader.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":263
          , "name":"kernel_unloader.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":264
          , "name":"kernel_unloader.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":265
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":337
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"10"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":266
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":344
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"10"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":267
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":335
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"268"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":268
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"12"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":269
      , "name":"kernel_XLoader_T"
      , "children":
      [
        {
          "type":"bb"
          , "id":270
          , "name":"kernel_XLoader_T.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":271
          , "name":"kernel_XLoader_T.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":272
          , "name":"kernel_XLoader_T.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"274"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":273
          , "name":"kernel_XLoader_T.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"275"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":274
          , "name":"kernel_XLoader_T.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":275
          , "name":"kernel_XLoader_T.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":276
          , "name":"kernel_XLoader_T.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":277
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":382
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Burst-coalesced cached"
                  , "Stall-free":"No"
                  , "Start Cycle":"6"
                  , "Latency":"128"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":278
              , "name":"Channel Write"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":391
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"135"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":279
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":368
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"280"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":280
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"135"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"135"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":281
      , "name":"kernel_unloader_T"
      , "children":
      [
        {
          "type":"bb"
          , "id":282
          , "name":"kernel_unloader_T.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"2"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":283
          , "name":"kernel_unloader_T.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":284
          , "name":"kernel_unloader_T.B2"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"286"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":285
          , "name":"kernel_unloader_T.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"5"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"287"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":286
          , "name":"kernel_unloader_T.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":287
          , "name":"kernel_unloader_T.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
              , "II":"1"
              , "Subloops":"Yes"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":288
          , "name":"kernel_unloader_T.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":289
              , "name":"Channel Read"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":654
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Depth":"256"
                  , "Stall-free":"No"
                  , "Start Cycle":"10"
                  , "Latency":"0"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Channels"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":290
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":661
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"1024 bits"
                  , "Type":"Burst-coalesced non-aligned"
                  , "Stall-free":"No"
                  , "Start Cycle":"10"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":291
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"a.cl"
                    , "line":652
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"292"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":292
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"12"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"12"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":293
      , "name":"Intel_Internal_Collect_Autorun_Profiling"
      , "children":
      [
        {
          "type":"bb"
          , "id":294
          , "name":"Intel_Internal_Collect_Autorun_Profiling.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"1"
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":246
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"2"
            }
          ]
        }
      ]
    }
    , {
      "type":"channel"
      , "id":103
      , "name":"_AFeeder_T_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":403
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1024 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":37
      , "name":"_ALoader_T_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":403
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1024 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":27
      , "name":"_ALoader_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":204
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1024 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":231
      , "name":"_V_T_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":526
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1024 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":30
      , "name":"_V_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":204
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"1024 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":212
      , "name":"_XFeeder_T_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":482
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":10
      , "name":"_XFeeder_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":160
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":208
      , "name":"_XLoader_T_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":482
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"256"
        }
      ]
    }
    , {
      "type":"channel"
      , "id":6
      , "name":"_XLoader_channel"
      , "debug":
      [
        [
          {
            "filename":"a.cl"
            , "line":160
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Width":"32 bits"
          , "Depth":"256"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":6
      , "to":5
    }
    , {
      "from":9
      , "to":10
    }
    , {
      "from":14
      , "to":8
    }
    , {
      "from":7
      , "to":14
    }
    , {
      "from":12
      , "to":11
    }
    , {
      "from":3
      , "to":11
    }
    , {
      "from":5
      , "to":12
    }
    , {
      "from":7
      , "to":12
    }
    , {
      "from":8
      , "to":12
    }
    , {
      "from":9
      , "to":12
    }
    , {
      "from":11
      , "to":5
    }
    , {
      "from":5
      , "to":7
    }
    , {
      "from":5
      , "to":8
    }
    , {
      "from":7
      , "to":9
    }
    , {
      "from":8
      , "to":9
    }
    , {
      "from":27
      , "to":26
    }
    , {
      "from":10
      , "to":28
    }
    , {
      "from":29
      , "to":30
    }
    , {
      "from":23
      , "to":20
    }
    , {
      "from":23
      , "to":21
    }
    , {
      "from":19
      , "to":21
    }
    , {
      "from":25
      , "to":22
    }
    , {
      "from":21
      , "to":22
    }
    , {
      "from":25
      , "to":23
    }
    , {
      "from":32
      , "to":31
    }
    , {
      "from":22
      , "to":31
    }
    , {
      "from":26
      , "to":32
    }
    , {
      "from":28
      , "to":32
    }
    , {
      "from":29
      , "to":32
    }
    , {
      "from":32
      , "to":25
    }
    , {
      "from":31
      , "to":26
    }
    , {
      "from":31
      , "to":28
    }
    , {
      "from":26
      , "to":29
    }
    , {
      "from":28
      , "to":29
    }
    , {
      "from":37
      , "to":36
    }
    , {
      "from":102
      , "to":103
    }
    , {
      "from":107
      , "to":39
    }
    , {
      "from":107
      , "to":41
    }
    , {
      "from":107
      , "to":43
    }
    , {
      "from":107
      , "to":45
    }
    , {
      "from":107
      , "to":47
    }
    , {
      "from":107
      , "to":49
    }
    , {
      "from":107
      , "to":51
    }
    , {
      "from":107
      , "to":53
    }
    , {
      "from":107
      , "to":55
    }
    , {
      "from":107
      , "to":57
    }
    , {
      "from":107
      , "to":59
    }
    , {
      "from":107
      , "to":61
    }
    , {
      "from":107
      , "to":63
    }
    , {
      "from":107
      , "to":65
    }
    , {
      "from":107
      , "to":67
    }
    , {
      "from":107
      , "to":69
    }
    , {
      "from":107
      , "to":71
    }
    , {
      "from":107
      , "to":73
    }
    , {
      "from":107
      , "to":75
    }
    , {
      "from":107
      , "to":77
    }
    , {
      "from":107
      , "to":79
    }
    , {
      "from":107
      , "to":81
    }
    , {
      "from":107
      , "to":83
    }
    , {
      "from":107
      , "to":85
    }
    , {
      "from":107
      , "to":87
    }
    , {
      "from":107
      , "to":89
    }
    , {
      "from":107
      , "to":91
    }
    , {
      "from":107
      , "to":93
    }
    , {
      "from":107
      , "to":95
    }
    , {
      "from":107
      , "to":97
    }
    , {
      "from":107
      , "to":99
    }
    , {
      "from":107
      , "to":101
    }
    , {
      "from":38
      , "to":107
    }
    , {
      "from":40
      , "to":107
    }
    , {
      "from":42
      , "to":107
    }
    , {
      "from":44
      , "to":107
    }
    , {
      "from":46
      , "to":107
    }
    , {
      "from":48
      , "to":107
    }
    , {
      "from":50
      , "to":107
    }
    , {
      "from":52
      , "to":107
    }
    , {
      "from":54
      , "to":107
    }
    , {
      "from":56
      , "to":107
    }
    , {
      "from":58
      , "to":107
    }
    , {
      "from":60
      , "to":107
    }
    , {
      "from":62
      , "to":107
    }
    , {
      "from":64
      , "to":107
    }
    , {
      "from":66
      , "to":107
    }
    , {
      "from":68
      , "to":107
    }
    , {
      "from":70
      , "to":107
    }
    , {
      "from":72
      , "to":107
    }
    , {
      "from":74
      , "to":107
    }
    , {
      "from":76
      , "to":107
    }
    , {
      "from":78
      , "to":107
    }
    , {
      "from":80
      , "to":107
    }
    , {
      "from":82
      , "to":107
    }
    , {
      "from":84
      , "to":107
    }
    , {
      "from":86
      , "to":107
    }
    , {
      "from":88
      , "to":107
    }
    , {
      "from":90
      , "to":107
    }
    , {
      "from":92
      , "to":107
    }
    , {
      "from":94
      , "to":107
    }
    , {
      "from":96
      , "to":107
    }
    , {
      "from":98
      , "to":107
    }
    , {
      "from":100
      , "to":107
    }
    , {
      "from":105
      , "to":104
    }
    , {
      "from":34
      , "to":104
    }
    , {
      "from":36
      , "to":105
    }
    , {
      "from":38
      , "to":105
    }
    , {
      "from":39
      , "to":105
    }
    , {
      "from":40
      , "to":105
    }
    , {
      "from":41
      , "to":105
    }
    , {
      "from":42
      , "to":105
    }
    , {
      "from":43
      , "to":105
    }
    , {
      "from":44
      , "to":105
    }
    , {
      "from":45
      , "to":105
    }
    , {
      "from":46
      , "to":105
    }
    , {
      "from":47
      , "to":105
    }
    , {
      "from":48
      , "to":105
    }
    , {
      "from":49
      , "to":105
    }
    , {
      "from":50
      , "to":105
    }
    , {
      "from":51
      , "to":105
    }
    , {
      "from":52
      , "to":105
    }
    , {
      "from":53
      , "to":105
    }
    , {
      "from":54
      , "to":105
    }
    , {
      "from":55
      , "to":105
    }
    , {
      "from":56
      , "to":105
    }
    , {
      "from":57
      , "to":105
    }
    , {
      "from":58
      , "to":105
    }
    , {
      "from":59
      , "to":105
    }
    , {
      "from":60
      , "to":105
    }
    , {
      "from":61
      , "to":105
    }
    , {
      "from":62
      , "to":105
    }
    , {
      "from":63
      , "to":105
    }
    , {
      "from":64
      , "to":105
    }
    , {
      "from":65
      , "to":105
    }
    , {
      "from":66
      , "to":105
    }
    , {
      "from":67
      , "to":105
    }
    , {
      "from":68
      , "to":105
    }
    , {
      "from":69
      , "to":105
    }
    , {
      "from":70
      , "to":105
    }
    , {
      "from":71
      , "to":105
    }
    , {
      "from":72
      , "to":105
    }
    , {
      "from":73
      , "to":105
    }
    , {
      "from":74
      , "to":105
    }
    , {
      "from":75
      , "to":105
    }
    , {
      "from":76
      , "to":105
    }
    , {
      "from":77
      , "to":105
    }
    , {
      "from":78
      , "to":105
    }
    , {
      "from":79
      , "to":105
    }
    , {
      "from":80
      , "to":105
    }
    , {
      "from":81
      , "to":105
    }
    , {
      "from":82
      , "to":105
    }
    , {
      "from":83
      , "to":105
    }
    , {
      "from":84
      , "to":105
    }
    , {
      "from":85
      , "to":105
    }
    , {
      "from":86
      , "to":105
    }
    , {
      "from":87
      , "to":105
    }
    , {
      "from":88
      , "to":105
    }
    , {
      "from":89
      , "to":105
    }
    , {
      "from":90
      , "to":105
    }
    , {
      "from":91
      , "to":105
    }
    , {
      "from":92
      , "to":105
    }
    , {
      "from":93
      , "to":105
    }
    , {
      "from":94
      , "to":105
    }
    , {
      "from":95
      , "to":105
    }
    , {
      "from":96
      , "to":105
    }
    , {
      "from":97
      , "to":105
    }
    , {
      "from":98
      , "to":105
    }
    , {
      "from":99
      , "to":105
    }
    , {
      "from":100
      , "to":105
    }
    , {
      "from":101
      , "to":105
    }
    , {
      "from":102
      , "to":105
    }
    , {
      "from":36
      , "to":38
    }
    , {
      "from":104
      , "to":38
    }
    , {
      "from":36
      , "to":39
    }
    , {
      "from":104
      , "to":39
    }
    , {
      "from":36
      , "to":40
    }
    , {
      "from":104
      , "to":40
    }
    , {
      "from":36
      , "to":41
    }
    , {
      "from":104
      , "to":41
    }
    , {
      "from":36
      , "to":42
    }
    , {
      "from":104
      , "to":42
    }
    , {
      "from":36
      , "to":43
    }
    , {
      "from":104
      , "to":43
    }
    , {
      "from":36
      , "to":44
    }
    , {
      "from":104
      , "to":44
    }
    , {
      "from":36
      , "to":45
    }
    , {
      "from":104
      , "to":45
    }
    , {
      "from":36
      , "to":46
    }
    , {
      "from":104
      , "to":46
    }
    , {
      "from":36
      , "to":47
    }
    , {
      "from":104
      , "to":47
    }
    , {
      "from":36
      , "to":48
    }
    , {
      "from":104
      , "to":48
    }
    , {
      "from":36
      , "to":49
    }
    , {
      "from":104
      , "to":49
    }
    , {
      "from":36
      , "to":50
    }
    , {
      "from":104
      , "to":50
    }
    , {
      "from":36
      , "to":51
    }
    , {
      "from":104
      , "to":51
    }
    , {
      "from":36
      , "to":52
    }
    , {
      "from":104
      , "to":52
    }
    , {
      "from":36
      , "to":53
    }
    , {
      "from":104
      , "to":53
    }
    , {
      "from":36
      , "to":54
    }
    , {
      "from":104
      , "to":54
    }
    , {
      "from":36
      , "to":55
    }
    , {
      "from":104
      , "to":55
    }
    , {
      "from":36
      , "to":56
    }
    , {
      "from":104
      , "to":56
    }
    , {
      "from":36
      , "to":57
    }
    , {
      "from":104
      , "to":57
    }
    , {
      "from":36
      , "to":58
    }
    , {
      "from":104
      , "to":58
    }
    , {
      "from":36
      , "to":59
    }
    , {
      "from":104
      , "to":59
    }
    , {
      "from":36
      , "to":60
    }
    , {
      "from":104
      , "to":60
    }
    , {
      "from":36
      , "to":61
    }
    , {
      "from":104
      , "to":61
    }
    , {
      "from":36
      , "to":62
    }
    , {
      "from":104
      , "to":62
    }
    , {
      "from":36
      , "to":63
    }
    , {
      "from":104
      , "to":63
    }
    , {
      "from":36
      , "to":64
    }
    , {
      "from":104
      , "to":64
    }
    , {
      "from":36
      , "to":65
    }
    , {
      "from":104
      , "to":65
    }
    , {
      "from":36
      , "to":66
    }
    , {
      "from":104
      , "to":66
    }
    , {
      "from":36
      , "to":67
    }
    , {
      "from":104
      , "to":67
    }
    , {
      "from":36
      , "to":68
    }
    , {
      "from":104
      , "to":68
    }
    , {
      "from":36
      , "to":69
    }
    , {
      "from":104
      , "to":69
    }
    , {
      "from":36
      , "to":70
    }
    , {
      "from":104
      , "to":70
    }
    , {
      "from":36
      , "to":71
    }
    , {
      "from":104
      , "to":71
    }
    , {
      "from":36
      , "to":72
    }
    , {
      "from":104
      , "to":72
    }
    , {
      "from":36
      , "to":73
    }
    , {
      "from":104
      , "to":73
    }
    , {
      "from":36
      , "to":74
    }
    , {
      "from":104
      , "to":74
    }
    , {
      "from":36
      , "to":75
    }
    , {
      "from":104
      , "to":75
    }
    , {
      "from":36
      , "to":76
    }
    , {
      "from":104
      , "to":76
    }
    , {
      "from":36
      , "to":77
    }
    , {
      "from":104
      , "to":77
    }
    , {
      "from":36
      , "to":78
    }
    , {
      "from":104
      , "to":78
    }
    , {
      "from":36
      , "to":79
    }
    , {
      "from":104
      , "to":79
    }
    , {
      "from":36
      , "to":80
    }
    , {
      "from":104
      , "to":80
    }
    , {
      "from":36
      , "to":81
    }
    , {
      "from":104
      , "to":81
    }
    , {
      "from":36
      , "to":82
    }
    , {
      "from":104
      , "to":82
    }
    , {
      "from":36
      , "to":83
    }
    , {
      "from":104
      , "to":83
    }
    , {
      "from":36
      , "to":84
    }
    , {
      "from":104
      , "to":84
    }
    , {
      "from":36
      , "to":85
    }
    , {
      "from":104
      , "to":85
    }
    , {
      "from":36
      , "to":86
    }
    , {
      "from":104
      , "to":86
    }
    , {
      "from":36
      , "to":87
    }
    , {
      "from":104
      , "to":87
    }
    , {
      "from":36
      , "to":88
    }
    , {
      "from":104
      , "to":88
    }
    , {
      "from":36
      , "to":89
    }
    , {
      "from":104
      , "to":89
    }
    , {
      "from":36
      , "to":90
    }
    , {
      "from":104
      , "to":90
    }
    , {
      "from":36
      , "to":91
    }
    , {
      "from":104
      , "to":91
    }
    , {
      "from":36
      , "to":92
    }
    , {
      "from":104
      , "to":92
    }
    , {
      "from":36
      , "to":93
    }
    , {
      "from":104
      , "to":93
    }
    , {
      "from":36
      , "to":94
    }
    , {
      "from":104
      , "to":94
    }
    , {
      "from":36
      , "to":95
    }
    , {
      "from":104
      , "to":95
    }
    , {
      "from":36
      , "to":96
    }
    , {
      "from":104
      , "to":96
    }
    , {
      "from":36
      , "to":97
    }
    , {
      "from":104
      , "to":97
    }
    , {
      "from":36
      , "to":98
    }
    , {
      "from":104
      , "to":98
    }
    , {
      "from":36
      , "to":99
    }
    , {
      "from":104
      , "to":99
    }
    , {
      "from":36
      , "to":100
    }
    , {
      "from":104
      , "to":100
    }
    , {
      "from":36
      , "to":101
    }
    , {
      "from":104
      , "to":101
    }
    , {
      "from":38
      , "to":102
    }
    , {
      "from":39
      , "to":102
    }
    , {
      "from":40
      , "to":102
    }
    , {
      "from":41
      , "to":102
    }
    , {
      "from":42
      , "to":102
    }
    , {
      "from":43
      , "to":102
    }
    , {
      "from":44
      , "to":102
    }
    , {
      "from":45
      , "to":102
    }
    , {
      "from":46
      , "to":102
    }
    , {
      "from":47
      , "to":102
    }
    , {
      "from":48
      , "to":102
    }
    , {
      "from":49
      , "to":102
    }
    , {
      "from":50
      , "to":102
    }
    , {
      "from":51
      , "to":102
    }
    , {
      "from":52
      , "to":102
    }
    , {
      "from":53
      , "to":102
    }
    , {
      "from":54
      , "to":102
    }
    , {
      "from":55
      , "to":102
    }
    , {
      "from":56
      , "to":102
    }
    , {
      "from":57
      , "to":102
    }
    , {
      "from":58
      , "to":102
    }
    , {
      "from":59
      , "to":102
    }
    , {
      "from":60
      , "to":102
    }
    , {
      "from":61
      , "to":102
    }
    , {
      "from":62
      , "to":102
    }
    , {
      "from":63
      , "to":102
    }
    , {
      "from":64
      , "to":102
    }
    , {
      "from":65
      , "to":102
    }
    , {
      "from":66
      , "to":102
    }
    , {
      "from":67
      , "to":102
    }
    , {
      "from":68
      , "to":102
    }
    , {
      "from":69
      , "to":102
    }
    , {
      "from":70
      , "to":102
    }
    , {
      "from":71
      , "to":102
    }
    , {
      "from":72
      , "to":102
    }
    , {
      "from":73
      , "to":102
    }
    , {
      "from":74
      , "to":102
    }
    , {
      "from":75
      , "to":102
    }
    , {
      "from":76
      , "to":102
    }
    , {
      "from":77
      , "to":102
    }
    , {
      "from":78
      , "to":102
    }
    , {
      "from":79
      , "to":102
    }
    , {
      "from":80
      , "to":102
    }
    , {
      "from":81
      , "to":102
    }
    , {
      "from":82
      , "to":102
    }
    , {
      "from":83
      , "to":102
    }
    , {
      "from":84
      , "to":102
    }
    , {
      "from":85
      , "to":102
    }
    , {
      "from":86
      , "to":102
    }
    , {
      "from":87
      , "to":102
    }
    , {
      "from":88
      , "to":102
    }
    , {
      "from":89
      , "to":102
    }
    , {
      "from":90
      , "to":102
    }
    , {
      "from":91
      , "to":102
    }
    , {
      "from":92
      , "to":102
    }
    , {
      "from":93
      , "to":102
    }
    , {
      "from":94
      , "to":102
    }
    , {
      "from":95
      , "to":102
    }
    , {
      "from":96
      , "to":102
    }
    , {
      "from":97
      , "to":102
    }
    , {
      "from":98
      , "to":102
    }
    , {
      "from":99
      , "to":102
    }
    , {
      "from":100
      , "to":102
    }
    , {
      "from":101
      , "to":102
    }
    , {
      "from":208
      , "to":207
    }
    , {
      "from":211
      , "to":212
    }
    , {
      "from":216
      , "to":210
    }
    , {
      "from":209
      , "to":216
    }
    , {
      "from":214
      , "to":213
    }
    , {
      "from":205
      , "to":213
    }
    , {
      "from":207
      , "to":214
    }
    , {
      "from":209
      , "to":214
    }
    , {
      "from":210
      , "to":214
    }
    , {
      "from":211
      , "to":214
    }
    , {
      "from":213
      , "to":207
    }
    , {
      "from":207
      , "to":209
    }
    , {
      "from":207
      , "to":210
    }
    , {
      "from":209
      , "to":211
    }
    , {
      "from":210
      , "to":211
    }
    , {
      "from":103
      , "to":228
    }
    , {
      "from":212
      , "to":229
    }
    , {
      "from":230
      , "to":231
    }
    , {
      "from":225
      , "to":222
    }
    , {
      "from":221
      , "to":222
    }
    , {
      "from":225
      , "to":223
    }
    , {
      "from":227
      , "to":224
    }
    , {
      "from":222
      , "to":224
    }
    , {
      "from":227
      , "to":225
    }
    , {
      "from":233
      , "to":232
    }
    , {
      "from":224
      , "to":232
    }
    , {
      "from":228
      , "to":233
    }
    , {
      "from":229
      , "to":233
    }
    , {
      "from":230
      , "to":233
    }
    , {
      "from":233
      , "to":227
    }
    , {
      "from":232
      , "to":228
    }
    , {
      "from":232
      , "to":229
    }
    , {
      "from":228
      , "to":230
    }
    , {
      "from":229
      , "to":230
    }
    , {
      "from":242
      , "to":37
    }
    , {
      "from":243
      , "to":27
    }
    , {
      "from":239
      , "to":236
    }
    , {
      "from":235
      , "to":236
    }
    , {
      "from":239
      , "to":237
    }
    , {
      "from":245
      , "to":244
    }
    , {
      "from":236
      , "to":244
    }
    , {
      "from":240
      , "to":245
    }
    , {
      "from":241
      , "to":245
    }
    , {
      "from":242
      , "to":245
    }
    , {
      "from":243
      , "to":245
    }
    , {
      "from":245
      , "to":239
    }
    , {
      "from":244
      , "to":240
    }
    , {
      "from":244
      , "to":241
    }
    , {
      "from":240
      , "to":242
    }
    , {
      "from":241
      , "to":242
    }
    , {
      "from":240
      , "to":243
    }
    , {
      "from":241
      , "to":243
    }
    , {
      "from":246
      , "to":241
    }
    , {
      "from":246
      , "to":240
    }
    , {
      "from":256
      , "to":6
    }
    , {
      "from":252
      , "to":249
    }
    , {
      "from":252
      , "to":250
    }
    , {
      "from":248
      , "to":250
    }
    , {
      "from":253
      , "to":251
    }
    , {
      "from":250
      , "to":251
    }
    , {
      "from":253
      , "to":252
    }
    , {
      "from":258
      , "to":253
    }
    , {
      "from":258
      , "to":257
    }
    , {
      "from":251
      , "to":257
    }
    , {
      "from":255
      , "to":258
    }
    , {
      "from":256
      , "to":258
    }
    , {
      "from":257
      , "to":255
    }
    , {
      "from":255
      , "to":256
    }
    , {
      "from":246
      , "to":255
    }
    , {
      "from":30
      , "to":265
    }
    , {
      "from":263
      , "to":261
    }
    , {
      "from":260
      , "to":261
    }
    , {
      "from":263
      , "to":262
    }
    , {
      "from":268
      , "to":263
    }
    , {
      "from":268
      , "to":267
    }
    , {
      "from":261
      , "to":267
    }
    , {
      "from":265
      , "to":268
    }
    , {
      "from":266
      , "to":268
    }
    , {
      "from":267
      , "to":265
    }
    , {
      "from":265
      , "to":266
    }
    , {
      "from":266
      , "to":246
    }
    , {
      "from":278
      , "to":208
    }
    , {
      "from":274
      , "to":271
    }
    , {
      "from":274
      , "to":272
    }
    , {
      "from":270
      , "to":272
    }
    , {
      "from":275
      , "to":273
    }
    , {
      "from":272
      , "to":273
    }
    , {
      "from":275
      , "to":274
    }
    , {
      "from":280
      , "to":275
    }
    , {
      "from":280
      , "to":279
    }
    , {
      "from":273
      , "to":279
    }
    , {
      "from":277
      , "to":280
    }
    , {
      "from":278
      , "to":280
    }
    , {
      "from":279
      , "to":277
    }
    , {
      "from":277
      , "to":278
    }
    , {
      "from":246
      , "to":277
    }
    , {
      "from":231
      , "to":289
    }
    , {
      "from":286
      , "to":283
    }
    , {
      "from":286
      , "to":284
    }
    , {
      "from":282
      , "to":284
    }
    , {
      "from":287
      , "to":285
    }
    , {
      "from":284
      , "to":285
    }
    , {
      "from":287
      , "to":286
    }
    , {
      "from":292
      , "to":287
    }
    , {
      "from":292
      , "to":291
    }
    , {
      "from":285
      , "to":291
    }
    , {
      "from":289
      , "to":292
    }
    , {
      "from":290
      , "to":292
    }
    , {
      "from":291
      , "to":289
    }
    , {
      "from":289
      , "to":290
    }
    , {
      "from":290
      , "to":246
    }
  ]
}
