INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/giaco/projects/Reti Logiche/credibility/credibility.sim/sim_1/synth/func/xsim/test_bench_func_synth.vhd" into library xil_defaultlib
