// Seed: 1052164850
module module_0 #(
    parameter id_4 = 32'd39
) (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  parameter id_3 = "";
  wire _id_4;
  logic [1 'b0 : 1 'b0 ==  -1] id_5;
  logic [1 'b0 : 1  &  id_4] id_6 = id_4;
endmodule
module module_0 (
    output wand  id_0,
    input  tri   id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  tri1  id_4,
    input  wand  id_5,
    output tri0  id_6,
    output wire  module_1,
    input  uwire id_8,
    input  wor   id_9,
    input  uwire id_10
);
  id_12 :
  assert property (@(posedge -1) id_9)
  else $signed(35);
  ;
  module_0 modCall_1 (
      id_12,
      id_12
  );
endmodule
