module data_writePort(data_writeReg, ctrl_Rwd, ctrl_overflow, q_dmem, alu_out);
	input ctrl_Rwd, ctrl_overflow;
	input[31:0] q_dmem, alu_out;
	
	output[31:0] data_writeReg;

	wire rstatus_add, rstatus_addi, rstatus_sub;
	wire [31:0] add_overflow, sub_overflow, addi_overflow, temp_regData, overflow_regData;
	wire [31:0] result;
		
	sign_extender ext1(add_overflow, { {16{1'b0}}, 1'b1 });
	sign_extender ext2(addi_overflow, { {15{1'b0}}, 2'b10 });
	sign_extender ext3(sub_overflow, { {15{1'b0}}, 2'b11 });
	 
	///Overflow handler
		
	assign rstatus_add = alu_op[4] | alu_op[3] | alu_op[2] | alu_op[1] | alu_op[0]; //00000
	assign rstatus_sub = alu_op[4] | alu_op[3] | alu_op[2] | alu_op[1] | alu_op[0]; //00001
	assign rstatus_itype = q_imem[31] | q_imem[30] | q_imem[29] | q_imem[28] | q_imem[27];
		
	assign overflow_regData = rstatus_add ? add_overflow : sub_overflow;
	assign temp_regData = rstatus_itype ? addi_overflow : overflow_regData;
	
	///Final result
	
	assign result = overflow ? temp_regData : alu_out;
	assign data_writeReg = ctrl_Rwd ? q_dmem : result;

endmodule