#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri May  2 17:07:33 2025
# Process ID         : 11313
# Current directory  : /home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.runs/design_1_axi_noc_0_0_synth_1
# Command line       : vivado -log design_1_axi_noc_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_noc_0_0.tcl
# Log file           : /home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.runs/design_1_axi_noc_0_0_synth_1/design_1_axi_noc_0_0.vds
# Journal file       : /home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.runs/design_1_axi_noc_0_0_synth_1/vivado.jou
# Running On         : younas-Latitude-7280
# Platform           : Ubuntu
# Operating System   : Ubuntu 20.04.6 LTS
# Processor Detail   : Intel(R) Core(TM) i7-7600U CPU @ 2.80GHz
# CPU Frequency      : 3099.999 MHz
# CPU Physical cores : 2
# CPU Logical cores  : 4
# Host memory        : 16358 MB
# Swap memory        : 2147 MB
# Total Virtual      : 18506 MB
# Available Virtual  : 12651 MB
#-----------------------------------------------------------
source design_1_axi_noc_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1501.594 ; gain = 105.805 ; free physical = 5683 ; free virtual = 10309
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_noc_0_0
Command: synth_design -top design_1_axi_noc_0_0 -part xcvh1582-vsva3697-2MP-e-S -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvh1582'
INFO: [Device 21-403] Loading part xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11533
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 3356.578 ; gain = 73.875 ; free physical = 627 ; free virtual = 2160
---------------------------------------------------------------------------------
WARNING: [Synth 8-9694] invalid size of integer constant literal [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:558]
WARNING: [Synth 8-9694] invalid size of integer constant literal [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:570]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC_AXI_RPOISON', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:604]
WARNING: [Synth 8-9694] invalid size of integer constant literal [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:558]
WARNING: [Synth 8-9694] invalid size of integer constant literal [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:570]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC_AXI_RPOISON', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:604]
WARNING: [Synth 8-9694] invalid size of integer constant literal [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:558]
WARNING: [Synth 8-9694] invalid size of integer constant literal [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:570]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC_AXI_RPOISON', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:604]
WARNING: [Synth 8-9694] invalid size of integer constant literal [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:558]
WARNING: [Synth 8-9694] invalid size of integer constant literal [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:570]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC_AXI_RPOISON', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:604]
INFO: [Synth 8-11241] undeclared symbol 'HBMMC_GBL_REF_RESET_N', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2451]
INFO: [Synth 8-11241] undeclared symbol 'HBMMC_NOC_RST_N_MC_GL', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2452]
INFO: [Synth 8-11241] undeclared symbol 'HBMMC_NPI_CLK_MC_GL', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2452]
INFO: [Synth 8-11241] undeclared symbol 'HBMMC_SPARE_MC_GL', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2453]
INFO: [Synth 8-11241] undeclared symbol 'HBMMC_SYS_RST1_N_MC_GL', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2453]
INFO: [Synth 8-11241] undeclared symbol 'HBMMC_SYS_RST2_N_MC_GL', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2454]
INFO: [Synth 8-11241] undeclared symbol 'HBMMC_SYS_RST3_N_MC_GL', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2454]
INFO: [Synth 8-11241] undeclared symbol 'IF_MC2PHY_BLI_DIRECT_0_BLI_CLK', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2485]
INFO: [Synth 8-11241] undeclared symbol 'IF_MC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2486]
INFO: [Synth 8-11241] undeclared symbol 'IF_MC2PHY_BLI_DIRECT_0_NOC2PHY', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2487]
INFO: [Synth 8-11241] undeclared symbol 'IF_MC2PHY_BLI_DIRECT_0_SPARE_CTRL', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2488]
INFO: [Synth 8-11241] undeclared symbol 'IF_MC2PHY_BLI_DIRECT_1_SPARE_CTRL', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2489]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_BLI_DIRECT_0_SPARE_CTRL', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2490]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_BLI_DIRECT_1_SPARE_CTRL', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2491]
INFO: [Synth 8-11241] undeclared symbol 'IF_MC2PHY_BLI_DIRECT_1_BLI_CLK', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2492]
INFO: [Synth 8-11241] undeclared symbol 'IF_MC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2493]
INFO: [Synth 8-11241] undeclared symbol 'IF_MC2PHY_BLI_DIRECT_1_NOC2PHY', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2494]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_BLI_DIRECT_0_BLI_CLK', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2495]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2496]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_BLI_DIRECT_0_NOC2PHY', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2497]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_BLI_DIRECT_1_BLI_CLK', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2498]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2499]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_BLI_DIRECT_1_NOC2PHY', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2500]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RDY', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2501]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2502]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT_EN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2503]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2504]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID_EN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2505]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RDY', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2506]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2507]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT_EN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2508]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2509]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID_EN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2510]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RDY', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2511]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2512]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT_EN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2513]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2514]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID_EN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2515]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RDY', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2516]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2517]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT_EN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2518]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2519]
INFO: [Synth 8-11241] undeclared symbol 'IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID_EN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2520]
INFO: [Synth 8-11241] undeclared symbol 'IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2521]
INFO: [Synth 8-11241] undeclared symbol 'IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2522]
INFO: [Synth 8-11241] undeclared symbol 'IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2523]
INFO: [Synth 8-11241] undeclared symbol 'IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2524]
INFO: [Synth 8-11241] undeclared symbol 'IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2525]
INFO: [Synth 8-11241] undeclared symbol 'IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2526]
INFO: [Synth 8-11241] undeclared symbol 'IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2527]
INFO: [Synth 8-11241] undeclared symbol 'IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2528]
INFO: [Synth 8-11241] undeclared symbol 'PHY_CHNL_CORE_PWRDWN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2563]
INFO: [Synth 8-11241] undeclared symbol 'PHY_CHNL_CORE_SYS_RST1_N', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2565]
INFO: [Synth 8-11241] undeclared symbol 'PHY_CHNL_CORE_SYS_RST2_N', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2565]
INFO: [Synth 8-11241] undeclared symbol 'PHY_CHNL_CORE_SYS_RST3_N', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2566]
INFO: [Synth 8-11241] undeclared symbol 'PHY_MS_CORE_CLKOUTPHY_EN_MISC', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2997]
INFO: [Synth 8-11241] undeclared symbol 'PHY_MS_CORE_DLL_TEST_IN_MISC', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2998]
INFO: [Synth 8-11241] undeclared symbol 'PHY_MS_CORE_MCLK_MISC', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3005]
INFO: [Synth 8-11241] undeclared symbol 'PHY_MS_CORE_NOC_RST_N_MISC', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3020]
INFO: [Synth 8-11241] undeclared symbol 'PHY_MS_CORE_PWRDWN_MISC', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3037]
INFO: [Synth 8-11241] undeclared symbol 'PHY_MS_CORE_SYS_RST1_N_MISC', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3041]
INFO: [Synth 8-11241] undeclared symbol 'PHY_MS_CORE_SYS_RST2_N_MISC', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3042]
INFO: [Synth 8-11241] undeclared symbol 'PHY_MS_CORE_SYS_RST3_N_MISC', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3043]
INFO: [Synth 8-11241] undeclared symbol 'PHY_MS_CORE_CLKOUT_CCIO_MISC', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3077]
INFO: [Synth 8-11241] undeclared symbol 'PHY_MS_CORE_CLKOUT_MISC', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3078]
INFO: [Synth 8-11241] undeclared symbol 'PHY_MS_CORE_CLKOUTPHY_MISC', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3079]
INFO: [Synth 8-11241] undeclared symbol 'PHY_MS_CORE_TMUXOUT_MISC', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3166]
INFO: [Synth 8-11241] undeclared symbol 'HBM_IO_MS_CORE_DIG_IN_0', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3270]
INFO: [Synth 8-11241] undeclared symbol 'HBM_IO_MS_CORE_DIG_IN_1', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3271]
INFO: [Synth 8-11241] undeclared symbol 'HBM_IO_MS_CORE_PLL_REF_CLK', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3477]
INFO: [Synth 8-11241] undeclared symbol 'HBM_IO_MS_CORE_HBM2DFTIO_HS_TX_CLK', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3562]
INFO: [Synth 8-11241] undeclared symbol 'HBM_IO_MS_CORE_POR_B_VCCAUX_VCCINT_IO', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3563]
INFO: [Synth 8-11241] undeclared symbol 'hbm_ref_clk_0', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_wrapper.sv:226]
INFO: [Synth 8-11241] undeclared symbol 'PHY_CHNL_CORE_PHY2IOB_RDQS_OFFSET_TRNG_EN', assumed default net type 'wire' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:1423]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_noc_0_0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/synth/design_1_axi_noc_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_8be5' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_8be5_HBM00_AXI_nmu_0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0.sv:52]
INFO: [Synth 8-6157] synthesizing module 'bd_8be5_HBM00_AXI_nmu_0_top' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:71]
INFO: [Synth 8-6157] synthesizing module 'NOC_NMU_HBM2E' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:96328]
INFO: [Synth 8-6155] done synthesizing module 'NOC_NMU_HBM2E' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:96328]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_TOP_ARADDR' does not match port width (48) of module 'NOC_NMU_HBM2E' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:558]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_TOP_AWADDR' does not match port width (48) of module 'NOC_NMU_HBM2E' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:570]
WARNING: [Synth 8-7071] port 'IF_BLI_PHY_DIR_IN_PHY2BLI' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_TOP_NOC_VALID_EN' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_BLI_CLK' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_BLI_DIRECT_EN' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_NOC2PHY' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_SPARE_CTRL' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'TO_PHY' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_BLI_PHY_DIR_IN_BLI_CLK' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_BLI_PHY_DIR_IN_SPARE_CTRL' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_DFI_CLK' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_DFI_RST_N' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_PHY2NOC' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_PHY2NOC_MISC' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7023] instance 'NOC_NMU_HBM2E_INST' of module 'NOC_NMU_HBM2E' has 77 connections declared, but only 64 given [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:537]
INFO: [Synth 8-6155] done synthesizing module 'bd_8be5_HBM00_AXI_nmu_0_top' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0_top.sv:71]
WARNING: [Synth 8-689] width (12) of port connection 'NMU_WR_USR_DST' does not match port width (3) of module 'bd_8be5_HBM00_AXI_nmu_0_top' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0.sv:426]
WARNING: [Synth 8-689] width (12) of port connection 'NMU_RD_USR_DST' does not match port width (3) of module 'bd_8be5_HBM00_AXI_nmu_0_top' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0.sv:427]
INFO: [Synth 8-6155] done synthesizing module 'bd_8be5_HBM00_AXI_nmu_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_HBM00_AXI_nmu_0.sv:52]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RETURN' of module 'bd_8be5_HBM00_AXI_nmu_0' is unconnected for instance 'HBM00_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:495]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RDY' of module 'bd_8be5_HBM00_AXI_nmu_0' is unconnected for instance 'HBM00_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:495]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_FLIT' of module 'bd_8be5_HBM00_AXI_nmu_0' is unconnected for instance 'HBM00_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:495]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_VALID' of module 'bd_8be5_HBM00_AXI_nmu_0' is unconnected for instance 'HBM00_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:495]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RDY' of module 'bd_8be5_HBM00_AXI_nmu_0' is unconnected for instance 'HBM00_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:495]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_FLIT' of module 'bd_8be5_HBM00_AXI_nmu_0' is unconnected for instance 'HBM00_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:495]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_VALID' of module 'bd_8be5_HBM00_AXI_nmu_0' is unconnected for instance 'HBM00_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:495]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RETURN' of module 'bd_8be5_HBM00_AXI_nmu_0' is unconnected for instance 'HBM00_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:495]
WARNING: [Synth 8-7071] port 'NMU' of module 'bd_8be5_HBM00_AXI_nmu_0' is unconnected for instance 'HBM00_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:495]
WARNING: [Synth 8-7023] instance 'HBM00_AXI_nmu' of module 'bd_8be5_HBM00_AXI_nmu_0' has 52 connections declared, but only 43 given [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:495]
INFO: [Synth 8-6157] synthesizing module 'bd_8be5_HBM01_AXI_nmu_0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0.sv:52]
INFO: [Synth 8-6157] synthesizing module 'bd_8be5_HBM01_AXI_nmu_0_top' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:71]
INFO: [Synth 8-6157] synthesizing module 'NOC_NMU_HBM2E__parameterized0' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:96328]
INFO: [Synth 8-6155] done synthesizing module 'NOC_NMU_HBM2E__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:96328]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_TOP_ARADDR' does not match port width (48) of module 'NOC_NMU_HBM2E__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:558]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_TOP_AWADDR' does not match port width (48) of module 'NOC_NMU_HBM2E__parameterized0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:570]
WARNING: [Synth 8-7071] port 'IF_BLI_PHY_DIR_IN_PHY2BLI' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_TOP_NOC_VALID_EN' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_BLI_CLK' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_BLI_DIRECT_EN' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_NOC2PHY' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_SPARE_CTRL' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'TO_PHY' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_BLI_PHY_DIR_IN_BLI_CLK' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_BLI_PHY_DIR_IN_SPARE_CTRL' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_DFI_CLK' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_DFI_RST_N' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_PHY2NOC' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_PHY2NOC_MISC' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7023] instance 'NOC_NMU_HBM2E_INST' of module 'NOC_NMU_HBM2E' has 77 connections declared, but only 64 given [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:537]
INFO: [Synth 8-6155] done synthesizing module 'bd_8be5_HBM01_AXI_nmu_0_top' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0_top.sv:71]
WARNING: [Synth 8-689] width (12) of port connection 'NMU_WR_USR_DST' does not match port width (3) of module 'bd_8be5_HBM01_AXI_nmu_0_top' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0.sv:426]
WARNING: [Synth 8-689] width (12) of port connection 'NMU_RD_USR_DST' does not match port width (3) of module 'bd_8be5_HBM01_AXI_nmu_0_top' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0.sv:427]
INFO: [Synth 8-6155] done synthesizing module 'bd_8be5_HBM01_AXI_nmu_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_HBM01_AXI_nmu_0.sv:52]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RETURN' of module 'bd_8be5_HBM01_AXI_nmu_0' is unconnected for instance 'HBM01_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:540]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RDY' of module 'bd_8be5_HBM01_AXI_nmu_0' is unconnected for instance 'HBM01_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:540]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_FLIT' of module 'bd_8be5_HBM01_AXI_nmu_0' is unconnected for instance 'HBM01_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:540]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_VALID' of module 'bd_8be5_HBM01_AXI_nmu_0' is unconnected for instance 'HBM01_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:540]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RDY' of module 'bd_8be5_HBM01_AXI_nmu_0' is unconnected for instance 'HBM01_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:540]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_FLIT' of module 'bd_8be5_HBM01_AXI_nmu_0' is unconnected for instance 'HBM01_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:540]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_VALID' of module 'bd_8be5_HBM01_AXI_nmu_0' is unconnected for instance 'HBM01_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:540]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RETURN' of module 'bd_8be5_HBM01_AXI_nmu_0' is unconnected for instance 'HBM01_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:540]
WARNING: [Synth 8-7071] port 'NMU' of module 'bd_8be5_HBM01_AXI_nmu_0' is unconnected for instance 'HBM01_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:540]
WARNING: [Synth 8-7023] instance 'HBM01_AXI_nmu' of module 'bd_8be5_HBM01_AXI_nmu_0' has 52 connections declared, but only 43 given [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:540]
INFO: [Synth 8-6157] synthesizing module 'bd_8be5_HBM02_AXI_nmu_0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0.sv:52]
INFO: [Synth 8-6157] synthesizing module 'bd_8be5_HBM02_AXI_nmu_0_top' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:71]
INFO: [Synth 8-6157] synthesizing module 'NOC_NMU_HBM2E__parameterized1' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:96328]
INFO: [Synth 8-6155] done synthesizing module 'NOC_NMU_HBM2E__parameterized1' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:96328]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_TOP_ARADDR' does not match port width (48) of module 'NOC_NMU_HBM2E__parameterized1' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:558]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_TOP_AWADDR' does not match port width (48) of module 'NOC_NMU_HBM2E__parameterized1' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:570]
WARNING: [Synth 8-7071] port 'IF_BLI_PHY_DIR_IN_PHY2BLI' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_TOP_NOC_VALID_EN' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_BLI_CLK' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_BLI_DIRECT_EN' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_NOC2PHY' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_SPARE_CTRL' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'TO_PHY' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_BLI_PHY_DIR_IN_BLI_CLK' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_BLI_PHY_DIR_IN_SPARE_CTRL' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_DFI_CLK' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_DFI_RST_N' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_PHY2NOC' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_PHY2NOC_MISC' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7023] instance 'NOC_NMU_HBM2E_INST' of module 'NOC_NMU_HBM2E' has 77 connections declared, but only 64 given [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:537]
INFO: [Synth 8-6155] done synthesizing module 'bd_8be5_HBM02_AXI_nmu_0_top' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0_top.sv:71]
WARNING: [Synth 8-689] width (12) of port connection 'NMU_WR_USR_DST' does not match port width (3) of module 'bd_8be5_HBM02_AXI_nmu_0_top' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0.sv:426]
WARNING: [Synth 8-689] width (12) of port connection 'NMU_RD_USR_DST' does not match port width (3) of module 'bd_8be5_HBM02_AXI_nmu_0_top' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0.sv:427]
INFO: [Synth 8-6155] done synthesizing module 'bd_8be5_HBM02_AXI_nmu_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_HBM02_AXI_nmu_0.sv:52]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RETURN' of module 'bd_8be5_HBM02_AXI_nmu_0' is unconnected for instance 'HBM02_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:585]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RDY' of module 'bd_8be5_HBM02_AXI_nmu_0' is unconnected for instance 'HBM02_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:585]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_FLIT' of module 'bd_8be5_HBM02_AXI_nmu_0' is unconnected for instance 'HBM02_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:585]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_VALID' of module 'bd_8be5_HBM02_AXI_nmu_0' is unconnected for instance 'HBM02_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:585]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RDY' of module 'bd_8be5_HBM02_AXI_nmu_0' is unconnected for instance 'HBM02_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:585]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_FLIT' of module 'bd_8be5_HBM02_AXI_nmu_0' is unconnected for instance 'HBM02_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:585]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_VALID' of module 'bd_8be5_HBM02_AXI_nmu_0' is unconnected for instance 'HBM02_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:585]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RETURN' of module 'bd_8be5_HBM02_AXI_nmu_0' is unconnected for instance 'HBM02_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:585]
WARNING: [Synth 8-7071] port 'NMU' of module 'bd_8be5_HBM02_AXI_nmu_0' is unconnected for instance 'HBM02_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:585]
WARNING: [Synth 8-7023] instance 'HBM02_AXI_nmu' of module 'bd_8be5_HBM02_AXI_nmu_0' has 52 connections declared, but only 43 given [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:585]
INFO: [Synth 8-6157] synthesizing module 'bd_8be5_HBM03_AXI_nmu_0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0.sv:52]
INFO: [Synth 8-6157] synthesizing module 'bd_8be5_HBM03_AXI_nmu_0_top' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:71]
INFO: [Synth 8-6157] synthesizing module 'NOC_NMU_HBM2E__parameterized2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:96328]
INFO: [Synth 8-6155] done synthesizing module 'NOC_NMU_HBM2E__parameterized2' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:96328]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_TOP_ARADDR' does not match port width (48) of module 'NOC_NMU_HBM2E__parameterized2' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:558]
WARNING: [Synth 8-689] width (96) of port connection 'IF_NOC_AXI_TOP_AWADDR' does not match port width (48) of module 'NOC_NMU_HBM2E__parameterized2' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:570]
WARNING: [Synth 8-7071] port 'IF_BLI_PHY_DIR_IN_PHY2BLI' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_TOP_NOC_VALID_EN' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_BLI_CLK' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_BLI_DIRECT_EN' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_NOC2PHY' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_SPARE_CTRL' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'TO_PHY' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_BLI_PHY_DIR_IN_BLI_CLK' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_BLI_PHY_DIR_IN_SPARE_CTRL' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_DFI_CLK' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_DFI_RST_N' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_PHY2NOC' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7071] port 'IF_NOC_PHY_DIR_OUT_PHY2NOC_MISC' of module 'NOC_NMU_HBM2E' is unconnected for instance 'NOC_NMU_HBM2E_INST' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:537]
WARNING: [Synth 8-7023] instance 'NOC_NMU_HBM2E_INST' of module 'NOC_NMU_HBM2E' has 77 connections declared, but only 64 given [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:537]
INFO: [Synth 8-6155] done synthesizing module 'bd_8be5_HBM03_AXI_nmu_0_top' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0_top.sv:71]
WARNING: [Synth 8-689] width (12) of port connection 'NMU_WR_USR_DST' does not match port width (3) of module 'bd_8be5_HBM03_AXI_nmu_0_top' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0.sv:426]
WARNING: [Synth 8-689] width (12) of port connection 'NMU_RD_USR_DST' does not match port width (3) of module 'bd_8be5_HBM03_AXI_nmu_0_top' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0.sv:427]
INFO: [Synth 8-6155] done synthesizing module 'bd_8be5_HBM03_AXI_nmu_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_HBM03_AXI_nmu_0.sv:52]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RETURN' of module 'bd_8be5_HBM03_AXI_nmu_0' is unconnected for instance 'HBM03_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:630]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RDY' of module 'bd_8be5_HBM03_AXI_nmu_0' is unconnected for instance 'HBM03_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:630]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_FLIT' of module 'bd_8be5_HBM03_AXI_nmu_0' is unconnected for instance 'HBM03_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:630]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_VALID' of module 'bd_8be5_HBM03_AXI_nmu_0' is unconnected for instance 'HBM03_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:630]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_CREDIT_RDY' of module 'bd_8be5_HBM03_AXI_nmu_0' is unconnected for instance 'HBM03_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:630]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_FLIT' of module 'bd_8be5_HBM03_AXI_nmu_0' is unconnected for instance 'HBM03_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:630]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_IN_NOC_VALID' of module 'bd_8be5_HBM03_AXI_nmu_0' is unconnected for instance 'HBM03_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:630]
WARNING: [Synth 8-7071] port 'IF_NOC_NPP_OUT_NOC_CREDIT_RETURN' of module 'bd_8be5_HBM03_AXI_nmu_0' is unconnected for instance 'HBM03_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:630]
WARNING: [Synth 8-7071] port 'NMU' of module 'bd_8be5_HBM03_AXI_nmu_0' is unconnected for instance 'HBM03_AXI_nmu' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:630]
WARNING: [Synth 8-7023] instance 'HBM03_AXI_nmu' of module 'bd_8be5_HBM03_AXI_nmu_0' has 52 connections declared, but only 43 given [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:630]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:675]
INFO: [Synth 8-6157] synthesizing module 'bd_8be5_MC_hbmc_0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0.sv:49]
INFO: [Synth 8-6157] synthesizing module 'bd_8be5_MC_hbmc_0_top_wrapper' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_wrapper.sv:28]
INFO: [Synth 8-6157] synthesizing module 'bd_8be5_MC_hbmc_0_top_unisim_stack0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:29]
INFO: [Synth 8-6157] synthesizing module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:9]
INFO: [Synth 8-6157] synthesizing module 'HBM_PHY_CHNL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:66782]
INFO: [Synth 8-6155] done synthesizing module 'HBM_PHY_CHNL' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:66782]
WARNING: [Synth 8-689] width (154) of port connection 'IF_MC2PHY_BLI_DIRECT_0_PHY2NOC' does not match port width (150) of module 'HBM_PHY_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:1329]
WARNING: [Synth 8-689] width (154) of port connection 'IF_MC2PHY_BLI_DIRECT_1_PHY2NOC' does not match port width (150) of module 'HBM_PHY_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:1332]
WARNING: [Synth 8-689] width (154) of port connection 'IF_NOC2PHY_BLI_DIRECT_0_PHY2NOC' does not match port width (150) of module 'HBM_PHY_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:1335]
WARNING: [Synth 8-689] width (154) of port connection 'IF_NOC2PHY_BLI_DIRECT_1_PHY2NOC' does not match port width (150) of module 'HBM_PHY_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:1338]
WARNING: [Synth 8-689] width (1) of port connection 'PHY_CHNL_CORE_PHY2IOB_RDQS_OFFSET_TRNG_EN' does not match port width (4) of module 'HBM_PHY_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:1423]
INFO: [Synth 8-6157] synthesizing module 'HBM_MC' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:64603]
INFO: [Synth 8-6155] done synthesizing module 'HBM_MC' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:64603]
INFO: [Synth 8-6157] synthesizing module 'HBM_IO_CHNL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:63057]
INFO: [Synth 8-6155] done synthesizing module 'HBM_IO_CHNL' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:63057]
WARNING: [Synth 8-689] width (1) of port connection 'HBM_IO_CHNL_CORE_PHY2RDQS_OFFSET_TRNG_EN' does not match port width (4) of module 'HBM_IO_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:2163]
INFO: [Synth 8-6155] done synthesizing module 'HBM_CHNL' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:9]
WARNING: [Synth 8-689] width (1) of port connection 'HBMMC_SPARE_MC_GL' does not match port width (3) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2453]
WARNING: [Synth 8-689] width (1) of port connection 'IF_MC2PHY_BLI_DIRECT_0_NOC2PHY' does not match port width (287) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2487]
WARNING: [Synth 8-689] width (1) of port connection 'IF_MC2PHY_BLI_DIRECT_0_SPARE_CTRL' does not match port width (4) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2488]
WARNING: [Synth 8-689] width (1) of port connection 'IF_MC2PHY_BLI_DIRECT_1_SPARE_CTRL' does not match port width (4) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2489]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC2PHY_BLI_DIRECT_0_SPARE_CTRL' does not match port width (4) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2490]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC2PHY_BLI_DIRECT_1_SPARE_CTRL' does not match port width (4) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2491]
WARNING: [Synth 8-689] width (1) of port connection 'IF_MC2PHY_BLI_DIRECT_1_NOC2PHY' does not match port width (287) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2494]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC2PHY_BLI_DIRECT_0_NOC2PHY' does not match port width (287) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2497]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC2PHY_BLI_DIRECT_1_NOC2PHY' does not match port width (287) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2500]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT' does not match port width (182) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2502]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID' does not match port width (8) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2504]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT' does not match port width (182) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2507]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID' does not match port width (8) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2509]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT' does not match port width (182) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2512]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID' does not match port width (8) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2514]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT' does not match port width (182) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2517]
WARNING: [Synth 8-689] width (1) of port connection 'IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID' does not match port width (8) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2519]
WARNING: [Synth 8-689] width (1) of port connection 'IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN' does not match port width (8) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2521]
WARNING: [Synth 8-689] width (1) of port connection 'IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN' does not match port width (8) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2523]
WARNING: [Synth 8-689] width (1) of port connection 'IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN' does not match port width (8) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2525]
WARNING: [Synth 8-689] width (1) of port connection 'IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN' does not match port width (8) of module 'HBM_CHNL' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2527]
WARNING: [Synth 8-7071] port 'CH0_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOCOUT' of module 'HBM_CHNL' is unconnected for instance 'I_hbm_chnl0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2419]
WARNING: [Synth 8-7071] port 'CH0_HBMMC_NOC_FLIT_EN_MC_NOC2MC_IN' of module 'HBM_CHNL' is unconnected for instance 'I_hbm_chnl0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2419]
WARNING: [Synth 8-7071] port 'CH0_HBMMC_NOC_VALID_EN_MC_NOC2MC_IN' of module 'HBM_CHNL' is unconnected for instance 'I_hbm_chnl0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2419]
WARNING: [Synth 8-7071] port 'CH1_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOCOUT' of module 'HBM_CHNL' is unconnected for instance 'I_hbm_chnl0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2419]
WARNING: [Synth 8-7071] port 'CH1_HBMMC_NOC_FLIT_EN_MC_NOC2MC_IN' of module 'HBM_CHNL' is unconnected for instance 'I_hbm_chnl0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2419]
WARNING: [Synth 8-7071] port 'CH1_HBMMC_NOC_VALID_EN_MC_NOC2MC_IN' of module 'HBM_CHNL' is unconnected for instance 'I_hbm_chnl0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2419]
WARNING: [Synth 8-7071] port 'CH2_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOCOUT' of module 'HBM_CHNL' is unconnected for instance 'I_hbm_chnl0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2419]
WARNING: [Synth 8-7071] port 'CH2_HBMMC_NOC_FLIT_EN_MC_NOC2MC_IN' of module 'HBM_CHNL' is unconnected for instance 'I_hbm_chnl0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2419]
WARNING: [Synth 8-7071] port 'CH2_HBMMC_NOC_VALID_EN_MC_NOC2MC_IN' of module 'HBM_CHNL' is unconnected for instance 'I_hbm_chnl0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2419]
WARNING: [Synth 8-7071] port 'CH3_HBMMC_NOC_CREDIT_RETURN_EN_MC_NOCOUT' of module 'HBM_CHNL' is unconnected for instance 'I_hbm_chnl0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2419]
WARNING: [Synth 8-7071] port 'CH3_HBMMC_NOC_FLIT_EN_MC_NOC2MC_IN' of module 'HBM_CHNL' is unconnected for instance 'I_hbm_chnl0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2419]
WARNING: [Synth 8-7071] port 'CH3_HBMMC_NOC_VALID_EN_MC_NOC2MC_IN' of module 'HBM_CHNL' is unconnected for instance 'I_hbm_chnl0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2419]
INFO: [Common 17-14] Message 'Synth 8-7071' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7023] instance 'I_hbm_chnl0' of module 'HBM_CHNL' has 448 connections declared, but only 378 given [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2419]
INFO: [Synth 8-6157] synthesizing module 'HBM_PHY_MS' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:67530]
INFO: [Synth 8-6155] done synthesizing module 'HBM_PHY_MS' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:67530]
WARNING: [Synth 8-689] width (1) of port connection 'PHY_MS_CORE_DLL_TEST_IN_MISC' does not match port width (5) of module 'HBM_PHY_MS' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2998]
WARNING: [Synth 8-689] width (4) of port connection 'CH1_PHY2IOB_TX_DATA_C' does not match port width (8) of module 'HBM_PHY_MS' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3052]
WARNING: [Synth 8-689] width (4) of port connection 'CH1_PHY2IOB_TX_DATA_T' does not match port width (8) of module 'HBM_PHY_MS' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3052]
WARNING: [Synth 8-689] width (4) of port connection 'CH2_PHY2IOB_TX_DATA_C' does not match port width (8) of module 'HBM_PHY_MS' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3054]
WARNING: [Synth 8-689] width (4) of port connection 'CH2_PHY2IOB_TX_DATA_T' does not match port width (8) of module 'HBM_PHY_MS' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3054]
WARNING: [Synth 8-689] width (4) of port connection 'CH3_PHY2IOB_TX_DATA_C' does not match port width (8) of module 'HBM_PHY_MS' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3056]
WARNING: [Synth 8-689] width (4) of port connection 'CH3_PHY2IOB_TX_DATA_T' does not match port width (8) of module 'HBM_PHY_MS' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3056]
WARNING: [Synth 8-689] width (4) of port connection 'CH4_PHY2IOB_TX_DATA_C' does not match port width (8) of module 'HBM_PHY_MS' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3058]
WARNING: [Synth 8-689] width (4) of port connection 'CH4_PHY2IOB_TX_DATA_T' does not match port width (8) of module 'HBM_PHY_MS' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3058]
WARNING: [Synth 8-689] width (4) of port connection 'CH5_PHY2IOB_TX_DATA_C' does not match port width (8) of module 'HBM_PHY_MS' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3060]
WARNING: [Synth 8-689] width (4) of port connection 'CH5_PHY2IOB_TX_DATA_T' does not match port width (8) of module 'HBM_PHY_MS' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3060]
WARNING: [Synth 8-689] width (4) of port connection 'CH6_PHY2IOB_TX_DATA_C' does not match port width (8) of module 'HBM_PHY_MS' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3062]
WARNING: [Synth 8-689] width (4) of port connection 'CH6_PHY2IOB_TX_DATA_T' does not match port width (8) of module 'HBM_PHY_MS' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3062]
WARNING: [Synth 8-689] width (4) of port connection 'CH7_PHY2IOB_TX_DATA_C' does not match port width (8) of module 'HBM_PHY_MS' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3064]
WARNING: [Synth 8-689] width (4) of port connection 'CH7_PHY2IOB_TX_DATA_T' does not match port width (8) of module 'HBM_PHY_MS' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3064]
WARNING: [Synth 8-689] width (24) of port connection 'PHY_MS_CORE_DEBUG_OUT' does not match port width (32) of module 'HBM_PHY_MS' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3081]
WARNING: [Synth 8-7023] instance 'I_hbm_phy_ms' of module 'HBM_PHY_MS' has 255 connections declared, but only 254 given [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2890]
INFO: [Synth 8-6157] synthesizing module 'HBM_IO_MS' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:63756]
INFO: [Synth 8-6155] done synthesizing module 'HBM_IO_MS' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:63756]
WARNING: [Synth 8-689] width (8) of port connection 'HBM_IO_MS_CORE_PHY2MS_SPARE' does not match port width (7) of module 'HBM_IO_MS' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3260]
WARNING: [Synth 8-689] width (1) of port connection 'HBM_IO_MS_CORE_DIG_IN_0' does not match port width (4) of module 'HBM_IO_MS' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3270]
WARNING: [Synth 8-689] width (1) of port connection 'HBM_IO_MS_CORE_DIG_IN_1' does not match port width (4) of module 'HBM_IO_MS' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3271]
WARNING: [Synth 8-7023] instance 'I_hbm_io_ms' of module 'HBM_IO_MS' has 420 connections declared, but only 418 given [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3171]
INFO: [Synth 8-6157] synthesizing module 'HPLL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75486]
INFO: [Synth 8-6155] done synthesizing module 'HPLL' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75486]
INFO: [Synth 8-6155] done synthesizing module 'bd_8be5_MC_hbmc_0_top_unisim_stack0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:29]
WARNING: [Synth 8-7023] instance 'hbm_st0' of module 'bd_8be5_MC_hbmc_0_top_unisim_stack0' has 279 connections declared, but only 41 given [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_wrapper.sv:176]
INFO: [Synth 8-6155] done synthesizing module 'bd_8be5_MC_hbmc_0_top_wrapper' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_wrapper.sv:28]
WARNING: [Synth 8-7023] instance 'inst' of module 'bd_8be5_MC_hbmc_0_top_wrapper' has 42 connections declared, but only 40 given [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0.sv:133]
INFO: [Synth 8-6155] done synthesizing module 'bd_8be5_MC_hbmc_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0.sv:49]
WARNING: [Synth 8-7023] instance 'MC_hbmc' of module 'bd_8be5_MC_hbmc_0' has 40 connections declared, but only 0 given [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:675]
INFO: [Synth 8-6157] synthesizing module 'bd_8be5_const_0_0' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_1/synth/bd_8be5_const_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_8be5_const_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_1/synth/bd_8be5_const_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_8be5' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/bd_8be5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_noc_0_0' (0#1) [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/synth/design_1_axi_noc_0_0.v:53]
WARNING: [Synth 8-3848] Net HBM_IO_CHNL_CORE_PHY2RDQS_OFFSET_TRNG_EN in module/entity HBM_CHNL does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:882]
WARNING: [Synth 8-3848] Net FROM_NOC_0 in module/entity HBM_CHNL does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:942]
WARNING: [Synth 8-3848] Net FROM_NOC_1 in module/entity HBM_CHNL does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:949]
WARNING: [Synth 8-3848] Net FROM_NOC_2 in module/entity HBM_CHNL does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:945]
WARNING: [Synth 8-3848] Net FROM_NOC_3 in module/entity HBM_CHNL does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:949]
WARNING: [Synth 8-3848] Net PHY_CHNL_CORE_DEBUG_OUT in module/entity HBM_CHNL does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:961]
WARNING: [Synth 8-3848] Net TO_PHY_0 in module/entity HBM_CHNL does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:1048]
WARNING: [Synth 8-3848] Net TO_PHY_1 in module/entity HBM_CHNL does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:1046]
WARNING: [Synth 8-3848] Net TO_PHY_2 in module/entity HBM_CHNL does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:1046]
WARNING: [Synth 8-3848] Net TO_PHY_3 in module/entity HBM_CHNL does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:1046]
WARNING: [Synth 8-3848] Net HBM_IO_CHNL_CORE_PHY2IOB_SPARE in module/entity HBM_CHNL does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:1050]
WARNING: [Synth 8-3848] Net HBM_IO_CHNL_CORE_PHY2IOB_TX_RD_TSTATE in module/entity HBM_CHNL does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ipshared/b994/hdl/Unisims/HBM_CHNL.sv:1051]
WARNING: [Synth 8-3848] Net HBMMC_GBL_REF_RESET_N in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2451]
WARNING: [Synth 8-3848] Net HBMMC_NOC_RST_N_MC_GL in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2452]
WARNING: [Synth 8-3848] Net HBMMC_NPI_CLK_MC_GL in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2452]
WARNING: [Synth 8-3848] Net HBMMC_SPARE_MC_GL in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2453]
WARNING: [Synth 8-3848] Net HBMMC_SYS_RST1_N_MC_GL in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2453]
WARNING: [Synth 8-3848] Net HBMMC_SYS_RST2_N_MC_GL in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2454]
WARNING: [Synth 8-3848] Net HBMMC_SYS_RST3_N_MC_GL in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2454]
WARNING: [Synth 8-3848] Net IF_MC2PHY_BLI_DIRECT_0_BLI_CLK in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2485]
WARNING: [Synth 8-3848] Net IF_MC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2486]
WARNING: [Synth 8-3848] Net IF_MC2PHY_BLI_DIRECT_0_NOC2PHY in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2487]
WARNING: [Synth 8-3848] Net IF_MC2PHY_BLI_DIRECT_0_SPARE_CTRL in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2488]
WARNING: [Synth 8-3848] Net IF_MC2PHY_BLI_DIRECT_1_BLI_CLK in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2492]
WARNING: [Synth 8-3848] Net IF_MC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2493]
WARNING: [Synth 8-3848] Net IF_MC2PHY_BLI_DIRECT_1_NOC2PHY in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2494]
WARNING: [Synth 8-3848] Net IF_MC2PHY_BLI_DIRECT_1_SPARE_CTRL in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2489]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_BLI_DIRECT_0_BLI_CLK in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2495]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_BLI_DIRECT_0_BLI_DIRECT_EN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2496]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_BLI_DIRECT_0_NOC2PHY in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2497]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_BLI_DIRECT_0_SPARE_CTRL in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2490]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_BLI_DIRECT_1_BLI_CLK in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2498]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_BLI_DIRECT_1_BLI_DIRECT_EN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2499]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_BLI_DIRECT_1_NOC2PHY in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2500]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_BLI_DIRECT_1_SPARE_CTRL in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2491]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_NPP_DIRECT_0_NOC_CREDIT_RDY in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2501]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2502]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_NPP_DIRECT_0_NOC_FLIT_EN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2503]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2504]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_NPP_DIRECT_0_NOC_VALID_EN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2505]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_NPP_DIRECT_1_NOC_CREDIT_RDY in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2506]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2507]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_NPP_DIRECT_1_NOC_FLIT_EN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2508]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2509]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_NPP_DIRECT_1_NOC_VALID_EN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2510]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_NPP_DIRECT_2_NOC_CREDIT_RDY in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2511]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2512]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_NPP_DIRECT_2_NOC_FLIT_EN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2513]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2514]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_NPP_DIRECT_2_NOC_VALID_EN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2515]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_NPP_DIRECT_3_NOC_CREDIT_RDY in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2516]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2517]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_NPP_DIRECT_3_NOC_FLIT_EN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2518]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2519]
WARNING: [Synth 8-3848] Net IF_NOC2PHY_NPP_DIRECT_3_NOC_VALID_EN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2520]
WARNING: [Synth 8-3848] Net IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2521]
WARNING: [Synth 8-3848] Net IF_PHY2NOC_NPP_DIRECT_0_NOC_CREDIT_RETURN_EN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2522]
WARNING: [Synth 8-3848] Net IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2523]
WARNING: [Synth 8-3848] Net IF_PHY2NOC_NPP_DIRECT_1_NOC_CREDIT_RETURN_EN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2524]
WARNING: [Synth 8-3848] Net IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2525]
WARNING: [Synth 8-3848] Net IF_PHY2NOC_NPP_DIRECT_2_NOC_CREDIT_RETURN_EN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2526]
WARNING: [Synth 8-3848] Net IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2527]
WARNING: [Synth 8-3848] Net IF_PHY2NOC_NPP_DIRECT_3_NOC_CREDIT_RETURN_EN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2528]
WARNING: [Synth 8-3848] Net PHY_CHNL_CORE_PWRDWN in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2563]
WARNING: [Synth 8-3848] Net PHY_CHNL_CORE_SYS_RST1_N in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2565]
WARNING: [Synth 8-3848] Net PHY_CHNL_CORE_SYS_RST2_N in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2565]
WARNING: [Synth 8-3848] Net PHY_CHNL_CORE_SYS_RST3_N in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:2566]
WARNING: [Synth 8-3848] Net CH1_PHY_CHNL_CORE_PHY2IOB_AW_RST_N in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:884]
WARNING: [Synth 8-3848] Net CH2_PHY_CHNL_CORE_PHY2IOB_AW_RST_N in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:942]
WARNING: [Synth 8-3848] Net CH3_PHY_CHNL_CORE_PHY2IOB_AW_RST_N in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:1000]
WARNING: [Synth 8-3848] Net CH4_PHY_CHNL_CORE_PHY2IOB_AW_RST_N in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:1059]
WARNING: [Synth 8-3848] Net CH5_PHY_CHNL_CORE_PHY2IOB_AW_RST_N in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:1117]
WARNING: [Synth 8-3848] Net CH6_PHY_CHNL_CORE_PHY2IOB_AW_RST_N in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:1175]
WARNING: [Synth 8-3848] Net CH7_PHY_CHNL_CORE_PHY2IOB_AW_RST_N in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:1233]
WARNING: [Synth 8-3848] Net HBM_IO_MS_CORE_DIG_IN_0 in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3270]
WARNING: [Synth 8-3848] Net HBM_IO_MS_CORE_DIG_IN_1 in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:3271]
WARNING: [Synth 8-3848] Net PHY_MS_CORE_PHY2MSCLK_DIS in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:1261]
WARNING: [Synth 8-3848] Net CH0_PHY_MS_CORE_ADDR_SIZE_MS_P_CH_NPI in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:815]
WARNING: [Synth 8-3848] Net CH0_PHY_MS_CORE_INTERRUPT_MS_P_CH_NPI in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:816]
WARNING: [Synth 8-3848] Net CH1_HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_AERR in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:869]
WARNING: [Synth 8-3848] Net CH1_HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DERR in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:870]
WARNING: [Synth 8-3848] Net CH1_HBM_IO_CHNL_CORE_IOB2PHY_RX_STB in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:871]
WARNING: [Synth 8-3848] Net CH1_HBM_IO_CHNL_CORE_IOB2PHY_RX_STBC in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:872]
WARNING: [Synth 8-3848] Net CH1_PHY_CHNL_CORE_PHY2IOB_TX_DATA_T in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:873]
WARNING: [Synth 8-3848] Net CH1_PHY_MS_CORE_ADDR_SIZE_MS_P_CH_NPI in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:874]
WARNING: [Synth 8-3848] Net CH1_PHY_MS_CORE_INTERRUPT_MS_P_CH_NPI in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:875]
WARNING: [Synth 8-3848] Net CH2_HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_AERR in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:927]
WARNING: [Synth 8-3848] Net CH2_HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DERR in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:928]
WARNING: [Synth 8-3848] Net CH2_HBM_IO_CHNL_CORE_IOB2PHY_RX_STB in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:929]
WARNING: [Synth 8-3848] Net CH2_HBM_IO_CHNL_CORE_IOB2PHY_RX_STBC in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:930]
WARNING: [Synth 8-3848] Net CH2_PHY_CHNL_CORE_PHY2IOB_TX_DATA_T in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:931]
WARNING: [Synth 8-3848] Net CH2_PHY_MS_CORE_ADDR_SIZE_MS_P_CH_NPI in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:932]
WARNING: [Synth 8-3848] Net CH2_PHY_MS_CORE_INTERRUPT_MS_P_CH_NPI in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:933]
WARNING: [Synth 8-3848] Net CH3_HBM_IO_CHNL_CORE_IOB2PHY_RX_AW_AERR in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:985]
WARNING: [Synth 8-3848] Net CH3_HBM_IO_CHNL_CORE_IOB2PHY_RX_DW_DERR in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:986]
WARNING: [Synth 8-3848] Net CH3_HBM_IO_CHNL_CORE_IOB2PHY_RX_STB in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:987]
WARNING: [Synth 8-3848] Net CH3_HBM_IO_CHNL_CORE_IOB2PHY_RX_STBC in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:988]
WARNING: [Synth 8-3848] Net CH3_PHY_CHNL_CORE_PHY2IOB_TX_DATA_T in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:989]
WARNING: [Synth 8-3848] Net CH3_PHY_MS_CORE_ADDR_SIZE_MS_P_CH_NPI in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:990]
WARNING: [Synth 8-3848] Net CH3_PHY_MS_CORE_INTERRUPT_MS_P_CH_NPI in module/entity bd_8be5_MC_hbmc_0_top_unisim_stack0 does not have driver. [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC_hbmc_0_top_unisim_stack0.sv:991]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port HBM_IO_CHNL_CORE_PHY2RDQS_OFFSET_TRNG_EN[3] in module HBM_CHNL is either unconnected or has no load
WARNING: [Synth 8-7129] Port HBM_IO_CHNL_CORE_PHY2RDQS_OFFSET_TRNG_EN[2] in module HBM_CHNL is either unconnected or has no load
WARNING: [Synth 8-7129] Port HBM_IO_CHNL_CORE_PHY2RDQS_OFFSET_TRNG_EN[1] in module HBM_CHNL is either unconnected or has no load
WARNING: [Synth 8-7129] Port HBM_IO_CHNL_CORE_PHY2RDQS_OFFSET_TRNG_EN[0] in module HBM_CHNL is either unconnected or has no load
WARNING: [Synth 8-7129] Port HBM_IO_MS_CORE_C4CCIO_PAD0 in module bd_8be5_MC_hbmc_0_top_unisim_stack0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port HBM_IO_MS_CORE_C4CCIO_PAD1 in module bd_8be5_MC_hbmc_0_top_unisim_stack0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port hbm_ref_clk_p_0 in module bd_8be5_MC_hbmc_0_top_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port hbm_ref_clk_n_0 in module bd_8be5_MC_hbmc_0_top_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[63] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[62] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[61] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[60] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[59] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[58] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[57] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[56] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[55] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[54] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[53] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[52] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[51] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[50] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[49] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[48] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[63] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[62] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[61] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[60] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[59] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[58] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[57] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[56] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[55] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[54] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[53] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[52] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[51] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[50] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[49] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[48] in module bd_8be5_HBM03_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_WR_USR_DST[11] in module bd_8be5_HBM03_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_WR_USR_DST[10] in module bd_8be5_HBM03_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_WR_USR_DST[9] in module bd_8be5_HBM03_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_WR_USR_DST[8] in module bd_8be5_HBM03_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_WR_USR_DST[7] in module bd_8be5_HBM03_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_WR_USR_DST[6] in module bd_8be5_HBM03_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_WR_USR_DST[5] in module bd_8be5_HBM03_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_WR_USR_DST[4] in module bd_8be5_HBM03_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_WR_USR_DST[3] in module bd_8be5_HBM03_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_RD_USR_DST[11] in module bd_8be5_HBM03_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_RD_USR_DST[10] in module bd_8be5_HBM03_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_RD_USR_DST[9] in module bd_8be5_HBM03_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_RD_USR_DST[8] in module bd_8be5_HBM03_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_RD_USR_DST[7] in module bd_8be5_HBM03_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_RD_USR_DST[6] in module bd_8be5_HBM03_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_RD_USR_DST[5] in module bd_8be5_HBM03_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_RD_USR_DST[4] in module bd_8be5_HBM03_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_RD_USR_DST[3] in module bd_8be5_HBM03_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[63] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[62] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[61] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[60] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[59] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[58] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[57] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[56] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[55] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[54] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[53] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[52] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[51] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[50] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[49] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_ARADDR[48] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[63] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[62] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[61] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[60] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[59] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[58] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[57] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[56] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[55] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[54] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[53] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[52] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[51] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[50] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[49] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port IF_NOC_AXI_AWADDR[48] in module bd_8be5_HBM02_AXI_nmu_0_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_WR_USR_DST[11] in module bd_8be5_HBM02_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_WR_USR_DST[10] in module bd_8be5_HBM02_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_WR_USR_DST[9] in module bd_8be5_HBM02_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_WR_USR_DST[8] in module bd_8be5_HBM02_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_WR_USR_DST[7] in module bd_8be5_HBM02_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_WR_USR_DST[6] in module bd_8be5_HBM02_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_WR_USR_DST[5] in module bd_8be5_HBM02_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_WR_USR_DST[4] in module bd_8be5_HBM02_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_WR_USR_DST[3] in module bd_8be5_HBM02_AXI_nmu_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NMU_RD_USR_DST[11] in module bd_8be5_HBM02_AXI_nmu_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 3448.516 ; gain = 165.812 ; free physical = 176 ; free virtual = 1643
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 3463.359 ; gain = 180.656 ; free physical = 170 ; free virtual = 1637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 3463.359 ; gain = 180.656 ; free physical = 170 ; free virtual = 1637
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3474.328 ; gain = 0.000 ; free physical = 154 ; free virtual = 1503
INFO: [Constraints 18-5720] The default GCLK Deskew mode is Off.
INFO: [Device 21-9335] Optimized delay calculation is enabled for this device.
INFO: [Constraints 18-13227] Created floorplan with Advanced Flow Feature Set
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/xdc/bd_8be5_HBM03_AXI_nmu_0.xdc] for cell 'inst/HBM03_AXI_nmu/bd_8be5_HBM03_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/xdc/bd_8be5_HBM03_AXI_nmu_0.xdc] for cell 'inst/HBM03_AXI_nmu/bd_8be5_HBM03_AXI_nmu_0_top_INST'
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/xdc/bd_8be5_HBM02_AXI_nmu_0.xdc] for cell 'inst/HBM02_AXI_nmu/bd_8be5_HBM02_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/xdc/bd_8be5_HBM02_AXI_nmu_0.xdc] for cell 'inst/HBM02_AXI_nmu/bd_8be5_HBM02_AXI_nmu_0_top_INST'
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/xdc/bd_8be5_HBM01_AXI_nmu_0.xdc] for cell 'inst/HBM01_AXI_nmu/bd_8be5_HBM01_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/xdc/bd_8be5_HBM01_AXI_nmu_0.xdc] for cell 'inst/HBM01_AXI_nmu/bd_8be5_HBM01_AXI_nmu_0_top_INST'
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/xdc/bd_8be5_HBM00_AXI_nmu_0.xdc] for cell 'inst/HBM00_AXI_nmu/bd_8be5_HBM00_AXI_nmu_0_top_INST'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/xdc/bd_8be5_HBM00_AXI_nmu_0.xdc] for cell 'inst/HBM00_AXI_nmu/bd_8be5_HBM00_AXI_nmu_0_top_INST'
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/par/bd_8be5_MC_hbmc_0_ip.xdc] for cell 'inst/MC_hbmc/inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/par/bd_8be5_MC_hbmc_0_ip.xdc] for cell 'inst/MC_hbmc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/par/bd_8be5_MC_hbmc_0_ip.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_noc_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_noc_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0_board.xdc] for cell 'inst'
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/design_1_axi_noc_0_0.xdc] for cell 'inst'
Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.runs/design_1_axi_noc_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.runs/design_1_axi_noc_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.runs/design_1_axi_noc_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_noc_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_noc_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 0 insts (0 INI), 0 paths (0 INI). After Merge: 0 insts (0 INI), 0 paths (0 INI). 0 error slaves
INFO: [Ipconfig 75-709] Read and Merge Traffic Stats:  Before Read: 0 insts (0 INI), 0 paths (0 INI). Read In: 4 insts (0 INI), 2 paths (0 INI). After Merge: 4 insts (0 INI), 2 paths (0 INI). 0 error slaves
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3704.328 ; gain = 0.000 ; free physical = 156 ; free virtual = 1227
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3710.266 ; gain = 5.938 ; free physical = 154 ; free virtual = 1224
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 3710.266 ; gain = 427.562 ; free physical = 162 ; free virtual = 1011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvh1582-vsva3697-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 3718.270 ; gain = 435.566 ; free physical = 162 ; free virtual = 1011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/HBM03_AXI_nmu/bd_8be5_HBM03_AXI_nmu_0_top_INST. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.runs/design_1_axi_noc_0_0_synth_1/dont_touch.xdc, line 29).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HBM02_AXI_nmu/bd_8be5_HBM02_AXI_nmu_0_top_INST. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.runs/design_1_axi_noc_0_0_synth_1/dont_touch.xdc, line 32).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HBM01_AXI_nmu/bd_8be5_HBM01_AXI_nmu_0_top_INST. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.runs/design_1_axi_noc_0_0_synth_1/dont_touch.xdc, line 35).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HBM00_AXI_nmu/bd_8be5_HBM00_AXI_nmu_0_top_INST. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.runs/design_1_axi_noc_0_0_synth_1/dont_touch.xdc, line 38).
Applied set_property KEEP_HIERARCHY = SOFT for inst/MC_hbmc/inst. (constraint file  /home/younas/Documents/Vivado/hbm_module_2_noc_tg_interface/hbm_module_2_noc_tg_interface.runs/design_1_axi_noc_0_0_synth_1/dont_touch.xdc, line 41).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HBM03_AXI_nmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/const_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HBM02_AXI_nmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HBM01_AXI_nmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/HBM00_AXI_nmu. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/MC_hbmc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 3718.270 ; gain = 435.566 ; free physical = 162 ; free virtual = 1011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:49 . Memory (MB): peak = 3718.270 ; gain = 435.566 ; free physical = 157 ; free virtual = 998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 7392 (col length:154)
BRAMs: 5082 (col length: RAMB18 312 RAMB36 156)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:57 . Memory (MB): peak = 3718.270 ; gain = 435.566 ; free physical = 145 ; free virtual = 456
---------------------------------------------------------------------------------
