{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 04 22:48:44 2023 " "Info: Processing started: Sat Feb 04 22:48:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Num0_12 -c Num0_12 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Num0_12 -c Num0_12 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Ck " "Info: Assuming node \"Ck\" is an undefined clock" {  } { { "Num0_1.bdf" "" { Schematic "D:/Quartus2/Ceas/Num0_1.bdf" { { 216 16 184 232 "Ck" "" } } } } { "d:/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Ck" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Ck register register inst inst 405.19 MHz Internal " "Info: Clock \"Ck\" Internal fmax is restricted to 405.19 MHz between source register \"inst\" and destination register \"inst\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.234 ns 1.234 ns 2.468 ns " "Info: fmax restricted to Clock High delay (1.234 ns) plus Clock Low delay (1.234 ns) : restricted to 2.468 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.633 ns + Longest register register " "Info: + Longest register to register delay is 0.633 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LC_X1_Y11_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y11_N3; Fanout = 2; REG Node = 'inst'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "Num0_1.bdf" "" { Schematic "D:/Quartus2/Ceas/Num0_1.bdf" { { 184 344 408 264 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.238 ns) 0.633 ns inst 2 REG LC_X1_Y11_N3 2 " "Info: 2: + IC(0.395 ns) + CELL(0.238 ns) = 0.633 ns; Loc. = LC_X1_Y11_N3; Fanout = 2; REG Node = 'inst'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { inst inst } "NODE_NAME" } } { "Num0_1.bdf" "" { Schematic "D:/Quartus2/Ceas/Num0_1.bdf" { { 184 344 408 264 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.238 ns ( 37.60 % ) " "Info: Total cell delay = 0.238 ns ( 37.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.395 ns ( 62.40 % ) " "Info: Total interconnect delay = 0.395 ns ( 62.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { inst inst } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "0.633 ns" { inst {} inst {} } { 0.000ns 0.395ns } { 0.000ns 0.238ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ck destination 2.305 ns + Shortest register " "Info: + Shortest clock path from clock \"Ck\" to destination register is 2.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns Ck 1 CLK PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_4; Fanout = 1; CLK Node = 'Ck'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ck } "NODE_NAME" } } { "Num0_1.bdf" "" { Schematic "D:/Quartus2/Ceas/Num0_1.bdf" { { 216 16 184 232 "Ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.547 ns) 2.305 ns inst 2 REG LC_X1_Y11_N3 2 " "Info: 2: + IC(0.628 ns) + CELL(0.547 ns) = 2.305 ns; Loc. = LC_X1_Y11_N3; Fanout = 2; REG Node = 'inst'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { Ck inst } "NODE_NAME" } } { "Num0_1.bdf" "" { Schematic "D:/Quartus2/Ceas/Num0_1.bdf" { { 184 344 408 264 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 72.75 % ) " "Info: Total cell delay = 1.677 ns ( 72.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.628 ns ( 27.25 % ) " "Info: Total interconnect delay = 0.628 ns ( 27.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { Ck inst } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "2.305 ns" { Ck {} Ck~out0 {} inst {} } { 0.000ns 0.000ns 0.628ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ck source 2.305 ns - Longest register " "Info: - Longest clock path from clock \"Ck\" to source register is 2.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns Ck 1 CLK PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_4; Fanout = 1; CLK Node = 'Ck'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ck } "NODE_NAME" } } { "Num0_1.bdf" "" { Schematic "D:/Quartus2/Ceas/Num0_1.bdf" { { 216 16 184 232 "Ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.547 ns) 2.305 ns inst 2 REG LC_X1_Y11_N3 2 " "Info: 2: + IC(0.628 ns) + CELL(0.547 ns) = 2.305 ns; Loc. = LC_X1_Y11_N3; Fanout = 2; REG Node = 'inst'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { Ck inst } "NODE_NAME" } } { "Num0_1.bdf" "" { Schematic "D:/Quartus2/Ceas/Num0_1.bdf" { { 184 344 408 264 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 72.75 % ) " "Info: Total cell delay = 1.677 ns ( 72.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.628 ns ( 27.25 % ) " "Info: Total interconnect delay = 0.628 ns ( 27.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { Ck inst } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "2.305 ns" { Ck {} Ck~out0 {} inst {} } { 0.000ns 0.000ns 0.628ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { Ck inst } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "2.305 ns" { Ck {} Ck~out0 {} inst {} } { 0.000ns 0.000ns 0.628ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "Num0_1.bdf" "" { Schematic "D:/Quartus2/Ceas/Num0_1.bdf" { { 184 344 408 264 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "Num0_1.bdf" "" { Schematic "D:/Quartus2/Ceas/Num0_1.bdf" { { 184 344 408 264 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { inst inst } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "0.633 ns" { inst {} inst {} } { 0.000ns 0.395ns } { 0.000ns 0.238ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { Ck inst } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "2.305 ns" { Ck {} Ck~out0 {} inst {} } { 0.000ns 0.000ns 0.628ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { inst {} } {  } {  } "" } } { "Num0_1.bdf" "" { Schematic "D:/Quartus2/Ceas/Num0_1.bdf" { { 184 344 408 264 "inst" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Ck Q0 inst 5.285 ns register " "Info: tco from clock \"Ck\" to destination pin \"Q0\" through register \"inst\" is 5.285 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Ck source 2.305 ns + Longest register " "Info: + Longest clock path from clock \"Ck\" to source register is 2.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns Ck 1 CLK PIN_4 1 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_4; Fanout = 1; CLK Node = 'Ck'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ck } "NODE_NAME" } } { "Num0_1.bdf" "" { Schematic "D:/Quartus2/Ceas/Num0_1.bdf" { { 216 16 184 232 "Ck" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.547 ns) 2.305 ns inst 2 REG LC_X1_Y11_N3 2 " "Info: 2: + IC(0.628 ns) + CELL(0.547 ns) = 2.305 ns; Loc. = LC_X1_Y11_N3; Fanout = 2; REG Node = 'inst'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.175 ns" { Ck inst } "NODE_NAME" } } { "Num0_1.bdf" "" { Schematic "D:/Quartus2/Ceas/Num0_1.bdf" { { 184 344 408 264 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 72.75 % ) " "Info: Total cell delay = 1.677 ns ( 72.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.628 ns ( 27.25 % ) " "Info: Total interconnect delay = 0.628 ns ( 27.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { Ck inst } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "2.305 ns" { Ck {} Ck~out0 {} inst {} } { 0.000ns 0.000ns 0.628ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "Num0_1.bdf" "" { Schematic "D:/Quartus2/Ceas/Num0_1.bdf" { { 184 344 408 264 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.807 ns + Longest register pin " "Info: + Longest register to pin delay is 2.807 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst 1 REG LC_X1_Y11_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y11_N3; Fanout = 2; REG Node = 'inst'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst } "NODE_NAME" } } { "Num0_1.bdf" "" { Schematic "D:/Quartus2/Ceas/Num0_1.bdf" { { 184 344 408 264 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(1.634 ns) 2.807 ns Q0 2 PIN PIN_3 0 " "Info: 2: + IC(1.173 ns) + CELL(1.634 ns) = 2.807 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'Q0'" {  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.807 ns" { inst Q0 } "NODE_NAME" } } { "Num0_1.bdf" "" { Schematic "D:/Quartus2/Ceas/Num0_1.bdf" { { -72 448 464 104 "Q0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 58.21 % ) " "Info: Total cell delay = 1.634 ns ( 58.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.173 ns ( 41.79 % ) " "Info: Total interconnect delay = 1.173 ns ( 41.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.807 ns" { inst Q0 } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "2.807 ns" { inst {} Q0 {} } { 0.000ns 1.173ns } { 0.000ns 1.634ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { Ck inst } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "2.305 ns" { Ck {} Ck~out0 {} inst {} } { 0.000ns 0.000ns 0.628ns } { 0.000ns 1.130ns 0.547ns } "" } } { "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.807 ns" { inst Q0 } "NODE_NAME" } } { "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus2/quartus/bin/Technology_Viewer.qrui" "2.807 ns" { inst {} Q0 {} } { 0.000ns 1.173ns } { 0.000ns 1.634ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 04 22:48:45 2023 " "Info: Processing ended: Sat Feb 04 22:48:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
