// Seed: 298614380
module module_0 (
    output tri1 id_0,
    output tri1 id_1,
    input  tri  id_2,
    input  wire id_3,
    output wor  id_4,
    output wor  id_5
);
  assign id_1 = id_3;
  assign id_0 = -1'b0;
  assign id_0 = id_3 || id_2;
endmodule
module module_1 (
    output tri0 id_0,
    output wor  id_1,
    id_5,
    input  wand id_2,
    input  wand id_3
);
  for (id_6 = -1; -1; id_5 = 1'h0) assign id_1 = -1;
  wire id_7;
  id_8(
      id_1
  );
  integer id_9;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_2,
      id_3,
      id_0,
      id_1
  );
  assign modCall_1.type_0 = 0;
  wire id_10, id_11;
  assign id_1 = 'h0;
endmodule
