// Seed: 2042088744
module module_0 ();
  wire id_1;
  module_2 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2#(.id_3(-1)) = -1'd0;
  assign id_2 = -1;
  assign id_2 = -1'b0;
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  supply0 id_3, id_4;
  parameter id_5 = 1;
  parameter id_6 = -1 - id_3;
  assign id_3 = -1'b0 ? ~id_4 : id_5[-1'b0];
  assign id_3 = 1;
  assign id_4 = id_6[1];
endmodule
