{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 20:48:00 2013 " "Info: Processing started: Mon Apr 01 20:48:00 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KatPro -c KatPro --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KatPro -c KatPro --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "latch_4:inst16\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"latch_4:inst16\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_4:inst16\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"latch_4:inst16\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_4:inst16\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"latch_4:inst16\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_4:inst16\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"latch_4:inst16\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[7\] " "Warning: Node \"latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[7\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[6\] " "Warning: Node \"latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[6\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[5\] " "Warning: Node \"latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[5\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[4\] " "Warning: Node \"latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[4\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ctrl\[4\] " "Info: Assuming node \"ctrl\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "gpr/gpr.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/gpr/gpr.bdf" { { 616 296 464 632 "ctrl\[7..0\]" "" } { 488 480 528 504 "ctrl\[0\]" "" } { 520 488 528 536 "ctrl\[1\]" "" } { 552 496 533 568 "ctrl\[2\]" "" } { 488 680 728 504 "ctrl\[4\]" "" } { 520 688 728 536 "ctrl\[5\]" "" } { 552 696 733 568 "ctrl\[6\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ctrl\[0\] " "Info: Assuming node \"ctrl\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "gpr/gpr.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/gpr/gpr.bdf" { { 616 296 464 632 "ctrl\[7..0\]" "" } { 488 480 528 504 "ctrl\[0\]" "" } { 520 488 528 536 "ctrl\[1\]" "" } { 552 496 533 568 "ctrl\[2\]" "" } { 488 680 728 504 "ctrl\[4\]" "" } { 520 688 728 536 "ctrl\[5\]" "" } { 552 696 733 568 "ctrl\[6\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ctrl\[1\] " "Info: Assuming node \"ctrl\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "gpr/gpr.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/gpr/gpr.bdf" { { 616 296 464 632 "ctrl\[7..0\]" "" } { 488 480 528 504 "ctrl\[0\]" "" } { 520 488 528 536 "ctrl\[1\]" "" } { 552 496 533 568 "ctrl\[2\]" "" } { 488 680 728 504 "ctrl\[4\]" "" } { 520 688 728 536 "ctrl\[5\]" "" } { 552 696 733 568 "ctrl\[6\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ctrl\[2\] " "Info: Assuming node \"ctrl\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "gpr/gpr.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/gpr/gpr.bdf" { { 616 296 464 632 "ctrl\[7..0\]" "" } { 488 480 528 504 "ctrl\[0\]" "" } { 520 488 528 536 "ctrl\[1\]" "" } { 552 496 533 568 "ctrl\[2\]" "" } { 488 680 728 504 "ctrl\[4\]" "" } { 520 688 728 536 "ctrl\[5\]" "" } { 552 696 733 568 "ctrl\[6\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[0\] " "Info: Detected ripple clock \"latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[0\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[1\] " "Info: Detected ripple clock \"latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[1\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[2\] " "Info: Detected ripple clock \"latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[2\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[3\] " "Info: Detected ripple clock \"latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[3\]\" as buffer" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst32~0 " "Info: Detected gated clock \"inst32~0\" as buffer" {  } { { "gpr/gpr.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/gpr/gpr.bdf" { { -88 1200 1264 -40 "inst32" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[3\] addr_1\[3\] ctrl\[0\] 4.732 ns register " "Info: tsu for register \"latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[3\]\" (data pin = \"addr_1\[3\]\", clock pin = \"ctrl\[0\]\") is 4.732 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.678 ns + Longest pin register " "Info: + Longest pin to register delay is 5.678 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns addr_1\[3\] 1 PIN PIN_G7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_G7; Fanout = 1; PIN Node = 'addr_1\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr_1[3] } "NODE_NAME" } } { "gpr/gpr.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/gpr/gpr.bdf" { { 72 240 408 88 "addr_1\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.589 ns) + CELL(0.272 ns) 5.678 ns latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[3\] 2 REG LCCOMB_X39_Y1_N26 2 " "Info: 2: + IC(4.589 ns) + CELL(0.272 ns) = 5.678 ns; Loc. = LCCOMB_X39_Y1_N26; Fanout = 2; REG Node = 'latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.861 ns" { addr_1[3] latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.089 ns ( 19.18 % ) " "Info: Total cell delay = 1.089 ns ( 19.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.589 ns ( 80.82 % ) " "Info: Total interconnect delay = 4.589 ns ( 80.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.678 ns" { addr_1[3] latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.678 ns" { addr_1[3] {} addr_1[3]~combout {} latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 4.589ns } { 0.000ns 0.817ns 0.272ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.518 ns + " "Info: + Micro setup delay of destination is 0.518 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ctrl\[0\] destination 1.464 ns - Shortest register " "Info: - Shortest clock path from clock \"ctrl\[0\]\" to destination register is 1.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns ctrl\[0\] 1 CLK PIN_Y2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y2; Fanout = 4; CLK Node = 'ctrl\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[0] } "NODE_NAME" } } { "gpr/gpr.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/gpr/gpr.bdf" { { 616 296 464 632 "ctrl\[7..0\]" "" } { 488 480 528 504 "ctrl\[0\]" "" } { 520 488 528 536 "ctrl\[1\]" "" } { 552 496 533 568 "ctrl\[2\]" "" } { 488 680 728 504 "ctrl\[4\]" "" } { 520 688 728 536 "ctrl\[5\]" "" } { 552 696 733 568 "ctrl\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.053 ns) 1.464 ns latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[3\] 2 REG LCCOMB_X39_Y1_N26 2 " "Info: 2: + IC(0.581 ns) + CELL(0.053 ns) = 1.464 ns; Loc. = LCCOMB_X39_Y1_N26; Fanout = 2; REG Node = 'latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { ctrl[0] latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.883 ns ( 60.31 % ) " "Info: Total cell delay = 0.883 ns ( 60.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.581 ns ( 39.69 % ) " "Info: Total interconnect delay = 0.581 ns ( 39.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { ctrl[0] latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.464 ns" { ctrl[0] {} ctrl[0]~combout {} latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 0.581ns } { 0.000ns 0.830ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.678 ns" { addr_1[3] latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.678 ns" { addr_1[3] {} addr_1[3]~combout {} latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 4.589ns } { 0.000ns 0.817ns 0.272ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.464 ns" { ctrl[0] latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.464 ns" { ctrl[0] {} ctrl[0]~combout {} latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] {} } { 0.000ns 0.000ns 0.581ns } { 0.000ns 0.830ns 0.053ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "ctrl\[0\] data_1\[5\] latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[5\] 8.921 ns register " "Info: tco from clock \"ctrl\[0\]\" to destination pin \"data_1\[5\]\" through register \"latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[5\]\" is 8.921 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ctrl\[0\] source 4.657 ns + Longest register " "Info: + Longest clock path from clock \"ctrl\[0\]\" to source register is 4.657 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns ctrl\[0\] 1 CLK PIN_Y2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y2; Fanout = 4; CLK Node = 'ctrl\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[0] } "NODE_NAME" } } { "gpr/gpr.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/gpr/gpr.bdf" { { 616 296 464 632 "ctrl\[7..0\]" "" } { 488 480 528 504 "ctrl\[0\]" "" } { 520 488 528 536 "ctrl\[1\]" "" } { 552 496 533 568 "ctrl\[2\]" "" } { 488 680 728 504 "ctrl\[4\]" "" } { 520 688 728 536 "ctrl\[5\]" "" } { 552 696 733 568 "ctrl\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.053 ns) 1.464 ns latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[3\] 2 REG LCCOMB_X39_Y1_N26 2 " "Info: 2: + IC(0.581 ns) + CELL(0.053 ns) = 1.464 ns; Loc. = LCCOMB_X39_Y1_N26; Fanout = 2; REG Node = 'latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { ctrl[0] latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.378 ns) 2.120 ns inst32~0 3 COMB LCCOMB_X39_Y1_N4 1 " "Info: 3: + IC(0.278 ns) + CELL(0.378 ns) = 2.120 ns; Loc. = LCCOMB_X39_Y1_N4; Fanout = 1; COMB Node = 'inst32~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] inst32~0 } "NODE_NAME" } } { "gpr/gpr.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/gpr/gpr.bdf" { { -88 1200 1264 -40 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.000 ns) 3.677 ns inst32~0clkctrl 4 COMB CLKCTRL_G11 8 " "Info: 4: + IC(1.557 ns) + CELL(0.000 ns) = 3.677 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'inst32~0clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { inst32~0 inst32~0clkctrl } "NODE_NAME" } } { "gpr/gpr.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/gpr/gpr.bdf" { { -88 1200 1264 -40 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.053 ns) 4.657 ns latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[5\] 5 REG LCCOMB_X26_Y1_N16 2 " "Info: 5: + IC(0.927 ns) + CELL(0.053 ns) = 4.657 ns; Loc. = LCCOMB_X26_Y1_N16; Fanout = 2; REG Node = 'latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[5\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { inst32~0clkctrl latch_8:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.314 ns ( 28.22 % ) " "Info: Total cell delay = 1.314 ns ( 28.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.343 ns ( 71.78 % ) " "Info: Total interconnect delay = 3.343 ns ( 71.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.657 ns" { ctrl[0] latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] inst32~0 inst32~0clkctrl latch_8:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.657 ns" { ctrl[0] {} ctrl[0]~combout {} latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] {} inst32~0 {} inst32~0clkctrl {} latch_8:inst|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 0.581ns 0.278ns 1.557ns 0.927ns } { 0.000ns 0.830ns 0.053ns 0.378ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.264 ns + Longest register pin " "Info: + Longest register to pin delay is 4.264 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[5\] 1 REG LCCOMB_X26_Y1_N16 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y1_N16; Fanout = 2; REG Node = 'latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[5\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch_8:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.120 ns) + CELL(2.144 ns) 4.264 ns data_1\[5\] 2 PIN PIN_N2 0 " "Info: 2: + IC(2.120 ns) + CELL(2.144 ns) = 4.264 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'data_1\[5\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.264 ns" { latch_8:inst|lpm_latch:lpm_latch_component|latches[5] data_1[5] } "NODE_NAME" } } { "gpr/gpr.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/gpr/gpr.bdf" { { -168 1144 1320 -152 "data_1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 50.28 % ) " "Info: Total cell delay = 2.144 ns ( 50.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.120 ns ( 49.72 % ) " "Info: Total interconnect delay = 2.120 ns ( 49.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.264 ns" { latch_8:inst|lpm_latch:lpm_latch_component|latches[5] data_1[5] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.264 ns" { latch_8:inst|lpm_latch:lpm_latch_component|latches[5] {} data_1[5] {} } { 0.000ns 2.120ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.657 ns" { ctrl[0] latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] inst32~0 inst32~0clkctrl latch_8:inst|lpm_latch:lpm_latch_component|latches[5] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.657 ns" { ctrl[0] {} ctrl[0]~combout {} latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] {} inst32~0 {} inst32~0clkctrl {} latch_8:inst|lpm_latch:lpm_latch_component|latches[5] {} } { 0.000ns 0.000ns 0.581ns 0.278ns 1.557ns 0.927ns } { 0.000ns 0.830ns 0.053ns 0.378ns 0.000ns 0.053ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.264 ns" { latch_8:inst|lpm_latch:lpm_latch_component|latches[5] data_1[5] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.264 ns" { latch_8:inst|lpm_latch:lpm_latch_component|latches[5] {} data_1[5] {} } { 0.000ns 2.120ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ctrl\[5\] data_2\[2\] 9.950 ns Longest " "Info: Longest tpd from source pin \"ctrl\[5\]\" to destination pin \"data_2\[2\]\" is 9.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns ctrl\[5\] 1 PIN PIN_U18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U18; Fanout = 1; PIN Node = 'ctrl\[5\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[5] } "NODE_NAME" } } { "gpr/gpr.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/gpr/gpr.bdf" { { 616 296 464 632 "ctrl\[7..0\]" "" } { 488 480 528 504 "ctrl\[0\]" "" } { 520 488 528 536 "ctrl\[1\]" "" } { 552 496 533 568 "ctrl\[2\]" "" } { 488 680 728 504 "ctrl\[4\]" "" } { 520 688 728 536 "ctrl\[5\]" "" } { 552 696 733 568 "ctrl\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.916 ns) + CELL(0.272 ns) 4.998 ns inst30 2 COMB LCCOMB_X13_Y4_N18 8 " "Info: 2: + IC(3.916 ns) + CELL(0.272 ns) = 4.998 ns; Loc. = LCCOMB_X13_Y4_N18; Fanout = 8; COMB Node = 'inst30'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.188 ns" { ctrl[5] inst30 } "NODE_NAME" } } { "gpr/gpr.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/gpr/gpr.bdf" { { 72 1240 1288 136 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.980 ns) + CELL(1.972 ns) 9.950 ns data_2\[2\] 3 PIN PIN_B7 0 " "Info: 3: + IC(2.980 ns) + CELL(1.972 ns) = 9.950 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'data_2\[2\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.952 ns" { inst30 data_2[2] } "NODE_NAME" } } { "gpr/gpr.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/gpr/gpr.bdf" { { -168 1416 1592 -152 "data_2\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.054 ns ( 30.69 % ) " "Info: Total cell delay = 3.054 ns ( 30.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.896 ns ( 69.31 % ) " "Info: Total interconnect delay = 6.896 ns ( 69.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.950 ns" { ctrl[5] inst30 data_2[2] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "9.950 ns" { ctrl[5] {} ctrl[5]~combout {} inst30 {} data_2[2] {} } { 0.000ns 0.000ns 3.916ns 2.980ns } { 0.000ns 0.810ns 0.272ns 1.972ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[4\] data_1\[4\] ctrl\[0\] -0.030 ns register " "Info: th for register \"latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[4\]\" (data pin = \"data_1\[4\]\", clock pin = \"ctrl\[0\]\") is -0.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ctrl\[0\] destination 4.658 ns + Longest register " "Info: + Longest clock path from clock \"ctrl\[0\]\" to destination register is 4.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns ctrl\[0\] 1 CLK PIN_Y2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y2; Fanout = 4; CLK Node = 'ctrl\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl[0] } "NODE_NAME" } } { "gpr/gpr.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/gpr/gpr.bdf" { { 616 296 464 632 "ctrl\[7..0\]" "" } { 488 480 528 504 "ctrl\[0\]" "" } { 520 488 528 536 "ctrl\[1\]" "" } { 552 496 533 568 "ctrl\[2\]" "" } { 488 680 728 504 "ctrl\[4\]" "" } { 520 688 728 536 "ctrl\[5\]" "" } { 552 696 733 568 "ctrl\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.053 ns) 1.464 ns latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[3\] 2 REG LCCOMB_X39_Y1_N26 2 " "Info: 2: + IC(0.581 ns) + CELL(0.053 ns) = 1.464 ns; Loc. = LCCOMB_X39_Y1_N26; Fanout = 2; REG Node = 'latch_4:inst15\|lpm_latch:lpm_latch_component\|latches\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { ctrl[0] latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.378 ns) 2.120 ns inst32~0 3 COMB LCCOMB_X39_Y1_N4 1 " "Info: 3: + IC(0.278 ns) + CELL(0.378 ns) = 2.120 ns; Loc. = LCCOMB_X39_Y1_N4; Fanout = 1; COMB Node = 'inst32~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.656 ns" { latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] inst32~0 } "NODE_NAME" } } { "gpr/gpr.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/gpr/gpr.bdf" { { -88 1200 1264 -40 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.000 ns) 3.677 ns inst32~0clkctrl 4 COMB CLKCTRL_G11 8 " "Info: 4: + IC(1.557 ns) + CELL(0.000 ns) = 3.677 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'inst32~0clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { inst32~0 inst32~0clkctrl } "NODE_NAME" } } { "gpr/gpr.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/gpr/gpr.bdf" { { -88 1200 1264 -40 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.053 ns) 4.658 ns latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[4\] 5 REG LCCOMB_X39_Y8_N16 2 " "Info: 5: + IC(0.928 ns) + CELL(0.053 ns) = 4.658 ns; Loc. = LCCOMB_X39_Y8_N16; Fanout = 2; REG Node = 'latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[4\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.981 ns" { inst32~0clkctrl latch_8:inst|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.314 ns ( 28.21 % ) " "Info: Total cell delay = 1.314 ns ( 28.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.344 ns ( 71.79 % ) " "Info: Total interconnect delay = 3.344 ns ( 71.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.658 ns" { ctrl[0] latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] inst32~0 inst32~0clkctrl latch_8:inst|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.658 ns" { ctrl[0] {} ctrl[0]~combout {} latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] {} inst32~0 {} inst32~0clkctrl {} latch_8:inst|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 0.581ns 0.278ns 1.557ns 0.928ns } { 0.000ns 0.830ns 0.053ns 0.378ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.688 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.688 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data_1\[4\] 1 PIN PIN_R2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_R2; Fanout = 1; PIN Node = 'data_1\[4\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_1[4] } "NODE_NAME" } } { "gpr/gpr.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/gpr/gpr.bdf" { { -168 1144 1320 -152 "data_1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns data_1~3 2 COMB IOC_X40_Y8_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = IOC_X40_Y8_N3; Fanout = 1; COMB Node = 'data_1~3'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { data_1[4] data_1~3 } "NODE_NAME" } } { "gpr/gpr.bdf" "" { Schematic "C:/Users/Shturman/Documents/GitHub/course-project-processor/gpr/gpr.bdf" { { -168 1144 1320 -152 "data_1\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.501 ns) + CELL(0.357 ns) 4.688 ns latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[4\] 3 REG LCCOMB_X39_Y8_N16 2 " "Info: 3: + IC(3.501 ns) + CELL(0.357 ns) = 4.688 ns; Loc. = LCCOMB_X39_Y8_N16; Fanout = 2; REG Node = 'latch_8:inst\|lpm_latch:lpm_latch_component\|latches\[4\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.858 ns" { data_1~3 latch_8:inst|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.187 ns ( 25.32 % ) " "Info: Total cell delay = 1.187 ns ( 25.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.501 ns ( 74.68 % ) " "Info: Total interconnect delay = 3.501 ns ( 74.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.688 ns" { data_1[4] data_1~3 latch_8:inst|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.688 ns" { data_1[4] {} data_1~3 {} latch_8:inst|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 3.501ns } { 0.000ns 0.830ns 0.357ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.658 ns" { ctrl[0] latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] inst32~0 inst32~0clkctrl latch_8:inst|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.658 ns" { ctrl[0] {} ctrl[0]~combout {} latch_4:inst15|lpm_latch:lpm_latch_component|latches[3] {} inst32~0 {} inst32~0clkctrl {} latch_8:inst|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 0.581ns 0.278ns 1.557ns 0.928ns } { 0.000ns 0.830ns 0.053ns 0.378ns 0.000ns 0.053ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.688 ns" { data_1[4] data_1~3 latch_8:inst|lpm_latch:lpm_latch_component|latches[4] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.688 ns" { data_1[4] {} data_1~3 {} latch_8:inst|lpm_latch:lpm_latch_component|latches[4] {} } { 0.000ns 0.000ns 3.501ns } { 0.000ns 0.830ns 0.357ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 01 20:48:01 2013 " "Info: Processing ended: Mon Apr 01 20:48:01 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
