var group__uart__registers =
[
    [ "Register Offsets", "group__UART__Register__Offsets.html", "group__UART__Register__Offsets" ],
    [ "UART_CTRL", "group__UART__CTRL.html", "group__UART__CTRL" ],
    [ "UART_THRESH_CTRL", "group__UART__THRESH__CTRL.html", "group__UART__THRESH__CTRL" ],
    [ "UART_STATUS", "group__UART__STATUS.html", "group__UART__STATUS" ],
    [ "UART_INT_EN", "group__UART__INT__EN.html", "group__UART__INT__EN" ],
    [ "UART_INT_FL", "group__UART__INT__FL.html", "group__UART__INT__FL" ],
    [ "UART_BAUD0", "group__UART__BAUD0.html", "group__UART__BAUD0" ],
    [ "UART_BAUD1", "group__UART__BAUD1.html", "group__UART__BAUD1" ],
    [ "UART_FIFO", "group__UART__FIFO.html", "group__UART__FIFO" ],
    [ "UART_DMA", "group__UART__DMA.html", "group__UART__DMA" ],
    [ "UART_TX_FIFO", "group__UART__TX__FIFO.html", "group__UART__TX__FIFO" ],
    [ "mxc_uart_regs_t", "structmxc__uart__regs__t.html", [
      [ "ctrl", "structmxc__uart__regs__t.html#ac83f829f778be11ab5bfae7f7f5e18a5", null ],
      [ "thresh_ctrl", "structmxc__uart__regs__t.html#a1d690df16fc63efee16083325c6e825d", null ],
      [ "status", "structmxc__uart__regs__t.html#a3766e1a576f2bbc8afcf2888cf67a657", null ],
      [ "int_en", "structmxc__uart__regs__t.html#a0472317b1fc5e3022c2f7d3489a91524", null ],
      [ "int_fl", "structmxc__uart__regs__t.html#aca2dbb139bffbd1e52cfacd02c38eb46", null ],
      [ "baud0", "structmxc__uart__regs__t.html#a8d1ee5f15adf137a3e49387428029b92", null ],
      [ "baud1", "structmxc__uart__regs__t.html#ac5e0e67d1af815c24d1fa602727e7811", null ],
      [ "fifo", "structmxc__uart__regs__t.html#adac2e943b5c2bf2f289181b1bced2d06", null ],
      [ "dma", "structmxc__uart__regs__t.html#acde0a8841a0ffc15ca28a4e49cb38e1e", null ],
      [ "tx_fifo", "structmxc__uart__regs__t.html#a64f1d854472d4efb9131ac5fea240582", null ]
    ] ]
];