
C:\work\projects\Project_Safety_Hat\src\RTBot\Debug\RTBot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000089a8  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003b4  08008b90  08008b90  00018b90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08008f44  08008f44  00018f44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08008f4c  08008f4c  00018f4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08008f50  08008f50  00018f50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000006cc  20000000  08008f54  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00003584  200006cc  08009620  000206cc  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20003c50  08009620  00023c50  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000206cc  2**0
                  CONTENTS, READONLY
 10 .debug_line   00007486  00000000  00000000  000206f5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   00014357  00000000  00000000  00027b7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00003ef2  00000000  00000000  0003bed2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000f80  00000000  00000000  0003fdc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000011e0  00000000  00000000  00040d48  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0000a5b9  00000000  00000000  00041f28  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00004eda  00000000  00000000  0004c4e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007e  00000000  00000000  000513bb  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000035f4  00000000  00000000  0005143c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200006cc 	.word	0x200006cc
 8000204:	00000000 	.word	0x00000000
 8000208:	08008b78 	.word	0x08008b78

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200006d0 	.word	0x200006d0
 8000224:	08008b78 	.word	0x08008b78

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000376:	f1a4 0401 	sub.w	r4, r4, #1
 800037a:	d1e9      	bne.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f092 0f00 	teq	r2, #0
 8000522:	bf14      	ite	ne
 8000524:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e720      	b.n	800037c <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aedc 	beq.w	800032a <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6c1      	b.n	800032a <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b982 	b.w	8000e74 <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b8c:	468c      	mov	ip, r1
 8000b8e:	460c      	mov	r4, r1
 8000b90:	4605      	mov	r5, r0
 8000b92:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8000b94:	2b00      	cmp	r3, #0
 8000b96:	d14f      	bne.n	8000c38 <__udivmoddi4+0xb0>
 8000b98:	428a      	cmp	r2, r1
 8000b9a:	4617      	mov	r7, r2
 8000b9c:	d96b      	bls.n	8000c76 <__udivmoddi4+0xee>
 8000b9e:	fab2 fe82 	clz	lr, r2
 8000ba2:	f1be 0f00 	cmp.w	lr, #0
 8000ba6:	d00b      	beq.n	8000bc0 <__udivmoddi4+0x38>
 8000ba8:	f1ce 0520 	rsb	r5, lr, #32
 8000bac:	fa20 f505 	lsr.w	r5, r0, r5
 8000bb0:	fa01 f30e 	lsl.w	r3, r1, lr
 8000bb4:	ea45 0c03 	orr.w	ip, r5, r3
 8000bb8:	fa02 f70e 	lsl.w	r7, r2, lr
 8000bbc:	fa00 f50e 	lsl.w	r5, r0, lr
 8000bc0:	0c39      	lsrs	r1, r7, #16
 8000bc2:	fbbc f0f1 	udiv	r0, ip, r1
 8000bc6:	b2ba      	uxth	r2, r7
 8000bc8:	fb01 c310 	mls	r3, r1, r0, ip
 8000bcc:	fb00 f802 	mul.w	r8, r0, r2
 8000bd0:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 8000bd4:	ea4c 4403 	orr.w	r4, ip, r3, lsl #16
 8000bd8:	45a0      	cmp	r8, r4
 8000bda:	d909      	bls.n	8000bf0 <__udivmoddi4+0x68>
 8000bdc:	19e4      	adds	r4, r4, r7
 8000bde:	f100 33ff 	add.w	r3, r0, #4294967295
 8000be2:	f080 8128 	bcs.w	8000e36 <__udivmoddi4+0x2ae>
 8000be6:	45a0      	cmp	r8, r4
 8000be8:	f240 8125 	bls.w	8000e36 <__udivmoddi4+0x2ae>
 8000bec:	3802      	subs	r0, #2
 8000bee:	443c      	add	r4, r7
 8000bf0:	ebc8 0404 	rsb	r4, r8, r4
 8000bf4:	fbb4 f3f1 	udiv	r3, r4, r1
 8000bf8:	fb01 4c13 	mls	ip, r1, r3, r4
 8000bfc:	fb03 f202 	mul.w	r2, r3, r2
 8000c00:	b2ac      	uxth	r4, r5
 8000c02:	ea44 410c 	orr.w	r1, r4, ip, lsl #16
 8000c06:	428a      	cmp	r2, r1
 8000c08:	d909      	bls.n	8000c1e <__udivmoddi4+0x96>
 8000c0a:	19c9      	adds	r1, r1, r7
 8000c0c:	f103 34ff 	add.w	r4, r3, #4294967295
 8000c10:	f080 810f 	bcs.w	8000e32 <__udivmoddi4+0x2aa>
 8000c14:	428a      	cmp	r2, r1
 8000c16:	f240 810c 	bls.w	8000e32 <__udivmoddi4+0x2aa>
 8000c1a:	3b02      	subs	r3, #2
 8000c1c:	4439      	add	r1, r7
 8000c1e:	1a8a      	subs	r2, r1, r2
 8000c20:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c24:	2100      	movs	r1, #0
 8000c26:	2e00      	cmp	r6, #0
 8000c28:	d063      	beq.n	8000cf2 <__udivmoddi4+0x16a>
 8000c2a:	fa22 f20e 	lsr.w	r2, r2, lr
 8000c2e:	2300      	movs	r3, #0
 8000c30:	e886 000c 	stmia.w	r6, {r2, r3}
 8000c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c38:	428b      	cmp	r3, r1
 8000c3a:	d907      	bls.n	8000c4c <__udivmoddi4+0xc4>
 8000c3c:	2e00      	cmp	r6, #0
 8000c3e:	d056      	beq.n	8000cee <__udivmoddi4+0x166>
 8000c40:	2100      	movs	r1, #0
 8000c42:	e886 0011 	stmia.w	r6, {r0, r4}
 8000c46:	4608      	mov	r0, r1
 8000c48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c4c:	fab3 f183 	clz	r1, r3
 8000c50:	2900      	cmp	r1, #0
 8000c52:	f040 8093 	bne.w	8000d7c <__udivmoddi4+0x1f4>
 8000c56:	42a3      	cmp	r3, r4
 8000c58:	d302      	bcc.n	8000c60 <__udivmoddi4+0xd8>
 8000c5a:	4282      	cmp	r2, r0
 8000c5c:	f200 80fe 	bhi.w	8000e5c <__udivmoddi4+0x2d4>
 8000c60:	1a85      	subs	r5, r0, r2
 8000c62:	eb64 0303 	sbc.w	r3, r4, r3
 8000c66:	469c      	mov	ip, r3
 8000c68:	2001      	movs	r0, #1
 8000c6a:	2e00      	cmp	r6, #0
 8000c6c:	d041      	beq.n	8000cf2 <__udivmoddi4+0x16a>
 8000c6e:	e886 1020 	stmia.w	r6, {r5, ip}
 8000c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000c76:	b912      	cbnz	r2, 8000c7e <__udivmoddi4+0xf6>
 8000c78:	2701      	movs	r7, #1
 8000c7a:	fbb7 f7f2 	udiv	r7, r7, r2
 8000c7e:	fab7 fe87 	clz	lr, r7
 8000c82:	f1be 0f00 	cmp.w	lr, #0
 8000c86:	d136      	bne.n	8000cf6 <__udivmoddi4+0x16e>
 8000c88:	1be4      	subs	r4, r4, r7
 8000c8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c8e:	fa1f f987 	uxth.w	r9, r7
 8000c92:	2101      	movs	r1, #1
 8000c94:	fbb4 f3f8 	udiv	r3, r4, r8
 8000c98:	fb08 4413 	mls	r4, r8, r3, r4
 8000c9c:	fb09 f203 	mul.w	r2, r9, r3
 8000ca0:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 8000ca4:	ea4c 4404 	orr.w	r4, ip, r4, lsl #16
 8000ca8:	42a2      	cmp	r2, r4
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0x134>
 8000cac:	19e4      	adds	r4, r4, r7
 8000cae:	f103 30ff 	add.w	r0, r3, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0x132>
 8000cb4:	42a2      	cmp	r2, r4
 8000cb6:	f200 80d3 	bhi.w	8000e60 <__udivmoddi4+0x2d8>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	1aa4      	subs	r4, r4, r2
 8000cbe:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cc2:	fb08 4810 	mls	r8, r8, r0, r4
 8000cc6:	fb09 f900 	mul.w	r9, r9, r0
 8000cca:	b2ac      	uxth	r4, r5
 8000ccc:	ea44 4208 	orr.w	r2, r4, r8, lsl #16
 8000cd0:	4591      	cmp	r9, r2
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x15c>
 8000cd4:	19d2      	adds	r2, r2, r7
 8000cd6:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x15a>
 8000cdc:	4591      	cmp	r9, r2
 8000cde:	f200 80ba 	bhi.w	8000e56 <__udivmoddi4+0x2ce>
 8000ce2:	4620      	mov	r0, r4
 8000ce4:	ebc9 0202 	rsb	r2, r9, r2
 8000ce8:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000cec:	e79b      	b.n	8000c26 <__udivmoddi4+0x9e>
 8000cee:	4631      	mov	r1, r6
 8000cf0:	4630      	mov	r0, r6
 8000cf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000cf6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000cfa:	f1ce 0c20 	rsb	ip, lr, #32
 8000cfe:	fa24 f30c 	lsr.w	r3, r4, ip
 8000d02:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d06:	fbb3 faf8 	udiv	sl, r3, r8
 8000d0a:	fa1f f987 	uxth.w	r9, r7
 8000d0e:	fb08 351a 	mls	r5, r8, sl, r3
 8000d12:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000d16:	fa04 f40e 	lsl.w	r4, r4, lr
 8000d1a:	fb0a fb09 	mul.w	fp, sl, r9
 8000d1e:	ea4c 0c04 	orr.w	ip, ip, r4
 8000d22:	ea4f 421c 	mov.w	r2, ip, lsr #16
 8000d26:	ea42 4305 	orr.w	r3, r2, r5, lsl #16
 8000d2a:	459b      	cmp	fp, r3
 8000d2c:	fa00 f50e 	lsl.w	r5, r0, lr
 8000d30:	d90a      	bls.n	8000d48 <__udivmoddi4+0x1c0>
 8000d32:	19db      	adds	r3, r3, r7
 8000d34:	f10a 32ff 	add.w	r2, sl, #4294967295
 8000d38:	f080 808b 	bcs.w	8000e52 <__udivmoddi4+0x2ca>
 8000d3c:	459b      	cmp	fp, r3
 8000d3e:	f240 8088 	bls.w	8000e52 <__udivmoddi4+0x2ca>
 8000d42:	f1aa 0a02 	sub.w	sl, sl, #2
 8000d46:	443b      	add	r3, r7
 8000d48:	ebcb 0303 	rsb	r3, fp, r3
 8000d4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d50:	fb08 3310 	mls	r3, r8, r0, r3
 8000d54:	fb00 f409 	mul.w	r4, r0, r9
 8000d58:	fa1f fc8c 	uxth.w	ip, ip
 8000d5c:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
 8000d60:	429c      	cmp	r4, r3
 8000d62:	d907      	bls.n	8000d74 <__udivmoddi4+0x1ec>
 8000d64:	19db      	adds	r3, r3, r7
 8000d66:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d6a:	d26e      	bcs.n	8000e4a <__udivmoddi4+0x2c2>
 8000d6c:	429c      	cmp	r4, r3
 8000d6e:	d96c      	bls.n	8000e4a <__udivmoddi4+0x2c2>
 8000d70:	3802      	subs	r0, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1b1c      	subs	r4, r3, r4
 8000d76:	ea40 410a 	orr.w	r1, r0, sl, lsl #16
 8000d7a:	e78b      	b.n	8000c94 <__udivmoddi4+0x10c>
 8000d7c:	f1c1 0e20 	rsb	lr, r1, #32
 8000d80:	408b      	lsls	r3, r1
 8000d82:	fa22 fc0e 	lsr.w	ip, r2, lr
 8000d86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d8a:	fa24 f70e 	lsr.w	r7, r4, lr
 8000d8e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d92:	fbb7 faf9 	udiv	sl, r7, r9
 8000d96:	fa1f f38c 	uxth.w	r3, ip
 8000d9a:	fb09 771a 	mls	r7, r9, sl, r7
 8000d9e:	fa20 f80e 	lsr.w	r8, r0, lr
 8000da2:	408c      	lsls	r4, r1
 8000da4:	fb0a f503 	mul.w	r5, sl, r3
 8000da8:	ea48 0404 	orr.w	r4, r8, r4
 8000dac:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8000db0:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
 8000db4:	42bd      	cmp	r5, r7
 8000db6:	fa02 f201 	lsl.w	r2, r2, r1
 8000dba:	fa00 fb01 	lsl.w	fp, r0, r1
 8000dbe:	d909      	bls.n	8000dd4 <__udivmoddi4+0x24c>
 8000dc0:	eb17 070c 	adds.w	r7, r7, ip
 8000dc4:	f10a 30ff 	add.w	r0, sl, #4294967295
 8000dc8:	d241      	bcs.n	8000e4e <__udivmoddi4+0x2c6>
 8000dca:	42bd      	cmp	r5, r7
 8000dcc:	d93f      	bls.n	8000e4e <__udivmoddi4+0x2c6>
 8000dce:	f1aa 0a02 	sub.w	sl, sl, #2
 8000dd2:	4467      	add	r7, ip
 8000dd4:	1b7f      	subs	r7, r7, r5
 8000dd6:	fbb7 f5f9 	udiv	r5, r7, r9
 8000dda:	fb09 7715 	mls	r7, r9, r5, r7
 8000dde:	fb05 f303 	mul.w	r3, r5, r3
 8000de2:	b2a4      	uxth	r4, r4
 8000de4:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8000de8:	42bb      	cmp	r3, r7
 8000dea:	d908      	bls.n	8000dfe <__udivmoddi4+0x276>
 8000dec:	eb17 070c 	adds.w	r7, r7, ip
 8000df0:	f105 30ff 	add.w	r0, r5, #4294967295
 8000df4:	d227      	bcs.n	8000e46 <__udivmoddi4+0x2be>
 8000df6:	42bb      	cmp	r3, r7
 8000df8:	d925      	bls.n	8000e46 <__udivmoddi4+0x2be>
 8000dfa:	3d02      	subs	r5, #2
 8000dfc:	4467      	add	r7, ip
 8000dfe:	ea45 400a 	orr.w	r0, r5, sl, lsl #16
 8000e02:	fba0 8902 	umull	r8, r9, r0, r2
 8000e06:	1aff      	subs	r7, r7, r3
 8000e08:	454f      	cmp	r7, r9
 8000e0a:	4645      	mov	r5, r8
 8000e0c:	464c      	mov	r4, r9
 8000e0e:	d314      	bcc.n	8000e3a <__udivmoddi4+0x2b2>
 8000e10:	d029      	beq.n	8000e66 <__udivmoddi4+0x2de>
 8000e12:	b366      	cbz	r6, 8000e6e <__udivmoddi4+0x2e6>
 8000e14:	ebbb 0305 	subs.w	r3, fp, r5
 8000e18:	eb67 0704 	sbc.w	r7, r7, r4
 8000e1c:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000e20:	40cb      	lsrs	r3, r1
 8000e22:	40cf      	lsrs	r7, r1
 8000e24:	ea4e 0303 	orr.w	r3, lr, r3
 8000e28:	e886 0088 	stmia.w	r6, {r3, r7}
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000e32:	4623      	mov	r3, r4
 8000e34:	e6f3      	b.n	8000c1e <__udivmoddi4+0x96>
 8000e36:	4618      	mov	r0, r3
 8000e38:	e6da      	b.n	8000bf0 <__udivmoddi4+0x68>
 8000e3a:	ebb8 0502 	subs.w	r5, r8, r2
 8000e3e:	eb69 040c 	sbc.w	r4, r9, ip
 8000e42:	3801      	subs	r0, #1
 8000e44:	e7e5      	b.n	8000e12 <__udivmoddi4+0x28a>
 8000e46:	4605      	mov	r5, r0
 8000e48:	e7d9      	b.n	8000dfe <__udivmoddi4+0x276>
 8000e4a:	4610      	mov	r0, r2
 8000e4c:	e792      	b.n	8000d74 <__udivmoddi4+0x1ec>
 8000e4e:	4682      	mov	sl, r0
 8000e50:	e7c0      	b.n	8000dd4 <__udivmoddi4+0x24c>
 8000e52:	4692      	mov	sl, r2
 8000e54:	e778      	b.n	8000d48 <__udivmoddi4+0x1c0>
 8000e56:	3802      	subs	r0, #2
 8000e58:	443a      	add	r2, r7
 8000e5a:	e743      	b.n	8000ce4 <__udivmoddi4+0x15c>
 8000e5c:	4608      	mov	r0, r1
 8000e5e:	e704      	b.n	8000c6a <__udivmoddi4+0xe2>
 8000e60:	3b02      	subs	r3, #2
 8000e62:	443c      	add	r4, r7
 8000e64:	e72a      	b.n	8000cbc <__udivmoddi4+0x134>
 8000e66:	45c3      	cmp	fp, r8
 8000e68:	d3e7      	bcc.n	8000e3a <__udivmoddi4+0x2b2>
 8000e6a:	463c      	mov	r4, r7
 8000e6c:	e7d1      	b.n	8000e12 <__udivmoddi4+0x28a>
 8000e6e:	4631      	mov	r1, r6
 8000e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000e74 <__aeabi_idiv0>:
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop

08000e78 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000e78:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000e7a:	e003      	b.n	8000e84 <LoopCopyDataInit>

08000e7c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000e7c:	4b0b      	ldr	r3, [pc, #44]	; (8000eac <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000e7e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000e80:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000e82:	3104      	adds	r1, #4

08000e84 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000e84:	480a      	ldr	r0, [pc, #40]	; (8000eb0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000e86:	4b0b      	ldr	r3, [pc, #44]	; (8000eb4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000e88:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000e8a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000e8c:	d3f6      	bcc.n	8000e7c <CopyDataInit>
  ldr r2, =_sbss
 8000e8e:	4a0a      	ldr	r2, [pc, #40]	; (8000eb8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000e90:	e002      	b.n	8000e98 <LoopFillZerobss>

08000e92 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000e92:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000e94:	f842 3b04 	str.w	r3, [r2], #4

08000e98 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000e98:	4b08      	ldr	r3, [pc, #32]	; (8000ebc <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000e9a:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000e9c:	d3f9      	bcc.n	8000e92 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000e9e:	f003 fbff 	bl	80046a0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000ea2:	f004 f9c1 	bl	8005228 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000ea6:	f003 fb67 	bl	8004578 <main>
  bx lr
 8000eaa:	4770      	bx	lr
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 8000eac:	08008f54 	.word	0x08008f54
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 8000eb0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000eb4:	200006cc 	.word	0x200006cc
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 8000eb8:	200006cc 	.word	0x200006cc
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 8000ebc:	20003c50 	.word	0x20003c50

08000ec0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ec0:	e7fe      	b.n	8000ec0 <ADC1_2_IRQHandler>

08000ec2 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ec2:	b510      	push	{r4, lr}
 8000ec4:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000ec6:	f001 f8e7 	bl	8002098 <HAL_RCC_GetHCLKFreq>
 8000eca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ece:	fbb0 f0f3 	udiv	r0, r0, r3
 8000ed2:	f000 f887 	bl	8000fe4 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	4621      	mov	r1, r4
 8000eda:	f04f 30ff 	mov.w	r0, #4294967295
 8000ede:	f000 f841 	bl	8000f64 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8000ee2:	2000      	movs	r0, #0
 8000ee4:	bd10      	pop	{r4, pc}
	...

08000ee8 <HAL_Init>:
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ee8:	4a06      	ldr	r2, [pc, #24]	; (8000f04 <HAL_Init+0x1c>)
  *        In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000eea:	b508      	push	{r3, lr}
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000eec:	6813      	ldr	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000eee:	2003      	movs	r0, #3
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ef0:	f043 0310 	orr.w	r3, r3, #16
 8000ef4:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ef6:	f000 f823 	bl	8000f40 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000efa:	200f      	movs	r0, #15
 8000efc:	f7ff ffe1 	bl	8000ec2 <HAL_InitTick>
  /* Init the low level hardware */
//  HAL_MspInit();

  /* Return function status */
  return HAL_OK;
}
 8000f00:	2000      	movs	r0, #0
 8000f02:	bd08      	pop	{r3, pc}
 8000f04:	40022000 	.word	0x40022000

08000f08 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000f08:	4a02      	ldr	r2, [pc, #8]	; (8000f14 <HAL_IncTick+0xc>)
 8000f0a:	6813      	ldr	r3, [r2, #0]
 8000f0c:	3301      	adds	r3, #1
 8000f0e:	6013      	str	r3, [r2, #0]
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	200006e8 	.word	0x200006e8

08000f18 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000f18:	4b01      	ldr	r3, [pc, #4]	; (8000f20 <HAL_GetTick+0x8>)
 8000f1a:	6818      	ldr	r0, [r3, #0]
}
 8000f1c:	4770      	bx	lr
 8000f1e:	bf00      	nop
 8000f20:	200006e8 	.word	0x200006e8

08000f24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000f24:	b513      	push	{r0, r1, r4, lr}
 8000f26:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 8000f28:	f7ff fff6 	bl	8000f18 <HAL_GetTick>
 8000f2c:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8000f2e:	f7ff fff3 	bl	8000f18 <HAL_GetTick>
 8000f32:	9b01      	ldr	r3, [sp, #4]
 8000f34:	1b00      	subs	r0, r0, r4
 8000f36:	4298      	cmp	r0, r3
 8000f38:	d3f9      	bcc.n	8000f2e <HAL_Delay+0xa>
  {
  }
}
 8000f3a:	b002      	add	sp, #8
 8000f3c:	bd10      	pop	{r4, pc}
	...

08000f40 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f40:	4a07      	ldr	r2, [pc, #28]	; (8000f60 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000f42:	0200      	lsls	r0, r0, #8
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f44:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 8000f46:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8000f4a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000f4e:	041b      	lsls	r3, r3, #16
 8000f50:	0c1b      	lsrs	r3, r3, #16
 8000f52:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f56:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f5a:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8000f5c:	60d3      	str	r3, [r2, #12]
 8000f5e:	4770      	bx	lr
 8000f60:	e000ed00 	.word	0xe000ed00

08000f64 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f64:	4b17      	ldr	r3, [pc, #92]	; (8000fc4 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f66:	b530      	push	{r4, r5, lr}
 8000f68:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f6a:	f3c3 2302 	ubfx	r3, r3, #8, #3
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f6e:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f72:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f74:	2c04      	cmp	r4, #4
 8000f76:	bf28      	it	cs
 8000f78:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f7a:	2d06      	cmp	r5, #6

  return (
 8000f7c:	f04f 0501 	mov.w	r5, #1
 8000f80:	fa05 f404 	lsl.w	r4, r5, r4
 8000f84:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f88:	bf8c      	ite	hi
 8000f8a:	3b03      	subhi	r3, #3
 8000f8c:	2300      	movls	r3, #0

  return (
 8000f8e:	400c      	ands	r4, r1
 8000f90:	409c      	lsls	r4, r3
 8000f92:	fa05 f303 	lsl.w	r3, r5, r3
 8000f96:	3b01      	subs	r3, #1
 8000f98:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8000f9a:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8000f9c:	ea42 0204 	orr.w	r2, r2, r4
 8000fa0:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa4:	bfaf      	iteee	ge
 8000fa6:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000faa:	4b07      	ldrlt	r3, [pc, #28]	; (8000fc8 <HAL_NVIC_SetPriority+0x64>)
 8000fac:	f000 000f 	andlt.w	r0, r0, #15
 8000fb0:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fb2:	bfa5      	ittet	ge
 8000fb4:	b2d2      	uxtbge	r2, r2
 8000fb6:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fba:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fbc:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000fc0:	bd30      	pop	{r4, r5, pc}
 8000fc2:	bf00      	nop
 8000fc4:	e000ed00 	.word	0xe000ed00
 8000fc8:	e000ed14 	.word	0xe000ed14

08000fcc <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000fcc:	0942      	lsrs	r2, r0, #5
 8000fce:	2301      	movs	r3, #1
 8000fd0:	f000 001f 	and.w	r0, r0, #31
 8000fd4:	fa03 f000 	lsl.w	r0, r3, r0
 8000fd8:	4b01      	ldr	r3, [pc, #4]	; (8000fe0 <HAL_NVIC_EnableIRQ+0x14>)
 8000fda:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000fde:	4770      	bx	lr
 8000fe0:	e000e100 	.word	0xe000e100

08000fe4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000fea:	d20a      	bcs.n	8001002 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fec:	4b06      	ldr	r3, [pc, #24]	; (8001008 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fee:	4a07      	ldr	r2, [pc, #28]	; (800100c <HAL_SYSTICK_Config+0x28>)
 8000ff0:	21f0      	movs	r1, #240	; 0xf0
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ff2:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ff4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ff8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ffa:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ffc:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 8001002:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	e000e010 	.word	0xe000e010
 800100c:	e000ed00 	.word	0xe000ed00

08001010 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001010:	4b04      	ldr	r3, [pc, #16]	; (8001024 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001012:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001014:	681a      	ldr	r2, [r3, #0]
 8001016:	bf0c      	ite	eq
 8001018:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800101c:	f022 0204 	bicne.w	r2, r2, #4
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	4770      	bx	lr
 8001024:	e000e010 	.word	0xe000e010

08001028 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001028:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;
  uint32_t config = 0x00;
 800102c:	2400      	movs	r4, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800102e:	4626      	mov	r6, r4
 8001030:	4b6a      	ldr	r3, [pc, #424]	; (80011dc <HAL_GPIO_Init+0x1b4>)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001032:	f8df e1b0 	ldr.w	lr, [pc, #432]	; 80011e4 <HAL_GPIO_Init+0x1bc>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001036:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 80011e8 <HAL_GPIO_Init+0x1c0>

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800103a:	2201      	movs	r2, #1
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if (iocurrent == ioposition)
 800103c:	680d      	ldr	r5, [r1, #0]

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800103e:	40b2      	lsls	r2, r6
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if (iocurrent == ioposition)
 8001040:	ea32 0505 	bics.w	r5, r2, r5
 8001044:	f040 80c2 	bne.w	80011cc <HAL_GPIO_Init+0x1a4>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001048:	684d      	ldr	r5, [r1, #4]
 800104a:	2d12      	cmp	r5, #18
 800104c:	d02b      	beq.n	80010a6 <HAL_GPIO_Init+0x7e>
 800104e:	d80e      	bhi.n	800106e <HAL_GPIO_Init+0x46>
 8001050:	2d02      	cmp	r5, #2
 8001052:	d025      	beq.n	80010a0 <HAL_GPIO_Init+0x78>
 8001054:	d804      	bhi.n	8001060 <HAL_GPIO_Init+0x38>
 8001056:	b34d      	cbz	r5, 80010ac <HAL_GPIO_Init+0x84>
 8001058:	2d01      	cmp	r5, #1
 800105a:	d130      	bne.n	80010be <HAL_GPIO_Init+0x96>
      {
        /* If we are configuring the pin in OUTPUT push-pull mode */
        case GPIO_MODE_OUTPUT_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800105c:	68cc      	ldr	r4, [r1, #12]
          break;
 800105e:	e02e      	b.n	80010be <HAL_GPIO_Init+0x96>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001060:	2d03      	cmp	r5, #3
 8001062:	d01b      	beq.n	800109c <HAL_GPIO_Init+0x74>
 8001064:	2d11      	cmp	r5, #17
 8001066:	d12a      	bne.n	80010be <HAL_GPIO_Init+0x96>
          
        /* If we are configuring the pin in OUTPUT open-drain mode */
        case GPIO_MODE_OUTPUT_OD:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001068:	68cc      	ldr	r4, [r1, #12]
 800106a:	3404      	adds	r4, #4
          break;
 800106c:	e027      	b.n	80010be <HAL_GPIO_Init+0x96>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800106e:	4565      	cmp	r5, ip
 8001070:	d01c      	beq.n	80010ac <HAL_GPIO_Init+0x84>
 8001072:	d806      	bhi.n	8001082 <HAL_GPIO_Init+0x5a>
 8001074:	f8df 8174 	ldr.w	r8, [pc, #372]	; 80011ec <HAL_GPIO_Init+0x1c4>
 8001078:	4545      	cmp	r5, r8
 800107a:	d017      	beq.n	80010ac <HAL_GPIO_Init+0x84>
 800107c:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 8001080:	e009      	b.n	8001096 <HAL_GPIO_Init+0x6e>
 8001082:	f8df 816c 	ldr.w	r8, [pc, #364]	; 80011f0 <HAL_GPIO_Init+0x1c8>
 8001086:	4545      	cmp	r5, r8
 8001088:	d010      	beq.n	80010ac <HAL_GPIO_Init+0x84>
 800108a:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 800108e:	4545      	cmp	r5, r8
 8001090:	d00c      	beq.n	80010ac <HAL_GPIO_Init+0x84>
 8001092:	f5a8 1880 	sub.w	r8, r8, #1048576	; 0x100000
 8001096:	4545      	cmp	r5, r8
 8001098:	d111      	bne.n	80010be <HAL_GPIO_Init+0x96>
 800109a:	e007      	b.n	80010ac <HAL_GPIO_Init+0x84>
          }
          break; 
          
        /* If we are configuring the pin in INPUT analog mode */
        case GPIO_MODE_ANALOG:
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800109c:	2400      	movs	r4, #0
 800109e:	e00e      	b.n	80010be <HAL_GPIO_Init+0x96>
          
        /* If we are configuring the pin in ALTERNATE FUNCTION push-pull mode */
        case GPIO_MODE_AF_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80010a0:	68cc      	ldr	r4, [r1, #12]
 80010a2:	3408      	adds	r4, #8
          break;
 80010a4:	e00b      	b.n	80010be <HAL_GPIO_Init+0x96>
          
        /* If we are configuring the pin in ALTERNATE FUNCTION open-drain mode */
        case GPIO_MODE_AF_OD:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80010a6:	68cc      	ldr	r4, [r1, #12]
 80010a8:	340c      	adds	r4, #12
          break;
 80010aa:	e008      	b.n	80010be <HAL_GPIO_Init+0x96>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if(GPIO_Init->Pull == GPIO_NOPULL)
 80010ac:	688c      	ldr	r4, [r1, #8]
 80010ae:	b12c      	cbz	r4, 80010bc <HAL_GPIO_Init+0x94>
          {  
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 80010b0:	2c01      	cmp	r4, #1
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
            
            /* Set the corresponding ODR bit */
            GPIOx->BSRR = ioposition;
 80010b2:	bf0c      	ite	eq
 80010b4:	6102      	streq	r2, [r0, #16]
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
            
            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 80010b6:	6142      	strne	r2, [r0, #20]
            /* Set the corresponding ODR bit */
            GPIOx->BSRR = ioposition;
          }
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80010b8:	2408      	movs	r4, #8
 80010ba:	e000      	b.n	80010be <HAL_GPIO_Init+0x96>
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if(GPIO_Init->Pull == GPIO_NOPULL)
          {  
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80010bc:	2404      	movs	r4, #4
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80010be:	2aff      	cmp	r2, #255	; 0xff
 80010c0:	bf97      	itett	ls
 80010c2:	4683      	movls	fp, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 80010c4:	f1a6 0508 	subhi.w	r5, r6, #8
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80010c8:	f8d0 9000 	ldrls.w	r9, [r0]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 80010cc:	00b5      	lslls	r5, r6, #2
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80010ce:	bf84      	itt	hi
 80010d0:	f8d0 9004 	ldrhi.w	r9, [r0, #4]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 80010d4:	00ad      	lslhi	r5, r5, #2
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 80010d6:	f04f 080f 	mov.w	r8, #15
 80010da:	fa08 fa05 	lsl.w	sl, r8, r5
 80010de:	ea29 090a 	bic.w	r9, r9, sl
 80010e2:	fa04 f505 	lsl.w	r5, r4, r5
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80010e6:	bf88      	it	hi
 80010e8:	f100 0b04 	addhi.w	fp, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 80010ec:	ea49 0505 	orr.w	r5, r9, r5
 80010f0:	f8cb 5000 	str.w	r5, [fp]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80010f4:	f8d1 9004 	ldr.w	r9, [r1, #4]
 80010f8:	f019 5f80 	tst.w	r9, #268435456	; 0x10000000
 80010fc:	d066      	beq.n	80011cc <HAL_GPIO_Init+0x1a4>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80010fe:	4d38      	ldr	r5, [pc, #224]	; (80011e0 <HAL_GPIO_Init+0x1b8>)
 8001100:	4f37      	ldr	r7, [pc, #220]	; (80011e0 <HAL_GPIO_Init+0x1b8>)
 8001102:	69ad      	ldr	r5, [r5, #24]
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001104:	f006 0a03 	and.w	sl, r6, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001108:	f045 0501 	orr.w	r5, r5, #1
 800110c:	61bd      	str	r5, [r7, #24]
 800110e:	69bd      	ldr	r5, [r7, #24]
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001110:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001114:	f005 0501 	and.w	r5, r5, #1
 8001118:	9501      	str	r5, [sp, #4]
 800111a:	9d01      	ldr	r5, [sp, #4]
 800111c:	f026 0503 	bic.w	r5, r6, #3
 8001120:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 8001124:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2];
 8001128:	f8d5 b008 	ldr.w	fp, [r5, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800112c:	f5a7 3784 	sub.w	r7, r7, #67584	; 0x10800
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001130:	fa08 f80a 	lsl.w	r8, r8, sl
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001134:	42b8      	cmp	r0, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001136:	ea2b 0808 	bic.w	r8, fp, r8
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800113a:	d016      	beq.n	800116a <HAL_GPIO_Init+0x142>
 800113c:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001140:	42b8      	cmp	r0, r7
 8001142:	d015      	beq.n	8001170 <HAL_GPIO_Init+0x148>
 8001144:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001148:	42b8      	cmp	r0, r7
 800114a:	d014      	beq.n	8001176 <HAL_GPIO_Init+0x14e>
 800114c:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001150:	42b8      	cmp	r0, r7
 8001152:	d013      	beq.n	800117c <HAL_GPIO_Init+0x154>
 8001154:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001158:	42b8      	cmp	r0, r7
 800115a:	d012      	beq.n	8001182 <HAL_GPIO_Init+0x15a>
 800115c:	4570      	cmp	r0, lr
 800115e:	bf0c      	ite	eq
 8001160:	f04f 0b05 	moveq.w	fp, #5
 8001164:	f04f 0b06 	movne.w	fp, #6
 8001168:	e00d      	b.n	8001186 <HAL_GPIO_Init+0x15e>
 800116a:	f04f 0b00 	mov.w	fp, #0
 800116e:	e00a      	b.n	8001186 <HAL_GPIO_Init+0x15e>
 8001170:	f04f 0b01 	mov.w	fp, #1
 8001174:	e007      	b.n	8001186 <HAL_GPIO_Init+0x15e>
 8001176:	f04f 0b02 	mov.w	fp, #2
 800117a:	e004      	b.n	8001186 <HAL_GPIO_Init+0x15e>
 800117c:	f04f 0b03 	mov.w	fp, #3
 8001180:	e001      	b.n	8001186 <HAL_GPIO_Init+0x15e>
 8001182:	f04f 0b04 	mov.w	fp, #4
 8001186:	fa0b fa0a 	lsl.w	sl, fp, sl
 800118a:	ea4a 0a08 	orr.w	sl, sl, r8
        AFIO->EXTICR[position >> 2] = temp;
 800118e:	f8c5 a008 	str.w	sl, [r5, #8]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8001192:	681d      	ldr	r5, [r3, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        AFIO->EXTICR[position >> 2] = temp;
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001194:	f419 3f80 	tst.w	r9, #65536	; 0x10000
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8001198:	bf14      	ite	ne
 800119a:	4315      	orrne	r5, r2
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 800119c:	4395      	biceq	r5, r2
 800119e:	601d      	str	r5, [r3, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 80011a0:	685d      	ldr	r5, [r3, #4]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011a2:	f419 3f00 	tst.w	r9, #131072	; 0x20000
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 80011a6:	bf14      	ite	ne
 80011a8:	4315      	orrne	r5, r2
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 80011aa:	4395      	biceq	r5, r2
 80011ac:	605d      	str	r5, [r3, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 80011ae:	689d      	ldr	r5, [r3, #8]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80011b0:	f419 1f80 	tst.w	r9, #1048576	; 0x100000
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 80011b4:	bf14      	ite	ne
 80011b6:	4315      	orrne	r5, r2
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 80011b8:	4395      	biceq	r5, r2
 80011ba:	609d      	str	r5, [r3, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 80011bc:	68dd      	ldr	r5, [r3, #12]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80011be:	f419 1f00 	tst.w	r9, #2097152	; 0x200000
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 80011c2:	bf14      	ite	ne
 80011c4:	432a      	orrne	r2, r5
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 80011c6:	ea25 0202 	biceq.w	r2, r5, r2
 80011ca:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 80011cc:	3601      	adds	r6, #1
 80011ce:	2e10      	cmp	r6, #16
 80011d0:	f47f af33 	bne.w	800103a <HAL_GPIO_Init+0x12>
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
        }
      }
    }
  }
}
 80011d4:	b003      	add	sp, #12
 80011d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80011da:	bf00      	nop
 80011dc:	40010400 	.word	0x40010400
 80011e0:	40021000 	.word	0x40021000
 80011e4:	40011c00 	.word	0x40011c00
 80011e8:	10210000 	.word	0x10210000
 80011ec:	10110000 	.word	0x10110000
 80011f0:	10310000 	.word	0x10310000

080011f4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011f4:	b902      	cbnz	r2, 80011f8 <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80011f6:	0409      	lsls	r1, r1, #16
 80011f8:	6101      	str	r1, [r0, #16]
 80011fa:	4770      	bx	lr

080011fc <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80011fc:	68c3      	ldr	r3, [r0, #12]
 80011fe:	4059      	eors	r1, r3
 8001200:	60c1      	str	r1, [r0, #12]
 8001202:	4770      	bx	lr

08001204 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t index = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8001208:	4604      	mov	r4, r0
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800120a:	b086      	sub	sp, #24
  uint32_t index = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 800120c:	2800      	cmp	r0, #0
 800120e:	d05f      	beq.n	80012d0 <HAL_PCD_Init+0xcc>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if(hpcd->State == HAL_PCD_STATE_RESET)
 8001210:	f890 33e9 	ldrb.w	r3, [r0, #1001]	; 0x3e9
 8001214:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001218:	b91b      	cbnz	r3, 8001222 <HAL_PCD_Init+0x1e>
  {  
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800121a:	f880 23e8 	strb.w	r2, [r0, #1000]	; 0x3e8

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800121e:	f003 fad5 	bl	80047cc <HAL_PCD_MspInit>
  }
  
  hpcd->State = HAL_PCD_STATE_BUSY;
  
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001222:	4625      	mov	r5, r4
  
  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 8001224:	466e      	mov	r6, sp

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
  }
  
  hpcd->State = HAL_PCD_STATE_BUSY;
 8001226:	2303      	movs	r3, #3
  
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001228:	f855 0b10 	ldr.w	r0, [r5], #16

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
  }
  
  hpcd->State = HAL_PCD_STATE_BUSY;
 800122c:	f884 33e9 	strb.w	r3, [r4, #1001]	; 0x3e9
  
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001230:	f000 ffd2 	bl	80021d8 <USB_DisableGlobalInt>
  
  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 8001234:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001236:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001238:	682b      	ldr	r3, [r5, #0]
 800123a:	1d27      	adds	r7, r4, #4
 800123c:	6033      	str	r3, [r6, #0]
 800123e:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 8001242:	6820      	ldr	r0, [r4, #0]
 8001244:	f000 ffb8 	bl	80021b8 <USB_CoreInit>
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 8001248:	2100      	movs	r1, #0
 800124a:	6820      	ldr	r0, [r4, #0]
 800124c:	f000 ffce 	bl	80021ec <USB_SetCurrentMode>
 
  /* Init endpoints structures */
  for (index = 0; index < 15 ; index++)
 8001250:	2100      	movs	r1, #0
 8001252:	4623      	mov	r3, r4
  
  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 8001254:	4622      	mov	r2, r4
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1;
    hpcd->IN_ep[index].num = index;
    hpcd->IN_ep[index].tx_fifo_num = index;
    /* Control until ep is actvated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 8001256:	4608      	mov	r0, r1
 8001258:	f104 0510 	add.w	r5, r4, #16
 
  /* Init endpoints structures */
  for (index = 0; index < 15 ; index++)
  {
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1;
 800125c:	2601      	movs	r6, #1
    hpcd->IN_ep[index].num = index;
 800125e:	f882 1028 	strb.w	r1, [r2, #40]	; 0x28
    hpcd->IN_ep[index].tx_fifo_num = index;
 8001262:	8691      	strh	r1, [r2, #52]	; 0x34
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 
  /* Init endpoints structures */
  for (index = 0; index < 15 ; index++)
 8001264:	3101      	adds	r1, #1
 8001266:	290f      	cmp	r1, #15
  {
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1;
 8001268:	f882 6029 	strb.w	r6, [r2, #41]	; 0x29
    hpcd->IN_ep[index].num = index;
    hpcd->IN_ep[index].tx_fifo_num = index;
    /* Control until ep is actvated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 800126c:	f882 002b 	strb.w	r0, [r2, #43]	; 0x2b
    hpcd->IN_ep[index].maxpacket =  0;
 8001270:	6390      	str	r0, [r2, #56]	; 0x38
    hpcd->IN_ep[index].xfer_buff = 0;
 8001272:	63d0      	str	r0, [r2, #60]	; 0x3c
    hpcd->IN_ep[index].xfer_len = 0;
 8001274:	6410      	str	r0, [r2, #64]	; 0x40
 8001276:	f102 0220 	add.w	r2, r2, #32
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 
  /* Init endpoints structures */
  for (index = 0; index < 15 ; index++)
 800127a:	d1f0      	bne.n	800125e <HAL_PCD_Init+0x5a>
 800127c:	2200      	movs	r2, #0
    hpcd->IN_ep[index].xfer_len = 0;
  }
  
  for (index = 0; index < 15 ; index++)
  {
    hpcd->OUT_ep[index].is_in = 0;
 800127e:	4611      	mov	r1, r2
    hpcd->OUT_ep[index].num = index;
 8001280:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208
    hpcd->IN_ep[index].tx_fifo_num = index;
 8001284:	869a      	strh	r2, [r3, #52]	; 0x34
    hpcd->IN_ep[index].maxpacket =  0;
    hpcd->IN_ep[index].xfer_buff = 0;
    hpcd->IN_ep[index].xfer_len = 0;
  }
  
  for (index = 0; index < 15 ; index++)
 8001286:	3201      	adds	r2, #1
 8001288:	2a0f      	cmp	r2, #15
  {
    hpcd->OUT_ep[index].is_in = 0;
 800128a:	f883 1209 	strb.w	r1, [r3, #521]	; 0x209
    hpcd->OUT_ep[index].num = index;
    hpcd->IN_ep[index].tx_fifo_num = index;
    /* Control until ep is activated */
    hpcd->OUT_ep[index].type = EP_TYPE_CTRL;
 800128e:	f883 120b 	strb.w	r1, [r3, #523]	; 0x20b
    hpcd->OUT_ep[index].maxpacket = 0;
 8001292:	f8c3 1218 	str.w	r1, [r3, #536]	; 0x218
    hpcd->OUT_ep[index].xfer_buff = 0;
 8001296:	f8c3 121c 	str.w	r1, [r3, #540]	; 0x21c
    hpcd->OUT_ep[index].xfer_len = 0;
 800129a:	f8c3 1220 	str.w	r1, [r3, #544]	; 0x220
    hpcd->IN_ep[index].xfer_len = 0;
  }
  
  for (index = 0; index < 15 ; index++)
  {
    hpcd->OUT_ep[index].is_in = 0;
 800129e:	f04f 0800 	mov.w	r8, #0
 80012a2:	f103 0320 	add.w	r3, r3, #32
    hpcd->IN_ep[index].maxpacket =  0;
    hpcd->IN_ep[index].xfer_buff = 0;
    hpcd->IN_ep[index].xfer_len = 0;
  }
  
  for (index = 0; index < 15 ; index++)
 80012a6:	d1eb      	bne.n	8001280 <HAL_PCD_Init+0x7c>
    hpcd->OUT_ep[index].xfer_buff = 0;
    hpcd->OUT_ep[index].xfer_len = 0;
  }
  
  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
 80012a8:	466e      	mov	r6, sp
 80012aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012ac:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80012ae:	682b      	ldr	r3, [r5, #0]
 80012b0:	6033      	str	r3, [r6, #0]
 80012b2:	e897 000e 	ldmia.w	r7, {r1, r2, r3}
 80012b6:	6820      	ldr	r0, [r4, #0]
 80012b8:	f000 ff9a 	bl	80021f0 <USB_DevInit>
  
  hpcd->USB_Address = 0;
  hpcd->State= HAL_PCD_STATE_READY;
 80012bc:	2301      	movs	r3, #1
  }
  
  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
  
  hpcd->USB_Address = 0;
 80012be:	f884 8024 	strb.w	r8, [r4, #36]	; 0x24
  hpcd->State= HAL_PCD_STATE_READY;
  
  USB_DevDisconnect (hpcd->Instance);  
 80012c2:	6820      	ldr	r0, [r4, #0]
  
  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
  
  hpcd->USB_Address = 0;
  hpcd->State= HAL_PCD_STATE_READY;
 80012c4:	f884 33e9 	strb.w	r3, [r4, #1001]	; 0x3e9
  
  USB_DevDisconnect (hpcd->Instance);  
 80012c8:	f001 fa4b 	bl	8002762 <USB_DevDisconnect>
  return HAL_OK;
 80012cc:	4640      	mov	r0, r8
 80012ce:	e000      	b.n	80012d2 <HAL_PCD_Init+0xce>
  uint32_t index = 0;
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
  {
    return HAL_ERROR;
 80012d0:	2001      	movs	r0, #1
  hpcd->USB_Address = 0;
  hpcd->State= HAL_PCD_STATE_READY;
  
  USB_DevDisconnect (hpcd->Instance);  
  return HAL_OK;
}
 80012d2:	b006      	add	sp, #24
 80012d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080012d8 <HAL_PCD_Start>:
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 80012d8:	f890 33e8 	ldrb.w	r3, [r0, #1000]	; 0x3e8
  * @brief  Start The USB Device.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80012dc:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 80012de:	2b01      	cmp	r3, #1
  * @brief  Start The USB Device.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80012e0:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80012e2:	d00e      	beq.n	8001302 <HAL_PCD_Start+0x2a>
 80012e4:	2101      	movs	r1, #1
 80012e6:	f880 13e8 	strb.w	r1, [r0, #1000]	; 0x3e8
  HAL_PCDEx_SetConnectionState (hpcd, 1);
 80012ea:	f003 fb96 	bl	8004a1a <HAL_PCDEx_SetConnectionState>
  USB_DevConnect (hpcd->Instance);
 80012ee:	6820      	ldr	r0, [r4, #0]
 80012f0:	f001 fa35 	bl	800275e <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80012f4:	6820      	ldr	r0, [r4, #0]
 80012f6:	f000 ff66 	bl	80021c6 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 80012fa:	2000      	movs	r0, #0
 80012fc:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  return HAL_OK;
 8001300:	bd10      	pop	{r4, pc}
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
  __HAL_LOCK(hpcd);
 8001302:	2002      	movs	r0, #2
  HAL_PCDEx_SetConnectionState (hpcd, 1);
  USB_DevConnect (hpcd->Instance);
  __HAL_PCD_ENABLE(hpcd);
  __HAL_UNLOCK(hpcd);
  return HAL_OK;
}
 8001304:	bd10      	pop	{r4, pc}

08001306 <HAL_PCD_SetAddress>:
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 8001306:	f890 23e8 	ldrb.w	r2, [r0, #1000]	; 0x3e8
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800130a:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 800130c:	2a01      	cmp	r2, #1
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800130e:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8001310:	d00b      	beq.n	800132a <HAL_PCD_SetAddress+0x24>
 8001312:	2201      	movs	r2, #1
 8001314:	f880 23e8 	strb.w	r2, [r0, #1000]	; 0x3e8
  hpcd->USB_Address = address;
 8001318:	f884 1024 	strb.w	r1, [r4, #36]	; 0x24
  USB_SetDevAddress(hpcd->Instance, address);
 800131c:	6800      	ldr	r0, [r0, #0]
 800131e:	f001 fa18 	bl	8002752 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001322:	2000      	movs	r0, #0
 8001324:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
 8001328:	bd10      	pop	{r4, pc}
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
  __HAL_LOCK(hpcd);
 800132a:	2002      	movs	r0, #2
  hpcd->USB_Address = address;
  USB_SetDevAddress(hpcd->Instance, address);
  __HAL_UNLOCK(hpcd);
  return HAL_OK;
}
 800132c:	bd10      	pop	{r4, pc}

0800132e <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800132e:	b538      	push	{r3, r4, r5, lr}
 8001330:	4604      	mov	r4, r0
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80) == 0x80)
 8001332:	b248      	sxtb	r0, r1
 8001334:	2800      	cmp	r0, #0
 8001336:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800133a:	bfb5      	itete	lt
 800133c:	eb04 1145 	addlt.w	r1, r4, r5, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8001340:	eb04 1141 	addge.w	r1, r4, r1, lsl #5
  HAL_StatusTypeDef  ret = HAL_OK;
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8001344:	3128      	addlt	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8001346:	f501 7102 	addge.w	r1, r1, #520	; 0x208
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800134a:	0fc0      	lsrs	r0, r0, #31
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 800134c:	700d      	strb	r5, [r1, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800134e:	7048      	strb	r0, [r1, #1]
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
 8001350:	70cb      	strb	r3, [r1, #3]
    
  __HAL_LOCK(hpcd);
 8001352:	f894 33e8 	ldrb.w	r3, [r4, #1000]	; 0x3e8
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
  ep->maxpacket = ep_mps;
 8001356:	610a      	str	r2, [r1, #16]
  ep->type = ep_type;
    
  __HAL_LOCK(hpcd);
 8001358:	2b01      	cmp	r3, #1
 800135a:	d009      	beq.n	8001370 <HAL_PCD_EP_Open+0x42>
 800135c:	2301      	movs	r3, #1
 800135e:	f884 33e8 	strb.w	r3, [r4, #1000]	; 0x3e8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8001362:	6820      	ldr	r0, [r4, #0]
 8001364:	f000 ff58 	bl	8002218 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001368:	2000      	movs	r0, #0
 800136a:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  return ret;
 800136e:	bd38      	pop	{r3, r4, r5, pc}
  
  ep->is_in = (0x80 & ep_addr) != 0;
  ep->maxpacket = ep_mps;
  ep->type = ep_type;
    
  __HAL_LOCK(hpcd);
 8001370:	2002      	movs	r0, #2
  USB_ActivateEndpoint(hpcd->Instance , ep);
  __HAL_UNLOCK(hpcd);
  return ret;
}
 8001372:	bd38      	pop	{r3, r4, r5, pc}

08001374 <HAL_PCD_EP_Close>:
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80) == 0x80)
 8001374:	b24b      	sxtb	r3, r1
 8001376:	2b00      	cmp	r3, #0
 8001378:	f001 027f 	and.w	r2, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800137c:	bfb5      	itete	lt
 800137e:	eb00 1142 	addlt.w	r1, r0, r2, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8001382:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
{  
  PCD_EPTypeDef *ep = NULL;
  
  if ((ep_addr & 0x80) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8001386:	3128      	addlt	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8001388:	f501 7102 	addge.w	r1, r1, #520	; 0x208
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800138c:	0fdb      	lsrs	r3, r3, #31
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 800138e:	b510      	push	{r4, lr}
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  }
  ep->num   = ep_addr & 0x7F;
 8001390:	700a      	strb	r2, [r1, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 8001392:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd);
 8001394:	f890 33e8 	ldrb.w	r3, [r0, #1000]	; 0x3e8
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 8001398:	4604      	mov	r4, r0
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
  
  __HAL_LOCK(hpcd);
 800139a:	2b01      	cmp	r3, #1
 800139c:	d009      	beq.n	80013b2 <HAL_PCD_EP_Close+0x3e>
 800139e:	2301      	movs	r3, #1
 80013a0:	f880 33e8 	strb.w	r3, [r0, #1000]	; 0x3e8
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 80013a4:	6800      	ldr	r0, [r0, #0]
 80013a6:	f001 f8a9 	bl	80024fc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80013aa:	2000      	movs	r0, #0
 80013ac:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  return HAL_OK;
 80013b0:	bd10      	pop	{r4, pc}
  }
  ep->num   = ep_addr & 0x7F;
  
  ep->is_in = (0x80 & ep_addr) != 0;
  
  __HAL_LOCK(hpcd);
 80013b2:	2002      	movs	r0, #2
  USB_DeactivateEndpoint(hpcd->Instance , ep);
  __HAL_UNLOCK(hpcd);
  return HAL_OK;
}
 80013b4:	bd10      	pop	{r4, pc}

080013b6 <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80013b6:	b570      	push	{r4, r5, r6, lr}
 80013b8:	4604      	mov	r4, r0
 80013ba:	f001 067f 	and.w	r6, r1, #127	; 0x7f
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 80013be:	0170      	lsls	r0, r6, #5
 80013c0:	1825      	adds	r5, r4, r0
  ep->xfer_len = len;
 80013c2:	f8c5 3220 	str.w	r3, [r5, #544]	; 0x220
  ep->xfer_count = 0;
 80013c6:	2300      	movs	r3, #0
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 80013c8:	f8c5 221c 	str.w	r2, [r5, #540]	; 0x21c
  ep->xfer_len = len;
  ep->xfer_count = 0;
 80013cc:	f8c5 3224 	str.w	r3, [r5, #548]	; 0x224
  ep->is_in = 0;
 80013d0:	f885 3209 	strb.w	r3, [r5, #521]	; 0x209
  ep->num = ep_addr & 0x7F;
 80013d4:	f885 6208 	strb.w	r6, [r5, #520]	; 0x208
  
  __HAL_LOCK(hpcd);
 80013d8:	f894 33e8 	ldrb.w	r3, [r4, #1000]	; 0x3e8
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d00c      	beq.n	80013fa <HAL_PCD_EP_Receive+0x44>
 80013e0:	2301      	movs	r3, #1
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80013e2:	f500 7002 	add.w	r0, r0, #520	; 0x208
 80013e6:	1821      	adds	r1, r4, r0
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 0;
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd);
 80013e8:	f884 33e8 	strb.w	r3, [r4, #1000]	; 0x3e8
  
  if ((ep_addr & 0x7F) == 0 )
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
 80013ec:	6820      	ldr	r0, [r4, #0]
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 80013ee:	f001 f9d1 	bl	8002794 <USB_EPStartXfer>
  }
  __HAL_UNLOCK(hpcd);
 80013f2:	2000      	movs	r0, #0
 80013f4:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  
  return HAL_OK;
 80013f8:	bd70      	pop	{r4, r5, r6, pc}
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 0;
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd);
 80013fa:	2002      	movs	r0, #2
    USB_EPStartXfer(hpcd->Instance , ep);
  }
  __HAL_UNLOCK(hpcd);
  
  return HAL_OK;
}
 80013fc:	bd70      	pop	{r4, r5, r6, pc}

080013fe <HAL_PCD_EP_GetRxCount>:
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
  return hpcd->OUT_ep[ep_addr & 0x7F].xfer_count;
 80013fe:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8001402:	eb00 1041 	add.w	r0, r0, r1, lsl #5
}
 8001406:	f8b0 0224 	ldrh.w	r0, [r0, #548]	; 0x224
 800140a:	4770      	bx	lr

0800140c <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800140c:	b570      	push	{r4, r5, r6, lr}
 800140e:	4604      	mov	r4, r0
 8001410:	f001 067f 	and.w	r6, r1, #127	; 0x7f
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8001414:	0170      	lsls	r0, r6, #5
 8001416:	1825      	adds	r5, r4, r0
  ep->xfer_len = len;
 8001418:	642b      	str	r3, [r5, #64]	; 0x40
  ep->xfer_count = 0;
 800141a:	2300      	movs	r3, #0
 800141c:	646b      	str	r3, [r5, #68]	; 0x44
  ep->is_in = 1;
 800141e:	2301      	movs	r3, #1
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 8001420:	63ea      	str	r2, [r5, #60]	; 0x3c
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 1;
 8001422:	f885 3029 	strb.w	r3, [r5, #41]	; 0x29
  ep->num = ep_addr & 0x7F;
 8001426:	f885 6028 	strb.w	r6, [r5, #40]	; 0x28
  
  __HAL_LOCK(hpcd);
 800142a:	f894 23e8 	ldrb.w	r2, [r4, #1000]	; 0x3e8
 800142e:	429a      	cmp	r2, r3
 8001430:	d00a      	beq.n	8001448 <HAL_PCD_EP_Transmit+0x3c>
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
  PCD_EPTypeDef *ep = NULL;
  
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8001432:	3028      	adds	r0, #40	; 0x28
 8001434:	1821      	adds	r1, r4, r0
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 1;
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd);
 8001436:	f884 33e8 	strb.w	r3, [r4, #1000]	; 0x3e8
  
  if ((ep_addr & 0x7F) == 0 )
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
 800143a:	6820      	ldr	r0, [r4, #0]
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 800143c:	f001 f9aa 	bl	8002794 <USB_EPStartXfer>
  }
  
  __HAL_UNLOCK(hpcd);
 8001440:	2000      	movs	r0, #0
 8001442:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  
  return HAL_OK;
 8001446:	bd70      	pop	{r4, r5, r6, pc}
  ep->xfer_len = len;
  ep->xfer_count = 0;
  ep->is_in = 1;
  ep->num = ep_addr & 0x7F;
  
  __HAL_LOCK(hpcd);
 8001448:	2002      	movs	r0, #2
  }
  
  __HAL_UNLOCK(hpcd);
  
  return HAL_OK;
}
 800144a:	bd70      	pop	{r4, r5, r6, pc}

0800144c <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800144c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001450:	4604      	mov	r4, r0
  uint32_t wInterrupt_Mask = 0;
  
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 8001452:	6800      	ldr	r0, [r0, #0]
 8001454:	f001 f987 	bl	8002766 <USB_ReadInterrupts>
 8001458:	0400      	lsls	r0, r0, #16
 800145a:	d416      	bmi.n	800148a <HAL_PCD_IRQHandler+0x3e>
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    PCD_EP_ISR_Handler(hpcd);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 800145c:	6820      	ldr	r0, [r4, #0]
 800145e:	f001 f982 	bl	8002766 <USB_ReadInterrupts>
 8001462:	0541      	lsls	r1, r0, #21
 8001464:	f140 81db 	bpl.w	800181e <HAL_PCD_IRQHandler+0x3d2>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001468:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_ResetCallback(hpcd);
 800146a:	4620      	mov	r0, r4
    PCD_EP_ISR_Handler(hpcd);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800146c:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8001470:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001474:	041b      	lsls	r3, r3, #16
 8001476:	0c1b      	lsrs	r3, r3, #16
 8001478:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 800147c:	f003 f9dd 	bl	800483a <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0);
 8001480:	2100      	movs	r1, #0
 8001482:	4620      	mov	r0, r4
 8001484:	f7ff ff3f 	bl	8001306 <HAL_PCD_SetAddress>
 8001488:	e1c9      	b.n	800181e <HAL_PCD_IRQHandler+0x3d2>
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
  PCD_EPTypeDef *ep = NULL;
  uint16_t count = 0;
  uint8_t epindex = 0;
  __IO uint16_t wIstr = 0;  
 800148a:	2300      	movs	r3, #0
 800148c:	f8ad 3004 	strh.w	r3, [sp, #4]
        
        if ((wEPVal & USB_EP_SETUP) != 0)
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 8001490:	f504 777b 	add.w	r7, r4, #1004	; 0x3ec
{
  PCD_EPTypeDef *ep = NULL;
  uint16_t count = 0;
  uint8_t epindex = 0;
  __IO uint16_t wIstr = 0;  
  __IO uint16_t wEPVal = 0;
 8001494:	f8ad 3006 	strh.w	r3, [sp, #6]
  
  /* stay in loop while pending interrupts */
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 8001498:	6820      	ldr	r0, [r4, #0]
 800149a:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 800149e:	b29b      	uxth	r3, r3
 80014a0:	f8ad 3004 	strh.w	r3, [sp, #4]
 80014a4:	041b      	lsls	r3, r3, #16
 80014a6:	d5d9      	bpl.n	800145c <HAL_PCD_IRQHandler+0x10>
  {
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80014a8:	f8bd 5004 	ldrh.w	r5, [sp, #4]
    
    if (epindex == 0)
 80014ac:	f015 050f 	ands.w	r5, r5, #15
 80014b0:	f040 80b5 	bne.w	800161e <HAL_PCD_IRQHandler+0x1d2>
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 80014b4:	f8bd 1004 	ldrh.w	r1, [sp, #4]
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80014b8:	8803      	ldrh	r3, [r0, #0]
    if (epindex == 0)
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 80014ba:	f001 0110 	and.w	r1, r1, #16
 80014be:	b289      	uxth	r1, r1
 80014c0:	bb59      	cbnz	r1, 800151a <HAL_PCD_IRQHandler+0xce>
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80014c2:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80014c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80014ca:	041b      	lsls	r3, r3, #16
 80014cc:	0c1b      	lsrs	r3, r3, #16
 80014ce:	8003      	strh	r3, [r0, #0]
        ep = &hpcd->IN_ep[0];
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80014d0:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80014d4:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 80014d8:	b29b      	uxth	r3, r3
 80014da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80014de:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 80014e2:	f8d0 3404 	ldr.w	r3, [r0, #1028]	; 0x404
        ep->xfer_buff += ep->xfer_count;
 80014e6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
        ep = &hpcd->IN_ep[0];
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80014e8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80014ec:	6463      	str	r3, [r4, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 80014ee:	4413      	add	r3, r2
 80014f0:	63e3      	str	r3, [r4, #60]	; 0x3c
 
        /* TX COMPLETE */
        HAL_PCD_DataInStageCallback(hpcd, 0);
 80014f2:	4620      	mov	r0, r4
 80014f4:	f003 f996 	bl	8004824 <HAL_PCD_DataInStageCallback>
        
        
        if((hpcd->USB_Address > 0)&& ( ep->xfer_len == 0))
 80014f8:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d0cb      	beq.n	8001498 <HAL_PCD_IRQHandler+0x4c>
 8001500:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001502:	2a00      	cmp	r2, #0
 8001504:	d1c8      	bne.n	8001498 <HAL_PCD_IRQHandler+0x4c>
        {
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 8001506:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800150a:	6821      	ldr	r1, [r4, #0]
 800150c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001510:	f8a1 304c 	strh.w	r3, [r1, #76]	; 0x4c
          hpcd->USB_Address = 0;
 8001514:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
 8001518:	e7be      	b.n	8001498 <HAL_PCD_IRQHandler+0x4c>
        /* DIR = 1 */
        
        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800151a:	b29b      	uxth	r3, r3
 800151c:	f8ad 3006 	strh.w	r3, [sp, #6]
        
        if ((wEPVal & USB_EP_SETUP) != 0)
 8001520:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001524:	051a      	lsls	r2, r3, #20
 8001526:	d51e      	bpl.n	8001566 <HAL_PCD_IRQHandler+0x11a>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001528:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 800152c:	f894 2208 	ldrb.w	r2, [r4, #520]	; 0x208
 8001530:	b29b      	uxth	r3, r3
 8001532:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001536:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800153a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 800153e:	f8b4 220c 	ldrh.w	r2, [r4, #524]	; 0x20c
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
        
        if ((wEPVal & USB_EP_SETUP) != 0)
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001542:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001546:	f8c4 3224 	str.w	r3, [r4, #548]	; 0x224
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 800154a:	4639      	mov	r1, r7
 800154c:	f001 f9f2 	bl	8002934 <USB_ReadPMA>
          /* SETUP bit kept frozen while CTR_RX = 1*/ 
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8001550:	6822      	ldr	r2, [r4, #0]
          
          /* Process SETUP Packet*/
          HAL_PCD_SetupStageCallback(hpcd);
 8001552:	4620      	mov	r0, r4
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
          /* SETUP bit kept frozen while CTR_RX = 1*/ 
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 8001554:	8813      	ldrh	r3, [r2, #0]
 8001556:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800155a:	051b      	lsls	r3, r3, #20
 800155c:	0d1b      	lsrs	r3, r3, #20
 800155e:	8013      	strh	r3, [r2, #0]
          
          /* Process SETUP Packet*/
          HAL_PCD_SetupStageCallback(hpcd);
 8001560:	f003 f952 	bl	8004808 <HAL_PCD_SetupStageCallback>
 8001564:	e798      	b.n	8001498 <HAL_PCD_IRQHandler+0x4c>
        }
        
        else if ((wEPVal & USB_EP_CTR_RX) != 0)
 8001566:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800156a:	041b      	lsls	r3, r3, #16
 800156c:	d594      	bpl.n	8001498 <HAL_PCD_IRQHandler+0x4c>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800156e:	8803      	ldrh	r3, [r0, #0]
 8001570:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001574:	051b      	lsls	r3, r3, #20
 8001576:	0d1b      	lsrs	r3, r3, #20
 8001578:	8003      	strh	r3, [r0, #0]
          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800157a:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 800157e:	f894 2208 	ldrb.w	r2, [r4, #520]	; 0x208
 8001582:	b29b      	uxth	r3, r3
 8001584:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8001588:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800158c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 8001590:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001594:	f8c4 3224 	str.w	r3, [r4, #548]	; 0x224
          
          if (ep->xfer_count != 0)
 8001598:	b163      	cbz	r3, 80015b4 <HAL_PCD_IRQHandler+0x168>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 800159a:	f8b4 220c 	ldrh.w	r2, [r4, #524]	; 0x20c
 800159e:	f8d4 121c 	ldr.w	r1, [r4, #540]	; 0x21c
 80015a2:	f001 f9c7 	bl	8002934 <USB_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 80015a6:	f8d4 221c 	ldr.w	r2, [r4, #540]	; 0x21c
 80015aa:	f8d4 3224 	ldr.w	r3, [r4, #548]	; 0x224
 80015ae:	4413      	add	r3, r2
 80015b0:	f8c4 321c 	str.w	r3, [r4, #540]	; 0x21c
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0);
 80015b4:	2100      	movs	r1, #0
 80015b6:	4620      	mov	r0, r4
 80015b8:	f003 f92c 	bl	8004814 <HAL_PCD_DataOutStageCallback>
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80015bc:	6822      	ldr	r2, [r4, #0]
 80015be:	f8d4 5218 	ldr.w	r5, [r4, #536]	; 0x218
 80015c2:	f8b2 1050 	ldrh.w	r1, [r2, #80]	; 0x50
 80015c6:	2d3e      	cmp	r5, #62	; 0x3e
 80015c8:	b289      	uxth	r1, r1
 80015ca:	f101 0106 	add.w	r1, r1, #6
 80015ce:	f502 6080 	add.w	r0, r2, #1024	; 0x400
 80015d2:	d90b      	bls.n	80015ec <HAL_PCD_IRQHandler+0x1a0>
 80015d4:	f3c5 134f 	ubfx	r3, r5, #5, #16
 80015d8:	06ee      	lsls	r6, r5, #27
 80015da:	bf04      	itt	eq
 80015dc:	f103 33ff 	addeq.w	r3, r3, #4294967295
 80015e0:	b29b      	uxtheq	r3, r3
 80015e2:	ea6f 63c3 	mvn.w	r3, r3, lsl #27
 80015e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80015ea:	e006      	b.n	80015fa <HAL_PCD_IRQHandler+0x1ae>
 80015ec:	f3c5 034f 	ubfx	r3, r5, #1, #16
 80015f0:	07ed      	lsls	r5, r5, #31
 80015f2:	bf44      	itt	mi
 80015f4:	3301      	addmi	r3, #1
 80015f6:	b29b      	uxthmi	r3, r3
 80015f8:	029b      	lsls	r3, r3, #10
 80015fa:	b29b      	uxth	r3, r3
 80015fc:	f840 3011 	str.w	r3, [r0, r1, lsl #1]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001600:	8813      	ldrh	r3, [r2, #0]
 8001602:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001606:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800160a:	041b      	lsls	r3, r3, #16
 800160c:	0c1b      	lsrs	r3, r3, #16
 800160e:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8001612:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001616:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800161a:	8013      	strh	r3, [r2, #0]
 800161c:	e73c      	b.n	8001498 <HAL_PCD_IRQHandler+0x4c>
    else
    {
      /* Decode and service non control endpoints interrupt  */
	  
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800161e:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
 8001622:	b29b      	uxth	r3, r3
 8001624:	f8ad 3006 	strh.w	r3, [sp, #6]
      if ((wEPVal & USB_EP_CTR_RX) != 0)
 8001628:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800162c:	0419      	lsls	r1, r3, #16
 800162e:	d577      	bpl.n	8001720 <HAL_PCD_IRQHandler+0x2d4>
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8001630:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
        ep = &hpcd->OUT_ep[epindex];
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0)
 8001634:	ea4f 1845 	mov.w	r8, r5, lsl #5
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
      if ((wEPVal & USB_EP_CTR_RX) != 0)
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8001638:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800163c:	051b      	lsls	r3, r3, #20
 800163e:	0d1b      	lsrs	r3, r3, #20
 8001640:	f820 3025 	strh.w	r3, [r0, r5, lsl #2]
        ep = &hpcd->OUT_ep[epindex];
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0)
 8001644:	eb04 0108 	add.w	r1, r4, r8
 8001648:	f891 3212 	ldrb.w	r3, [r1, #530]	; 0x212
 800164c:	b9ab      	cbnz	r3, 800167a <HAL_PCD_IRQHandler+0x22e>
        {
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800164e:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001652:	f891 2208 	ldrb.w	r2, [r1, #520]	; 0x208
 8001656:	b29b      	uxth	r3, r3
 8001658:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800165c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8001660:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
 8001664:	f3c6 0609 	ubfx	r6, r6, #0, #10
          if (count != 0)
 8001668:	b3de      	cbz	r6, 80016e2 <HAL_PCD_IRQHandler+0x296>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800166a:	f8b1 220c 	ldrh.w	r2, [r1, #524]	; 0x20c
 800166e:	4633      	mov	r3, r6
 8001670:	f8d1 121c 	ldr.w	r1, [r1, #540]	; 0x21c
 8001674:	f001 f95e 	bl	8002934 <USB_ReadPMA>
 8001678:	e033      	b.n	80016e2 <HAL_PCD_IRQHandler+0x296>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 800167a:	f891 3208 	ldrb.w	r3, [r1, #520]	; 0x208
 800167e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8001682:	00db      	lsls	r3, r3, #3
 8001684:	f412 4f80 	tst.w	r2, #16384	; 0x4000
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001688:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 800168c:	b292      	uxth	r2, r2
 800168e:	4413      	add	r3, r2
 8001690:	eb00 0343 	add.w	r3, r0, r3, lsl #1
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 8001694:	d008      	beq.n	80016a8 <HAL_PCD_IRQHandler+0x25c>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001696:	f8d3 6404 	ldr.w	r6, [r3, #1028]	; 0x404
 800169a:	f3c6 0609 	ubfx	r6, r6, #0, #10
            if (count != 0)
 800169e:	b17e      	cbz	r6, 80016c0 <HAL_PCD_IRQHandler+0x274>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80016a0:	4633      	mov	r3, r6
 80016a2:	f8b1 220e 	ldrh.w	r2, [r1, #526]	; 0x20e
 80016a6:	e007      	b.n	80016b8 <HAL_PCD_IRQHandler+0x26c>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80016a8:	f8d3 640c 	ldr.w	r6, [r3, #1036]	; 0x40c
 80016ac:	f3c6 0609 	ubfx	r6, r6, #0, #10
            if (count != 0)
 80016b0:	b136      	cbz	r6, 80016c0 <HAL_PCD_IRQHandler+0x274>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80016b2:	4633      	mov	r3, r6
 80016b4:	f8b1 2210 	ldrh.w	r2, [r1, #528]	; 0x210
 80016b8:	f8d1 121c 	ldr.w	r1, [r1, #540]	; 0x21c
 80016bc:	f001 f93a 	bl	8002934 <USB_ReadPMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
 80016c0:	eb04 0308 	add.w	r3, r4, r8
 80016c4:	f893 1208 	ldrb.w	r1, [r3, #520]	; 0x208
 80016c8:	6822      	ldr	r2, [r4, #0]
 80016ca:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80016ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80016d2:	051b      	lsls	r3, r3, #20
 80016d4:	0d1b      	lsrs	r3, r3, #20
 80016d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016da:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80016de:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 80016e2:	eb04 0108 	add.w	r1, r4, r8
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 80016e6:	f8d1 3224 	ldr.w	r3, [r1, #548]	; 0x224
        ep->xfer_buff+=count;
 80016ea:	f8d1 221c 	ldr.w	r2, [r1, #540]	; 0x21c
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 80016ee:	4433      	add	r3, r6
 80016f0:	f8c1 3224 	str.w	r3, [r1, #548]	; 0x224
        ep->xfer_buff+=count;
       
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 80016f4:	f8d1 3220 	ldr.w	r3, [r1, #544]	; 0x220
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
        ep->xfer_buff+=count;
 80016f8:	4432      	add	r2, r6
 80016fa:	f8c1 221c 	str.w	r2, [r1, #540]	; 0x21c
       
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 80016fe:	b11b      	cbz	r3, 8001708 <HAL_PCD_IRQHandler+0x2bc>
 8001700:	f8d1 0218 	ldr.w	r0, [r1, #536]	; 0x218
 8001704:	4286      	cmp	r6, r0
 8001706:	d206      	bcs.n	8001716 <HAL_PCD_IRQHandler+0x2ca>
        {
          /* RX COMPLETE */
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8001708:	44a0      	add	r8, r4
 800170a:	f898 1208 	ldrb.w	r1, [r8, #520]	; 0x208
 800170e:	4620      	mov	r0, r4
 8001710:	f003 f880 	bl	8004814 <HAL_PCD_DataOutStageCallback>
 8001714:	e004      	b.n	8001720 <HAL_PCD_IRQHandler+0x2d4>
        }
        else
        {
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8001716:	f891 1208 	ldrb.w	r1, [r1, #520]	; 0x208
 800171a:	4620      	mov	r0, r4
 800171c:	f7ff fe4b 	bl	80013b6 <HAL_PCD_EP_Receive>
        }
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0)
 8001720:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001724:	061a      	lsls	r2, r3, #24
 8001726:	f57f aeb7 	bpl.w	8001498 <HAL_PCD_IRQHandler+0x4c>
      {
        ep = &hpcd->IN_ep[epindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800172a:	6820      	ldr	r0, [r4, #0]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 800172c:	016e      	lsls	r6, r5, #5
      if ((wEPVal & USB_EP_CTR_TX) != 0)
      {
        ep = &hpcd->IN_ep[epindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800172e:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 8001732:	19a1      	adds	r1, r4, r6
      if ((wEPVal & USB_EP_CTR_TX) != 0)
      {
        ep = &hpcd->IN_ep[epindex];
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8001734:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001738:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800173c:	041b      	lsls	r3, r3, #16
 800173e:	0c1b      	lsrs	r3, r3, #16
 8001740:	f820 3025 	strh.w	r3, [r0, r5, lsl #2]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 8001744:	f891 3032 	ldrb.w	r3, [r1, #50]	; 0x32
 8001748:	3502      	adds	r5, #2
 800174a:	b9b3      	cbnz	r3, 800177a <HAL_PCD_IRQHandler+0x32e>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800174c:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8001750:	f891 2028 	ldrb.w	r2, [r1, #40]	; 0x28
 8001754:	b29b      	uxth	r3, r3
 8001756:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800175a:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 800175e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8001762:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 8001766:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800176a:	606b      	str	r3, [r5, #4]
          if (ep->xfer_count != 0)
 800176c:	2b00      	cmp	r3, #0
 800176e:	d038      	beq.n	80017e2 <HAL_PCD_IRQHandler+0x396>
          {
            USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8001770:	8d8a      	ldrh	r2, [r1, #44]	; 0x2c
 8001772:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 8001774:	f000 fffd 	bl	8002772 <USB_WritePMA>
 8001778:	e033      	b.n	80017e2 <HAL_PCD_IRQHandler+0x396>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 800177a:	f891 3028 	ldrb.w	r3, [r1, #40]	; 0x28
 800177e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8001782:	00db      	lsls	r3, r3, #3
 8001784:	f012 0f40 	tst.w	r2, #64	; 0x40
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001788:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 800178c:	b292      	uxth	r2, r2
 800178e:	4413      	add	r3, r2
 8001790:	eb00 0343 	add.w	r3, r0, r3, lsl #1
            USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8001794:	d009      	beq.n	80017aa <HAL_PCD_IRQHandler+0x35e>
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001796:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800179a:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 800179e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80017a2:	606b      	str	r3, [r5, #4]
            if (ep->xfer_count != 0)
 80017a4:	b16b      	cbz	r3, 80017c2 <HAL_PCD_IRQHandler+0x376>
            {
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 80017a6:	8dca      	ldrh	r2, [r1, #46]	; 0x2e
 80017a8:	e008      	b.n	80017bc <HAL_PCD_IRQHandler+0x370>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80017aa:	f8d3 340c 	ldr.w	r3, [r3, #1036]	; 0x40c
 80017ae:	eb04 1545 	add.w	r5, r4, r5, lsl #5
 80017b2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80017b6:	606b      	str	r3, [r5, #4]
            if (ep->xfer_count != 0)
 80017b8:	b11b      	cbz	r3, 80017c2 <HAL_PCD_IRQHandler+0x376>
            {
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 80017ba:	8e0a      	ldrh	r2, [r1, #48]	; 0x30
 80017bc:	6bc9      	ldr	r1, [r1, #60]	; 0x3c
 80017be:	f000 ffd8 	bl	8002772 <USB_WritePMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
 80017c2:	19a3      	adds	r3, r4, r6
 80017c4:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 80017c8:	6822      	ldr	r2, [r4, #0]
 80017ca:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 80017ce:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80017d2:	051b      	lsls	r3, r3, #20
 80017d4:	0d1b      	lsrs	r3, r3, #20
 80017d6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80017da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017de:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80017e2:	6820      	ldr	r0, [r4, #0]
 80017e4:	19a1      	adds	r1, r4, r6
 80017e6:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 80017ea:	f891 3028 	ldrb.w	r3, [r1, #40]	; 0x28
 80017ee:	b292      	uxth	r2, r2
 80017f0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80017f4:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 80017f8:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
        ep->xfer_buff+=ep->xfer_count;
 80017fc:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80017fe:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001802:	644a      	str	r2, [r1, #68]	; 0x44
        ep->xfer_buff+=ep->xfer_count;
 8001804:	441a      	add	r2, r3
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 8001806:	6c0b      	ldr	r3, [r1, #64]	; 0x40
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
        ep->xfer_buff+=ep->xfer_count;
 8001808:	63ca      	str	r2, [r1, #60]	; 0x3c
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800180a:	4620      	mov	r0, r4
 800180c:	f891 1028 	ldrb.w	r1, [r1, #40]	; 0x28
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
        ep->xfer_buff+=ep->xfer_count;
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 8001810:	b913      	cbnz	r3, 8001818 <HAL_PCD_IRQHandler+0x3cc>
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001812:	f003 f807 	bl	8004824 <HAL_PCD_DataInStageCallback>
 8001816:	e63f      	b.n	8001498 <HAL_PCD_IRQHandler+0x4c>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8001818:	f7ff fdf8 	bl	800140c <HAL_PCD_EP_Transmit>
 800181c:	e63c      	b.n	8001498 <HAL_PCD_IRQHandler+0x4c>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
    HAL_PCD_ResetCallback(hpcd);
    HAL_PCD_SetAddress(hpcd, 0);
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVR))
 800181e:	6820      	ldr	r0, [r4, #0]
 8001820:	f000 ffa1 	bl	8002766 <USB_ReadInterrupts>
 8001824:	0447      	lsls	r7, r0, #17
 8001826:	d508      	bpl.n	800183a <HAL_PCD_IRQHandler+0x3ee>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);    
 8001828:	6822      	ldr	r2, [r4, #0]
 800182a:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800182e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001832:	041b      	lsls	r3, r3, #16
 8001834:	0c1b      	lsrs	r3, r3, #16
 8001836:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  }
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 800183a:	6820      	ldr	r0, [r4, #0]
 800183c:	f000 ff93 	bl	8002766 <USB_ReadInterrupts>
 8001840:	0486      	lsls	r6, r0, #18
 8001842:	d508      	bpl.n	8001856 <HAL_PCD_IRQHandler+0x40a>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 8001844:	6822      	ldr	r2, [r4, #0]
 8001846:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800184a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800184e:	041b      	lsls	r3, r3, #16
 8001850:	0c1b      	lsrs	r3, r3, #16
 8001852:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 8001856:	6820      	ldr	r0, [r4, #0]
 8001858:	f000 ff85 	bl	8002766 <USB_ReadInterrupts>
 800185c:	04c5      	lsls	r5, r0, #19
 800185e:	d518      	bpl.n	8001892 <HAL_PCD_IRQHandler+0x446>
  {  
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 8001860:	6822      	ldr	r2, [r4, #0]
      | USB_CNTR_ESOFM | USB_CNTR_RESETM;
    
    /*Set interrupt mask*/
    hpcd->Instance->CNTR = wInterrupt_Mask;
    
    HAL_PCD_ResumeCallback(hpcd);
 8001862:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
  {  
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 8001864:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8001868:	f023 0304 	bic.w	r3, r3, #4
 800186c:	041b      	lsls	r3, r3, #16
 800186e:	0c1b      	lsrs	r3, r3, #16
 8001870:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    /*set wInterrupt_Mask global variable*/
    wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
      | USB_CNTR_ESOFM | USB_CNTR_RESETM;
    
    /*Set interrupt mask*/
    hpcd->Instance->CNTR = wInterrupt_Mask;
 8001874:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
 8001878:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    
    HAL_PCD_ResumeCallback(hpcd);
 800187c:	f002 fffa 	bl	8004874 <HAL_PCD_ResumeCallback>
    
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 8001880:	6822      	ldr	r2, [r4, #0]
 8001882:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8001886:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800188a:	041b      	lsls	r3, r3, #16
 800188c:	0c1b      	lsrs	r3, r3, #16
 800188e:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 8001892:	6820      	ldr	r0, [r4, #0]
 8001894:	f000 ff67 	bl	8002766 <USB_ReadInterrupts>
 8001898:	0500      	lsls	r0, r0, #20
 800189a:	d51d      	bpl.n	80018d8 <HAL_PCD_IRQHandler+0x48c>
  {
    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 800189c:	6820      	ldr	r0, [r4, #0]
 800189e:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 80018a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80018a6:	041b      	lsls	r3, r3, #16
 80018a8:	0c1b      	lsrs	r3, r3, #16
 80018aa:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
    
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 80018ae:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	f043 0308 	orr.w	r3, r3, #8
 80018b8:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 80018bc:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 80018c0:	b29b      	uxth	r3, r3
 80018c2:	f043 0304 	orr.w	r3, r3, #4
 80018c6:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0)
 80018ca:	f000 ff4c 	bl	8002766 <USB_ReadInterrupts>
 80018ce:	04c1      	lsls	r1, r0, #19
 80018d0:	d402      	bmi.n	80018d8 <HAL_PCD_IRQHandler+0x48c>
    {
      HAL_PCD_SuspendCallback(hpcd);
 80018d2:	4620      	mov	r0, r4
 80018d4:	f002 ffbe 	bl	8004854 <HAL_PCD_SuspendCallback>
    }
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 80018d8:	6820      	ldr	r0, [r4, #0]
 80018da:	f000 ff44 	bl	8002766 <USB_ReadInterrupts>
 80018de:	0582      	lsls	r2, r0, #22
 80018e0:	d50b      	bpl.n	80018fa <HAL_PCD_IRQHandler+0x4ae>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 80018e2:	6822      	ldr	r2, [r4, #0]
    HAL_PCD_SOFCallback(hpcd);
 80018e4:	4620      	mov	r0, r4
    }
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 80018e6:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80018ea:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80018ee:	041b      	lsls	r3, r3, #16
 80018f0:	0c1b      	lsrs	r3, r3, #16
 80018f2:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 80018f6:	f002 ff9c 	bl	8004832 <HAL_PCD_SOFCallback>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 80018fa:	6820      	ldr	r0, [r4, #0]
 80018fc:	f000 ff33 	bl	8002766 <USB_ReadInterrupts>
 8001900:	05c3      	lsls	r3, r0, #23
 8001902:	d508      	bpl.n	8001916 <HAL_PCD_IRQHandler+0x4ca>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 8001904:	6822      	ldr	r2, [r4, #0]
 8001906:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 800190a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800190e:	041b      	lsls	r3, r3, #16
 8001910:	0c1b      	lsrs	r3, r3, #16
 8001912:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
  }
}
 8001916:	b002      	add	sp, #8
 8001918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800191c <HAL_PCD_EP_SetStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800191c:	b538      	push	{r3, r4, r5, lr}
  PCD_EPTypeDef *ep = NULL;
  
  if ((0x80 & ep_addr) == 0x80)
 800191e:	b24b      	sxtb	r3, r1
 8001920:	2b00      	cmp	r3, #0
 8001922:	f001 057f 	and.w	r5, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8001926:	bfb5      	itete	lt
 8001928:	eb00 1145 	addlt.w	r1, r0, r5, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800192c:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
{
  PCD_EPTypeDef *ep = NULL;
  
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8001930:	3128      	addlt	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001932:	f501 7102 	addge.w	r1, r1, #520	; 0x208
  }
  
  ep->is_stall = 1;
 8001936:	2201      	movs	r2, #1
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8001938:	0fdb      	lsrs	r3, r3, #31
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 1;
  ep->num   = ep_addr & 0x7F;
 800193a:	b2ed      	uxtb	r5, r5
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 1;
 800193c:	708a      	strb	r2, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 800193e:	700d      	strb	r5, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8001940:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd);
 8001942:	f890 33e8 	ldrb.w	r3, [r0, #1000]	; 0x3e8
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001946:	4604      	mov	r4, r0
  
  ep->is_stall = 1;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd);
 8001948:	4293      	cmp	r3, r2
 800194a:	d00e      	beq.n	800196a <HAL_PCD_EP_SetStall+0x4e>
 800194c:	f880 23e8 	strb.w	r2, [r0, #1000]	; 0x3e8
  USB_EPSetStall(hpcd->Instance , ep);
 8001950:	6800      	ldr	r0, [r0, #0]
 8001952:	f000 fe8b 	bl	800266c <USB_EPSetStall>
  if((ep_addr & 0x7F) == 0)
 8001956:	b925      	cbnz	r5, 8001962 <HAL_PCD_EP_SetStall+0x46>
  {
    USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8001958:	f504 717b 	add.w	r1, r4, #1004	; 0x3ec
 800195c:	6820      	ldr	r0, [r4, #0]
 800195e:	f000 ff06 	bl	800276e <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd); 
 8001962:	2000      	movs	r0, #0
 8001964:	f884 03e8 	strb.w	r0, [r4, #1000]	; 0x3e8
  
  return HAL_OK;
 8001968:	bd38      	pop	{r3, r4, r5, pc}
  
  ep->is_stall = 1;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd);
 800196a:	2002      	movs	r0, #2
    USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
  }
  __HAL_UNLOCK(hpcd); 
  
  return HAL_OK;
}
 800196c:	bd38      	pop	{r3, r4, r5, pc}

0800196e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800196e:	b538      	push	{r3, r4, r5, lr}
  PCD_EPTypeDef *ep = NULL;
  
  if ((0x80 & ep_addr) == 0x80)
 8001970:	b24b      	sxtb	r3, r1
 8001972:	2b00      	cmp	r3, #0
 8001974:	f001 027f 	and.w	r2, r1, #127	; 0x7f
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8001978:	bfb5      	itete	lt
 800197a:	eb00 1142 	addlt.w	r1, r0, r2, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800197e:	eb00 1141 	addge.w	r1, r0, r1, lsl #5
{
  PCD_EPTypeDef *ep = NULL;
  
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8001982:	3128      	addlt	r1, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001984:	f501 7102 	addge.w	r1, r1, #520	; 0x208
  }
  
  ep->is_stall = 0;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8001988:	0fdb      	lsrs	r3, r3, #31
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
  }
  
  ep->is_stall = 0;
 800198a:	2400      	movs	r4, #0
 800198c:	708c      	strb	r4, [r1, #2]
  ep->num   = ep_addr & 0x7F;
 800198e:	700a      	strb	r2, [r1, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8001990:	704b      	strb	r3, [r1, #1]
  
  __HAL_LOCK(hpcd); 
 8001992:	f890 33e8 	ldrb.w	r3, [r0, #1000]	; 0x3e8
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001996:	4605      	mov	r5, r0
  
  ep->is_stall = 0;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd); 
 8001998:	2b01      	cmp	r3, #1
 800199a:	d009      	beq.n	80019b0 <HAL_PCD_EP_ClrStall+0x42>
 800199c:	2301      	movs	r3, #1
 800199e:	f880 33e8 	strb.w	r3, [r0, #1000]	; 0x3e8
  USB_EPClearStall(hpcd->Instance , ep);
 80019a2:	6800      	ldr	r0, [r0, #0]
 80019a4:	f000 fe93 	bl	80026ce <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 80019a8:	f885 43e8 	strb.w	r4, [r5, #1000]	; 0x3e8
  
  return HAL_OK;
 80019ac:	4620      	mov	r0, r4
 80019ae:	bd38      	pop	{r3, r4, r5, pc}
  
  ep->is_stall = 0;
  ep->num   = ep_addr & 0x7F;
  ep->is_in = ((ep_addr & 0x80) == 0x80);
  
  __HAL_LOCK(hpcd); 
 80019b0:	2002      	movs	r0, #2
  USB_EPClearStall(hpcd->Instance , ep);
  __HAL_UNLOCK(hpcd); 
  
  return HAL_OK;
}
 80019b2:	bd38      	pop	{r3, r4, r5, pc}

080019b4 <HAL_PCDEx_PMAConfig>:

{
  PCD_EPTypeDef *ep = NULL;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
 80019b4:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80019b8:	bf1b      	ittet	ne
 80019ba:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 80019be:	eb00 1041 	addne.w	r0, r0, r1, lsl #5
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80019c2:	eb00 1041 	addeq.w	r0, r0, r1, lsl #5
  PCD_EPTypeDef *ep = NULL;
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80019c6:	3028      	addne	r0, #40	; 0x28
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80019c8:	bf08      	it	eq
 80019ca:	f500 7002 	addeq.w	r0, r0, #520	; 0x208
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80019ce:	b912      	cbnz	r2, 80019d6 <HAL_PCDEx_PMAConfig+0x22>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0;
 80019d0:	7282      	strb	r2, [r0, #10]
    /*Configure te PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 80019d2:	8083      	strh	r3, [r0, #4]
 80019d4:	e004      	b.n	80019e0 <HAL_PCDEx_PMAConfig+0x2c>
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1;
 80019d6:	2201      	movs	r2, #1
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
 80019d8:	80c3      	strh	r3, [r0, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 80019da:	0c1b      	lsrs	r3, r3, #16
    ep->pmaadress = (uint16_t)pmaadress;
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1;
 80019dc:	7282      	strb	r2, [r0, #10]
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 80019de:	8103      	strh	r3, [r0, #8]
  }
  
  return HAL_OK; 
}
 80019e0:	2000      	movs	r0, #0
 80019e2:	4770      	bx	lr

080019e4 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019e4:	6803      	ldr	r3, [r0, #0]
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019e6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ea:	07dc      	lsls	r4, r3, #31
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019ec:	4605      	mov	r5, r0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ee:	d403      	bmi.n	80019f8 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019f0:	682b      	ldr	r3, [r5, #0]
 80019f2:	0798      	lsls	r0, r3, #30
 80019f4:	d473      	bmi.n	8001ade <HAL_RCC_OscConfig+0xfa>
 80019f6:	e0f2      	b.n	8001bde <HAL_RCC_OscConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80019f8:	4cb9      	ldr	r4, [pc, #740]	; (8001ce0 <HAL_RCC_OscConfig+0x2fc>)
 80019fa:	6863      	ldr	r3, [r4, #4]
 80019fc:	f003 030c 	and.w	r3, r3, #12
 8001a00:	2b04      	cmp	r3, #4
 8001a02:	d007      	beq.n	8001a14 <HAL_RCC_OscConfig+0x30>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a04:	6863      	ldr	r3, [r4, #4]
 8001a06:	f003 030c 	and.w	r3, r3, #12
 8001a0a:	2b08      	cmp	r3, #8
 8001a0c:	d116      	bne.n	8001a3c <HAL_RCC_OscConfig+0x58>
 8001a0e:	6863      	ldr	r3, [r4, #4]
 8001a10:	03d9      	lsls	r1, r3, #15
 8001a12:	d513      	bpl.n	8001a3c <HAL_RCC_OscConfig+0x58>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001a18:	fa93 f2a3 	rbit	r2, r3
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a1c:	6822      	ldr	r2, [r4, #0]
 8001a1e:	fa93 f3a3 	rbit	r3, r3
 8001a22:	fab3 f383 	clz	r3, r3
 8001a26:	f003 031f 	and.w	r3, r3, #31
 8001a2a:	fa22 f303 	lsr.w	r3, r2, r3
 8001a2e:	07da      	lsls	r2, r3, #31
 8001a30:	d5de      	bpl.n	80019f0 <HAL_RCC_OscConfig+0xc>
 8001a32:	686b      	ldr	r3, [r5, #4]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d1db      	bne.n	80019f0 <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 8001a38:	2001      	movs	r0, #1
 8001a3a:	e22d      	b.n	8001e98 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a3c:	686b      	ldr	r3, [r5, #4]
 8001a3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a42:	d015      	beq.n	8001a70 <HAL_RCC_OscConfig+0x8c>
 8001a44:	b96b      	cbnz	r3, 8001a62 <HAL_RCC_OscConfig+0x7e>
 8001a46:	6823      	ldr	r3, [r4, #0]
 8001a48:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8001a4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a50:	6023      	str	r3, [r4, #0]
 8001a52:	6823      	ldr	r3, [r4, #0]
 8001a54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a58:	6023      	str	r3, [r4, #0]
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a5a:	f7ff fa5d 	bl	8000f18 <HAL_GetTick>
 8001a5e:	4607      	mov	r7, r0
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a60:	e02f      	b.n	8001ac2 <HAL_RCC_OscConfig+0xde>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a62:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a66:	6823      	ldr	r3, [r4, #0]
 8001a68:	d106      	bne.n	8001a78 <HAL_RCC_OscConfig+0x94>
 8001a6a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a6e:	6023      	str	r3, [r4, #0]
 8001a70:	6823      	ldr	r3, [r4, #0]
 8001a72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a76:	e005      	b.n	8001a84 <HAL_RCC_OscConfig+0xa0>
 8001a78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a7c:	6023      	str	r3, [r4, #0]
 8001a7e:	6823      	ldr	r3, [r4, #0]
 8001a80:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a84:	6023      	str	r3, [r4, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a86:	f7ff fa47 	bl	8000f18 <HAL_GetTick>
 8001a8a:	4607      	mov	r7, r0
 8001a8c:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 8001a90:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a94:	6822      	ldr	r2, [r4, #0]
 8001a96:	fa96 f3a6 	rbit	r3, r6
 8001a9a:	fab3 f383 	clz	r3, r3
 8001a9e:	f003 031f 	and.w	r3, r3, #31
 8001aa2:	fa22 f303 	lsr.w	r3, r2, r3
 8001aa6:	07db      	lsls	r3, r3, #31
 8001aa8:	d4a2      	bmi.n	80019f0 <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001aaa:	f7ff fa35 	bl	8000f18 <HAL_GetTick>
 8001aae:	1bc0      	subs	r0, r0, r7
 8001ab0:	2864      	cmp	r0, #100	; 0x64
 8001ab2:	d9ed      	bls.n	8001a90 <HAL_RCC_OscConfig+0xac>
          {
            return HAL_TIMEOUT;
 8001ab4:	2003      	movs	r0, #3
 8001ab6:	e1ef      	b.n	8001e98 <HAL_RCC_OscConfig+0x4b4>
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ab8:	f7ff fa2e 	bl	8000f18 <HAL_GetTick>
 8001abc:	1bc0      	subs	r0, r0, r7
 8001abe:	2864      	cmp	r0, #100	; 0x64
 8001ac0:	d8f8      	bhi.n	8001ab4 <HAL_RCC_OscConfig+0xd0>
 8001ac2:	fa96 f3a6 	rbit	r3, r6
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ac6:	6822      	ldr	r2, [r4, #0]
 8001ac8:	fa96 f3a6 	rbit	r3, r6
 8001acc:	fab3 f383 	clz	r3, r3
 8001ad0:	f003 031f 	and.w	r3, r3, #31
 8001ad4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ad8:	07d8      	lsls	r0, r3, #31
 8001ada:	d4ed      	bmi.n	8001ab8 <HAL_RCC_OscConfig+0xd4>
 8001adc:	e788      	b.n	80019f0 <HAL_RCC_OscConfig+0xc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001ade:	4c80      	ldr	r4, [pc, #512]	; (8001ce0 <HAL_RCC_OscConfig+0x2fc>)
 8001ae0:	6863      	ldr	r3, [r4, #4]
 8001ae2:	f013 0f0c 	tst.w	r3, #12
 8001ae6:	d007      	beq.n	8001af8 <HAL_RCC_OscConfig+0x114>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001ae8:	6863      	ldr	r3, [r4, #4]
 8001aea:	f003 030c 	and.w	r3, r3, #12
 8001aee:	2b08      	cmp	r3, #8
 8001af0:	d121      	bne.n	8001b36 <HAL_RCC_OscConfig+0x152>
 8001af2:	6863      	ldr	r3, [r4, #4]
 8001af4:	03d9      	lsls	r1, r3, #15
 8001af6:	d41e      	bmi.n	8001b36 <HAL_RCC_OscConfig+0x152>
 8001af8:	2302      	movs	r3, #2
 8001afa:	fa93 f2a3 	rbit	r2, r3
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001afe:	6822      	ldr	r2, [r4, #0]
 8001b00:	fa93 f3a3 	rbit	r3, r3
 8001b04:	fab3 f383 	clz	r3, r3
 8001b08:	f003 031f 	and.w	r3, r3, #31
 8001b0c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b10:	07da      	lsls	r2, r3, #31
 8001b12:	d502      	bpl.n	8001b1a <HAL_RCC_OscConfig+0x136>
 8001b14:	692b      	ldr	r3, [r5, #16]
 8001b16:	2b01      	cmp	r3, #1
 8001b18:	d18e      	bne.n	8001a38 <HAL_RCC_OscConfig+0x54>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b1a:	6823      	ldr	r3, [r4, #0]
 8001b1c:	22f8      	movs	r2, #248	; 0xf8
 8001b1e:	fa92 f2a2 	rbit	r2, r2
 8001b22:	fab2 f282 	clz	r2, r2
 8001b26:	6969      	ldr	r1, [r5, #20]
 8001b28:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001b2c:	fa01 f202 	lsl.w	r2, r1, r2
 8001b30:	4313      	orrs	r3, r2
 8001b32:	6023      	str	r3, [r4, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b34:	e053      	b.n	8001bde <HAL_RCC_OscConfig+0x1fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b36:	692a      	ldr	r2, [r5, #16]
 8001b38:	2301      	movs	r3, #1
 8001b3a:	b37a      	cbz	r2, 8001b9c <HAL_RCC_OscConfig+0x1b8>
 8001b3c:	fa93 f2a3 	rbit	r2, r3
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b40:	fab2 f282 	clz	r2, r2
 8001b44:	0092      	lsls	r2, r2, #2
 8001b46:	f102 4284 	add.w	r2, r2, #1107296256	; 0x42000000
 8001b4a:	f502 0284 	add.w	r2, r2, #4325376	; 0x420000
 8001b4e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b50:	f7ff f9e2 	bl	8000f18 <HAL_GetTick>
 8001b54:	4607      	mov	r7, r0
 8001b56:	2602      	movs	r6, #2
 8001b58:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b5c:	4860      	ldr	r0, [pc, #384]	; (8001ce0 <HAL_RCC_OscConfig+0x2fc>)
 8001b5e:	6822      	ldr	r2, [r4, #0]
 8001b60:	fa96 f3a6 	rbit	r3, r6
 8001b64:	fab3 f383 	clz	r3, r3
 8001b68:	f003 031f 	and.w	r3, r3, #31
 8001b6c:	fa22 f303 	lsr.w	r3, r2, r3
 8001b70:	07db      	lsls	r3, r3, #31
 8001b72:	d405      	bmi.n	8001b80 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b74:	f7ff f9d0 	bl	8000f18 <HAL_GetTick>
 8001b78:	1bc0      	subs	r0, r0, r7
 8001b7a:	2802      	cmp	r0, #2
 8001b7c:	d9ec      	bls.n	8001b58 <HAL_RCC_OscConfig+0x174>
 8001b7e:	e799      	b.n	8001ab4 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b80:	6803      	ldr	r3, [r0, #0]
 8001b82:	22f8      	movs	r2, #248	; 0xf8
 8001b84:	fa92 f2a2 	rbit	r2, r2
 8001b88:	fab2 f282 	clz	r2, r2
 8001b8c:	6969      	ldr	r1, [r5, #20]
 8001b8e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001b92:	fa01 f202 	lsl.w	r2, r1, r2
 8001b96:	4313      	orrs	r3, r2
 8001b98:	6003      	str	r3, [r0, #0]
 8001b9a:	e020      	b.n	8001bde <HAL_RCC_OscConfig+0x1fa>
 8001b9c:	fa93 f3a3 	rbit	r3, r3
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ba0:	fab3 f383 	clz	r3, r3
 8001ba4:	009b      	lsls	r3, r3, #2
 8001ba6:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001baa:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001bae:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb0:	f7ff f9b2 	bl	8000f18 <HAL_GetTick>
 8001bb4:	4607      	mov	r7, r0
 8001bb6:	2602      	movs	r6, #2
 8001bb8:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bbc:	6822      	ldr	r2, [r4, #0]
 8001bbe:	fa96 f3a6 	rbit	r3, r6
 8001bc2:	fab3 f383 	clz	r3, r3
 8001bc6:	f003 031f 	and.w	r3, r3, #31
 8001bca:	fa22 f303 	lsr.w	r3, r2, r3
 8001bce:	07d9      	lsls	r1, r3, #31
 8001bd0:	d505      	bpl.n	8001bde <HAL_RCC_OscConfig+0x1fa>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bd2:	f7ff f9a1 	bl	8000f18 <HAL_GetTick>
 8001bd6:	1bc0      	subs	r0, r0, r7
 8001bd8:	2802      	cmp	r0, #2
 8001bda:	d9ed      	bls.n	8001bb8 <HAL_RCC_OscConfig+0x1d4>
 8001bdc:	e76a      	b.n	8001ab4 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bde:	682b      	ldr	r3, [r5, #0]
 8001be0:	071a      	lsls	r2, r3, #28
 8001be2:	d546      	bpl.n	8001c72 <HAL_RCC_OscConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001be4:	69aa      	ldr	r2, [r5, #24]
 8001be6:	4c3e      	ldr	r4, [pc, #248]	; (8001ce0 <HAL_RCC_OscConfig+0x2fc>)
 8001be8:	2301      	movs	r3, #1
 8001bea:	493e      	ldr	r1, [pc, #248]	; (8001ce4 <HAL_RCC_OscConfig+0x300>)
 8001bec:	b312      	cbz	r2, 8001c34 <HAL_RCC_OscConfig+0x250>
 8001bee:	fa93 f2a3 	rbit	r2, r3
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bf2:	fab2 f282 	clz	r2, r2
 8001bf6:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bfa:	f7ff f98d 	bl	8000f18 <HAL_GetTick>
 8001bfe:	4607      	mov	r7, r0
 8001c00:	2602      	movs	r6, #2
 8001c02:	fa96 f3a6 	rbit	r3, r6
 8001c06:	fa96 f3a6 	rbit	r3, r6
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c0a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001c0c:	fa96 f3a6 	rbit	r3, r6
 8001c10:	fab3 f383 	clz	r3, r3
 8001c14:	f003 031f 	and.w	r3, r3, #31
 8001c18:	fa22 f303 	lsr.w	r3, r2, r3
 8001c1c:	07db      	lsls	r3, r3, #31
 8001c1e:	d405      	bmi.n	8001c2c <HAL_RCC_OscConfig+0x248>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c20:	f7ff f97a 	bl	8000f18 <HAL_GetTick>
 8001c24:	1bc0      	subs	r0, r0, r7
 8001c26:	2802      	cmp	r0, #2
 8001c28:	d9eb      	bls.n	8001c02 <HAL_RCC_OscConfig+0x21e>
 8001c2a:	e743      	b.n	8001ab4 <HAL_RCC_OscConfig+0xd0>
          return HAL_TIMEOUT;
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      HAL_Delay(1);
 8001c2c:	2001      	movs	r0, #1
 8001c2e:	f7ff f979 	bl	8000f24 <HAL_Delay>
 8001c32:	e01e      	b.n	8001c72 <HAL_RCC_OscConfig+0x28e>
 8001c34:	fa93 f3a3 	rbit	r3, r3
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c38:	fab3 f383 	clz	r3, r3
 8001c3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c40:	f7ff f96a 	bl	8000f18 <HAL_GetTick>
 8001c44:	4607      	mov	r7, r0
 8001c46:	2602      	movs	r6, #2
 8001c48:	fa96 f3a6 	rbit	r3, r6
 8001c4c:	fa96 f3a6 	rbit	r3, r6
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c50:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001c52:	fa96 f3a6 	rbit	r3, r6
 8001c56:	fab3 f383 	clz	r3, r3
 8001c5a:	f003 031f 	and.w	r3, r3, #31
 8001c5e:	fa22 f303 	lsr.w	r3, r2, r3
 8001c62:	07d8      	lsls	r0, r3, #31
 8001c64:	d505      	bpl.n	8001c72 <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c66:	f7ff f957 	bl	8000f18 <HAL_GetTick>
 8001c6a:	1bc0      	subs	r0, r0, r7
 8001c6c:	2802      	cmp	r0, #2
 8001c6e:	d9eb      	bls.n	8001c48 <HAL_RCC_OscConfig+0x264>
 8001c70:	e720      	b.n	8001ab4 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c72:	682b      	ldr	r3, [r5, #0]
 8001c74:	0759      	lsls	r1, r3, #29
 8001c76:	d404      	bmi.n	8001c82 <HAL_RCC_OscConfig+0x29e>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c78:	69ea      	ldr	r2, [r5, #28]
 8001c7a:	2a00      	cmp	r2, #0
 8001c7c:	f040 8081 	bne.w	8001d82 <HAL_RCC_OscConfig+0x39e>
 8001c80:	e0d8      	b.n	8001e34 <HAL_RCC_OscConfig+0x450>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c82:	4c17      	ldr	r4, [pc, #92]	; (8001ce0 <HAL_RCC_OscConfig+0x2fc>)
    
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c84:	4e18      	ldr	r6, [pc, #96]	; (8001ce8 <HAL_RCC_OscConfig+0x304>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c86:	69e3      	ldr	r3, [r4, #28]
 8001c88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c8c:	61e3      	str	r3, [r4, #28]
 8001c8e:	69e3      	ldr	r3, [r4, #28]
 8001c90:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c94:	9301      	str	r3, [sp, #4]
 8001c96:	9b01      	ldr	r3, [sp, #4]
    
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c98:	6833      	ldr	r3, [r6, #0]
 8001c9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c9e:	6033      	str	r3, [r6, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001ca0:	f7ff f93a 	bl	8000f18 <HAL_GetTick>
 8001ca4:	4607      	mov	r7, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001ca6:	6833      	ldr	r3, [r6, #0]
 8001ca8:	05da      	lsls	r2, r3, #23
 8001caa:	d405      	bmi.n	8001cb8 <HAL_RCC_OscConfig+0x2d4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cac:	f7ff f934 	bl	8000f18 <HAL_GetTick>
 8001cb0:	1bc0      	subs	r0, r0, r7
 8001cb2:	2864      	cmp	r0, #100	; 0x64
 8001cb4:	d9f7      	bls.n	8001ca6 <HAL_RCC_OscConfig+0x2c2>
 8001cb6:	e6fd      	b.n	8001ab4 <HAL_RCC_OscConfig+0xd0>
          return HAL_TIMEOUT;
        }
      }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cb8:	68eb      	ldr	r3, [r5, #12]
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d01c      	beq.n	8001cf8 <HAL_RCC_OscConfig+0x314>
 8001cbe:	b9ab      	cbnz	r3, 8001cec <HAL_RCC_OscConfig+0x308>
 8001cc0:	6a23      	ldr	r3, [r4, #32]
 8001cc2:	2602      	movs	r6, #2
 8001cc4:	f023 0301 	bic.w	r3, r3, #1
 8001cc8:	6223      	str	r3, [r4, #32]
 8001cca:	6a23      	ldr	r3, [r4, #32]
 8001ccc:	4637      	mov	r7, r6
 8001cce:	f023 0304 	bic.w	r3, r3, #4
 8001cd2:	6223      	str	r3, [r4, #32]
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cd4:	f7ff f920 	bl	8000f18 <HAL_GetTick>
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cd8:	f241 3988 	movw	r9, #5000	; 0x1388
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001cdc:	4680      	mov	r8, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cde:	e048      	b.n	8001d72 <HAL_RCC_OscConfig+0x38e>
 8001ce0:	40021000 	.word	0x40021000
 8001ce4:	42420480 	.word	0x42420480
 8001ce8:	40007000 	.word	0x40007000
          return HAL_TIMEOUT;
        }
      }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cec:	2b05      	cmp	r3, #5
 8001cee:	6a23      	ldr	r3, [r4, #32]
 8001cf0:	d106      	bne.n	8001d00 <HAL_RCC_OscConfig+0x31c>
 8001cf2:	f043 0304 	orr.w	r3, r3, #4
 8001cf6:	6223      	str	r3, [r4, #32]
 8001cf8:	6a23      	ldr	r3, [r4, #32]
 8001cfa:	f043 0301 	orr.w	r3, r3, #1
 8001cfe:	e005      	b.n	8001d0c <HAL_RCC_OscConfig+0x328>
 8001d00:	f023 0301 	bic.w	r3, r3, #1
 8001d04:	6223      	str	r3, [r4, #32]
 8001d06:	6a23      	ldr	r3, [r4, #32]
 8001d08:	f023 0304 	bic.w	r3, r3, #4
 8001d0c:	6223      	str	r3, [r4, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d0e:	f7ff f903 	bl	8000f18 <HAL_GetTick>
 8001d12:	2602      	movs	r6, #2
 8001d14:	4681      	mov	r9, r0
 8001d16:	46b0      	mov	r8, r6
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d18:	f241 3788 	movw	r7, #5000	; 0x1388
 8001d1c:	fa96 f3a6 	rbit	r3, r6
 8001d20:	fa96 f3a6 	rbit	r3, r6
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d24:	b10b      	cbz	r3, 8001d2a <HAL_RCC_OscConfig+0x346>
 8001d26:	6a22      	ldr	r2, [r4, #32]
 8001d28:	e000      	b.n	8001d2c <HAL_RCC_OscConfig+0x348>
 8001d2a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001d2c:	fa98 f3a8 	rbit	r3, r8
 8001d30:	fab3 f383 	clz	r3, r3
 8001d34:	f003 031f 	and.w	r3, r3, #31
 8001d38:	fa22 f303 	lsr.w	r3, r2, r3
 8001d3c:	07db      	lsls	r3, r3, #31
 8001d3e:	d49b      	bmi.n	8001c78 <HAL_RCC_OscConfig+0x294>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d40:	f7ff f8ea 	bl	8000f18 <HAL_GetTick>
 8001d44:	ebc9 0000 	rsb	r0, r9, r0
 8001d48:	42b8      	cmp	r0, r7
 8001d4a:	d9e7      	bls.n	8001d1c <HAL_RCC_OscConfig+0x338>
 8001d4c:	e6b2      	b.n	8001ab4 <HAL_RCC_OscConfig+0xd0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d4e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001d50:	fa97 f3a7 	rbit	r3, r7
 8001d54:	fab3 f383 	clz	r3, r3
 8001d58:	f003 031f 	and.w	r3, r3, #31
 8001d5c:	fa22 f303 	lsr.w	r3, r2, r3
 8001d60:	07d8      	lsls	r0, r3, #31
 8001d62:	d589      	bpl.n	8001c78 <HAL_RCC_OscConfig+0x294>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d64:	f7ff f8d8 	bl	8000f18 <HAL_GetTick>
 8001d68:	ebc8 0000 	rsb	r0, r8, r0
 8001d6c:	4548      	cmp	r0, r9
 8001d6e:	f63f aea1 	bhi.w	8001ab4 <HAL_RCC_OscConfig+0xd0>
 8001d72:	fa96 f3a6 	rbit	r3, r6
 8001d76:	fa96 f3a6 	rbit	r3, r6
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d0e7      	beq.n	8001d4e <HAL_RCC_OscConfig+0x36a>
 8001d7e:	6a22      	ldr	r2, [r4, #32]
 8001d80:	e7e6      	b.n	8001d50 <HAL_RCC_OscConfig+0x36c>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d82:	4c47      	ldr	r4, [pc, #284]	; (8001ea0 <HAL_RCC_OscConfig+0x4bc>)
 8001d84:	6863      	ldr	r3, [r4, #4]
 8001d86:	f003 030c 	and.w	r3, r3, #12
 8001d8a:	2b08      	cmp	r3, #8
 8001d8c:	f43f ae54 	beq.w	8001a38 <HAL_RCC_OscConfig+0x54>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d90:	2a02      	cmp	r2, #2
 8001d92:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001d96:	d15c      	bne.n	8001e52 <HAL_RCC_OscConfig+0x46e>
 8001d98:	fa93 f3a3 	rbit	r3, r3
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d9c:	fab3 f383 	clz	r3, r3
 8001da0:	009b      	lsls	r3, r3, #2
 8001da2:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001da6:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001daa:	2200      	movs	r2, #0
 8001dac:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001dae:	f7ff f8b3 	bl	8000f18 <HAL_GetTick>
 8001db2:	4680      	mov	r8, r0
 8001db4:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8001db8:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001dbc:	4f38      	ldr	r7, [pc, #224]	; (8001ea0 <HAL_RCC_OscConfig+0x4bc>)
 8001dbe:	6822      	ldr	r2, [r4, #0]
 8001dc0:	fa96 f3a6 	rbit	r3, r6
 8001dc4:	fab3 f383 	clz	r3, r3
 8001dc8:	f003 031f 	and.w	r3, r3, #31
 8001dcc:	fa22 f303 	lsr.w	r3, r2, r3
 8001dd0:	07d9      	lsls	r1, r3, #31
 8001dd2:	d431      	bmi.n	8001e38 <HAL_RCC_OscConfig+0x454>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001dd4:	6a2e      	ldr	r6, [r5, #32]
 8001dd6:	f5b6 3f80 	cmp.w	r6, #65536	; 0x10000
 8001dda:	d105      	bne.n	8001de8 <HAL_RCC_OscConfig+0x404>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001ddc:	6879      	ldr	r1, [r7, #4]
 8001dde:	f421 3000 	bic.w	r0, r1, #131072	; 0x20000
 8001de2:	68a9      	ldr	r1, [r5, #8]
 8001de4:	4301      	orrs	r1, r0
 8001de6:	6079      	str	r1, [r7, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001de8:	6863      	ldr	r3, [r4, #4]
 8001dea:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8001dec:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 8001df0:	4332      	orrs	r2, r6
 8001df2:	4313      	orrs	r3, r2
 8001df4:	6063      	str	r3, [r4, #4]
 8001df6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001dfa:	fa93 f3a3 	rbit	r3, r3
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001dfe:	fab3 f383 	clz	r3, r3
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001e08:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e10:	f7ff f882 	bl	8000f18 <HAL_GetTick>
 8001e14:	4606      	mov	r6, r0
 8001e16:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8001e1a:	fa95 f3a5 	rbit	r3, r5
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e1e:	6822      	ldr	r2, [r4, #0]
 8001e20:	fa95 f3a5 	rbit	r3, r5
 8001e24:	fab3 f383 	clz	r3, r3
 8001e28:	f003 031f 	and.w	r3, r3, #31
 8001e2c:	fa22 f303 	lsr.w	r3, r2, r3
 8001e30:	07da      	lsls	r2, r3, #31
 8001e32:	d508      	bpl.n	8001e46 <HAL_RCC_OscConfig+0x462>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001e34:	2000      	movs	r0, #0
 8001e36:	e02f      	b.n	8001e98 <HAL_RCC_OscConfig+0x4b4>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e38:	f7ff f86e 	bl	8000f18 <HAL_GetTick>
 8001e3c:	ebc8 0000 	rsb	r0, r8, r0
 8001e40:	2802      	cmp	r0, #2
 8001e42:	d9b9      	bls.n	8001db8 <HAL_RCC_OscConfig+0x3d4>
 8001e44:	e636      	b.n	8001ab4 <HAL_RCC_OscConfig+0xd0>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e46:	f7ff f867 	bl	8000f18 <HAL_GetTick>
 8001e4a:	1b80      	subs	r0, r0, r6
 8001e4c:	2802      	cmp	r0, #2
 8001e4e:	d9e4      	bls.n	8001e1a <HAL_RCC_OscConfig+0x436>
 8001e50:	e630      	b.n	8001ab4 <HAL_RCC_OscConfig+0xd0>
 8001e52:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e56:	fab3 f383 	clz	r3, r3
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8001e60:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8001e64:	2200      	movs	r2, #0
 8001e66:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e68:	f7ff f856 	bl	8000f18 <HAL_GetTick>
 8001e6c:	4606      	mov	r6, r0
 8001e6e:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8001e72:	fa95 f3a5 	rbit	r3, r5
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e76:	6822      	ldr	r2, [r4, #0]
 8001e78:	fa95 f3a5 	rbit	r3, r5
 8001e7c:	fab3 f383 	clz	r3, r3
 8001e80:	f003 031f 	and.w	r3, r3, #31
 8001e84:	fa22 f303 	lsr.w	r3, r2, r3
 8001e88:	07db      	lsls	r3, r3, #31
 8001e8a:	d5d3      	bpl.n	8001e34 <HAL_RCC_OscConfig+0x450>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e8c:	f7ff f844 	bl	8000f18 <HAL_GetTick>
 8001e90:	1b80      	subs	r0, r0, r6
 8001e92:	2802      	cmp	r0, #2
 8001e94:	d9ed      	bls.n	8001e72 <HAL_RCC_OscConfig+0x48e>
 8001e96:	e60d      	b.n	8001ab4 <HAL_RCC_OscConfig+0xd0>
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
}
 8001e98:	b003      	add	sp, #12
 8001e9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001e9e:	bf00      	nop
 8001ea0:	40021000 	.word	0x40021000

08001ea4 <HAL_RCC_GetSysClockFreq>:
{
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001ea4:	4b1f      	ldr	r3, [pc, #124]	; (8001f24 <HAL_RCC_GetSysClockFreq+0x80>)
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ea6:	b570      	push	{r4, r5, r6, lr}
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001ea8:	f103 0510 	add.w	r5, r3, #16
 8001eac:	462e      	mov	r6, r5
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001eae:	b086      	sub	sp, #24
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001eb0:	ac02      	add	r4, sp, #8
 8001eb2:	4622      	mov	r2, r4
 8001eb4:	6818      	ldr	r0, [r3, #0]
 8001eb6:	6859      	ldr	r1, [r3, #4]
 8001eb8:	3308      	adds	r3, #8
 8001eba:	c203      	stmia	r2!, {r0, r1}
 8001ebc:	42ab      	cmp	r3, r5
 8001ebe:	4614      	mov	r4, r2
 8001ec0:	d1f7      	bne.n	8001eb2 <HAL_RCC_GetSysClockFreq+0xe>
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8001ec2:	8833      	ldrh	r3, [r6, #0]
  uint32_t sysclockfreq = 0;
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 8001ec4:	4c18      	ldr	r4, [pc, #96]	; (8001f28 <HAL_RCC_GetSysClockFreq+0x84>)
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8001ec6:	f8ad 3004 	strh.w	r3, [sp, #4]
  uint32_t sysclockfreq = 0;
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 8001eca:	6860      	ldr	r0, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ecc:	f000 030c 	and.w	r3, r0, #12
 8001ed0:	2b08      	cmp	r3, #8
 8001ed2:	d124      	bne.n	8001f1e <HAL_RCC_GetSysClockFreq+0x7a>
 8001ed4:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8001ed8:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 8001edc:	fab3 f383 	clz	r3, r3
 8001ee0:	f400 1270 	and.w	r2, r0, #3932160	; 0x3c0000
 8001ee4:	fa22 f303 	lsr.w	r3, r2, r3
 8001ee8:	aa06      	add	r2, sp, #24
 8001eea:	4413      	add	r3, r2
 8001eec:	f813 1c10 	ldrb.w	r1, [r3, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ef0:	03c3      	lsls	r3, r0, #15
 8001ef2:	d511      	bpl.n	8001f18 <HAL_RCC_GetSysClockFreq+0x74>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> POSITION_VAL(RCC_CFGR2_PREDIV1)];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> POSITION_VAL(RCC_CFGR_PLLXTPRE)];
 8001ef4:	6862      	ldr	r2, [r4, #4]
 8001ef6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001efa:	fa93 f3a3 	rbit	r3, r3
 8001efe:	fab3 f083 	clz	r0, r3
 8001f02:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8001f06:	40c3      	lsrs	r3, r0
 8001f08:	aa06      	add	r2, sp, #24
 8001f0a:	4413      	add	r3, r2
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8001f0c:	f813 0c14 	ldrb.w	r0, [r3, #-20]
 8001f10:	4b06      	ldr	r3, [pc, #24]	; (8001f2c <HAL_RCC_GetSysClockFreq+0x88>)
 8001f12:	fbb3 f0f0 	udiv	r0, r3, r0
 8001f16:	e000      	b.n	8001f1a <HAL_RCC_GetSysClockFreq+0x76>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001f18:	4805      	ldr	r0, [pc, #20]	; (8001f30 <HAL_RCC_GetSysClockFreq+0x8c>)
 8001f1a:	4348      	muls	r0, r1
 8001f1c:	e000      	b.n	8001f20 <HAL_RCC_GetSysClockFreq+0x7c>
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f1e:	4803      	ldr	r0, [pc, #12]	; (8001f2c <HAL_RCC_GetSysClockFreq+0x88>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001f20:	b006      	add	sp, #24
 8001f22:	bd70      	pop	{r4, r5, r6, pc}
 8001f24:	08008b90 	.word	0x08008b90
 8001f28:	40021000 	.word	0x40021000
 8001f2c:	007a1200 	.word	0x007a1200
 8001f30:	003d0900 	.word	0x003d0900

08001f34 <HAL_RCC_ClockConfig>:
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001f34:	4a54      	ldr	r2, [pc, #336]	; (8002088 <HAL_RCC_ClockConfig+0x154>)
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001f3a:	6813      	ldr	r3, [r2, #0]
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f3c:	4606      	mov	r6, r0
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001f3e:	f003 0307 	and.w	r3, r3, #7
 8001f42:	428b      	cmp	r3, r1
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f44:	460d      	mov	r5, r1
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001f46:	d30a      	bcc.n	8001f5e <HAL_RCC_ClockConfig+0x2a>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f48:	6831      	ldr	r1, [r6, #0]
 8001f4a:	078c      	lsls	r4, r1, #30
 8001f4c:	d514      	bpl.n	8001f78 <HAL_RCC_ClockConfig+0x44>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f4e:	484f      	ldr	r0, [pc, #316]	; (800208c <HAL_RCC_ClockConfig+0x158>)
 8001f50:	6843      	ldr	r3, [r0, #4]
 8001f52:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f56:	68b3      	ldr	r3, [r6, #8]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	6043      	str	r3, [r0, #4]
 8001f5c:	e00c      	b.n	8001f78 <HAL_RCC_ClockConfig+0x44>
#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f5e:	6813      	ldr	r3, [r2, #0]
 8001f60:	f023 0307 	bic.w	r3, r3, #7
 8001f64:	430b      	orrs	r3, r1
 8001f66:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001f68:	6813      	ldr	r3, [r2, #0]
 8001f6a:	f003 0307 	and.w	r3, r3, #7
 8001f6e:	4299      	cmp	r1, r3
 8001f70:	d0ea      	beq.n	8001f48 <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 8001f72:	2001      	movs	r0, #1
 8001f74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f78:	07c8      	lsls	r0, r1, #31
 8001f7a:	d406      	bmi.n	8001f8a <HAL_RCC_ClockConfig+0x56>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001f7c:	4a42      	ldr	r2, [pc, #264]	; (8002088 <HAL_RCC_ClockConfig+0x154>)
 8001f7e:	6813      	ldr	r3, [r2, #0]
 8001f80:	f003 0307 	and.w	r3, r3, #7
 8001f84:	429d      	cmp	r5, r3
 8001f86:	d34a      	bcc.n	800201e <HAL_RCC_ClockConfig+0xea>
 8001f88:	e053      	b.n	8002032 <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f8a:	6872      	ldr	r2, [r6, #4]
 8001f8c:	4c3f      	ldr	r4, [pc, #252]	; (800208c <HAL_RCC_ClockConfig+0x158>)
 8001f8e:	2a01      	cmp	r2, #1
 8001f90:	d102      	bne.n	8001f98 <HAL_RCC_ClockConfig+0x64>
 8001f92:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001f96:	e004      	b.n	8001fa2 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f98:	2a02      	cmp	r2, #2
 8001f9a:	bf0c      	ite	eq
 8001f9c:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8001fa0:	2302      	movne	r3, #2
 8001fa2:	fa93 f1a3 	rbit	r1, r3
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fa6:	6821      	ldr	r1, [r4, #0]
 8001fa8:	fa93 f3a3 	rbit	r3, r3
 8001fac:	fab3 f383 	clz	r3, r3
 8001fb0:	f003 031f 	and.w	r3, r3, #31
 8001fb4:	fa21 f303 	lsr.w	r3, r1, r3
 8001fb8:	07d9      	lsls	r1, r3, #31
 8001fba:	d5da      	bpl.n	8001f72 <HAL_RCC_ClockConfig+0x3e>
      {
        return HAL_ERROR;
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fbc:	6863      	ldr	r3, [r4, #4]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fbe:	f241 3888 	movw	r8, #5000	; 0x1388
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
      {
        return HAL_ERROR;
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fc2:	f023 0303 	bic.w	r3, r3, #3
 8001fc6:	431a      	orrs	r2, r3
 8001fc8:	6062      	str	r2, [r4, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fca:	f7fe ffa5 	bl	8000f18 <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fce:	6873      	ldr	r3, [r6, #4]
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fd0:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d10c      	bne.n	8001ff0 <HAL_RCC_ClockConfig+0xbc>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001fd6:	6863      	ldr	r3, [r4, #4]
 8001fd8:	f003 030c 	and.w	r3, r3, #12
 8001fdc:	2b04      	cmp	r3, #4
 8001fde:	d0cd      	beq.n	8001f7c <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fe0:	f7fe ff9a 	bl	8000f18 <HAL_GetTick>
 8001fe4:	1bc0      	subs	r0, r0, r7
 8001fe6:	4540      	cmp	r0, r8
 8001fe8:	d9f5      	bls.n	8001fd6 <HAL_RCC_ClockConfig+0xa2>
        {
          return HAL_TIMEOUT;
 8001fea:	2003      	movs	r0, #3
 8001fec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d10f      	bne.n	8002014 <HAL_RCC_ClockConfig+0xe0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ff4:	6863      	ldr	r3, [r4, #4]
 8001ff6:	f003 030c 	and.w	r3, r3, #12
 8001ffa:	2b08      	cmp	r3, #8
 8001ffc:	d0be      	beq.n	8001f7c <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ffe:	f7fe ff8b 	bl	8000f18 <HAL_GetTick>
 8002002:	1bc0      	subs	r0, r0, r7
 8002004:	4540      	cmp	r0, r8
 8002006:	d9f5      	bls.n	8001ff4 <HAL_RCC_ClockConfig+0xc0>
 8002008:	e7ef      	b.n	8001fea <HAL_RCC_ClockConfig+0xb6>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800200a:	f7fe ff85 	bl	8000f18 <HAL_GetTick>
 800200e:	1bc0      	subs	r0, r0, r7
 8002010:	4540      	cmp	r0, r8
 8002012:	d8ea      	bhi.n	8001fea <HAL_RCC_ClockConfig+0xb6>
        }
      }
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002014:	6863      	ldr	r3, [r4, #4]
 8002016:	f013 0f0c 	tst.w	r3, #12
 800201a:	d1f6      	bne.n	800200a <HAL_RCC_ClockConfig+0xd6>
 800201c:	e7ae      	b.n	8001f7c <HAL_RCC_ClockConfig+0x48>
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800201e:	6813      	ldr	r3, [r2, #0]
 8002020:	f023 0307 	bic.w	r3, r3, #7
 8002024:	432b      	orrs	r3, r5
 8002026:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002028:	6813      	ldr	r3, [r2, #0]
 800202a:	f003 0307 	and.w	r3, r3, #7
 800202e:	429d      	cmp	r5, r3
 8002030:	d19f      	bne.n	8001f72 <HAL_RCC_ClockConfig+0x3e>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002032:	6831      	ldr	r1, [r6, #0]
 8002034:	4c15      	ldr	r4, [pc, #84]	; (800208c <HAL_RCC_ClockConfig+0x158>)
 8002036:	f011 0f04 	tst.w	r1, #4
 800203a:	d005      	beq.n	8002048 <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800203c:	6863      	ldr	r3, [r4, #4]
 800203e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002042:	68f3      	ldr	r3, [r6, #12]
 8002044:	4313      	orrs	r3, r2
 8002046:	6063      	str	r3, [r4, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002048:	070b      	lsls	r3, r1, #28
 800204a:	d506      	bpl.n	800205a <HAL_RCC_ClockConfig+0x126>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800204c:	6863      	ldr	r3, [r4, #4]
 800204e:	6932      	ldr	r2, [r6, #16]
 8002050:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002054:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002058:	6063      	str	r3, [r4, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800205a:	f7ff ff23 	bl	8001ea4 <HAL_RCC_GetSysClockFreq>
 800205e:	6863      	ldr	r3, [r4, #4]
 8002060:	22f0      	movs	r2, #240	; 0xf0
 8002062:	fa92 f2a2 	rbit	r2, r2
 8002066:	fab2 f282 	clz	r2, r2
 800206a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800206e:	40d3      	lsrs	r3, r2
 8002070:	4a07      	ldr	r2, [pc, #28]	; (8002090 <HAL_RCC_ClockConfig+0x15c>)
 8002072:	5cd3      	ldrb	r3, [r2, r3]
 8002074:	40d8      	lsrs	r0, r3
 8002076:	4b07      	ldr	r3, [pc, #28]	; (8002094 <HAL_RCC_ClockConfig+0x160>)
 8002078:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800207a:	200f      	movs	r0, #15
 800207c:	f7fe ff21 	bl	8000ec2 <HAL_InitTick>
  
  return HAL_OK;
 8002080:	2000      	movs	r0, #0
}
 8002082:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002086:	bf00      	nop
 8002088:	40022000 	.word	0x40022000
 800208c:	40021000 	.word	0x40021000
 8002090:	08008bb3 	.word	0x08008bb3
 8002094:	20000114 	.word	0x20000114

08002098 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002098:	4b01      	ldr	r3, [pc, #4]	; (80020a0 <HAL_RCC_GetHCLKFreq+0x8>)
 800209a:	6818      	ldr	r0, [r3, #0]
 800209c:	4770      	bx	lr
 800209e:	bf00      	nop
 80020a0:	20000114 	.word	0x20000114

080020a4 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80020a4:	6803      	ldr	r3, [r0, #0]
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020a6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80020aa:	07dc      	lsls	r4, r3, #31
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80020ac:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80020ae:	d564      	bpl.n	800217a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80020b0:	4c3e      	ldr	r4, [pc, #248]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0x108>)
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 80020b2:	4e3f      	ldr	r6, [pc, #252]	; (80021b0 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80020b4:	69e3      	ldr	r3, [r4, #28]
 80020b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020ba:	61e3      	str	r3, [r4, #28]
 80020bc:	69e3      	ldr	r3, [r4, #28]
 80020be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020c2:	9301      	str	r3, [sp, #4]
 80020c4:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 80020c6:	6833      	ldr	r3, [r6, #0]
 80020c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020cc:	6033      	str	r3, [r6, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80020ce:	f7fe ff23 	bl	8000f18 <HAL_GetTick>
 80020d2:	4607      	mov	r7, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80020d4:	6833      	ldr	r3, [r6, #0]
 80020d6:	05d8      	lsls	r0, r3, #23
 80020d8:	d406      	bmi.n	80020e8 <HAL_RCCEx_PeriphCLKConfig+0x44>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020da:	f7fe ff1d 	bl	8000f18 <HAL_GetTick>
 80020de:	1bc0      	subs	r0, r0, r7
 80020e0:	2864      	cmp	r0, #100	; 0x64
 80020e2:	d9f7      	bls.n	80020d4 <HAL_RCCEx_PeriphCLKConfig+0x30>
      {
        return HAL_TIMEOUT;
 80020e4:	2003      	movs	r0, #3
 80020e6:	e05d      	b.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x100>
      }      
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80020e8:	6a23      	ldr	r3, [r4, #32]
 80020ea:	4830      	ldr	r0, [pc, #192]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0x108>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80020ec:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80020f0:	d106      	bne.n	8002100 <HAL_RCCEx_PeriphCLKConfig+0x5c>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80020f2:	6a23      	ldr	r3, [r4, #32]
 80020f4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80020f8:	686b      	ldr	r3, [r5, #4]
 80020fa:	4313      	orrs	r3, r2
 80020fc:	6223      	str	r3, [r4, #32]
 80020fe:	e03c      	b.n	800217a <HAL_RCCEx_PeriphCLKConfig+0xd6>
      }      
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002100:	686a      	ldr	r2, [r5, #4]
 8002102:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002106:	4293      	cmp	r3, r2
 8002108:	d0f3      	beq.n	80020f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800210a:	6a01      	ldr	r1, [r0, #32]
 800210c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002110:	f421 7740 	bic.w	r7, r1, #768	; 0x300
 8002114:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002118:	fab2 f282 	clz	r2, r2
 800211c:	4e25      	ldr	r6, [pc, #148]	; (80021b4 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 800211e:	f04f 0e01 	mov.w	lr, #1
 8002122:	f846 e022 	str.w	lr, [r6, r2, lsl #2]
 8002126:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 800212a:	fab3 f383 	clz	r3, r3
 800212e:	2200      	movs	r2, #0
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002130:	07c9      	lsls	r1, r1, #31
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002132:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002136:	6207      	str	r7, [r0, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002138:	d5db      	bpl.n	80020f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
 800213a:	f7fe feed 	bl	8000f18 <HAL_GetTick>
 800213e:	2602      	movs	r6, #2
 8002140:	4680      	mov	r8, r0
 8002142:	4637      	mov	r7, r6
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002144:	f241 3988 	movw	r9, #5000	; 0x1388
 8002148:	fa96 f3a6 	rbit	r3, r6
 800214c:	fa96 f3a6 	rbit	r3, r6
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002150:	b10b      	cbz	r3, 8002156 <HAL_RCCEx_PeriphCLKConfig+0xb2>
 8002152:	6a22      	ldr	r2, [r4, #32]
 8002154:	e000      	b.n	8002158 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8002156:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002158:	fa97 f3a7 	rbit	r3, r7
 800215c:	fab3 f383 	clz	r3, r3
 8002160:	f003 031f 	and.w	r3, r3, #31
 8002164:	fa22 f303 	lsr.w	r3, r2, r3
 8002168:	07da      	lsls	r2, r3, #31
 800216a:	d4c2      	bmi.n	80020f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800216c:	f7fe fed4 	bl	8000f18 <HAL_GetTick>
 8002170:	ebc8 0000 	rsb	r0, r8, r0
 8002174:	4548      	cmp	r0, r9
 8002176:	d9e7      	bls.n	8002148 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002178:	e7b4      	b.n	80020e4 <HAL_RCCEx_PeriphCLKConfig+0x40>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800217a:	6828      	ldr	r0, [r5, #0]
 800217c:	0783      	lsls	r3, r0, #30
 800217e:	d506      	bpl.n	800218e <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002180:	490a      	ldr	r1, [pc, #40]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002182:	684b      	ldr	r3, [r1, #4]
 8002184:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002188:	68ab      	ldr	r3, [r5, #8]
 800218a:	4313      	orrs	r3, r2
 800218c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800218e:	f010 0010 	ands.w	r0, r0, #16
 8002192:	d007      	beq.n	80021a4 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002194:	4905      	ldr	r1, [pc, #20]	; (80021ac <HAL_RCCEx_PeriphCLKConfig+0x108>)
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002196:	2000      	movs	r0, #0
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002198:	684b      	ldr	r3, [r1, #4]
 800219a:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800219e:	696b      	ldr	r3, [r5, #20]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
}
 80021a4:	b003      	add	sp, #12
 80021a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80021aa:	bf00      	nop
 80021ac:	40021000 	.word	0x40021000
 80021b0:	40007000 	.word	0x40007000
 80021b4:	42420400 	.word	0x42420400

080021b8 <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80021b8:	b084      	sub	sp, #16
 80021ba:	a801      	add	r0, sp, #4
 80021bc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 80021c0:	b004      	add	sp, #16
 80021c2:	2000      	movs	r0, #0
 80021c4:	4770      	bx	lr

080021c6 <USB_EnableGlobalInt>:
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 80021c6:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 80021ca:	b29b      	uxth	r3, r3
 80021cc:	f443 433d 	orr.w	r3, r3, #48384	; 0xbd00
 80021d0:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  
  return HAL_OK;
}
 80021d4:	2000      	movs	r0, #0
 80021d6:	4770      	bx	lr

080021d8 <USB_DisableGlobalInt>:
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 80021d8:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 80021dc:	f423 5374 	bic.w	r3, r3, #15616	; 0x3d00
 80021e0:	045b      	lsls	r3, r3, #17
 80021e2:	0c5b      	lsrs	r3, r3, #17
 80021e4:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  
  return HAL_OK;
}
 80021e8:	2000      	movs	r0, #0
 80021ea:	4770      	bx	lr

080021ec <USB_SetCurrentMode>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 80021ec:	2000      	movs	r0, #0
 80021ee:	4770      	bx	lr

080021f0 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{    
 80021f0:	b084      	sub	sp, #16
 80021f2:	b510      	push	{r4, lr}
 80021f4:	ac03      	add	r4, sp, #12
 80021f6:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  
  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
    
  return HAL_OK;
}
 80021fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  */
HAL_StatusTypeDef USB_DevInit (USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{    
  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 80021fe:	2301      	movs	r3, #1
 8002200:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  
  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8002204:	2300      	movs	r3, #0
 8002206:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  
  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
    
  return HAL_OK;
}
 800220a:	b004      	add	sp, #16
  
  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 
  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 800220c:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
  
  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8002210:	f8a0 3050 	strh.w	r3, [r0, #80]	; 0x50
    
  return HAL_OK;
}
 8002214:	4618      	mov	r0, r3
 8002216:	4770      	bx	lr

08002218 <USB_ActivateEndpoint>:
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  /* initialize Endpoint */
  switch (ep->type)
 8002218:	78cb      	ldrb	r3, [r1, #3]
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800221a:	b530      	push	{r4, r5, lr}
 800221c:	780a      	ldrb	r2, [r1, #0]
  /* initialize Endpoint */
  switch (ep->type)
 800221e:	2b03      	cmp	r3, #3
 8002220:	d82b      	bhi.n	800227a <USB_ActivateEndpoint+0x62>
 8002222:	e8df f003 	tbb	[pc, r3]
 8002226:	1f02      	.short	0x1f02
 8002228:	150c      	.short	0x150c
  {
  case EP_TYPE_CTRL:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_CONTROL);
 800222a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800222e:	b29b      	uxth	r3, r3
 8002230:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8002234:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002238:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800223c:	e01b      	b.n	8002276 <USB_ActivateEndpoint+0x5e>
    break;
  case EP_TYPE_BULK:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_BULK);
 800223e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002242:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8002246:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800224a:	041b      	lsls	r3, r3, #16
 800224c:	0c1b      	lsrs	r3, r3, #16
 800224e:	e012      	b.n	8002276 <USB_ActivateEndpoint+0x5e>
    break;
  case EP_TYPE_INTR:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_INTERRUPT);
 8002250:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002254:	b29b      	uxth	r3, r3
 8002256:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800225a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800225e:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8002262:	e008      	b.n	8002276 <USB_ActivateEndpoint+0x5e>
    break;
  case EP_TYPE_ISOC:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_ISOCHRONOUS);
 8002264:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002268:	b29b      	uxth	r3, r3
 800226a:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800226e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002272:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002276:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    break;
  default:
      break;
  } 
  
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800227a:	780c      	ldrb	r4, [r1, #0]
 800227c:	f830 3024 	ldrh.w	r3, [r0, r4, lsl #2]
 8002280:	f444 4200 	orr.w	r2, r4, #32768	; 0x8000
 8002284:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002288:	051b      	lsls	r3, r3, #20
 800228a:	0d1b      	lsrs	r3, r3, #20
 800228c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002290:	4313      	orrs	r3, r2
 8002292:	f820 3024 	strh.w	r3, [r0, r4, lsl #2]
  
  if (ep->doublebuffer == 0) 
 8002296:	7a8b      	ldrb	r3, [r1, #10]
 8002298:	780d      	ldrb	r5, [r1, #0]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d174      	bne.n	8002388 <USB_ActivateEndpoint+0x170>
  {
    if (ep->is_in)
 800229e:	784a      	ldrb	r2, [r1, #1]
 80022a0:	888b      	ldrh	r3, [r1, #4]
 80022a2:	b33a      	cbz	r2, 80022f4 <USB_ActivateEndpoint+0xdc>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80022a4:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 80022a8:	085b      	lsrs	r3, r3, #1
 80022aa:	b292      	uxth	r2, r2
 80022ac:	eb02 04c5 	add.w	r4, r2, r5, lsl #3
 80022b0:	005b      	lsls	r3, r3, #1
 80022b2:	eb00 0444 	add.w	r4, r0, r4, lsl #1
 80022b6:	f8c4 3400 	str.w	r3, [r4, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80022ba:	780a      	ldrb	r2, [r1, #0]
 80022bc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80022c0:	065b      	lsls	r3, r3, #25
 80022c2:	d50b      	bpl.n	80022dc <USB_ActivateEndpoint+0xc4>
 80022c4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80022c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80022cc:	051b      	lsls	r3, r3, #20
 80022ce:	0d1b      	lsrs	r3, r3, #20
 80022d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022d4:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80022d8:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK); 
 80022dc:	780a      	ldrb	r2, [r1, #0]
 80022de:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80022e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80022e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80022ea:	041b      	lsls	r3, r3, #16
 80022ec:	0c1b      	lsrs	r3, r3, #16
 80022ee:	f083 0320 	eor.w	r3, r3, #32
 80022f2:	e0fb      	b.n	80024ec <USB_ActivateEndpoint+0x2d4>
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80022f4:	f8b0 4050 	ldrh.w	r4, [r0, #80]	; 0x50
 80022f8:	085b      	lsrs	r3, r3, #1
 80022fa:	b2a4      	uxth	r4, r4
 80022fc:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8002300:	3404      	adds	r4, #4
 8002302:	005b      	lsls	r3, r3, #1
 8002304:	f500 6280 	add.w	r2, r0, #1024	; 0x400
 8002308:	f842 3014 	str.w	r3, [r2, r4, lsl #1]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800230c:	f8b0 4050 	ldrh.w	r4, [r0, #80]	; 0x50
 8002310:	780b      	ldrb	r3, [r1, #0]
 8002312:	690d      	ldr	r5, [r1, #16]
 8002314:	b2a4      	uxth	r4, r4
 8002316:	eb04 04c3 	add.w	r4, r4, r3, lsl #3
 800231a:	2d3e      	cmp	r5, #62	; 0x3e
 800231c:	f104 0406 	add.w	r4, r4, #6
 8002320:	d90b      	bls.n	800233a <USB_ActivateEndpoint+0x122>
 8002322:	f3c5 134f 	ubfx	r3, r5, #5, #16
 8002326:	06ed      	lsls	r5, r5, #27
 8002328:	bf04      	itt	eq
 800232a:	f103 33ff 	addeq.w	r3, r3, #4294967295
 800232e:	b29b      	uxtheq	r3, r3
 8002330:	ea6f 63c3 	mvn.w	r3, r3, lsl #27
 8002334:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002338:	e006      	b.n	8002348 <USB_ActivateEndpoint+0x130>
 800233a:	f3c5 034f 	ubfx	r3, r5, #1, #16
 800233e:	07ed      	lsls	r5, r5, #31
 8002340:	bf44      	itt	mi
 8002342:	3301      	addmi	r3, #1
 8002344:	b29b      	uxthmi	r3, r3
 8002346:	029b      	lsls	r3, r3, #10
 8002348:	b29b      	uxth	r3, r3
 800234a:	f842 3014 	str.w	r3, [r2, r4, lsl #1]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800234e:	780a      	ldrb	r2, [r1, #0]
 8002350:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002354:	045c      	lsls	r4, r3, #17
 8002356:	d50b      	bpl.n	8002370 <USB_ActivateEndpoint+0x158>
 8002358:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800235c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002360:	051b      	lsls	r3, r3, #20
 8002362:	0d1b      	lsrs	r3, r3, #20
 8002364:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002368:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800236c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8002370:	780a      	ldrb	r2, [r1, #0]
 8002372:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002376:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800237a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800237e:	041b      	lsls	r3, r3, #16
 8002380:	0c1b      	lsrs	r3, r3, #16
 8002382:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002386:	e0b1      	b.n	80024ec <USB_ActivateEndpoint+0x2d4>
  }
  /*Double Buffer*/
  else
  {
    /*Set the endpoint as double buffered*/
    PCD_SET_EP_DBUF(USBx, ep->num);
 8002388:	f830 3025 	ldrh.w	r3, [r0, r5, lsl #2]
 800238c:	f500 6480 	add.w	r4, r0, #1024	; 0x400
 8002390:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8002394:	051b      	lsls	r3, r3, #20
 8002396:	0d1b      	lsrs	r3, r3, #20
 8002398:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800239c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023a0:	f820 3025 	strh.w	r3, [r0, r5, lsl #2]
    /*Set buffer address for double buffered mode*/
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num,ep->pmaaddr0, ep->pmaaddr1);
 80023a4:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80023a8:	780a      	ldrb	r2, [r1, #0]
 80023aa:	b29b      	uxth	r3, r3
 80023ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80023b0:	88ca      	ldrh	r2, [r1, #6]
 80023b2:	0852      	lsrs	r2, r2, #1
 80023b4:	0052      	lsls	r2, r2, #1
 80023b6:	f844 2013 	str.w	r2, [r4, r3, lsl #1]
 80023ba:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80023be:	780a      	ldrb	r2, [r1, #0]
 80023c0:	b29b      	uxth	r3, r3
 80023c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80023c6:	890a      	ldrh	r2, [r1, #8]
 80023c8:	3304      	adds	r3, #4
 80023ca:	0852      	lsrs	r2, r2, #1
 80023cc:	0052      	lsls	r2, r2, #1
 80023ce:	f844 2013 	str.w	r2, [r4, r3, lsl #1]
    
    if (ep->is_in==0)
 80023d2:	784b      	ldrb	r3, [r1, #1]
 80023d4:	780a      	ldrb	r2, [r1, #0]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d146      	bne.n	8002468 <USB_ActivateEndpoint+0x250>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80023da:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80023de:	045b      	lsls	r3, r3, #17
 80023e0:	d50b      	bpl.n	80023fa <USB_ActivateEndpoint+0x1e2>
 80023e2:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80023e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80023ea:	051b      	lsls	r3, r3, #20
 80023ec:	0d1b      	lsrs	r3, r3, #20
 80023ee:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80023f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023f6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80023fa:	780a      	ldrb	r2, [r1, #0]
 80023fc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002400:	065d      	lsls	r5, r3, #25
 8002402:	d50b      	bpl.n	800241c <USB_ActivateEndpoint+0x204>
 8002404:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002408:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800240c:	051b      	lsls	r3, r3, #20
 800240e:	0d1b      	lsrs	r3, r3, #20
 8002410:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002414:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002418:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800241c:	780a      	ldrb	r2, [r1, #0]
 800241e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002422:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002426:	051b      	lsls	r3, r3, #20
 8002428:	0d1b      	lsrs	r3, r3, #20
 800242a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800242e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002432:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8002436:	780a      	ldrb	r2, [r1, #0]
 8002438:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800243c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002440:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002444:	041b      	lsls	r3, r3, #16
 8002446:	0c1b      	lsrs	r3, r3, #16
 8002448:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800244c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002450:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002454:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002458:	780a      	ldrb	r2, [r1, #0]
 800245a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800245e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002462:	051b      	lsls	r3, r3, #20
 8002464:	0d1b      	lsrs	r3, r3, #20
 8002466:	e041      	b.n	80024ec <USB_ActivateEndpoint+0x2d4>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002468:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800246c:	045c      	lsls	r4, r3, #17
 800246e:	d50b      	bpl.n	8002488 <USB_ActivateEndpoint+0x270>
 8002470:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002474:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002478:	051b      	lsls	r3, r3, #20
 800247a:	0d1b      	lsrs	r3, r3, #20
 800247c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002480:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002484:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002488:	780a      	ldrb	r2, [r1, #0]
 800248a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800248e:	065b      	lsls	r3, r3, #25
 8002490:	d50b      	bpl.n	80024aa <USB_ActivateEndpoint+0x292>
 8002492:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002496:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800249a:	051b      	lsls	r3, r3, #20
 800249c:	0d1b      	lsrs	r3, r3, #20
 800249e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024a2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80024a6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 80024aa:	780a      	ldrb	r2, [r1, #0]
 80024ac:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80024b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024b4:	051b      	lsls	r3, r3, #20
 80024b6:	0d1b      	lsrs	r3, r3, #20
 80024b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80024bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024c0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80024c4:	780a      	ldrb	r2, [r1, #0]
 80024c6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80024ca:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80024ce:	051b      	lsls	r3, r3, #20
 80024d0:	0d1b      	lsrs	r3, r3, #20
 80024d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024da:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80024de:	780a      	ldrb	r2, [r1, #0]
 80024e0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80024e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80024e8:	049b      	lsls	r3, r3, #18
 80024ea:	0c9b      	lsrs	r3, r3, #18
 80024ec:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80024f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80024f4:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }
  
  return HAL_OK;
}
 80024f8:	2000      	movs	r0, #0
 80024fa:	bd30      	pop	{r4, r5, pc}

080024fc <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80024fc:	b510      	push	{r4, lr}
  if (ep->doublebuffer == 0) 
 80024fe:	7a8c      	ldrb	r4, [r1, #10]
 8002500:	784a      	ldrb	r2, [r1, #1]
 8002502:	780b      	ldrb	r3, [r1, #0]
 8002504:	bb1c      	cbnz	r4, 800254e <USB_DeactivateEndpoint+0x52>
  {
    if (ep->is_in)
 8002506:	b182      	cbz	r2, 800252a <USB_DeactivateEndpoint+0x2e>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002508:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800250c:	0652      	lsls	r2, r2, #25
 800250e:	d55b      	bpl.n	80025c8 <USB_DeactivateEndpoint+0xcc>
 8002510:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8002514:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002518:	0512      	lsls	r2, r2, #20
 800251a:	0d12      	lsrs	r2, r2, #20
 800251c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002520:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8002524:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
 8002528:	e04e      	b.n	80025c8 <USB_DeactivateEndpoint+0xcc>
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS); 
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800252a:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800252e:	0454      	lsls	r4, r2, #17
 8002530:	f140 808d 	bpl.w	800264e <USB_DeactivateEndpoint+0x152>
 8002534:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8002538:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800253c:	0512      	lsls	r2, r2, #20
 800253e:	0d12      	lsrs	r2, r2, #20
 8002540:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8002544:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002548:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
 800254c:	e07f      	b.n	800264e <USB_DeactivateEndpoint+0x152>
    }
  }
  /*Double Buffer*/
  else
  { 
    if (ep->is_in==0)
 800254e:	2a00      	cmp	r2, #0
 8002550:	d142      	bne.n	80025d8 <USB_DeactivateEndpoint+0xdc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8002552:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8002556:	0452      	lsls	r2, r2, #17
 8002558:	d50b      	bpl.n	8002572 <USB_DeactivateEndpoint+0x76>
 800255a:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800255e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002562:	0512      	lsls	r2, r2, #20
 8002564:	0d12      	lsrs	r2, r2, #20
 8002566:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800256a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800256e:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8002572:	780a      	ldrb	r2, [r1, #0]
 8002574:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002578:	065c      	lsls	r4, r3, #25
 800257a:	d50b      	bpl.n	8002594 <USB_DeactivateEndpoint+0x98>
 800257c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002580:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002584:	051b      	lsls	r3, r3, #20
 8002586:	0d1b      	lsrs	r3, r3, #20
 8002588:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800258c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002590:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8002594:	780a      	ldrb	r2, [r1, #0]
 8002596:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800259a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800259e:	051b      	lsls	r3, r3, #20
 80025a0:	0d1b      	lsrs	r3, r3, #20
 80025a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025a6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80025aa:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80025ae:	780a      	ldrb	r2, [r1, #0]
 80025b0:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80025b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80025b8:	049b      	lsls	r3, r3, #18
 80025ba:	0c9b      	lsrs	r3, r3, #18
 80025bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025c4:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80025c8:	780a      	ldrb	r2, [r1, #0]
 80025ca:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80025ce:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80025d2:	051b      	lsls	r3, r3, #20
 80025d4:	0d1b      	lsrs	r3, r3, #20
 80025d6:	e041      	b.n	800265c <USB_DeactivateEndpoint+0x160>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80025d8:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80025dc:	0452      	lsls	r2, r2, #17
 80025de:	d50b      	bpl.n	80025f8 <USB_DeactivateEndpoint+0xfc>
 80025e0:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80025e4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80025e8:	0512      	lsls	r2, r2, #20
 80025ea:	0d12      	lsrs	r2, r2, #20
 80025ec:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80025f0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80025f4:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80025f8:	780a      	ldrb	r2, [r1, #0]
 80025fa:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80025fe:	065b      	lsls	r3, r3, #25
 8002600:	d50b      	bpl.n	800261a <USB_DeactivateEndpoint+0x11e>
 8002602:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002606:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800260a:	051b      	lsls	r3, r3, #20
 800260c:	0d1b      	lsrs	r3, r3, #20
 800260e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002612:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002616:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 800261a:	780a      	ldrb	r2, [r1, #0]
 800261c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002620:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002624:	051b      	lsls	r3, r3, #20
 8002626:	0d1b      	lsrs	r3, r3, #20
 8002628:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800262c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002630:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8002634:	780a      	ldrb	r2, [r1, #0]
 8002636:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 800263a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800263e:	051b      	lsls	r3, r3, #20
 8002640:	0d1b      	lsrs	r3, r3, #20
 8002642:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002646:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800264a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800264e:	780a      	ldrb	r2, [r1, #0]
 8002650:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002654:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002658:	049b      	lsls	r3, r3, #18
 800265a:	0c9b      	lsrs	r3, r3, #18
 800265c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002660:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002664:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }
  
  return HAL_OK;
}
 8002668:	2000      	movs	r0, #0
 800266a:	bd10      	pop	{r4, pc}

0800266c <USB_EPSetStall>:
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
  if (ep->num == 0)
 800266c:	780a      	ldrb	r2, [r1, #0]
 800266e:	b97a      	cbnz	r2, 8002690 <USB_EPSetStall+0x24>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(USBx, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
 8002670:	8803      	ldrh	r3, [r0, #0]
 8002672:	b29b      	uxth	r3, r3
 8002674:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002678:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800267c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002680:	f083 0310 	eor.w	r3, r3, #16
 8002684:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002688:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800268c:	8003      	strh	r3, [r0, #0]
 800268e:	e01c      	b.n	80026ca <USB_EPSetStall+0x5e>
  }
  else
  {
    if (ep->is_in)
 8002690:	784b      	ldrb	r3, [r1, #1]
 8002692:	b153      	cbz	r3, 80026aa <USB_EPSetStall+0x3e>
    {
      PCD_SET_EP_TX_STATUS(USBx, ep->num , USB_EP_TX_STALL); 
 8002694:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002698:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800269c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80026a0:	041b      	lsls	r3, r3, #16
 80026a2:	0c1b      	lsrs	r3, r3, #16
 80026a4:	f083 0310 	eor.w	r3, r3, #16
 80026a8:	e009      	b.n	80026be <USB_EPSetStall+0x52>
    }
    else
    {
      PCD_SET_EP_RX_STATUS(USBx, ep->num , USB_EP_RX_STALL);
 80026aa:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80026ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80026b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026b6:	041b      	lsls	r3, r3, #16
 80026b8:	0c1b      	lsrs	r3, r3, #16
 80026ba:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80026be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80026c6:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }
  return HAL_OK;
}
 80026ca:	2000      	movs	r0, #0
 80026cc:	4770      	bx	lr

080026ce <USB_EPClearStall>:
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in)
 80026ce:	784b      	ldrb	r3, [r1, #1]
 80026d0:	780a      	ldrb	r2, [r1, #0]
 80026d2:	b1db      	cbz	r3, 800270c <USB_EPClearStall+0x3e>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80026d4:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80026d8:	065b      	lsls	r3, r3, #25
 80026da:	d50b      	bpl.n	80026f4 <USB_EPClearStall+0x26>
 80026dc:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80026e0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80026e4:	051b      	lsls	r3, r3, #20
 80026e6:	0d1b      	lsrs	r3, r3, #20
 80026e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026ec:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80026f0:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80026f4:	780a      	ldrb	r2, [r1, #0]
 80026f6:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80026fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80026fe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002702:	041b      	lsls	r3, r3, #16
 8002704:	0c1b      	lsrs	r3, r3, #16
 8002706:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 800270a:	e01a      	b.n	8002742 <USB_EPClearStall+0x74>
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800270c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002710:	045b      	lsls	r3, r3, #17
 8002712:	d50b      	bpl.n	800272c <USB_EPClearStall+0x5e>
 8002714:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002718:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800271c:	051b      	lsls	r3, r3, #20
 800271e:	0d1b      	lsrs	r3, r3, #20
 8002720:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002724:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002728:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800272c:	780a      	ldrb	r2, [r1, #0]
 800272e:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8002732:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002736:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800273a:	041b      	lsls	r3, r3, #16
 800273c:	0c1b      	lsrs	r3, r3, #16
 800273e:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002742:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002746:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800274a:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }
  return HAL_OK;
}
 800274e:	2000      	movs	r0, #0
 8002750:	4770      	bx	lr

08002752 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_TypeDef *USBx, uint8_t address)
{
  if(address == 0) 
 8002752:	b911      	cbnz	r1, 800275a <USB_SetDevAddress+0x8>
  {
   /* set device address and enable function */
   USBx->DADDR = USB_DADDR_EF;
 8002754:	2380      	movs	r3, #128	; 0x80
 8002756:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
  }
  
  return HAL_OK;
}
 800275a:	2000      	movs	r0, #0
 800275c:	4770      	bx	lr

0800275e <USB_DevConnect>:
 800275e:	2000      	movs	r0, #0
 8002760:	4770      	bx	lr

08002762 <USB_DevDisconnect>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 8002762:	2000      	movs	r0, #0
 8002764:	4770      	bx	lr

08002766 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts (USB_TypeDef *USBx)
{
  uint32_t tmpreg = 0;
  
  tmpreg = USBx->ISTR;
 8002766:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 800276a:	b280      	uxth	r0, r0
 800276c:	4770      	bx	lr

0800276e <USB_EP0_OutStart>:
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
}
 800276e:	2000      	movs	r0, #0
 8002770:	4770      	bx	lr

08002772 <USB_WritePMA>:
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 8002772:	3301      	adds	r3, #1
  uint32_t index = 0, temp1 = 0, temp2 = 0;
  uint16_t *pdwVal = NULL;
  
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8002774:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8002778:	b510      	push	{r4, lr}
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 800277a:	105b      	asrs	r3, r3, #1
  uint32_t index = 0, temp1 = 0, temp2 = 0;
  uint16_t *pdwVal = NULL;
  
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 800277c:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (index = nbytes; index != 0; index--)
 8002780:	2400      	movs	r4, #0
 8002782:	42a3      	cmp	r3, r4
 8002784:	d005      	beq.n	8002792 <USB_WritePMA+0x20>
 8002786:	f831 0b02 	ldrh.w	r0, [r1], #2
  {
    temp1 = (uint16_t) * pbUsrBuf;
    pbUsrBuf++;
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
    *pdwVal++ = temp2;
 800278a:	f822 0024 	strh.w	r0, [r2, r4, lsl #2]
 800278e:	3401      	adds	r4, #1
 8002790:	e7f7      	b.n	8002782 <USB_WritePMA+0x10>
    pdwVal++;
    pbUsrBuf++;
  }
}
 8002792:	bd10      	pop	{r4, pc}

08002794 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
 8002794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002796:	4604      	mov	r4, r0
  uint16_t pmabuffer = 0;
  uint32_t len = ep->xfer_len;
  
  /* IN endpoint */
  if (ep->is_in == 1)
 8002798:	7848      	ldrb	r0, [r1, #1]
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
 800279a:	460e      	mov	r6, r1
  uint16_t pmabuffer = 0;
  uint32_t len = ep->xfer_len;
  
  /* IN endpoint */
  if (ep->is_in == 1)
 800279c:	2801      	cmp	r0, #1
 800279e:	698b      	ldr	r3, [r1, #24]
 80027a0:	690a      	ldr	r2, [r1, #16]
 80027a2:	7a8f      	ldrb	r7, [r1, #10]
 80027a4:	d157      	bne.n	8002856 <USB_EPStartXfer+0xc2>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80027a6:	461d      	mov	r5, r3
 80027a8:	4293      	cmp	r3, r2
    {
      len=ep->maxpacket;
      ep->xfer_len-=len; 
 80027aa:	bf83      	ittte	hi
 80027ac:	1a9d      	subhi	r5, r3, r2
 80027ae:	618d      	strhi	r5, [r1, #24]
 80027b0:	4615      	movhi	r5, r2
    }
    else
    {  
      len=ep->xfer_len;
      ep->xfer_len =0;
 80027b2:	2300      	movls	r3, #0
 80027b4:	bf98      	it	ls
 80027b6:	618b      	strls	r3, [r1, #24]
 80027b8:	b2ab      	uxth	r3, r5
    }
    
    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0) 
 80027ba:	b97f      	cbnz	r7, 80027dc <USB_EPStartXfer+0x48>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, len);
 80027bc:	888a      	ldrh	r2, [r1, #4]
 80027be:	4620      	mov	r0, r4
 80027c0:	6949      	ldr	r1, [r1, #20]
 80027c2:	f7ff ffd6 	bl	8002772 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80027c6:	f8b4 3050 	ldrh.w	r3, [r4, #80]	; 0x50
 80027ca:	7832      	ldrb	r2, [r6, #0]
 80027cc:	b29b      	uxth	r3, r3
 80027ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80027d2:	eb04 0343 	add.w	r3, r4, r3, lsl #1
 80027d6:	f8c3 5404 	str.w	r5, [r3, #1028]	; 0x404
 80027da:	e030      	b.n	800283e <USB_EPStartXfer+0xaa>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
 80027dc:	780a      	ldrb	r2, [r1, #0]
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
        pmabuffer = ep->pmaaddr0;
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 80027de:	4620      	mov	r0, r4
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
    }
    else
    {
      /* Write the data to the USB endpoint */
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
 80027e0:	f834 1022 	ldrh.w	r1, [r4, r2, lsl #2]
 80027e4:	00d2      	lsls	r2, r2, #3
 80027e6:	f011 0f40 	tst.w	r1, #64	; 0x40
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80027ea:	f8b4 1050 	ldrh.w	r1, [r4, #80]	; 0x50
 80027ee:	b289      	uxth	r1, r1
 80027f0:	440a      	add	r2, r1
 80027f2:	eb04 0242 	add.w	r2, r4, r2, lsl #1
 80027f6:	f8c2 5404 	str.w	r5, [r2, #1028]	; 0x404
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
        pmabuffer = ep->pmaaddr0;
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 80027fa:	6971      	ldr	r1, [r6, #20]
      /* Write the data to the USB endpoint */
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
        pmabuffer = ep->pmaaddr1;
 80027fc:	bf14      	ite	ne
 80027fe:	8932      	ldrhne	r2, [r6, #8]
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
        pmabuffer = ep->pmaaddr0;
 8002800:	88f2      	ldrheq	r2, [r6, #6]
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 8002802:	f7ff ffb6 	bl	8002772 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8002806:	7873      	ldrb	r3, [r6, #1]
 8002808:	7832      	ldrb	r2, [r6, #0]
 800280a:	b953      	cbnz	r3, 8002822 <USB_EPStartXfer+0x8e>
 800280c:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8002810:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002814:	051b      	lsls	r3, r3, #20
 8002816:	0d1b      	lsrs	r3, r3, #20
 8002818:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800281c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002820:	e00b      	b.n	800283a <USB_EPStartXfer+0xa6>
 8002822:	2b01      	cmp	r3, #1
 8002824:	d10b      	bne.n	800283e <USB_EPStartXfer+0xaa>
 8002826:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 800282a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800282e:	051b      	lsls	r3, r3, #20
 8002830:	0d1b      	lsrs	r3, r3, #20
 8002832:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002836:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800283a:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
    }
    
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800283e:	7832      	ldrb	r2, [r6, #0]
 8002840:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8002844:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002848:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800284c:	041b      	lsls	r3, r3, #16
 800284e:	0c1b      	lsrs	r3, r3, #16
 8002850:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8002854:	e066      	b.n	8002924 <USB_EPStartXfer+0x190>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8002856:	4293      	cmp	r3, r2
    {
      len=ep->maxpacket;
      ep->xfer_len-=len; 
 8002858:	bf8b      	itete	hi
 800285a:	1a9b      	subhi	r3, r3, r2
    }
    else
    {
      len=ep->xfer_len;
      ep->xfer_len =0;
 800285c:	2200      	movls	r2, #0
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
    {
      len=ep->maxpacket;
      ep->xfer_len-=len; 
 800285e:	618b      	strhi	r3, [r1, #24]
    }
    else
    {
      len=ep->xfer_len;
      ep->xfer_len =0;
 8002860:	618a      	strls	r2, [r1, #24]
 8002862:	bf88      	it	hi
 8002864:	4613      	movhi	r3, r2
 8002866:	7809      	ldrb	r1, [r1, #0]
    }
    
    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0) 
 8002868:	b327      	cbz	r7, 80028b4 <USB_EPStartXfer+0x120>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800286a:	bb00      	cbnz	r0, 80028ae <USB_EPStartXfer+0x11a>
 800286c:	f8b4 2050 	ldrh.w	r2, [r4, #80]	; 0x50
 8002870:	2b3e      	cmp	r3, #62	; 0x3e
 8002872:	b292      	uxth	r2, r2
 8002874:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8002878:	f101 0102 	add.w	r1, r1, #2
 800287c:	f504 6080 	add.w	r0, r4, #1024	; 0x400
 8002880:	d90b      	bls.n	800289a <USB_EPStartXfer+0x106>
 8002882:	f3c3 124f 	ubfx	r2, r3, #5, #16
 8002886:	06dd      	lsls	r5, r3, #27
 8002888:	bf04      	itt	eq
 800288a:	f102 32ff 	addeq.w	r2, r2, #4294967295
 800288e:	b292      	uxtheq	r2, r2
 8002890:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 8002894:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8002898:	e006      	b.n	80028a8 <USB_EPStartXfer+0x114>
 800289a:	f3c3 024f 	ubfx	r2, r3, #1, #16
 800289e:	07df      	lsls	r7, r3, #31
 80028a0:	bf44      	itt	mi
 80028a2:	3201      	addmi	r2, #1
 80028a4:	b292      	uxthmi	r2, r2
 80028a6:	0292      	lsls	r2, r2, #10
 80028a8:	b292      	uxth	r2, r2
 80028aa:	f840 2011 	str.w	r2, [r0, r1, lsl #1]
 80028ae:	7872      	ldrb	r2, [r6, #1]
 80028b0:	7831      	ldrb	r1, [r6, #0]
 80028b2:	bb0a      	cbnz	r2, 80028f8 <USB_EPStartXfer+0x164>
 80028b4:	f8b4 2050 	ldrh.w	r2, [r4, #80]	; 0x50
 80028b8:	2b3e      	cmp	r3, #62	; 0x3e
 80028ba:	b292      	uxth	r2, r2
 80028bc:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 80028c0:	f101 0106 	add.w	r1, r1, #6
 80028c4:	f504 6080 	add.w	r0, r4, #1024	; 0x400
 80028c8:	d90b      	bls.n	80028e2 <USB_EPStartXfer+0x14e>
 80028ca:	f3c3 124f 	ubfx	r2, r3, #5, #16
 80028ce:	06dd      	lsls	r5, r3, #27
 80028d0:	bf04      	itt	eq
 80028d2:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80028d6:	b292      	uxtheq	r2, r2
 80028d8:	ea6f 62c2 	mvn.w	r2, r2, lsl #27
 80028dc:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80028e0:	e006      	b.n	80028f0 <USB_EPStartXfer+0x15c>
 80028e2:	f3c3 024f 	ubfx	r2, r3, #1, #16
 80028e6:	07db      	lsls	r3, r3, #31
 80028e8:	bf44      	itt	mi
 80028ea:	3201      	addmi	r2, #1
 80028ec:	b292      	uxthmi	r2, r2
 80028ee:	0292      	lsls	r2, r2, #10
 80028f0:	b292      	uxth	r2, r2
 80028f2:	f840 2011 	str.w	r2, [r0, r1, lsl #1]
 80028f6:	e00a      	b.n	800290e <USB_EPStartXfer+0x17a>
 80028f8:	2a01      	cmp	r2, #1
 80028fa:	d108      	bne.n	800290e <USB_EPStartXfer+0x17a>
 80028fc:	f8b4 2050 	ldrh.w	r2, [r4, #80]	; 0x50
 8002900:	b292      	uxth	r2, r2
 8002902:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8002906:	eb04 0141 	add.w	r1, r4, r1, lsl #1
 800290a:	f8c1 3404 	str.w	r3, [r1, #1028]	; 0x404
    }
    
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800290e:	7832      	ldrb	r2, [r6, #0]
 8002910:	f834 3022 	ldrh.w	r3, [r4, r2, lsl #2]
 8002914:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002918:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800291c:	041b      	lsls	r3, r3, #16
 800291e:	0c1b      	lsrs	r3, r3, #16
 8002920:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8002924:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002928:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800292c:	f824 3022 	strh.w	r3, [r4, r2, lsl #2]
  }
  
  return HAL_OK;
}
 8002930:	2000      	movs	r0, #0
 8002932:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002934 <USB_ReadPMA>:
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
 8002934:	3301      	adds	r3, #1
  uint32_t index = 0;
  uint32_t *pdwVal = NULL;
  
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8002936:	f500 6080 	add.w	r0, r0, #1024	; 0x400
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800293a:	b510      	push	{r4, lr}
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
 800293c:	105b      	asrs	r3, r3, #1
  uint32_t index = 0;
  uint32_t *pdwVal = NULL;
  
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 800293e:	eb00 0242 	add.w	r2, r0, r2, lsl #1
  for (index = nbytes; index != 0; index--)
 8002942:	2400      	movs	r4, #0
 8002944:	42a3      	cmp	r3, r4
 8002946:	d005      	beq.n	8002954 <USB_ReadPMA+0x20>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8002948:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
 800294c:	f821 0014 	strh.w	r0, [r1, r4, lsl #1]
 8002950:	3401      	adds	r4, #1
 8002952:	e7f7      	b.n	8002944 <USB_ReadPMA+0x10>
    pbUsrBuf++;
  }
}
 8002954:	bd10      	pop	{r4, pc}

08002956 <USBD_CDC_DataIn>:
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002956:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  if(pdev->pClassData != NULL)
 800295a:	b11b      	cbz	r3, 8002964 <USBD_CDC_DataIn+0xe>
  {
    
    hcdc->TxState = 0;
 800295c:	2000      	movs	r0, #0
 800295e:	f8c3 0214 	str.w	r0, [r3, #532]	; 0x214

    return USBD_OK;
 8002962:	4770      	bx	lr
  }
  else
  {
    return USBD_FAIL;
 8002964:	2002      	movs	r0, #2
  }
}
 8002966:	4770      	bx	lr

08002968 <USBD_CDC_EP0_RxReady>:
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8002968:	f8d0 321c 	ldr.w	r3, [r0, #540]	; 0x21c
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
 800296c:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800296e:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8002972:	b15b      	cbz	r3, 800298c <USBD_CDC_EP0_RxReady+0x24>
 8002974:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8002978:	28ff      	cmp	r0, #255	; 0xff
 800297a:	d007      	beq.n	800298c <USBD_CDC_EP0_RxReady+0x24>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800297c:	689b      	ldr	r3, [r3, #8]
 800297e:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8002982:	4621      	mov	r1, r4
 8002984:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      hcdc->CmdLength);
      hcdc->CmdOpCode = 0xFF; 
 8002986:	23ff      	movs	r3, #255	; 0xff
 8002988:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
      
  }
  return USBD_OK;
}
 800298c:	2000      	movs	r0, #0
 800298e:	bd10      	pop	{r4, pc}

08002990 <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8002990:	2343      	movs	r3, #67	; 0x43
 8002992:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgFSDesc;
}
 8002994:	4800      	ldr	r0, [pc, #0]	; (8002998 <USBD_CDC_GetFSCfgDesc+0x8>)
 8002996:	4770      	bx	lr
 8002998:	20000000 	.word	0x20000000

0800299c <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_CfgHSDesc);
 800299c:	2343      	movs	r3, #67	; 0x43
 800299e:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_CfgHSDesc;
}
 80029a0:	4800      	ldr	r0, [pc, #0]	; (80029a4 <USBD_CDC_GetHSCfgDesc+0x8>)
 80029a2:	4770      	bx	lr
 80029a4:	200000cc 	.word	0x200000cc

080029a8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 80029a8:	2343      	movs	r3, #67	; 0x43
 80029aa:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
}
 80029ac:	4800      	ldr	r0, [pc, #0]	; (80029b0 <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 80029ae:	4770      	bx	lr
 80029b0:	20000088 	.word	0x20000088

080029b4 <USBD_CDC_GetDeviceQualifierDescriptor>:
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 80029b4:	230a      	movs	r3, #10
 80029b6:	8003      	strh	r3, [r0, #0]
  return USBD_CDC_DeviceQualifierDesc;
}
 80029b8:	4800      	ldr	r0, [pc, #0]	; (80029bc <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 80029ba:	4770      	bx	lr
 80029bc:	2000007c 	.word	0x2000007c

080029c0 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
 80029c0:	b538      	push	{r3, r4, r5, lr}
 80029c2:	4605      	mov	r5, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80029c4:	f8d0 4218 	ldr.w	r4, [r0, #536]	; 0x218
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 80029c8:	f002 f81c 	bl	8004a04 <USBD_LL_GetRxDataSize>
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 80029cc:	f8d5 3218 	ldr.w	r3, [r5, #536]	; 0x218
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 80029d0:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 80029d4:	b14b      	cbz	r3, 80029ea <USBD_CDC_DataOut+0x2a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80029d6:	f8d5 321c 	ldr.w	r3, [r5, #540]	; 0x21c
 80029da:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 80029e4:	4798      	blx	r3

    return USBD_OK;
 80029e6:	2000      	movs	r0, #0
 80029e8:	bd38      	pop	{r3, r4, r5, pc}
  }
  else
  {
    return USBD_FAIL;
 80029ea:	2002      	movs	r0, #2
  }
}
 80029ec:	bd38      	pop	{r3, r4, r5, pc}
	...

080029f0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 80029f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  static uint8_t ifalt = 0;
    
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80029f2:	780f      	ldrb	r7, [r1, #0]
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 80029f4:	4606      	mov	r6, r0
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  static uint8_t ifalt = 0;
    
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80029f6:	f017 0360 	ands.w	r3, r7, #96	; 0x60
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 80029fa:	460c      	mov	r4, r1
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  static uint8_t ifalt = 0;
    
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80029fc:	d022      	beq.n	8002a44 <USBD_CDC_Setup+0x54>
 80029fe:	2b20      	cmp	r3, #32
 8002a00:	d127      	bne.n	8002a52 <USBD_CDC_Setup+0x62>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 8002a02:	88ca      	ldrh	r2, [r1, #6]
 8002a04:	784b      	ldrb	r3, [r1, #1]
 8002a06:	b1ba      	cbz	r2, 8002a38 <USBD_CDC_Setup+0x48>
    {
      if (req->bmRequest & 0x80)
 8002a08:	0639      	lsls	r1, r7, #24
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002a0a:	f8d0 5218 	ldr.w	r5, [r0, #536]	; 0x218
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
    {
      if (req->bmRequest & 0x80)
 8002a0e:	d509      	bpl.n	8002a24 <USBD_CDC_Setup+0x34>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8002a10:	f8d0 121c 	ldr.w	r1, [r0, #540]	; 0x21c
 8002a14:	4618      	mov	r0, r3
 8002a16:	688f      	ldr	r7, [r1, #8]
 8002a18:	4629      	mov	r1, r5
 8002a1a:	47b8      	blx	r7
                                                          (uint8_t *)hcdc->data,
                                                          req->wLength);
          USBD_CtlSendData (pdev, 
 8002a1c:	88e2      	ldrh	r2, [r4, #6]
 8002a1e:	4629      	mov	r1, r5
 8002a20:	4630      	mov	r0, r6
 8002a22:	e014      	b.n	8002a4e <USBD_CDC_Setup+0x5e>
                            (uint8_t *)hcdc->data,
                            req->wLength);
      }
      else
      {
        hcdc->CmdOpCode = req->bRequest;
 8002a24:	f885 3200 	strb.w	r3, [r5, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 8002a28:	88e3      	ldrh	r3, [r4, #6]
        
        USBD_CtlPrepareRx (pdev, 
 8002a2a:	4629      	mov	r1, r5
                            req->wLength);
      }
      else
      {
        hcdc->CmdOpCode = req->bRequest;
        hcdc->CmdLength = req->wLength;
 8002a2c:	f885 3201 	strb.w	r3, [r5, #513]	; 0x201
        
        USBD_CtlPrepareRx (pdev, 
 8002a30:	88e2      	ldrh	r2, [r4, #6]
 8002a32:	f000 fba7 	bl	8003184 <USBD_CtlPrepareRx>
 8002a36:	e00c      	b.n	8002a52 <USBD_CDC_Setup+0x62>
      }
      
    }
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8002a38:	f8d0 021c 	ldr.w	r0, [r0, #540]	; 0x21c
 8002a3c:	6884      	ldr	r4, [r0, #8]
 8002a3e:	4618      	mov	r0, r3
 8002a40:	47a0      	blx	r4
 8002a42:	e006      	b.n	8002a52 <USBD_CDC_Setup+0x62>
                                                        0);
    }
    break;

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8002a44:	784b      	ldrb	r3, [r1, #1]
 8002a46:	2b0a      	cmp	r3, #10
 8002a48:	d103      	bne.n	8002a52 <USBD_CDC_Setup+0x62>
    {      
    case USB_REQ_GET_INTERFACE :
      USBD_CtlSendData (pdev,
 8002a4a:	4903      	ldr	r1, [pc, #12]	; (8002a58 <USBD_CDC_Setup+0x68>)
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	f000 fb84 	bl	800315a <USBD_CtlSendData>
 
  default: 
    break;
  }
  return USBD_OK;
}
 8002a52:	2000      	movs	r0, #0
 8002a54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002a56:	bf00      	nop
 8002a58:	200006ec 	.word	0x200006ec

08002a5c <USBD_CDC_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8002a5c:	b510      	push	{r4, lr}
 8002a5e:	4604      	mov	r4, r0
  uint8_t ret = 0;
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 8002a60:	2181      	movs	r1, #129	; 0x81
 8002a62:	f001 ff6b 	bl	800493c <USBD_LL_CloseEP>
              CDC_IN_EP);
  
  /* Open EP OUT */
  USBD_LL_CloseEP(pdev,
 8002a66:	2101      	movs	r1, #1
 8002a68:	4620      	mov	r0, r4
 8002a6a:	f001 ff67 	bl	800493c <USBD_LL_CloseEP>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  USBD_LL_CloseEP(pdev,
 8002a6e:	2182      	movs	r1, #130	; 0x82
 8002a70:	4620      	mov	r0, r4
 8002a72:	f001 ff63 	bl	800493c <USBD_LL_CloseEP>
              CDC_CMD_EP);
  
  
  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 8002a76:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8002a7a:	b153      	cbz	r3, 8002a92 <USBD_CDC_DeInit+0x36>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8002a7c:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8002a84:	f8d4 0218 	ldr.w	r0, [r4, #536]	; 0x218
 8002a88:	f001 ffc6 	bl	8004a18 <USBD_static_free>
    pdev->pClassData = NULL;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
  }
  
  return ret;
}
 8002a92:	2000      	movs	r0, #0
 8002a94:	bd10      	pop	{r4, pc}

08002a96 <USBD_CDC_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 8002a96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint8_t ret = 0;
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8002a98:	7c03      	ldrb	r3, [r0, #16]
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 8002a9a:	4604      	mov	r4, r0
  uint8_t ret = 0;
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8002a9c:	b943      	cbnz	r3, 8002ab0 <USBD_CDC_Init+0x1a>
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8002a9e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002aa2:	2202      	movs	r2, #2
 8002aa4:	2181      	movs	r1, #129	; 0x81
 8002aa6:	f001 ff39 	bl	800491c <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_HS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 8002aaa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002aae:	e005      	b.n	8002abc <USBD_CDC_Init+0x26>
    
  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8002ab0:	2340      	movs	r3, #64	; 0x40
 8002ab2:	2202      	movs	r2, #2
 8002ab4:	2181      	movs	r1, #129	; 0x81
 8002ab6:	f001 ff31 	bl	800491c <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 8002aba:	2340      	movs	r3, #64	; 0x40
 8002abc:	2202      	movs	r2, #2
 8002abe:	2101      	movs	r1, #1
 8002ac0:	4620      	mov	r0, r4
 8002ac2:	f001 ff2b 	bl	800491c <USBD_LL_OpenEP>
                   CDC_OUT_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_OUT_PACKET_SIZE);
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev,
 8002ac6:	2308      	movs	r3, #8
 8002ac8:	2203      	movs	r2, #3
 8002aca:	2182      	movs	r1, #130	; 0x82
 8002acc:	4620      	mov	r0, r4
 8002ace:	f001 ff25 	bl	800491c <USBD_LL_OpenEP>
                 CDC_CMD_EP,
                 USBD_EP_TYPE_INTR,
                 CDC_CMD_PACKET_SIZE);
  
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8002ad2:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8002ad6:	f001 ff9b 	bl	8004a10 <USBD_static_malloc>
 8002ada:	4606      	mov	r6, r0
 8002adc:	f8c4 0218 	str.w	r0, [r4, #536]	; 0x218
  
  if(pdev->pClassData == NULL)
 8002ae0:	b1e8      	cbz	r0, 8002b1e <USBD_CDC_Init+0x88>
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8002ae2:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
    
    /* Init Xfer states */
    hcdc->TxState =0;
 8002ae6:	2500      	movs	r5, #0
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4798      	blx	r3
    
    /* Init Xfer states */
    hcdc->TxState =0;
    hcdc->RxState =0;
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8002aec:	7c27      	ldrb	r7, [r4, #16]
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
    
    /* Init Xfer states */
    hcdc->TxState =0;
 8002aee:	f8c6 5214 	str.w	r5, [r6, #532]	; 0x214
    hcdc->RxState =0;
 8002af2:	f8c6 5218 	str.w	r5, [r6, #536]	; 0x218
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8002af6:	b94f      	cbnz	r7, 8002b0c <USBD_CDC_Init+0x76>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8002af8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002afc:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8002b00:	2101      	movs	r1, #1
 8002b02:	4620      	mov	r0, r4
 8002b04:	f001 ff70 	bl	80049e8 <USBD_LL_PrepareReceive>
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
 8002b08:	4638      	mov	r0, r7
 8002b0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8002b0c:	2340      	movs	r3, #64	; 0x40
 8002b0e:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8002b12:	2101      	movs	r1, #1
 8002b14:	4620      	mov	r0, r4
 8002b16:	f001 ff67 	bl	80049e8 <USBD_LL_PrepareReceive>
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
  uint8_t ret = 0;
 8002b1a:	4628      	mov	r0, r5
 8002b1c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
  
  if(pdev->pClassData == NULL)
  {
    ret = 1; 
 8002b1e:	2001      	movs	r0, #1
    }
    
    
  }
  return ret;
}
 8002b20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08002b22 <USBD_CDC_RegisterInterface>:
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
  
  if(fops != NULL)
 8002b22:	b119      	cbz	r1, 8002b2c <USBD_CDC_RegisterInterface+0xa>
  {
    pdev->pUserData= fops;
 8002b24:	f8c0 121c 	str.w	r1, [r0, #540]	; 0x21c
    ret = USBD_OK;    
 8002b28:	2000      	movs	r0, #0
 8002b2a:	4770      	bx	lr
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
  uint8_t  ret = USBD_FAIL;
 8002b2c:	2002      	movs	r0, #2
    pdev->pUserData= fops;
    ret = USBD_OK;    
  }
  
  return ret;
}
 8002b2e:	4770      	bx	lr

08002b30 <USBD_CDC_SetTxBuffer>:
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002b30:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  hcdc->TxBuffer = pbuff;
  hcdc->TxLength = length;  
  
  return USBD_OK;  
}
 8002b34:	2000      	movs	r0, #0
                                uint8_t  *pbuff,
                                uint16_t length)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->TxBuffer = pbuff;
 8002b36:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 8002b3a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  
  return USBD_OK;  
}
 8002b3e:	4770      	bx	lr

08002b40 <USBD_CDC_SetRxBuffer>:
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 8002b40:	f8d0 3218 	ldr.w	r3, [r0, #536]	; 0x218
  
  return USBD_OK;
}
 8002b44:	2000      	movs	r0, #0
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  hcdc->RxBuffer = pbuff;
 8002b46:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204
  
  return USBD_OK;
}
 8002b4a:	4770      	bx	lr

08002b4c <USBD_CDC_TransmitPacket>:
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002b4c:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{      
 8002b50:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  if(pdev->pClassData != NULL)
 8002b52:	b172      	cbz	r2, 8002b72 <USBD_CDC_TransmitPacket+0x26>
  {
    if(hcdc->TxState == 0)
 8002b54:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 8002b58:	2301      	movs	r3, #1
 8002b5a:	b964      	cbnz	r4, 8002b76 <USBD_CDC_TransmitPacket+0x2a>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1;
 8002b5c:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
      
      /* Transmit next packet */
      USBD_LL_Transmit(pdev,
 8002b60:	2181      	movs	r1, #129	; 0x81
 8002b62:	f8b2 3210 	ldrh.w	r3, [r2, #528]	; 0x210
 8002b66:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 8002b6a:	f001 ff2f 	bl	80049cc <USBD_LL_Transmit>
                       CDC_IN_EP,
                       hcdc->TxBuffer,
                       hcdc->TxLength);
      
      return USBD_OK;
 8002b6e:	4620      	mov	r0, r4
 8002b70:	bd10      	pop	{r4, pc}
      return USBD_BUSY;
    }
  }
  else
  {
    return USBD_FAIL;
 8002b72:	2002      	movs	r0, #2
 8002b74:	bd10      	pop	{r4, pc}
      
      return USBD_OK;
    }
    else
    {
      return USBD_BUSY;
 8002b76:	4618      	mov	r0, r3
  }
  else
  {
    return USBD_FAIL;
  }
}
 8002b78:	bd10      	pop	{r4, pc}

08002b7a <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8002b7a:	f8d0 2218 	ldr.w	r2, [r0, #536]	; 0x218
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
 8002b7e:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8002b80:	b162      	cbz	r2, 8002b9c <USBD_CDC_ReceivePacket+0x22>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8002b82:	7c04      	ldrb	r4, [r0, #16]
 8002b84:	b914      	cbnz	r4, 8002b8c <USBD_CDC_ReceivePacket+0x12>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8002b86:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b8a:	e000      	b.n	8002b8e <USBD_CDC_ReceivePacket+0x14>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8002b8c:	2340      	movs	r3, #64	; 0x40
 8002b8e:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8002b92:	2101      	movs	r1, #1
 8002b94:	f001 ff28 	bl	80049e8 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8002b98:	2000      	movs	r0, #0
 8002b9a:	bd10      	pop	{r4, pc}
  }
  else
  {
    return USBD_FAIL;
 8002b9c:	2002      	movs	r0, #2
  }
}
 8002b9e:	bd10      	pop	{r4, pc}

08002ba0 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8002ba0:	b508      	push	{r3, lr}
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8002ba2:	b180      	cbz	r0, 8002bc6 <USBD_Init+0x26>
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8002ba4:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002ba8:	b113      	cbz	r3, 8002bb0 <USBD_Init+0x10>
  {
    pdev->pClass = NULL;
 8002baa:	2300      	movs	r3, #0
 8002bac:	f8c0 3214 	str.w	r3, [r0, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8002bb0:	b109      	cbz	r1, 8002bb6 <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 8002bb2:	f8c0 1210 	str.w	r1, [r0, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8002bb6:	2301      	movs	r3, #1
 8002bb8:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  pdev->id = id;
 8002bbc:	7002      	strb	r2, [r0, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8002bbe:	f001 fe5d 	bl	800487c <USBD_LL_Init>
  
  return USBD_OK; 
 8002bc2:	2000      	movs	r0, #0
 8002bc4:	bd08      	pop	{r3, pc}
{
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 8002bc6:	2002      	movs	r0, #2
  pdev->id = id;
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
  
  return USBD_OK; 
}
 8002bc8:	bd08      	pop	{r3, pc}

08002bca <USBD_RegisterClass>:
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
  USBD_StatusTypeDef   status = USBD_OK;
  if(pclass != 0)
 8002bca:	b119      	cbz	r1, 8002bd4 <USBD_RegisterClass+0xa>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8002bcc:	f8c0 1214 	str.w	r1, [r0, #532]	; 0x214
    status = USBD_OK;
 8002bd0:	2000      	movs	r0, #0
 8002bd2:	4770      	bx	lr
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 8002bd4:	2002      	movs	r0, #2
  }
  
  return status;
}
 8002bd6:	4770      	bx	lr

08002bd8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8002bd8:	b508      	push	{r3, lr}
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8002bda:	f001 fe91 	bl	8004900 <USBD_LL_Start>
  
  return USBD_OK;  
}
 8002bde:	2000      	movs	r0, #0
 8002be0:	bd08      	pop	{r3, pc}

08002be2 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8002be2:	b508      	push	{r3, lr}
  USBD_StatusTypeDef   ret = USBD_FAIL;
  
  if(pdev->pClass != NULL)
 8002be4:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002be8:	b90b      	cbnz	r3, 8002bee <USBD_SetClassConfig+0xc>
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef   ret = USBD_FAIL;
 8002bea:	2002      	movs	r0, #2
 8002bec:	bd08      	pop	{r3, pc}
  
  if(pdev->pClass != NULL)
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4798      	blx	r3
 8002bf2:	2800      	cmp	r0, #0
 8002bf4:	d1f9      	bne.n	8002bea <USBD_SetClassConfig+0x8>
    {
      ret = USBD_OK;
    }
  }
  return ret; 
}
 8002bf6:	bd08      	pop	{r3, pc}

08002bf8 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8002bf8:	b508      	push	{r3, lr}
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8002bfa:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	4798      	blx	r3
  return USBD_OK;
}
 8002c02:	2000      	movs	r0, #0
 8002c04:	bd08      	pop	{r3, pc}

08002c06 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8002c06:	b538      	push	{r3, r4, r5, lr}
 8002c08:	4604      	mov	r4, r0

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8002c0a:	f500 7502 	add.w	r5, r0, #520	; 0x208
 8002c0e:	4628      	mov	r0, r5
 8002c10:	f000 f8e2 	bl	8002dd8 <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 8002c14:	2301      	movs	r3, #1
 8002c16:	f8c4 31f4 	str.w	r3, [r4, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
 8002c1a:	f894 1208 	ldrb.w	r1, [r4, #520]	; 0x208
{

  USBD_ParseSetupRequest(&pdev->request, psetup);
  
  pdev->ep0_state = USBD_EP0_SETUP;
  pdev->ep0_data_len = pdev->request.wLength;
 8002c1e:	f8b4 320e 	ldrh.w	r3, [r4, #526]	; 0x20e
 8002c22:	f8c4 31f8 	str.w	r3, [r4, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 8002c26:	f001 031f 	and.w	r3, r1, #31
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d00c      	beq.n	8002c48 <USBD_LL_SetupStage+0x42>
 8002c2e:	d306      	bcc.n	8002c3e <USBD_LL_SetupStage+0x38>
 8002c30:	2b02      	cmp	r3, #2
 8002c32:	d10e      	bne.n	8002c52 <USBD_LL_SetupStage+0x4c>
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
    break;
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 8002c34:	4629      	mov	r1, r5
 8002c36:	4620      	mov	r0, r4
 8002c38:	f000 fa10 	bl	800305c <USBD_StdEPReq>
    break;
 8002c3c:	e00e      	b.n	8002c5c <USBD_LL_SetupStage+0x56>
  pdev->ep0_data_len = pdev->request.wLength;
  
  switch (pdev->request.bmRequest & 0x1F) 
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 8002c3e:	4629      	mov	r1, r5
 8002c40:	4620      	mov	r0, r4
 8002c42:	f000 f8e9 	bl	8002e18 <USBD_StdDevReq>
    break;
 8002c46:	e009      	b.n	8002c5c <USBD_LL_SetupStage+0x56>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 8002c48:	4629      	mov	r1, r5
 8002c4a:	4620      	mov	r0, r4
 8002c4c:	f000 f9ee 	bl	800302c <USBD_StdItfReq>
    break;
 8002c50:	e004      	b.n	8002c5c <USBD_LL_SetupStage+0x56>
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
    break;
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8002c52:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8002c56:	4620      	mov	r0, r4
 8002c58:	f001 fe7e 	bl	8004958 <USBD_LL_StallEP>
    break;
  }  
  return USBD_OK;  
}
 8002c5c:	2000      	movs	r0, #0
 8002c5e:	bd38      	pop	{r3, r4, r5, pc}

08002c60 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8002c60:	b538      	push	{r3, r4, r5, lr}
 8002c62:	4604      	mov	r4, r0
 8002c64:	4615      	mov	r5, r2
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8002c66:	bb09      	cbnz	r1, 8002cac <USBD_LL_DataOutStage+0x4c>
  {
    pep = &pdev->ep_out[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8002c68:	f8d0 31f4 	ldr.w	r3, [r0, #500]	; 0x1f4
 8002c6c:	2b03      	cmp	r3, #3
 8002c6e:	d126      	bne.n	8002cbe <USBD_LL_DataOutStage+0x5e>
    {
      if(pep->rem_length > pep->maxpacket)
 8002c70:	f8d0 110c 	ldr.w	r1, [r0, #268]	; 0x10c
 8002c74:	f8d0 2110 	ldr.w	r2, [r0, #272]	; 0x110
 8002c78:	4291      	cmp	r1, r2
 8002c7a:	d90a      	bls.n	8002c92 <USBD_LL_DataOutStage+0x32>
      {
        pep->rem_length -=  pep->maxpacket;
 8002c7c:	1a8b      	subs	r3, r1, r2
       
        USBD_CtlContinueRx (pdev, 
 8002c7e:	429a      	cmp	r2, r3
 8002c80:	bf28      	it	cs
 8002c82:	461a      	movcs	r2, r3
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
    {
      if(pep->rem_length > pep->maxpacket)
      {
        pep->rem_length -=  pep->maxpacket;
 8002c84:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
       
        USBD_CtlContinueRx (pdev, 
 8002c88:	b292      	uxth	r2, r2
 8002c8a:	4629      	mov	r1, r5
 8002c8c:	f000 fa89 	bl	80031a2 <USBD_CtlContinueRx>
 8002c90:	e015      	b.n	8002cbe <USBD_LL_DataOutStage+0x5e>
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8002c92:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002c96:	691b      	ldr	r3, [r3, #16]
 8002c98:	b123      	cbz	r3, 8002ca4 <USBD_LL_DataOutStage+0x44>
 8002c9a:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002c9e:	2a03      	cmp	r2, #3
 8002ca0:	d100      	bne.n	8002ca4 <USBD_LL_DataOutStage+0x44>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
        {
          pdev->pClass->EP0_RxReady(pdev); 
 8002ca2:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8002ca4:	4620      	mov	r0, r4
 8002ca6:	f000 fa84 	bl	80031b2 <USBD_CtlSendStatus>
 8002caa:	e008      	b.n	8002cbe <USBD_LL_DataOutStage+0x5e>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 8002cac:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002cb0:	699b      	ldr	r3, [r3, #24]
 8002cb2:	b123      	cbz	r3, 8002cbe <USBD_LL_DataOutStage+0x5e>
 8002cb4:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002cb8:	2a03      	cmp	r2, #3
 8002cba:	d100      	bne.n	8002cbe <USBD_LL_DataOutStage+0x5e>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataOut(pdev, epnum); 
 8002cbc:	4798      	blx	r3
  }  
  return USBD_OK;
}
 8002cbe:	2000      	movs	r0, #0
 8002cc0:	bd38      	pop	{r3, r4, r5, pc}

08002cc2 <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8002cc2:	b570      	push	{r4, r5, r6, lr}
 8002cc4:	4613      	mov	r3, r2
 8002cc6:	4604      	mov	r4, r0
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8002cc8:	460e      	mov	r6, r1
 8002cca:	2900      	cmp	r1, #0
 8002ccc:	d13c      	bne.n	8002d48 <USBD_LL_DataInStage+0x86>
  {
    pep = &pdev->ep_in[0];
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8002cce:	f8d0 21f4 	ldr.w	r2, [r0, #500]	; 0x1f4
 8002cd2:	2a02      	cmp	r2, #2
 8002cd4:	d130      	bne.n	8002d38 <USBD_LL_DataInStage+0x76>
    {
      if(pep->rem_length > pep->maxpacket)
 8002cd6:	69c5      	ldr	r5, [r0, #28]
 8002cd8:	6a02      	ldr	r2, [r0, #32]
 8002cda:	4295      	cmp	r5, r2
 8002cdc:	d907      	bls.n	8002cee <USBD_LL_DataInStage+0x2c>
      {
        pep->rem_length -=  pep->maxpacket;
 8002cde:	1aaa      	subs	r2, r5, r2
 8002ce0:	61c2      	str	r2, [r0, #28]
        
        USBD_CtlContinueSendData (pdev, 
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	b292      	uxth	r2, r2
 8002ce6:	f000 fa45 	bl	8003174 <USBD_CtlContinueSendData>
                                  pdata, 
                                  pep->rem_length);
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8002cea:	4633      	mov	r3, r6
 8002cec:	e011      	b.n	8002d12 <USBD_LL_DataInStage+0x50>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 8002cee:	6983      	ldr	r3, [r0, #24]
 8002cf0:	fbb3 f5f2 	udiv	r5, r3, r2
 8002cf4:	fb02 3515 	mls	r5, r2, r5, r3
 8002cf8:	b98d      	cbnz	r5, 8002d1e <USBD_LL_DataInStage+0x5c>
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d80f      	bhi.n	8002d1e <USBD_LL_DataInStage+0x5c>
           (pep->total_length >= pep->maxpacket) &&
 8002cfe:	f8d0 21f8 	ldr.w	r2, [r0, #504]	; 0x1f8
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d20b      	bcs.n	8002d1e <USBD_LL_DataInStage+0x5c>
             (pep->total_length < pdev->ep0_data_len ))
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8002d06:	462a      	mov	r2, r5
 8002d08:	f000 fa34 	bl	8003174 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8002d0c:	462b      	mov	r3, r5
           (pep->total_length >= pep->maxpacket) &&
             (pep->total_length < pdev->ep0_data_len ))
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
          pdev->ep0_data_len = 0;
 8002d0e:	f8c4 51f8 	str.w	r5, [r4, #504]	; 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8002d12:	461a      	mov	r2, r3
 8002d14:	4619      	mov	r1, r3
 8002d16:	4620      	mov	r0, r4
 8002d18:	f001 fe66 	bl	80049e8 <USBD_LL_PrepareReceive>
 8002d1c:	e00c      	b.n	8002d38 <USBD_LL_DataInStage+0x76>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8002d1e:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	b12b      	cbz	r3, 8002d32 <USBD_LL_DataInStage+0x70>
 8002d26:	f894 21fc 	ldrb.w	r2, [r4, #508]	; 0x1fc
 8002d2a:	2a03      	cmp	r2, #3
 8002d2c:	d101      	bne.n	8002d32 <USBD_LL_DataInStage+0x70>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
          {
            pdev->pClass->EP0_TxSent(pdev); 
 8002d2e:	4620      	mov	r0, r4
 8002d30:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 8002d32:	4620      	mov	r0, r4
 8002d34:	f000 fa48 	bl	80031c8 <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8002d38:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d10c      	bne.n	8002d5a <USBD_LL_DataInStage+0x98>
    {
      USBD_RunTestMode(pdev); 
      pdev->dev_test_mode = 0;
 8002d40:	2300      	movs	r3, #0
 8002d42:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
 8002d46:	e008      	b.n	8002d5a <USBD_LL_DataInStage+0x98>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 8002d48:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002d4c:	695b      	ldr	r3, [r3, #20]
 8002d4e:	b123      	cbz	r3, 8002d5a <USBD_LL_DataInStage+0x98>
 8002d50:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002d54:	2a03      	cmp	r2, #3
 8002d56:	d100      	bne.n	8002d5a <USBD_LL_DataInStage+0x98>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
  {
    pdev->pClass->DataIn(pdev, epnum); 
 8002d58:	4798      	blx	r3
  }  
  return USBD_OK;
}
 8002d5a:	2000      	movs	r0, #0
 8002d5c:	bd70      	pop	{r4, r5, r6, pc}

08002d5e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8002d5e:	b538      	push	{r3, r4, r5, lr}
 8002d60:	4604      	mov	r4, r0
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8002d62:	2200      	movs	r2, #0
 8002d64:	4611      	mov	r1, r2
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8002d66:	2540      	movs	r5, #64	; 0x40
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8002d68:	2340      	movs	r3, #64	; 0x40
 8002d6a:	f001 fdd7 	bl	800491c <USBD_LL_OpenEP>
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8002d6e:	462b      	mov	r3, r5
  USBD_LL_OpenEP(pdev,
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8002d70:	f8c4 5110 	str.w	r5, [r4, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8002d74:	2200      	movs	r2, #0
 8002d76:	2180      	movs	r1, #128	; 0x80
 8002d78:	4620      	mov	r0, r4
 8002d7a:	f001 fdcf 	bl	800491c <USBD_LL_OpenEP>
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8002d84:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  USBD_LL_OpenEP(pdev,
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8002d88:	6225      	str	r5, [r4, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
  
  if (pdev->pClassData) 
 8002d8a:	b12b      	cbz	r3, 8002d98 <USBD_LL_Reset+0x3a>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8002d8c:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8002d90:	7921      	ldrb	r1, [r4, #4]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	4620      	mov	r0, r4
 8002d96:	4798      	blx	r3
 
  
  return USBD_OK;
}
 8002d98:	2000      	movs	r0, #0
 8002d9a:	bd38      	pop	{r3, r4, r5, pc}

08002d9c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8002d9c:	7401      	strb	r1, [r0, #16]
  return USBD_OK;
}
 8002d9e:	2000      	movs	r0, #0
 8002da0:	4770      	bx	lr

08002da2 <USBD_LL_Suspend>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_old_state =  pdev->dev_state;
 8002da2:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002da6:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8002daa:	2304      	movs	r3, #4
 8002dac:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8002db0:	2000      	movs	r0, #0
 8002db2:	4770      	bx	lr

08002db4 <USBD_LL_Resume>:
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
  pdev->dev_state = pdev->dev_old_state;  
 8002db4:	f890 31fd 	ldrb.w	r3, [r0, #509]	; 0x1fd
 8002db8:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
  return USBD_OK;
}
 8002dbc:	2000      	movs	r0, #0
 8002dbe:	4770      	bx	lr

08002dc0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8002dc0:	b508      	push	{r3, lr}
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8002dc2:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 8002dc6:	2a03      	cmp	r2, #3
 8002dc8:	d104      	bne.n	8002dd4 <USBD_LL_SOF+0x14>
  {
    if(pdev->pClass->SOF != NULL)
 8002dca:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002dce:	69db      	ldr	r3, [r3, #28]
 8002dd0:	b103      	cbz	r3, 8002dd4 <USBD_LL_SOF+0x14>
    {
      pdev->pClass->SOF(pdev);
 8002dd2:	4798      	blx	r3
    }
  }
  return USBD_OK;
}
 8002dd4:	2000      	movs	r0, #0
 8002dd6:	bd08      	pop	{r3, pc}

08002dd8 <USBD_ParseSetupRequest>:
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
  req->bmRequest     = *(uint8_t *)  (pdata);
 8002dd8:	780b      	ldrb	r3, [r1, #0]
 8002dda:	7003      	strb	r3, [r0, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8002ddc:	784b      	ldrb	r3, [r1, #1]
 8002dde:	7043      	strb	r3, [r0, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8002de0:	78ca      	ldrb	r2, [r1, #3]
 8002de2:	788b      	ldrb	r3, [r1, #2]
 8002de4:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002de8:	8043      	strh	r3, [r0, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8002dea:	794a      	ldrb	r2, [r1, #5]
 8002dec:	790b      	ldrb	r3, [r1, #4]
 8002dee:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002df2:	8083      	strh	r3, [r0, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8002df4:	79ca      	ldrb	r2, [r1, #7]
 8002df6:	798b      	ldrb	r3, [r1, #6]
 8002df8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002dfc:	80c3      	strh	r3, [r0, #6]
 8002dfe:	4770      	bx	lr

08002e00 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8002e00:	b510      	push	{r4, lr}
 8002e02:	4604      	mov	r4, r0
  USBD_LL_StallEP(pdev , 0x80);
 8002e04:	2180      	movs	r1, #128	; 0x80
 8002e06:	f001 fda7 	bl	8004958 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8002e0a:	4620      	mov	r0, r4
}
 8002e0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
  USBD_LL_StallEP(pdev , 0x80);
  USBD_LL_StallEP(pdev , 0);
 8002e10:	2100      	movs	r1, #0
 8002e12:	f001 bda1 	b.w	8004958 <USBD_LL_StallEP>
	...

08002e18 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8002e18:	b573      	push	{r0, r1, r4, r5, r6, lr}
  USBD_StatusTypeDef ret = USBD_OK;  
  
  switch (req->bRequest) 
 8002e1a:	784b      	ldrb	r3, [r1, #1]
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8002e1c:	4604      	mov	r4, r0
 8002e1e:	460d      	mov	r5, r1
  USBD_StatusTypeDef ret = USBD_OK;  
  
  switch (req->bRequest) 
 8002e20:	2b09      	cmp	r3, #9
 8002e22:	f200 80f9 	bhi.w	8003018 <USBD_StdDevReq+0x200>
 8002e26:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002e2a:	00cb      	.short	0x00cb
 8002e2c:	00f700e2 	.word	0x00f700e2
 8002e30:	00f700de 	.word	0x00f700de
 8002e34:	000a0075 	.word	0x000a0075
 8002e38:	00bb00f7 	.word	0x00bb00f7
 8002e3c:	0091      	.short	0x0091
{
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 8002e3e:	884b      	ldrh	r3, [r1, #2]
 8002e40:	0a1a      	lsrs	r2, r3, #8
 8002e42:	3a01      	subs	r2, #1
 8002e44:	2a06      	cmp	r2, #6
 8002e46:	f200 80e7 	bhi.w	8003018 <USBD_StdDevReq+0x200>
 8002e4a:	e8df f012 	tbh	[pc, r2, lsl #1]
 8002e4e:	0007      	.short	0x0007
 8002e50:	0017000b 	.word	0x0017000b
 8002e54:	00e500e5 	.word	0x00e500e5
 8002e58:	0047003c 	.word	0x0047003c
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8002e5c:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	e017      	b.n	8002e94 <USBD_StdDevReq+0x7c>
    break;
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 8002e64:	7c02      	ldrb	r2, [r0, #16]
 8002e66:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002e6a:	b90a      	cbnz	r2, 8002e70 <USBD_StdDevReq+0x58>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 8002e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e6e:	e000      	b.n	8002e72 <USBD_StdDevReq+0x5a>
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 8002e70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e72:	f10d 0006 	add.w	r0, sp, #6
 8002e76:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8002e78:	2302      	movs	r3, #2
 8002e7a:	e03a      	b.n	8002ef2 <USBD_StdDevReq+0xda>
    }
    break;
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b05      	cmp	r3, #5
 8002e80:	f200 80ca 	bhi.w	8003018 <USBD_StdDevReq+0x200>
 8002e84:	e8df f003 	tbb	[pc, r3]
 8002e88:	130f0b03 	.word	0x130f0b03
 8002e8c:	1b17      	.short	0x1b17
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8002e8e:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f10d 0106 	add.w	r1, sp, #6
 8002e98:	7c20      	ldrb	r0, [r4, #16]
 8002e9a:	4798      	blx	r3
 8002e9c:	e02a      	b.n	8002ef4 <USBD_StdDevReq+0xdc>
      break;
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8002e9e:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	e7f6      	b.n	8002e94 <USBD_StdDevReq+0x7c>
      break;
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8002ea6:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	e7f2      	b.n	8002e94 <USBD_StdDevReq+0x7c>
      break;
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8002eae:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002eb2:	691b      	ldr	r3, [r3, #16]
 8002eb4:	e7ee      	b.n	8002e94 <USBD_StdDevReq+0x7c>
      break;
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8002eb6:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002eba:	695b      	ldr	r3, [r3, #20]
 8002ebc:	e7ea      	b.n	8002e94 <USBD_StdDevReq+0x7c>
      break;
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8002ebe:	f8d0 3210 	ldr.w	r3, [r0, #528]	; 0x210
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	e7e6      	b.n	8002e94 <USBD_StdDevReq+0x7c>
#endif   
    }
    break;
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8002ec6:	7c03      	ldrb	r3, [r0, #16]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	f040 80a5 	bne.w	8003018 <USBD_StdDevReq+0x200>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8002ece:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002ed2:	f10d 0006 	add.w	r0, sp, #6
 8002ed6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ed8:	4798      	blx	r3
 8002eda:	e00b      	b.n	8002ef4 <USBD_StdDevReq+0xdc>
      USBD_CtlError(pdev , req);
      return;
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 8002edc:	7c03      	ldrb	r3, [r0, #16]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	f040 809a 	bne.w	8003018 <USBD_StdDevReq+0x200>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8002ee4:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8002ee8:	f10d 0006 	add.w	r0, sp, #6
 8002eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eee:	4798      	blx	r3
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8002ef0:	2307      	movs	r3, #7
 8002ef2:	7043      	strb	r3, [r0, #1]
  default: 
     USBD_CtlError(pdev , req);
    return;
  }
  
  if((len != 0)&& (req->wLength != 0))
 8002ef4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8002ef8:	2a00      	cmp	r2, #0
 8002efa:	f000 8091 	beq.w	8003020 <USBD_StdDevReq+0x208>
 8002efe:	88eb      	ldrh	r3, [r5, #6]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	f000 808d 	beq.w	8003020 <USBD_StdDevReq+0x208>
  {
    
    len = MIN(len , req->wLength);
 8002f06:	429a      	cmp	r2, r3
 8002f08:	bf28      	it	cs
 8002f0a:	461a      	movcs	r2, r3
    
    USBD_CtlSendData (pdev, 
 8002f0c:	4601      	mov	r1, r0
  }
  
  if((len != 0)&& (req->wLength != 0))
  {
    
    len = MIN(len , req->wLength);
 8002f0e:	f8ad 2006 	strh.w	r2, [sp, #6]
 8002f12:	e064      	b.n	8002fde <USBD_StdDevReq+0x1c6>
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8002f14:	888b      	ldrh	r3, [r1, #4]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d17e      	bne.n	8003018 <USBD_StdDevReq+0x200>
 8002f1a:	88cb      	ldrh	r3, [r1, #6]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d17b      	bne.n	8003018 <USBD_StdDevReq+0x200>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8002f20:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8002f24:	788e      	ldrb	r6, [r1, #2]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8002f26:	2b03      	cmp	r3, #3
{
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8002f28:	f006 067f 	and.w	r6, r6, #127	; 0x7f
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8002f2c:	d074      	beq.n	8003018 <USBD_StdDevReq+0x200>
    {
      USBD_CtlError(pdev , req);
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 8002f2e:	f880 61fe 	strb.w	r6, [r0, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8002f32:	4631      	mov	r1, r6
 8002f34:	f001 fd3c 	bl	80049b0 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8002f38:	4620      	mov	r0, r4
 8002f3a:	f000 f93a 	bl	80031b2 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8002f3e:	b10e      	cbz	r6, 8002f44 <USBD_StdDevReq+0x12c>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8002f40:	2302      	movs	r3, #2
 8002f42:	e000      	b.n	8002f46 <USBD_StdDevReq+0x12e>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8002f44:	2301      	movs	r3, #1
 8002f46:	f884 31fc 	strb.w	r3, [r4, #508]	; 0x1fc
 8002f4a:	e069      	b.n	8003020 <USBD_StdDevReq+0x208>
                           USBD_SetupReqTypedef *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8002f4c:	7889      	ldrb	r1, [r1, #2]
 8002f4e:	4e36      	ldr	r6, [pc, #216]	; (8003028 <USBD_StdDevReq+0x210>)
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8002f50:	2901      	cmp	r1, #1
                           USBD_SetupReqTypedef *req)
{
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8002f52:	7031      	strb	r1, [r6, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8002f54:	d860      	bhi.n	8003018 <USBD_StdDevReq+0x200>
  {            
     USBD_CtlError(pdev , req);                              
  } 
  else 
  {
    switch (pdev->dev_state) 
 8002f56:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d002      	beq.n	8002f64 <USBD_StdDevReq+0x14c>
 8002f5e:	2b03      	cmp	r3, #3
 8002f60:	d008      	beq.n	8002f74 <USBD_StdDevReq+0x15c>
 8002f62:	e059      	b.n	8003018 <USBD_StdDevReq+0x200>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 8002f64:	2900      	cmp	r1, #0
 8002f66:	d053      	beq.n	8003010 <USBD_StdDevReq+0x1f8>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8002f68:	2101      	movs	r1, #1
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8002f6a:	2303      	movs	r3, #3
    switch (pdev->dev_state) 
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8002f6c:	6041      	str	r1, [r0, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8002f6e:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
 8002f72:	e00f      	b.n	8002f94 <USBD_StdDevReq+0x17c>
         USBD_CtlSendStatus(pdev);
      }
      break;
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 8002f74:	b931      	cbnz	r1, 8002f84 <USBD_StdDevReq+0x16c>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8002f76:	2302      	movs	r3, #2
 8002f78:	f880 31fc 	strb.w	r3, [r0, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8002f7c:	6041      	str	r1, [r0, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8002f7e:	f7ff fe3b 	bl	8002bf8 <USBD_ClrClassConfig>
 8002f82:	e045      	b.n	8003010 <USBD_StdDevReq+0x1f8>
        USBD_CtlSendStatus(pdev);
        
      } 
      else  if (cfgidx != pdev->dev_config) 
 8002f84:	6841      	ldr	r1, [r0, #4]
 8002f86:	2901      	cmp	r1, #1
 8002f88:	d042      	beq.n	8003010 <USBD_StdDevReq+0x1f8>
      {
        /* Clear old configuration */
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8002f8a:	b2c9      	uxtb	r1, r1
 8002f8c:	f7ff fe34 	bl	8002bf8 <USBD_ClrClassConfig>
        
        /* set new configuration */
        pdev->dev_config = cfgidx;
 8002f90:	7831      	ldrb	r1, [r6, #0]
 8002f92:	6061      	str	r1, [r4, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8002f94:	4620      	mov	r0, r4
 8002f96:	f7ff fe24 	bl	8002be2 <USBD_SetClassConfig>
 8002f9a:	2802      	cmp	r0, #2
 8002f9c:	d138      	bne.n	8003010 <USBD_StdDevReq+0x1f8>
 8002f9e:	e03b      	b.n	8003018 <USBD_StdDevReq+0x200>
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{

  if (req->wLength != 1) 
 8002fa0:	88ca      	ldrh	r2, [r1, #6]
 8002fa2:	2a01      	cmp	r2, #1
 8002fa4:	d138      	bne.n	8003018 <USBD_StdDevReq+0x200>
  {                   
     USBD_CtlError(pdev , req);
  }
  else 
  {
    switch (pdev->dev_state )  
 8002fa6:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002faa:	2b02      	cmp	r3, #2
 8002fac:	d003      	beq.n	8002fb6 <USBD_StdDevReq+0x19e>
 8002fae:	2b03      	cmp	r3, #3
 8002fb0:	d132      	bne.n	8003018 <USBD_StdDevReq+0x200>
                        1);
      break;
      
    case USBD_STATE_CONFIGURED:   
      
      USBD_CtlSendData (pdev, 
 8002fb2:	1d01      	adds	r1, r0, #4
 8002fb4:	e013      	b.n	8002fde <USBD_StdDevReq+0x1c6>
  else 
  {
    switch (pdev->dev_state )  
    {
    case USBD_STATE_ADDRESSED:                     
      pdev->dev_default_config = 0;
 8002fb6:	4601      	mov	r1, r0
 8002fb8:	2300      	movs	r3, #0
 8002fba:	f841 3f08 	str.w	r3, [r1, #8]!
 8002fbe:	e00e      	b.n	8002fde <USBD_StdDevReq+0x1c6>
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
  
    
  switch (pdev->dev_state) 
 8002fc0:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002fc4:	3b02      	subs	r3, #2
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d826      	bhi.n	8003018 <USBD_StdDevReq+0x200>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8002fca:	2301      	movs	r3, #1
 8002fcc:	60c3      	str	r3, [r0, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 8002fce:	f8d0 3204 	ldr.w	r3, [r0, #516]	; 0x204
 8002fd2:	b10b      	cbz	r3, 8002fd8 <USBD_StdDevReq+0x1c0>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	60c3      	str	r3, [r0, #12]
    }
    
    USBD_CtlSendData (pdev, 
 8002fd8:	2202      	movs	r2, #2
 8002fda:	f104 010c 	add.w	r1, r4, #12
 8002fde:	4620      	mov	r0, r4
 8002fe0:	f000 f8bb 	bl	800315a <USBD_CtlSendData>
 8002fe4:	e01c      	b.n	8003020 <USBD_StdDevReq+0x208>
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8002fe6:	884b      	ldrh	r3, [r1, #2]
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d119      	bne.n	8003020 <USBD_StdDevReq+0x208>
 8002fec:	e008      	b.n	8003000 <USBD_StdDevReq+0x1e8>
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
  switch (pdev->dev_state)
 8002fee:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
 8002ff2:	3b02      	subs	r3, #2
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d80f      	bhi.n	8003018 <USBD_StdDevReq+0x200>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8002ff8:	884b      	ldrh	r3, [r1, #2]
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d110      	bne.n	8003020 <USBD_StdDevReq+0x208>
    {
      pdev->dev_remote_wakeup = 0; 
 8002ffe:	2300      	movs	r3, #0
 8003000:	f8c4 3204 	str.w	r3, [r4, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8003004:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 8003008:	4629      	mov	r1, r5
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	4620      	mov	r0, r4
 800300e:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8003010:	4620      	mov	r0, r4
 8003012:	f000 f8ce 	bl	80031b2 <USBD_CtlSendStatus>
 8003016:	e003      	b.n	8003020 <USBD_StdDevReq+0x208>
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
    break;
    
  default:  
    USBD_CtlError(pdev , req);
 8003018:	4629      	mov	r1, r5
 800301a:	4620      	mov	r0, r4
 800301c:	f7ff fef0 	bl	8002e00 <USBD_CtlError>
    break;
  }
  
  return ret;
}
 8003020:	2000      	movs	r0, #0
 8003022:	b002      	add	sp, #8
 8003024:	bd70      	pop	{r4, r5, r6, pc}
 8003026:	bf00      	nop
 8003028:	200006ed 	.word	0x200006ed

0800302c <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800302c:	b538      	push	{r3, r4, r5, lr}
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 800302e:	f890 31fc 	ldrb.w	r3, [r0, #508]	; 0x1fc
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003032:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 8003034:	2b03      	cmp	r3, #3
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003036:	460d      	mov	r5, r1
  USBD_StatusTypeDef ret = USBD_OK; 
  
  switch (pdev->dev_state) 
 8003038:	d10c      	bne.n	8003054 <USBD_StdItfReq+0x28>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 800303a:	790b      	ldrb	r3, [r1, #4]
 800303c:	2b01      	cmp	r3, #1
 800303e:	d809      	bhi.n	8003054 <USBD_StdItfReq+0x28>
    {
      pdev->pClass->Setup (pdev, req); 
 8003040:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003044:	689b      	ldr	r3, [r3, #8]
 8003046:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8003048:	88eb      	ldrh	r3, [r5, #6]
 800304a:	b92b      	cbnz	r3, 8003058 <USBD_StdItfReq+0x2c>
      {
         USBD_CtlSendStatus(pdev);
 800304c:	4620      	mov	r0, r4
 800304e:	f000 f8b0 	bl	80031b2 <USBD_CtlSendStatus>
 8003052:	e001      	b.n	8003058 <USBD_StdItfReq+0x2c>
       USBD_CtlError(pdev , req);
    }
    break;
    
  default:
     USBD_CtlError(pdev , req);
 8003054:	f7ff fed4 	bl	8002e00 <USBD_CtlError>
    break;
  }
  return USBD_OK;
}
 8003058:	2000      	movs	r0, #0
 800305a:	bd38      	pop	{r3, r4, r5, pc}

0800305c <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800305c:	b570      	push	{r4, r5, r6, lr}
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 800305e:	780a      	ldrb	r2, [r1, #0]
{
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8003060:	888e      	ldrh	r6, [r1, #4]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 8003062:	f002 0260 	and.w	r2, r2, #96	; 0x60
 8003066:	2a20      	cmp	r2, #32
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8003068:	4604      	mov	r4, r0
 800306a:	460d      	mov	r5, r1
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 800306c:	b2f3      	uxtb	r3, r6
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 800306e:	d104      	bne.n	800307a <USBD_StdEPReq+0x1e>
  {
    pdev->pClass->Setup (pdev, req);
 8003070:	f8d0 3214 	ldr.w	r3, [r0, #532]	; 0x214
 8003074:	689b      	ldr	r3, [r3, #8]
 8003076:	4798      	blx	r3
    
    return USBD_OK;
 8003078:	e051      	b.n	800311e <USBD_StdEPReq+0xc2>
  }
  
  switch (req->bRequest) 
 800307a:	784a      	ldrb	r2, [r1, #1]
 800307c:	2a01      	cmp	r2, #1
 800307e:	d010      	beq.n	80030a2 <USBD_StdEPReq+0x46>
 8003080:	d326      	bcc.n	80030d0 <USBD_StdEPReq+0x74>
 8003082:	2a03      	cmp	r2, #3
 8003084:	d14b      	bne.n	800311e <USBD_StdEPReq+0xc2>
  {
    
  case USB_REQ_SET_FEATURE :
    
    switch (pdev->dev_state) 
 8003086:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 800308a:	2a02      	cmp	r2, #2
 800308c:	d027      	beq.n	80030de <USBD_StdEPReq+0x82>
 800308e:	2a03      	cmp	r2, #3
 8003090:	d143      	bne.n	800311a <USBD_StdEPReq+0xbe>
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 8003092:	884a      	ldrh	r2, [r1, #2]
 8003094:	b992      	cbnz	r2, 80030bc <USBD_StdEPReq+0x60>
      {
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8003096:	065e      	lsls	r6, r3, #25
 8003098:	d010      	beq.n	80030bc <USBD_StdEPReq+0x60>
        { 
          USBD_LL_StallEP(pdev , ep_addr);
 800309a:	4619      	mov	r1, r3
 800309c:	f001 fc5c 	bl	8004958 <USBD_LL_StallEP>
 80030a0:	e00c      	b.n	80030bc <USBD_StdEPReq+0x60>
    }
    break;
    
  case USB_REQ_CLEAR_FEATURE :
    
    switch (pdev->dev_state) 
 80030a2:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80030a6:	2a02      	cmp	r2, #2
 80030a8:	d019      	beq.n	80030de <USBD_StdEPReq+0x82>
 80030aa:	2a03      	cmp	r2, #3
 80030ac:	d135      	bne.n	800311a <USBD_StdEPReq+0xbe>
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:   
      if (req->wValue == USB_FEATURE_EP_HALT)
 80030ae:	884a      	ldrh	r2, [r1, #2]
 80030b0:	bbaa      	cbnz	r2, 800311e <USBD_StdEPReq+0xc2>
      {
        if ((ep_addr & 0x7F) != 0x00) 
 80030b2:	0659      	lsls	r1, r3, #25
 80030b4:	d008      	beq.n	80030c8 <USBD_StdEPReq+0x6c>
        {        
          USBD_LL_ClearStallEP(pdev , ep_addr);
 80030b6:	4619      	mov	r1, r3
 80030b8:	f001 fc5c 	bl	8004974 <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 80030bc:	f8d4 3214 	ldr.w	r3, [r4, #532]	; 0x214
 80030c0:	4629      	mov	r1, r5
 80030c2:	689b      	ldr	r3, [r3, #8]
 80030c4:	4620      	mov	r0, r4
 80030c6:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80030c8:	4620      	mov	r0, r4
 80030ca:	f000 f872 	bl	80031b2 <USBD_CtlSendStatus>
 80030ce:	e026      	b.n	800311e <USBD_StdEPReq+0xc2>
      break;    
    }
    break;
    
  case USB_REQ_GET_STATUS:                  
    switch (pdev->dev_state) 
 80030d0:	f890 21fc 	ldrb.w	r2, [r0, #508]	; 0x1fc
 80030d4:	2a02      	cmp	r2, #2
 80030d6:	d002      	beq.n	80030de <USBD_StdEPReq+0x82>
 80030d8:	2a03      	cmp	r2, #3
 80030da:	d006      	beq.n	80030ea <USBD_StdEPReq+0x8e>
 80030dc:	e01d      	b.n	800311a <USBD_StdEPReq+0xbe>
    {
    case USBD_STATE_ADDRESSED:          
      if ((ep_addr & 0x7F) != 0x00) 
 80030de:	065a      	lsls	r2, r3, #25
 80030e0:	d01d      	beq.n	800311e <USBD_StdEPReq+0xc2>
      {
        USBD_LL_StallEP(pdev , ep_addr);
 80030e2:	4619      	mov	r1, r3
 80030e4:	f001 fc38 	bl	8004958 <USBD_LL_StallEP>
 80030e8:	e019      	b.n	800311e <USBD_StdEPReq+0xc2>
 80030ea:	f003 057f 	and.w	r5, r3, #127	; 0x7f
      }
      break;	
      
    case USBD_STATE_CONFIGURED:
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80030ee:	f016 0f80 	tst.w	r6, #128	; 0x80
 80030f2:	eb00 1505 	add.w	r5, r0, r5, lsl #4
                                         &pdev->ep_out[ep_addr & 0x7F];
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 80030f6:	4619      	mov	r1, r3
        USBD_LL_StallEP(pdev , ep_addr);
      }
      break;	
      
    case USBD_STATE_CONFIGURED:
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 80030f8:	bf14      	ite	ne
 80030fa:	3514      	addne	r5, #20
 80030fc:	f505 7582 	addeq.w	r5, r5, #260	; 0x104
                                         &pdev->ep_out[ep_addr & 0x7F];
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8003100:	f001 fc46 	bl	8004990 <USBD_LL_IsStallEP>
 8003104:	b110      	cbz	r0, 800310c <USBD_StdEPReq+0xb0>
      {
        pep->status = 0x0001;     
 8003106:	2301      	movs	r3, #1
 8003108:	602b      	str	r3, [r5, #0]
 800310a:	e000      	b.n	800310e <USBD_StdEPReq+0xb2>
      }
      else
      {
        pep->status = 0x0000;  
 800310c:	6028      	str	r0, [r5, #0]
      }
      
      USBD_CtlSendData (pdev,
 800310e:	2202      	movs	r2, #2
 8003110:	4629      	mov	r1, r5
 8003112:	4620      	mov	r0, r4
 8003114:	f000 f821 	bl	800315a <USBD_CtlSendData>
                        (uint8_t *)&pep->status,
                        2);
      break;
 8003118:	e001      	b.n	800311e <USBD_StdEPReq+0xc2>
      
    default:                         
      USBD_CtlError(pdev , req);
 800311a:	f7ff fe71 	bl	8002e00 <USBD_CtlError>
    
  default:
    break;
  }
  return ret;
}
 800311e:	2000      	movs	r0, #0
 8003120:	bd70      	pop	{r4, r5, r6, pc}

08003122 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8003122:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0;
  
  if (desc != NULL) 
 8003124:	b1c0      	cbz	r0, 8003158 <USBD_GetString+0x36>
 8003126:	4605      	mov	r5, r0
 8003128:	1a2b      	subs	r3, r5, r0
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
    uint8_t  len = 0;

    while (*buf != '\0') 
 800312a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800312e:	b2db      	uxtb	r3, r3
 8003130:	2c00      	cmp	r4, #0
 8003132:	d1f9      	bne.n	8003128 <USBD_GetString+0x6>
{
  uint8_t idx = 0;
  
  if (desc != NULL) 
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8003134:	005b      	lsls	r3, r3, #1
 8003136:	3302      	adds	r3, #2
 8003138:	8013      	strh	r3, [r2, #0]
    unicode[idx++] = *len;
 800313a:	700b      	strb	r3, [r1, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 800313c:	2303      	movs	r3, #3
 800313e:	704b      	strb	r3, [r1, #1]
 8003140:	3801      	subs	r0, #1
 8003142:	2302      	movs	r3, #2
    
    while (*desc != '\0') 
 8003144:	f810 5f01 	ldrb.w	r5, [r0, #1]!
 8003148:	b135      	cbz	r5, 8003158 <USBD_GetString+0x36>
    {
      unicode[idx++] = *desc++;
 800314a:	1c5a      	adds	r2, r3, #1
 800314c:	54cd      	strb	r5, [r1, r3]
 800314e:	b2d2      	uxtb	r2, r2
      unicode[idx++] =  0x00;
 8003150:	3302      	adds	r3, #2
 8003152:	b2db      	uxtb	r3, r3
 8003154:	548c      	strb	r4, [r1, r2]
 8003156:	e7f5      	b.n	8003144 <USBD_GetString+0x22>
 8003158:	bd30      	pop	{r4, r5, pc}

0800315a <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 800315a:	4613      	mov	r3, r2
 800315c:	b510      	push	{r4, lr}
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 800315e:	2202      	movs	r2, #2
 8003160:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8003164:	6183      	str	r3, [r0, #24]
  pdev->ep_in[0].rem_length   = len;
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8003166:	460a      	mov	r2, r1
                               uint16_t len)
{
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
  pdev->ep_in[0].total_length = len;
  pdev->ep_in[0].rem_length   = len;
 8003168:	61c3      	str	r3, [r0, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 800316a:	2100      	movs	r1, #0
 800316c:	f001 fc2e 	bl	80049cc <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003170:	2000      	movs	r0, #0
 8003172:	bd10      	pop	{r4, pc}

08003174 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8003174:	b508      	push	{r3, lr}
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8003176:	4613      	mov	r3, r2
 8003178:	460a      	mov	r2, r1
 800317a:	2100      	movs	r1, #0
 800317c:	f001 fc26 	bl	80049cc <USBD_LL_Transmit>
  
  return USBD_OK;
}
 8003180:	2000      	movs	r0, #0
 8003182:	bd08      	pop	{r3, pc}

08003184 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8003184:	4613      	mov	r3, r2
 8003186:	b510      	push	{r4, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8003188:	2203      	movs	r2, #3
 800318a:	f8c0 21f4 	str.w	r2, [r0, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 800318e:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8003192:	460a      	mov	r2, r1
                                  uint16_t len)
{
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
  pdev->ep_out[0].total_length = len;
  pdev->ep_out[0].rem_length   = len;
 8003194:	f8c0 310c 	str.w	r3, [r0, #268]	; 0x10c
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8003198:	2100      	movs	r1, #0
 800319a:	f001 fc25 	bl	80049e8 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
}
 800319e:	2000      	movs	r0, #0
 80031a0:	bd10      	pop	{r4, pc}

080031a2 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 80031a2:	b508      	push	{r3, lr}

  USBD_LL_PrepareReceive (pdev,
 80031a4:	4613      	mov	r3, r2
 80031a6:	460a      	mov	r2, r1
 80031a8:	2100      	movs	r1, #0
 80031aa:	f001 fc1d 	bl	80049e8 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
}
 80031ae:	2000      	movs	r0, #0
 80031b0:	bd08      	pop	{r3, pc}

080031b2 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 80031b2:	b508      	push	{r3, lr}

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80031b4:	2304      	movs	r3, #4
 80031b6:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 80031ba:	2300      	movs	r3, #0
 80031bc:	461a      	mov	r2, r3
 80031be:	4619      	mov	r1, r3
 80031c0:	f001 fc04 	bl	80049cc <USBD_LL_Transmit>
  
  return USBD_OK;
}
 80031c4:	2000      	movs	r0, #0
 80031c6:	bd08      	pop	{r3, pc}

080031c8 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 80031c8:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 80031ca:	2305      	movs	r3, #5
 80031cc:	f8c0 31f4 	str.w	r3, [r0, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 80031d0:	2300      	movs	r3, #0
 80031d2:	461a      	mov	r2, r3
 80031d4:	4619      	mov	r1, r3
 80031d6:	f001 fc07 	bl	80049e8 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
}
 80031da:	2000      	movs	r0, #0
 80031dc:	bd08      	pop	{r3, pc}

080031de <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 80031de:	b508      	push	{r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80031e0:	f001 f8c4 	bl	800436c <xTaskGetSchedulerState>
 80031e4:	2801      	cmp	r0, #1
 80031e6:	d003      	beq.n	80031f0 <osSystickHandler+0x12>
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 80031e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 80031ec:	f000 b8e8 	b.w	80033c0 <xPortSysTickHandler>
 80031f0:	bd08      	pop	{r3, pc}

080031f2 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80031f2:	f100 0308 	add.w	r3, r0, #8
 80031f6:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80031f8:	f04f 32ff 	mov.w	r2, #4294967295

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80031fc:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80031fe:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003200:	2300      	movs	r3, #0
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003202:	6082      	str	r2, [r0, #8]
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003204:	6003      	str	r3, [r0, #0]
 8003206:	4770      	bx	lr

08003208 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003208:	2300      	movs	r3, #0
 800320a:	6103      	str	r3, [r0, #16]
 800320c:	4770      	bx	lr

0800320e <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800320e:	6843      	ldr	r3, [r0, #4]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003210:	689a      	ldr	r2, [r3, #8]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003212:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003214:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003216:	689a      	ldr	r2, [r3, #8]
 8003218:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800321a:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800321c:	6803      	ldr	r3, [r0, #0]

	pxIndex->pxPrevious->pxNext = pxNewListItem;
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800321e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8003220:	3301      	adds	r3, #1
 8003222:	6003      	str	r3, [r0, #0]
 8003224:	4770      	bx	lr

08003226 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003226:	680a      	ldr	r2, [r1, #0]
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003228:	b530      	push	{r4, r5, lr}
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800322a:	1c53      	adds	r3, r2, #1
 800322c:	d101      	bne.n	8003232 <vListInsert+0xc>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800322e:	6903      	ldr	r3, [r0, #16]
 8003230:	e007      	b.n	8003242 <vListInsert+0x1c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003232:	f100 0308 	add.w	r3, r0, #8
 8003236:	685c      	ldr	r4, [r3, #4]
 8003238:	6825      	ldr	r5, [r4, #0]
 800323a:	42aa      	cmp	r2, r5
 800323c:	d301      	bcc.n	8003242 <vListInsert+0x1c>
 800323e:	4623      	mov	r3, r4
 8003240:	e7f9      	b.n	8003236 <vListInsert+0x10>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003242:	685a      	ldr	r2, [r3, #4]
 8003244:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003246:	6091      	str	r1, [r2, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003248:	608b      	str	r3, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 800324a:	6059      	str	r1, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;

	( pxList->uxNumberOfItems )++;
 800324c:	6803      	ldr	r3, [r0, #0]
	pxNewListItem->pxPrevious = pxIterator;
	pxIterator->pxNext = pxNewListItem;

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800324e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
 8003250:	3301      	adds	r3, #1
 8003252:	6003      	str	r3, [r0, #0]
 8003254:	bd30      	pop	{r4, r5, pc}

08003256 <uxListRemove>:
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003256:	6841      	ldr	r1, [r0, #4]
 8003258:	6882      	ldr	r2, [r0, #8]

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800325a:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800325c:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800325e:	6882      	ldr	r2, [r0, #8]
 8003260:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8003262:	6859      	ldr	r1, [r3, #4]
 8003264:	4288      	cmp	r0, r1
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003266:	bf08      	it	eq
 8003268:	605a      	streq	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800326a:	2200      	movs	r2, #0
 800326c:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
 800326e:	6818      	ldr	r0, [r3, #0]
 8003270:	3801      	subs	r0, #1
 8003272:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
 8003274:	4770      	bx	lr
	...

08003278 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8003278:	4806      	ldr	r0, [pc, #24]	; (8003294 <prvPortStartFirstTask+0x1c>)
 800327a:	6800      	ldr	r0, [r0, #0]
 800327c:	6800      	ldr	r0, [r0, #0]
 800327e:	f380 8808 	msr	MSP, r0
 8003282:	b662      	cpsie	i
 8003284:	b661      	cpsie	f
 8003286:	f3bf 8f4f 	dsb	sy
 800328a:	f3bf 8f6f 	isb	sy
 800328e:	df00      	svc	0
 8003290:	bf00      	nop
 8003292:	0000      	.short	0x0000
 8003294:	e000ed08 	.word	0xe000ed08

08003298 <pxPortInitialiseStack>:
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003298:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800329c:	e900 000a 	stmdb	r0, {r1, r3}
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80032a0:	4b03      	ldr	r3, [pc, #12]	; (80032b0 <pxPortInitialiseStack+0x18>)
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80032a2:	f840 2c20 	str.w	r2, [r0, #-32]
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
	pxTopOfStack--;
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80032a6:	f840 3c0c 	str.w	r3, [r0, #-12]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */

	return pxTopOfStack;
}
 80032aa:	3840      	subs	r0, #64	; 0x40
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	08003301 	.word	0x08003301

080032b4 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80032b4:	4b07      	ldr	r3, [pc, #28]	; (80032d4 <pxCurrentTCBConst2>)
 80032b6:	6819      	ldr	r1, [r3, #0]
 80032b8:	6808      	ldr	r0, [r1, #0]
 80032ba:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80032be:	f380 8809 	msr	PSP, r0
 80032c2:	f3bf 8f6f 	isb	sy
 80032c6:	f04f 0000 	mov.w	r0, #0
 80032ca:	f380 8811 	msr	BASEPRI, r0
 80032ce:	f04e 0e0d 	orr.w	lr, lr, #13
 80032d2:	4770      	bx	lr

080032d4 <pxCurrentTCBConst2>:
 80032d4:	20002fe8 	.word	0x20002fe8

080032d8 <vPortYield>:
/*-----------------------------------------------------------*/

void vPortYield( void )
{
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80032d8:	4b04      	ldr	r3, [pc, #16]	; (80032ec <vPortYield+0x14>)
 80032da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032de:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 80032e0:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80032e4:	f3bf 8f6f 	isb	sy
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	e000ed04 	.word	0xe000ed04

080032f0 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) uint32_t ulPortSetInterruptMask( void )
{
	__asm volatile														\
 80032f0:	f3ef 8011 	mrs	r0, BASEPRI
 80032f4:	f04f 0150 	mov.w	r1, #80	; 0x50
 80032f8:	f381 8811 	msr	BASEPRI, r1
 80032fc:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
 80032fe:	2000      	movs	r0, #0

08003300 <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8003300:	b508      	push	{r3, lr}
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003302:	4b05      	ldr	r3, [pc, #20]	; (8003318 <prvTaskExitError+0x18>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	3301      	adds	r3, #1
 8003308:	d002      	beq.n	8003310 <prvTaskExitError+0x10>
 800330a:	f7ff fff1 	bl	80032f0 <ulPortSetInterruptMask>
 800330e:	e7fe      	b.n	800330e <prvTaskExitError+0xe>
	portDISABLE_INTERRUPTS();
 8003310:	f7ff ffee 	bl	80032f0 <ulPortSetInterruptMask>
 8003314:	e7fe      	b.n	8003314 <prvTaskExitError+0x14>
 8003316:	bf00      	nop
 8003318:	20000110 	.word	0x20000110

0800331c <vPortEnterCritical>:
	__asm volatile( "isb" );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800331c:	b508      	push	{r3, lr}
	portDISABLE_INTERRUPTS();
 800331e:	f7ff ffe7 	bl	80032f0 <ulPortSetInterruptMask>
	uxCriticalNesting++;
 8003322:	4a09      	ldr	r2, [pc, #36]	; (8003348 <vPortEnterCritical+0x2c>)
 8003324:	6813      	ldr	r3, [r2, #0]
 8003326:	3301      	adds	r3, #1
 8003328:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" );
 800332a:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800332e:	f3bf 8f6f 	isb	sy
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API 
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003332:	2b01      	cmp	r3, #1
 8003334:	d107      	bne.n	8003346 <vPortEnterCritical+0x2a>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003336:	4b05      	ldr	r3, [pc, #20]	; (800334c <vPortEnterCritical+0x30>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800333e:	d002      	beq.n	8003346 <vPortEnterCritical+0x2a>
 8003340:	f7ff ffd6 	bl	80032f0 <ulPortSetInterruptMask>
 8003344:	e7fe      	b.n	8003344 <vPortEnterCritical+0x28>
 8003346:	bd08      	pop	{r3, pc}
 8003348:	20000110 	.word	0x20000110
 800334c:	e000ed04 	.word	0xe000ed04

08003350 <vPortClearInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( uint32_t ulNewMaskValue )
{
	__asm volatile													\
 8003350:	f380 8811 	msr	BASEPRI, r0
 8003354:	4770      	bx	lr
	...

08003358 <vPortExitCritical>:
	}
}
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8003358:	b508      	push	{r3, lr}
	configASSERT( uxCriticalNesting );
 800335a:	4b07      	ldr	r3, [pc, #28]	; (8003378 <vPortExitCritical+0x20>)
 800335c:	6818      	ldr	r0, [r3, #0]
 800335e:	b910      	cbnz	r0, 8003366 <vPortExitCritical+0xe>
 8003360:	f7ff ffc6 	bl	80032f0 <ulPortSetInterruptMask>
 8003364:	e7fe      	b.n	8003364 <vPortExitCritical+0xc>
	uxCriticalNesting--;
 8003366:	3801      	subs	r0, #1
 8003368:	6018      	str	r0, [r3, #0]
	if( uxCriticalNesting == 0 )
 800336a:	b918      	cbnz	r0, 8003374 <vPortExitCritical+0x1c>
	{
		portENABLE_INTERRUPTS();
	}
}
 800336c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
	configASSERT( uxCriticalNesting );
	uxCriticalNesting--;
	if( uxCriticalNesting == 0 )
	{
		portENABLE_INTERRUPTS();
 8003370:	f7ff bfee 	b.w	8003350 <vPortClearInterruptMask>
 8003374:	bd08      	pop	{r3, pc}
 8003376:	bf00      	nop
 8003378:	20000110 	.word	0x20000110

0800337c <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800337c:	f3ef 8009 	mrs	r0, PSP
 8003380:	f3bf 8f6f 	isb	sy
 8003384:	4b0d      	ldr	r3, [pc, #52]	; (80033bc <pxCurrentTCBConst>)
 8003386:	681a      	ldr	r2, [r3, #0]
 8003388:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800338c:	6010      	str	r0, [r2, #0]
 800338e:	e92d 4008 	stmdb	sp!, {r3, lr}
 8003392:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003396:	f380 8811 	msr	BASEPRI, r0
 800339a:	f000 fed5 	bl	8004148 <vTaskSwitchContext>
 800339e:	f04f 0000 	mov.w	r0, #0
 80033a2:	f380 8811 	msr	BASEPRI, r0
 80033a6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80033aa:	6819      	ldr	r1, [r3, #0]
 80033ac:	6808      	ldr	r0, [r1, #0]
 80033ae:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80033b2:	f380 8809 	msr	PSP, r0
 80033b6:	f3bf 8f6f 	isb	sy
 80033ba:	4770      	bx	lr

080033bc <pxCurrentTCBConst>:
 80033bc:	20002fe8 	.word	0x20002fe8

080033c0 <xPortSysTickHandler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80033c0:	b508      	push	{r3, lr}
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
 80033c2:	f7ff ff95 	bl	80032f0 <ulPortSetInterruptMask>
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80033c6:	f000 fd3b 	bl	8003e40 <xTaskIncrementTick>
 80033ca:	b118      	cbz	r0, 80033d4 <xPortSysTickHandler+0x14>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80033cc:	4b04      	ldr	r3, [pc, #16]	; (80033e0 <xPortSysTickHandler+0x20>)
 80033ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80033d2:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
 80033d4:	2000      	movs	r0, #0
}
 80033d6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
 80033da:	f7ff bfb9 	b.w	8003350 <vPortClearInterruptMask>
 80033de:	bf00      	nop
 80033e0:	e000ed04 	.word	0xe000ed04

080033e4 <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if configUSE_TICKLESS_IDLE == 1

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 80033e4:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickCTRL;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 80033e6:	4b3f      	ldr	r3, [pc, #252]	; (80034e4 <vPortSuppressTicksAndSleep+0x100>)
/*-----------------------------------------------------------*/

#if configUSE_TICKLESS_IDLE == 1

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 80033e8:	b085      	sub	sp, #20
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickCTRL;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 80033ea:	681b      	ldr	r3, [r3, #0]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 80033ec:	4a3e      	ldr	r2, [pc, #248]	; (80034e8 <vPortSuppressTicksAndSleep+0x104>)
	{
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickCTRL;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 80033ee:	4298      	cmp	r0, r3
/*-----------------------------------------------------------*/

#if configUSE_TICKLESS_IDLE == 1

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 80033f0:	9001      	str	r0, [sp, #4]
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
		{
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 80033f2:	bf88      	it	hi
 80033f4:	9301      	strhi	r3, [sp, #4]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 80033f6:	6813      	ldr	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 80033f8:	4d3c      	ldr	r5, [pc, #240]	; (80034ec <vPortSuppressTicksAndSleep+0x108>)

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 80033fa:	f023 0301 	bic.w	r3, r3, #1
 80033fe:	6013      	str	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 8003400:	9901      	ldr	r1, [sp, #4]
 8003402:	6893      	ldr	r3, [r2, #8]
 8003404:	682c      	ldr	r4, [r5, #0]
 8003406:	3901      	subs	r1, #1
 8003408:	fb04 3401 	mla	r4, r4, r1, r3
		if( ulReloadValue > ulStoppedTimerCompensation )
 800340c:	4e38      	ldr	r6, [pc, #224]	; (80034f0 <vPortSuppressTicksAndSleep+0x10c>)
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 800340e:	3208      	adds	r2, #8
		if( ulReloadValue > ulStoppedTimerCompensation )
 8003410:	6833      	ldr	r3, [r6, #0]
 8003412:	4617      	mov	r7, r2
 8003414:	429c      	cmp	r4, r3
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 8003416:	bf88      	it	hi
 8003418:	1ae4      	subhi	r4, r4, r3
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" );
 800341a:	b672      	cpsid	i

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 800341c:	f000 ff8c 	bl	8004338 <eTaskConfirmSleepModeStatus>
 8003420:	4b31      	ldr	r3, [pc, #196]	; (80034e8 <vPortSuppressTicksAndSleep+0x104>)
 8003422:	4a34      	ldr	r2, [pc, #208]	; (80034f4 <vPortSuppressTicksAndSleep+0x110>)
 8003424:	b950      	cbnz	r0, 800343c <vPortSuppressTicksAndSleep+0x58>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 8003426:	6839      	ldr	r1, [r7, #0]
 8003428:	6011      	str	r1, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 800342a:	6819      	ldr	r1, [r3, #0]
 800342c:	f041 0101 	orr.w	r1, r1, #1
 8003430:	6019      	str	r1, [r3, #0]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 8003432:	682b      	ldr	r3, [r5, #0]
 8003434:	3b01      	subs	r3, #1
 8003436:	6013      	str	r3, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" );
 8003438:	b662      	cpsie	i
 800343a:	e050      	b.n	80034de <vPortSuppressTicksAndSleep+0xfa>
		}
		else
		{
			/* Set the new reload value. */
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 800343c:	6014      	str	r4, [r2, #0]

			/* Clear the SysTick count flag and set the count value back to
			zero. */
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800343e:	4a2e      	ldr	r2, [pc, #184]	; (80034f8 <vPortSuppressTicksAndSleep+0x114>)
 8003440:	2100      	movs	r1, #0
 8003442:	6011      	str	r1, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8003444:	681a      	ldr	r2, [r3, #0]
			/* Sleep until something happens.  configPRE_SLEEP_PROCESSING() can
			set its parameter to 0 to indicate that its implementation contains
			its own wait for interrupt or wait for event instruction, and so wfi
			should not be executed again.  However, the original expected idle
			time variable must remain unmodified, so a copy is taken. */
			xModifiableIdleTime = xExpectedIdleTime;
 8003446:	a804      	add	r0, sp, #16
			/* Clear the SysTick count flag and set the count value back to
			zero. */
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8003448:	f042 0201 	orr.w	r2, r2, #1
 800344c:	601a      	str	r2, [r3, #0]
			/* Sleep until something happens.  configPRE_SLEEP_PROCESSING() can
			set its parameter to 0 to indicate that its implementation contains
			its own wait for interrupt or wait for event instruction, and so wfi
			should not be executed again.  However, the original expected idle
			time variable must remain unmodified, so a copy is taken. */
			xModifiableIdleTime = xExpectedIdleTime;
 800344e:	9b01      	ldr	r3, [sp, #4]
 8003450:	f840 3d04 	str.w	r3, [r0, #-4]!
			configPRE_SLEEP_PROCESSING( &xModifiableIdleTime );
 8003454:	f001 f83a 	bl	80044cc <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 8003458:	9b03      	ldr	r3, [sp, #12]
 800345a:	b123      	cbz	r3, 8003466 <vPortSuppressTicksAndSleep+0x82>
			{
				__asm volatile( "dsb" );
 800345c:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 8003460:	bf30      	wfi
				__asm volatile( "isb" );
 8003462:	f3bf 8f6f 	isb	sy
			}
			configPOST_SLEEP_PROCESSING( &xExpectedIdleTime );
 8003466:	a801      	add	r0, sp, #4
 8003468:	f001 f831 	bl	80044ce <PostSleepProcessing>

			/* Stop SysTick.  Again, the time the SysTick is stopped for is
			accounted for as best it can be, but using the tickless mode will
			inevitably result in some tiny drift of the time maintained by the
			kernel with respect to calendar time. */
			ulSysTickCTRL = portNVIC_SYSTICK_CTRL_REG;
 800346c:	4a1e      	ldr	r2, [pc, #120]	; (80034e8 <vPortSuppressTicksAndSleep+0x104>)
 800346e:	6813      	ldr	r3, [r2, #0]
			portNVIC_SYSTICK_CTRL_REG = ( ulSysTickCTRL & ~portNVIC_SYSTICK_ENABLE_BIT );
 8003470:	f023 0101 	bic.w	r1, r3, #1
 8003474:	6011      	str	r1, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" );
 8003476:	b662      	cpsie	i

			if( ( ulSysTickCTRL & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 8003478:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 800347c:	491e      	ldr	r1, [pc, #120]	; (80034f8 <vPortSuppressTicksAndSleep+0x114>)
 800347e:	d00f      	beq.n	80034a0 <vPortSuppressTicksAndSleep+0xbc>

				/* The tick interrupt has already executed, and the SysTick
				count reloaded with ulReloadValue.  Reset the
				portNVIC_SYSTICK_LOAD_REG with whatever remains of this tick
				period. */
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 8003480:	680b      	ldr	r3, [r1, #0]
 8003482:	682a      	ldr	r2, [r5, #0]

				/* Don't allow a tiny value, or values that have somehow
				underflowed because the post sleep hook did something
				that took too long. */
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 8003484:	6831      	ldr	r1, [r6, #0]

				/* The tick interrupt has already executed, and the SysTick
				count reloaded with ulReloadValue.  Reset the
				portNVIC_SYSTICK_LOAD_REG with whatever remains of this tick
				period. */
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 8003486:	4413      	add	r3, r2
 8003488:	3b01      	subs	r3, #1
 800348a:	1b1b      	subs	r3, r3, r4

				/* Don't allow a tiny value, or values that have somehow
				underflowed because the post sleep hook did something
				that took too long. */
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 800348c:	428b      	cmp	r3, r1
 800348e:	d301      	bcc.n	8003494 <vPortSuppressTicksAndSleep+0xb0>
 8003490:	429a      	cmp	r2, r3
 8003492:	d200      	bcs.n	8003496 <vPortSuppressTicksAndSleep+0xb2>
				{
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 8003494:	1e53      	subs	r3, r2, #1
				}

				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 8003496:	4a17      	ldr	r2, [pc, #92]	; (80034f4 <vPortSuppressTicksAndSleep+0x110>)
 8003498:	6013      	str	r3, [r2, #0]
				/* The tick interrupt handler will already have pended the tick
				processing in the kernel.  As the pending tick will be
				processed as soon as this function exits, the tick value
				maintained by the tick is stepped forward by one less than the
				time spent waiting. */
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 800349a:	9c01      	ldr	r4, [sp, #4]
 800349c:	3c01      	subs	r4, #1
 800349e:	e00b      	b.n	80034b8 <vPortSuppressTicksAndSleep+0xd4>
			{
				/* Something other than the tick interrupt ended the sleep.
				Work out how long the sleep lasted rounded to complete tick
				periods (not the ulReload value which accounted for part
				ticks). */
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 80034a0:	682b      	ldr	r3, [r5, #0]
 80034a2:	680a      	ldr	r2, [r1, #0]
 80034a4:	9901      	ldr	r1, [sp, #4]
 80034a6:	4359      	muls	r1, r3
 80034a8:	1a8a      	subs	r2, r1, r2

				/* How many complete tick periods passed while the processor
				was waiting? */
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 80034aa:	fbb2 f4f3 	udiv	r4, r2, r3

				/* The reload value is set to whatever fraction of a single tick
				period remains. */
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1 ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 80034ae:	fb04 3303 	mla	r3, r4, r3, r3
 80034b2:	1a9b      	subs	r3, r3, r2
 80034b4:	4a0f      	ldr	r2, [pc, #60]	; (80034f4 <vPortSuppressTicksAndSleep+0x110>)
 80034b6:	6013      	str	r3, [r2, #0]
			/* Restart SysTick so it runs from portNVIC_SYSTICK_LOAD_REG
			again, then set portNVIC_SYSTICK_LOAD_REG back to its standard
			value.  The critical section is used to ensure the tick interrupt
			can only execute once in the case that the reload register is near
			zero. */
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80034b8:	4b0f      	ldr	r3, [pc, #60]	; (80034f8 <vPortSuppressTicksAndSleep+0x114>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	601a      	str	r2, [r3, #0]
			portENTER_CRITICAL();
 80034be:	f7ff ff2d 	bl	800331c <vPortEnterCritical>
			{
				portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 80034c2:	4a09      	ldr	r2, [pc, #36]	; (80034e8 <vPortSuppressTicksAndSleep+0x104>)
				vTaskStepTick( ulCompleteTickPeriods );
 80034c4:	4620      	mov	r0, r4
			can only execute once in the case that the reload register is near
			zero. */
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
			portENTER_CRITICAL();
			{
				portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 80034c6:	6813      	ldr	r3, [r2, #0]
 80034c8:	f043 0301 	orr.w	r3, r3, #1
 80034cc:	6013      	str	r3, [r2, #0]
				vTaskStepTick( ulCompleteTickPeriods );
 80034ce:	f000 fca3 	bl	8003e18 <vTaskStepTick>
				portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 80034d2:	682b      	ldr	r3, [r5, #0]
 80034d4:	4a07      	ldr	r2, [pc, #28]	; (80034f4 <vPortSuppressTicksAndSleep+0x110>)
 80034d6:	3b01      	subs	r3, #1
 80034d8:	6013      	str	r3, [r2, #0]
			}
			portEXIT_CRITICAL();
 80034da:	f7ff ff3d 	bl	8003358 <vPortExitCritical>
		}
	}
 80034de:	b005      	add	sp, #20
 80034e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80034e2:	bf00      	nop
 80034e4:	20000700 	.word	0x20000700
 80034e8:	e000e010 	.word	0xe000e010
 80034ec:	200006f0 	.word	0x200006f0
 80034f0:	200006f4 	.word	0x200006f4
 80034f4:	e000e014 	.word	0xe000e014
 80034f8:	e000e018 	.word	0xe000e018

080034fc <vPortSetupTimerInterrupt>:
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
	/* Calculate the constants required to configure the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 80034fc:	4b0d      	ldr	r3, [pc, #52]	; (8003534 <vPortSetupTimerInterrupt+0x38>)
 80034fe:	490e      	ldr	r1, [pc, #56]	; (8003538 <vPortSetupTimerInterrupt+0x3c>)
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003506:	fbb2 f3f3 	udiv	r3, r2, r3
 800350a:	600b      	str	r3, [r1, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 800350c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8003510:	fbb1 f1f3 	udiv	r1, r1, r3
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 8003514:	fbb2 f2f2 	udiv	r2, r2, r2
{
	/* Calculate the constants required to configure the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 8003518:	4808      	ldr	r0, [pc, #32]	; (800353c <vPortSetupTimerInterrupt+0x40>)
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800351a:	3b01      	subs	r3, #1
{
	/* Calculate the constants required to configure the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 800351c:	6001      	str	r1, [r0, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 800351e:	212d      	movs	r1, #45	; 0x2d
 8003520:	fbb1 f2f2 	udiv	r2, r1, r2
 8003524:	4906      	ldr	r1, [pc, #24]	; (8003540 <vPortSetupTimerInterrupt+0x44>)
 8003526:	600a      	str	r2, [r1, #0]
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8003528:	4a06      	ldr	r2, [pc, #24]	; (8003544 <vPortSetupTimerInterrupt+0x48>)
 800352a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800352c:	4b06      	ldr	r3, [pc, #24]	; (8003548 <vPortSetupTimerInterrupt+0x4c>)
 800352e:	2207      	movs	r2, #7
 8003530:	601a      	str	r2, [r3, #0]
 8003532:	4770      	bx	lr
 8003534:	20000114 	.word	0x20000114
 8003538:	200006f0 	.word	0x200006f0
 800353c:	20000700 	.word	0x20000700
 8003540:	200006f4 	.word	0x200006f4
 8003544:	e000e014 	.word	0xe000e014
 8003548:	e000e010 	.word	0xe000e010

0800354c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800354c:	b513      	push	{r0, r1, r4, lr}
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800354e:	4b1f      	ldr	r3, [pc, #124]	; (80035cc <xPortStartScheduler+0x80>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003550:	2100      	movs	r1, #0
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8003552:	781a      	ldrb	r2, [r3, #0]
 8003554:	b2d2      	uxtb	r2, r2
 8003556:	9201      	str	r2, [sp, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003558:	22ff      	movs	r2, #255	; 0xff
 800355a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800355c:	781b      	ldrb	r3, [r3, #0]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800355e:	4a1c      	ldr	r2, [pc, #112]	; (80035d0 <xPortStartScheduler+0x84>)
		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003560:	b2db      	uxtb	r3, r3
 8003562:	f88d 3003 	strb.w	r3, [sp, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003566:	f89d 3003 	ldrb.w	r3, [sp, #3]
 800356a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800356e:	7013      	strb	r3, [r2, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8003570:	4b18      	ldr	r3, [pc, #96]	; (80035d4 <xPortStartScheduler+0x88>)
 8003572:	2207      	movs	r2, #7
 8003574:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003576:	f89d 0003 	ldrb.w	r0, [sp, #3]
 800357a:	1e54      	subs	r4, r2, #1
 800357c:	0600      	lsls	r0, r0, #24
 800357e:	d508      	bpl.n	8003592 <xPortStartScheduler+0x46>
		{
			ulMaxPRIGROUPValue--;
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8003580:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8003584:	2101      	movs	r1, #1
 8003586:	0052      	lsls	r2, r2, #1
 8003588:	b2d2      	uxtb	r2, r2
 800358a:	f88d 2003 	strb.w	r2, [sp, #3]
 800358e:	4622      	mov	r2, r4
 8003590:	e7f1      	b.n	8003576 <xPortStartScheduler+0x2a>
 8003592:	b101      	cbz	r1, 8003596 <xPortStartScheduler+0x4a>
 8003594:	601a      	str	r2, [r3, #0]
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	0212      	lsls	r2, r2, #8
 800359a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 800359e:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80035a0:	9b01      	ldr	r3, [sp, #4]
 80035a2:	4a0a      	ldr	r2, [pc, #40]	; (80035cc <xPortStartScheduler+0x80>)
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	7013      	strb	r3, [r2, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80035a8:	4b0b      	ldr	r3, [pc, #44]	; (80035d8 <xPortStartScheduler+0x8c>)
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 80035b0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 80035b8:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80035ba:	f7ff ff9f 	bl	80034fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80035be:	4b07      	ldr	r3, [pc, #28]	; (80035dc <xPortStartScheduler+0x90>)
 80035c0:	2200      	movs	r2, #0
 80035c2:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80035c4:	f7ff fe58 	bl	8003278 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 80035c8:	f7ff fe9a 	bl	8003300 <prvTaskExitError>
 80035cc:	e000e400 	.word	0xe000e400
 80035d0:	200006f8 	.word	0x200006f8
 80035d4:	200006fc 	.word	0x200006fc
 80035d8:	e000ed20 	.word	0xe000ed20
 80035dc:	20000110 	.word	0x20000110

080035e0 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80035e0:	b508      	push	{r3, lr}
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 80035e2:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80035e6:	2b0f      	cmp	r3, #15
 80035e8:	d908      	bls.n	80035fc <vPortValidateInterruptPriority+0x1c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80035ea:	4a0a      	ldr	r2, [pc, #40]	; (8003614 <vPortValidateInterruptPriority+0x34>)
 80035ec:	5c9b      	ldrb	r3, [r3, r2]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80035ee:	4a0a      	ldr	r2, [pc, #40]	; (8003618 <vPortValidateInterruptPriority+0x38>)
 80035f0:	7812      	ldrb	r2, [r2, #0]
 80035f2:	429a      	cmp	r2, r3
 80035f4:	d902      	bls.n	80035fc <vPortValidateInterruptPriority+0x1c>
 80035f6:	f7ff fe7b 	bl	80032f0 <ulPortSetInterruptMask>
 80035fa:	e7fe      	b.n	80035fa <vPortValidateInterruptPriority+0x1a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80035fc:	4b07      	ldr	r3, [pc, #28]	; (800361c <vPortValidateInterruptPriority+0x3c>)
 80035fe:	4a08      	ldr	r2, [pc, #32]	; (8003620 <vPortValidateInterruptPriority+0x40>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	6812      	ldr	r2, [r2, #0]
 8003604:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003608:	4293      	cmp	r3, r2
 800360a:	d902      	bls.n	8003612 <vPortValidateInterruptPriority+0x32>
 800360c:	f7ff fe70 	bl	80032f0 <ulPortSetInterruptMask>
 8003610:	e7fe      	b.n	8003610 <vPortValidateInterruptPriority+0x30>
 8003612:	bd08      	pop	{r3, pc}
 8003614:	e000e3f0 	.word	0xe000e3f0
 8003618:	200006f8 	.word	0x200006f8
 800361c:	e000ed0c 	.word	0xe000ed0c
 8003620:	200006fc 	.word	0x200006fc

08003624 <prvInsertBlockIntoFreeList>:
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
}
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003624:	b510      	push	{r4, lr}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003626:	4b0f      	ldr	r3, [pc, #60]	; (8003664 <prvInsertBlockIntoFreeList+0x40>)
 8003628:	681a      	ldr	r2, [r3, #0]
 800362a:	4282      	cmp	r2, r0
 800362c:	d201      	bcs.n	8003632 <prvInsertBlockIntoFreeList+0xe>
 800362e:	4613      	mov	r3, r2
 8003630:	e7fa      	b.n	8003628 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003632:	6859      	ldr	r1, [r3, #4]
 8003634:	185c      	adds	r4, r3, r1
 8003636:	42a0      	cmp	r0, r4
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003638:	bf01      	itttt	eq
 800363a:	6840      	ldreq	r0, [r0, #4]
 800363c:	1809      	addeq	r1, r1, r0
 800363e:	4618      	moveq	r0, r3
 8003640:	6059      	streq	r1, [r3, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003642:	6841      	ldr	r1, [r0, #4]
 8003644:	1844      	adds	r4, r0, r1
 8003646:	42a2      	cmp	r2, r4
 8003648:	d107      	bne.n	800365a <prvInsertBlockIntoFreeList+0x36>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800364a:	4c07      	ldr	r4, [pc, #28]	; (8003668 <prvInsertBlockIntoFreeList+0x44>)
 800364c:	6824      	ldr	r4, [r4, #0]
 800364e:	42a2      	cmp	r2, r4
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003650:	bf1f      	itttt	ne
 8003652:	6854      	ldrne	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003654:	6812      	ldrne	r2, [r2, #0]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003656:	1909      	addne	r1, r1, r4
 8003658:	6041      	strne	r1, [r0, #4]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800365a:	4298      	cmp	r0, r3
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800365c:	6002      	str	r2, [r0, #0]
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800365e:	bf18      	it	ne
 8003660:	6018      	strne	r0, [r3, #0]
 8003662:	bd10      	pop	{r4, pc}
 8003664:	2000070c 	.word	0x2000070c
 8003668:	20000708 	.word	0x20000708

0800366c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800366c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003670:	4604      	mov	r4, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 8003672:	f000 fbc9 	bl	8003e08 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003676:	493c      	ldr	r1, [pc, #240]	; (8003768 <pvPortMalloc+0xfc>)
 8003678:	4d3c      	ldr	r5, [pc, #240]	; (800376c <pvPortMalloc+0x100>)
 800367a:	680b      	ldr	r3, [r1, #0]
 800367c:	bb0b      	cbnz	r3, 80036c2 <pvPortMalloc+0x56>
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800367e:	4a3c      	ldr	r2, [pc, #240]	; (8003770 <pvPortMalloc+0x104>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003680:	0756      	lsls	r6, r2, #29
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003682:	bf1f      	itttt	ne
 8003684:	1dd0      	addne	r0, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003686:	f020 0007 	bicne.w	r0, r0, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800368a:	f502 5320 	addne.w	r3, r2, #10240	; 0x2800
	uxAddress = ( size_t ) ucHeap;

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800368e:	4602      	movne	r2, r0
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003690:	bf14      	ite	ne
 8003692:	1a1b      	subne	r3, r3, r0
static void prvHeapInit( void )
{
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003694:	f44f 5320 	moveq.w	r3, #10240	; 0x2800
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
	xStart.xBlockSize = ( size_t ) 0;

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003698:	4413      	add	r3, r2

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800369a:	4e36      	ldr	r6, [pc, #216]	; (8003774 <pvPortMalloc+0x108>)
	xStart.xBlockSize = ( size_t ) 0;

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
 800369c:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800369e:	f023 0307 	bic.w	r3, r3, #7
	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
	xStart.xBlockSize = ( size_t ) 0;
 80036a2:	2000      	movs	r0, #0
 80036a4:	6070      	str	r0, [r6, #4]

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80036a6:	6032      	str	r2, [r6, #0]
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
	pxEnd = ( void * ) uxAddress;
	pxEnd->xBlockSize = 0;
 80036a8:	6058      	str	r0, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80036aa:	6018      	str	r0, [r3, #0]
	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
	uxAddress -= xHeapStructSize;
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
	pxEnd = ( void * ) uxAddress;
 80036ac:	600b      	str	r3, [r1, #0]
	pxEnd->pxNextFreeBlock = NULL;

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80036ae:	1a98      	subs	r0, r3, r2
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80036b0:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80036b2:	4b31      	ldr	r3, [pc, #196]	; (8003778 <pvPortMalloc+0x10c>)
	pxEnd->pxNextFreeBlock = NULL;

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80036b4:	6050      	str	r0, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80036b6:	6018      	str	r0, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80036b8:	4b30      	ldr	r3, [pc, #192]	; (800377c <pvPortMalloc+0x110>)
 80036ba:	6018      	str	r0, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80036bc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80036c0:	602b      	str	r3, [r5, #0]

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80036c2:	682f      	ldr	r7, [r5, #0]
 80036c4:	4227      	tst	r7, r4
 80036c6:	d140      	bne.n	800374a <pvPortMalloc+0xde>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80036c8:	2c00      	cmp	r4, #0
 80036ca:	d03f      	beq.n	800374c <pvPortMalloc+0xe0>
			{
				xWantedSize += xHeapStructSize;
 80036cc:	f104 0308 	add.w	r3, r4, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80036d0:	0758      	lsls	r0, r3, #29
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80036d2:	bf1c      	itt	ne
 80036d4:	f023 0307 	bicne.w	r3, r3, #7
 80036d8:	3308      	addne	r3, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d033      	beq.n	8003746 <pvPortMalloc+0xda>
 80036de:	4a27      	ldr	r2, [pc, #156]	; (800377c <pvPortMalloc+0x110>)
 80036e0:	6816      	ldr	r6, [r2, #0]
 80036e2:	4690      	mov	r8, r2
 80036e4:	42b3      	cmp	r3, r6
 80036e6:	d830      	bhi.n	800374a <pvPortMalloc+0xde>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 80036e8:	4a22      	ldr	r2, [pc, #136]	; (8003774 <pvPortMalloc+0x108>)
 80036ea:	6815      	ldr	r5, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80036ec:	6868      	ldr	r0, [r5, #4]
 80036ee:	4283      	cmp	r3, r0
 80036f0:	d803      	bhi.n	80036fa <pvPortMalloc+0x8e>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80036f2:	6809      	ldr	r1, [r1, #0]
 80036f4:	428d      	cmp	r5, r1
 80036f6:	d106      	bne.n	8003706 <pvPortMalloc+0x9a>
 80036f8:	e027      	b.n	800374a <pvPortMalloc+0xde>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80036fa:	682c      	ldr	r4, [r5, #0]
 80036fc:	2c00      	cmp	r4, #0
 80036fe:	d0f8      	beq.n	80036f2 <pvPortMalloc+0x86>
 8003700:	462a      	mov	r2, r5
 8003702:	4625      	mov	r5, r4
 8003704:	e7f2      	b.n	80036ec <pvPortMalloc+0x80>
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003706:	6829      	ldr	r1, [r5, #0]
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003708:	6814      	ldr	r4, [r2, #0]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800370a:	6011      	str	r1, [r2, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800370c:	1ac2      	subs	r2, r0, r3
 800370e:	2a10      	cmp	r2, #16
				was	not found. */
				if( pxBlock != pxEnd )
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003710:	f104 0408 	add.w	r4, r4, #8
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003714:	d909      	bls.n	800372a <pvPortMalloc+0xbe>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003716:	18e8      	adds	r0, r5, r3
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003718:	0741      	lsls	r1, r0, #29
 800371a:	d002      	beq.n	8003722 <pvPortMalloc+0xb6>
 800371c:	f7ff fde8 	bl	80032f0 <ulPortSetInterruptMask>
 8003720:	e7fe      	b.n	8003720 <pvPortMalloc+0xb4>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003722:	6042      	str	r2, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003724:	606b      	str	r3, [r5, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003726:	f7ff ff7d 	bl	8003624 <prvInsertBlockIntoFreeList>
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800372a:	4913      	ldr	r1, [pc, #76]	; (8003778 <pvPortMalloc+0x10c>)
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800372c:	686a      	ldr	r2, [r5, #4]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800372e:	6808      	ldr	r0, [r1, #0]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003730:	1ab3      	subs	r3, r6, r2

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003732:	4283      	cmp	r3, r0
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003734:	f8c8 3000 	str.w	r3, [r8]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003738:	bf38      	it	cc
 800373a:	600b      	strcc	r3, [r1, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800373c:	4317      	orrs	r7, r2
					pxBlock->pxNextFreeBlock = NULL;
 800373e:	2300      	movs	r3, #0
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003740:	606f      	str	r7, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003742:	602b      	str	r3, [r5, #0]
 8003744:	e002      	b.n	800374c <pvPortMalloc+0xe0>
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003746:	461c      	mov	r4, r3
 8003748:	e000      	b.n	800374c <pvPortMalloc+0xe0>
 800374a:	2400      	movs	r4, #0
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800374c:	f000 fc12 	bl	8003f74 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8003750:	b90c      	cbnz	r4, 8003756 <pvPortMalloc+0xea>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 8003752:	f000 feba 	bl	80044ca <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( uint32_t ) pvReturn ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003756:	0763      	lsls	r3, r4, #29
 8003758:	d002      	beq.n	8003760 <pvPortMalloc+0xf4>
 800375a:	f7ff fdc9 	bl	80032f0 <ulPortSetInterruptMask>
 800375e:	e7fe      	b.n	800375e <pvPortMalloc+0xf2>
	return pvReturn;
}
 8003760:	4620      	mov	r0, r4
 8003762:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003766:	bf00      	nop
 8003768:	20000708 	.word	0x20000708
 800376c:	20002f14 	.word	0x20002f14
 8003770:	20000714 	.word	0x20000714
 8003774:	2000070c 	.word	0x2000070c
 8003778:	20002f18 	.word	0x20002f18
 800377c:	20000704 	.word	0x20000704

08003780 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003780:	b510      	push	{r4, lr}
uint8_t *puc = ( uint8_t * ) pv;
BlockLink_t *pxLink;

	if( pv != NULL )
 8003782:	4604      	mov	r4, r0
 8003784:	b310      	cbz	r0, 80037cc <vPortFree+0x4c>

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003786:	4a12      	ldr	r2, [pc, #72]	; (80037d0 <vPortFree+0x50>)
 8003788:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800378c:	6812      	ldr	r2, [r2, #0]
 800378e:	4213      	tst	r3, r2
 8003790:	d102      	bne.n	8003798 <vPortFree+0x18>
 8003792:	f7ff fdad 	bl	80032f0 <ulPortSetInterruptMask>
 8003796:	e7fe      	b.n	8003796 <vPortFree+0x16>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003798:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800379c:	b111      	cbz	r1, 80037a4 <vPortFree+0x24>
 800379e:	f7ff fda7 	bl	80032f0 <ulPortSetInterruptMask>
 80037a2:	e7fe      	b.n	80037a2 <vPortFree+0x22>
		{
			if( pxLink->pxNextFreeBlock == NULL )
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80037a4:	ea23 0302 	bic.w	r3, r3, r2
 80037a8:	f840 3c04 	str.w	r3, [r0, #-4]

				vTaskSuspendAll();
 80037ac:	f000 fb2c 	bl	8003e08 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80037b0:	4a08      	ldr	r2, [pc, #32]	; (80037d4 <vPortFree+0x54>)
 80037b2:	f854 1c04 	ldr.w	r1, [r4, #-4]
 80037b6:	6813      	ldr	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80037b8:	f1a4 0008 	sub.w	r0, r4, #8
				pxLink->xBlockSize &= ~xBlockAllocatedBit;

				vTaskSuspendAll();
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80037bc:	440b      	add	r3, r1
 80037be:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80037c0:	f7ff ff30 	bl	8003624 <prvInsertBlockIntoFreeList>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80037c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
				}
				( void ) xTaskResumeAll();
 80037c8:	f000 bbd4 	b.w	8003f74 <xTaskResumeAll>
 80037cc:	bd10      	pop	{r4, pc}
 80037ce:	bf00      	nop
 80037d0:	20002f14 	.word	0x20002f14
 80037d4:	20000704 	.word	0x20000704

080037d8 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80037d8:	b538      	push	{r3, r4, r5, lr}
 80037da:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80037dc:	6c02      	ldr	r2, [r0, #64]	; 0x40

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80037de:	4604      	mov	r4, r0
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80037e0:	b932      	cbnz	r2, 80037f0 <prvCopyDataToQueue+0x18>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80037e2:	6805      	ldr	r5, [r0, #0]
 80037e4:	bb45      	cbnz	r5, 8003838 <prvCopyDataToQueue+0x60>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80037e6:	6840      	ldr	r0, [r0, #4]
 80037e8:	f000 fe1a 	bl	8004420 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
 80037ec:	6065      	str	r5, [r4, #4]
 80037ee:	e024      	b.n	800383a <prvCopyDataToQueue+0x62>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80037f0:	b96d      	cbnz	r5, 800380e <prvCopyDataToQueue+0x36>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80037f2:	6880      	ldr	r0, [r0, #8]
 80037f4:	f001 fd3e 	bl	8005274 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80037f8:	68a2      	ldr	r2, [r4, #8]
 80037fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80037fc:	4413      	add	r3, r2
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80037fe:	6862      	ldr	r2, [r4, #4]
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8003800:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003802:	4293      	cmp	r3, r2
 8003804:	d318      	bcc.n	8003838 <prvCopyDataToQueue+0x60>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003806:	6823      	ldr	r3, [r4, #0]
#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
 8003808:	4628      	mov	r0, r5
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800380a:	60a3      	str	r3, [r4, #8]
 800380c:	e015      	b.n	800383a <prvCopyDataToQueue+0x62>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800380e:	68c0      	ldr	r0, [r0, #12]
 8003810:	f001 fd30 	bl	8005274 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8003814:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003816:	68e2      	ldr	r2, [r4, #12]
 8003818:	425b      	negs	r3, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800381a:	6821      	ldr	r1, [r4, #0]
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800381c:	441a      	add	r2, r3
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800381e:	428a      	cmp	r2, r1
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8003820:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8003822:	bf3e      	ittt	cc
 8003824:	6862      	ldrcc	r2, [r4, #4]
 8003826:	189b      	addcc	r3, r3, r2
 8003828:	60e3      	strcc	r3, [r4, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800382a:	2d02      	cmp	r5, #2
 800382c:	d104      	bne.n	8003838 <prvCopyDataToQueue+0x60>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 800382e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003830:	b113      	cbz	r3, 8003838 <prvCopyDataToQueue+0x60>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
 8003832:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003834:	3b01      	subs	r3, #1
 8003836:	63a3      	str	r3, [r4, #56]	; 0x38
#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
BaseType_t xReturn = pdFALSE;
 8003838:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
 800383a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800383c:	3301      	adds	r3, #1
 800383e:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
 8003840:	bd38      	pop	{r3, r4, r5, pc}

08003842 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003842:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003844:	6c1a      	ldr	r2, [r3, #64]	; 0x40
	return xReturn;
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003846:	b410      	push	{r4}
 8003848:	4608      	mov	r0, r1
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800384a:	b162      	cbz	r2, 8003866 <prvCopyDataFromQueue+0x24>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800384c:	68d9      	ldr	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800384e:	685c      	ldr	r4, [r3, #4]

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8003850:	4411      	add	r1, r2
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003852:	42a1      	cmp	r1, r4

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8003854:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8003856:	bf28      	it	cs
 8003858:	6819      	ldrcs	r1, [r3, #0]
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
	}
}
 800385a:	bc10      	pop	{r4}
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800385c:	bf28      	it	cs
 800385e:	60d9      	strcs	r1, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8003860:	68d9      	ldr	r1, [r3, #12]
 8003862:	f001 bd07 	b.w	8005274 <memcpy>
	}
}
 8003866:	bc10      	pop	{r4}
 8003868:	4770      	bx	lr

0800386a <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800386a:	b538      	push	{r3, r4, r5, lr}
 800386c:	4604      	mov	r4, r0

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800386e:	f7ff fd55 	bl	800331c <vPortEnterCritical>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003872:	f104 0524 	add.w	r5, r4, #36	; 0x24
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
 8003876:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003878:	2b00      	cmp	r3, #0
 800387a:	dd0b      	ble.n	8003894 <prvUnlockQueue+0x2a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800387c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800387e:	b14b      	cbz	r3, 8003894 <prvUnlockQueue+0x2a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003880:	4628      	mov	r0, r5
 8003882:	f000 fcd7 	bl	8004234 <xTaskRemoveFromEventList>
 8003886:	b108      	cbz	r0, 800388c <prvUnlockQueue+0x22>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
 8003888:	f000 fd50 	bl	800432c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
 800388c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800388e:	3b01      	subs	r3, #1
 8003890:	64a3      	str	r3, [r4, #72]	; 0x48
 8003892:	e7f0      	b.n	8003876 <prvUnlockQueue+0xc>
		}

		pxQueue->xTxLock = queueUNLOCKED;
 8003894:	f04f 33ff 	mov.w	r3, #4294967295
 8003898:	64a3      	str	r3, [r4, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
 800389a:	f7ff fd5d 	bl	8003358 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800389e:	f7ff fd3d 	bl	800331c <vPortEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80038a2:	f104 0510 	add.w	r5, r4, #16
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
 80038a6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	dd0b      	ble.n	80038c4 <prvUnlockQueue+0x5a>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80038ac:	6923      	ldr	r3, [r4, #16]
 80038ae:	b14b      	cbz	r3, 80038c4 <prvUnlockQueue+0x5a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80038b0:	4628      	mov	r0, r5
 80038b2:	f000 fcbf 	bl	8004234 <xTaskRemoveFromEventList>
 80038b6:	b108      	cbz	r0, 80038bc <prvUnlockQueue+0x52>
				{
					vTaskMissedYield();
 80038b8:	f000 fd38 	bl	800432c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
 80038bc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80038be:	3b01      	subs	r3, #1
 80038c0:	6463      	str	r3, [r4, #68]	; 0x44
 80038c2:	e7f0      	b.n	80038a6 <prvUnlockQueue+0x3c>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
 80038c4:	f04f 33ff 	mov.w	r3, #4294967295
 80038c8:	6463      	str	r3, [r4, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
}
 80038ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
	}
	taskEXIT_CRITICAL();
 80038ce:	f7ff bd43 	b.w	8003358 <vPortExitCritical>

080038d2 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80038d2:	b538      	push	{r3, r4, r5, lr}
 80038d4:	460d      	mov	r5, r1
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 80038d6:	4604      	mov	r4, r0
 80038d8:	b910      	cbnz	r0, 80038e0 <xQueueGenericReset+0xe>
 80038da:	f7ff fd09 	bl	80032f0 <ulPortSetInterruptMask>
 80038de:	e7fe      	b.n	80038de <xQueueGenericReset+0xc>

	taskENTER_CRITICAL();
 80038e0:	f7ff fd1c 	bl	800331c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80038e4:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80038e6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80038e8:	6822      	ldr	r2, [r4, #0]
 80038ea:	4343      	muls	r3, r0
 80038ec:	18d1      	adds	r1, r2, r3
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80038ee:	1a1b      	subs	r3, r3, r0
 80038f0:	4413      	add	r3, r2

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80038f2:	6061      	str	r1, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80038f4:	60e3      	str	r3, [r4, #12]
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80038f6:	2100      	movs	r1, #0
		pxQueue->pcWriteTo = pxQueue->pcHead;
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
		pxQueue->xRxLock = queueUNLOCKED;
 80038f8:	f04f 33ff 	mov.w	r3, #4294967295
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80038fc:	63a1      	str	r1, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80038fe:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
		pxQueue->xRxLock = queueUNLOCKED;
 8003900:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
 8003902:	64a3      	str	r3, [r4, #72]	; 0x48

		if( xNewQueue == pdFALSE )
 8003904:	b955      	cbnz	r5, 800391c <xQueueGenericReset+0x4a>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003906:	6923      	ldr	r3, [r4, #16]
 8003908:	b183      	cbz	r3, 800392c <xQueueGenericReset+0x5a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 800390a:	f104 0010 	add.w	r0, r4, #16
 800390e:	f000 fc91 	bl	8004234 <xTaskRemoveFromEventList>
 8003912:	2801      	cmp	r0, #1
 8003914:	d10a      	bne.n	800392c <xQueueGenericReset+0x5a>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8003916:	f7ff fcdf 	bl	80032d8 <vPortYield>
 800391a:	e007      	b.n	800392c <xQueueGenericReset+0x5a>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800391c:	f104 0010 	add.w	r0, r4, #16
 8003920:	f7ff fc67 	bl	80031f2 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8003924:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003928:	f7ff fc63 	bl	80031f2 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800392c:	f7ff fd14 	bl	8003358 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
}
 8003930:	2001      	movs	r0, #1
 8003932:	bd38      	pop	{r3, r4, r5, pc}

08003934 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
 8003934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003936:	460d      	mov	r5, r1
 8003938:	4617      	mov	r7, r2

	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800393a:	4606      	mov	r6, r0
 800393c:	b910      	cbnz	r0, 8003944 <xQueueGenericCreate+0x10>
 800393e:	f7ff fcd7 	bl	80032f0 <ulPortSetInterruptMask>
 8003942:	e7fe      	b.n	8003942 <xQueueGenericCreate+0xe>

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003944:	b111      	cbz	r1, 800394c <xQueueGenericCreate+0x18>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003946:	4348      	muls	r0, r1
 8003948:	3001      	adds	r0, #1
 800394a:	e000      	b.n	800394e <xQueueGenericCreate+0x1a>
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
 800394c:	4608      	mov	r0, r1
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
	}

	/* Allocate the new queue structure and storage area. */
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800394e:	3054      	adds	r0, #84	; 0x54
 8003950:	f7ff fe8c 	bl	800366c <pvPortMalloc>

	if( pxNewQueue != NULL )
 8003954:	4604      	mov	r4, r0
 8003956:	b130      	cbz	r0, 8003966 <xQueueGenericCreate+0x32>
	{
		if( uxItemSize == ( UBaseType_t ) 0 )
 8003958:	b90d      	cbnz	r5, 800395e <xQueueGenericCreate+0x2a>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800395a:	6020      	str	r0, [r4, #0]
 800395c:	e006      	b.n	800396c <xQueueGenericCreate+0x38>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800395e:	f100 0354 	add.w	r3, r0, #84	; 0x54
 8003962:	6003      	str	r3, [r0, #0]
 8003964:	e002      	b.n	800396c <xQueueGenericCreate+0x38>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8003966:	f7ff fcc3 	bl	80032f0 <ulPortSetInterruptMask>
 800396a:	e7fe      	b.n	800396a <xQueueGenericCreate+0x36>
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
 800396c:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
 800396e:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003970:	2101      	movs	r1, #1
 8003972:	4620      	mov	r0, r4
 8003974:	f7ff ffad 	bl	80038d2 <xQueueGenericReset>

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			pxNewQueue->ucQueueType = ucQueueType;
 8003978:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
	}

	configASSERT( xReturn );

	return xReturn;
}
 800397c:	4620      	mov	r0, r4
 800397e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003980 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003984:	460e      	mov	r6, r1
 8003986:	4690      	mov	r8, r2
 8003988:	461d      	mov	r5, r3
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 800398a:	4604      	mov	r4, r0
 800398c:	b910      	cbnz	r0, 8003994 <xQueueGenericSendFromISR+0x14>
 800398e:	f7ff fcaf 	bl	80032f0 <ulPortSetInterruptMask>
 8003992:	e7fe      	b.n	8003992 <xQueueGenericSendFromISR+0x12>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003994:	b921      	cbnz	r1, 80039a0 <xQueueGenericSendFromISR+0x20>
 8003996:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003998:	b113      	cbz	r3, 80039a0 <xQueueGenericSendFromISR+0x20>
 800399a:	f7ff fca9 	bl	80032f0 <ulPortSetInterruptMask>
 800399e:	e7fe      	b.n	800399e <xQueueGenericSendFromISR+0x1e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80039a0:	2d02      	cmp	r5, #2
 80039a2:	d105      	bne.n	80039b0 <xQueueGenericSendFromISR+0x30>
 80039a4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d002      	beq.n	80039b0 <xQueueGenericSendFromISR+0x30>
 80039aa:	f7ff fca1 	bl	80032f0 <ulPortSetInterruptMask>
 80039ae:	e7fe      	b.n	80039ae <xQueueGenericSendFromISR+0x2e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80039b0:	f7ff fe16 	bl	80035e0 <vPortValidateInterruptPriority>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80039b4:	f7ff fc9c 	bl	80032f0 <ulPortSetInterruptMask>
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80039b8:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80039ba:	6be3      	ldr	r3, [r4, #60]	; 0x3c
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80039bc:	4607      	mov	r7, r0
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80039be:	429a      	cmp	r2, r3
 80039c0:	d301      	bcc.n	80039c6 <xQueueGenericSendFromISR+0x46>
 80039c2:	2d02      	cmp	r5, #2
 80039c4:	d11a      	bne.n	80039fc <xQueueGenericSendFromISR+0x7c>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80039c6:	462a      	mov	r2, r5
 80039c8:	4631      	mov	r1, r6
 80039ca:	4620      	mov	r0, r4
 80039cc:	f7ff ff04 	bl	80037d8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
 80039d0:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80039d2:	3301      	adds	r3, #1
 80039d4:	d10d      	bne.n	80039f2 <xQueueGenericSendFromISR+0x72>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80039d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80039d8:	b173      	cbz	r3, 80039f8 <xQueueGenericSendFromISR+0x78>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80039da:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80039de:	f000 fc29 	bl	8004234 <xTaskRemoveFromEventList>
 80039e2:	b148      	cbz	r0, 80039f8 <xQueueGenericSendFromISR+0x78>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80039e4:	f1b8 0f00 	cmp.w	r8, #0
 80039e8:	d006      	beq.n	80039f8 <xQueueGenericSendFromISR+0x78>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80039ea:	2401      	movs	r4, #1
 80039ec:	f8c8 4000 	str.w	r4, [r8]
 80039f0:	e005      	b.n	80039fe <xQueueGenericSendFromISR+0x7e>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
 80039f2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80039f4:	3301      	adds	r3, #1
 80039f6:	64a3      	str	r3, [r4, #72]	; 0x48
			}

			xReturn = pdPASS;
 80039f8:	2401      	movs	r4, #1
 80039fa:	e000      	b.n	80039fe <xQueueGenericSendFromISR+0x7e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80039fc:	2400      	movs	r4, #0
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 80039fe:	4638      	mov	r0, r7
 8003a00:	f7ff fca6 	bl	8003350 <vPortClearInterruptMask>

	return xReturn;
}
 8003a04:	4620      	mov	r0, r4
 8003a06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003a0a <xQueueGenericReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 8003a0a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003a0e:	b085      	sub	sp, #20
 8003a10:	4688      	mov	r8, r1
 8003a12:	9201      	str	r2, [sp, #4]
 8003a14:	4699      	mov	r9, r3
BaseType_t xEntryTimeSet = pdFALSE;
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;

	configASSERT( pxQueue );
 8003a16:	4604      	mov	r4, r0
 8003a18:	b910      	cbnz	r0, 8003a20 <xQueueGenericReceive+0x16>
 8003a1a:	f7ff fc69 	bl	80032f0 <ulPortSetInterruptMask>
 8003a1e:	e7fe      	b.n	8003a1e <xQueueGenericReceive+0x14>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003a20:	b921      	cbnz	r1, 8003a2c <xQueueGenericReceive+0x22>
 8003a22:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8003a24:	b113      	cbz	r3, 8003a2c <xQueueGenericReceive+0x22>
 8003a26:	f7ff fc63 	bl	80032f0 <ulPortSetInterruptMask>
 8003a2a:	e7fe      	b.n	8003a2a <xQueueGenericReceive+0x20>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003a2c:	f000 fc9e 	bl	800436c <xTaskGetSchedulerState>
 8003a30:	b910      	cbnz	r0, 8003a38 <xQueueGenericReceive+0x2e>
 8003a32:	9e01      	ldr	r6, [sp, #4]
 8003a34:	b10e      	cbz	r6, 8003a3a <xQueueGenericReceive+0x30>
 8003a36:	e078      	b.n	8003b2a <xQueueGenericReceive+0x120>
 8003a38:	2600      	movs	r6, #0

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
		prvLockQueue( pxQueue );
 8003a3a:	2700      	movs	r7, #0
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8003a3c:	f7ff fc6e 	bl	800331c <vPortEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003a40:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003a42:	b33b      	cbz	r3, 8003a94 <xQueueGenericReceive+0x8a>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003a44:	4641      	mov	r1, r8
 8003a46:	4620      	mov	r0, r4
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8003a48:	68e5      	ldr	r5, [r4, #12]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003a4a:	f7ff fefa 	bl	8003842 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8003a4e:	f1b9 0f00 	cmp.w	r9, #0
 8003a52:	d112      	bne.n	8003a7a <xQueueGenericReceive+0x70>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
 8003a54:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003a56:	3b01      	subs	r3, #1
 8003a58:	63a3      	str	r3, [r4, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003a5a:	6823      	ldr	r3, [r4, #0]
 8003a5c:	b913      	cbnz	r3, 8003a64 <xQueueGenericReceive+0x5a>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8003a5e:	f000 fd23 	bl	80044a8 <pvTaskIncrementMutexHeldCount>
 8003a62:	6060      	str	r0, [r4, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003a64:	6923      	ldr	r3, [r4, #16]
 8003a66:	b18b      	cbz	r3, 8003a8c <xQueueGenericReceive+0x82>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
 8003a68:	f104 0010 	add.w	r0, r4, #16
 8003a6c:	f000 fbe2 	bl	8004234 <xTaskRemoveFromEventList>
 8003a70:	2801      	cmp	r0, #1
 8003a72:	d10b      	bne.n	8003a8c <xQueueGenericReceive+0x82>
						{
							queueYIELD_IF_USING_PREEMPTION();
 8003a74:	f7ff fc30 	bl	80032d8 <vPortYield>
 8003a78:	e008      	b.n	8003a8c <xQueueGenericReceive+0x82>
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a7a:	6a63      	ldr	r3, [r4, #36]	; 0x24
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 8003a7c:	60e5      	str	r5, [r4, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003a7e:	b12b      	cbz	r3, 8003a8c <xQueueGenericReceive+0x82>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003a80:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003a84:	f000 fbd6 	bl	8004234 <xTaskRemoveFromEventList>
 8003a88:	2800      	cmp	r0, #0
 8003a8a:	d1f3      	bne.n	8003a74 <xQueueGenericReceive+0x6a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 8003a8c:	f7ff fc64 	bl	8003358 <vPortExitCritical>
				return pdPASS;
 8003a90:	2001      	movs	r0, #1
 8003a92:	e04d      	b.n	8003b30 <xQueueGenericReceive+0x126>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003a94:	9d01      	ldr	r5, [sp, #4]
 8003a96:	b91d      	cbnz	r5, 8003aa0 <xQueueGenericReceive+0x96>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003a98:	f7ff fc5e 	bl	8003358 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003a9c:	4628      	mov	r0, r5
 8003a9e:	e047      	b.n	8003b30 <xQueueGenericReceive+0x126>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003aa0:	b916      	cbnz	r6, 8003aa8 <xQueueGenericReceive+0x9e>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8003aa2:	a802      	add	r0, sp, #8
 8003aa4:	f000 fc04 	bl	80042b0 <vTaskSetTimeOutState>
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003aa8:	f7ff fc56 	bl	8003358 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003aac:	f000 f9ac 	bl	8003e08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003ab0:	f7ff fc34 	bl	800331c <vPortEnterCritical>
 8003ab4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003ab6:	3301      	adds	r3, #1
 8003ab8:	bf08      	it	eq
 8003aba:	6467      	streq	r7, [r4, #68]	; 0x44
 8003abc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8003abe:	3301      	adds	r3, #1
 8003ac0:	bf08      	it	eq
 8003ac2:	64a7      	streq	r7, [r4, #72]	; 0x48
 8003ac4:	f7ff fc48 	bl	8003358 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003ac8:	a901      	add	r1, sp, #4
 8003aca:	a802      	add	r0, sp, #8
 8003acc:	f000 fc00 	bl	80042d0 <xTaskCheckForTimeOut>
 8003ad0:	bb20      	cbnz	r0, 8003b1c <xQueueGenericReceive+0x112>

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003ad2:	f7ff fc23 	bl	800331c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003ad6:	6ba5      	ldr	r5, [r4, #56]	; 0x38
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8003ad8:	f7ff fc3e 	bl	8003358 <vPortExitCritical>
		prvLockQueue( pxQueue );

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003adc:	b9c5      	cbnz	r5, 8003b10 <xQueueGenericReceive+0x106>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003ade:	6823      	ldr	r3, [r4, #0]
 8003ae0:	b933      	cbnz	r3, 8003af0 <xQueueGenericReceive+0xe6>
					{
						taskENTER_CRITICAL();
 8003ae2:	f7ff fc1b 	bl	800331c <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8003ae6:	6860      	ldr	r0, [r4, #4]
 8003ae8:	f000 fc50 	bl	800438c <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 8003aec:	f7ff fc34 	bl	8003358 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003af0:	9901      	ldr	r1, [sp, #4]
 8003af2:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8003af6:	f000 fb6b 	bl	80041d0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003afa:	4620      	mov	r0, r4
 8003afc:	f7ff feb5 	bl	800386a <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003b00:	f000 fa38 	bl	8003f74 <xTaskResumeAll>
 8003b04:	b108      	cbz	r0, 8003b0a <xQueueGenericReceive+0x100>
 8003b06:	2601      	movs	r6, #1
 8003b08:	e798      	b.n	8003a3c <xQueueGenericReceive+0x32>
				{
					portYIELD_WITHIN_API();
 8003b0a:	f7ff fbe5 	bl	80032d8 <vPortYield>
 8003b0e:	e7fa      	b.n	8003b06 <xQueueGenericReceive+0xfc>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003b10:	4620      	mov	r0, r4
 8003b12:	f7ff feaa 	bl	800386a <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003b16:	f000 fa2d 	bl	8003f74 <xTaskResumeAll>
 8003b1a:	e7f4      	b.n	8003b06 <xQueueGenericReceive+0xfc>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 8003b1c:	4620      	mov	r0, r4
 8003b1e:	f7ff fea4 	bl	800386a <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003b22:	f000 fa27 	bl	8003f74 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
 8003b26:	2000      	movs	r0, #0
 8003b28:	e002      	b.n	8003b30 <xQueueGenericReceive+0x126>

	configASSERT( pxQueue );
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003b2a:	f7ff fbe1 	bl	80032f0 <ulPortSetInterruptMask>
 8003b2e:	e7fe      	b.n	8003b2e <xQueueGenericReceive+0x124>
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
}
 8003b30:	b005      	add	sp, #20
 8003b32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08003b38 <prvGetExpectedIdleTime>:

	static TickType_t prvGetExpectedIdleTime( void )
	{
	TickType_t xReturn;

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8003b38:	4b07      	ldr	r3, [pc, #28]	; (8003b58 <prvGetExpectedIdleTime+0x20>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8003b3e:	b948      	cbnz	r0, 8003b54 <prvGetExpectedIdleTime+0x1c>
		{
			xReturn = 0;
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8003b40:	4b06      	ldr	r3, [pc, #24]	; (8003b5c <prvGetExpectedIdleTime+0x24>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2b01      	cmp	r3, #1
 8003b46:	d806      	bhi.n	8003b56 <prvGetExpectedIdleTime+0x1e>
			processed. */
			xReturn = 0;
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 8003b48:	4a05      	ldr	r2, [pc, #20]	; (8003b60 <prvGetExpectedIdleTime+0x28>)
 8003b4a:	4b06      	ldr	r3, [pc, #24]	; (8003b64 <prvGetExpectedIdleTime+0x2c>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	6810      	ldr	r0, [r2, #0]
 8003b50:	1a18      	subs	r0, r3, r0
 8003b52:	4770      	bx	lr
	{
	TickType_t xReturn;

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
		{
			xReturn = 0;
 8003b54:	2000      	movs	r0, #0
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
		}

		return xReturn;
	}
 8003b56:	4770      	bx	lr
 8003b58:	20002fe8 	.word	0x20002fe8
 8003b5c:	20002f48 	.word	0x20002f48
 8003b60:	20002ff4 	.word	0x20002ff4
 8003b64:	20002fec 	.word	0x20002fec

08003b68 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003b68:	4a06      	ldr	r2, [pc, #24]	; (8003b84 <prvResetNextTaskUnblockTime+0x1c>)
 8003b6a:	6813      	ldr	r3, [r2, #0]
 8003b6c:	6819      	ldr	r1, [r3, #0]
 8003b6e:	4b06      	ldr	r3, [pc, #24]	; (8003b88 <prvResetNextTaskUnblockTime+0x20>)
 8003b70:	b911      	cbnz	r1, 8003b78 <prvResetNextTaskUnblockTime+0x10>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003b72:	f04f 32ff 	mov.w	r2, #4294967295
 8003b76:	e003      	b.n	8003b80 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003b78:	6812      	ldr	r2, [r2, #0]
 8003b7a:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
 8003b7c:	68d2      	ldr	r2, [r2, #12]
 8003b7e:	6852      	ldr	r2, [r2, #4]
 8003b80:	601a      	str	r2, [r3, #0]
 8003b82:	4770      	bx	lr
 8003b84:	20002f24 	.word	0x20002f24
 8003b88:	20002fec 	.word	0x20002fec

08003b8c <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8003b8c:	4b0e      	ldr	r3, [pc, #56]	; (8003bc8 <prvAddCurrentTaskToDelayedList+0x3c>)
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
 8003b8e:	b510      	push	{r4, lr}
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8003b90:	681a      	ldr	r2, [r3, #0]
	#endif /* vTaskDelete */
}
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
 8003b92:	4604      	mov	r4, r0
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 8003b94:	6050      	str	r0, [r2, #4]

	if( xTimeToWake < xTickCount )
 8003b96:	4a0d      	ldr	r2, [pc, #52]	; (8003bcc <prvAddCurrentTaskToDelayedList+0x40>)
 8003b98:	6812      	ldr	r2, [r2, #0]
 8003b9a:	4290      	cmp	r0, r2
 8003b9c:	d207      	bcs.n	8003bae <prvAddCurrentTaskToDelayedList+0x22>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003b9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );

	if( xTimeToWake < xTickCount )
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8003ba2:	4a0b      	ldr	r2, [pc, #44]	; (8003bd0 <prvAddCurrentTaskToDelayedList+0x44>)
 8003ba4:	6810      	ldr	r0, [r2, #0]
 8003ba6:	6819      	ldr	r1, [r3, #0]
 8003ba8:	3104      	adds	r1, #4
 8003baa:	f7ff bb3c 	b.w	8003226 <vListInsert>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8003bae:	4a09      	ldr	r2, [pc, #36]	; (8003bd4 <prvAddCurrentTaskToDelayedList+0x48>)
 8003bb0:	6810      	ldr	r0, [r2, #0]
 8003bb2:	6819      	ldr	r1, [r3, #0]
 8003bb4:	3104      	adds	r1, #4
 8003bb6:	f7ff fb36 	bl	8003226 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
 8003bba:	4b07      	ldr	r3, [pc, #28]	; (8003bd8 <prvAddCurrentTaskToDelayedList+0x4c>)
 8003bbc:	681a      	ldr	r2, [r3, #0]
 8003bbe:	4294      	cmp	r4, r2
		{
			xNextTaskUnblockTime = xTimeToWake;
 8003bc0:	bf38      	it	cc
 8003bc2:	601c      	strcc	r4, [r3, #0]
 8003bc4:	bd10      	pop	{r4, pc}
 8003bc6:	bf00      	nop
 8003bc8:	20002fe8 	.word	0x20002fe8
 8003bcc:	20002ff4 	.word	0x20002ff4
 8003bd0:	20002ff8 	.word	0x20002ff8
 8003bd4:	20002f24 	.word	0x20002f24
 8003bd8:	20002fec 	.word	0x20002fec

08003bdc <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8003bdc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003be0:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8003be2:	469a      	mov	sl, r3
 8003be4:	460f      	mov	r7, r1
 8003be6:	4615      	mov	r5, r2
 8003be8:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 8003bec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
BaseType_t xReturn;
TCB_t * pxNewTCB;
StackType_t *pxTopOfStack;

	configASSERT( pxTaskCode );
 8003bee:	4681      	mov	r9, r0
 8003bf0:	b910      	cbnz	r0, 8003bf8 <xTaskGenericCreate+0x1c>
 8003bf2:	f7ff fb7d 	bl	80032f0 <ulPortSetInterruptMask>
 8003bf6:	e7fe      	b.n	8003bf6 <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
 8003bf8:	2e06      	cmp	r6, #6
 8003bfa:	d902      	bls.n	8003c02 <xTaskGenericCreate+0x26>
 8003bfc:	f7ff fb78 	bl	80032f0 <ulPortSetInterruptMask>
 8003c00:	e7fe      	b.n	8003c00 <xTaskGenericCreate+0x24>
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c02:	b93b      	cbnz	r3, 8003c14 <xTaskGenericCreate+0x38>
 8003c04:	0090      	lsls	r0, r2, #2
 8003c06:	f7ff fd31 	bl	800366c <pvPortMalloc>

		if( pxStack != NULL )
 8003c0a:	4683      	mov	fp, r0
 8003c0c:	2800      	cmp	r0, #0
 8003c0e:	f000 80aa 	beq.w	8003d66 <xTaskGenericCreate+0x18a>
 8003c12:	e000      	b.n	8003c16 <xTaskGenericCreate+0x3a>
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c14:	469b      	mov	fp, r3

		if( pxStack != NULL )
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8003c16:	2064      	movs	r0, #100	; 0x64
 8003c18:	f7ff fd28 	bl	800366c <pvPortMalloc>

			if( pxNewTCB != NULL )
 8003c1c:	4604      	mov	r4, r0
 8003c1e:	b188      	cbz	r0, 8003c44 <xTaskGenericCreate+0x68>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 8003c20:	00ad      	lsls	r5, r5, #2
 8003c22:	462a      	mov	r2, r5
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );

			if( pxNewTCB != NULL )
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
 8003c24:	f8c0 b030 	str.w	fp, [r0, #48]	; 0x30
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 8003c28:	21a5      	movs	r1, #165	; 0xa5
 8003c2a:	4658      	mov	r0, fp
 8003c2c:	f001 fb48 	bl	80052c0 <memset>
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8003c30:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003c32:	3d04      	subs	r5, #4
 8003c34:	441d      	add	r5, r3
 8003c36:	f025 0507 	bic.w	r5, r5, #7
 8003c3a:	1e7b      	subs	r3, r7, #1
 8003c3c:	f104 0233 	add.w	r2, r4, #51	; 0x33
 8003c40:	370f      	adds	r7, #15
 8003c42:	e005      	b.n	8003c50 <xTaskGenericCreate+0x74>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
 8003c44:	4658      	mov	r0, fp
 8003c46:	f7ff fd9b 	bl	8003780 <vPortFree>
 8003c4a:	e08c      	b.n	8003d66 <xTaskGenericCreate+0x18a>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003c4c:	42bb      	cmp	r3, r7
 8003c4e:	d006      	beq.n	8003c5e <xTaskGenericCreate+0x82>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
 8003c50:	f813 1f01 	ldrb.w	r1, [r3, #1]!
 8003c54:	f802 1f01 	strb.w	r1, [r2, #1]!

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8003c58:	7819      	ldrb	r1, [r3, #0]
 8003c5a:	2900      	cmp	r1, #0
 8003c5c:	d1f6      	bne.n	8003c4c <xTaskGenericCreate+0x70>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003c5e:	f04f 0b00 	mov.w	fp, #0
		pxTCB->uxBasePriority = uxPriority;
		pxTCB->uxMutexesHeld = 0;
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8003c62:	1d27      	adds	r7, r4, #4
 8003c64:	4638      	mov	r0, r7
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003c66:	f884 b043 	strb.w	fp, [r4, #67]	; 0x43
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
 8003c6a:	62e6      	str	r6, [r4, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 8003c6c:	64e6      	str	r6, [r4, #76]	; 0x4c
		pxTCB->uxMutexesHeld = 0;
 8003c6e:	f8c4 b050 	str.w	fp, [r4, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8003c72:	f7ff fac9 	bl	8003208 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 8003c76:	f104 0018 	add.w	r0, r4, #24
 8003c7a:	f7ff fac5 	bl	8003208 <vListInitialiseItem>
	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c7e:	f1c6 0307 	rsb	r3, r6, #7
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
 8003c82:	f8c4 b05c 	str.w	fp, [r4, #92]	; 0x5c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
	vListInitialiseItem( &( pxTCB->xEventListItem ) );

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 8003c86:	6124      	str	r4, [r4, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c88:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 8003c8a:	6264      	str	r4, [r4, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxTCB->pxTaskTag = NULL;
 8003c8c:	f8c4 b054 	str.w	fp, [r4, #84]	; 0x54
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxTCB->ulRunTimeCounter = 0UL;
 8003c90:	f8c4 b058 	str.w	fp, [r4, #88]	; 0x58
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
		pxTCB->eNotifyState = eNotWaitingNotification;
 8003c94:	f884 b060 	strb.w	fp, [r4, #96]	; 0x60
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003c98:	4652      	mov	r2, sl
 8003c9a:	4649      	mov	r1, r9
 8003c9c:	4628      	mov	r0, r5
 8003c9e:	f7ff fafb 	bl	8003298 <pxPortInitialiseStack>
 8003ca2:	6020      	str	r0, [r4, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
 8003ca4:	f1b8 0f00 	cmp.w	r8, #0
 8003ca8:	d001      	beq.n	8003cae <xTaskGenericCreate+0xd2>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003caa:	f8c8 4000 	str.w	r4, [r8]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
 8003cae:	f7ff fb35 	bl	800331c <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 8003cb2:	4a2f      	ldr	r2, [pc, #188]	; (8003d70 <xTaskGenericCreate+0x194>)
			if( pxCurrentTCB == NULL )
 8003cb4:	4d2f      	ldr	r5, [pc, #188]	; (8003d74 <xTaskGenericCreate+0x198>)

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
		{
			uxCurrentNumberOfTasks++;
 8003cb6:	6813      	ldr	r3, [r2, #0]
 8003cb8:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 8003d98 <xTaskGenericCreate+0x1bc>
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
 8003cc0:	682b      	ldr	r3, [r5, #0]
 8003cc2:	bb3b      	cbnz	r3, 8003d14 <xTaskGenericCreate+0x138>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 8003cc4:	602c      	str	r4, [r5, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003cc6:	6812      	ldr	r2, [r2, #0]
 8003cc8:	2a01      	cmp	r2, #1
 8003cca:	d12b      	bne.n	8003d24 <xTaskGenericCreate+0x148>
 8003ccc:	4698      	mov	r8, r3
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003cce:	eb09 0008 	add.w	r0, r9, r8
 8003cd2:	f108 0814 	add.w	r8, r8, #20
 8003cd6:	f7ff fa8c 	bl	80031f2 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003cda:	f1b8 0f8c 	cmp.w	r8, #140	; 0x8c
 8003cde:	d1f6      	bne.n	8003cce <xTaskGenericCreate+0xf2>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8003ce0:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8003d9c <xTaskGenericCreate+0x1c0>
	vListInitialise( &xDelayedTaskList2 );
 8003ce4:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8003da0 <xTaskGenericCreate+0x1c4>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
 8003ce8:	4650      	mov	r0, sl
 8003cea:	f7ff fa82 	bl	80031f2 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003cee:	4640      	mov	r0, r8
 8003cf0:	f7ff fa7f 	bl	80031f2 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003cf4:	4820      	ldr	r0, [pc, #128]	; (8003d78 <xTaskGenericCreate+0x19c>)
 8003cf6:	f7ff fa7c 	bl	80031f2 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003cfa:	4820      	ldr	r0, [pc, #128]	; (8003d7c <xTaskGenericCreate+0x1a0>)
 8003cfc:	f7ff fa79 	bl	80031f2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003d00:	481f      	ldr	r0, [pc, #124]	; (8003d80 <xTaskGenericCreate+0x1a4>)
 8003d02:	f7ff fa76 	bl	80031f2 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003d06:	4b1f      	ldr	r3, [pc, #124]	; (8003d84 <xTaskGenericCreate+0x1a8>)
 8003d08:	f8c3 a000 	str.w	sl, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003d0c:	4b1e      	ldr	r3, [pc, #120]	; (8003d88 <xTaskGenericCreate+0x1ac>)
 8003d0e:	f8c3 8000 	str.w	r8, [r3]
 8003d12:	e007      	b.n	8003d24 <xTaskGenericCreate+0x148>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 8003d14:	4b1d      	ldr	r3, [pc, #116]	; (8003d8c <xTaskGenericCreate+0x1b0>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	b923      	cbnz	r3, 8003d24 <xTaskGenericCreate+0x148>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 8003d1a:	682b      	ldr	r3, [r5, #0]
 8003d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d1e:	429e      	cmp	r6, r3
					{
						pxCurrentTCB = pxNewTCB;
 8003d20:	bf28      	it	cs
 8003d22:	602c      	strcs	r4, [r5, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
 8003d24:	4a1a      	ldr	r2, [pc, #104]	; (8003d90 <xTaskGenericCreate+0x1b4>)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 8003d26:	491b      	ldr	r1, [pc, #108]	; (8003d94 <xTaskGenericCreate+0x1b8>)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
 8003d28:	6813      	ldr	r3, [r2, #0]
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 8003d2e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
			uxTaskNumber++;

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003d30:	6463      	str	r3, [r4, #68]	; 0x44
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 8003d32:	680b      	ldr	r3, [r1, #0]
 8003d34:	2401      	movs	r4, #1
 8003d36:	fa04 f002 	lsl.w	r0, r4, r2
 8003d3a:	4303      	orrs	r3, r0
 8003d3c:	2014      	movs	r0, #20
 8003d3e:	600b      	str	r3, [r1, #0]
 8003d40:	fb00 9002 	mla	r0, r0, r2, r9
 8003d44:	4639      	mov	r1, r7
 8003d46:	f7ff fa62 	bl	800320e <vListInsertEnd>

			xReturn = pdPASS;
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 8003d4a:	f7ff fb05 	bl	8003358 <vPortExitCritical>
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
	{
		if( xSchedulerRunning != pdFALSE )
 8003d4e:	4b0f      	ldr	r3, [pc, #60]	; (8003d8c <xTaskGenericCreate+0x1b0>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	b12b      	cbz	r3, 8003d60 <xTaskGenericCreate+0x184>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 8003d54:	682b      	ldr	r3, [r5, #0]
 8003d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d58:	429e      	cmp	r6, r3
 8003d5a:	d901      	bls.n	8003d60 <xTaskGenericCreate+0x184>
			{
				taskYIELD_IF_USING_PREEMPTION();
 8003d5c:	f7ff fabc 	bl	80032d8 <vPortYield>
 8003d60:	4620      	mov	r0, r4
 8003d62:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}
		taskEXIT_CRITICAL();
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003d66:	f04f 30ff 	mov.w	r0, #4294967295
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
}
 8003d6a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d6e:	bf00      	nop
 8003d70:	20003014 	.word	0x20003014
 8003d74:	20002fe8 	.word	0x20002fe8
 8003d78:	20002ffc 	.word	0x20002ffc
 8003d7c:	20002fd4 	.word	0x20002fd4
 8003d80:	2000302c 	.word	0x2000302c
 8003d84:	20002f24 	.word	0x20002f24
 8003d88:	20002ff8 	.word	0x20002ff8
 8003d8c:	20002f28 	.word	0x20002f28
 8003d90:	20003010 	.word	0x20003010
 8003d94:	20003040 	.word	0x20003040
 8003d98:	20002f48 	.word	0x20002f48
 8003d9c:	20002f30 	.word	0x20002f30
 8003da0:	20003018 	.word	0x20003018

08003da4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003da4:	b530      	push	{r4, r5, lr}
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 8003da6:	2400      	movs	r4, #0

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003da8:	b085      	sub	sp, #20
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 8003daa:	9403      	str	r4, [sp, #12]
 8003dac:	9402      	str	r4, [sp, #8]
 8003dae:	9401      	str	r4, [sp, #4]
 8003db0:	9400      	str	r4, [sp, #0]
 8003db2:	4623      	mov	r3, r4
 8003db4:	2280      	movs	r2, #128	; 0x80
 8003db6:	490f      	ldr	r1, [pc, #60]	; (8003df4 <vTaskStartScheduler+0x50>)
 8003db8:	480f      	ldr	r0, [pc, #60]	; (8003df8 <vTaskStartScheduler+0x54>)
 8003dba:	f7ff ff0f 	bl	8003bdc <xTaskGenericCreate>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003dbe:	2801      	cmp	r0, #1
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 8003dc0:	4605      	mov	r5, r0
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003dc2:	d110      	bne.n	8003de6 <vTaskStartScheduler+0x42>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8003dc4:	f7ff fa94 	bl	80032f0 <ulPortSetInterruptMask>
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003dc8:	4b0c      	ldr	r3, [pc, #48]	; (8003dfc <vTaskStartScheduler+0x58>)
 8003dca:	f04f 32ff 	mov.w	r2, #4294967295
 8003dce:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003dd0:	4b0b      	ldr	r3, [pc, #44]	; (8003e00 <vTaskStartScheduler+0x5c>)
 8003dd2:	601d      	str	r5, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8003dd4:	4b0b      	ldr	r3, [pc, #44]	; (8003e04 <vTaskStartScheduler+0x60>)
 8003dd6:	601c      	str	r4, [r3, #0]

		/* If configGENERATE_RUN_TIME_STATS is defined then the following
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8003dd8:	f000 fb72 	bl	80044c0 <configureTimerForRunTimeStats>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
 8003ddc:	b005      	add	sp, #20
 8003dde:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003de2:	f7ff bbb3 	b.w	800354c <xPortStartScheduler>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
 8003de6:	b910      	cbnz	r0, 8003dee <vTaskStartScheduler+0x4a>
 8003de8:	f7ff fa82 	bl	80032f0 <ulPortSetInterruptMask>
 8003dec:	e7fe      	b.n	8003dec <vTaskStartScheduler+0x48>
	}
}
 8003dee:	b005      	add	sp, #20
 8003df0:	bd30      	pop	{r4, r5, pc}
 8003df2:	bf00      	nop
 8003df4:	08008ba2 	.word	0x08008ba2
 8003df8:	080040a5 	.word	0x080040a5
 8003dfc:	20002fec 	.word	0x20002fec
 8003e00:	20002f28 	.word	0x20002f28
 8003e04:	20002ff4 	.word	0x20002ff4

08003e08 <vTaskSuspendAll>:
{
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8003e08:	4a02      	ldr	r2, [pc, #8]	; (8003e14 <vTaskSuspendAll+0xc>)
 8003e0a:	6813      	ldr	r3, [r2, #0]
 8003e0c:	3301      	adds	r3, #1
 8003e0e:	6013      	str	r3, [r2, #0]
 8003e10:	4770      	bx	lr
 8003e12:	bf00      	nop
 8003e14:	20002ff0 	.word	0x20002ff0

08003e18 <vTaskStepTick>:
implementations require configUSE_TICKLESS_IDLE to be set to a value other than
1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

	void vTaskStepTick( const TickType_t xTicksToJump )
	{
 8003e18:	b508      	push	{r3, lr}
		/* Correct the tick count value after a period during which the tick
		was suppressed.  Note this does *not* call the tick hook function for
		each stepped tick. */
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 8003e1a:	4b07      	ldr	r3, [pc, #28]	; (8003e38 <vTaskStepTick+0x20>)
 8003e1c:	4907      	ldr	r1, [pc, #28]	; (8003e3c <vTaskStepTick+0x24>)
 8003e1e:	681a      	ldr	r2, [r3, #0]
 8003e20:	6809      	ldr	r1, [r1, #0]
 8003e22:	4402      	add	r2, r0
 8003e24:	428a      	cmp	r2, r1
 8003e26:	d902      	bls.n	8003e2e <vTaskStepTick+0x16>
 8003e28:	f7ff fa62 	bl	80032f0 <ulPortSetInterruptMask>
 8003e2c:	e7fe      	b.n	8003e2c <vTaskStepTick+0x14>
		xTickCount += xTicksToJump;
 8003e2e:	681a      	ldr	r2, [r3, #0]
 8003e30:	4410      	add	r0, r2
 8003e32:	6018      	str	r0, [r3, #0]
 8003e34:	bd08      	pop	{r3, pc}
 8003e36:	bf00      	nop
 8003e38:	20002ff4 	.word	0x20002ff4
 8003e3c:	20002fec 	.word	0x20002fec

08003e40 <xTaskIncrementTick>:

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e40:	4b41      	ldr	r3, [pc, #260]	; (8003f48 <xTaskIncrementTick+0x108>)

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003e42:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d13c      	bne.n	8003ec6 <xTaskIncrementTick+0x86>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
 8003e4c:	4b3f      	ldr	r3, [pc, #252]	; (8003f4c <xTaskIncrementTick+0x10c>)
 8003e4e:	681a      	ldr	r2, [r3, #0]
 8003e50:	3201      	adds	r2, #1
 8003e52:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8003e54:	681d      	ldr	r5, [r3, #0]

			if( xConstTickCount == ( TickType_t ) 0U )
 8003e56:	b98d      	cbnz	r5, 8003e7c <xTaskIncrementTick+0x3c>
			{
				taskSWITCH_DELAYED_LISTS();
 8003e58:	4b3d      	ldr	r3, [pc, #244]	; (8003f50 <xTaskIncrementTick+0x110>)
 8003e5a:	681a      	ldr	r2, [r3, #0]
 8003e5c:	6812      	ldr	r2, [r2, #0]
 8003e5e:	b112      	cbz	r2, 8003e66 <xTaskIncrementTick+0x26>
 8003e60:	f7ff fa46 	bl	80032f0 <ulPortSetInterruptMask>
 8003e64:	e7fe      	b.n	8003e64 <xTaskIncrementTick+0x24>
 8003e66:	4a3b      	ldr	r2, [pc, #236]	; (8003f54 <xTaskIncrementTick+0x114>)
 8003e68:	6819      	ldr	r1, [r3, #0]
 8003e6a:	6810      	ldr	r0, [r2, #0]
 8003e6c:	6018      	str	r0, [r3, #0]
 8003e6e:	6011      	str	r1, [r2, #0]
 8003e70:	4a39      	ldr	r2, [pc, #228]	; (8003f58 <xTaskIncrementTick+0x118>)
 8003e72:	6813      	ldr	r3, [r2, #0]
 8003e74:	3301      	adds	r3, #1
 8003e76:	6013      	str	r3, [r2, #0]
 8003e78:	f7ff fe76 	bl	8003b68 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
 8003e7c:	4c37      	ldr	r4, [pc, #220]	; (8003f5c <xTaskIncrementTick+0x11c>)
 8003e7e:	f04f 0b00 	mov.w	fp, #0
 8003e82:	6823      	ldr	r3, [r4, #0]
 8003e84:	9401      	str	r4, [sp, #4]
 8003e86:	429d      	cmp	r5, r3
 8003e88:	4e35      	ldr	r6, [pc, #212]	; (8003f60 <xTaskIncrementTick+0x120>)
 8003e8a:	4f36      	ldr	r7, [pc, #216]	; (8003f64 <xTaskIncrementTick+0x124>)
 8003e8c:	d30b      	bcc.n	8003ea6 <xTaskIncrementTick+0x66>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e8e:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 8003f50 <xTaskIncrementTick+0x110>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 8003e92:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 8003f70 <xTaskIncrementTick+0x130>
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003e96:	f8d8 2000 	ldr.w	r2, [r8]
 8003e9a:	6812      	ldr	r2, [r2, #0]
 8003e9c:	b9e2      	cbnz	r2, 8003ed8 <xTaskIncrementTick+0x98>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
 8003e9e:	9b01      	ldr	r3, [sp, #4]
 8003ea0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ea4:	601a      	str	r2, [r3, #0]
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003ea6:	683a      	ldr	r2, [r7, #0]
 8003ea8:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003eaa:	2214      	movs	r2, #20
 8003eac:	434a      	muls	r2, r1
 8003eae:	58b2      	ldr	r2, [r6, r2]
			{
				xSwitchRequired = pdTRUE;
 8003eb0:	2a02      	cmp	r2, #2

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 8003eb2:	4a2d      	ldr	r2, [pc, #180]	; (8003f68 <xTaskIncrementTick+0x128>)
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
			{
				xSwitchRequired = pdTRUE;
 8003eb4:	bf28      	it	cs
 8003eb6:	f04f 0b01 	movcs.w	fp, #1

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 8003eba:	6812      	ldr	r2, [r2, #0]
 8003ebc:	2a00      	cmp	r2, #0
 8003ebe:	d139      	bne.n	8003f34 <xTaskIncrementTick+0xf4>
			{
				vApplicationTickHook();
 8003ec0:	f000 fb02 	bl	80044c8 <vApplicationTickHook>
 8003ec4:	e036      	b.n	8003f34 <xTaskIncrementTick+0xf4>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003ec6:	4a28      	ldr	r2, [pc, #160]	; (8003f68 <xTaskIncrementTick+0x128>)

BaseType_t xTaskIncrementTick( void )
{
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003ec8:	f04f 0b00 	mov.w	fp, #0
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003ecc:	6813      	ldr	r3, [r2, #0]
 8003ece:	3301      	adds	r3, #1
 8003ed0:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 8003ed2:	f000 faf9 	bl	80044c8 <vApplicationTickHook>
 8003ed6:	e02d      	b.n	8003f34 <xTaskIncrementTick+0xf4>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8003ed8:	f8d8 2000 	ldr.w	r2, [r8]
 8003edc:	68d2      	ldr	r2, [r2, #12]
 8003ede:	68d4      	ldr	r4, [r2, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 8003ee0:	6861      	ldr	r1, [r4, #4]

						if( xConstTickCount < xItemValue )
 8003ee2:	428d      	cmp	r5, r1
 8003ee4:	d202      	bcs.n	8003eec <xTaskIncrementTick+0xac>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
 8003ee6:	9b01      	ldr	r3, [sp, #4]
 8003ee8:	6019      	str	r1, [r3, #0]
							break;
 8003eea:	e7dc      	b.n	8003ea6 <xTaskIncrementTick+0x66>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8003eec:	f104 0a04 	add.w	sl, r4, #4
 8003ef0:	4650      	mov	r0, sl
 8003ef2:	f7ff f9b0 	bl	8003256 <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003ef6:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003ef8:	b119      	cbz	r1, 8003f02 <xTaskIncrementTick+0xc2>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003efa:	f104 0018 	add.w	r0, r4, #24
 8003efe:	f7ff f9aa 	bl	8003256 <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 8003f02:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003f04:	f8d9 1000 	ldr.w	r1, [r9]
 8003f08:	2301      	movs	r3, #1
 8003f0a:	fa03 fe00 	lsl.w	lr, r3, r0
 8003f0e:	ea4e 0101 	orr.w	r1, lr, r1
 8003f12:	f04f 0e14 	mov.w	lr, #20
 8003f16:	f8c9 1000 	str.w	r1, [r9]
 8003f1a:	fb0e 6000 	mla	r0, lr, r0, r6
 8003f1e:	4651      	mov	r1, sl
 8003f20:	f7ff f975 	bl	800320e <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f24:	6838      	ldr	r0, [r7, #0]
 8003f26:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003f28:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
							{
								xSwitchRequired = pdTRUE;
 8003f2a:	4291      	cmp	r1, r2
 8003f2c:	bf28      	it	cs
 8003f2e:	f04f 0b01 	movcs.w	fp, #1
 8003f32:	e7b0      	b.n	8003e96 <xTaskIncrementTick+0x56>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003f34:	4a0d      	ldr	r2, [pc, #52]	; (8003f6c <xTaskIncrementTick+0x12c>)
 8003f36:	6812      	ldr	r2, [r2, #0]
		{
			xSwitchRequired = pdTRUE;
 8003f38:	2a00      	cmp	r2, #0
 8003f3a:	bf18      	it	ne
 8003f3c:	f04f 0b01 	movne.w	fp, #1
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
}
 8003f40:	4658      	mov	r0, fp
 8003f42:	b003      	add	sp, #12
 8003f44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f48:	20002ff0 	.word	0x20002ff0
 8003f4c:	20002ff4 	.word	0x20002ff4
 8003f50:	20002f24 	.word	0x20002f24
 8003f54:	20002ff8 	.word	0x20002ff8
 8003f58:	20002f20 	.word	0x20002f20
 8003f5c:	20002fec 	.word	0x20002fec
 8003f60:	20002f48 	.word	0x20002f48
 8003f64:	20002fe8 	.word	0x20002fe8
 8003f68:	20002f44 	.word	0x20002f44
 8003f6c:	20003044 	.word	0x20003044
 8003f70:	20003040 	.word	0x20003040

08003f74 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003f78:	4c2a      	ldr	r4, [pc, #168]	; (8004024 <xTaskResumeAll+0xb0>)
 8003f7a:	6823      	ldr	r3, [r4, #0]
 8003f7c:	b913      	cbnz	r3, 8003f84 <xTaskResumeAll+0x10>
 8003f7e:	f7ff f9b7 	bl	80032f0 <ulPortSetInterruptMask>
 8003f82:	e7fe      	b.n	8003f82 <xTaskResumeAll+0xe>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003f84:	f7ff f9ca 	bl	800331c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003f88:	6823      	ldr	r3, [r4, #0]
 8003f8a:	3b01      	subs	r3, #1
 8003f8c:	6023      	str	r3, [r4, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f8e:	6823      	ldr	r3, [r4, #0]
 8003f90:	b10b      	cbz	r3, 8003f96 <xTaskResumeAll+0x22>
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
 8003f92:	2400      	movs	r4, #0
 8003f94:	e041      	b.n	800401a <xTaskResumeAll+0xa6>
	{
		--uxSchedulerSuspended;

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003f96:	4b24      	ldr	r3, [pc, #144]	; (8004028 <xTaskResumeAll+0xb4>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d0f9      	beq.n	8003f92 <xTaskResumeAll+0x1e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003f9e:	4d23      	ldr	r5, [pc, #140]	; (800402c <xTaskResumeAll+0xb8>)
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyList( pxTCB );
 8003fa0:	4e23      	ldr	r6, [pc, #140]	; (8004030 <xTaskResumeAll+0xbc>)
 8003fa2:	f8df 809c 	ldr.w	r8, [pc, #156]	; 8004040 <xTaskResumeAll+0xcc>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003fa6:	682b      	ldr	r3, [r5, #0]
 8003fa8:	b303      	cbz	r3, 8003fec <xTaskResumeAll+0x78>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003faa:	68eb      	ldr	r3, [r5, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
					prvAddTaskToReadyList( pxTCB );
 8003fac:	2701      	movs	r7, #1
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8003fae:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8003fb0:	f104 0904 	add.w	r9, r4, #4
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003fb4:	f104 0018 	add.w	r0, r4, #24
 8003fb8:	f7ff f94d 	bl	8003256 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8003fbc:	4648      	mov	r0, r9
 8003fbe:	f7ff f94a 	bl	8003256 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003fc2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003fc4:	6833      	ldr	r3, [r6, #0]
 8003fc6:	fa07 f102 	lsl.w	r1, r7, r2
 8003fca:	2014      	movs	r0, #20
 8003fcc:	430b      	orrs	r3, r1
 8003fce:	fb00 8002 	mla	r0, r0, r2, r8
 8003fd2:	4649      	mov	r1, r9
 8003fd4:	6033      	str	r3, [r6, #0]
 8003fd6:	f7ff f91a 	bl	800320e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003fda:	4b16      	ldr	r3, [pc, #88]	; (8004034 <xTaskResumeAll+0xc0>)
 8003fdc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fe2:	429a      	cmp	r2, r3
 8003fe4:	d3df      	bcc.n	8003fa6 <xTaskResumeAll+0x32>
					{
						xYieldPending = pdTRUE;
 8003fe6:	4b14      	ldr	r3, [pc, #80]	; (8004038 <xTaskResumeAll+0xc4>)
 8003fe8:	601f      	str	r7, [r3, #0]
 8003fea:	e7da      	b.n	8003fa2 <xTaskResumeAll+0x2e>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
 8003fec:	4c13      	ldr	r4, [pc, #76]	; (800403c <xTaskResumeAll+0xc8>)
 8003fee:	6823      	ldr	r3, [r4, #0]
 8003ff0:	b933      	cbnz	r3, 8004000 <xTaskResumeAll+0x8c>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
 8003ff2:	4b11      	ldr	r3, [pc, #68]	; (8004038 <xTaskResumeAll+0xc4>)
 8003ff4:	681c      	ldr	r4, [r3, #0]
 8003ff6:	2c01      	cmp	r4, #1
 8003ff8:	d1cb      	bne.n	8003f92 <xTaskResumeAll+0x1e>
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003ffa:	f7ff f96d 	bl	80032d8 <vPortYield>
 8003ffe:	e00c      	b.n	800401a <xTaskResumeAll+0xa6>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
					{
						if( xTaskIncrementTick() != pdFALSE )
						{
							xYieldPending = pdTRUE;
 8004000:	4d0d      	ldr	r5, [pc, #52]	; (8004038 <xTaskResumeAll+0xc4>)
 8004002:	2601      	movs	r6, #1
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 8004004:	6823      	ldr	r3, [r4, #0]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d0f3      	beq.n	8003ff2 <xTaskResumeAll+0x7e>
					{
						if( xTaskIncrementTick() != pdFALSE )
 800400a:	f7ff ff19 	bl	8003e40 <xTaskIncrementTick>
 800400e:	b100      	cbz	r0, 8004012 <xTaskResumeAll+0x9e>
						{
							xYieldPending = pdTRUE;
 8004010:	602e      	str	r6, [r5, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
 8004012:	6823      	ldr	r3, [r4, #0]
 8004014:	3b01      	subs	r3, #1
 8004016:	6023      	str	r3, [r4, #0]
 8004018:	e7f4      	b.n	8004004 <xTaskResumeAll+0x90>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800401a:	f7ff f99d 	bl	8003358 <vPortExitCritical>

	return xAlreadyYielded;
}
 800401e:	4620      	mov	r0, r4
 8004020:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004024:	20002ff0 	.word	0x20002ff0
 8004028:	20003014 	.word	0x20003014
 800402c:	20002ffc 	.word	0x20002ffc
 8004030:	20003040 	.word	0x20003040
 8004034:	20002fe8 	.word	0x20002fe8
 8004038:	20003044 	.word	0x20003044
 800403c:	20002f44 	.word	0x20002f44
 8004040:	20002f48 	.word	0x20002f48

08004044 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004044:	b538      	push	{r3, r4, r5, lr}
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004046:	b918      	cbnz	r0, 8004050 <vTaskDelay+0xc>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004048:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
		{
			portYIELD_WITHIN_API();
 800404c:	f7ff b944 	b.w	80032d8 <vPortYield>


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004050:	4b10      	ldr	r3, [pc, #64]	; (8004094 <vTaskDelay+0x50>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	b113      	cbz	r3, 800405c <vTaskDelay+0x18>
 8004056:	f7ff f94b 	bl	80032f0 <ulPortSetInterruptMask>
 800405a:	e7fe      	b.n	800405a <vTaskDelay+0x16>
			vTaskSuspendAll();
 800405c:	f7ff fed4 	bl	8003e08 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 8004060:	4b0d      	ldr	r3, [pc, #52]	; (8004098 <vTaskDelay+0x54>)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8004062:	4d0e      	ldr	r5, [pc, #56]	; (800409c <vTaskDelay+0x58>)
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	18c4      	adds	r4, r0, r3

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8004068:	6828      	ldr	r0, [r5, #0]
 800406a:	3004      	adds	r0, #4
 800406c:	f7ff f8f3 	bl	8003256 <uxListRemove>
 8004070:	b940      	cbnz	r0, 8004084 <vTaskDelay+0x40>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8004072:	682b      	ldr	r3, [r5, #0]
 8004074:	490a      	ldr	r1, [pc, #40]	; (80040a0 <vTaskDelay+0x5c>)
 8004076:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8004078:	680a      	ldr	r2, [r1, #0]
 800407a:	2301      	movs	r3, #1
 800407c:	4083      	lsls	r3, r0
 800407e:	ea22 0303 	bic.w	r3, r2, r3
 8004082:	600b      	str	r3, [r1, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8004084:	4620      	mov	r0, r4
 8004086:	f7ff fd81 	bl	8003b8c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800408a:	f7ff ff73 	bl	8003f74 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800408e:	2800      	cmp	r0, #0
 8004090:	d0da      	beq.n	8004048 <vTaskDelay+0x4>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004092:	bd38      	pop	{r3, r4, r5, pc}
 8004094:	20002ff0 	.word	0x20002ff0
 8004098:	20002ff4 	.word	0x20002ff4
 800409c:	20002fe8 	.word	0x20002fe8
 80040a0:	20003040 	.word	0x20003040

080040a4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80040a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 80040a6:	4d22      	ldr	r5, [pc, #136]	; (8004130 <prvIdleTask+0x8c>)
 80040a8:	462e      	mov	r6, r5
		{
			vTaskSuspendAll();
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 80040aa:	4f22      	ldr	r7, [pc, #136]	; (8004134 <prvIdleTask+0x90>)
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 80040ac:	682b      	ldr	r3, [r5, #0]
 80040ae:	b1f3      	cbz	r3, 80040ee <prvIdleTask+0x4a>
		{
			vTaskSuspendAll();
 80040b0:	f7ff feaa 	bl	8003e08 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 80040b4:	683c      	ldr	r4, [r7, #0]
			}
			( void ) xTaskResumeAll();
 80040b6:	f7ff ff5d 	bl	8003f74 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 80040ba:	2c00      	cmp	r4, #0
 80040bc:	d0f6      	beq.n	80040ac <prvIdleTask+0x8>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 80040be:	f7ff f92d 	bl	800331c <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80040c2:	4b1c      	ldr	r3, [pc, #112]	; (8004134 <prvIdleTask+0x90>)
 80040c4:	68db      	ldr	r3, [r3, #12]
 80040c6:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 80040c8:	1d20      	adds	r0, r4, #4
 80040ca:	f7ff f8c4 	bl	8003256 <uxListRemove>
					--uxCurrentNumberOfTasks;
 80040ce:	4a1a      	ldr	r2, [pc, #104]	; (8004138 <prvIdleTask+0x94>)
 80040d0:	6813      	ldr	r3, [r2, #0]
 80040d2:	3b01      	subs	r3, #1
 80040d4:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
 80040d6:	6833      	ldr	r3, [r6, #0]
 80040d8:	3b01      	subs	r3, #1
 80040da:	6033      	str	r3, [r6, #0]
				}
				taskEXIT_CRITICAL();
 80040dc:	f7ff f93c 	bl	8003358 <vPortExitCritical>
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
 80040e0:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80040e2:	f7ff fb4d 	bl	8003780 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
 80040e6:	4620      	mov	r0, r4
 80040e8:	f7ff fb4a 	bl	8003780 <vPortFree>
 80040ec:	e7de      	b.n	80040ac <prvIdleTask+0x8>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80040ee:	4b13      	ldr	r3, [pc, #76]	; (800413c <prvIdleTask+0x98>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d901      	bls.n	80040fa <prvIdleTask+0x56>
			{
				taskYIELD();
 80040f6:	f7ff f8ef 	bl	80032d8 <vPortYield>
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 80040fa:	f000 f9e4 	bl	80044c6 <vApplicationIdleHook>
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 80040fe:	f7ff fd1b 	bl	8003b38 <prvGetExpectedIdleTime>

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 8004102:	2801      	cmp	r0, #1
 8004104:	d9d1      	bls.n	80040aa <prvIdleTask+0x6>
			{
				vTaskSuspendAll();
 8004106:	f7ff fe7f 	bl	8003e08 <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 800410a:	4b0d      	ldr	r3, [pc, #52]	; (8004140 <prvIdleTask+0x9c>)
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	4b0d      	ldr	r3, [pc, #52]	; (8004144 <prvIdleTask+0xa0>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	429a      	cmp	r2, r3
 8004114:	d202      	bcs.n	800411c <prvIdleTask+0x78>
 8004116:	f7ff f8eb 	bl	80032f0 <ulPortSetInterruptMask>
 800411a:	e7fe      	b.n	800411a <prvIdleTask+0x76>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 800411c:	f7ff fd0c 	bl	8003b38 <prvGetExpectedIdleTime>

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 8004120:	2801      	cmp	r0, #1
 8004122:	d901      	bls.n	8004128 <prvIdleTask+0x84>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 8004124:	f7ff f95e 	bl	80033e4 <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 8004128:	f7ff ff24 	bl	8003f74 <xTaskResumeAll>
 800412c:	e7bd      	b.n	80040aa <prvIdleTask+0x6>
 800412e:	bf00      	nop
 8004130:	20002f2c 	.word	0x20002f2c
 8004134:	20002fd4 	.word	0x20002fd4
 8004138:	20003014 	.word	0x20003014
 800413c:	20002f48 	.word	0x20002f48
 8004140:	20002fec 	.word	0x20002fec
 8004144:	20002ff4 	.word	0x20002ff4

08004148 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004148:	4b1b      	ldr	r3, [pc, #108]	; (80041b8 <vTaskSwitchContext+0x70>)

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800414a:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800414c:	681a      	ldr	r2, [r3, #0]
 800414e:	4b1b      	ldr	r3, [pc, #108]	; (80041bc <vTaskSwitchContext+0x74>)
 8004150:	b10a      	cbz	r2, 8004156 <vTaskSwitchContext+0xe>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004152:	2201      	movs	r2, #1
 8004154:	e02d      	b.n	80041b2 <vTaskSwitchContext+0x6a>
	}
	else
	{
		xYieldPending = pdFALSE;
 8004156:	601a      	str	r2, [r3, #0]
		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
				#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
					portALT_GET_RUN_TIME_COUNTER_VALUE( ulTotalRunTime );
				#else
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8004158:	f000 f9b3 	bl	80044c2 <getRunTimeCounterValue>
				stored in ulTaskSwitchedInTime.  Note that there is no overflow
				protection here	so count values are only valid until the timer
				overflows.  The guard against negative values is to protect
				against suspect run time stat counter implementations - which
				are provided by the application, not the kernel. */
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 800415c:	4a18      	ldr	r2, [pc, #96]	; (80041c0 <vTaskSwitchContext+0x78>)
 800415e:	6814      	ldr	r4, [r2, #0]
 8004160:	42a0      	cmp	r0, r4
 8004162:	d905      	bls.n	8004170 <vTaskSwitchContext+0x28>
				{
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8004164:	4b17      	ldr	r3, [pc, #92]	; (80041c4 <vTaskSwitchContext+0x7c>)
 8004166:	6819      	ldr	r1, [r3, #0]
 8004168:	6d8b      	ldr	r3, [r1, #88]	; 0x58
 800416a:	1b1b      	subs	r3, r3, r4
 800416c:	4403      	add	r3, r0
 800416e:	658b      	str	r3, [r1, #88]	; 0x58
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004170:	4b15      	ldr	r3, [pc, #84]	; (80041c8 <vTaskSwitchContext+0x80>)
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				ulTaskSwitchedInTime = ulTotalRunTime;
 8004172:	6010      	str	r0, [r2, #0]
		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004174:	681b      	ldr	r3, [r3, #0]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 8004176:	fab3 f383 	clz	r3, r3
 800417a:	b2db      	uxtb	r3, r3
 800417c:	f1c3 031f 	rsb	r3, r3, #31
 8004180:	2214      	movs	r2, #20
 8004182:	435a      	muls	r2, r3
 8004184:	4911      	ldr	r1, [pc, #68]	; (80041cc <vTaskSwitchContext+0x84>)
 8004186:	588c      	ldr	r4, [r1, r2]
 8004188:	1888      	adds	r0, r1, r2
 800418a:	b914      	cbnz	r4, 8004192 <vTaskSwitchContext+0x4a>
 800418c:	f7ff f8b0 	bl	80032f0 <ulPortSetInterruptMask>
 8004190:	e7fe      	b.n	8004190 <vTaskSwitchContext+0x48>
 8004192:	6844      	ldr	r4, [r0, #4]
 8004194:	3208      	adds	r2, #8
 8004196:	6864      	ldr	r4, [r4, #4]
 8004198:	440a      	add	r2, r1
 800419a:	4294      	cmp	r4, r2
 800419c:	bf08      	it	eq
 800419e:	6862      	ldreq	r2, [r4, #4]
 80041a0:	6044      	str	r4, [r0, #4]
 80041a2:	bf08      	it	eq
 80041a4:	6042      	streq	r2, [r0, #4]
 80041a6:	2214      	movs	r2, #20
 80041a8:	fb02 1303 	mla	r3, r2, r3, r1
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	68da      	ldr	r2, [r3, #12]
 80041b0:	4b04      	ldr	r3, [pc, #16]	; (80041c4 <vTaskSwitchContext+0x7c>)
 80041b2:	601a      	str	r2, [r3, #0]
 80041b4:	bd10      	pop	{r4, pc}
 80041b6:	bf00      	nop
 80041b8:	20002ff0 	.word	0x20002ff0
 80041bc:	20003044 	.word	0x20003044
 80041c0:	20002f1c 	.word	0x20002f1c
 80041c4:	20002fe8 	.word	0x20002fe8
 80041c8:	20003040 	.word	0x20003040
 80041cc:	20002f48 	.word	0x20002f48

080041d0 <vTaskPlaceOnEventList>:
	}
}
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80041d0:	b538      	push	{r3, r4, r5, lr}
 80041d2:	460d      	mov	r5, r1
TickType_t xTimeToWake;

	configASSERT( pxEventList );
 80041d4:	b910      	cbnz	r0, 80041dc <vTaskPlaceOnEventList+0xc>
 80041d6:	f7ff f88b 	bl	80032f0 <ulPortSetInterruptMask>
 80041da:	e7fe      	b.n	80041da <vTaskPlaceOnEventList+0xa>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80041dc:	4c11      	ldr	r4, [pc, #68]	; (8004224 <vTaskPlaceOnEventList+0x54>)
 80041de:	6821      	ldr	r1, [r4, #0]
 80041e0:	3118      	adds	r1, #24
 80041e2:	f7ff f820 	bl	8003226 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80041e6:	6820      	ldr	r0, [r4, #0]
 80041e8:	3004      	adds	r0, #4
 80041ea:	f7ff f834 	bl	8003256 <uxListRemove>
 80041ee:	b940      	cbnz	r0, 8004202 <vTaskPlaceOnEventList+0x32>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80041f0:	6823      	ldr	r3, [r4, #0]
 80041f2:	490d      	ldr	r1, [pc, #52]	; (8004228 <vTaskPlaceOnEventList+0x58>)
 80041f4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80041f6:	680a      	ldr	r2, [r1, #0]
 80041f8:	2301      	movs	r3, #1
 80041fa:	4083      	lsls	r3, r0
 80041fc:	ea22 0303 	bic.w	r3, r2, r3
 8004200:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
 8004202:	1c6b      	adds	r3, r5, #1
 8004204:	d106      	bne.n	8004214 <vTaskPlaceOnEventList+0x44>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8004206:	6821      	ldr	r1, [r4, #0]
 8004208:	4808      	ldr	r0, [pc, #32]	; (800422c <vTaskPlaceOnEventList+0x5c>)
 800420a:	3104      	adds	r1, #4
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800420c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		if( xTicksToWait == portMAX_DELAY )
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 8004210:	f7fe bffd 	b.w	800320e <vListInsertEnd>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
 8004214:	4b06      	ldr	r3, [pc, #24]	; (8004230 <vTaskPlaceOnEventList+0x60>)
 8004216:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 8004218:	4428      	add	r0, r5
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800421a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
 800421e:	f7ff bcb5 	b.w	8003b8c <prvAddCurrentTaskToDelayedList>
 8004222:	bf00      	nop
 8004224:	20002fe8 	.word	0x20002fe8
 8004228:	20003040 	.word	0x20003040
 800422c:	2000302c 	.word	0x2000302c
 8004230:	20002ff4 	.word	0x20002ff4

08004234 <xTaskRemoveFromEventList>:
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004234:	68c3      	ldr	r3, [r0, #12]

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004236:	b570      	push	{r4, r5, r6, lr}
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004238:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
 800423a:	b914      	cbnz	r4, 8004242 <xTaskRemoveFromEventList+0xe>
 800423c:	f7ff f858 	bl	80032f0 <ulPortSetInterruptMask>
 8004240:	e7fe      	b.n	8004240 <xTaskRemoveFromEventList+0xc>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004242:	f104 0518 	add.w	r5, r4, #24
 8004246:	4628      	mov	r0, r5
 8004248:	f7ff f805 	bl	8003256 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800424c:	4b12      	ldr	r3, [pc, #72]	; (8004298 <xTaskRemoveFromEventList+0x64>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	b983      	cbnz	r3, 8004274 <xTaskRemoveFromEventList+0x40>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 8004252:	1d26      	adds	r6, r4, #4
 8004254:	4630      	mov	r0, r6
 8004256:	f7fe fffe 	bl	8003256 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800425a:	4910      	ldr	r1, [pc, #64]	; (800429c <xTaskRemoveFromEventList+0x68>)
 800425c:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 800425e:	680a      	ldr	r2, [r1, #0]
 8004260:	2301      	movs	r3, #1
 8004262:	40ab      	lsls	r3, r5
 8004264:	4313      	orrs	r3, r2
 8004266:	600b      	str	r3, [r1, #0]
 8004268:	4b0d      	ldr	r3, [pc, #52]	; (80042a0 <xTaskRemoveFromEventList+0x6c>)
 800426a:	2014      	movs	r0, #20
 800426c:	4631      	mov	r1, r6
 800426e:	fb00 3005 	mla	r0, r0, r5, r3
 8004272:	e001      	b.n	8004278 <xTaskRemoveFromEventList+0x44>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004274:	4629      	mov	r1, r5
 8004276:	480b      	ldr	r0, [pc, #44]	; (80042a4 <xTaskRemoveFromEventList+0x70>)
 8004278:	f7fe ffc9 	bl	800320e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800427c:	4b0a      	ldr	r3, [pc, #40]	; (80042a8 <xTaskRemoveFromEventList+0x74>)
 800427e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004284:	429a      	cmp	r2, r3
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004286:	bf85      	ittet	hi
 8004288:	4b08      	ldrhi	r3, [pc, #32]	; (80042ac <xTaskRemoveFromEventList+0x78>)
 800428a:	2001      	movhi	r0, #1
	}
	else
	{
		xReturn = pdFALSE;
 800428c:	2000      	movls	r0, #0
		it should force a context switch now. */
		xReturn = pdTRUE;

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800428e:	6018      	strhi	r0, [r3, #0]
		normally left unchanged, because it is automatically reset to a new
		value when the tick count equals xNextTaskUnblockTime.  However if
		tickless idling is used it might be more important to enter sleep mode
		at the earliest possible time - so reset xNextTaskUnblockTime here to
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
 8004290:	f7ff fc6a 	bl	8003b68 <prvResetNextTaskUnblockTime>
	}
	#endif

	return xReturn;
}
 8004294:	bd70      	pop	{r4, r5, r6, pc}
 8004296:	bf00      	nop
 8004298:	20002ff0 	.word	0x20002ff0
 800429c:	20003040 	.word	0x20003040
 80042a0:	20002f48 	.word	0x20002f48
 80042a4:	20002ffc 	.word	0x20002ffc
 80042a8:	20002fe8 	.word	0x20002fe8
 80042ac:	20003044 	.word	0x20003044

080042b0 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80042b0:	b508      	push	{r3, lr}
	configASSERT( pxTimeOut );
 80042b2:	b910      	cbnz	r0, 80042ba <vTaskSetTimeOutState+0xa>
 80042b4:	f7ff f81c 	bl	80032f0 <ulPortSetInterruptMask>
 80042b8:	e7fe      	b.n	80042b8 <vTaskSetTimeOutState+0x8>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80042ba:	4b03      	ldr	r3, [pc, #12]	; (80042c8 <vTaskSetTimeOutState+0x18>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80042c0:	4b02      	ldr	r3, [pc, #8]	; (80042cc <vTaskSetTimeOutState+0x1c>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	6043      	str	r3, [r0, #4]
 80042c6:	bd08      	pop	{r3, pc}
 80042c8:	20002f20 	.word	0x20002f20
 80042cc:	20002ff4 	.word	0x20002ff4

080042d0 <xTaskCheckForTimeOut>:
}
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80042d0:	b538      	push	{r3, r4, r5, lr}
 80042d2:	460d      	mov	r5, r1
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80042d4:	4604      	mov	r4, r0
 80042d6:	b910      	cbnz	r0, 80042de <xTaskCheckForTimeOut+0xe>
 80042d8:	f7ff f80a 	bl	80032f0 <ulPortSetInterruptMask>
 80042dc:	e7fe      	b.n	80042dc <xTaskCheckForTimeOut+0xc>
	configASSERT( pxTicksToWait );
 80042de:	b911      	cbnz	r1, 80042e6 <xTaskCheckForTimeOut+0x16>
 80042e0:	f7ff f806 	bl	80032f0 <ulPortSetInterruptMask>
 80042e4:	e7fe      	b.n	80042e4 <xTaskCheckForTimeOut+0x14>

	taskENTER_CRITICAL();
 80042e6:	f7ff f819 	bl	800331c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80042ea:	4b0e      	ldr	r3, [pc, #56]	; (8004324 <xTaskCheckForTimeOut+0x54>)
 80042ec:	6819      	ldr	r1, [r3, #0]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
 80042ee:	682b      	ldr	r3, [r5, #0]
 80042f0:	1c5a      	adds	r2, r3, #1
 80042f2:	d010      	beq.n	8004316 <xTaskCheckForTimeOut+0x46>
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80042f4:	4a0c      	ldr	r2, [pc, #48]	; (8004328 <xTaskCheckForTimeOut+0x58>)
 80042f6:	6820      	ldr	r0, [r4, #0]
 80042f8:	6812      	ldr	r2, [r2, #0]
 80042fa:	4290      	cmp	r0, r2
 80042fc:	6862      	ldr	r2, [r4, #4]
 80042fe:	d001      	beq.n	8004304 <xTaskCheckForTimeOut+0x34>
 8004300:	4291      	cmp	r1, r2
 8004302:	d20a      	bcs.n	800431a <xTaskCheckForTimeOut+0x4a>
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
 8004304:	1a88      	subs	r0, r1, r2
 8004306:	4283      	cmp	r3, r0
 8004308:	d907      	bls.n	800431a <xTaskCheckForTimeOut+0x4a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
 800430a:	1a52      	subs	r2, r2, r1
 800430c:	4413      	add	r3, r2
 800430e:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8004310:	4620      	mov	r0, r4
 8004312:	f7ff ffcd 	bl	80042b0 <vTaskSetTimeOutState>
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
			{
				xReturn = pdFALSE;
 8004316:	2400      	movs	r4, #0
 8004318:	e000      	b.n	800431c <xTaskCheckForTimeOut+0x4c>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
 800431a:	2401      	movs	r4, #1
		else
		{
			xReturn = pdTRUE;
		}
	}
	taskEXIT_CRITICAL();
 800431c:	f7ff f81c 	bl	8003358 <vPortExitCritical>

	return xReturn;
}
 8004320:	4620      	mov	r0, r4
 8004322:	bd38      	pop	{r3, r4, r5, pc}
 8004324:	20002ff4 	.word	0x20002ff4
 8004328:	20002f20 	.word	0x20002f20

0800432c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
	xYieldPending = pdTRUE;
 800432c:	4b01      	ldr	r3, [pc, #4]	; (8004334 <vTaskMissedYield+0x8>)
 800432e:	2201      	movs	r2, #1
 8004330:	601a      	str	r2, [r3, #0]
 8004332:	4770      	bx	lr
 8004334:	20003044 	.word	0x20003044

08004338 <eTaskConfirmSleepModeStatus>:
	{
	/* The idle task exists in addition to the application tasks. */
	const UBaseType_t uxNonApplicationTasks = 1;
	eSleepModeStatus eReturn = eStandardSleep;

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 8004338:	4b08      	ldr	r3, [pc, #32]	; (800435c <eTaskConfirmSleepModeStatus+0x24>)
 800433a:	6818      	ldr	r0, [r3, #0]
 800433c:	b960      	cbnz	r0, 8004358 <eTaskConfirmSleepModeStatus+0x20>
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
		}
		else if( xYieldPending != pdFALSE )
 800433e:	4b08      	ldr	r3, [pc, #32]	; (8004360 <eTaskConfirmSleepModeStatus+0x28>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	b953      	cbnz	r3, 800435a <eTaskConfirmSleepModeStatus+0x22>
		{
			/* If all the tasks are in the suspended list (which might mean they
			have an infinite block time rather than actually being suspended)
			then it is safe to turn all clocks off and just wait for external
			interrupts. */
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 8004344:	4b07      	ldr	r3, [pc, #28]	; (8004364 <eTaskConfirmSleepModeStatus+0x2c>)
 8004346:	6818      	ldr	r0, [r3, #0]
 8004348:	4b07      	ldr	r3, [pc, #28]	; (8004368 <eTaskConfirmSleepModeStatus+0x30>)
 800434a:	3801      	subs	r0, #1
 800434c:	681b      	ldr	r3, [r3, #0]
			{
				eReturn = eNoTasksWaitingTimeout;
 800434e:	4283      	cmp	r3, r0
 8004350:	bf14      	ite	ne
 8004352:	2001      	movne	r0, #1
 8004354:	2002      	moveq	r0, #2
 8004356:	4770      	bx	lr
	eSleepModeStatus eReturn = eStandardSleep;

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
 8004358:	2000      	movs	r0, #0
				mtCOVERAGE_TEST_MARKER();
			}
		}

		return eReturn;
	}
 800435a:	4770      	bx	lr
 800435c:	20002ffc 	.word	0x20002ffc
 8004360:	20003044 	.word	0x20003044
 8004364:	20003014 	.word	0x20003014
 8004368:	2000302c 	.word	0x2000302c

0800436c <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800436c:	4b05      	ldr	r3, [pc, #20]	; (8004384 <xTaskGetSchedulerState+0x18>)
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	b133      	cbz	r3, 8004380 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004372:	4b05      	ldr	r3, [pc, #20]	; (8004388 <xTaskGetSchedulerState+0x1c>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	2b00      	cmp	r3, #0
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004378:	bf0c      	ite	eq
 800437a:	2002      	moveq	r0, #2
 800437c:	2000      	movne	r0, #0
 800437e:	4770      	bx	lr
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004380:	2001      	movs	r0, #1
				xReturn = taskSCHEDULER_SUSPENDED;
			}
		}

		return xReturn;
	}
 8004382:	4770      	bx	lr
 8004384:	20002f28 	.word	0x20002f28
 8004388:	20002ff0 	.word	0x20002ff0

0800438c <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800438c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8004390:	4604      	mov	r4, r0
 8004392:	2800      	cmp	r0, #0
 8004394:	d03b      	beq.n	800440e <vTaskPriorityInherit+0x82>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 8004396:	4d1f      	ldr	r5, [pc, #124]	; (8004414 <vTaskPriorityInherit+0x88>)
 8004398:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800439a:	682a      	ldr	r2, [r5, #0]
 800439c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800439e:	4293      	cmp	r3, r2
 80043a0:	d235      	bcs.n	800440e <vTaskPriorityInherit+0x82>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80043a2:	6982      	ldr	r2, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 80043a4:	4e1c      	ldr	r6, [pc, #112]	; (8004418 <vTaskPriorityInherit+0x8c>)
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80043a6:	2a00      	cmp	r2, #0
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043a8:	bfa8      	it	ge
 80043aa:	682a      	ldrge	r2, [r5, #0]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 80043ac:	f04f 0714 	mov.w	r7, #20
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043b0:	bfa8      	it	ge
 80043b2:	6ad2      	ldrge	r2, [r2, #44]	; 0x2c
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 80043b4:	fb07 6303 	mla	r3, r7, r3, r6
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80043b8:	bfa4      	itt	ge
 80043ba:	f1c2 0207 	rsbge	r2, r2, #7
 80043be:	6182      	strge	r2, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
 80043c0:	6942      	ldr	r2, [r0, #20]
 80043c2:	429a      	cmp	r2, r3
 80043c4:	d120      	bne.n	8004408 <vTaskPriorityInherit+0x7c>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 80043c6:	f100 0804 	add.w	r8, r0, #4
 80043ca:	4640      	mov	r0, r8
 80043cc:	f7fe ff43 	bl	8003256 <uxListRemove>
 80043d0:	4b12      	ldr	r3, [pc, #72]	; (800441c <vTaskPriorityInherit+0x90>)
 80043d2:	b948      	cbnz	r0, 80043e8 <vTaskPriorityInherit+0x5c>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80043d4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80043d6:	4347      	muls	r7, r0
 80043d8:	59f2      	ldr	r2, [r6, r7]
 80043da:	b92a      	cbnz	r2, 80043e8 <vTaskPriorityInherit+0x5c>
 80043dc:	6819      	ldr	r1, [r3, #0]
 80043de:	2201      	movs	r2, #1
 80043e0:	4082      	lsls	r2, r0
 80043e2:	ea21 0202 	bic.w	r2, r1, r2
 80043e6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80043e8:	682a      	ldr	r2, [r5, #0]
					prvAddTaskToReadyList( pxTCB );
 80043ea:	2001      	movs	r0, #1
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80043ec:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80043ee:	4641      	mov	r1, r8
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 80043f0:	62e2      	str	r2, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 80043f2:	681c      	ldr	r4, [r3, #0]
 80043f4:	4090      	lsls	r0, r2
 80043f6:	4320      	orrs	r0, r4
 80043f8:	6018      	str	r0, [r3, #0]
 80043fa:	2014      	movs	r0, #20
 80043fc:	fb00 6002 	mla	r0, r0, r2, r6
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004400:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
					prvAddTaskToReadyList( pxTCB );
 8004404:	f7fe bf03 	b.w	800320e <vListInsertEnd>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004408:	682b      	ldr	r3, [r5, #0]
 800440a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800440c:	62c3      	str	r3, [r0, #44]	; 0x2c
 800440e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004412:	bf00      	nop
 8004414:	20002fe8 	.word	0x20002fe8
 8004418:	20002f48 	.word	0x20002f48
 800441c:	20003040 	.word	0x20003040

08004420 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
 8004422:	4604      	mov	r4, r0
 8004424:	b908      	cbnz	r0, 800442a <xTaskPriorityDisinherit+0xa>
#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;
 8004426:	2000      	movs	r0, #0
 8004428:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800442a:	4b1c      	ldr	r3, [pc, #112]	; (800449c <xTaskPriorityDisinherit+0x7c>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	4298      	cmp	r0, r3
 8004430:	d002      	beq.n	8004438 <xTaskPriorityDisinherit+0x18>
 8004432:	f7fe ff5d 	bl	80032f0 <ulPortSetInterruptMask>
 8004436:	e7fe      	b.n	8004436 <xTaskPriorityDisinherit+0x16>

			configASSERT( pxTCB->uxMutexesHeld );
 8004438:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800443a:	b913      	cbnz	r3, 8004442 <xTaskPriorityDisinherit+0x22>
 800443c:	f7fe ff58 	bl	80032f0 <ulPortSetInterruptMask>
 8004440:	e7fe      	b.n	8004440 <xTaskPriorityDisinherit+0x20>
			( pxTCB->uxMutexesHeld )--;

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004442:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8004444:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );

			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 8004446:	3b01      	subs	r3, #1

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004448:	4291      	cmp	r1, r2
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );

			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 800444a:	6503      	str	r3, [r0, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800444c:	d0eb      	beq.n	8004426 <xTaskPriorityDisinherit+0x6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800444e:	2b00      	cmp	r3, #0
 8004450:	d1e9      	bne.n	8004426 <xTaskPriorityDisinherit+0x6>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8004452:	1d05      	adds	r5, r0, #4
 8004454:	4628      	mov	r0, r5
 8004456:	f7fe fefe 	bl	8003256 <uxListRemove>
 800445a:	4e11      	ldr	r6, [pc, #68]	; (80044a0 <xTaskPriorityDisinherit+0x80>)
 800445c:	4a11      	ldr	r2, [pc, #68]	; (80044a4 <xTaskPriorityDisinherit+0x84>)
 800445e:	b950      	cbnz	r0, 8004476 <xTaskPriorityDisinherit+0x56>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004460:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8004462:	2114      	movs	r1, #20
 8004464:	4379      	muls	r1, r7
 8004466:	5873      	ldr	r3, [r6, r1]
 8004468:	b92b      	cbnz	r3, 8004476 <xTaskPriorityDisinherit+0x56>
 800446a:	6810      	ldr	r0, [r2, #0]
 800446c:	2301      	movs	r3, #1
 800446e:	40bb      	lsls	r3, r7
 8004470:	ea20 0303 	bic.w	r3, r0, r3
 8004474:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004476:	6ce3      	ldr	r3, [r4, #76]	; 0x4c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
					prvAddTaskToReadyList( pxTCB );
 8004478:	6810      	ldr	r0, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800447a:	f1c3 0107 	rsb	r1, r3, #7
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800447e:	62e3      	str	r3, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004480:	61a1      	str	r1, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 8004482:	2401      	movs	r4, #1
 8004484:	fa04 f103 	lsl.w	r1, r4, r3
 8004488:	4308      	orrs	r0, r1
 800448a:	6010      	str	r0, [r2, #0]
 800448c:	2014      	movs	r0, #20
 800448e:	fb00 6003 	mla	r0, r0, r3, r6
 8004492:	4629      	mov	r1, r5
 8004494:	f7fe febb 	bl	800320e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004498:	4620      	mov	r0, r4
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
 800449a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800449c:	20002fe8 	.word	0x20002fe8
 80044a0:	20002f48 	.word	0x20002f48
 80044a4:	20003040 	.word	0x20003040

080044a8 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80044a8:	4b04      	ldr	r3, [pc, #16]	; (80044bc <pvTaskIncrementMutexHeldCount+0x14>)
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	b11a      	cbz	r2, 80044b6 <pvTaskIncrementMutexHeldCount+0xe>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80044ae:	6819      	ldr	r1, [r3, #0]
 80044b0:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80044b2:	3201      	adds	r2, #1
 80044b4:	650a      	str	r2, [r1, #80]	; 0x50
		}

		return pxCurrentTCB;
 80044b6:	6818      	ldr	r0, [r3, #0]
	}
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	20002fe8 	.word	0x20002fe8

080044c0 <configureTimerForRunTimeStats>:
 80044c0:	4770      	bx	lr

080044c2 <getRunTimeCounterValue>:
}

__weak unsigned long getRunTimeCounterValue(void)
{
return 0;
}
 80044c2:	2000      	movs	r0, #0
 80044c4:	4770      	bx	lr

080044c6 <vApplicationIdleHook>:
 80044c6:	4770      	bx	lr

080044c8 <vApplicationTickHook>:
 80044c8:	4770      	bx	lr

080044ca <vApplicationMallocFailedHook>:
}
/* USER CODE END 3 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 80044ca:	4770      	bx	lr

080044cc <PreSleepProcessing>:
 80044cc:	4770      	bx	lr

080044ce <PostSleepProcessing>:
{
/* place for user code */ 
}

__weak void PostSleepProcessing(uint32_t *ulExpectedIdleTime)
{
 80044ce:	4770      	bx	lr

080044d0 <microrl_run>:
/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/


void microrl_run(void *pvParameters)
{
 80044d0:	b508      	push	{r3, lr}
	microrl_terminalInit();
 80044d2:	f000 fe97 	bl	8005204 <microrl_terminalInit>
	while(1)
	{
		microrl_terminalProcess();
 80044d6:	f000 fe55 	bl	8005184 <microrl_terminalProcess>
 80044da:	e7fc      	b.n	80044d6 <microrl_run+0x6>

080044dc <vLedTask>:
	}
}

void vLedTask (void *pvParameters)
{
 80044dc:	b508      	push	{r3, lr}
    while(1)
    {
    	vTaskDelay(1000);
 80044de:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80044e2:	f7ff fdaf 	bl	8004044 <vTaskDelay>
    	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80044e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80044ea:	4802      	ldr	r0, [pc, #8]	; (80044f4 <vLedTask+0x18>)
 80044ec:	f7fc fe86 	bl	80011fc <HAL_GPIO_TogglePin>
 80044f0:	e7f5      	b.n	80044de <vLedTask+0x2>
 80044f2:	bf00      	nop
 80044f4:	40011000 	.word	0x40011000

080044f8 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80044f8:	b530      	push	{r4, r5, lr}
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80044fa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 80044fe:	b097      	sub	sp, #92	; 0x5c
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004500:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004502:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004504:	2100      	movs	r1, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004506:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004508:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800450a:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800450c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004510:	920c      	str	r2, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004512:	910e      	str	r1, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004514:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004516:	9413      	str	r4, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004518:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800451a:	f7fd fa63 	bl	80019e4 <HAL_RCC_OscConfig>
 800451e:	b100      	cbz	r0, 8004522 <SystemClock_Config+0x2a>
 8004520:	e7fe      	b.n	8004520 <SystemClock_Config+0x28>
    Error_Handler();
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004522:	250f      	movs	r5, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004524:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004526:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800452a:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800452c:	4621      	mov	r1, r4
 800452e:	a801      	add	r0, sp, #4
    Error_Handler();
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004530:	9501      	str	r5, [sp, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004532:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004534:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004536:	f7fd fcfd 	bl	8001f34 <HAL_RCC_ClockConfig>
 800453a:	b100      	cbz	r0, 800453e <SystemClock_Config+0x46>
 800453c:	e7fe      	b.n	800453c <SystemClock_Config+0x44>
  {
    Error_Handler();
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800453e:	2310      	movs	r3, #16
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8004540:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004542:	a806      	add	r0, sp, #24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
  {
    Error_Handler();
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8004544:	9306      	str	r3, [sp, #24]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004546:	f7fd fdad 	bl	80020a4 <HAL_RCCEx_PeriphCLKConfig>
 800454a:	4604      	mov	r4, r0
 800454c:	b100      	cbz	r0, 8004550 <SystemClock_Config+0x58>
 800454e:	e7fe      	b.n	800454e <SystemClock_Config+0x56>
    Error_Handler();
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8004550:	f7fd fda2 	bl	8002098 <HAL_RCC_GetHCLKFreq>
 8004554:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004558:	fbb0 f0f3 	udiv	r0, r0, r3
 800455c:	f7fc fd42 	bl	8000fe4 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8004560:	2004      	movs	r0, #4
 8004562:	f7fc fd55 	bl	8001010 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 8004566:	4622      	mov	r2, r4
 8004568:	4629      	mov	r1, r5
 800456a:	f04f 30ff 	mov.w	r0, #4294967295
 800456e:	f7fc fcf9 	bl	8000f64 <HAL_NVIC_SetPriority>
}
 8004572:	b017      	add	sp, #92	; 0x5c
 8004574:	bd30      	pop	{r4, r5, pc}
	...

08004578 <main>:
}

/* USER CODE END 0 */

int main(void)
{
 8004578:	b500      	push	{lr}
 800457a:	b08d      	sub	sp, #52	; 0x34

	/* MCU Configuration----------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800457c:	f7fc fcb4 	bl	8000ee8 <HAL_Init>
	/* Enable all interrupts */
	__set_PRIMASK(0);
#endif

	/* Configure the system clock */
	SystemClock_Config();
 8004580:	f7ff ffba 	bl	80044f8 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004584:	4b24      	ldr	r3, [pc, #144]	; (8004618 <main+0xa0>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8004586:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800458a:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 800458c:	4823      	ldr	r0, [pc, #140]	; (800461c <main+0xa4>)
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800458e:	f042 0210 	orr.w	r2, r2, #16
 8004592:	619a      	str	r2, [r3, #24]
 8004594:	699a      	ldr	r2, [r3, #24]

	MX_USB_DEVICE_Init();

	consoleInit();

	xTaskCreate(	vLedTask,"led",
 8004596:	2400      	movs	r4, #0
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004598:	f002 0210 	and.w	r2, r2, #16
 800459c:	9205      	str	r2, [sp, #20]
 800459e:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80045a0:	699a      	ldr	r2, [r3, #24]
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045a2:	2601      	movs	r6, #1

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80045a4:	f042 0220 	orr.w	r2, r2, #32
 80045a8:	619a      	str	r2, [r3, #24]
 80045aa:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045ac:	2502      	movs	r5, #2

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80045ae:	f002 0220 	and.w	r2, r2, #32
 80045b2:	9206      	str	r2, [sp, #24]
 80045b4:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80045b6:	699a      	ldr	r2, [r3, #24]
 80045b8:	f042 0204 	orr.w	r2, r2, #4
 80045bc:	619a      	str	r2, [r3, #24]
 80045be:	699b      	ldr	r3, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80045c0:	2200      	movs	r2, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80045c2:	f003 0304 	and.w	r3, r3, #4
 80045c6:	9307      	str	r3, [sp, #28]
 80045c8:	9b07      	ldr	r3, [sp, #28]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80045ca:	f7fc fe13 	bl	80011f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80045ce:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045d2:	a908      	add	r1, sp, #32
 80045d4:	4811      	ldr	r0, [pc, #68]	; (800461c <main+0xa4>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80045d6:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045d8:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045da:	950b      	str	r5, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045dc:	f7fc fd24 	bl	8001028 <HAL_GPIO_Init>
	SystemClock_Config();

	/* Initialize all configured peripherals */
	MX_GPIO_Init();

	MX_USB_DEVICE_Init();
 80045e0:	f000 f884 	bl	80046ec <MX_USB_DEVICE_Init>

	consoleInit();
 80045e4:	f000 fdc2 	bl	800516c <consoleInit>

	xTaskCreate(	vLedTask,"led",
 80045e8:	4623      	mov	r3, r4
 80045ea:	22c8      	movs	r2, #200	; 0xc8
 80045ec:	490c      	ldr	r1, [pc, #48]	; (8004620 <main+0xa8>)
 80045ee:	9403      	str	r4, [sp, #12]
 80045f0:	9402      	str	r4, [sp, #8]
 80045f2:	9401      	str	r4, [sp, #4]
 80045f4:	9600      	str	r6, [sp, #0]
 80045f6:	480b      	ldr	r0, [pc, #44]	; (8004624 <main+0xac>)
 80045f8:	f7ff faf0 	bl	8003bdc <xTaskGenericCreate>
					200,
					NULL,
					tskIDLE_PRIORITY + 1, //     0
					NULL);

	xTaskCreate(	microrl_run,"microrl",
 80045fc:	4623      	mov	r3, r4
 80045fe:	f44f 7216 	mov.w	r2, #600	; 0x258
 8004602:	4909      	ldr	r1, [pc, #36]	; (8004628 <main+0xb0>)
 8004604:	9403      	str	r4, [sp, #12]
 8004606:	9402      	str	r4, [sp, #8]
 8004608:	9401      	str	r4, [sp, #4]
 800460a:	9500      	str	r5, [sp, #0]
 800460c:	4807      	ldr	r0, [pc, #28]	; (800462c <main+0xb4>)
 800460e:	f7ff fae5 	bl	8003bdc <xTaskGenericCreate>
					NULL,
					tskIDLE_PRIORITY + 2,
					NULL);

	/*  ,      . */
	vTaskStartScheduler();
 8004612:	f7ff fbc7 	bl	8003da4 <vTaskStartScheduler>
 8004616:	e7fe      	b.n	8004616 <main+0x9e>
 8004618:	40021000 	.word	0x40021000
 800461c:	40011000 	.word	0x40011000
 8004620:	08008ba7 	.word	0x08008ba7
 8004624:	080044dd 	.word	0x080044dd
 8004628:	08008bab 	.word	0x08008bab
 800462c:	080044d1 	.word	0x080044d1

08004630 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8004630:	e7fe      	b.n	8004630 <Error_Handler>

08004632 <NMI_Handler>:
 8004632:	4770      	bx	lr

08004634 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8004634:	e7fe      	b.n	8004634 <HardFault_Handler>

08004636 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8004636:	e7fe      	b.n	8004636 <MemManage_Handler>

08004638 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8004638:	e7fe      	b.n	8004638 <BusFault_Handler>

0800463a <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800463a:	e7fe      	b.n	800463a <UsageFault_Handler>

0800463c <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 800463c:	4770      	bx	lr

0800463e <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800463e:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004640:	f7fc fc62 	bl	8000f08 <HAL_IncTick>
  osSystickHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004644:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  osSystickHandler();
 8004648:	f7fe bdc9 	b.w	80031de <osSystickHandler>

0800464c <USB_LP_CAN1_RX0_IRQHandler>:
void USB_LP_CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800464c:	4801      	ldr	r0, [pc, #4]	; (8004654 <USB_LP_CAN1_RX0_IRQHandler+0x8>)
 800464e:	f7fc befd 	b.w	800144c <HAL_PCD_IRQHandler>
 8004652:	bf00      	nop
 8004654:	20003554 	.word	0x20003554

08004658 <_sbrk>:
caddr_t _sbrk ( int incr )
{
  static unsigned char *heap = NULL;
  unsigned char *prev_heap;

  if (heap == NULL) {
 8004658:	4b04      	ldr	r3, [pc, #16]	; (800466c <_sbrk+0x14>)
    return 0;  					// return non-zero for error
} // end _gettimeofday()
#endif

caddr_t _sbrk ( int incr )
{
 800465a:	4602      	mov	r2, r0
  static unsigned char *heap = NULL;
  unsigned char *prev_heap;

  if (heap == NULL) {
 800465c:	6819      	ldr	r1, [r3, #0]
 800465e:	b909      	cbnz	r1, 8004664 <_sbrk+0xc>
    heap = (unsigned char *)&_end;
 8004660:	4903      	ldr	r1, [pc, #12]	; (8004670 <_sbrk+0x18>)
 8004662:	6019      	str	r1, [r3, #0]
  }
  prev_heap = heap;
 8004664:	6818      	ldr	r0, [r3, #0]

  heap += incr;
 8004666:	4402      	add	r2, r0
 8004668:	601a      	str	r2, [r3, #0]

  return (caddr_t) prev_heap;
}
 800466a:	4770      	bx	lr
 800466c:	20003048 	.word	0x20003048
 8004670:	20003c50 	.word	0x20003c50

08004674 <_close>:
}

int _close(int file)
{
	return -1;
}
 8004674:	f04f 30ff 	mov.w	r0, #4294967295
 8004678:	4770      	bx	lr

0800467a <_fstat>:

int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800467a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800467e:	604b      	str	r3, [r1, #4]
	return 0;
}
 8004680:	2000      	movs	r0, #0
 8004682:	4770      	bx	lr

08004684 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8004684:	2001      	movs	r0, #1
 8004686:	4770      	bx	lr

08004688 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8004688:	2000      	movs	r0, #0
 800468a:	4770      	bx	lr

0800468c <_read>:

int _read(int file, char *ptr, int len)
{
	return 0;
}
 800468c:	2000      	movs	r0, #0
 800468e:	4770      	bx	lr

08004690 <_write>:

int _write(int file, char *ptr, int len)
{
 8004690:	b510      	push	{r4, lr}
 8004692:	4614      	mov	r4, r2
 8004694:	4608      	mov	r0, r1
	uint32_t delay;

//	VCP_DataTx((uint8_t *) ptr, len);
	CDC_Transmit_FS((uint8_t *) ptr, len);
 8004696:	b291      	uxth	r1, r2
 8004698:	f000 f882 	bl	80047a0 <CDC_Transmit_FS>
//	for(delay=0; delay < 10000; delay++);

	return len;
}
 800469c:	4620      	mov	r0, r4
 800469e:	bd10      	pop	{r4, pc}

080046a0 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80046a0:	4b0f      	ldr	r3, [pc, #60]	; (80046e0 <SystemInit+0x40>)
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	f042 0201 	orr.w	r2, r2, #1
 80046a8:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80046aa:	6859      	ldr	r1, [r3, #4]
 80046ac:	4a0d      	ldr	r2, [pc, #52]	; (80046e4 <SystemInit+0x44>)
 80046ae:	400a      	ands	r2, r1
 80046b0:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80046b8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80046bc:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80046c4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80046c6:	685a      	ldr	r2, [r3, #4]
 80046c8:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80046cc:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80046ce:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80046d2:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80046d4:	4b04      	ldr	r3, [pc, #16]	; (80046e8 <SystemInit+0x48>)
 80046d6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80046da:	609a      	str	r2, [r3, #8]
 80046dc:	4770      	bx	lr
 80046de:	bf00      	nop
 80046e0:	40021000 	.word	0x40021000
 80046e4:	f8ff0000 	.word	0xf8ff0000
 80046e8:	e000ed00 	.word	0xe000ed00

080046ec <MX_USB_DEVICE_Init>:
/* USB Device Core handle declaration */
USBD_HandleTypeDef hUsbDeviceFS;

/* init function */				        
void MX_USB_DEVICE_Init(void)
{
 80046ec:	b510      	push	{r4, lr}
  /* Init Device Library,Add Supported Class and Start the library*/
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 80046ee:	4c09      	ldr	r4, [pc, #36]	; (8004714 <MX_USB_DEVICE_Init+0x28>)
 80046f0:	2200      	movs	r2, #0
 80046f2:	4909      	ldr	r1, [pc, #36]	; (8004718 <MX_USB_DEVICE_Init+0x2c>)
 80046f4:	4620      	mov	r0, r4
 80046f6:	f7fe fa53 	bl	8002ba0 <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);
 80046fa:	4908      	ldr	r1, [pc, #32]	; (800471c <MX_USB_DEVICE_Init+0x30>)
 80046fc:	4620      	mov	r0, r4
 80046fe:	f7fe fa64 	bl	8002bca <USBD_RegisterClass>

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);
 8004702:	4620      	mov	r0, r4
 8004704:	4906      	ldr	r1, [pc, #24]	; (8004720 <MX_USB_DEVICE_Init+0x34>)
 8004706:	f7fe fa0c 	bl	8002b22 <USBD_CDC_RegisterInterface>

  USBD_Start(&hUsbDeviceFS);
 800470a:	4620      	mov	r0, r4

}
 800470c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);

  USBD_Start(&hUsbDeviceFS);
 8004710:	f7fe ba62 	b.w	8002bd8 <USBD_Start>
 8004714:	200032a8 	.word	0x200032a8
 8004718:	20000128 	.word	0x20000128
 800471c:	20000044 	.word	0x20000044
 8004720:	20000118 	.word	0x20000118

08004724 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */ 
  return (USBD_OK);
  /* USER CODE END 4 */ 
}
 8004724:	2000      	movs	r0, #0
 8004726:	4770      	bx	lr

08004728 <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 8004728:	2000      	movs	r0, #0
 800472a:	4770      	bx	lr

0800472c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS (uint8_t* Buf, uint32_t *Len)
{
 800472c:	b570      	push	{r4, r5, r6, lr}
 800472e:	4605      	mov	r5, r0
//	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &UserRxBufferFS[0]);
//	USBD_CDC_ReceivePacket(&hUsbDeviceFS);

//	    microrl_printString ((char *)Buf);

		received_data_size = *Len;
 8004730:	680c      	ldr	r4, [r1, #0]
		memcpy(received_data, Buf, received_data_size);
 8004732:	4e0d      	ldr	r6, [pc, #52]	; (8004768 <CDC_Receive_FS+0x3c>)
//	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &UserRxBufferFS[0]);
//	USBD_CDC_ReceivePacket(&hUsbDeviceFS);

//	    microrl_printString ((char *)Buf);

		received_data_size = *Len;
 8004734:	4b0d      	ldr	r3, [pc, #52]	; (800476c <CDC_Receive_FS+0x40>)
		memcpy(received_data, Buf, received_data_size);
 8004736:	4622      	mov	r2, r4
 8004738:	4601      	mov	r1, r0
 800473a:	4630      	mov	r0, r6
//	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &UserRxBufferFS[0]);
//	USBD_CDC_ReceivePacket(&hUsbDeviceFS);

//	    microrl_printString ((char *)Buf);

		received_data_size = *Len;
 800473c:	601c      	str	r4, [r3, #0]
		memcpy(received_data, Buf, received_data_size);
 800473e:	f000 fd99 	bl	8005274 <memcpy>
		receive_total += received_data_size;
 8004742:	4a0b      	ldr	r2, [pc, #44]	; (8004770 <CDC_Receive_FS+0x44>)

//		microrl_printString ((char *)received_data);

		ConsoleInput(received_data, received_data_size);
 8004744:	4621      	mov	r1, r4

//	    microrl_printString ((char *)Buf);

		received_data_size = *Len;
		memcpy(received_data, Buf, received_data_size);
		receive_total += received_data_size;
 8004746:	6813      	ldr	r3, [r2, #0]

//		microrl_printString ((char *)received_data);

		ConsoleInput(received_data, received_data_size);
 8004748:	4630      	mov	r0, r6

//	    microrl_printString ((char *)Buf);

		received_data_size = *Len;
		memcpy(received_data, Buf, received_data_size);
		receive_total += received_data_size;
 800474a:	4423      	add	r3, r4
//		memcpy(UserRxBufferFS, Buf, received_data_size);
//
//		ConsoleInput(UserRxBufferFS, received_data_size);

	  /* USER CODE BEGIN 6 */
	  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800474c:	4c09      	ldr	r4, [pc, #36]	; (8004774 <CDC_Receive_FS+0x48>)

//	    microrl_printString ((char *)Buf);

		received_data_size = *Len;
		memcpy(received_data, Buf, received_data_size);
		receive_total += received_data_size;
 800474e:	6013      	str	r3, [r2, #0]

//		microrl_printString ((char *)received_data);

		ConsoleInput(received_data, received_data_size);
 8004750:	f000 fcec 	bl	800512c <ConsoleInput>
//		memcpy(UserRxBufferFS, Buf, received_data_size);
//
//		ConsoleInput(UserRxBufferFS, received_data_size);

	  /* USER CODE BEGIN 6 */
	  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8004754:	4629      	mov	r1, r5
 8004756:	4620      	mov	r0, r4
 8004758:	f7fe f9f2 	bl	8002b40 <USBD_CDC_SetRxBuffer>
	  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800475c:	4620      	mov	r0, r4
 800475e:	f7fe fa0c 	bl	8002b7a <USBD_CDC_ReceivePacket>

  return (USBD_OK);
  /* USER CODE END 6 */ 
}
 8004762:	2000      	movs	r0, #0
 8004764:	bd70      	pop	{r4, r5, r6, pc}
 8004766:	bf00      	nop
 8004768:	20003510 	.word	0x20003510
 800476c:	200034cc 	.word	0x200034cc
 8004770:	2000304c 	.word	0x2000304c
 8004774:	200032a8 	.word	0x200032a8

08004778 <CDC_Init_FS>:
  *         Initializes the CDC media low layer over the FS USB IP
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{ 
 8004778:	b510      	push	{r4, lr}
  /* USER CODE BEGIN 3 */ 
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800477a:	4c06      	ldr	r4, [pc, #24]	; (8004794 <CDC_Init_FS+0x1c>)
 800477c:	2200      	movs	r2, #0
 800477e:	4906      	ldr	r1, [pc, #24]	; (8004798 <CDC_Init_FS+0x20>)
 8004780:	4620      	mov	r0, r4
 8004782:	f7fe f9d5 	bl	8002b30 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8004786:	4905      	ldr	r1, [pc, #20]	; (800479c <CDC_Init_FS+0x24>)
 8004788:	4620      	mov	r0, r4
 800478a:	f7fe f9d9 	bl	8002b40 <USBD_CDC_SetRxBuffer>

  return (USBD_OK);
  /* USER CODE END 3 */ 
}
 800478e:	2000      	movs	r0, #0
 8004790:	bd10      	pop	{r4, pc}
 8004792:	bf00      	nop
 8004794:	200032a8 	.word	0x200032a8
 8004798:	20003511 	.word	0x20003511
 800479c:	200034d0 	.word	0x200034d0

080047a0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be send
  * @param  Len: Number of data to be send (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80047a0:	b510      	push	{r4, lr}
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */ 
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80047a2:	4c09      	ldr	r4, [pc, #36]	; (80047c8 <CDC_Transmit_FS+0x28>)
  * @param  Buf: Buffer of data to be send
  * @param  Len: Number of data to be send (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 80047a4:	460a      	mov	r2, r1
  uint8_t result = USBD_OK;
  /* USER CODE BEGIN 7 */ 
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 80047a6:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
  if (hcdc->TxState != 0)
 80047aa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80047ae:	b943      	cbnz	r3, 80047c2 <CDC_Transmit_FS+0x22>
  {
	  return USBD_BUSY;
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80047b0:	4601      	mov	r1, r0
 80047b2:	4620      	mov	r0, r4
 80047b4:	f7fe f9bc 	bl	8002b30 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80047b8:	4620      	mov	r0, r4
  /* USER CODE END 7 */ 
  return result;
}
 80047ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  if (hcdc->TxState != 0)
  {
	  return USBD_BUSY;
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80047be:	f7fe b9c5 	b.w	8002b4c <USBD_CDC_TransmitPacket>
  /* USER CODE END 7 */ 
  return result;
}
 80047c2:	2001      	movs	r0, #1
 80047c4:	bd10      	pop	{r4, pc}
 80047c6:	bf00      	nop
 80047c8:	200032a8 	.word	0x200032a8

080047cc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80047cc:	b507      	push	{r0, r1, r2, lr}
  if(pcdHandle->Instance==USB)
 80047ce:	4b0d      	ldr	r3, [pc, #52]	; (8004804 <HAL_PCD_MspInit+0x38>)
 80047d0:	6802      	ldr	r2, [r0, #0]
 80047d2:	429a      	cmp	r2, r3
 80047d4:	d112      	bne.n	80047fc <HAL_PCD_MspInit+0x30>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80047d6:	f503 33da 	add.w	r3, r3, #111616	; 0x1b400
 80047da:	69da      	ldr	r2, [r3, #28]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 80047dc:	2014      	movs	r0, #20
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80047de:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80047e2:	61da      	str	r2, [r3, #28]
 80047e4:	69db      	ldr	r3, [r3, #28]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 80047e6:	2200      	movs	r2, #0
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80047e8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80047ec:	9301      	str	r3, [sp, #4]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 80047ee:	2105      	movs	r1, #5
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 80047f0:	9b01      	ldr	r3, [sp, #4]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 80047f2:	f7fc fbb7 	bl	8000f64 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 80047f6:	2014      	movs	r0, #20
 80047f8:	f7fc fbe8 	bl	8000fcc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 80047fc:	b003      	add	sp, #12
 80047fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8004802:	bf00      	nop
 8004804:	40005c00 	.word	0x40005c00

08004808 <HAL_PCD_SetupStageCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8004808:	f500 717b 	add.w	r1, r0, #1004	; 0x3ec
 800480c:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8004810:	f7fe b9f9 	b.w	8002c06 <USBD_LL_SetupStage>

08004814 <HAL_PCD_DataOutStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8004814:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8004818:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800481c:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8004820:	f7fe ba1e 	b.w	8002c60 <USBD_LL_DataOutStage>

08004824 <HAL_PCD_DataInStageCallback>:
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8004824:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8004828:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800482a:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 800482e:	f7fe ba48 	b.w	8002cc2 <USBD_LL_DataInStage>

08004832 <HAL_PCD_SOFCallback>:
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8004832:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8004836:	f7fe bac3 	b.w	8002dc0 <USBD_LL_SOF>

0800483a <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 800483a:	b510      	push	{r4, lr}
 800483c:	4604      	mov	r4, r0
	
  default:
    speed = USBD_SPEED_FULL;    
    break;    
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);  
 800483e:	2101      	movs	r1, #1
 8004840:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8004844:	f7fe faaa 	bl	8002d9c <USBD_LL_SetSpeed>
  
  /*Reset Device*/
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8004848:	f8d4 041c 	ldr.w	r0, [r4, #1052]	; 0x41c
}
 800484c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    break;    
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);  
  
  /*Reset Device*/
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8004850:	f7fe ba85 	b.w	8002d5e <USBD_LL_Reset>

08004854 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8004854:	b510      	push	{r4, lr}
 8004856:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8004858:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 800485c:	f7fe faa1 	bl	8002da2 <USBD_LL_Suspend>
  /*Enter in STOP mode */
  /* USER CODE BEGIN 2 */  
  if (hpcd->Init.low_power_enable)
 8004860:	69a3      	ldr	r3, [r4, #24]
 8004862:	b123      	cbz	r3, 800486e <HAL_PCD_SuspendCallback+0x1a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8004864:	4a02      	ldr	r2, [pc, #8]	; (8004870 <HAL_PCD_SuspendCallback+0x1c>)
 8004866:	6913      	ldr	r3, [r2, #16]
 8004868:	f043 0306 	orr.w	r3, r3, #6
 800486c:	6113      	str	r3, [r2, #16]
 800486e:	bd10      	pop	{r4, pc}
 8004870:	e000ed00 	.word	0xe000ed00

08004874 <HAL_PCD_ResumeCallback>:
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8004874:	f8d0 041c 	ldr.w	r0, [r0, #1052]	; 0x41c
 8004878:	f7fe ba9c 	b.w	8002db4 <USBD_LL_Resume>

0800487c <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
 800487c:	b510      	push	{r4, lr}
 800487e:	4604      	mov	r4, r0
  pdev->pData = &hpcd_USB_FS;

  hpcd_USB_FS.Instance = USB;
  hpcd_USB_FS.Init.dev_endpoints = 8;
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 8004880:	491d      	ldr	r1, [pc, #116]	; (80048f8 <USBD_LL_Init+0x7c>)
  */
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
  /* Init USB_IP */
  /* Link The driver to the stack */
  hpcd_USB_FS.pData = pdev;
 8004882:	481e      	ldr	r0, [pc, #120]	; (80048fc <USBD_LL_Init+0x80>)
  pdev->pData = &hpcd_USB_FS;

  hpcd_USB_FS.Instance = USB;
  hpcd_USB_FS.Init.dev_endpoints = 8;
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 8004884:	2302      	movs	r3, #2
 8004886:	2208      	movs	r2, #8
 8004888:	f04f 0e03 	mov.w	lr, #3
  */
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
  /* Init USB_IP */
  /* Link The driver to the stack */
  hpcd_USB_FS.pData = pdev;
 800488c:	f8c0 441c 	str.w	r4, [r0, #1052]	; 0x41c
  pdev->pData = &hpcd_USB_FS;

  hpcd_USB_FS.Instance = USB;
  hpcd_USB_FS.Init.dev_endpoints = 8;
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 8004890:	e880 400e 	stmia.w	r0, {r1, r2, r3, lr}
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
  /* Init USB_IP */
  /* Link The driver to the stack */
  hpcd_USB_FS.pData = pdev;
  pdev->pData = &hpcd_USB_FS;
 8004894:	f8c4 0220 	str.w	r0, [r4, #544]	; 0x220

  hpcd_USB_FS.Instance = USB;
  hpcd_USB_FS.Init.dev_endpoints = 8;
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8004898:	2300      	movs	r3, #0
 800489a:	6183      	str	r3, [r0, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800489c:	61c3      	str	r3, [r0, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800489e:	6203      	str	r3, [r0, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80048a0:	f7fc fcb0 	bl	8001204 <HAL_PCD_Init>
 80048a4:	b108      	cbz	r0, 80048aa <USBD_LL_Init+0x2e>
  {
    Error_Handler();
 80048a6:	f7ff fec3 	bl	8004630 <Error_Handler>
  }

  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80048aa:	2200      	movs	r2, #0
 80048ac:	4611      	mov	r1, r2
 80048ae:	2318      	movs	r3, #24
 80048b0:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 80048b4:	f7fd f87e 	bl	80019b4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80048b8:	2358      	movs	r3, #88	; 0x58
 80048ba:	2200      	movs	r2, #0
 80048bc:	2180      	movs	r1, #128	; 0x80
 80048be:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 80048c2:	f7fd f877 	bl	80019b4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);  
 80048c6:	23c0      	movs	r3, #192	; 0xc0
 80048c8:	2200      	movs	r2, #0
 80048ca:	2181      	movs	r1, #129	; 0x81
 80048cc:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 80048d0:	f7fd f870 	bl	80019b4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 80048d4:	f44f 7388 	mov.w	r3, #272	; 0x110
 80048d8:	2200      	movs	r2, #0
 80048da:	2101      	movs	r1, #1
 80048dc:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 80048e0:	f7fd f868 	bl	80019b4 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);  
 80048e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80048e8:	2200      	movs	r2, #0
 80048ea:	2182      	movs	r1, #130	; 0x82
 80048ec:	f8d4 0220 	ldr.w	r0, [r4, #544]	; 0x220
 80048f0:	f7fd f860 	bl	80019b4 <HAL_PCDEx_PMAConfig>
  return USBD_OK;
}
 80048f4:	2000      	movs	r0, #0
 80048f6:	bd10      	pop	{r4, pc}
 80048f8:	40005c00 	.word	0x40005c00
 80048fc:	20003554 	.word	0x20003554

08004900 <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8004900:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8004902:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004906:	f7fc fce7 	bl	80012d8 <HAL_PCD_Start>
 800490a:	2803      	cmp	r0, #3
 800490c:	bf9a      	itte	ls
 800490e:	4b02      	ldrls	r3, [pc, #8]	; (8004918 <USBD_LL_Start+0x18>)
 8004910:	5c18      	ldrbls	r0, [r3, r0]
 8004912:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8004914:	bd08      	pop	{r3, pc}
 8004916:	bf00      	nop
 8004918:	08008bc3 	.word	0x08008bc3

0800491c <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  ep_type,
                                      uint16_t ep_mps)
{
 800491c:	b510      	push	{r4, lr}
 800491e:	461c      	mov	r4, r3
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Open(pdev->pData, 
 8004920:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004924:	4613      	mov	r3, r2
 8004926:	4622      	mov	r2, r4
 8004928:	f7fc fd01 	bl	800132e <HAL_PCD_EP_Open>
 800492c:	2803      	cmp	r0, #3
 800492e:	bf9a      	itte	ls
 8004930:	4b01      	ldrls	r3, [pc, #4]	; (8004938 <USBD_LL_OpenEP+0x1c>)
 8004932:	5c18      	ldrbls	r0, [r3, r0]
 8004934:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8004936:	bd10      	pop	{r4, pc}
 8004938:	08008bc3 	.word	0x08008bc3

0800493c <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_CloseEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 800493c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800493e:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004942:	f7fc fd17 	bl	8001374 <HAL_PCD_EP_Close>
 8004946:	2803      	cmp	r0, #3
 8004948:	bf9a      	itte	ls
 800494a:	4b02      	ldrls	r3, [pc, #8]	; (8004954 <USBD_LL_CloseEP+0x18>)
 800494c:	5c18      	ldrbls	r0, [r3, r0]
 800494e:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 8004950:	bd08      	pop	{r3, pc}
 8004952:	bf00      	nop
 8004954:	08008bc3 	.word	0x08008bc3

08004958 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8004958:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800495a:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800495e:	f7fc ffdd 	bl	800191c <HAL_PCD_EP_SetStall>
 8004962:	2803      	cmp	r0, #3
 8004964:	bf9a      	itte	ls
 8004966:	4b02      	ldrls	r3, [pc, #8]	; (8004970 <USBD_LL_StallEP+0x18>)
 8004968:	5c18      	ldrbls	r0, [r3, r0]
 800496a:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 800496c:	bd08      	pop	{r3, pc}
 800496e:	bf00      	nop
 8004970:	08008bc3 	.word	0x08008bc3

08004974 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 8004974:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8004976:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 800497a:	f7fc fff8 	bl	800196e <HAL_PCD_EP_ClrStall>
 800497e:	2803      	cmp	r0, #3
 8004980:	bf9a      	itte	ls
 8004982:	4b02      	ldrls	r3, [pc, #8]	; (800498c <USBD_LL_ClearStallEP+0x18>)
 8004984:	5c18      	ldrbls	r0, [r3, r0]
 8004986:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 8004988:	bd08      	pop	{r3, pc}
 800498a:	bf00      	nop
 800498c:	08008bc3 	.word	0x08008bc3

08004990 <USBD_LL_IsStallEP>:
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
 8004990:	060a      	lsls	r2, r1, #24
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8004992:	f8d0 3220 	ldr.w	r3, [r0, #544]	; 0x220
  
  if((ep_addr & 0x80) == 0x80)
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8004996:	bf45      	ittet	mi
 8004998:	f001 017f 	andmi.w	r1, r1, #127	; 0x7f
 800499c:	eb03 1341 	addmi.w	r3, r3, r1, lsl #5
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 80049a0:	eb03 1341 	addpl.w	r3, r3, r1, lsl #5
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
  
  if((ep_addr & 0x80) == 0x80)
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 80049a4:	f893 002a 	ldrbmi.w	r0, [r3, #42]	; 0x2a
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 80049a8:	bf58      	it	pl
 80049aa:	f893 020a 	ldrbpl.w	r0, [r3, #522]	; 0x20a
  }
}
 80049ae:	4770      	bx	lr

080049b0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr)   
{
 80049b0:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80049b2:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80049b6:	f7fc fca6 	bl	8001306 <HAL_PCD_SetAddress>
 80049ba:	2803      	cmp	r0, #3
 80049bc:	bf9a      	itte	ls
 80049be:	4b02      	ldrls	r3, [pc, #8]	; (80049c8 <USBD_LL_SetUSBAddress+0x18>)
 80049c0:	5c18      	ldrbls	r0, [r3, r0]
 80049c2:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;  
}
 80049c4:	bd08      	pop	{r3, pc}
 80049c6:	bf00      	nop
 80049c8:	08008bc3 	.word	0x08008bc3

080049cc <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  *pbuf,
                                      uint16_t  size)
{
 80049cc:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80049ce:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80049d2:	f7fc fd1b 	bl	800140c <HAL_PCD_EP_Transmit>
 80049d6:	2803      	cmp	r0, #3
 80049d8:	bf9a      	itte	ls
 80049da:	4b02      	ldrls	r3, [pc, #8]	; (80049e4 <USBD_LL_Transmit+0x18>)
 80049dc:	5c18      	ldrbls	r0, [r3, r0]
 80049de:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;    
}
 80049e0:	bd08      	pop	{r3, pc}
 80049e2:	bf00      	nop
 80049e4:	08008bc3 	.word	0x08008bc3

080049e8 <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                           uint8_t  ep_addr,                                      
                                           uint8_t  *pbuf,
                                           uint16_t  size)
{
 80049e8:	b508      	push	{r3, lr}
  HAL_StatusTypeDef hal_status = HAL_OK;
  USBD_StatusTypeDef usb_status = USBD_OK;

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80049ea:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 80049ee:	f7fc fce2 	bl	80013b6 <HAL_PCD_EP_Receive>
 80049f2:	2803      	cmp	r0, #3
 80049f4:	bf9a      	itte	ls
 80049f6:	4b02      	ldrls	r3, [pc, #8]	; (8004a00 <USBD_LL_PrepareReceive+0x18>)
 80049f8:	5c18      	ldrbls	r0, [r3, r0]
 80049fa:	2002      	movhi	r0, #2
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status; 
}
 80049fc:	bd08      	pop	{r3, pc}
 80049fe:	bf00      	nop
 8004a00:	08008bc3 	.word	0x08008bc3

08004a04 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize  (USBD_HandleTypeDef *pdev, uint8_t  ep_addr)  
{
 8004a04:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8004a06:	f8d0 0220 	ldr.w	r0, [r0, #544]	; 0x220
 8004a0a:	f7fc fcf8 	bl	80013fe <HAL_PCD_EP_GetRxCount>
}
 8004a0e:	bd08      	pop	{r3, pc}

08004a10 <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 8004a10:	4800      	ldr	r0, [pc, #0]	; (8004a14 <USBD_static_malloc+0x4>)
 8004a12:	4770      	bx	lr
 8004a14:	20003050 	.word	0x20003050

08004a18 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  *p pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8004a18:	4770      	bx	lr

08004a1a <HAL_PCDEx_SetConnectionState>:
* @param hpcd: PCD handle
* @param state: connection state (0 : disconnected / 1: connected) 
* @retval None
*/
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
{
 8004a1a:	4770      	bx	lr

08004a1c <USBD_FS_DeviceDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_DeviceDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
  *length = sizeof(USBD_FS_DeviceDesc);
 8004a1c:	2312      	movs	r3, #18
 8004a1e:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 8004a20:	4800      	ldr	r0, [pc, #0]	; (8004a24 <USBD_FS_DeviceDescriptor+0x8>)
 8004a22:	4770      	bx	lr
 8004a24:	20000148 	.word	0x20000148

08004a28 <USBD_FS_LangIDStrDescriptor>:
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_LangIDStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
  *length =  sizeof(USBD_LangIDDesc);  
 8004a28:	2304      	movs	r3, #4
 8004a2a:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 8004a2c:	4800      	ldr	r0, [pc, #0]	; (8004a30 <USBD_FS_LangIDStrDescriptor+0x8>)
 8004a2e:	4770      	bx	lr
 8004a30:	20000144 	.word	0x20000144

08004a34 <USBD_FS_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ManufacturerStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8004a34:	b510      	push	{r4, lr}
  USBD_GetString (USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8004a36:	4c04      	ldr	r4, [pc, #16]	; (8004a48 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 8004a38:	460a      	mov	r2, r1
 8004a3a:	4804      	ldr	r0, [pc, #16]	; (8004a4c <USBD_FS_ManufacturerStrDescriptor+0x18>)
 8004a3c:	4621      	mov	r1, r4
 8004a3e:	f7fe fb70 	bl	8003122 <USBD_GetString>
  return USBD_StrDesc;
}
 8004a42:	4620      	mov	r0, r4
 8004a44:	bd10      	pop	{r4, pc}
 8004a46:	bf00      	nop
 8004a48:	20003974 	.word	0x20003974
 8004a4c:	08008bc7 	.word	0x08008bc7

08004a50 <USBD_FS_ProductStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ProductStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8004a50:	b510      	push	{r4, lr}
  if(speed == 0)
  {   
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8004a52:	4c04      	ldr	r4, [pc, #16]	; (8004a64 <USBD_FS_ProductStrDescriptor+0x14>)
 8004a54:	460a      	mov	r2, r1
 8004a56:	4804      	ldr	r0, [pc, #16]	; (8004a68 <USBD_FS_ProductStrDescriptor+0x18>)
 8004a58:	4621      	mov	r1, r4
 8004a5a:	f7fe fb62 	bl	8003122 <USBD_GetString>
  else
  {
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);    
  }
  return USBD_StrDesc;
}
 8004a5e:	4620      	mov	r0, r4
 8004a60:	bd10      	pop	{r4, pc}
 8004a62:	bf00      	nop
 8004a64:	20003974 	.word	0x20003974
 8004a68:	08008bda 	.word	0x08008bda

08004a6c <USBD_FS_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_SerialStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8004a6c:	b510      	push	{r4, lr}
  if(speed  == USBD_SPEED_HIGH)
  {    
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 8004a6e:	4c04      	ldr	r4, [pc, #16]	; (8004a80 <USBD_FS_SerialStrDescriptor+0x14>)
 8004a70:	460a      	mov	r2, r1
 8004a72:	4804      	ldr	r0, [pc, #16]	; (8004a84 <USBD_FS_SerialStrDescriptor+0x18>)
 8004a74:	4621      	mov	r1, r4
 8004a76:	f7fe fb54 	bl	8003122 <USBD_GetString>
  else
  {
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);    
  }
  return USBD_StrDesc;
}
 8004a7a:	4620      	mov	r0, r4
 8004a7c:	bd10      	pop	{r4, pc}
 8004a7e:	bf00      	nop
 8004a80:	20003974 	.word	0x20003974
 8004a84:	08008bf0 	.word	0x08008bf0

08004a88 <USBD_FS_ConfigStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ConfigStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8004a88:	b510      	push	{r4, lr}
  if(speed  == USBD_SPEED_HIGH)
  {  
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8004a8a:	4c04      	ldr	r4, [pc, #16]	; (8004a9c <USBD_FS_ConfigStrDescriptor+0x14>)
 8004a8c:	460a      	mov	r2, r1
 8004a8e:	4804      	ldr	r0, [pc, #16]	; (8004aa0 <USBD_FS_ConfigStrDescriptor+0x18>)
 8004a90:	4621      	mov	r1, r4
 8004a92:	f7fe fb46 	bl	8003122 <USBD_GetString>
  else
  {
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length); 
  }
  return USBD_StrDesc;  
}
 8004a96:	4620      	mov	r0, r4
 8004a98:	bd10      	pop	{r4, pc}
 8004a9a:	bf00      	nop
 8004a9c:	20003974 	.word	0x20003974
 8004aa0:	08008bfd 	.word	0x08008bfd

08004aa4 <USBD_FS_InterfaceStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_InterfaceStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 8004aa4:	b510      	push	{r4, lr}
  if(speed == 0)
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8004aa6:	4c04      	ldr	r4, [pc, #16]	; (8004ab8 <USBD_FS_InterfaceStrDescriptor+0x14>)
 8004aa8:	460a      	mov	r2, r1
 8004aaa:	4804      	ldr	r0, [pc, #16]	; (8004abc <USBD_FS_InterfaceStrDescriptor+0x18>)
 8004aac:	4621      	mov	r1, r4
 8004aae:	f7fe fb38 	bl	8003122 <USBD_GetString>
  else
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
  }
  return USBD_StrDesc;  
}
 8004ab2:	4620      	mov	r0, r4
 8004ab4:	bd10      	pop	{r4, pc}
 8004ab6:	bf00      	nop
 8004ab8:	20003974 	.word	0x20003974
 8004abc:	08008c08 	.word	0x08008c08

08004ac0 <cmdHelp>:
//    		(DEVICE_SW_VERSION >> 16) & 0xFF,
//    		(DEVICE_SW_VERSION >>  8) & 0xFF,
//    		(DEVICE_SW_VERSION >>  0) & 0xFF
//    		);
//	microrl_printStringWithEndl("RTBot");
	fc_printf("test help");
 8004ac0:	4801      	ldr	r0, [pc, #4]	; (8004ac8 <cmdHelp+0x8>)
 8004ac2:	f000 bb77 	b.w	80051b4 <fc_printf>
 8004ac6:	bf00      	nop
 8004ac8:	08008c16 	.word	0x08008c16

08004acc <u16bit_to_str>:
//*****************************************************************************
// convert 16 bit value to string
// 0 value not supported!!! just make empty string
// Returns pointer to a buffer tail
static char *u16bit_to_str (unsigned int nmb, char * buf)
{
 8004acc:	b513      	push	{r0, r1, r4, lr}
	char tmp_str [6] = {0,};
 8004ace:	2300      	movs	r3, #0
	int i = 0, j;
	if (nmb <= 0xFFFF) {
 8004ad0:	f5b0 3f80 	cmp.w	r0, #65536	; 0x10000
//*****************************************************************************
// convert 16 bit value to string
// 0 value not supported!!! just make empty string
// Returns pointer to a buffer tail
static char *u16bit_to_str (unsigned int nmb, char * buf)
{
 8004ad4:	4602      	mov	r2, r0
	char tmp_str [6] = {0,};
 8004ad6:	9300      	str	r3, [sp, #0]
 8004ad8:	f8ad 3004 	strh.w	r3, [sp, #4]
	int i = 0, j;
	if (nmb <= 0xFFFF) {
 8004adc:	d216      	bcs.n	8004b0c <u16bit_to_str+0x40>
		while (nmb > 0) {
			tmp_str[i++] = (nmb % 10) + '0';
 8004ade:	200a      	movs	r0, #10
static char *u16bit_to_str (unsigned int nmb, char * buf)
{
	char tmp_str [6] = {0,};
	int i = 0, j;
	if (nmb <= 0xFFFF) {
		while (nmb > 0) {
 8004ae0:	b14a      	cbz	r2, 8004af6 <u16bit_to_str+0x2a>
			tmp_str[i++] = (nmb % 10) + '0';
 8004ae2:	fbb2 f4f0 	udiv	r4, r2, r0
 8004ae6:	fb00 2214 	mls	r2, r0, r4, r2
 8004aea:	3230      	adds	r2, #48	; 0x30
 8004aec:	f80d 2003 	strb.w	r2, [sp, r3]
			nmb /=10;
 8004af0:	4622      	mov	r2, r4
 8004af2:	3301      	adds	r3, #1
 8004af4:	e7f4      	b.n	8004ae0 <u16bit_to_str+0x14>
 8004af6:	4608      	mov	r0, r1
 8004af8:	eb0d 0203 	add.w	r2, sp, r3
 8004afc:	4419      	add	r1, r3
		}
		for (j = 0; j < i; ++j)
 8004afe:	4288      	cmp	r0, r1
 8004b00:	d004      	beq.n	8004b0c <u16bit_to_str+0x40>
			*(buf++) = tmp_str [i-j-1];
 8004b02:	f812 3d01 	ldrb.w	r3, [r2, #-1]!
 8004b06:	f800 3b01 	strb.w	r3, [r0], #1
 8004b0a:	e7f8      	b.n	8004afe <u16bit_to_str+0x32>
	}
	*buf = '\0';
	return buf;
}
 8004b0c:	4608      	mov	r0, r1
			nmb /=10;
		}
		for (j = 0; j < i; ++j)
			*(buf++) = tmp_str [i-j-1];
	}
	*buf = '\0';
 8004b0e:	2300      	movs	r3, #0
 8004b10:	700b      	strb	r3, [r1, #0]
	return buf;
}
 8004b12:	b002      	add	sp, #8
 8004b14:	bd10      	pop	{r4, pc}
	...

08004b18 <terminal_reset_cursor.isra.2>:
#endif	
	pThis->print (str);
}

//*****************************************************************************
static void terminal_reset_cursor (microrl_t * pThis)
 8004b18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004b1a:	4604      	mov	r4, r0
	snprintf (str, 16, "\033[%dD\033[%dC", \
						_COMMAND_LINE_LEN + _PROMPT_LEN + 2, _PROMPT_LEN);

#else
	char *endstr;
	strcpy (str, "\033[");
 8004b1c:	490b      	ldr	r1, [pc, #44]	; (8004b4c <terminal_reset_cursor.isra.2+0x34>)
 8004b1e:	4668      	mov	r0, sp
 8004b20:	f000 fbf4 	bl	800530c <strcpy>
	endstr = u16bit_to_str ( _COMMAND_LINE_LEN + _PROMPT_LEN + 2,str+2);
 8004b24:	f10d 0102 	add.w	r1, sp, #2
 8004b28:	206e      	movs	r0, #110	; 0x6e
 8004b2a:	f7ff ffcf 	bl	8004acc <u16bit_to_str>
	strcpy (endstr, "D\033["); endstr += 3;
 8004b2e:	4908      	ldr	r1, [pc, #32]	; (8004b50 <terminal_reset_cursor.isra.2+0x38>)
 8004b30:	f000 fbec 	bl	800530c <strcpy>
	endstr = u16bit_to_str (_PROMPT_LEN, endstr);
 8004b34:	1cc1      	adds	r1, r0, #3
 8004b36:	2007      	movs	r0, #7
 8004b38:	f7ff ffc8 	bl	8004acc <u16bit_to_str>
	strcpy (endstr, "C");
 8004b3c:	4905      	ldr	r1, [pc, #20]	; (8004b54 <terminal_reset_cursor.isra.2+0x3c>)
 8004b3e:	f000 fbe5 	bl	800530c <strcpy>
#endif
	pThis->print (str);
 8004b42:	6823      	ldr	r3, [r4, #0]
 8004b44:	4668      	mov	r0, sp
 8004b46:	4798      	blx	r3
}
 8004b48:	b004      	add	sp, #16
 8004b4a:	bd10      	pop	{r4, pc}
 8004b4c:	08008c21 	.word	0x08008c21
 8004b50:	08008c20 	.word	0x08008c20
 8004b54:	08008c24 	.word	0x08008c24

08004b58 <terminal_move_cursor.isra.3>:
#endif


//*****************************************************************************
// set cursor at position from begin cmdline (after prompt) + offset
static void terminal_move_cursor (microrl_t * pThis, int offset)
 8004b58:	b530      	push	{r4, r5, lr}
 8004b5a:	460c      	mov	r4, r1
 8004b5c:	b085      	sub	sp, #20
{
	char str[16] = {0,};
 8004b5e:	2210      	movs	r2, #16
 8004b60:	2100      	movs	r1, #0
#endif


//*****************************************************************************
// set cursor at position from begin cmdline (after prompt) + offset
static void terminal_move_cursor (microrl_t * pThis, int offset)
 8004b62:	4605      	mov	r5, r0
{
	char str[16] = {0,};
 8004b64:	4668      	mov	r0, sp
 8004b66:	f000 fbab 	bl	80052c0 <memset>
	} else if (offset < 0) {
		snprintf (str, 16, "\033[%dD", -(offset));
	}
#else 
	char *endstr;
	strcpy (str, "\033[");
 8004b6a:	490d      	ldr	r1, [pc, #52]	; (8004ba0 <terminal_move_cursor.isra.3+0x48>)
 8004b6c:	4668      	mov	r0, sp
 8004b6e:	f000 fbcd 	bl	800530c <strcpy>
	if (offset > 0) {
 8004b72:	2c00      	cmp	r4, #0
 8004b74:	dd06      	ble.n	8004b84 <terminal_move_cursor.isra.3+0x2c>
		endstr = u16bit_to_str (offset, str+2);
 8004b76:	f10d 0102 	add.w	r1, sp, #2
 8004b7a:	4620      	mov	r0, r4
 8004b7c:	f7ff ffa6 	bl	8004acc <u16bit_to_str>
		strcpy (endstr, "C");
 8004b80:	4908      	ldr	r1, [pc, #32]	; (8004ba4 <terminal_move_cursor.isra.3+0x4c>)
 8004b82:	e006      	b.n	8004b92 <terminal_move_cursor.isra.3+0x3a>
	} else if (offset < 0) {
 8004b84:	d00a      	beq.n	8004b9c <terminal_move_cursor.isra.3+0x44>
		endstr = u16bit_to_str (-(offset), str+2);
 8004b86:	f10d 0102 	add.w	r1, sp, #2
 8004b8a:	4260      	negs	r0, r4
 8004b8c:	f7ff ff9e 	bl	8004acc <u16bit_to_str>
		strcpy (endstr, "D");
 8004b90:	4905      	ldr	r1, [pc, #20]	; (8004ba8 <terminal_move_cursor.isra.3+0x50>)
 8004b92:	f000 fbbb 	bl	800530c <strcpy>
	} else
		return;
#endif	
	pThis->print (str);
 8004b96:	682b      	ldr	r3, [r5, #0]
 8004b98:	4668      	mov	r0, sp
 8004b9a:	4798      	blx	r3
}
 8004b9c:	b005      	add	sp, #20
 8004b9e:	bd30      	pop	{r4, r5, pc}
 8004ba0:	08008c21 	.word	0x08008c21
 8004ba4:	08008c24 	.word	0x08008c24
 8004ba8:	08008c30 	.word	0x08008c30

08004bac <terminal_print_line>:
}

//*****************************************************************************
// print cmdline to screen, replace '\0' to wihitespace 
static void terminal_print_line (microrl_t * pThis, int pos, int cursor)
{
 8004bac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	pThis->print ("\033[K");    // delete all from cursor to end
 8004bae:	f8d0 30cc 	ldr.w	r3, [r0, #204]	; 0xcc
}

//*****************************************************************************
// print cmdline to screen, replace '\0' to wihitespace 
static void terminal_print_line (microrl_t * pThis, int pos, int cursor)
{
 8004bb2:	4604      	mov	r4, r0
	pThis->print ("\033[K");    // delete all from cursor to end
 8004bb4:	4813      	ldr	r0, [pc, #76]	; (8004c04 <terminal_print_line+0x58>)
}

//*****************************************************************************
// print cmdline to screen, replace '\0' to wihitespace 
static void terminal_print_line (microrl_t * pThis, int pos, int cursor)
{
 8004bb6:	460d      	mov	r5, r1
 8004bb8:	4616      	mov	r6, r2
	pThis->print ("\033[K");    // delete all from cursor to end
 8004bba:	4798      	blx	r3

	char nch [] = {0,0};
 8004bbc:	2300      	movs	r3, #0
 8004bbe:	f88d 3004 	strb.w	r3, [sp, #4]
 8004bc2:	f88d 3005 	strb.w	r3, [sp, #5]
	int i;
	for (i = pos; i < pThis->cmdlen; i++) {
		nch [0] = pThis->cmdline [i];
		if (nch[0] == '\0')
			nch[0] = ' ';
 8004bc6:	2720      	movs	r7, #32
{
	pThis->print ("\033[K");    // delete all from cursor to end

	char nch [] = {0,0};
	int i;
	for (i = pos; i < pThis->cmdlen; i++) {
 8004bc8:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 8004bcc:	429d      	cmp	r5, r3
 8004bce:	da0e      	bge.n	8004bee <terminal_print_line+0x42>
		nch [0] = pThis->cmdline [i];
 8004bd0:	1963      	adds	r3, r4, r5
 8004bd2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
		if (nch[0] == '\0')
 8004bd6:	b113      	cbz	r3, 8004bde <terminal_print_line+0x32>
	pThis->print ("\033[K");    // delete all from cursor to end

	char nch [] = {0,0};
	int i;
	for (i = pos; i < pThis->cmdlen; i++) {
		nch [0] = pThis->cmdline [i];
 8004bd8:	f88d 3004 	strb.w	r3, [sp, #4]
 8004bdc:	e001      	b.n	8004be2 <terminal_print_line+0x36>
		if (nch[0] == '\0')
			nch[0] = ' ';
 8004bde:	f88d 7004 	strb.w	r7, [sp, #4]
		pThis->print (nch);
 8004be2:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 8004be6:	a801      	add	r0, sp, #4
 8004be8:	4798      	blx	r3
{
	pThis->print ("\033[K");    // delete all from cursor to end

	char nch [] = {0,0};
	int i;
	for (i = pos; i < pThis->cmdlen; i++) {
 8004bea:	3501      	adds	r5, #1
 8004bec:	e7ec      	b.n	8004bc8 <terminal_print_line+0x1c>
 8004bee:	34cc      	adds	r4, #204	; 0xcc
		if (nch[0] == '\0')
			nch[0] = ' ';
		pThis->print (nch);
	}
	
	terminal_reset_cursor (pThis);
 8004bf0:	4620      	mov	r0, r4
 8004bf2:	f7ff ff91 	bl	8004b18 <terminal_reset_cursor.isra.2>
	terminal_move_cursor (pThis, cursor);
 8004bf6:	4631      	mov	r1, r6
 8004bf8:	4620      	mov	r0, r4
 8004bfa:	f7ff ffad 	bl	8004b58 <terminal_move_cursor.isra.3>
}
 8004bfe:	b003      	add	sp, #12
 8004c00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c02:	bf00      	nop
 8004c04:	08008c26 	.word	0x08008c26

08004c08 <hist_search>:
}
#endif

#ifdef _USE_ESC_SEQ
static void hist_search (microrl_t * pThis, int dir)
{
 8004c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c0c:	4604      	mov	r4, r0
	int len = hist_restore_line (&pThis->ring_hist, pThis->cmdline, dir);
 8004c0e:	f100 0654 	add.w	r6, r0, #84	; 0x54
// copy saved line to 'line' and return size of line
static int hist_restore_line (ring_history_t * pThis, char * line, int dir)
{
	int cnt = 0;
	// count history record	
	int header = pThis->begin;
 8004c12:	6c40      	ldr	r0, [r0, #68]	; 0x44

//*****************************************************************************
// copy saved line to 'line' and return size of line
static int hist_restore_line (ring_history_t * pThis, char * line, int dir)
{
	int cnt = 0;
 8004c14:	2300      	movs	r3, #0
	// count history record	
	int header = pThis->begin;
 8004c16:	4605      	mov	r5, r0
	while (pThis->ring_buf [header] != 0) {
 8004c18:	1962      	adds	r2, r4, r5
 8004c1a:	7912      	ldrb	r2, [r2, #4]
 8004c1c:	b132      	cbz	r2, 8004c2c <hist_search+0x24>
		header += pThis->ring_buf [header] + 1;
 8004c1e:	3201      	adds	r2, #1
 8004c20:	4415      	add	r5, r2
		if (header >= _RING_HISTORY_LEN)
 8004c22:	2d3f      	cmp	r5, #63	; 0x3f
			header -= _RING_HISTORY_LEN; 
 8004c24:	bfc8      	it	gt
 8004c26:	3d40      	subgt	r5, #64	; 0x40
		cnt++;
 8004c28:	3301      	adds	r3, #1
 8004c2a:	e7f5      	b.n	8004c18 <hist_search+0x10>
 8004c2c:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
	}

	if (dir == _HIST_UP) {
 8004c2e:	b991      	cbnz	r1, 8004c56 <hist_search+0x4e>
		if (cnt >= pThis->cur) {
 8004c30:	42ab      	cmp	r3, r5
 8004c32:	db72      	blt.n	8004d1a <hist_search+0x112>
 8004c34:	1b5b      	subs	r3, r3, r5
 8004c36:	2201      	movs	r2, #1
			int header = pThis->begin;
			int j = 0;
			// found record for 'pThis->cur' index
			while ((pThis->ring_buf [header] != 0) && (cnt - j -1 != pThis->cur)) {
 8004c38:	eb04 0800 	add.w	r8, r4, r0
 8004c3c:	f898 7004 	ldrb.w	r7, [r8, #4]
 8004c40:	2f00      	cmp	r7, #0
 8004c42:	d06a      	beq.n	8004d1a <hist_search+0x112>
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d032      	beq.n	8004cae <hist_search+0xa6>
				header += pThis->ring_buf [header] + 1;
 8004c48:	3701      	adds	r7, #1
 8004c4a:	4438      	add	r0, r7
				if (header >= _RING_HISTORY_LEN)
 8004c4c:	283f      	cmp	r0, #63	; 0x3f
					header -= _RING_HISTORY_LEN;
 8004c4e:	bfc8      	it	gt
 8004c50:	3840      	subgt	r0, #64	; 0x40
 8004c52:	3201      	adds	r2, #1
 8004c54:	e7f0      	b.n	8004c38 <hist_search+0x30>
				}
				return pThis->ring_buf[header];
			}
		}
	} else {
		if (pThis->cur > 0) {
 8004c56:	2d00      	cmp	r5, #0
 8004c58:	dd4e      	ble.n	8004cf8 <hist_search+0xf0>
				pThis->cur--;
 8004c5a:	3d01      	subs	r5, #1
 8004c5c:	64e5      	str	r5, [r4, #76]	; 0x4c
			int header = pThis->begin;
			int j = 0;

			while ((pThis->ring_buf [header] != 0) && (cnt - j != pThis->cur)) {
 8004c5e:	eb04 0800 	add.w	r8, r4, r0
 8004c62:	f898 7004 	ldrb.w	r7, [r8, #4]
 8004c66:	b147      	cbz	r7, 8004c7a <hist_search+0x72>
 8004c68:	42ab      	cmp	r3, r5
 8004c6a:	d006      	beq.n	8004c7a <hist_search+0x72>
				header += pThis->ring_buf [header] + 1;
 8004c6c:	3701      	adds	r7, #1
 8004c6e:	4438      	add	r0, r7
				if (header >= _RING_HISTORY_LEN)
 8004c70:	283f      	cmp	r0, #63	; 0x3f
					header -= _RING_HISTORY_LEN;
 8004c72:	bfc8      	it	gt
 8004c74:	3840      	subgt	r0, #64	; 0x40
 8004c76:	3b01      	subs	r3, #1
 8004c78:	e7f1      	b.n	8004c5e <hist_search+0x56>
				j++;
			}
			if (pThis->ring_buf [header] + header < _RING_HISTORY_LEN) {
 8004c7a:	19c3      	adds	r3, r0, r7
 8004c7c:	2b3f      	cmp	r3, #63	; 0x3f
 8004c7e:	f104 0904 	add.w	r9, r4, #4
 8004c82:	f100 0101 	add.w	r1, r0, #1
 8004c86:	dc03      	bgt.n	8004c90 <hist_search+0x88>
				memcpy (line, pThis->ring_buf + header + 1, pThis->ring_buf[header]);
 8004c88:	463a      	mov	r2, r7
 8004c8a:	4449      	add	r1, r9
 8004c8c:	4630      	mov	r0, r6
 8004c8e:	e009      	b.n	8004ca4 <hist_search+0x9c>
			} else {
				int part0 = _RING_HISTORY_LEN - header - 1;
 8004c90:	f1c0 053f 	rsb	r5, r0, #63	; 0x3f
				memcpy (line, pThis->ring_buf + header + 1, part0);
 8004c94:	462a      	mov	r2, r5
 8004c96:	4449      	add	r1, r9
 8004c98:	4630      	mov	r0, r6
 8004c9a:	f000 faeb 	bl	8005274 <memcpy>
				memcpy (line + part0, pThis->ring_buf, pThis->ring_buf[header] - part0);
 8004c9e:	4649      	mov	r1, r9
 8004ca0:	1b7a      	subs	r2, r7, r5
 8004ca2:	1970      	adds	r0, r6, r5
 8004ca4:	f000 fae6 	bl	8005274 <memcpy>
			}
			return pThis->ring_buf[header];
 8004ca8:	f898 3004 	ldrb.w	r3, [r8, #4]
 8004cac:	e025      	b.n	8004cfa <hist_search+0xf2>
				j++;
			}
			if (pThis->ring_buf[header]) {
					pThis->cur++;
				// obtain saved line
				if (pThis->ring_buf [header] + header < _RING_HISTORY_LEN) {
 8004cae:	19c3      	adds	r3, r0, r7
				if (header >= _RING_HISTORY_LEN)
					header -= _RING_HISTORY_LEN;
				j++;
			}
			if (pThis->ring_buf[header]) {
					pThis->cur++;
 8004cb0:	3501      	adds	r5, #1
				// obtain saved line
				if (pThis->ring_buf [header] + header < _RING_HISTORY_LEN) {
 8004cb2:	2b3f      	cmp	r3, #63	; 0x3f
				if (header >= _RING_HISTORY_LEN)
					header -= _RING_HISTORY_LEN;
				j++;
			}
			if (pThis->ring_buf[header]) {
					pThis->cur++;
 8004cb4:	64e5      	str	r5, [r4, #76]	; 0x4c
 8004cb6:	f100 0a01 	add.w	sl, r0, #1
 8004cba:	f104 0504 	add.w	r5, r4, #4
				// obtain saved line
				if (pThis->ring_buf [header] + header < _RING_HISTORY_LEN) {
 8004cbe:	dc08      	bgt.n	8004cd2 <hist_search+0xca>
					memset (line, 0, _COMMAND_LINE_LEN);
 8004cc0:	2265      	movs	r2, #101	; 0x65
 8004cc2:	2100      	movs	r1, #0
 8004cc4:	4630      	mov	r0, r6
 8004cc6:	f000 fafb 	bl	80052c0 <memset>
					memcpy (line, pThis->ring_buf + header + 1, pThis->ring_buf[header]);
 8004cca:	463a      	mov	r2, r7
 8004ccc:	eb05 010a 	add.w	r1, r5, sl
 8004cd0:	e7dc      	b.n	8004c8c <hist_search+0x84>
				} else {
					int part0 = _RING_HISTORY_LEN - header - 1;
 8004cd2:	f1c0 093f 	rsb	r9, r0, #63	; 0x3f
					memset (line, 0, _COMMAND_LINE_LEN);
 8004cd6:	2265      	movs	r2, #101	; 0x65
 8004cd8:	2100      	movs	r1, #0
 8004cda:	4630      	mov	r0, r6
 8004cdc:	f000 faf0 	bl	80052c0 <memset>
					memcpy (line, pThis->ring_buf + header + 1, part0);
 8004ce0:	464a      	mov	r2, r9
 8004ce2:	eb05 010a 	add.w	r1, r5, sl
 8004ce6:	4630      	mov	r0, r6
 8004ce8:	f000 fac4 	bl	8005274 <memcpy>
					memcpy (line + part0, pThis->ring_buf, pThis->ring_buf[header] - part0);
 8004cec:	ebc9 0207 	rsb	r2, r9, r7
 8004cf0:	4629      	mov	r1, r5
 8004cf2:	eb06 0009 	add.w	r0, r6, r9
 8004cf6:	e7d5      	b.n	8004ca4 <hist_search+0x9c>
				memcpy (line + part0, pThis->ring_buf, pThis->ring_buf[header] - part0);
			}
			return pThis->ring_buf[header];
		} else {
			/* empty line */
			return 0;
 8004cf8:	4613      	mov	r3, r2
static void hist_search (microrl_t * pThis, int dir)
{
	int len = hist_restore_line (&pThis->ring_hist, pThis->cmdline, dir);
	if (len >= 0) {
		pThis->cursor = pThis->cmdlen = len;
		terminal_reset_cursor (pThis);
 8004cfa:	f104 00cc 	add.w	r0, r4, #204	; 0xcc
#ifdef _USE_ESC_SEQ
static void hist_search (microrl_t * pThis, int dir)
{
	int len = hist_restore_line (&pThis->ring_hist, pThis->cmdline, dir);
	if (len >= 0) {
		pThis->cursor = pThis->cmdlen = len;
 8004cfe:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
 8004d02:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
		terminal_reset_cursor (pThis);
 8004d06:	f7ff ff07 	bl	8004b18 <terminal_reset_cursor.isra.2>
		terminal_print_line (pThis, 0, pThis->cursor);
 8004d0a:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
 8004d0e:	4620      	mov	r0, r4
	}
}
 8004d10:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
{
	int len = hist_restore_line (&pThis->ring_hist, pThis->cmdline, dir);
	if (len >= 0) {
		pThis->cursor = pThis->cmdlen = len;
		terminal_reset_cursor (pThis);
		terminal_print_line (pThis, 0, pThis->cursor);
 8004d14:	2100      	movs	r1, #0
 8004d16:	f7ff bf49 	b.w	8004bac <terminal_print_line>
 8004d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08004d20 <microrl_backspace>:

//*****************************************************************************
// remove one char at cursor
static void microrl_backspace (microrl_t * pThis)
{
	if (pThis->cursor > 0) {
 8004d20:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
}

//*****************************************************************************
// remove one char at cursor
static void microrl_backspace (microrl_t * pThis)
{
 8004d24:	b510      	push	{r4, lr}
	if (pThis->cursor > 0) {
 8004d26:	2b00      	cmp	r3, #0
}

//*****************************************************************************
// remove one char at cursor
static void microrl_backspace (microrl_t * pThis)
{
 8004d28:	4604      	mov	r4, r0
	if (pThis->cursor > 0) {
 8004d2a:	dd1e      	ble.n	8004d6a <microrl_backspace+0x4a>
}

//*****************************************************************************
inline static void terminal_backspace (microrl_t * pThis)
{
		pThis->print ("\033[D \033[D");
 8004d2c:	f8d0 30cc 	ldr.w	r3, [r0, #204]	; 0xcc
 8004d30:	480e      	ldr	r0, [pc, #56]	; (8004d6c <microrl_backspace+0x4c>)
 8004d32:	4798      	blx	r3
// remove one char at cursor
static void microrl_backspace (microrl_t * pThis)
{
	if (pThis->cursor > 0) {
		terminal_backspace (pThis);
		memmove (pThis->cmdline + pThis->cursor-1,
 8004d34:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
 8004d38:	f8d4 20bc 	ldr.w	r2, [r4, #188]	; 0xbc
 8004d3c:	f104 0354 	add.w	r3, r4, #84	; 0x54
 8004d40:	1a52      	subs	r2, r2, r1
 8004d42:	1e48      	subs	r0, r1, #1
 8004d44:	3201      	adds	r2, #1
 8004d46:	4419      	add	r1, r3
 8004d48:	4418      	add	r0, r3
 8004d4a:	f000 fa9e 	bl	800528a <memmove>
						 pThis->cmdline + pThis->cursor,
						 pThis->cmdlen-pThis->cursor+1);
		pThis->cursor--;
 8004d4e:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
		pThis->cmdline [pThis->cmdlen] = '\0';
 8004d52:	2100      	movs	r1, #0
	if (pThis->cursor > 0) {
		terminal_backspace (pThis);
		memmove (pThis->cmdline + pThis->cursor-1,
						 pThis->cmdline + pThis->cursor,
						 pThis->cmdlen-pThis->cursor+1);
		pThis->cursor--;
 8004d54:	3b01      	subs	r3, #1
 8004d56:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
		pThis->cmdline [pThis->cmdlen] = '\0';
 8004d5a:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 8004d5e:	18e2      	adds	r2, r4, r3
		pThis->cmdlen--;
 8004d60:	3b01      	subs	r3, #1
		terminal_backspace (pThis);
		memmove (pThis->cmdline + pThis->cursor-1,
						 pThis->cmdline + pThis->cursor,
						 pThis->cmdlen-pThis->cursor+1);
		pThis->cursor--;
		pThis->cmdline [pThis->cmdlen] = '\0';
 8004d62:	f882 1054 	strb.w	r1, [r2, #84]	; 0x54
		pThis->cmdlen--;
 8004d66:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
 8004d6a:	bd10      	pop	{r4, pc}
 8004d6c:	08008c2a 	.word	0x08008c2a

08004d70 <microrl_init>:
	terminal_move_cursor (pThis, cursor);
}

//*****************************************************************************
void microrl_init (microrl_t * pThis, void (*print) (const char *)) 
{
 8004d70:	b570      	push	{r4, r5, r6, lr}
 8004d72:	4604      	mov	r4, r0
 8004d74:	460d      	mov	r5, r1
	memset(pThis->cmdline, 0, _COMMAND_LINE_LEN);
 8004d76:	2265      	movs	r2, #101	; 0x65
 8004d78:	2100      	movs	r1, #0
 8004d7a:	3054      	adds	r0, #84	; 0x54
 8004d7c:	f000 faa0 	bl	80052c0 <memset>
#ifdef _USE_HISTORY
	memset(pThis->ring_hist.ring_buf, 0, _RING_HISTORY_LEN);
 8004d80:	2240      	movs	r2, #64	; 0x40
 8004d82:	2100      	movs	r1, #0
 8004d84:	1d20      	adds	r0, r4, #4
 8004d86:	f000 fa9b 	bl	80052c0 <memset>
	pThis->ring_hist.begin = 0;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	6463      	str	r3, [r4, #68]	; 0x44
	pThis->ring_hist.end = 0;
 8004d8e:	64a3      	str	r3, [r4, #72]	; 0x48
	pThis->ring_hist.cur = 0;
 8004d90:	64e3      	str	r3, [r4, #76]	; 0x4c
#endif
	pThis->cmdlen =0;
 8004d92:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
	pThis->cursor = 0;
 8004d96:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
	pThis->execute = NULL;
 8004d9a:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
	pThis->get_completion = NULL;
 8004d9e:	f8c4 30c8 	str.w	r3, [r4, #200]	; 0xc8
#ifdef _USE_CTLR_C
	pThis->sigint = NULL;
#endif
	pThis->prompt_str = prompt_default;
 8004da2:	4b06      	ldr	r3, [pc, #24]	; (8004dbc <microrl_init+0x4c>)
	pThis->print = print;
 8004da4:	f8c4 50cc 	str.w	r5, [r4, #204]	; 0xcc
	pThis->execute = NULL;
	pThis->get_completion = NULL;
#ifdef _USE_CTLR_C
	pThis->sigint = NULL;
#endif
	pThis->prompt_str = prompt_default;
 8004da8:	681b      	ldr	r3, [r3, #0]
	pThis->print = print;
#ifdef _ENABLE_INIT_PROMPT
	pThis->print(ENDL);
 8004daa:	4805      	ldr	r0, [pc, #20]	; (8004dc0 <microrl_init+0x50>)
	pThis->execute = NULL;
	pThis->get_completion = NULL;
#ifdef _USE_CTLR_C
	pThis->sigint = NULL;
#endif
	pThis->prompt_str = prompt_default;
 8004dac:	6523      	str	r3, [r4, #80]	; 0x50
	pThis->print = print;
#ifdef _ENABLE_INIT_PROMPT
	pThis->print(ENDL);
 8004dae:	47a8      	blx	r5


//*****************************************************************************
inline static void print_prompt (microrl_t * pThis)
{
	pThis->print (pThis->prompt_str);
 8004db0:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 8004db4:	6d20      	ldr	r0, [r4, #80]	; 0x50
	pThis->print = print;
#ifdef _ENABLE_INIT_PROMPT
	pThis->print(ENDL);
	print_prompt (pThis);
#endif
}
 8004db6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}


//*****************************************************************************
inline static void print_prompt (microrl_t * pThis)
{
	pThis->print (pThis->prompt_str);
 8004dba:	4718      	bx	r3
 8004dbc:	2000015c 	.word	0x2000015c
 8004dc0:	08008c6e 	.word	0x08008c6e

08004dc4 <microrl_set_execute_callback>:
}

//*****************************************************************************
void microrl_set_execute_callback (microrl_t * pThis, int (*execute)(int, const char* const*))
{
	pThis->execute = execute;
 8004dc4:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
 8004dc8:	4770      	bx	lr
	...

08004dcc <new_line_handler>:
	} 
}
#endif

//*****************************************************************************
void new_line_handler(microrl_t * pThis){
 8004dcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004dd0:	4604      	mov	r4, r0
}

//*****************************************************************************
inline static void terminal_newline (microrl_t * pThis)
{
	pThis->print (ENDL);
 8004dd2:	f8d0 30cc 	ldr.w	r3, [r0, #204]	; 0xcc
	} 
}
#endif

//*****************************************************************************
void new_line_handler(microrl_t * pThis){
 8004dd6:	b088      	sub	sp, #32
}

//*****************************************************************************
inline static void terminal_newline (microrl_t * pThis)
{
	pThis->print (ENDL);
 8004dd8:	4848      	ldr	r0, [pc, #288]	; (8004efc <new_line_handler+0x130>)
 8004dda:	4798      	blx	r3
	char const * tkn_arr [_COMMAND_TOKEN_NMB];
	int status;

	terminal_newline (pThis);
#ifdef _USE_HISTORY
	if (pThis->cmdlen > 0)
 8004ddc:	f8d4 50bc 	ldr.w	r5, [r4, #188]	; 0xbc
 8004de0:	1e6b      	subs	r3, r5, #1
 8004de2:	2b3d      	cmp	r3, #61	; 0x3d
 8004de4:	d838      	bhi.n	8004e58 <new_line_handler+0x8c>

//*****************************************************************************
// check space for new line, remove older while not space
static int hist_is_space_for_new (ring_history_t * pThis, int len)
{
	if (pThis->ring_buf [pThis->begin] == 0)
 8004de6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004de8:	18a3      	adds	r3, r4, r2
 8004dea:	7919      	ldrb	r1, [r3, #4]
 8004dec:	b151      	cbz	r1, 8004e04 <new_line_handler+0x38>
		return true;
	if (pThis->end >= pThis->begin) {
 8004dee:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004df0:	429a      	cmp	r2, r3
		if (_RING_HISTORY_LEN - pThis->end + pThis->begin - 1 > len)
 8004df2:	eba2 0303 	sub.w	r3, r2, r3
 8004df6:	bfd4      	ite	le
 8004df8:	333f      	addle	r3, #63	; 0x3f
			return true;
	}	else {
		if (pThis->begin - pThis->end - 1> len)
 8004dfa:	f103 33ff 	addgt.w	r3, r3, #4294967295
 8004dfe:	429d      	cmp	r5, r3
 8004e00:	da74      	bge.n	8004eec <new_line_handler+0x120>
 8004e02:	e000      	b.n	8004e06 <new_line_handler+0x3a>
	while (!hist_is_space_for_new (pThis, len)) {
		hist_erase_older (pThis);
	}
	// if it's first line
	if (pThis->ring_buf [pThis->begin] == 0) 
		pThis->ring_buf [pThis->begin] = len;
 8004e04:	711d      	strb	r5, [r3, #4]
	
	// store line
	if (len < _RING_HISTORY_LEN-pThis->end-1)
 8004e06:	6ca0      	ldr	r0, [r4, #72]	; 0x48
	int status;

	terminal_newline (pThis);
#ifdef _USE_HISTORY
	if (pThis->cmdlen > 0)
		hist_save_line (&pThis->ring_hist, pThis->cmdline, pThis->cmdlen);
 8004e08:	f104 0854 	add.w	r8, r4, #84	; 0x54
	// if it's first line
	if (pThis->ring_buf [pThis->begin] == 0) 
		pThis->ring_buf [pThis->begin] = len;
	
	// store line
	if (len < _RING_HISTORY_LEN-pThis->end-1)
 8004e0c:	f1c0 063f 	rsb	r6, r0, #63	; 0x3f
 8004e10:	42b5      	cmp	r5, r6
 8004e12:	f104 0704 	add.w	r7, r4, #4
 8004e16:	f100 0001 	add.w	r0, r0, #1
 8004e1a:	da03      	bge.n	8004e24 <new_line_handler+0x58>
		memcpy (pThis->ring_buf + pThis->end + 1, line, len);
 8004e1c:	462a      	mov	r2, r5
 8004e1e:	4641      	mov	r1, r8
 8004e20:	4438      	add	r0, r7
 8004e22:	e008      	b.n	8004e36 <new_line_handler+0x6a>
	else {
		int part_len = _RING_HISTORY_LEN-pThis->end-1;
		memcpy (pThis->ring_buf + pThis->end + 1, line, part_len);
 8004e24:	4632      	mov	r2, r6
 8004e26:	4641      	mov	r1, r8
 8004e28:	4438      	add	r0, r7
 8004e2a:	f000 fa23 	bl	8005274 <memcpy>
		memcpy (pThis->ring_buf, line + part_len, len - part_len);
 8004e2e:	4638      	mov	r0, r7
 8004e30:	1baa      	subs	r2, r5, r6
 8004e32:	eb08 0106 	add.w	r1, r8, r6
 8004e36:	f000 fa1d 	bl	8005274 <memcpy>
	}
	pThis->ring_buf [pThis->end] = len;
 8004e3a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004e3c:	18e2      	adds	r2, r4, r3
 8004e3e:	7115      	strb	r5, [r2, #4]
	pThis->end = pThis->end + len + 1;
 8004e40:	441d      	add	r5, r3
 8004e42:	1c6b      	adds	r3, r5, #1
	if (pThis->end >= _RING_HISTORY_LEN)
 8004e44:	2b3f      	cmp	r3, #63	; 0x3f
		pThis->end -= _RING_HISTORY_LEN;
 8004e46:	bfca      	itet	gt
 8004e48:	3d3f      	subgt	r5, #63	; 0x3f
		int part_len = _RING_HISTORY_LEN-pThis->end-1;
		memcpy (pThis->ring_buf + pThis->end + 1, line, part_len);
		memcpy (pThis->ring_buf, line + part_len, len - part_len);
	}
	pThis->ring_buf [pThis->end] = len;
	pThis->end = pThis->end + len + 1;
 8004e4a:	64a3      	strle	r3, [r4, #72]	; 0x48
	if (pThis->end >= _RING_HISTORY_LEN)
		pThis->end -= _RING_HISTORY_LEN;
 8004e4c:	64a5      	strgt	r5, [r4, #72]	; 0x48
	pThis->ring_buf [pThis->end] = 0;
 8004e4e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004e50:	2200      	movs	r2, #0
 8004e52:	4423      	add	r3, r4
 8004e54:	711a      	strb	r2, [r3, #4]
	pThis->cur = 0;
 8004e56:	64e2      	str	r2, [r4, #76]	; 0x4c
//*****************************************************************************
// split cmdline to tkn array and return nmb of token
static int split (microrl_t * pThis, int limit, char const ** tkn_arr)
{
	int i = 0;
	int ind = 0;
 8004e58:	2300      	movs	r3, #0

//*****************************************************************************
// split cmdline to tkn array and return nmb of token
static int split (microrl_t * pThis, int limit, char const ** tkn_arr)
{
	int i = 0;
 8004e5a:	461a      	mov	r2, r3
	terminal_newline (pThis);
#ifdef _USE_HISTORY
	if (pThis->cmdlen > 0)
		hist_save_line (&pThis->ring_hist, pThis->cmdline, pThis->cmdlen);
#endif
	status = split (pThis, pThis->cmdlen, tkn_arr);
 8004e5c:	f8d4 10bc 	ldr.w	r1, [r4, #188]	; 0xbc
		// go to the first whitespace (zerro for us)
		while ((pThis->cmdline [ind] == '\0') && (ind < limit)) {
			ind++;
		}
		if (!(ind < limit)) return i;
		tkn_arr[i++] = pThis->cmdline + ind;
 8004e60:	f104 0554 	add.w	r5, r4, #84	; 0x54
{
	int i = 0;
	int ind = 0;
	while (1) {
		// go to the first whitespace (zerro for us)
		while ((pThis->cmdline [ind] == '\0') && (ind < limit)) {
 8004e64:	18e0      	adds	r0, r4, r3
 8004e66:	f890 0054 	ldrb.w	r0, [r0, #84]	; 0x54
 8004e6a:	b928      	cbnz	r0, 8004e78 <new_line_handler+0xac>
 8004e6c:	4299      	cmp	r1, r3
 8004e6e:	dd23      	ble.n	8004eb8 <new_line_handler+0xec>
			ind++;
 8004e70:	4610      	mov	r0, r2
 8004e72:	3301      	adds	r3, #1
 8004e74:	4602      	mov	r2, r0
 8004e76:	e7f5      	b.n	8004e64 <new_line_handler+0x98>
		}
		if (!(ind < limit)) return i;
 8004e78:	4299      	cmp	r1, r3
 8004e7a:	dd1d      	ble.n	8004eb8 <new_line_handler+0xec>
		tkn_arr[i++] = pThis->cmdline + ind;
 8004e7c:	1c50      	adds	r0, r2, #1
 8004e7e:	ae08      	add	r6, sp, #32
 8004e80:	eb06 0282 	add.w	r2, r6, r2, lsl #2
		if (i >= _COMMAND_TOKEN_NMB) {
 8004e84:	2807      	cmp	r0, #7
		// go to the first whitespace (zerro for us)
		while ((pThis->cmdline [ind] == '\0') && (ind < limit)) {
			ind++;
		}
		if (!(ind < limit)) return i;
		tkn_arr[i++] = pThis->cmdline + ind;
 8004e86:	eb05 0603 	add.w	r6, r5, r3
 8004e8a:	f842 6c20 	str.w	r6, [r2, #-32]
		if (i >= _COMMAND_TOKEN_NMB) {
 8004e8e:	dc0a      	bgt.n	8004ea6 <new_line_handler+0xda>
			return -1;
		}
		// go to the first NOT whitespace (not zerro for us)
		while ((pThis->cmdline [ind] != '\0') && (ind < limit)) {
 8004e90:	18e2      	adds	r2, r4, r3
 8004e92:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8004e96:	b11a      	cbz	r2, 8004ea0 <new_line_handler+0xd4>
 8004e98:	4299      	cmp	r1, r3
 8004e9a:	d00f      	beq.n	8004ebc <new_line_handler+0xf0>
			ind++;
 8004e9c:	3301      	adds	r3, #1
 8004e9e:	e7f7      	b.n	8004e90 <new_line_handler+0xc4>
		}
		if (!(ind < limit)) return i;
 8004ea0:	4299      	cmp	r1, r3
 8004ea2:	dce7      	bgt.n	8004e74 <new_line_handler+0xa8>
 8004ea4:	e00a      	b.n	8004ebc <new_line_handler+0xf0>
		hist_save_line (&pThis->ring_hist, pThis->cmdline, pThis->cmdlen);
#endif
	status = split (pThis, pThis->cmdlen, tkn_arr);
	if (status == -1){
		//          pThis->print ("ERROR: Max token amount exseed\n");
		pThis->print ("ERROR:too many tokens");
 8004ea6:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 8004eaa:	4815      	ldr	r0, [pc, #84]	; (8004f00 <new_line_handler+0x134>)
 8004eac:	4798      	blx	r3
		pThis->print (ENDL);
 8004eae:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 8004eb2:	4812      	ldr	r0, [pc, #72]	; (8004efc <new_line_handler+0x130>)
 8004eb4:	4798      	blx	r3
 8004eb6:	e006      	b.n	8004ec6 <new_line_handler+0xfa>
	}
	if ((status > 0) && (pThis->execute != NULL))
 8004eb8:	b12a      	cbz	r2, 8004ec6 <new_line_handler+0xfa>
 8004eba:	4610      	mov	r0, r2
 8004ebc:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
 8004ec0:	b10b      	cbz	r3, 8004ec6 <new_line_handler+0xfa>
		pThis->execute (status, tkn_arr);
 8004ec2:	4669      	mov	r1, sp
 8004ec4:	4798      	blx	r3
	print_prompt (pThis);
	pThis->cmdlen = 0;
 8004ec6:	2500      	movs	r5, #0


//*****************************************************************************
inline static void print_prompt (microrl_t * pThis)
{
	pThis->print (pThis->prompt_str);
 8004ec8:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 8004ecc:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8004ece:	4798      	blx	r3
		pThis->print (ENDL);
	}
	if ((status > 0) && (pThis->execute != NULL))
		pThis->execute (status, tkn_arr);
	print_prompt (pThis);
	pThis->cmdlen = 0;
 8004ed0:	f8c4 50bc 	str.w	r5, [r4, #188]	; 0xbc
	pThis->cursor = 0;
 8004ed4:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
	memset(pThis->cmdline, 0, _COMMAND_LINE_LEN);
 8004ed8:	2265      	movs	r2, #101	; 0x65
 8004eda:	4629      	mov	r1, r5
 8004edc:	f104 0054 	add.w	r0, r4, #84	; 0x54
 8004ee0:	f000 f9ee 	bl	80052c0 <memset>
#ifdef _USE_HISTORY
	pThis->ring_hist.cur = 0;
 8004ee4:	64e5      	str	r5, [r4, #76]	; 0x4c
#endif
}
 8004ee6:	b008      	add	sp, #32
 8004ee8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

//*****************************************************************************
// remove older message from ring buffer
static void hist_erase_older (ring_history_t * pThis)
{
	int new_pos = pThis->begin + pThis->ring_buf [pThis->begin] + 1;
 8004eec:	440a      	add	r2, r1
 8004eee:	1c53      	adds	r3, r2, #1
	if (new_pos >= _RING_HISTORY_LEN)
 8004ef0:	2b3f      	cmp	r3, #63	; 0x3f
 8004ef2:	dd01      	ble.n	8004ef8 <new_line_handler+0x12c>
		new_pos = new_pos - _RING_HISTORY_LEN;
 8004ef4:	f1a2 033f 	sub.w	r3, r2, #63	; 0x3f
	
	pThis->begin = new_pos;
 8004ef8:	6463      	str	r3, [r4, #68]	; 0x44
 8004efa:	e774      	b.n	8004de6 <new_line_handler+0x1a>
 8004efc:	08008c6e 	.word	0x08008c6e
 8004f00:	08008c32 	.word	0x08008c32

08004f04 <microrl_insert_char>:
}

//*****************************************************************************

void microrl_insert_char (microrl_t * pThis, int ch)
{
 8004f04:	b537      	push	{r0, r1, r2, r4, r5, lr}
#ifdef _USE_ESC_SEQ
	if (pThis->escape) {
 8004f06:	7845      	ldrb	r5, [r0, #1]
}

//*****************************************************************************

void microrl_insert_char (microrl_t * pThis, int ch)
{
 8004f08:	4604      	mov	r4, r0
 8004f0a:	9101      	str	r1, [sp, #4]
#ifdef _USE_ESC_SEQ
	if (pThis->escape) {
 8004f0c:	2d00      	cmp	r5, #0
 8004f0e:	d054      	beq.n	8004fba <microrl_insert_char+0xb6>
		if (escape_process(pThis, ch))
 8004f10:	b2cb      	uxtb	r3, r1

//*****************************************************************************
// handling escape sequences
static int escape_process (microrl_t * pThis, char ch)
{
	if (ch == '[') {
 8004f12:	2b5b      	cmp	r3, #91	; 0x5b
 8004f14:	d101      	bne.n	8004f1a <microrl_insert_char+0x16>
		pThis->escape_seq = _ESC_BRACKET;
 8004f16:	2301      	movs	r3, #1
 8004f18:	e02e      	b.n	8004f78 <microrl_insert_char+0x74>
		return 0;
	} else if (pThis->escape_seq == _ESC_BRACKET) {
 8004f1a:	7801      	ldrb	r1, [r0, #0]
 8004f1c:	2901      	cmp	r1, #1
 8004f1e:	d132      	bne.n	8004f86 <microrl_insert_char+0x82>
		if (ch == 'A') {
 8004f20:	2b41      	cmp	r3, #65	; 0x41
 8004f22:	d101      	bne.n	8004f28 <microrl_insert_char+0x24>
#ifdef _USE_HISTORY
			hist_search (pThis, _HIST_UP);
 8004f24:	2100      	movs	r1, #0
 8004f26:	e001      	b.n	8004f2c <microrl_insert_char+0x28>
#endif
			return 1;
		} else if (ch == 'B') {
 8004f28:	2b42      	cmp	r3, #66	; 0x42
 8004f2a:	d102      	bne.n	8004f32 <microrl_insert_char+0x2e>
#ifdef _USE_HISTORY
			hist_search (pThis, _HIST_DOWN);
 8004f2c:	f7ff fe6c 	bl	8004c08 <hist_search>
 8004f30:	e0e8      	b.n	8005104 <microrl_insert_char+0x200>
#endif
			return 1;
		} else if (ch == 'C') {
 8004f32:	2b43      	cmp	r3, #67	; 0x43
 8004f34:	d10d      	bne.n	8004f52 <microrl_insert_char+0x4e>
			if (pThis->cursor < pThis->cmdlen) {
 8004f36:	f8d0 20c0 	ldr.w	r2, [r0, #192]	; 0xc0
 8004f3a:	f8d0 30bc 	ldr.w	r3, [r0, #188]	; 0xbc
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	f280 80e0 	bge.w	8005104 <microrl_insert_char+0x200>
				terminal_move_cursor (pThis, 1);
 8004f44:	30cc      	adds	r0, #204	; 0xcc
 8004f46:	f7ff fe07 	bl	8004b58 <terminal_move_cursor.isra.3>
				pThis->cursor++;
 8004f4a:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8004f4e:	3301      	adds	r3, #1
 8004f50:	e030      	b.n	8004fb4 <microrl_insert_char+0xb0>
			}
			return 1;
		} else if (ch == 'D') {
 8004f52:	2b44      	cmp	r3, #68	; 0x44
 8004f54:	d10d      	bne.n	8004f72 <microrl_insert_char+0x6e>
			if (pThis->cursor > 0) {
 8004f56:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	f340 80d2 	ble.w	8005104 <microrl_insert_char+0x200>
				terminal_move_cursor (pThis, -1);
 8004f60:	f04f 31ff 	mov.w	r1, #4294967295
 8004f64:	30cc      	adds	r0, #204	; 0xcc
 8004f66:	f7ff fdf7 	bl	8004b58 <terminal_move_cursor.isra.3>
				pThis->cursor--;
 8004f6a:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8004f6e:	3b01      	subs	r3, #1
 8004f70:	e020      	b.n	8004fb4 <microrl_insert_char+0xb0>
			}
			return 1;
		} else if (ch == '7') {
 8004f72:	2b37      	cmp	r3, #55	; 0x37
 8004f74:	d102      	bne.n	8004f7c <microrl_insert_char+0x78>
			pThis->escape_seq = _ESC_HOME;
 8004f76:	2302      	movs	r3, #2
 8004f78:	7023      	strb	r3, [r4, #0]
 8004f7a:	e0c5      	b.n	8005108 <microrl_insert_char+0x204>
			return 0;
		} else if (ch == '8') {
 8004f7c:	2b38      	cmp	r3, #56	; 0x38
 8004f7e:	f040 80c1 	bne.w	8005104 <microrl_insert_char+0x200>
			pThis->escape_seq = _ESC_END;
 8004f82:	2303      	movs	r3, #3
 8004f84:	e7f8      	b.n	8004f78 <microrl_insert_char+0x74>
			return 0;
		} 
	} else if (ch == '~') {
 8004f86:	2b7e      	cmp	r3, #126	; 0x7e
 8004f88:	f040 80bc 	bne.w	8005104 <microrl_insert_char+0x200>
		if (pThis->escape_seq == _ESC_HOME) {
 8004f8c:	2902      	cmp	r1, #2
 8004f8e:	d104      	bne.n	8004f9a <microrl_insert_char+0x96>
			terminal_reset_cursor (pThis);
 8004f90:	30cc      	adds	r0, #204	; 0xcc
 8004f92:	f7ff fdc1 	bl	8004b18 <terminal_reset_cursor.isra.2>
			pThis->cursor = 0;
 8004f96:	2300      	movs	r3, #0
 8004f98:	e00c      	b.n	8004fb4 <microrl_insert_char+0xb0>
			return 1;
		} else if (pThis->escape_seq == _ESC_END) {
 8004f9a:	2903      	cmp	r1, #3
 8004f9c:	f040 80b2 	bne.w	8005104 <microrl_insert_char+0x200>
			terminal_move_cursor (pThis, pThis->cmdlen-pThis->cursor);
 8004fa0:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
 8004fa4:	f8d0 10bc 	ldr.w	r1, [r0, #188]	; 0xbc
 8004fa8:	30cc      	adds	r0, #204	; 0xcc
 8004faa:	1ac9      	subs	r1, r1, r3
 8004fac:	f7ff fdd4 	bl	8004b58 <terminal_move_cursor.isra.3>
			pThis->cursor = pThis->cmdlen;
 8004fb0:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 8004fb4:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
 8004fb8:	e0a4      	b.n	8005104 <microrl_insert_char+0x200>
	if (pThis->escape) {
		if (escape_process(pThis, ch))
			pThis->escape = 0;
	} else {
#endif
		switch (ch) {
 8004fba:	290b      	cmp	r1, #11
 8004fbc:	d02f      	beq.n	800501e <microrl_insert_char+0x11a>
 8004fbe:	dc0f      	bgt.n	8004fe0 <microrl_insert_char+0xdc>
 8004fc0:	2905      	cmp	r1, #5
 8004fc2:	d035      	beq.n	8005030 <microrl_insert_char+0x12c>
 8004fc4:	dc04      	bgt.n	8004fd0 <microrl_insert_char+0xcc>
 8004fc6:	2901      	cmp	r1, #1
 8004fc8:	d03d      	beq.n	8005046 <microrl_insert_char+0x142>
 8004fca:	2902      	cmp	r1, #2
 8004fcc:	d051      	beq.n	8005072 <microrl_insert_char+0x16e>
 8004fce:	e068      	b.n	80050a2 <microrl_insert_char+0x19e>
 8004fd0:	2908      	cmp	r1, #8
 8004fd2:	d05f      	beq.n	8005094 <microrl_insert_char+0x190>
 8004fd4:	290a      	cmp	r1, #10
 8004fd6:	f000 8097 	beq.w	8005108 <microrl_insert_char+0x204>
 8004fda:	2906      	cmp	r1, #6
 8004fdc:	d161      	bne.n	80050a2 <microrl_insert_char+0x19e>
 8004fde:	e038      	b.n	8005052 <microrl_insert_char+0x14e>
 8004fe0:	2910      	cmp	r1, #16
 8004fe2:	d053      	beq.n	800508c <microrl_insert_char+0x188>
 8004fe4:	dc05      	bgt.n	8004ff2 <microrl_insert_char+0xee>
 8004fe6:	290d      	cmp	r1, #13
 8004fe8:	d00a      	beq.n	8005000 <microrl_insert_char+0xfc>
 8004fea:	290e      	cmp	r1, #14
 8004fec:	d159      	bne.n	80050a2 <microrl_insert_char+0x19e>
#endif
			break;
			//-----------------------------------------------------
			case KEY_SO: //^N
#ifdef _USE_HISTORY
			hist_search (pThis, _HIST_DOWN);
 8004fee:	2101      	movs	r1, #1
 8004ff0:	e04d      	b.n	800508e <microrl_insert_char+0x18a>
	if (pThis->escape) {
		if (escape_process(pThis, ch))
			pThis->escape = 0;
	} else {
#endif
		switch (ch) {
 8004ff2:	291b      	cmp	r1, #27
 8004ff4:	d007      	beq.n	8005006 <microrl_insert_char+0x102>
 8004ff6:	297f      	cmp	r1, #127	; 0x7f
 8004ff8:	d04c      	beq.n	8005094 <microrl_insert_char+0x190>
 8004ffa:	2915      	cmp	r1, #21
 8004ffc:	d005      	beq.n	800500a <microrl_insert_char+0x106>
 8004ffe:	e050      	b.n	80050a2 <microrl_insert_char+0x19e>
			//-----------------------------------------------------
#ifdef _ENDL_CR
			case KEY_CR:
				new_line_handler(pThis);
 8005000:	f7ff fee4 	bl	8004dcc <new_line_handler>
			break;
 8005004:	e080      	b.n	8005108 <microrl_insert_char+0x204>
			break;
#endif
			//-----------------------------------------------------
			case KEY_ESC:
#ifdef _USE_ESC_SEQ
				pThis->escape = 1;
 8005006:	2301      	movs	r3, #1
 8005008:	e07d      	b.n	8005106 <microrl_insert_char+0x202>
#endif
			break;
			//-----------------------------------------------------
			case KEY_NAK: // ^U
					while (pThis->cursor > 0) {
 800500a:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
 800500e:	2a00      	cmp	r2, #0
 8005010:	dd03      	ble.n	800501a <microrl_insert_char+0x116>
					microrl_backspace (pThis);
 8005012:	4620      	mov	r0, r4
 8005014:	f7ff fe84 	bl	8004d20 <microrl_backspace>
 8005018:	e7f7      	b.n	800500a <microrl_insert_char+0x106>
				}
				terminal_print_line (pThis, 0, pThis->cursor);
 800501a:	2100      	movs	r1, #0
 800501c:	e06e      	b.n	80050fc <microrl_insert_char+0x1f8>
			break;
			//-----------------------------------------------------
			case KEY_VT:  // ^K
				pThis->print ("\033[K");
 800501e:	f8d0 30cc 	ldr.w	r3, [r0, #204]	; 0xcc
 8005022:	483a      	ldr	r0, [pc, #232]	; (800510c <microrl_insert_char+0x208>)
 8005024:	4798      	blx	r3
				pThis->cmdlen = pThis->cursor;
 8005026:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 800502a:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
			break;
 800502e:	e06b      	b.n	8005108 <microrl_insert_char+0x204>
			//-----------------------------------------------------
			case KEY_ENQ: // ^E
				terminal_move_cursor (pThis, pThis->cmdlen-pThis->cursor);
 8005030:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
 8005034:	f8d0 10bc 	ldr.w	r1, [r0, #188]	; 0xbc
 8005038:	30cc      	adds	r0, #204	; 0xcc
 800503a:	1ac9      	subs	r1, r1, r3
 800503c:	f7ff fd8c 	bl	8004b58 <terminal_move_cursor.isra.3>
				pThis->cursor = pThis->cmdlen;
 8005040:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 8005044:	e012      	b.n	800506c <microrl_insert_char+0x168>
			break;
			//-----------------------------------------------------
			case KEY_SOH: // ^A
				terminal_reset_cursor (pThis);
 8005046:	30cc      	adds	r0, #204	; 0xcc
 8005048:	f7ff fd66 	bl	8004b18 <terminal_reset_cursor.isra.2>
				pThis->cursor = 0;
 800504c:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
			break;
 8005050:	e05a      	b.n	8005108 <microrl_insert_char+0x204>
			//-----------------------------------------------------
			case KEY_ACK: // ^F
			if (pThis->cursor < pThis->cmdlen) {
 8005052:	f8d0 20c0 	ldr.w	r2, [r0, #192]	; 0xc0
 8005056:	f8d0 30bc 	ldr.w	r3, [r0, #188]	; 0xbc
 800505a:	429a      	cmp	r2, r3
 800505c:	da54      	bge.n	8005108 <microrl_insert_char+0x204>
				terminal_move_cursor (pThis, 1);
 800505e:	2101      	movs	r1, #1
 8005060:	30cc      	adds	r0, #204	; 0xcc
 8005062:	f7ff fd79 	bl	8004b58 <terminal_move_cursor.isra.3>
				pThis->cursor++;
 8005066:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 800506a:	3301      	adds	r3, #1
 800506c:	f8c4 30c0 	str.w	r3, [r4, #192]	; 0xc0
 8005070:	e04a      	b.n	8005108 <microrl_insert_char+0x204>
			}
			break;
			//-----------------------------------------------------
			case KEY_STX: // ^B
			if (pThis->cursor) {
 8005072:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
 8005076:	2b00      	cmp	r3, #0
 8005078:	d046      	beq.n	8005108 <microrl_insert_char+0x204>
				terminal_move_cursor (pThis, -1);
 800507a:	f04f 31ff 	mov.w	r1, #4294967295
 800507e:	30cc      	adds	r0, #204	; 0xcc
 8005080:	f7ff fd6a 	bl	8004b58 <terminal_move_cursor.isra.3>
				pThis->cursor--;
 8005084:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8005088:	3b01      	subs	r3, #1
 800508a:	e7ef      	b.n	800506c <microrl_insert_char+0x168>
			}
			break;
			//-----------------------------------------------------
			case KEY_DLE: //^P
#ifdef _USE_HISTORY
			hist_search (pThis, _HIST_UP);
 800508c:	4629      	mov	r1, r5
#endif
			break;
			//-----------------------------------------------------
			case KEY_SO: //^N
#ifdef _USE_HISTORY
			hist_search (pThis, _HIST_DOWN);
 800508e:	f7ff fdbb 	bl	8004c08 <hist_search>
#endif
			break;
 8005092:	e039      	b.n	8005108 <microrl_insert_char+0x204>
			//-----------------------------------------------------
			case KEY_DEL: // Backspace
			case KEY_BS: // ^U
				microrl_backspace (pThis);
 8005094:	4620      	mov	r0, r4
 8005096:	f7ff fe43 	bl	8004d20 <microrl_backspace>
				terminal_print_line (pThis, pThis->cursor, pThis->cursor);
 800509a:	f8d4 20c0 	ldr.w	r2, [r4, #192]	; 0xc0
 800509e:	4611      	mov	r1, r2
 80050a0:	e02c      	b.n	80050fc <microrl_insert_char+0x1f8>
				pThis->sigint();
			break;
#endif
			//-----------------------------------------------------
			default:
			if (((ch == ' ') && (pThis->cmdlen == 0)) || IS_CONTROL_CHAR(ch))
 80050a2:	2920      	cmp	r1, #32
 80050a4:	d103      	bne.n	80050ae <microrl_insert_char+0x1aa>
 80050a6:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 80050aa:	b913      	cbnz	r3, 80050b2 <microrl_insert_char+0x1ae>
 80050ac:	e02c      	b.n	8005108 <microrl_insert_char+0x204>
 80050ae:	291f      	cmp	r1, #31
 80050b0:	dd2a      	ble.n	8005108 <microrl_insert_char+0x204>
//*****************************************************************************
// insert len char of text at cursor position
static int microrl_insert_text (microrl_t * pThis, char * text, int len)
{
	int i;
	if (pThis->cmdlen + len < _COMMAND_LINE_LEN) {
 80050b2:	f8d4 20bc 	ldr.w	r2, [r4, #188]	; 0xbc
 80050b6:	2a63      	cmp	r2, #99	; 0x63
 80050b8:	dc26      	bgt.n	8005108 <microrl_insert_char+0x204>
		memmove (pThis->cmdline + pThis->cursor + len,
 80050ba:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
 80050be:	f104 0054 	add.w	r0, r4, #84	; 0x54
 80050c2:	1c4b      	adds	r3, r1, #1
 80050c4:	1a52      	subs	r2, r2, r1
 80050c6:	4401      	add	r1, r0
 80050c8:	4418      	add	r0, r3
 80050ca:	f000 f8de 	bl	800528a <memmove>
						 pThis->cmdline + pThis->cursor,
						 pThis->cmdlen - pThis->cursor);
		for (i = 0; i < len; i++) {
			pThis->cmdline [pThis->cursor + i] = text [i];
 80050ce:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80050d2:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
			if (pThis->cmdline [pThis->cursor + i] == ' ') {
 80050d6:	2a20      	cmp	r2, #32
 80050d8:	eb04 0301 	add.w	r3, r4, r1
				pThis->cmdline [pThis->cursor + i] = 0;
 80050dc:	bf08      	it	eq
 80050de:	2200      	moveq	r2, #0
 80050e0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
		}
		pThis->cursor += len;
		pThis->cmdlen += len;
 80050e4:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
			pThis->cmdline [pThis->cursor + i] = text [i];
			if (pThis->cmdline [pThis->cursor + i] == ' ') {
				pThis->cmdline [pThis->cursor + i] = 0;
			}
		}
		pThis->cursor += len;
 80050e8:	1c4a      	adds	r2, r1, #1
		pThis->cmdlen += len;
 80050ea:	3301      	adds	r3, #1
 80050ec:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
		pThis->cmdline [pThis->cmdlen] = '\0';
 80050f0:	2000      	movs	r0, #0
 80050f2:	4423      	add	r3, r4
			pThis->cmdline [pThis->cursor + i] = text [i];
			if (pThis->cmdline [pThis->cursor + i] == ' ') {
				pThis->cmdline [pThis->cursor + i] = 0;
			}
		}
		pThis->cursor += len;
 80050f4:	f8c4 20c0 	str.w	r2, [r4, #192]	; 0xc0
		pThis->cmdlen += len;
		pThis->cmdline [pThis->cmdlen] = '\0';
 80050f8:	f883 0054 	strb.w	r0, [r3, #84]	; 0x54
			//-----------------------------------------------------
			default:
			if (((ch == ' ') && (pThis->cmdlen == 0)) || IS_CONTROL_CHAR(ch))
				break;
			if (microrl_insert_text (pThis, (char*)&ch, 1))
				terminal_print_line (pThis, pThis->cursor-1, pThis->cursor);
 80050fc:	4620      	mov	r0, r4
 80050fe:	f7ff fd55 	bl	8004bac <terminal_print_line>
			break;
		}
#ifdef _USE_ESC_SEQ
	}
#endif
}
 8005102:	e001      	b.n	8005108 <microrl_insert_char+0x204>
void microrl_insert_char (microrl_t * pThis, int ch)
{
#ifdef _USE_ESC_SEQ
	if (pThis->escape) {
		if (escape_process(pThis, ch))
			pThis->escape = 0;
 8005104:	2300      	movs	r3, #0
 8005106:	7063      	strb	r3, [r4, #1]
			break;
		}
#ifdef _USE_ESC_SEQ
	}
#endif
}
 8005108:	b003      	add	sp, #12
 800510a:	bd30      	pop	{r4, r5, pc}
 800510c:	08008c26 	.word	0x08008c26

08005110 <print>:
	}
}

// print to stream callback
void print (const char * str)
{
 8005110:	b510      	push	{r4, lr}
 8005112:	4604      	mov	r4, r0
	CDC_Transmit_FS((uint8_t *)str, strlen(str));
 8005114:	f7fb f888 	bl	8000228 <strlen>
 8005118:	b281      	uxth	r1, r0
 800511a:	4620      	mov	r0, r4
 800511c:	f7ff fb40 	bl	80047a0 <CDC_Transmit_FS>
	vTaskDelay(1);
}
 8005120:	e8bd 4010 	ldmia.w	sp!, {r4, lr}

// print to stream callback
void print (const char * str)
{
	CDC_Transmit_FS((uint8_t *)str, strlen(str));
	vTaskDelay(1);
 8005124:	2001      	movs	r0, #1
 8005126:	f7fe bf8d 	b.w	8004044 <vTaskDelay>
	...

0800512c <ConsoleInput>:
//}

//*****************************************************************************
//	      USB
void ConsoleInput(uint8_t* Buf, uint32_t Len)
{
 800512c:	b573      	push	{r0, r1, r4, r5, r6, lr}
	uint32_t i;
	portBASE_TYPE xHigherPriorityTaskWoken;

	/* We have not woken a task at the start of the ISR. */
	xHigherPriorityTaskWoken = pdFALSE;
 800512e:	2300      	movs	r3, #0
 8005130:	9301      	str	r3, [sp, #4]

	if (xQueueCmdBuffer)
 8005132:	4b0c      	ldr	r3, [pc, #48]	; (8005164 <ConsoleInput+0x38>)
 8005134:	681a      	ldr	r2, [r3, #0]
 8005136:	461d      	mov	r5, r3
 8005138:	b932      	cbnz	r2, 8005148 <ConsoleInput+0x1c>

		}
	}

	/* Now the buffer is empty we can switch context if necessary. */
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800513a:	9b01      	ldr	r3, [sp, #4]
 800513c:	b183      	cbz	r3, 8005160 <ConsoleInput+0x34>
 800513e:	4b0a      	ldr	r3, [pc, #40]	; (8005168 <ConsoleInput+0x3c>)
 8005140:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005144:	601a      	str	r2, [r3, #0]
}
 8005146:	e00b      	b.n	8005160 <ConsoleInput+0x34>
 8005148:	4604      	mov	r4, r0
 800514a:	1846      	adds	r6, r0, r1
	/* We have not woken a task at the start of the ISR. */
	xHigherPriorityTaskWoken = pdFALSE;

	if (xQueueCmdBuffer)
	{
		for (i = 0; i < Len; i++)
 800514c:	42b4      	cmp	r4, r6
 800514e:	d0f4      	beq.n	800513a <ConsoleInput+0xe>
		{
			xQueueSendFromISR(xQueueCmdBuffer, &Buf[i], &xHigherPriorityTaskWoken);
 8005150:	4621      	mov	r1, r4
 8005152:	2300      	movs	r3, #0
 8005154:	aa01      	add	r2, sp, #4
 8005156:	6828      	ldr	r0, [r5, #0]
 8005158:	f7fe fc12 	bl	8003980 <xQueueGenericSendFromISR>
 800515c:	3401      	adds	r4, #1
 800515e:	e7f5      	b.n	800514c <ConsoleInput+0x20>
		}
	}

	/* Now the buffer is empty we can switch context if necessary. */
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
}
 8005160:	b002      	add	sp, #8
 8005162:	bd70      	pop	{r4, r5, r6, pc}
 8005164:	20003270 	.word	0x20003270
 8005168:	e000ed04 	.word	0xe000ed04

0800516c <consoleInit>:
//	CDC_Transmit_FS((uint8_t *)str, strlen(str));
//	vTaskDelay(1);
//}

void consoleInit(void)
{
 800516c:	b508      	push	{r3, lr}
	xQueueCmdBuffer = xQueueCreate(16, sizeof(char));
 800516e:	2200      	movs	r2, #0
 8005170:	2101      	movs	r1, #1
 8005172:	2010      	movs	r0, #16
 8005174:	f7fe fbde 	bl	8003934 <xQueueGenericCreate>
 8005178:	4b01      	ldr	r3, [pc, #4]	; (8005180 <consoleInit+0x14>)
 800517a:	6018      	str	r0, [r3, #0]
 800517c:	bd08      	pop	{r3, pc}
 800517e:	bf00      	nop
 8005180:	20003270 	.word	0x20003270

08005184 <microrl_terminalProcess>:

void microrl_terminalProcess()
{
	uint8_t ch;

	if (xQueueCmdBuffer)
 8005184:	4b09      	ldr	r3, [pc, #36]	; (80051ac <microrl_terminalProcess+0x28>)
{
	xQueueCmdBuffer = xQueueCreate(16, sizeof(char));
}

void microrl_terminalProcess()
{
 8005186:	b507      	push	{r0, r1, r2, lr}
	uint8_t ch;

	if (xQueueCmdBuffer)
 8005188:	6818      	ldr	r0, [r3, #0]
 800518a:	b160      	cbz	r0, 80051a6 <microrl_terminalProcess+0x22>
	{
		xQueueReceive(xQueueCmdBuffer, &ch, portMAX_DELAY);
 800518c:	2300      	movs	r3, #0
 800518e:	f10d 0107 	add.w	r1, sp, #7
 8005192:	f04f 32ff 	mov.w	r2, #4294967295
 8005196:	f7fe fc38 	bl	8003a0a <xQueueGenericReceive>
		microrl_insert_char (prl, (int)ch);
 800519a:	4b05      	ldr	r3, [pc, #20]	; (80051b0 <microrl_terminalProcess+0x2c>)
 800519c:	f89d 1007 	ldrb.w	r1, [sp, #7]
 80051a0:	6818      	ldr	r0, [r3, #0]
 80051a2:	f7ff feaf 	bl	8004f04 <microrl_insert_char>
	}
}
 80051a6:	b003      	add	sp, #12
 80051a8:	f85d fb04 	ldr.w	pc, [sp], #4
 80051ac:	20003270 	.word	0x20003270
 80051b0:	20000160 	.word	0x20000160

080051b4 <fc_printf>:
	CDC_Transmit_FS((uint8_t *)str, strlen(str));
	vTaskDelay(1);
}

int fc_printf(const char * fmt, ...)
{
 80051b4:	b40f      	push	{r0, r1, r2, r3}
 80051b6:	b507      	push	{r0, r1, r2, lr}
 80051b8:	a904      	add	r1, sp, #16
 80051ba:	f851 0b04 	ldr.w	r0, [r1], #4
	int n = 0;
    va_list va;

    va_start(va, fmt);
 80051be:	9101      	str	r1, [sp, #4]

	n = vprintf(fmt, va);
 80051c0:	f000 f8ac 	bl	800531c <vprintf>

    va_end(va);

    return n;
}
 80051c4:	b003      	add	sp, #12
 80051c6:	f85d eb04 	ldr.w	lr, [sp], #4
 80051ca:	b004      	add	sp, #16
 80051cc:	4770      	bx	lr
	...

080051d0 <consoleExecute>:

int consoleExecute(int argc, const char * const * argv)
{
 80051d0:	b570      	push	{r4, r5, r6, lr}
	int i;

	for(i = 0; i < _NUM_OF_CMD; i++)
	{
		if (strcasecmp(argv[0], cmd_keyworld[i].name) == 0)		//   
 80051d2:	680d      	ldr	r5, [r1, #0]

    return n;
}

int consoleExecute(int argc, const char * const * argv)
{
 80051d4:	4606      	mov	r6, r0
 80051d6:	460c      	mov	r4, r1
	int i;

	for(i = 0; i < _NUM_OF_CMD; i++)
	{
		if (strcasecmp(argv[0], cmd_keyworld[i].name) == 0)		//   
 80051d8:	4628      	mov	r0, r5
 80051da:	4907      	ldr	r1, [pc, #28]	; (80051f8 <consoleExecute+0x28>)
 80051dc:	f000 f878 	bl	80052d0 <strcasecmp>
 80051e0:	b120      	cbz	r0, 80051ec <consoleExecute+0x1c>
				cmd_keyworld[i].console_cmd(argc, argv);	//   
			return 0;
		}
	}

	fc_printf("Unknown command '%s'\n\r", argv[0]);
 80051e2:	4629      	mov	r1, r5
 80051e4:	4805      	ldr	r0, [pc, #20]	; (80051fc <consoleExecute+0x2c>)
 80051e6:	f7ff ffe5 	bl	80051b4 <fc_printf>
	return 0;
 80051ea:	e003      	b.n	80051f4 <consoleExecute+0x24>
	for(i = 0; i < _NUM_OF_CMD; i++)
	{
		if (strcasecmp(argv[0], cmd_keyworld[i].name) == 0)		//   
		{
			if (cmd_keyworld[i].console_cmd)
				cmd_keyworld[i].console_cmd(argc, argv);	//   
 80051ec:	4621      	mov	r1, r4
 80051ee:	4630      	mov	r0, r6
 80051f0:	f7ff fc66 	bl	8004ac0 <cmdHelp>
		}
	}

	fc_printf("Unknown command '%s'\n\r", argv[0]);
	return 0;
}
 80051f4:	2000      	movs	r0, #0
 80051f6:	bd70      	pop	{r4, r5, r6, pc}
 80051f8:	08008c1b 	.word	0x08008c1b
 80051fc:	08008c59 	.word	0x08008c59

08005200 <execute>:
//*****************************************************************************
// execute callback for microrl library
// do what you want here, but don't write to argv!!! read only!!
int execute (int argc, const char * const * argv)
{
	return consoleExecute(argc, argv);
 8005200:	f7ff bfe6 	b.w	80051d0 <consoleExecute>

08005204 <microrl_terminalInit>:
}

void microrl_terminalInit()
{
 8005204:	b510      	push	{r4, lr}
//	prv_registerBasicTerminalFuncs();

	microrl_init(prl, print); //     
 8005206:	4c05      	ldr	r4, [pc, #20]	; (800521c <microrl_terminalInit+0x18>)
 8005208:	4905      	ldr	r1, [pc, #20]	; (8005220 <microrl_terminalInit+0x1c>)
 800520a:	6820      	ldr	r0, [r4, #0]
 800520c:	f7ff fdb0 	bl	8004d70 <microrl_init>

	microrl_set_execute_callback (prl, execute);  //     ENTER
 8005210:	6820      	ldr	r0, [r4, #0]
 8005212:	4904      	ldr	r1, [pc, #16]	; (8005224 <microrl_terminalInit+0x20>)
	#endif

	#ifdef _USE_CTLR_C
	microrl_set_sigint_callback (prl, prv_sigint);
	#endif
}
 8005214:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
{
//	prv_registerBasicTerminalFuncs();

	microrl_init(prl, print); //     

	microrl_set_execute_callback (prl, execute);  //     ENTER
 8005218:	f7ff bdd4 	b.w	8004dc4 <microrl_set_execute_callback>
 800521c:	20000160 	.word	0x20000160
 8005220:	08005111 	.word	0x08005111
 8005224:	08005201 	.word	0x08005201

08005228 <__libc_init_array>:
 8005228:	4b0e      	ldr	r3, [pc, #56]	; (8005264 <__libc_init_array+0x3c>)
 800522a:	b570      	push	{r4, r5, r6, lr}
 800522c:	461e      	mov	r6, r3
 800522e:	4c0e      	ldr	r4, [pc, #56]	; (8005268 <__libc_init_array+0x40>)
 8005230:	2500      	movs	r5, #0
 8005232:	1ae4      	subs	r4, r4, r3
 8005234:	10a4      	asrs	r4, r4, #2
 8005236:	42a5      	cmp	r5, r4
 8005238:	d004      	beq.n	8005244 <__libc_init_array+0x1c>
 800523a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800523e:	4798      	blx	r3
 8005240:	3501      	adds	r5, #1
 8005242:	e7f8      	b.n	8005236 <__libc_init_array+0xe>
 8005244:	f003 fc98 	bl	8008b78 <_init>
 8005248:	4b08      	ldr	r3, [pc, #32]	; (800526c <__libc_init_array+0x44>)
 800524a:	4c09      	ldr	r4, [pc, #36]	; (8005270 <__libc_init_array+0x48>)
 800524c:	461e      	mov	r6, r3
 800524e:	1ae4      	subs	r4, r4, r3
 8005250:	10a4      	asrs	r4, r4, #2
 8005252:	2500      	movs	r5, #0
 8005254:	42a5      	cmp	r5, r4
 8005256:	d004      	beq.n	8005262 <__libc_init_array+0x3a>
 8005258:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800525c:	4798      	blx	r3
 800525e:	3501      	adds	r5, #1
 8005260:	e7f8      	b.n	8005254 <__libc_init_array+0x2c>
 8005262:	bd70      	pop	{r4, r5, r6, pc}
 8005264:	08008f4c 	.word	0x08008f4c
 8005268:	08008f4c 	.word	0x08008f4c
 800526c:	08008f4c 	.word	0x08008f4c
 8005270:	08008f50 	.word	0x08008f50

08005274 <memcpy>:
 8005274:	b510      	push	{r4, lr}
 8005276:	1e43      	subs	r3, r0, #1
 8005278:	440a      	add	r2, r1
 800527a:	4291      	cmp	r1, r2
 800527c:	d004      	beq.n	8005288 <memcpy+0x14>
 800527e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005282:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005286:	e7f8      	b.n	800527a <memcpy+0x6>
 8005288:	bd10      	pop	{r4, pc}

0800528a <memmove>:
 800528a:	4288      	cmp	r0, r1
 800528c:	b510      	push	{r4, lr}
 800528e:	eb01 0302 	add.w	r3, r1, r2
 8005292:	d801      	bhi.n	8005298 <memmove+0xe>
 8005294:	1e42      	subs	r2, r0, #1
 8005296:	e00b      	b.n	80052b0 <memmove+0x26>
 8005298:	4298      	cmp	r0, r3
 800529a:	d2fb      	bcs.n	8005294 <memmove+0xa>
 800529c:	1881      	adds	r1, r0, r2
 800529e:	1ad2      	subs	r2, r2, r3
 80052a0:	42d3      	cmn	r3, r2
 80052a2:	d004      	beq.n	80052ae <memmove+0x24>
 80052a4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80052a8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80052ac:	e7f8      	b.n	80052a0 <memmove+0x16>
 80052ae:	bd10      	pop	{r4, pc}
 80052b0:	4299      	cmp	r1, r3
 80052b2:	d004      	beq.n	80052be <memmove+0x34>
 80052b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80052b8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80052bc:	e7f8      	b.n	80052b0 <memmove+0x26>
 80052be:	bd10      	pop	{r4, pc}

080052c0 <memset>:
 80052c0:	4603      	mov	r3, r0
 80052c2:	4402      	add	r2, r0
 80052c4:	4293      	cmp	r3, r2
 80052c6:	d002      	beq.n	80052ce <memset+0xe>
 80052c8:	f803 1b01 	strb.w	r1, [r3], #1
 80052cc:	e7fa      	b.n	80052c4 <memset+0x4>
 80052ce:	4770      	bx	lr

080052d0 <strcasecmp>:
 80052d0:	4b0d      	ldr	r3, [pc, #52]	; (8005308 <strcasecmp+0x38>)
 80052d2:	b530      	push	{r4, r5, lr}
 80052d4:	681d      	ldr	r5, [r3, #0]
 80052d6:	f810 3b01 	ldrb.w	r3, [r0], #1
 80052da:	18ea      	adds	r2, r5, r3
 80052dc:	7852      	ldrb	r2, [r2, #1]
 80052de:	f002 0203 	and.w	r2, r2, #3
 80052e2:	2a01      	cmp	r2, #1
 80052e4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80052e8:	bf08      	it	eq
 80052ea:	3320      	addeq	r3, #32
 80052ec:	18ac      	adds	r4, r5, r2
 80052ee:	7864      	ldrb	r4, [r4, #1]
 80052f0:	f004 0403 	and.w	r4, r4, #3
 80052f4:	2c01      	cmp	r4, #1
 80052f6:	bf08      	it	eq
 80052f8:	3220      	addeq	r2, #32
 80052fa:	1a9b      	subs	r3, r3, r2
 80052fc:	d101      	bne.n	8005302 <strcasecmp+0x32>
 80052fe:	2a00      	cmp	r2, #0
 8005300:	d1e9      	bne.n	80052d6 <strcasecmp+0x6>
 8005302:	4618      	mov	r0, r3
 8005304:	bd30      	pop	{r4, r5, pc}
 8005306:	bf00      	nop
 8005308:	20000164 	.word	0x20000164

0800530c <strcpy>:
 800530c:	4603      	mov	r3, r0
 800530e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005312:	f803 2b01 	strb.w	r2, [r3], #1
 8005316:	2a00      	cmp	r2, #0
 8005318:	d1f9      	bne.n	800530e <strcpy+0x2>
 800531a:	4770      	bx	lr

0800531c <vprintf>:
 800531c:	4b09      	ldr	r3, [pc, #36]	; (8005344 <vprintf+0x28>)
 800531e:	b570      	push	{r4, r5, r6, lr}
 8005320:	681c      	ldr	r4, [r3, #0]
 8005322:	4605      	mov	r5, r0
 8005324:	460e      	mov	r6, r1
 8005326:	b124      	cbz	r4, 8005332 <vprintf+0x16>
 8005328:	69a3      	ldr	r3, [r4, #24]
 800532a:	b913      	cbnz	r3, 8005332 <vprintf+0x16>
 800532c:	4620      	mov	r0, r4
 800532e:	f000 f84b 	bl	80053c8 <__sinit>
 8005332:	4633      	mov	r3, r6
 8005334:	462a      	mov	r2, r5
 8005336:	68a1      	ldr	r1, [r4, #8]
 8005338:	4620      	mov	r0, r4
 800533a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800533e:	f000 bb45 	b.w	80059cc <_vfprintf_r>
 8005342:	bf00      	nop
 8005344:	20000258 	.word	0x20000258

08005348 <_cleanup_r>:
 8005348:	4901      	ldr	r1, [pc, #4]	; (8005350 <_cleanup_r+0x8>)
 800534a:	f000 b8af 	b.w	80054ac <_fwalk_reent>
 800534e:	bf00      	nop
 8005350:	08007781 	.word	0x08007781

08005354 <std.isra.0>:
 8005354:	b510      	push	{r4, lr}
 8005356:	4604      	mov	r4, r0
 8005358:	2300      	movs	r3, #0
 800535a:	6003      	str	r3, [r0, #0]
 800535c:	6043      	str	r3, [r0, #4]
 800535e:	6083      	str	r3, [r0, #8]
 8005360:	8181      	strh	r1, [r0, #12]
 8005362:	6643      	str	r3, [r0, #100]	; 0x64
 8005364:	81c2      	strh	r2, [r0, #14]
 8005366:	6103      	str	r3, [r0, #16]
 8005368:	6143      	str	r3, [r0, #20]
 800536a:	6183      	str	r3, [r0, #24]
 800536c:	4619      	mov	r1, r3
 800536e:	2208      	movs	r2, #8
 8005370:	305c      	adds	r0, #92	; 0x5c
 8005372:	f7ff ffa5 	bl	80052c0 <memset>
 8005376:	4b05      	ldr	r3, [pc, #20]	; (800538c <std.isra.0+0x38>)
 8005378:	6224      	str	r4, [r4, #32]
 800537a:	6263      	str	r3, [r4, #36]	; 0x24
 800537c:	4b04      	ldr	r3, [pc, #16]	; (8005390 <std.isra.0+0x3c>)
 800537e:	62a3      	str	r3, [r4, #40]	; 0x28
 8005380:	4b04      	ldr	r3, [pc, #16]	; (8005394 <std.isra.0+0x40>)
 8005382:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005384:	4b04      	ldr	r3, [pc, #16]	; (8005398 <std.isra.0+0x44>)
 8005386:	6323      	str	r3, [r4, #48]	; 0x30
 8005388:	bd10      	pop	{r4, pc}
 800538a:	bf00      	nop
 800538c:	08005945 	.word	0x08005945
 8005390:	08005967 	.word	0x08005967
 8005394:	0800599f 	.word	0x0800599f
 8005398:	080059c3 	.word	0x080059c3

0800539c <__sfmoreglue>:
 800539c:	b570      	push	{r4, r5, r6, lr}
 800539e:	2368      	movs	r3, #104	; 0x68
 80053a0:	1e4d      	subs	r5, r1, #1
 80053a2:	435d      	muls	r5, r3
 80053a4:	460e      	mov	r6, r1
 80053a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80053aa:	f000 f89d 	bl	80054e8 <_malloc_r>
 80053ae:	4604      	mov	r4, r0
 80053b0:	b140      	cbz	r0, 80053c4 <__sfmoreglue+0x28>
 80053b2:	2100      	movs	r1, #0
 80053b4:	e880 0042 	stmia.w	r0, {r1, r6}
 80053b8:	300c      	adds	r0, #12
 80053ba:	60a0      	str	r0, [r4, #8]
 80053bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80053c0:	f7ff ff7e 	bl	80052c0 <memset>
 80053c4:	4620      	mov	r0, r4
 80053c6:	bd70      	pop	{r4, r5, r6, pc}

080053c8 <__sinit>:
 80053c8:	6983      	ldr	r3, [r0, #24]
 80053ca:	b510      	push	{r4, lr}
 80053cc:	4604      	mov	r4, r0
 80053ce:	bb4b      	cbnz	r3, 8005424 <__sinit+0x5c>
 80053d0:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8
 80053d4:	f8c0 30dc 	str.w	r3, [r0, #220]	; 0xdc
 80053d8:	f8c0 30e0 	str.w	r3, [r0, #224]	; 0xe0
 80053dc:	4b12      	ldr	r3, [pc, #72]	; (8005428 <__sinit+0x60>)
 80053de:	4a13      	ldr	r2, [pc, #76]	; (800542c <__sinit+0x64>)
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	6282      	str	r2, [r0, #40]	; 0x28
 80053e4:	4298      	cmp	r0, r3
 80053e6:	bf04      	itt	eq
 80053e8:	2301      	moveq	r3, #1
 80053ea:	6183      	streq	r3, [r0, #24]
 80053ec:	f000 f820 	bl	8005430 <__sfp>
 80053f0:	6060      	str	r0, [r4, #4]
 80053f2:	4620      	mov	r0, r4
 80053f4:	f000 f81c 	bl	8005430 <__sfp>
 80053f8:	60a0      	str	r0, [r4, #8]
 80053fa:	4620      	mov	r0, r4
 80053fc:	f000 f818 	bl	8005430 <__sfp>
 8005400:	2200      	movs	r2, #0
 8005402:	60e0      	str	r0, [r4, #12]
 8005404:	2104      	movs	r1, #4
 8005406:	6860      	ldr	r0, [r4, #4]
 8005408:	f7ff ffa4 	bl	8005354 <std.isra.0>
 800540c:	2201      	movs	r2, #1
 800540e:	2109      	movs	r1, #9
 8005410:	68a0      	ldr	r0, [r4, #8]
 8005412:	f7ff ff9f 	bl	8005354 <std.isra.0>
 8005416:	2202      	movs	r2, #2
 8005418:	2112      	movs	r1, #18
 800541a:	68e0      	ldr	r0, [r4, #12]
 800541c:	f7ff ff9a 	bl	8005354 <std.isra.0>
 8005420:	2301      	movs	r3, #1
 8005422:	61a3      	str	r3, [r4, #24]
 8005424:	bd10      	pop	{r4, pc}
 8005426:	bf00      	nop
 8005428:	08008dd4 	.word	0x08008dd4
 800542c:	08005349 	.word	0x08005349

08005430 <__sfp>:
 8005430:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005432:	4b1c      	ldr	r3, [pc, #112]	; (80054a4 <__sfp+0x74>)
 8005434:	4607      	mov	r7, r0
 8005436:	681e      	ldr	r6, [r3, #0]
 8005438:	69b3      	ldr	r3, [r6, #24]
 800543a:	b913      	cbnz	r3, 8005442 <__sfp+0x12>
 800543c:	4630      	mov	r0, r6
 800543e:	f7ff ffc3 	bl	80053c8 <__sinit>
 8005442:	36d8      	adds	r6, #216	; 0xd8
 8005444:	68b4      	ldr	r4, [r6, #8]
 8005446:	6873      	ldr	r3, [r6, #4]
 8005448:	3b01      	subs	r3, #1
 800544a:	d404      	bmi.n	8005456 <__sfp+0x26>
 800544c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005450:	b17d      	cbz	r5, 8005472 <__sfp+0x42>
 8005452:	3468      	adds	r4, #104	; 0x68
 8005454:	e7f8      	b.n	8005448 <__sfp+0x18>
 8005456:	6833      	ldr	r3, [r6, #0]
 8005458:	b10b      	cbz	r3, 800545e <__sfp+0x2e>
 800545a:	6836      	ldr	r6, [r6, #0]
 800545c:	e7f2      	b.n	8005444 <__sfp+0x14>
 800545e:	2104      	movs	r1, #4
 8005460:	4638      	mov	r0, r7
 8005462:	f7ff ff9b 	bl	800539c <__sfmoreglue>
 8005466:	6030      	str	r0, [r6, #0]
 8005468:	2800      	cmp	r0, #0
 800546a:	d1f6      	bne.n	800545a <__sfp+0x2a>
 800546c:	230c      	movs	r3, #12
 800546e:	603b      	str	r3, [r7, #0]
 8005470:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005472:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005476:	81e3      	strh	r3, [r4, #14]
 8005478:	2301      	movs	r3, #1
 800547a:	81a3      	strh	r3, [r4, #12]
 800547c:	6665      	str	r5, [r4, #100]	; 0x64
 800547e:	6025      	str	r5, [r4, #0]
 8005480:	60a5      	str	r5, [r4, #8]
 8005482:	6065      	str	r5, [r4, #4]
 8005484:	6125      	str	r5, [r4, #16]
 8005486:	6165      	str	r5, [r4, #20]
 8005488:	61a5      	str	r5, [r4, #24]
 800548a:	2208      	movs	r2, #8
 800548c:	4629      	mov	r1, r5
 800548e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005492:	f7ff ff15 	bl	80052c0 <memset>
 8005496:	6365      	str	r5, [r4, #52]	; 0x34
 8005498:	63a5      	str	r5, [r4, #56]	; 0x38
 800549a:	64a5      	str	r5, [r4, #72]	; 0x48
 800549c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800549e:	4620      	mov	r0, r4
 80054a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80054a2:	bf00      	nop
 80054a4:	08008dd4 	.word	0x08008dd4

080054a8 <__sfp_lock_acquire>:
 80054a8:	4770      	bx	lr

080054aa <__sfp_lock_release>:
 80054aa:	4770      	bx	lr

080054ac <_fwalk_reent>:
 80054ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054b0:	4680      	mov	r8, r0
 80054b2:	4689      	mov	r9, r1
 80054b4:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 80054b8:	2600      	movs	r6, #0
 80054ba:	b194      	cbz	r4, 80054e2 <_fwalk_reent+0x36>
 80054bc:	68a5      	ldr	r5, [r4, #8]
 80054be:	6867      	ldr	r7, [r4, #4]
 80054c0:	3f01      	subs	r7, #1
 80054c2:	d40c      	bmi.n	80054de <_fwalk_reent+0x32>
 80054c4:	89ab      	ldrh	r3, [r5, #12]
 80054c6:	2b01      	cmp	r3, #1
 80054c8:	d907      	bls.n	80054da <_fwalk_reent+0x2e>
 80054ca:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80054ce:	3301      	adds	r3, #1
 80054d0:	d003      	beq.n	80054da <_fwalk_reent+0x2e>
 80054d2:	4629      	mov	r1, r5
 80054d4:	4640      	mov	r0, r8
 80054d6:	47c8      	blx	r9
 80054d8:	4306      	orrs	r6, r0
 80054da:	3568      	adds	r5, #104	; 0x68
 80054dc:	e7f0      	b.n	80054c0 <_fwalk_reent+0x14>
 80054de:	6824      	ldr	r4, [r4, #0]
 80054e0:	e7eb      	b.n	80054ba <_fwalk_reent+0xe>
 80054e2:	4630      	mov	r0, r6
 80054e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080054e8 <_malloc_r>:
 80054e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80054ec:	f101 040b 	add.w	r4, r1, #11
 80054f0:	2c16      	cmp	r4, #22
 80054f2:	b085      	sub	sp, #20
 80054f4:	4681      	mov	r9, r0
 80054f6:	d903      	bls.n	8005500 <_malloc_r+0x18>
 80054f8:	f034 0407 	bics.w	r4, r4, #7
 80054fc:	d501      	bpl.n	8005502 <_malloc_r+0x1a>
 80054fe:	e002      	b.n	8005506 <_malloc_r+0x1e>
 8005500:	2410      	movs	r4, #16
 8005502:	428c      	cmp	r4, r1
 8005504:	d203      	bcs.n	800550e <_malloc_r+0x26>
 8005506:	230c      	movs	r3, #12
 8005508:	f8c9 3000 	str.w	r3, [r9]
 800550c:	e1e7      	b.n	80058de <_malloc_r+0x3f6>
 800550e:	4648      	mov	r0, r9
 8005510:	f000 fa06 	bl	8005920 <__malloc_lock>
 8005514:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8005518:	4d9d      	ldr	r5, [pc, #628]	; (8005790 <_malloc_r+0x2a8>)
 800551a:	d217      	bcs.n	800554c <_malloc_r+0x64>
 800551c:	f104 0208 	add.w	r2, r4, #8
 8005520:	442a      	add	r2, r5
 8005522:	6856      	ldr	r6, [r2, #4]
 8005524:	f1a2 0108 	sub.w	r1, r2, #8
 8005528:	428e      	cmp	r6, r1
 800552a:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 800552e:	d102      	bne.n	8005536 <_malloc_r+0x4e>
 8005530:	68d6      	ldr	r6, [r2, #12]
 8005532:	42b2      	cmp	r2, r6
 8005534:	d008      	beq.n	8005548 <_malloc_r+0x60>
 8005536:	6873      	ldr	r3, [r6, #4]
 8005538:	68f2      	ldr	r2, [r6, #12]
 800553a:	68b1      	ldr	r1, [r6, #8]
 800553c:	f023 0303 	bic.w	r3, r3, #3
 8005540:	60ca      	str	r2, [r1, #12]
 8005542:	4433      	add	r3, r6
 8005544:	6091      	str	r1, [r2, #8]
 8005546:	e02f      	b.n	80055a8 <_malloc_r+0xc0>
 8005548:	3302      	adds	r3, #2
 800554a:	e03d      	b.n	80055c8 <_malloc_r+0xe0>
 800554c:	0a63      	lsrs	r3, r4, #9
 800554e:	d01a      	beq.n	8005586 <_malloc_r+0x9e>
 8005550:	2b04      	cmp	r3, #4
 8005552:	d802      	bhi.n	800555a <_malloc_r+0x72>
 8005554:	09a3      	lsrs	r3, r4, #6
 8005556:	3338      	adds	r3, #56	; 0x38
 8005558:	e018      	b.n	800558c <_malloc_r+0xa4>
 800555a:	2b14      	cmp	r3, #20
 800555c:	d801      	bhi.n	8005562 <_malloc_r+0x7a>
 800555e:	335b      	adds	r3, #91	; 0x5b
 8005560:	e014      	b.n	800558c <_malloc_r+0xa4>
 8005562:	2b54      	cmp	r3, #84	; 0x54
 8005564:	d802      	bhi.n	800556c <_malloc_r+0x84>
 8005566:	0b23      	lsrs	r3, r4, #12
 8005568:	336e      	adds	r3, #110	; 0x6e
 800556a:	e00f      	b.n	800558c <_malloc_r+0xa4>
 800556c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8005570:	d802      	bhi.n	8005578 <_malloc_r+0x90>
 8005572:	0be3      	lsrs	r3, r4, #15
 8005574:	3377      	adds	r3, #119	; 0x77
 8005576:	e009      	b.n	800558c <_malloc_r+0xa4>
 8005578:	f240 5254 	movw	r2, #1364	; 0x554
 800557c:	4293      	cmp	r3, r2
 800557e:	d804      	bhi.n	800558a <_malloc_r+0xa2>
 8005580:	0ca3      	lsrs	r3, r4, #18
 8005582:	337c      	adds	r3, #124	; 0x7c
 8005584:	e002      	b.n	800558c <_malloc_r+0xa4>
 8005586:	233f      	movs	r3, #63	; 0x3f
 8005588:	e000      	b.n	800558c <_malloc_r+0xa4>
 800558a:	237e      	movs	r3, #126	; 0x7e
 800558c:	1c5a      	adds	r2, r3, #1
 800558e:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 8005592:	f1a2 0008 	sub.w	r0, r2, #8
 8005596:	6856      	ldr	r6, [r2, #4]
 8005598:	e00c      	b.n	80055b4 <_malloc_r+0xcc>
 800559a:	2900      	cmp	r1, #0
 800559c:	68f1      	ldr	r1, [r6, #12]
 800559e:	db08      	blt.n	80055b2 <_malloc_r+0xca>
 80055a0:	68b3      	ldr	r3, [r6, #8]
 80055a2:	60d9      	str	r1, [r3, #12]
 80055a4:	608b      	str	r3, [r1, #8]
 80055a6:	18b3      	adds	r3, r6, r2
 80055a8:	685a      	ldr	r2, [r3, #4]
 80055aa:	f042 0201 	orr.w	r2, r2, #1
 80055ae:	605a      	str	r2, [r3, #4]
 80055b0:	e1a0      	b.n	80058f4 <_malloc_r+0x40c>
 80055b2:	460e      	mov	r6, r1
 80055b4:	4286      	cmp	r6, r0
 80055b6:	d006      	beq.n	80055c6 <_malloc_r+0xde>
 80055b8:	6872      	ldr	r2, [r6, #4]
 80055ba:	f022 0203 	bic.w	r2, r2, #3
 80055be:	1b11      	subs	r1, r2, r4
 80055c0:	290f      	cmp	r1, #15
 80055c2:	ddea      	ble.n	800559a <_malloc_r+0xb2>
 80055c4:	3b01      	subs	r3, #1
 80055c6:	3301      	adds	r3, #1
 80055c8:	4a71      	ldr	r2, [pc, #452]	; (8005790 <_malloc_r+0x2a8>)
 80055ca:	692e      	ldr	r6, [r5, #16]
 80055cc:	f102 0708 	add.w	r7, r2, #8
 80055d0:	42be      	cmp	r6, r7
 80055d2:	4639      	mov	r1, r7
 80055d4:	d079      	beq.n	80056ca <_malloc_r+0x1e2>
 80055d6:	6870      	ldr	r0, [r6, #4]
 80055d8:	f020 0003 	bic.w	r0, r0, #3
 80055dc:	ebc4 0e00 	rsb	lr, r4, r0
 80055e0:	f1be 0f0f 	cmp.w	lr, #15
 80055e4:	dd0d      	ble.n	8005602 <_malloc_r+0x11a>
 80055e6:	1933      	adds	r3, r6, r4
 80055e8:	f044 0401 	orr.w	r4, r4, #1
 80055ec:	6074      	str	r4, [r6, #4]
 80055ee:	6153      	str	r3, [r2, #20]
 80055f0:	6113      	str	r3, [r2, #16]
 80055f2:	f04e 0201 	orr.w	r2, lr, #1
 80055f6:	60df      	str	r7, [r3, #12]
 80055f8:	609f      	str	r7, [r3, #8]
 80055fa:	605a      	str	r2, [r3, #4]
 80055fc:	f843 e00e 	str.w	lr, [r3, lr]
 8005600:	e178      	b.n	80058f4 <_malloc_r+0x40c>
 8005602:	f1be 0f00 	cmp.w	lr, #0
 8005606:	6157      	str	r7, [r2, #20]
 8005608:	6117      	str	r7, [r2, #16]
 800560a:	db05      	blt.n	8005618 <_malloc_r+0x130>
 800560c:	4430      	add	r0, r6
 800560e:	6843      	ldr	r3, [r0, #4]
 8005610:	f043 0301 	orr.w	r3, r3, #1
 8005614:	6043      	str	r3, [r0, #4]
 8005616:	e16d      	b.n	80058f4 <_malloc_r+0x40c>
 8005618:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800561c:	d215      	bcs.n	800564a <_malloc_r+0x162>
 800561e:	08c0      	lsrs	r0, r0, #3
 8005620:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 8005624:	2701      	movs	r7, #1
 8005626:	fa07 fe0e 	lsl.w	lr, r7, lr
 800562a:	6857      	ldr	r7, [r2, #4]
 800562c:	3001      	adds	r0, #1
 800562e:	ea4e 0707 	orr.w	r7, lr, r7
 8005632:	6057      	str	r7, [r2, #4]
 8005634:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 8005638:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 800563c:	3f08      	subs	r7, #8
 800563e:	60f7      	str	r7, [r6, #12]
 8005640:	f8c6 e008 	str.w	lr, [r6, #8]
 8005644:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 8005648:	e03d      	b.n	80056c6 <_malloc_r+0x1de>
 800564a:	0a42      	lsrs	r2, r0, #9
 800564c:	2a04      	cmp	r2, #4
 800564e:	d802      	bhi.n	8005656 <_malloc_r+0x16e>
 8005650:	0982      	lsrs	r2, r0, #6
 8005652:	3238      	adds	r2, #56	; 0x38
 8005654:	e015      	b.n	8005682 <_malloc_r+0x19a>
 8005656:	2a14      	cmp	r2, #20
 8005658:	d801      	bhi.n	800565e <_malloc_r+0x176>
 800565a:	325b      	adds	r2, #91	; 0x5b
 800565c:	e011      	b.n	8005682 <_malloc_r+0x19a>
 800565e:	2a54      	cmp	r2, #84	; 0x54
 8005660:	d802      	bhi.n	8005668 <_malloc_r+0x180>
 8005662:	0b02      	lsrs	r2, r0, #12
 8005664:	326e      	adds	r2, #110	; 0x6e
 8005666:	e00c      	b.n	8005682 <_malloc_r+0x19a>
 8005668:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800566c:	d802      	bhi.n	8005674 <_malloc_r+0x18c>
 800566e:	0bc2      	lsrs	r2, r0, #15
 8005670:	3277      	adds	r2, #119	; 0x77
 8005672:	e006      	b.n	8005682 <_malloc_r+0x19a>
 8005674:	f240 5754 	movw	r7, #1364	; 0x554
 8005678:	42ba      	cmp	r2, r7
 800567a:	bf9a      	itte	ls
 800567c:	0c82      	lsrls	r2, r0, #18
 800567e:	327c      	addls	r2, #124	; 0x7c
 8005680:	227e      	movhi	r2, #126	; 0x7e
 8005682:	1c57      	adds	r7, r2, #1
 8005684:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8005688:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800568c:	45be      	cmp	lr, r7
 800568e:	f8df c100 	ldr.w	ip, [pc, #256]	; 8005790 <_malloc_r+0x2a8>
 8005692:	d10d      	bne.n	80056b0 <_malloc_r+0x1c8>
 8005694:	2001      	movs	r0, #1
 8005696:	1092      	asrs	r2, r2, #2
 8005698:	fa00 f202 	lsl.w	r2, r0, r2
 800569c:	f8dc 0004 	ldr.w	r0, [ip, #4]
 80056a0:	4310      	orrs	r0, r2
 80056a2:	f8cc 0004 	str.w	r0, [ip, #4]
 80056a6:	4672      	mov	r2, lr
 80056a8:	e009      	b.n	80056be <_malloc_r+0x1d6>
 80056aa:	68bf      	ldr	r7, [r7, #8]
 80056ac:	45be      	cmp	lr, r7
 80056ae:	d004      	beq.n	80056ba <_malloc_r+0x1d2>
 80056b0:	687a      	ldr	r2, [r7, #4]
 80056b2:	f022 0203 	bic.w	r2, r2, #3
 80056b6:	4290      	cmp	r0, r2
 80056b8:	d3f7      	bcc.n	80056aa <_malloc_r+0x1c2>
 80056ba:	46be      	mov	lr, r7
 80056bc:	68fa      	ldr	r2, [r7, #12]
 80056be:	60f2      	str	r2, [r6, #12]
 80056c0:	f8c6 e008 	str.w	lr, [r6, #8]
 80056c4:	6096      	str	r6, [r2, #8]
 80056c6:	f8ce 600c 	str.w	r6, [lr, #12]
 80056ca:	2001      	movs	r0, #1
 80056cc:	109a      	asrs	r2, r3, #2
 80056ce:	fa00 f202 	lsl.w	r2, r0, r2
 80056d2:	6868      	ldr	r0, [r5, #4]
 80056d4:	4282      	cmp	r2, r0
 80056d6:	d85d      	bhi.n	8005794 <_malloc_r+0x2ac>
 80056d8:	4202      	tst	r2, r0
 80056da:	d106      	bne.n	80056ea <_malloc_r+0x202>
 80056dc:	f023 0303 	bic.w	r3, r3, #3
 80056e0:	0052      	lsls	r2, r2, #1
 80056e2:	4202      	tst	r2, r0
 80056e4:	f103 0304 	add.w	r3, r3, #4
 80056e8:	d0fa      	beq.n	80056e0 <_malloc_r+0x1f8>
 80056ea:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 80056ee:	46c2      	mov	sl, r8
 80056f0:	469c      	mov	ip, r3
 80056f2:	f8da 600c 	ldr.w	r6, [sl, #12]
 80056f6:	4556      	cmp	r6, sl
 80056f8:	d02c      	beq.n	8005754 <_malloc_r+0x26c>
 80056fa:	6870      	ldr	r0, [r6, #4]
 80056fc:	68f7      	ldr	r7, [r6, #12]
 80056fe:	f020 0003 	bic.w	r0, r0, #3
 8005702:	ebc4 0e00 	rsb	lr, r4, r0
 8005706:	f1be 0f0f 	cmp.w	lr, #15
 800570a:	dd11      	ble.n	8005730 <_malloc_r+0x248>
 800570c:	1933      	adds	r3, r6, r4
 800570e:	f044 0401 	orr.w	r4, r4, #1
 8005712:	6074      	str	r4, [r6, #4]
 8005714:	f856 2f08 	ldr.w	r2, [r6, #8]!
 8005718:	60d7      	str	r7, [r2, #12]
 800571a:	60ba      	str	r2, [r7, #8]
 800571c:	f04e 0201 	orr.w	r2, lr, #1
 8005720:	616b      	str	r3, [r5, #20]
 8005722:	612b      	str	r3, [r5, #16]
 8005724:	60d9      	str	r1, [r3, #12]
 8005726:	6099      	str	r1, [r3, #8]
 8005728:	605a      	str	r2, [r3, #4]
 800572a:	f843 e00e 	str.w	lr, [r3, lr]
 800572e:	e00b      	b.n	8005748 <_malloc_r+0x260>
 8005730:	f1be 0f00 	cmp.w	lr, #0
 8005734:	db0c      	blt.n	8005750 <_malloc_r+0x268>
 8005736:	1833      	adds	r3, r6, r0
 8005738:	685a      	ldr	r2, [r3, #4]
 800573a:	f042 0201 	orr.w	r2, r2, #1
 800573e:	605a      	str	r2, [r3, #4]
 8005740:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8005744:	60df      	str	r7, [r3, #12]
 8005746:	60bb      	str	r3, [r7, #8]
 8005748:	4648      	mov	r0, r9
 800574a:	f000 f8ea 	bl	8005922 <__malloc_unlock>
 800574e:	e0d5      	b.n	80058fc <_malloc_r+0x414>
 8005750:	463e      	mov	r6, r7
 8005752:	e7d0      	b.n	80056f6 <_malloc_r+0x20e>
 8005754:	f10c 0c01 	add.w	ip, ip, #1
 8005758:	f01c 0f03 	tst.w	ip, #3
 800575c:	f10a 0a08 	add.w	sl, sl, #8
 8005760:	d1c7      	bne.n	80056f2 <_malloc_r+0x20a>
 8005762:	0798      	lsls	r0, r3, #30
 8005764:	d104      	bne.n	8005770 <_malloc_r+0x288>
 8005766:	686b      	ldr	r3, [r5, #4]
 8005768:	ea23 0302 	bic.w	r3, r3, r2
 800576c:	606b      	str	r3, [r5, #4]
 800576e:	e004      	b.n	800577a <_malloc_r+0x292>
 8005770:	f858 0908 	ldr.w	r0, [r8], #-8
 8005774:	3b01      	subs	r3, #1
 8005776:	4580      	cmp	r8, r0
 8005778:	d0f3      	beq.n	8005762 <_malloc_r+0x27a>
 800577a:	6868      	ldr	r0, [r5, #4]
 800577c:	0052      	lsls	r2, r2, #1
 800577e:	4282      	cmp	r2, r0
 8005780:	d808      	bhi.n	8005794 <_malloc_r+0x2ac>
 8005782:	b13a      	cbz	r2, 8005794 <_malloc_r+0x2ac>
 8005784:	4663      	mov	r3, ip
 8005786:	4202      	tst	r2, r0
 8005788:	d1af      	bne.n	80056ea <_malloc_r+0x202>
 800578a:	3304      	adds	r3, #4
 800578c:	0052      	lsls	r2, r2, #1
 800578e:	e7fa      	b.n	8005786 <_malloc_r+0x29e>
 8005790:	2000025c 	.word	0x2000025c
 8005794:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8005798:	f8db 6004 	ldr.w	r6, [fp, #4]
 800579c:	f026 0603 	bic.w	r6, r6, #3
 80057a0:	42b4      	cmp	r4, r6
 80057a2:	d803      	bhi.n	80057ac <_malloc_r+0x2c4>
 80057a4:	1b33      	subs	r3, r6, r4
 80057a6:	2b0f      	cmp	r3, #15
 80057a8:	f300 809b 	bgt.w	80058e2 <_malloc_r+0x3fa>
 80057ac:	4a55      	ldr	r2, [pc, #340]	; (8005904 <_malloc_r+0x41c>)
 80057ae:	4956      	ldr	r1, [pc, #344]	; (8005908 <_malloc_r+0x420>)
 80057b0:	6812      	ldr	r2, [r2, #0]
 80057b2:	6808      	ldr	r0, [r1, #0]
 80057b4:	f102 0810 	add.w	r8, r2, #16
 80057b8:	4a54      	ldr	r2, [pc, #336]	; (800590c <_malloc_r+0x424>)
 80057ba:	3001      	adds	r0, #1
 80057bc:	9101      	str	r1, [sp, #4]
 80057be:	44a0      	add	r8, r4
 80057c0:	bf1f      	itttt	ne
 80057c2:	f102 31ff 	addne.w	r1, r2, #4294967295
 80057c6:	4488      	addne	r8, r1
 80057c8:	4251      	negne	r1, r2
 80057ca:	ea01 0808 	andne.w	r8, r1, r8
 80057ce:	eb0b 0306 	add.w	r3, fp, r6
 80057d2:	4641      	mov	r1, r8
 80057d4:	4648      	mov	r0, r9
 80057d6:	9203      	str	r2, [sp, #12]
 80057d8:	9302      	str	r3, [sp, #8]
 80057da:	f000 f8a3 	bl	8005924 <_sbrk_r>
 80057de:	1c42      	adds	r2, r0, #1
 80057e0:	4607      	mov	r7, r0
 80057e2:	d06f      	beq.n	80058c4 <_malloc_r+0x3dc>
 80057e4:	9b02      	ldr	r3, [sp, #8]
 80057e6:	9a03      	ldr	r2, [sp, #12]
 80057e8:	4283      	cmp	r3, r0
 80057ea:	d901      	bls.n	80057f0 <_malloc_r+0x308>
 80057ec:	45ab      	cmp	fp, r5
 80057ee:	d169      	bne.n	80058c4 <_malloc_r+0x3dc>
 80057f0:	f8df a124 	ldr.w	sl, [pc, #292]	; 8005918 <_malloc_r+0x430>
 80057f4:	42bb      	cmp	r3, r7
 80057f6:	f8da 0000 	ldr.w	r0, [sl]
 80057fa:	f8df c120 	ldr.w	ip, [pc, #288]	; 800591c <_malloc_r+0x434>
 80057fe:	4440      	add	r0, r8
 8005800:	f8ca 0000 	str.w	r0, [sl]
 8005804:	d108      	bne.n	8005818 <_malloc_r+0x330>
 8005806:	ea13 0f0c 	tst.w	r3, ip
 800580a:	d105      	bne.n	8005818 <_malloc_r+0x330>
 800580c:	68ab      	ldr	r3, [r5, #8]
 800580e:	4446      	add	r6, r8
 8005810:	f046 0601 	orr.w	r6, r6, #1
 8005814:	605e      	str	r6, [r3, #4]
 8005816:	e049      	b.n	80058ac <_malloc_r+0x3c4>
 8005818:	9901      	ldr	r1, [sp, #4]
 800581a:	f8d1 e000 	ldr.w	lr, [r1]
 800581e:	f1be 3fff 	cmp.w	lr, #4294967295
 8005822:	bf15      	itete	ne
 8005824:	1afb      	subne	r3, r7, r3
 8005826:	4b38      	ldreq	r3, [pc, #224]	; (8005908 <_malloc_r+0x420>)
 8005828:	181b      	addne	r3, r3, r0
 800582a:	601f      	streq	r7, [r3, #0]
 800582c:	bf18      	it	ne
 800582e:	f8ca 3000 	strne.w	r3, [sl]
 8005832:	f017 0307 	ands.w	r3, r7, #7
 8005836:	bf1c      	itt	ne
 8005838:	f1c3 0308 	rsbne	r3, r3, #8
 800583c:	18ff      	addne	r7, r7, r3
 800583e:	44b8      	add	r8, r7
 8005840:	441a      	add	r2, r3
 8005842:	ea08 080c 	and.w	r8, r8, ip
 8005846:	ebc8 0802 	rsb	r8, r8, r2
 800584a:	4641      	mov	r1, r8
 800584c:	4648      	mov	r0, r9
 800584e:	f000 f869 	bl	8005924 <_sbrk_r>
 8005852:	1c43      	adds	r3, r0, #1
 8005854:	bf04      	itt	eq
 8005856:	4638      	moveq	r0, r7
 8005858:	f04f 0800 	moveq.w	r8, #0
 800585c:	f8da 3000 	ldr.w	r3, [sl]
 8005860:	1bc2      	subs	r2, r0, r7
 8005862:	4442      	add	r2, r8
 8005864:	4443      	add	r3, r8
 8005866:	f042 0201 	orr.w	r2, r2, #1
 800586a:	45ab      	cmp	fp, r5
 800586c:	60af      	str	r7, [r5, #8]
 800586e:	f8ca 3000 	str.w	r3, [sl]
 8005872:	607a      	str	r2, [r7, #4]
 8005874:	d01a      	beq.n	80058ac <_malloc_r+0x3c4>
 8005876:	2e0f      	cmp	r6, #15
 8005878:	d802      	bhi.n	8005880 <_malloc_r+0x398>
 800587a:	2301      	movs	r3, #1
 800587c:	607b      	str	r3, [r7, #4]
 800587e:	e021      	b.n	80058c4 <_malloc_r+0x3dc>
 8005880:	f8db 3004 	ldr.w	r3, [fp, #4]
 8005884:	3e0c      	subs	r6, #12
 8005886:	f026 0607 	bic.w	r6, r6, #7
 800588a:	f003 0301 	and.w	r3, r3, #1
 800588e:	4333      	orrs	r3, r6
 8005890:	f8cb 3004 	str.w	r3, [fp, #4]
 8005894:	2205      	movs	r2, #5
 8005896:	eb0b 0306 	add.w	r3, fp, r6
 800589a:	2e0f      	cmp	r6, #15
 800589c:	605a      	str	r2, [r3, #4]
 800589e:	609a      	str	r2, [r3, #8]
 80058a0:	d904      	bls.n	80058ac <_malloc_r+0x3c4>
 80058a2:	f10b 0108 	add.w	r1, fp, #8
 80058a6:	4648      	mov	r0, r9
 80058a8:	f002 f8cc 	bl	8007a44 <_free_r>
 80058ac:	4a18      	ldr	r2, [pc, #96]	; (8005910 <_malloc_r+0x428>)
 80058ae:	f8da 3000 	ldr.w	r3, [sl]
 80058b2:	6811      	ldr	r1, [r2, #0]
 80058b4:	428b      	cmp	r3, r1
 80058b6:	bf88      	it	hi
 80058b8:	6013      	strhi	r3, [r2, #0]
 80058ba:	4a16      	ldr	r2, [pc, #88]	; (8005914 <_malloc_r+0x42c>)
 80058bc:	6811      	ldr	r1, [r2, #0]
 80058be:	428b      	cmp	r3, r1
 80058c0:	bf88      	it	hi
 80058c2:	6013      	strhi	r3, [r2, #0]
 80058c4:	68ab      	ldr	r3, [r5, #8]
 80058c6:	685a      	ldr	r2, [r3, #4]
 80058c8:	f022 0203 	bic.w	r2, r2, #3
 80058cc:	4294      	cmp	r4, r2
 80058ce:	eba2 0304 	sub.w	r3, r2, r4
 80058d2:	d801      	bhi.n	80058d8 <_malloc_r+0x3f0>
 80058d4:	2b0f      	cmp	r3, #15
 80058d6:	dc04      	bgt.n	80058e2 <_malloc_r+0x3fa>
 80058d8:	4648      	mov	r0, r9
 80058da:	f000 f822 	bl	8005922 <__malloc_unlock>
 80058de:	2600      	movs	r6, #0
 80058e0:	e00c      	b.n	80058fc <_malloc_r+0x414>
 80058e2:	68ae      	ldr	r6, [r5, #8]
 80058e4:	f044 0201 	orr.w	r2, r4, #1
 80058e8:	f043 0301 	orr.w	r3, r3, #1
 80058ec:	4434      	add	r4, r6
 80058ee:	6072      	str	r2, [r6, #4]
 80058f0:	60ac      	str	r4, [r5, #8]
 80058f2:	6063      	str	r3, [r4, #4]
 80058f4:	4648      	mov	r0, r9
 80058f6:	f000 f814 	bl	8005922 <__malloc_unlock>
 80058fa:	3608      	adds	r6, #8
 80058fc:	4630      	mov	r0, r6
 80058fe:	b005      	add	sp, #20
 8005900:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005904:	2000327c 	.word	0x2000327c
 8005908:	20000668 	.word	0x20000668
 800590c:	00000080 	.word	0x00000080
 8005910:	20003278 	.word	0x20003278
 8005914:	20003274 	.word	0x20003274
 8005918:	20003280 	.word	0x20003280
 800591c:	0000007f 	.word	0x0000007f

08005920 <__malloc_lock>:
 8005920:	4770      	bx	lr

08005922 <__malloc_unlock>:
 8005922:	4770      	bx	lr

08005924 <_sbrk_r>:
 8005924:	b538      	push	{r3, r4, r5, lr}
 8005926:	4c06      	ldr	r4, [pc, #24]	; (8005940 <_sbrk_r+0x1c>)
 8005928:	2300      	movs	r3, #0
 800592a:	4605      	mov	r5, r0
 800592c:	4608      	mov	r0, r1
 800592e:	6023      	str	r3, [r4, #0]
 8005930:	f7fe fe92 	bl	8004658 <_sbrk>
 8005934:	1c43      	adds	r3, r0, #1
 8005936:	d102      	bne.n	800593e <_sbrk_r+0x1a>
 8005938:	6823      	ldr	r3, [r4, #0]
 800593a:	b103      	cbz	r3, 800593e <_sbrk_r+0x1a>
 800593c:	602b      	str	r3, [r5, #0]
 800593e:	bd38      	pop	{r3, r4, r5, pc}
 8005940:	20003c4c 	.word	0x20003c4c

08005944 <__sread>:
 8005944:	b510      	push	{r4, lr}
 8005946:	460c      	mov	r4, r1
 8005948:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800594c:	f002 fcac 	bl	80082a8 <_read_r>
 8005950:	2800      	cmp	r0, #0
 8005952:	bfab      	itete	ge
 8005954:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005956:	89a3      	ldrhlt	r3, [r4, #12]
 8005958:	181b      	addge	r3, r3, r0
 800595a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800595e:	bfac      	ite	ge
 8005960:	6563      	strge	r3, [r4, #84]	; 0x54
 8005962:	81a3      	strhlt	r3, [r4, #12]
 8005964:	bd10      	pop	{r4, pc}

08005966 <__swrite>:
 8005966:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800596a:	461f      	mov	r7, r3
 800596c:	898b      	ldrh	r3, [r1, #12]
 800596e:	4605      	mov	r5, r0
 8005970:	05db      	lsls	r3, r3, #23
 8005972:	460c      	mov	r4, r1
 8005974:	4616      	mov	r6, r2
 8005976:	d505      	bpl.n	8005984 <__swrite+0x1e>
 8005978:	2302      	movs	r3, #2
 800597a:	2200      	movs	r2, #0
 800597c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005980:	f002 f92c 	bl	8007bdc <_lseek_r>
 8005984:	89a3      	ldrh	r3, [r4, #12]
 8005986:	4632      	mov	r2, r6
 8005988:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800598c:	81a3      	strh	r3, [r4, #12]
 800598e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005992:	463b      	mov	r3, r7
 8005994:	4628      	mov	r0, r5
 8005996:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800599a:	f001 b83b 	b.w	8006a14 <_write_r>

0800599e <__sseek>:
 800599e:	b510      	push	{r4, lr}
 80059a0:	460c      	mov	r4, r1
 80059a2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059a6:	f002 f919 	bl	8007bdc <_lseek_r>
 80059aa:	1c43      	adds	r3, r0, #1
 80059ac:	89a3      	ldrh	r3, [r4, #12]
 80059ae:	bf15      	itete	ne
 80059b0:	6560      	strne	r0, [r4, #84]	; 0x54
 80059b2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80059b6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80059ba:	81a3      	strheq	r3, [r4, #12]
 80059bc:	bf18      	it	ne
 80059be:	81a3      	strhne	r3, [r4, #12]
 80059c0:	bd10      	pop	{r4, pc}

080059c2 <__sclose>:
 80059c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80059c6:	f001 b8a5 	b.w	8006b14 <_close_r>
	...

080059cc <_vfprintf_r>:
 80059cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059d0:	b0bd      	sub	sp, #244	; 0xf4
 80059d2:	468b      	mov	fp, r1
 80059d4:	9209      	str	r2, [sp, #36]	; 0x24
 80059d6:	461c      	mov	r4, r3
 80059d8:	461f      	mov	r7, r3
 80059da:	4681      	mov	r9, r0
 80059dc:	f002 f8fa 	bl	8007bd4 <_localeconv_r>
 80059e0:	6803      	ldr	r3, [r0, #0]
 80059e2:	4618      	mov	r0, r3
 80059e4:	9311      	str	r3, [sp, #68]	; 0x44
 80059e6:	f7fa fc1f 	bl	8000228 <strlen>
 80059ea:	900a      	str	r0, [sp, #40]	; 0x28
 80059ec:	f1b9 0f00 	cmp.w	r9, #0
 80059f0:	d005      	beq.n	80059fe <_vfprintf_r+0x32>
 80059f2:	f8d9 3018 	ldr.w	r3, [r9, #24]
 80059f6:	b913      	cbnz	r3, 80059fe <_vfprintf_r+0x32>
 80059f8:	4648      	mov	r0, r9
 80059fa:	f7ff fce5 	bl	80053c8 <__sinit>
 80059fe:	4b96      	ldr	r3, [pc, #600]	; (8005c58 <_vfprintf_r+0x28c>)
 8005a00:	459b      	cmp	fp, r3
 8005a02:	d102      	bne.n	8005a0a <_vfprintf_r+0x3e>
 8005a04:	f8d9 b004 	ldr.w	fp, [r9, #4]
 8005a08:	e00a      	b.n	8005a20 <_vfprintf_r+0x54>
 8005a0a:	4b94      	ldr	r3, [pc, #592]	; (8005c5c <_vfprintf_r+0x290>)
 8005a0c:	459b      	cmp	fp, r3
 8005a0e:	d102      	bne.n	8005a16 <_vfprintf_r+0x4a>
 8005a10:	f8d9 b008 	ldr.w	fp, [r9, #8]
 8005a14:	e004      	b.n	8005a20 <_vfprintf_r+0x54>
 8005a16:	4b92      	ldr	r3, [pc, #584]	; (8005c60 <_vfprintf_r+0x294>)
 8005a18:	459b      	cmp	fp, r3
 8005a1a:	bf08      	it	eq
 8005a1c:	f8d9 b00c 	ldreq.w	fp, [r9, #12]
 8005a20:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 8005a24:	0498      	lsls	r0, r3, #18
 8005a26:	d409      	bmi.n	8005a3c <_vfprintf_r+0x70>
 8005a28:	f8db 2064 	ldr.w	r2, [fp, #100]	; 0x64
 8005a2c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005a30:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005a34:	f8ab 300c 	strh.w	r3, [fp, #12]
 8005a38:	f8cb 2064 	str.w	r2, [fp, #100]	; 0x64
 8005a3c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005a40:	0719      	lsls	r1, r3, #28
 8005a42:	d509      	bpl.n	8005a58 <_vfprintf_r+0x8c>
 8005a44:	f8db 3010 	ldr.w	r3, [fp, #16]
 8005a48:	b133      	cbz	r3, 8005a58 <_vfprintf_r+0x8c>
 8005a4a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005a4e:	f003 031a 	and.w	r3, r3, #26
 8005a52:	2b0a      	cmp	r3, #10
 8005a54:	d116      	bne.n	8005a84 <_vfprintf_r+0xb8>
 8005a56:	e009      	b.n	8005a6c <_vfprintf_r+0xa0>
 8005a58:	4659      	mov	r1, fp
 8005a5a:	4648      	mov	r0, r9
 8005a5c:	f000 ffec 	bl	8006a38 <__swsetup_r>
 8005a60:	2800      	cmp	r0, #0
 8005a62:	d0f2      	beq.n	8005a4a <_vfprintf_r+0x7e>
 8005a64:	f04f 30ff 	mov.w	r0, #4294967295
 8005a68:	f000 bf97 	b.w	800699a <_vfprintf_r+0xfce>
 8005a6c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	db07      	blt.n	8005a84 <_vfprintf_r+0xb8>
 8005a74:	4623      	mov	r3, r4
 8005a76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a78:	4659      	mov	r1, fp
 8005a7a:	4648      	mov	r0, r9
 8005a7c:	f000 ff94 	bl	80069a8 <__sbprintf>
 8005a80:	f000 bf8b 	b.w	800699a <_vfprintf_r+0xfce>
 8005a84:	2300      	movs	r3, #0
 8005a86:	ac2c      	add	r4, sp, #176	; 0xb0
 8005a88:	941f      	str	r4, [sp, #124]	; 0x7c
 8005a8a:	9321      	str	r3, [sp, #132]	; 0x84
 8005a8c:	9320      	str	r3, [sp, #128]	; 0x80
 8005a8e:	9308      	str	r3, [sp, #32]
 8005a90:	930c      	str	r3, [sp, #48]	; 0x30
 8005a92:	930d      	str	r3, [sp, #52]	; 0x34
 8005a94:	9313      	str	r3, [sp, #76]	; 0x4c
 8005a96:	9312      	str	r3, [sp, #72]	; 0x48
 8005a98:	930e      	str	r3, [sp, #56]	; 0x38
 8005a9a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005a9c:	462b      	mov	r3, r5
 8005a9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005aa2:	b11a      	cbz	r2, 8005aac <_vfprintf_r+0xe0>
 8005aa4:	2a25      	cmp	r2, #37	; 0x25
 8005aa6:	d001      	beq.n	8005aac <_vfprintf_r+0xe0>
 8005aa8:	461d      	mov	r5, r3
 8005aaa:	e7f7      	b.n	8005a9c <_vfprintf_r+0xd0>
 8005aac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005aae:	1aee      	subs	r6, r5, r3
 8005ab0:	d017      	beq.n	8005ae2 <_vfprintf_r+0x116>
 8005ab2:	e884 0048 	stmia.w	r4, {r3, r6}
 8005ab6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ab8:	4433      	add	r3, r6
 8005aba:	9321      	str	r3, [sp, #132]	; 0x84
 8005abc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005abe:	3301      	adds	r3, #1
 8005ac0:	2b07      	cmp	r3, #7
 8005ac2:	9320      	str	r3, [sp, #128]	; 0x80
 8005ac4:	dc01      	bgt.n	8005aca <_vfprintf_r+0xfe>
 8005ac6:	3408      	adds	r4, #8
 8005ac8:	e008      	b.n	8005adc <_vfprintf_r+0x110>
 8005aca:	aa1f      	add	r2, sp, #124	; 0x7c
 8005acc:	4659      	mov	r1, fp
 8005ace:	4648      	mov	r0, r9
 8005ad0:	f002 fbfc 	bl	80082cc <__sprint_r>
 8005ad4:	2800      	cmp	r0, #0
 8005ad6:	f040 8627 	bne.w	8006728 <_vfprintf_r+0xd5c>
 8005ada:	ac2c      	add	r4, sp, #176	; 0xb0
 8005adc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ade:	4433      	add	r3, r6
 8005ae0:	930e      	str	r3, [sp, #56]	; 0x38
 8005ae2:	782b      	ldrb	r3, [r5, #0]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	f000 8618 	beq.w	800671a <_vfprintf_r+0xd4e>
 8005aea:	2200      	movs	r2, #0
 8005aec:	1c6b      	adds	r3, r5, #1
 8005aee:	4611      	mov	r1, r2
 8005af0:	4615      	mov	r5, r2
 8005af2:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005af6:	f04f 3aff 	mov.w	sl, #4294967295
 8005afa:	920b      	str	r2, [sp, #44]	; 0x2c
 8005afc:	200a      	movs	r0, #10
 8005afe:	1c5e      	adds	r6, r3, #1
 8005b00:	781b      	ldrb	r3, [r3, #0]
 8005b02:	9609      	str	r6, [sp, #36]	; 0x24
 8005b04:	9306      	str	r3, [sp, #24]
 8005b06:	9b06      	ldr	r3, [sp, #24]
 8005b08:	3b20      	subs	r3, #32
 8005b0a:	2b58      	cmp	r3, #88	; 0x58
 8005b0c:	f200 825b 	bhi.w	8005fc6 <_vfprintf_r+0x5fa>
 8005b10:	e8df f013 	tbh	[pc, r3, lsl #1]
 8005b14:	0259005c 	.word	0x0259005c
 8005b18:	006b0259 	.word	0x006b0259
 8005b1c:	02590259 	.word	0x02590259
 8005b20:	02590259 	.word	0x02590259
 8005b24:	02590259 	.word	0x02590259
 8005b28:	0059006e 	.word	0x0059006e
 8005b2c:	00780259 	.word	0x00780259
 8005b30:	0259007b 	.word	0x0259007b
 8005b34:	00aa009f 	.word	0x00aa009f
 8005b38:	00aa00aa 	.word	0x00aa00aa
 8005b3c:	00aa00aa 	.word	0x00aa00aa
 8005b40:	00aa00aa 	.word	0x00aa00aa
 8005b44:	00aa00aa 	.word	0x00aa00aa
 8005b48:	02590259 	.word	0x02590259
 8005b4c:	02590259 	.word	0x02590259
 8005b50:	02590259 	.word	0x02590259
 8005b54:	02590259 	.word	0x02590259
 8005b58:	02590259 	.word	0x02590259
 8005b5c:	010600da 	.word	0x010600da
 8005b60:	01060259 	.word	0x01060259
 8005b64:	02590259 	.word	0x02590259
 8005b68:	02590259 	.word	0x02590259
 8005b6c:	025900bd 	.word	0x025900bd
 8005b70:	014b0259 	.word	0x014b0259
 8005b74:	02590259 	.word	0x02590259
 8005b78:	02590259 	.word	0x02590259
 8005b7c:	01920259 	.word	0x01920259
 8005b80:	02590259 	.word	0x02590259
 8005b84:	02590066 	.word	0x02590066
 8005b88:	02590259 	.word	0x02590259
 8005b8c:	02590259 	.word	0x02590259
 8005b90:	02590259 	.word	0x02590259
 8005b94:	02590259 	.word	0x02590259
 8005b98:	00d10259 	.word	0x00d10259
 8005b9c:	01060061 	.word	0x01060061
 8005ba0:	01060106 	.word	0x01060106
 8005ba4:	006100c0 	.word	0x006100c0
 8005ba8:	02590259 	.word	0x02590259
 8005bac:	025900c3 	.word	0x025900c3
 8005bb0:	014d012d 	.word	0x014d012d
 8005bb4:	00ce0168 	.word	0x00ce0168
 8005bb8:	01790259 	.word	0x01790259
 8005bbc:	01940259 	.word	0x01940259
 8005bc0:	02590259 	.word	0x02590259
 8005bc4:	01ac      	.short	0x01ac
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	212b      	movs	r1, #43	; 0x2b
 8005bca:	e002      	b.n	8005bd2 <_vfprintf_r+0x206>
 8005bcc:	b909      	cbnz	r1, 8005bd2 <_vfprintf_r+0x206>
 8005bce:	2201      	movs	r2, #1
 8005bd0:	2120      	movs	r1, #32
 8005bd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005bd4:	e793      	b.n	8005afe <_vfprintf_r+0x132>
 8005bd6:	2a00      	cmp	r2, #0
 8005bd8:	d07b      	beq.n	8005cd2 <_vfprintf_r+0x306>
 8005bda:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005bde:	e078      	b.n	8005cd2 <_vfprintf_r+0x306>
 8005be0:	b10a      	cbz	r2, 8005be6 <_vfprintf_r+0x21a>
 8005be2:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005be6:	4b1f      	ldr	r3, [pc, #124]	; (8005c64 <_vfprintf_r+0x298>)
 8005be8:	e144      	b.n	8005e74 <_vfprintf_r+0x4a8>
 8005bea:	f045 0501 	orr.w	r5, r5, #1
 8005bee:	e7f0      	b.n	8005bd2 <_vfprintf_r+0x206>
 8005bf0:	683e      	ldr	r6, [r7, #0]
 8005bf2:	1d3b      	adds	r3, r7, #4
 8005bf4:	2e00      	cmp	r6, #0
 8005bf6:	960b      	str	r6, [sp, #44]	; 0x2c
 8005bf8:	db01      	blt.n	8005bfe <_vfprintf_r+0x232>
 8005bfa:	461f      	mov	r7, r3
 8005bfc:	e7e9      	b.n	8005bd2 <_vfprintf_r+0x206>
 8005bfe:	461f      	mov	r7, r3
 8005c00:	4276      	negs	r6, r6
 8005c02:	960b      	str	r6, [sp, #44]	; 0x2c
 8005c04:	f045 0504 	orr.w	r5, r5, #4
 8005c08:	e7e3      	b.n	8005bd2 <_vfprintf_r+0x206>
 8005c0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c0c:	1c5e      	adds	r6, r3, #1
 8005c0e:	781b      	ldrb	r3, [r3, #0]
 8005c10:	2b2a      	cmp	r3, #42	; 0x2a
 8005c12:	9306      	str	r3, [sp, #24]
 8005c14:	d001      	beq.n	8005c1a <_vfprintf_r+0x24e>
 8005c16:	2300      	movs	r3, #0
 8005c18:	e00a      	b.n	8005c30 <_vfprintf_r+0x264>
 8005c1a:	f8d7 a000 	ldr.w	sl, [r7]
 8005c1e:	1d3b      	adds	r3, r7, #4
 8005c20:	f1ba 0f00 	cmp.w	sl, #0
 8005c24:	461f      	mov	r7, r3
 8005c26:	9609      	str	r6, [sp, #36]	; 0x24
 8005c28:	dad3      	bge.n	8005bd2 <_vfprintf_r+0x206>
 8005c2a:	f04f 3aff 	mov.w	sl, #4294967295
 8005c2e:	e7d0      	b.n	8005bd2 <_vfprintf_r+0x206>
 8005c30:	9609      	str	r6, [sp, #36]	; 0x24
 8005c32:	9e06      	ldr	r6, [sp, #24]
 8005c34:	3e30      	subs	r6, #48	; 0x30
 8005c36:	2e09      	cmp	r6, #9
 8005c38:	d808      	bhi.n	8005c4c <_vfprintf_r+0x280>
 8005c3a:	fb00 6303 	mla	r3, r0, r3, r6
 8005c3e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8005c40:	46b6      	mov	lr, r6
 8005c42:	f81e 6b01 	ldrb.w	r6, [lr], #1
 8005c46:	9606      	str	r6, [sp, #24]
 8005c48:	4676      	mov	r6, lr
 8005c4a:	e7f1      	b.n	8005c30 <_vfprintf_r+0x264>
 8005c4c:	ea43 7ae3 	orr.w	sl, r3, r3, asr #31
 8005c50:	e759      	b.n	8005b06 <_vfprintf_r+0x13a>
 8005c52:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8005c56:	e7bc      	b.n	8005bd2 <_vfprintf_r+0x206>
 8005c58:	08008d74 	.word	0x08008d74
 8005c5c:	08008d94 	.word	0x08008d94
 8005c60:	08008db4 	.word	0x08008db4
 8005c64:	08008df8 	.word	0x08008df8
 8005c68:	2300      	movs	r3, #0
 8005c6a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c6c:	9b06      	ldr	r3, [sp, #24]
 8005c6e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005c70:	3b30      	subs	r3, #48	; 0x30
 8005c72:	fb00 3306 	mla	r3, r0, r6, r3
 8005c76:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c7a:	461e      	mov	r6, r3
 8005c7c:	f816 3b01 	ldrb.w	r3, [r6], #1
 8005c80:	9306      	str	r3, [sp, #24]
 8005c82:	9b06      	ldr	r3, [sp, #24]
 8005c84:	9609      	str	r6, [sp, #36]	; 0x24
 8005c86:	3b30      	subs	r3, #48	; 0x30
 8005c88:	2b09      	cmp	r3, #9
 8005c8a:	d9ef      	bls.n	8005c6c <_vfprintf_r+0x2a0>
 8005c8c:	e73b      	b.n	8005b06 <_vfprintf_r+0x13a>
 8005c8e:	f045 0508 	orr.w	r5, r5, #8
 8005c92:	e79e      	b.n	8005bd2 <_vfprintf_r+0x206>
 8005c94:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8005c98:	e79b      	b.n	8005bd2 <_vfprintf_r+0x206>
 8005c9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c9c:	781b      	ldrb	r3, [r3, #0]
 8005c9e:	2b6c      	cmp	r3, #108	; 0x6c
 8005ca0:	d103      	bne.n	8005caa <_vfprintf_r+0x2de>
 8005ca2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ca4:	3301      	adds	r3, #1
 8005ca6:	9309      	str	r3, [sp, #36]	; 0x24
 8005ca8:	e002      	b.n	8005cb0 <_vfprintf_r+0x2e4>
 8005caa:	f045 0510 	orr.w	r5, r5, #16
 8005cae:	e790      	b.n	8005bd2 <_vfprintf_r+0x206>
 8005cb0:	f045 0520 	orr.w	r5, r5, #32
 8005cb4:	e78d      	b.n	8005bd2 <_vfprintf_r+0x206>
 8005cb6:	1d3b      	adds	r3, r7, #4
 8005cb8:	9307      	str	r3, [sp, #28]
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	2600      	movs	r6, #0
 8005cbe:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8005cc2:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8005cc6:	e18d      	b.n	8005fe4 <_vfprintf_r+0x618>
 8005cc8:	b10a      	cbz	r2, 8005cce <_vfprintf_r+0x302>
 8005cca:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005cce:	f045 0510 	orr.w	r5, r5, #16
 8005cd2:	06aa      	lsls	r2, r5, #26
 8005cd4:	d508      	bpl.n	8005ce8 <_vfprintf_r+0x31c>
 8005cd6:	3707      	adds	r7, #7
 8005cd8:	f027 0707 	bic.w	r7, r7, #7
 8005cdc:	f107 0308 	add.w	r3, r7, #8
 8005ce0:	9307      	str	r3, [sp, #28]
 8005ce2:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005ce6:	e00e      	b.n	8005d06 <_vfprintf_r+0x33a>
 8005ce8:	f015 0f10 	tst.w	r5, #16
 8005cec:	f107 0304 	add.w	r3, r7, #4
 8005cf0:	d002      	beq.n	8005cf8 <_vfprintf_r+0x32c>
 8005cf2:	9307      	str	r3, [sp, #28]
 8005cf4:	683e      	ldr	r6, [r7, #0]
 8005cf6:	e005      	b.n	8005d04 <_vfprintf_r+0x338>
 8005cf8:	683e      	ldr	r6, [r7, #0]
 8005cfa:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005cfe:	9307      	str	r3, [sp, #28]
 8005d00:	bf18      	it	ne
 8005d02:	b236      	sxthne	r6, r6
 8005d04:	17f7      	asrs	r7, r6, #31
 8005d06:	2e00      	cmp	r6, #0
 8005d08:	f177 0300 	sbcs.w	r3, r7, #0
 8005d0c:	f280 80dc 	bge.w	8005ec8 <_vfprintf_r+0x4fc>
 8005d10:	4276      	negs	r6, r6
 8005d12:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8005d16:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8005d1a:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8005d1e:	e0d3      	b.n	8005ec8 <_vfprintf_r+0x4fc>
 8005d20:	b10a      	cbz	r2, 8005d26 <_vfprintf_r+0x35a>
 8005d22:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005d26:	3707      	adds	r7, #7
 8005d28:	f027 0707 	bic.w	r7, r7, #7
 8005d2c:	f107 0308 	add.w	r3, r7, #8
 8005d30:	9307      	str	r3, [sp, #28]
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	f04f 32ff 	mov.w	r2, #4294967295
 8005d38:	930c      	str	r3, [sp, #48]	; 0x30
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8005d3e:	930d      	str	r3, [sp, #52]	; 0x34
 8005d40:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d42:	4638      	mov	r0, r7
 8005d44:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8005d48:	4631      	mov	r1, r6
 8005d4a:	4ba9      	ldr	r3, [pc, #676]	; (8005ff0 <_vfprintf_r+0x624>)
 8005d4c:	f7fa fec6 	bl	8000adc <__aeabi_dcmpun>
 8005d50:	2800      	cmp	r0, #0
 8005d52:	f040 84f0 	bne.w	8006736 <_vfprintf_r+0xd6a>
 8005d56:	f04f 32ff 	mov.w	r2, #4294967295
 8005d5a:	4ba5      	ldr	r3, [pc, #660]	; (8005ff0 <_vfprintf_r+0x624>)
 8005d5c:	4638      	mov	r0, r7
 8005d5e:	4631      	mov	r1, r6
 8005d60:	f7fa fe9e 	bl	8000aa0 <__aeabi_dcmple>
 8005d64:	2800      	cmp	r0, #0
 8005d66:	f040 84e6 	bne.w	8006736 <_vfprintf_r+0xd6a>
 8005d6a:	f000 bdff 	b.w	800696c <_vfprintf_r+0xfa0>
 8005d6e:	b10a      	cbz	r2, 8005d74 <_vfprintf_r+0x3a8>
 8005d70:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005d74:	f015 0f20 	tst.w	r5, #32
 8005d78:	f107 0304 	add.w	r3, r7, #4
 8005d7c:	d007      	beq.n	8005d8e <_vfprintf_r+0x3c2>
 8005d7e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005d80:	683a      	ldr	r2, [r7, #0]
 8005d82:	17ce      	asrs	r6, r1, #31
 8005d84:	4608      	mov	r0, r1
 8005d86:	4631      	mov	r1, r6
 8005d88:	e9c2 0100 	strd	r0, r1, [r2]
 8005d8c:	e00b      	b.n	8005da6 <_vfprintf_r+0x3da>
 8005d8e:	06e9      	lsls	r1, r5, #27
 8005d90:	d406      	bmi.n	8005da0 <_vfprintf_r+0x3d4>
 8005d92:	066a      	lsls	r2, r5, #25
 8005d94:	d504      	bpl.n	8005da0 <_vfprintf_r+0x3d4>
 8005d96:	683a      	ldr	r2, [r7, #0]
 8005d98:	f8bd 1038 	ldrh.w	r1, [sp, #56]	; 0x38
 8005d9c:	8011      	strh	r1, [r2, #0]
 8005d9e:	e002      	b.n	8005da6 <_vfprintf_r+0x3da>
 8005da0:	683a      	ldr	r2, [r7, #0]
 8005da2:	990e      	ldr	r1, [sp, #56]	; 0x38
 8005da4:	6011      	str	r1, [r2, #0]
 8005da6:	461f      	mov	r7, r3
 8005da8:	e677      	b.n	8005a9a <_vfprintf_r+0xce>
 8005daa:	f045 0510 	orr.w	r5, r5, #16
 8005dae:	f015 0320 	ands.w	r3, r5, #32
 8005db2:	d009      	beq.n	8005dc8 <_vfprintf_r+0x3fc>
 8005db4:	3707      	adds	r7, #7
 8005db6:	f027 0707 	bic.w	r7, r7, #7
 8005dba:	f107 0308 	add.w	r3, r7, #8
 8005dbe:	9307      	str	r3, [sp, #28]
 8005dc0:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	e07b      	b.n	8005ec0 <_vfprintf_r+0x4f4>
 8005dc8:	1d3a      	adds	r2, r7, #4
 8005dca:	f015 0110 	ands.w	r1, r5, #16
 8005dce:	9207      	str	r2, [sp, #28]
 8005dd0:	d105      	bne.n	8005dde <_vfprintf_r+0x412>
 8005dd2:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8005dd6:	d002      	beq.n	8005dde <_vfprintf_r+0x412>
 8005dd8:	883e      	ldrh	r6, [r7, #0]
 8005dda:	2700      	movs	r7, #0
 8005ddc:	e7f2      	b.n	8005dc4 <_vfprintf_r+0x3f8>
 8005dde:	683e      	ldr	r6, [r7, #0]
 8005de0:	2700      	movs	r7, #0
 8005de2:	e06d      	b.n	8005ec0 <_vfprintf_r+0x4f4>
 8005de4:	1d3b      	adds	r3, r7, #4
 8005de6:	9307      	str	r3, [sp, #28]
 8005de8:	2330      	movs	r3, #48	; 0x30
 8005dea:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8005dee:	4b81      	ldr	r3, [pc, #516]	; (8005ff4 <_vfprintf_r+0x628>)
 8005df0:	2278      	movs	r2, #120	; 0x78
 8005df2:	683e      	ldr	r6, [r7, #0]
 8005df4:	9313      	str	r3, [sp, #76]	; 0x4c
 8005df6:	2700      	movs	r7, #0
 8005df8:	f045 0502 	orr.w	r5, r5, #2
 8005dfc:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8005e00:	2302      	movs	r3, #2
 8005e02:	9206      	str	r2, [sp, #24]
 8005e04:	e05c      	b.n	8005ec0 <_vfprintf_r+0x4f4>
 8005e06:	2600      	movs	r6, #0
 8005e08:	1d3b      	adds	r3, r7, #4
 8005e0a:	45b2      	cmp	sl, r6
 8005e0c:	9307      	str	r3, [sp, #28]
 8005e0e:	f8d7 8000 	ldr.w	r8, [r7]
 8005e12:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8005e16:	db0a      	blt.n	8005e2e <_vfprintf_r+0x462>
 8005e18:	4652      	mov	r2, sl
 8005e1a:	4631      	mov	r1, r6
 8005e1c:	4640      	mov	r0, r8
 8005e1e:	f001 ff5f 	bl	8007ce0 <memchr>
 8005e22:	2800      	cmp	r0, #0
 8005e24:	f000 80e8 	beq.w	8005ff8 <_vfprintf_r+0x62c>
 8005e28:	ebc8 0a00 	rsb	sl, r8, r0
 8005e2c:	e0e5      	b.n	8005ffa <_vfprintf_r+0x62e>
 8005e2e:	4640      	mov	r0, r8
 8005e30:	f7fa f9fa 	bl	8000228 <strlen>
 8005e34:	4682      	mov	sl, r0
 8005e36:	e0e0      	b.n	8005ffa <_vfprintf_r+0x62e>
 8005e38:	f045 0510 	orr.w	r5, r5, #16
 8005e3c:	06ae      	lsls	r6, r5, #26
 8005e3e:	d508      	bpl.n	8005e52 <_vfprintf_r+0x486>
 8005e40:	3707      	adds	r7, #7
 8005e42:	f027 0707 	bic.w	r7, r7, #7
 8005e46:	f107 0308 	add.w	r3, r7, #8
 8005e4a:	9307      	str	r3, [sp, #28]
 8005e4c:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005e50:	e00a      	b.n	8005e68 <_vfprintf_r+0x49c>
 8005e52:	1d3b      	adds	r3, r7, #4
 8005e54:	f015 0f10 	tst.w	r5, #16
 8005e58:	9307      	str	r3, [sp, #28]
 8005e5a:	d103      	bne.n	8005e64 <_vfprintf_r+0x498>
 8005e5c:	0668      	lsls	r0, r5, #25
 8005e5e:	d501      	bpl.n	8005e64 <_vfprintf_r+0x498>
 8005e60:	883e      	ldrh	r6, [r7, #0]
 8005e62:	e000      	b.n	8005e66 <_vfprintf_r+0x49a>
 8005e64:	683e      	ldr	r6, [r7, #0]
 8005e66:	2700      	movs	r7, #0
 8005e68:	2301      	movs	r3, #1
 8005e6a:	e029      	b.n	8005ec0 <_vfprintf_r+0x4f4>
 8005e6c:	b10a      	cbz	r2, 8005e72 <_vfprintf_r+0x4a6>
 8005e6e:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005e72:	4b60      	ldr	r3, [pc, #384]	; (8005ff4 <_vfprintf_r+0x628>)
 8005e74:	06a9      	lsls	r1, r5, #26
 8005e76:	9313      	str	r3, [sp, #76]	; 0x4c
 8005e78:	d508      	bpl.n	8005e8c <_vfprintf_r+0x4c0>
 8005e7a:	3707      	adds	r7, #7
 8005e7c:	f027 0707 	bic.w	r7, r7, #7
 8005e80:	f107 0308 	add.w	r3, r7, #8
 8005e84:	9307      	str	r3, [sp, #28]
 8005e86:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005e8a:	e00a      	b.n	8005ea2 <_vfprintf_r+0x4d6>
 8005e8c:	1d3b      	adds	r3, r7, #4
 8005e8e:	f015 0f10 	tst.w	r5, #16
 8005e92:	9307      	str	r3, [sp, #28]
 8005e94:	d103      	bne.n	8005e9e <_vfprintf_r+0x4d2>
 8005e96:	066a      	lsls	r2, r5, #25
 8005e98:	d501      	bpl.n	8005e9e <_vfprintf_r+0x4d2>
 8005e9a:	883e      	ldrh	r6, [r7, #0]
 8005e9c:	e000      	b.n	8005ea0 <_vfprintf_r+0x4d4>
 8005e9e:	683e      	ldr	r6, [r7, #0]
 8005ea0:	2700      	movs	r7, #0
 8005ea2:	07eb      	lsls	r3, r5, #31
 8005ea4:	d50b      	bpl.n	8005ebe <_vfprintf_r+0x4f2>
 8005ea6:	ea56 0307 	orrs.w	r3, r6, r7
 8005eaa:	d008      	beq.n	8005ebe <_vfprintf_r+0x4f2>
 8005eac:	2330      	movs	r3, #48	; 0x30
 8005eae:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8005eb2:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8005eb6:	f045 0502 	orr.w	r5, r5, #2
 8005eba:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8005ebe:	2302      	movs	r3, #2
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005ec6:	e000      	b.n	8005eca <_vfprintf_r+0x4fe>
 8005ec8:	2301      	movs	r3, #1
 8005eca:	f1ba 0f00 	cmp.w	sl, #0
 8005ece:	f2c0 855e 	blt.w	800698e <_vfprintf_r+0xfc2>
 8005ed2:	ea56 0207 	orrs.w	r2, r6, r7
 8005ed6:	f025 0180 	bic.w	r1, r5, #128	; 0x80
 8005eda:	d103      	bne.n	8005ee4 <_vfprintf_r+0x518>
 8005edc:	f1ba 0f00 	cmp.w	sl, #0
 8005ee0:	d05f      	beq.n	8005fa2 <_vfprintf_r+0x5d6>
 8005ee2:	e006      	b.n	8005ef2 <_vfprintf_r+0x526>
 8005ee4:	460d      	mov	r5, r1
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d025      	beq.n	8005f36 <_vfprintf_r+0x56a>
 8005eea:	2b02      	cmp	r3, #2
 8005eec:	d046      	beq.n	8005f7c <_vfprintf_r+0x5b0>
 8005eee:	4629      	mov	r1, r5
 8005ef0:	e007      	b.n	8005f02 <_vfprintf_r+0x536>
 8005ef2:	460d      	mov	r5, r1
 8005ef4:	2b01      	cmp	r3, #1
 8005ef6:	d022      	beq.n	8005f3e <_vfprintf_r+0x572>
 8005ef8:	2b02      	cmp	r3, #2
 8005efa:	d03d      	beq.n	8005f78 <_vfprintf_r+0x5ac>
 8005efc:	4629      	mov	r1, r5
 8005efe:	2600      	movs	r6, #0
 8005f00:	2700      	movs	r7, #0
 8005f02:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8005f06:	08f2      	lsrs	r2, r6, #3
 8005f08:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8005f0c:	08f8      	lsrs	r0, r7, #3
 8005f0e:	f006 0307 	and.w	r3, r6, #7
 8005f12:	4607      	mov	r7, r0
 8005f14:	4616      	mov	r6, r2
 8005f16:	3330      	adds	r3, #48	; 0x30
 8005f18:	ea56 0207 	orrs.w	r2, r6, r7
 8005f1c:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8005f20:	d1f1      	bne.n	8005f06 <_vfprintf_r+0x53a>
 8005f22:	07e8      	lsls	r0, r5, #31
 8005f24:	d548      	bpl.n	8005fb8 <_vfprintf_r+0x5ec>
 8005f26:	2b30      	cmp	r3, #48	; 0x30
 8005f28:	d046      	beq.n	8005fb8 <_vfprintf_r+0x5ec>
 8005f2a:	2330      	movs	r3, #48	; 0x30
 8005f2c:	f808 3c01 	strb.w	r3, [r8, #-1]
 8005f30:	f108 38ff 	add.w	r8, r8, #4294967295
 8005f34:	e040      	b.n	8005fb8 <_vfprintf_r+0x5ec>
 8005f36:	2f00      	cmp	r7, #0
 8005f38:	bf08      	it	eq
 8005f3a:	2e0a      	cmpeq	r6, #10
 8005f3c:	d205      	bcs.n	8005f4a <_vfprintf_r+0x57e>
 8005f3e:	3630      	adds	r6, #48	; 0x30
 8005f40:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8005f44:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8005f48:	e029      	b.n	8005f9e <_vfprintf_r+0x5d2>
 8005f4a:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8005f4e:	4630      	mov	r0, r6
 8005f50:	4639      	mov	r1, r7
 8005f52:	220a      	movs	r2, #10
 8005f54:	2300      	movs	r3, #0
 8005f56:	f7fa fdff 	bl	8000b58 <__aeabi_uldivmod>
 8005f5a:	3230      	adds	r2, #48	; 0x30
 8005f5c:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8005f60:	2300      	movs	r3, #0
 8005f62:	4630      	mov	r0, r6
 8005f64:	4639      	mov	r1, r7
 8005f66:	220a      	movs	r2, #10
 8005f68:	f7fa fdf6 	bl	8000b58 <__aeabi_uldivmod>
 8005f6c:	4606      	mov	r6, r0
 8005f6e:	460f      	mov	r7, r1
 8005f70:	ea56 0307 	orrs.w	r3, r6, r7
 8005f74:	d1eb      	bne.n	8005f4e <_vfprintf_r+0x582>
 8005f76:	e012      	b.n	8005f9e <_vfprintf_r+0x5d2>
 8005f78:	2600      	movs	r6, #0
 8005f7a:	2700      	movs	r7, #0
 8005f7c:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8005f80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005f82:	f006 030f 	and.w	r3, r6, #15
 8005f86:	5cd3      	ldrb	r3, [r2, r3]
 8005f88:	093a      	lsrs	r2, r7, #4
 8005f8a:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8005f8e:	0933      	lsrs	r3, r6, #4
 8005f90:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8005f94:	461e      	mov	r6, r3
 8005f96:	4617      	mov	r7, r2
 8005f98:	ea56 0307 	orrs.w	r3, r6, r7
 8005f9c:	d1f0      	bne.n	8005f80 <_vfprintf_r+0x5b4>
 8005f9e:	4629      	mov	r1, r5
 8005fa0:	e00a      	b.n	8005fb8 <_vfprintf_r+0x5ec>
 8005fa2:	b93b      	cbnz	r3, 8005fb4 <_vfprintf_r+0x5e8>
 8005fa4:	07ea      	lsls	r2, r5, #31
 8005fa6:	d505      	bpl.n	8005fb4 <_vfprintf_r+0x5e8>
 8005fa8:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8005fac:	2330      	movs	r3, #48	; 0x30
 8005fae:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8005fb2:	e001      	b.n	8005fb8 <_vfprintf_r+0x5ec>
 8005fb4:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8005fb8:	ab2c      	add	r3, sp, #176	; 0xb0
 8005fba:	4656      	mov	r6, sl
 8005fbc:	460d      	mov	r5, r1
 8005fbe:	ebc8 0a03 	rsb	sl, r8, r3
 8005fc2:	2700      	movs	r7, #0
 8005fc4:	e01a      	b.n	8005ffc <_vfprintf_r+0x630>
 8005fc6:	b10a      	cbz	r2, 8005fcc <_vfprintf_r+0x600>
 8005fc8:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8005fcc:	9b06      	ldr	r3, [sp, #24]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	f000 83a3 	beq.w	800671a <_vfprintf_r+0xd4e>
 8005fd4:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8005fd8:	2600      	movs	r6, #0
 8005fda:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8005fde:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8005fe2:	9707      	str	r7, [sp, #28]
 8005fe4:	f04f 0a01 	mov.w	sl, #1
 8005fe8:	4637      	mov	r7, r6
 8005fea:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8005fee:	e005      	b.n	8005ffc <_vfprintf_r+0x630>
 8005ff0:	7fefffff 	.word	0x7fefffff
 8005ff4:	08008e09 	.word	0x08008e09
 8005ff8:	4606      	mov	r6, r0
 8005ffa:	4637      	mov	r7, r6
 8005ffc:	4556      	cmp	r6, sl
 8005ffe:	4633      	mov	r3, r6
 8006000:	bfb8      	it	lt
 8006002:	4653      	movlt	r3, sl
 8006004:	930f      	str	r3, [sp, #60]	; 0x3c
 8006006:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800600a:	b113      	cbz	r3, 8006012 <_vfprintf_r+0x646>
 800600c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800600e:	3301      	adds	r3, #1
 8006010:	930f      	str	r3, [sp, #60]	; 0x3c
 8006012:	f015 0302 	ands.w	r3, r5, #2
 8006016:	9314      	str	r3, [sp, #80]	; 0x50
 8006018:	bf1e      	ittt	ne
 800601a:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 800601c:	3302      	addne	r3, #2
 800601e:	930f      	strne	r3, [sp, #60]	; 0x3c
 8006020:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8006024:	9315      	str	r3, [sp, #84]	; 0x54
 8006026:	d139      	bne.n	800609c <_vfprintf_r+0x6d0>
 8006028:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800602a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800602c:	1a9b      	subs	r3, r3, r2
 800602e:	2b00      	cmp	r3, #0
 8006030:	9310      	str	r3, [sp, #64]	; 0x40
 8006032:	dd33      	ble.n	800609c <_vfprintf_r+0x6d0>
 8006034:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006036:	2b10      	cmp	r3, #16
 8006038:	4ba2      	ldr	r3, [pc, #648]	; (80062c4 <_vfprintf_r+0x8f8>)
 800603a:	6023      	str	r3, [r4, #0]
 800603c:	dd18      	ble.n	8006070 <_vfprintf_r+0x6a4>
 800603e:	2310      	movs	r3, #16
 8006040:	6063      	str	r3, [r4, #4]
 8006042:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006044:	3310      	adds	r3, #16
 8006046:	9321      	str	r3, [sp, #132]	; 0x84
 8006048:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800604a:	3301      	adds	r3, #1
 800604c:	2b07      	cmp	r3, #7
 800604e:	9320      	str	r3, [sp, #128]	; 0x80
 8006050:	dc01      	bgt.n	8006056 <_vfprintf_r+0x68a>
 8006052:	3408      	adds	r4, #8
 8006054:	e008      	b.n	8006068 <_vfprintf_r+0x69c>
 8006056:	aa1f      	add	r2, sp, #124	; 0x7c
 8006058:	4659      	mov	r1, fp
 800605a:	4648      	mov	r0, r9
 800605c:	f002 f936 	bl	80082cc <__sprint_r>
 8006060:	2800      	cmp	r0, #0
 8006062:	f040 8361 	bne.w	8006728 <_vfprintf_r+0xd5c>
 8006066:	ac2c      	add	r4, sp, #176	; 0xb0
 8006068:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800606a:	3b10      	subs	r3, #16
 800606c:	9310      	str	r3, [sp, #64]	; 0x40
 800606e:	e7e1      	b.n	8006034 <_vfprintf_r+0x668>
 8006070:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006072:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006074:	6063      	str	r3, [r4, #4]
 8006076:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006078:	4413      	add	r3, r2
 800607a:	9321      	str	r3, [sp, #132]	; 0x84
 800607c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800607e:	3301      	adds	r3, #1
 8006080:	2b07      	cmp	r3, #7
 8006082:	9320      	str	r3, [sp, #128]	; 0x80
 8006084:	dc01      	bgt.n	800608a <_vfprintf_r+0x6be>
 8006086:	3408      	adds	r4, #8
 8006088:	e008      	b.n	800609c <_vfprintf_r+0x6d0>
 800608a:	aa1f      	add	r2, sp, #124	; 0x7c
 800608c:	4659      	mov	r1, fp
 800608e:	4648      	mov	r0, r9
 8006090:	f002 f91c 	bl	80082cc <__sprint_r>
 8006094:	2800      	cmp	r0, #0
 8006096:	f040 8347 	bne.w	8006728 <_vfprintf_r+0xd5c>
 800609a:	ac2c      	add	r4, sp, #176	; 0xb0
 800609c:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80060a0:	b1bb      	cbz	r3, 80060d2 <_vfprintf_r+0x706>
 80060a2:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 80060a6:	6023      	str	r3, [r4, #0]
 80060a8:	2301      	movs	r3, #1
 80060aa:	6063      	str	r3, [r4, #4]
 80060ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80060ae:	3301      	adds	r3, #1
 80060b0:	9321      	str	r3, [sp, #132]	; 0x84
 80060b2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80060b4:	3301      	adds	r3, #1
 80060b6:	2b07      	cmp	r3, #7
 80060b8:	9320      	str	r3, [sp, #128]	; 0x80
 80060ba:	dc01      	bgt.n	80060c0 <_vfprintf_r+0x6f4>
 80060bc:	3408      	adds	r4, #8
 80060be:	e008      	b.n	80060d2 <_vfprintf_r+0x706>
 80060c0:	aa1f      	add	r2, sp, #124	; 0x7c
 80060c2:	4659      	mov	r1, fp
 80060c4:	4648      	mov	r0, r9
 80060c6:	f002 f901 	bl	80082cc <__sprint_r>
 80060ca:	2800      	cmp	r0, #0
 80060cc:	f040 832c 	bne.w	8006728 <_vfprintf_r+0xd5c>
 80060d0:	ac2c      	add	r4, sp, #176	; 0xb0
 80060d2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80060d4:	b1b3      	cbz	r3, 8006104 <_vfprintf_r+0x738>
 80060d6:	ab18      	add	r3, sp, #96	; 0x60
 80060d8:	6023      	str	r3, [r4, #0]
 80060da:	2302      	movs	r3, #2
 80060dc:	6063      	str	r3, [r4, #4]
 80060de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80060e0:	3302      	adds	r3, #2
 80060e2:	9321      	str	r3, [sp, #132]	; 0x84
 80060e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80060e6:	3301      	adds	r3, #1
 80060e8:	2b07      	cmp	r3, #7
 80060ea:	9320      	str	r3, [sp, #128]	; 0x80
 80060ec:	dc01      	bgt.n	80060f2 <_vfprintf_r+0x726>
 80060ee:	3408      	adds	r4, #8
 80060f0:	e008      	b.n	8006104 <_vfprintf_r+0x738>
 80060f2:	aa1f      	add	r2, sp, #124	; 0x7c
 80060f4:	4659      	mov	r1, fp
 80060f6:	4648      	mov	r0, r9
 80060f8:	f002 f8e8 	bl	80082cc <__sprint_r>
 80060fc:	2800      	cmp	r0, #0
 80060fe:	f040 8313 	bne.w	8006728 <_vfprintf_r+0xd5c>
 8006102:	ac2c      	add	r4, sp, #176	; 0xb0
 8006104:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006106:	2b80      	cmp	r3, #128	; 0x80
 8006108:	d139      	bne.n	800617e <_vfprintf_r+0x7b2>
 800610a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800610c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800610e:	1a9b      	subs	r3, r3, r2
 8006110:	2b00      	cmp	r3, #0
 8006112:	9310      	str	r3, [sp, #64]	; 0x40
 8006114:	dd33      	ble.n	800617e <_vfprintf_r+0x7b2>
 8006116:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006118:	2b10      	cmp	r3, #16
 800611a:	4b6b      	ldr	r3, [pc, #428]	; (80062c8 <_vfprintf_r+0x8fc>)
 800611c:	6023      	str	r3, [r4, #0]
 800611e:	dd18      	ble.n	8006152 <_vfprintf_r+0x786>
 8006120:	2310      	movs	r3, #16
 8006122:	6063      	str	r3, [r4, #4]
 8006124:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006126:	3310      	adds	r3, #16
 8006128:	9321      	str	r3, [sp, #132]	; 0x84
 800612a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800612c:	3301      	adds	r3, #1
 800612e:	2b07      	cmp	r3, #7
 8006130:	9320      	str	r3, [sp, #128]	; 0x80
 8006132:	dc01      	bgt.n	8006138 <_vfprintf_r+0x76c>
 8006134:	3408      	adds	r4, #8
 8006136:	e008      	b.n	800614a <_vfprintf_r+0x77e>
 8006138:	aa1f      	add	r2, sp, #124	; 0x7c
 800613a:	4659      	mov	r1, fp
 800613c:	4648      	mov	r0, r9
 800613e:	f002 f8c5 	bl	80082cc <__sprint_r>
 8006142:	2800      	cmp	r0, #0
 8006144:	f040 82f0 	bne.w	8006728 <_vfprintf_r+0xd5c>
 8006148:	ac2c      	add	r4, sp, #176	; 0xb0
 800614a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800614c:	3b10      	subs	r3, #16
 800614e:	9310      	str	r3, [sp, #64]	; 0x40
 8006150:	e7e1      	b.n	8006116 <_vfprintf_r+0x74a>
 8006152:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006154:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006156:	6063      	str	r3, [r4, #4]
 8006158:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800615a:	4413      	add	r3, r2
 800615c:	9321      	str	r3, [sp, #132]	; 0x84
 800615e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006160:	3301      	adds	r3, #1
 8006162:	2b07      	cmp	r3, #7
 8006164:	9320      	str	r3, [sp, #128]	; 0x80
 8006166:	dc01      	bgt.n	800616c <_vfprintf_r+0x7a0>
 8006168:	3408      	adds	r4, #8
 800616a:	e008      	b.n	800617e <_vfprintf_r+0x7b2>
 800616c:	aa1f      	add	r2, sp, #124	; 0x7c
 800616e:	4659      	mov	r1, fp
 8006170:	4648      	mov	r0, r9
 8006172:	f002 f8ab 	bl	80082cc <__sprint_r>
 8006176:	2800      	cmp	r0, #0
 8006178:	f040 82d6 	bne.w	8006728 <_vfprintf_r+0xd5c>
 800617c:	ac2c      	add	r4, sp, #176	; 0xb0
 800617e:	ebca 0606 	rsb	r6, sl, r6
 8006182:	2e00      	cmp	r6, #0
 8006184:	dd2e      	ble.n	80061e4 <_vfprintf_r+0x818>
 8006186:	4b50      	ldr	r3, [pc, #320]	; (80062c8 <_vfprintf_r+0x8fc>)
 8006188:	2e10      	cmp	r6, #16
 800618a:	6023      	str	r3, [r4, #0]
 800618c:	dd16      	ble.n	80061bc <_vfprintf_r+0x7f0>
 800618e:	2310      	movs	r3, #16
 8006190:	6063      	str	r3, [r4, #4]
 8006192:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006194:	3310      	adds	r3, #16
 8006196:	9321      	str	r3, [sp, #132]	; 0x84
 8006198:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800619a:	3301      	adds	r3, #1
 800619c:	2b07      	cmp	r3, #7
 800619e:	9320      	str	r3, [sp, #128]	; 0x80
 80061a0:	dc01      	bgt.n	80061a6 <_vfprintf_r+0x7da>
 80061a2:	3408      	adds	r4, #8
 80061a4:	e008      	b.n	80061b8 <_vfprintf_r+0x7ec>
 80061a6:	aa1f      	add	r2, sp, #124	; 0x7c
 80061a8:	4659      	mov	r1, fp
 80061aa:	4648      	mov	r0, r9
 80061ac:	f002 f88e 	bl	80082cc <__sprint_r>
 80061b0:	2800      	cmp	r0, #0
 80061b2:	f040 82b9 	bne.w	8006728 <_vfprintf_r+0xd5c>
 80061b6:	ac2c      	add	r4, sp, #176	; 0xb0
 80061b8:	3e10      	subs	r6, #16
 80061ba:	e7e4      	b.n	8006186 <_vfprintf_r+0x7ba>
 80061bc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80061be:	9821      	ldr	r0, [sp, #132]	; 0x84
 80061c0:	3301      	adds	r3, #1
 80061c2:	6066      	str	r6, [r4, #4]
 80061c4:	2b07      	cmp	r3, #7
 80061c6:	4406      	add	r6, r0
 80061c8:	9621      	str	r6, [sp, #132]	; 0x84
 80061ca:	9320      	str	r3, [sp, #128]	; 0x80
 80061cc:	dc01      	bgt.n	80061d2 <_vfprintf_r+0x806>
 80061ce:	3408      	adds	r4, #8
 80061d0:	e008      	b.n	80061e4 <_vfprintf_r+0x818>
 80061d2:	aa1f      	add	r2, sp, #124	; 0x7c
 80061d4:	4659      	mov	r1, fp
 80061d6:	4648      	mov	r0, r9
 80061d8:	f002 f878 	bl	80082cc <__sprint_r>
 80061dc:	2800      	cmp	r0, #0
 80061de:	f040 82a3 	bne.w	8006728 <_vfprintf_r+0xd5c>
 80061e2:	ac2c      	add	r4, sp, #176	; 0xb0
 80061e4:	05eb      	lsls	r3, r5, #23
 80061e6:	d414      	bmi.n	8006212 <_vfprintf_r+0x846>
 80061e8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80061ea:	e884 0500 	stmia.w	r4, {r8, sl}
 80061ee:	4453      	add	r3, sl
 80061f0:	9321      	str	r3, [sp, #132]	; 0x84
 80061f2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80061f4:	3301      	adds	r3, #1
 80061f6:	2b07      	cmp	r3, #7
 80061f8:	9320      	str	r3, [sp, #128]	; 0x80
 80061fa:	f340 8244 	ble.w	8006686 <_vfprintf_r+0xcba>
 80061fe:	aa1f      	add	r2, sp, #124	; 0x7c
 8006200:	4659      	mov	r1, fp
 8006202:	4648      	mov	r0, r9
 8006204:	f002 f862 	bl	80082cc <__sprint_r>
 8006208:	2800      	cmp	r0, #0
 800620a:	f040 828d 	bne.w	8006728 <_vfprintf_r+0xd5c>
 800620e:	ac2c      	add	r4, sp, #176	; 0xb0
 8006210:	e23a      	b.n	8006688 <_vfprintf_r+0xcbc>
 8006212:	9b06      	ldr	r3, [sp, #24]
 8006214:	2b65      	cmp	r3, #101	; 0x65
 8006216:	f340 81ad 	ble.w	8006574 <_vfprintf_r+0xba8>
 800621a:	2200      	movs	r2, #0
 800621c:	2300      	movs	r3, #0
 800621e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006220:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006222:	f7fa fc29 	bl	8000a78 <__aeabi_dcmpeq>
 8006226:	2800      	cmp	r0, #0
 8006228:	d05d      	beq.n	80062e6 <_vfprintf_r+0x91a>
 800622a:	4b28      	ldr	r3, [pc, #160]	; (80062cc <_vfprintf_r+0x900>)
 800622c:	6023      	str	r3, [r4, #0]
 800622e:	2301      	movs	r3, #1
 8006230:	6063      	str	r3, [r4, #4]
 8006232:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006234:	3301      	adds	r3, #1
 8006236:	9321      	str	r3, [sp, #132]	; 0x84
 8006238:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800623a:	3301      	adds	r3, #1
 800623c:	2b07      	cmp	r3, #7
 800623e:	9320      	str	r3, [sp, #128]	; 0x80
 8006240:	dc01      	bgt.n	8006246 <_vfprintf_r+0x87a>
 8006242:	3408      	adds	r4, #8
 8006244:	e008      	b.n	8006258 <_vfprintf_r+0x88c>
 8006246:	aa1f      	add	r2, sp, #124	; 0x7c
 8006248:	4659      	mov	r1, fp
 800624a:	4648      	mov	r0, r9
 800624c:	f002 f83e 	bl	80082cc <__sprint_r>
 8006250:	2800      	cmp	r0, #0
 8006252:	f040 8269 	bne.w	8006728 <_vfprintf_r+0xd5c>
 8006256:	ac2c      	add	r4, sp, #176	; 0xb0
 8006258:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800625a:	9a08      	ldr	r2, [sp, #32]
 800625c:	4293      	cmp	r3, r2
 800625e:	db02      	blt.n	8006266 <_vfprintf_r+0x89a>
 8006260:	07ef      	lsls	r7, r5, #31
 8006262:	f140 8211 	bpl.w	8006688 <_vfprintf_r+0xcbc>
 8006266:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006268:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800626a:	6023      	str	r3, [r4, #0]
 800626c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800626e:	6063      	str	r3, [r4, #4]
 8006270:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006272:	4413      	add	r3, r2
 8006274:	9321      	str	r3, [sp, #132]	; 0x84
 8006276:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006278:	3301      	adds	r3, #1
 800627a:	2b07      	cmp	r3, #7
 800627c:	9320      	str	r3, [sp, #128]	; 0x80
 800627e:	dc01      	bgt.n	8006284 <_vfprintf_r+0x8b8>
 8006280:	3408      	adds	r4, #8
 8006282:	e008      	b.n	8006296 <_vfprintf_r+0x8ca>
 8006284:	aa1f      	add	r2, sp, #124	; 0x7c
 8006286:	4659      	mov	r1, fp
 8006288:	4648      	mov	r0, r9
 800628a:	f002 f81f 	bl	80082cc <__sprint_r>
 800628e:	2800      	cmp	r0, #0
 8006290:	f040 824a 	bne.w	8006728 <_vfprintf_r+0xd5c>
 8006294:	ac2c      	add	r4, sp, #176	; 0xb0
 8006296:	9b08      	ldr	r3, [sp, #32]
 8006298:	1e5e      	subs	r6, r3, #1
 800629a:	2e00      	cmp	r6, #0
 800629c:	f340 81f4 	ble.w	8006688 <_vfprintf_r+0xcbc>
 80062a0:	4f09      	ldr	r7, [pc, #36]	; (80062c8 <_vfprintf_r+0x8fc>)
 80062a2:	f04f 0810 	mov.w	r8, #16
 80062a6:	2e10      	cmp	r6, #16
 80062a8:	f340 8158 	ble.w	800655c <_vfprintf_r+0xb90>
 80062ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80062ae:	e884 0180 	stmia.w	r4, {r7, r8}
 80062b2:	3310      	adds	r3, #16
 80062b4:	9321      	str	r3, [sp, #132]	; 0x84
 80062b6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80062b8:	3301      	adds	r3, #1
 80062ba:	2b07      	cmp	r3, #7
 80062bc:	9320      	str	r3, [sp, #128]	; 0x80
 80062be:	dc07      	bgt.n	80062d0 <_vfprintf_r+0x904>
 80062c0:	3408      	adds	r4, #8
 80062c2:	e00e      	b.n	80062e2 <_vfprintf_r+0x916>
 80062c4:	08008dd8 	.word	0x08008dd8
 80062c8:	08008e1c 	.word	0x08008e1c
 80062cc:	08008e1a 	.word	0x08008e1a
 80062d0:	aa1f      	add	r2, sp, #124	; 0x7c
 80062d2:	4659      	mov	r1, fp
 80062d4:	4648      	mov	r0, r9
 80062d6:	f001 fff9 	bl	80082cc <__sprint_r>
 80062da:	2800      	cmp	r0, #0
 80062dc:	f040 8224 	bne.w	8006728 <_vfprintf_r+0xd5c>
 80062e0:	ac2c      	add	r4, sp, #176	; 0xb0
 80062e2:	3e10      	subs	r6, #16
 80062e4:	e7df      	b.n	80062a6 <_vfprintf_r+0x8da>
 80062e6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	dc7c      	bgt.n	80063e6 <_vfprintf_r+0xa1a>
 80062ec:	4b9f      	ldr	r3, [pc, #636]	; (800656c <_vfprintf_r+0xba0>)
 80062ee:	6023      	str	r3, [r4, #0]
 80062f0:	2301      	movs	r3, #1
 80062f2:	6063      	str	r3, [r4, #4]
 80062f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80062f6:	3301      	adds	r3, #1
 80062f8:	9321      	str	r3, [sp, #132]	; 0x84
 80062fa:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80062fc:	3301      	adds	r3, #1
 80062fe:	2b07      	cmp	r3, #7
 8006300:	9320      	str	r3, [sp, #128]	; 0x80
 8006302:	dc01      	bgt.n	8006308 <_vfprintf_r+0x93c>
 8006304:	3408      	adds	r4, #8
 8006306:	e008      	b.n	800631a <_vfprintf_r+0x94e>
 8006308:	aa1f      	add	r2, sp, #124	; 0x7c
 800630a:	4659      	mov	r1, fp
 800630c:	4648      	mov	r0, r9
 800630e:	f001 ffdd 	bl	80082cc <__sprint_r>
 8006312:	2800      	cmp	r0, #0
 8006314:	f040 8208 	bne.w	8006728 <_vfprintf_r+0xd5c>
 8006318:	ac2c      	add	r4, sp, #176	; 0xb0
 800631a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800631c:	b923      	cbnz	r3, 8006328 <_vfprintf_r+0x95c>
 800631e:	9b08      	ldr	r3, [sp, #32]
 8006320:	b913      	cbnz	r3, 8006328 <_vfprintf_r+0x95c>
 8006322:	07ee      	lsls	r6, r5, #31
 8006324:	f140 81b0 	bpl.w	8006688 <_vfprintf_r+0xcbc>
 8006328:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800632a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800632c:	6023      	str	r3, [r4, #0]
 800632e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006330:	6063      	str	r3, [r4, #4]
 8006332:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006334:	4413      	add	r3, r2
 8006336:	9321      	str	r3, [sp, #132]	; 0x84
 8006338:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800633a:	3301      	adds	r3, #1
 800633c:	2b07      	cmp	r3, #7
 800633e:	9320      	str	r3, [sp, #128]	; 0x80
 8006340:	dc02      	bgt.n	8006348 <_vfprintf_r+0x97c>
 8006342:	f104 0308 	add.w	r3, r4, #8
 8006346:	e008      	b.n	800635a <_vfprintf_r+0x98e>
 8006348:	aa1f      	add	r2, sp, #124	; 0x7c
 800634a:	4659      	mov	r1, fp
 800634c:	4648      	mov	r0, r9
 800634e:	f001 ffbd 	bl	80082cc <__sprint_r>
 8006352:	2800      	cmp	r0, #0
 8006354:	f040 81e8 	bne.w	8006728 <_vfprintf_r+0xd5c>
 8006358:	ab2c      	add	r3, sp, #176	; 0xb0
 800635a:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800635c:	4276      	negs	r6, r6
 800635e:	2e00      	cmp	r6, #0
 8006360:	dd30      	ble.n	80063c4 <_vfprintf_r+0x9f8>
 8006362:	4f83      	ldr	r7, [pc, #524]	; (8006570 <_vfprintf_r+0xba4>)
 8006364:	2410      	movs	r4, #16
 8006366:	2e10      	cmp	r6, #16
 8006368:	dd16      	ble.n	8006398 <_vfprintf_r+0x9cc>
 800636a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800636c:	601f      	str	r7, [r3, #0]
 800636e:	3210      	adds	r2, #16
 8006370:	9221      	str	r2, [sp, #132]	; 0x84
 8006372:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006374:	605c      	str	r4, [r3, #4]
 8006376:	3201      	adds	r2, #1
 8006378:	2a07      	cmp	r2, #7
 800637a:	9220      	str	r2, [sp, #128]	; 0x80
 800637c:	dc01      	bgt.n	8006382 <_vfprintf_r+0x9b6>
 800637e:	3308      	adds	r3, #8
 8006380:	e008      	b.n	8006394 <_vfprintf_r+0x9c8>
 8006382:	aa1f      	add	r2, sp, #124	; 0x7c
 8006384:	4659      	mov	r1, fp
 8006386:	4648      	mov	r0, r9
 8006388:	f001 ffa0 	bl	80082cc <__sprint_r>
 800638c:	2800      	cmp	r0, #0
 800638e:	f040 81cb 	bne.w	8006728 <_vfprintf_r+0xd5c>
 8006392:	ab2c      	add	r3, sp, #176	; 0xb0
 8006394:	3e10      	subs	r6, #16
 8006396:	e7e6      	b.n	8006366 <_vfprintf_r+0x99a>
 8006398:	4a75      	ldr	r2, [pc, #468]	; (8006570 <_vfprintf_r+0xba4>)
 800639a:	e883 0044 	stmia.w	r3, {r2, r6}
 800639e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80063a0:	4416      	add	r6, r2
 80063a2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80063a4:	9621      	str	r6, [sp, #132]	; 0x84
 80063a6:	3201      	adds	r2, #1
 80063a8:	2a07      	cmp	r2, #7
 80063aa:	9220      	str	r2, [sp, #128]	; 0x80
 80063ac:	dc01      	bgt.n	80063b2 <_vfprintf_r+0x9e6>
 80063ae:	3308      	adds	r3, #8
 80063b0:	e008      	b.n	80063c4 <_vfprintf_r+0x9f8>
 80063b2:	aa1f      	add	r2, sp, #124	; 0x7c
 80063b4:	4659      	mov	r1, fp
 80063b6:	4648      	mov	r0, r9
 80063b8:	f001 ff88 	bl	80082cc <__sprint_r>
 80063bc:	2800      	cmp	r0, #0
 80063be:	f040 81b3 	bne.w	8006728 <_vfprintf_r+0xd5c>
 80063c2:	ab2c      	add	r3, sp, #176	; 0xb0
 80063c4:	9a08      	ldr	r2, [sp, #32]
 80063c6:	9908      	ldr	r1, [sp, #32]
 80063c8:	605a      	str	r2, [r3, #4]
 80063ca:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80063cc:	f8c3 8000 	str.w	r8, [r3]
 80063d0:	440a      	add	r2, r1
 80063d2:	9221      	str	r2, [sp, #132]	; 0x84
 80063d4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80063d6:	3201      	adds	r2, #1
 80063d8:	2a07      	cmp	r2, #7
 80063da:	9220      	str	r2, [sp, #128]	; 0x80
 80063dc:	f73f af0f 	bgt.w	80061fe <_vfprintf_r+0x832>
 80063e0:	f103 0408 	add.w	r4, r3, #8
 80063e4:	e150      	b.n	8006688 <_vfprintf_r+0xcbc>
 80063e6:	9b08      	ldr	r3, [sp, #32]
 80063e8:	42bb      	cmp	r3, r7
 80063ea:	bfa8      	it	ge
 80063ec:	463b      	movge	r3, r7
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	461e      	mov	r6, r3
 80063f2:	dd15      	ble.n	8006420 <_vfprintf_r+0xa54>
 80063f4:	6063      	str	r3, [r4, #4]
 80063f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80063f8:	f8c4 8000 	str.w	r8, [r4]
 80063fc:	4433      	add	r3, r6
 80063fe:	9321      	str	r3, [sp, #132]	; 0x84
 8006400:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006402:	3301      	adds	r3, #1
 8006404:	2b07      	cmp	r3, #7
 8006406:	9320      	str	r3, [sp, #128]	; 0x80
 8006408:	dc01      	bgt.n	800640e <_vfprintf_r+0xa42>
 800640a:	3408      	adds	r4, #8
 800640c:	e008      	b.n	8006420 <_vfprintf_r+0xa54>
 800640e:	aa1f      	add	r2, sp, #124	; 0x7c
 8006410:	4659      	mov	r1, fp
 8006412:	4648      	mov	r0, r9
 8006414:	f001 ff5a 	bl	80082cc <__sprint_r>
 8006418:	2800      	cmp	r0, #0
 800641a:	f040 8185 	bne.w	8006728 <_vfprintf_r+0xd5c>
 800641e:	ac2c      	add	r4, sp, #176	; 0xb0
 8006420:	2e00      	cmp	r6, #0
 8006422:	bfb4      	ite	lt
 8006424:	463e      	movlt	r6, r7
 8006426:	1bbe      	subge	r6, r7, r6
 8006428:	2e00      	cmp	r6, #0
 800642a:	dd30      	ble.n	800648e <_vfprintf_r+0xac2>
 800642c:	f04f 0a10 	mov.w	sl, #16
 8006430:	4b4f      	ldr	r3, [pc, #316]	; (8006570 <_vfprintf_r+0xba4>)
 8006432:	2e10      	cmp	r6, #16
 8006434:	6023      	str	r3, [r4, #0]
 8006436:	dd16      	ble.n	8006466 <_vfprintf_r+0xa9a>
 8006438:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800643a:	f8c4 a004 	str.w	sl, [r4, #4]
 800643e:	3310      	adds	r3, #16
 8006440:	9321      	str	r3, [sp, #132]	; 0x84
 8006442:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006444:	3301      	adds	r3, #1
 8006446:	2b07      	cmp	r3, #7
 8006448:	9320      	str	r3, [sp, #128]	; 0x80
 800644a:	dc01      	bgt.n	8006450 <_vfprintf_r+0xa84>
 800644c:	3408      	adds	r4, #8
 800644e:	e008      	b.n	8006462 <_vfprintf_r+0xa96>
 8006450:	aa1f      	add	r2, sp, #124	; 0x7c
 8006452:	4659      	mov	r1, fp
 8006454:	4648      	mov	r0, r9
 8006456:	f001 ff39 	bl	80082cc <__sprint_r>
 800645a:	2800      	cmp	r0, #0
 800645c:	f040 8164 	bne.w	8006728 <_vfprintf_r+0xd5c>
 8006460:	ac2c      	add	r4, sp, #176	; 0xb0
 8006462:	3e10      	subs	r6, #16
 8006464:	e7e4      	b.n	8006430 <_vfprintf_r+0xa64>
 8006466:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006468:	6066      	str	r6, [r4, #4]
 800646a:	441e      	add	r6, r3
 800646c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800646e:	9621      	str	r6, [sp, #132]	; 0x84
 8006470:	3301      	adds	r3, #1
 8006472:	2b07      	cmp	r3, #7
 8006474:	9320      	str	r3, [sp, #128]	; 0x80
 8006476:	dc01      	bgt.n	800647c <_vfprintf_r+0xab0>
 8006478:	3408      	adds	r4, #8
 800647a:	e008      	b.n	800648e <_vfprintf_r+0xac2>
 800647c:	aa1f      	add	r2, sp, #124	; 0x7c
 800647e:	4659      	mov	r1, fp
 8006480:	4648      	mov	r0, r9
 8006482:	f001 ff23 	bl	80082cc <__sprint_r>
 8006486:	2800      	cmp	r0, #0
 8006488:	f040 814e 	bne.w	8006728 <_vfprintf_r+0xd5c>
 800648c:	ac2c      	add	r4, sp, #176	; 0xb0
 800648e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006490:	9a08      	ldr	r2, [sp, #32]
 8006492:	4447      	add	r7, r8
 8006494:	4293      	cmp	r3, r2
 8006496:	db01      	blt.n	800649c <_vfprintf_r+0xad0>
 8006498:	07e8      	lsls	r0, r5, #31
 800649a:	d517      	bpl.n	80064cc <_vfprintf_r+0xb00>
 800649c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800649e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80064a0:	6023      	str	r3, [r4, #0]
 80064a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064a4:	6063      	str	r3, [r4, #4]
 80064a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064a8:	4413      	add	r3, r2
 80064aa:	9321      	str	r3, [sp, #132]	; 0x84
 80064ac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80064ae:	3301      	adds	r3, #1
 80064b0:	2b07      	cmp	r3, #7
 80064b2:	9320      	str	r3, [sp, #128]	; 0x80
 80064b4:	dc01      	bgt.n	80064ba <_vfprintf_r+0xaee>
 80064b6:	3408      	adds	r4, #8
 80064b8:	e008      	b.n	80064cc <_vfprintf_r+0xb00>
 80064ba:	aa1f      	add	r2, sp, #124	; 0x7c
 80064bc:	4659      	mov	r1, fp
 80064be:	4648      	mov	r0, r9
 80064c0:	f001 ff04 	bl	80082cc <__sprint_r>
 80064c4:	2800      	cmp	r0, #0
 80064c6:	f040 812f 	bne.w	8006728 <_vfprintf_r+0xd5c>
 80064ca:	ac2c      	add	r4, sp, #176	; 0xb0
 80064cc:	9b08      	ldr	r3, [sp, #32]
 80064ce:	9a08      	ldr	r2, [sp, #32]
 80064d0:	eb08 0603 	add.w	r6, r8, r3
 80064d4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80064d6:	1bf6      	subs	r6, r6, r7
 80064d8:	1ad3      	subs	r3, r2, r3
 80064da:	429e      	cmp	r6, r3
 80064dc:	bfa8      	it	ge
 80064de:	461e      	movge	r6, r3
 80064e0:	2e00      	cmp	r6, #0
 80064e2:	dd14      	ble.n	800650e <_vfprintf_r+0xb42>
 80064e4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064e6:	6027      	str	r7, [r4, #0]
 80064e8:	4433      	add	r3, r6
 80064ea:	9321      	str	r3, [sp, #132]	; 0x84
 80064ec:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80064ee:	6066      	str	r6, [r4, #4]
 80064f0:	3301      	adds	r3, #1
 80064f2:	2b07      	cmp	r3, #7
 80064f4:	9320      	str	r3, [sp, #128]	; 0x80
 80064f6:	dc01      	bgt.n	80064fc <_vfprintf_r+0xb30>
 80064f8:	3408      	adds	r4, #8
 80064fa:	e008      	b.n	800650e <_vfprintf_r+0xb42>
 80064fc:	aa1f      	add	r2, sp, #124	; 0x7c
 80064fe:	4659      	mov	r1, fp
 8006500:	4648      	mov	r0, r9
 8006502:	f001 fee3 	bl	80082cc <__sprint_r>
 8006506:	2800      	cmp	r0, #0
 8006508:	f040 810e 	bne.w	8006728 <_vfprintf_r+0xd5c>
 800650c:	ac2c      	add	r4, sp, #176	; 0xb0
 800650e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006510:	9a08      	ldr	r2, [sp, #32]
 8006512:	2e00      	cmp	r6, #0
 8006514:	eba2 0303 	sub.w	r3, r2, r3
 8006518:	bfb4      	ite	lt
 800651a:	461e      	movlt	r6, r3
 800651c:	1b9e      	subge	r6, r3, r6
 800651e:	2e00      	cmp	r6, #0
 8006520:	f340 80b2 	ble.w	8006688 <_vfprintf_r+0xcbc>
 8006524:	4f12      	ldr	r7, [pc, #72]	; (8006570 <_vfprintf_r+0xba4>)
 8006526:	f04f 0810 	mov.w	r8, #16
 800652a:	2e10      	cmp	r6, #16
 800652c:	dd16      	ble.n	800655c <_vfprintf_r+0xb90>
 800652e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006530:	e884 0180 	stmia.w	r4, {r7, r8}
 8006534:	3310      	adds	r3, #16
 8006536:	9321      	str	r3, [sp, #132]	; 0x84
 8006538:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800653a:	3301      	adds	r3, #1
 800653c:	2b07      	cmp	r3, #7
 800653e:	9320      	str	r3, [sp, #128]	; 0x80
 8006540:	dc01      	bgt.n	8006546 <_vfprintf_r+0xb7a>
 8006542:	3408      	adds	r4, #8
 8006544:	e008      	b.n	8006558 <_vfprintf_r+0xb8c>
 8006546:	aa1f      	add	r2, sp, #124	; 0x7c
 8006548:	4659      	mov	r1, fp
 800654a:	4648      	mov	r0, r9
 800654c:	f001 febe 	bl	80082cc <__sprint_r>
 8006550:	2800      	cmp	r0, #0
 8006552:	f040 80e9 	bne.w	8006728 <_vfprintf_r+0xd5c>
 8006556:	ac2c      	add	r4, sp, #176	; 0xb0
 8006558:	3e10      	subs	r6, #16
 800655a:	e7e6      	b.n	800652a <_vfprintf_r+0xb5e>
 800655c:	4b04      	ldr	r3, [pc, #16]	; (8006570 <_vfprintf_r+0xba4>)
 800655e:	e884 0048 	stmia.w	r4, {r3, r6}
 8006562:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006564:	441e      	add	r6, r3
 8006566:	9621      	str	r6, [sp, #132]	; 0x84
 8006568:	e643      	b.n	80061f2 <_vfprintf_r+0x826>
 800656a:	bf00      	nop
 800656c:	08008e1a 	.word	0x08008e1a
 8006570:	08008e1c 	.word	0x08008e1c
 8006574:	9b08      	ldr	r3, [sp, #32]
 8006576:	2b01      	cmp	r3, #1
 8006578:	dc01      	bgt.n	800657e <_vfprintf_r+0xbb2>
 800657a:	07e9      	lsls	r1, r5, #31
 800657c:	d573      	bpl.n	8006666 <_vfprintf_r+0xc9a>
 800657e:	2301      	movs	r3, #1
 8006580:	6063      	str	r3, [r4, #4]
 8006582:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006584:	f8c4 8000 	str.w	r8, [r4]
 8006588:	3301      	adds	r3, #1
 800658a:	9321      	str	r3, [sp, #132]	; 0x84
 800658c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800658e:	3301      	adds	r3, #1
 8006590:	2b07      	cmp	r3, #7
 8006592:	9320      	str	r3, [sp, #128]	; 0x80
 8006594:	dc01      	bgt.n	800659a <_vfprintf_r+0xbce>
 8006596:	3408      	adds	r4, #8
 8006598:	e008      	b.n	80065ac <_vfprintf_r+0xbe0>
 800659a:	aa1f      	add	r2, sp, #124	; 0x7c
 800659c:	4659      	mov	r1, fp
 800659e:	4648      	mov	r0, r9
 80065a0:	f001 fe94 	bl	80082cc <__sprint_r>
 80065a4:	2800      	cmp	r0, #0
 80065a6:	f040 80bf 	bne.w	8006728 <_vfprintf_r+0xd5c>
 80065aa:	ac2c      	add	r4, sp, #176	; 0xb0
 80065ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80065ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065b0:	6023      	str	r3, [r4, #0]
 80065b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065b4:	6063      	str	r3, [r4, #4]
 80065b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80065b8:	4413      	add	r3, r2
 80065ba:	9321      	str	r3, [sp, #132]	; 0x84
 80065bc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80065be:	3301      	adds	r3, #1
 80065c0:	2b07      	cmp	r3, #7
 80065c2:	9320      	str	r3, [sp, #128]	; 0x80
 80065c4:	dc01      	bgt.n	80065ca <_vfprintf_r+0xbfe>
 80065c6:	3408      	adds	r4, #8
 80065c8:	e008      	b.n	80065dc <_vfprintf_r+0xc10>
 80065ca:	aa1f      	add	r2, sp, #124	; 0x7c
 80065cc:	4659      	mov	r1, fp
 80065ce:	4648      	mov	r0, r9
 80065d0:	f001 fe7c 	bl	80082cc <__sprint_r>
 80065d4:	2800      	cmp	r0, #0
 80065d6:	f040 80a7 	bne.w	8006728 <_vfprintf_r+0xd5c>
 80065da:	ac2c      	add	r4, sp, #176	; 0xb0
 80065dc:	2300      	movs	r3, #0
 80065de:	2200      	movs	r2, #0
 80065e0:	980c      	ldr	r0, [sp, #48]	; 0x30
 80065e2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80065e4:	f7fa fa48 	bl	8000a78 <__aeabi_dcmpeq>
 80065e8:	9b08      	ldr	r3, [sp, #32]
 80065ea:	1e5e      	subs	r6, r3, #1
 80065ec:	b9b8      	cbnz	r0, 800661e <_vfprintf_r+0xc52>
 80065ee:	f108 0301 	add.w	r3, r8, #1
 80065f2:	e884 0048 	stmia.w	r4, {r3, r6}
 80065f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80065f8:	9a08      	ldr	r2, [sp, #32]
 80065fa:	3b01      	subs	r3, #1
 80065fc:	4413      	add	r3, r2
 80065fe:	9321      	str	r3, [sp, #132]	; 0x84
 8006600:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006602:	3301      	adds	r3, #1
 8006604:	2b07      	cmp	r3, #7
 8006606:	9320      	str	r3, [sp, #128]	; 0x80
 8006608:	dd34      	ble.n	8006674 <_vfprintf_r+0xca8>
 800660a:	aa1f      	add	r2, sp, #124	; 0x7c
 800660c:	4659      	mov	r1, fp
 800660e:	4648      	mov	r0, r9
 8006610:	f001 fe5c 	bl	80082cc <__sprint_r>
 8006614:	2800      	cmp	r0, #0
 8006616:	f040 8087 	bne.w	8006728 <_vfprintf_r+0xd5c>
 800661a:	ac2c      	add	r4, sp, #176	; 0xb0
 800661c:	e02b      	b.n	8006676 <_vfprintf_r+0xcaa>
 800661e:	2e00      	cmp	r6, #0
 8006620:	dd29      	ble.n	8006676 <_vfprintf_r+0xcaa>
 8006622:	4f8e      	ldr	r7, [pc, #568]	; (800685c <_vfprintf_r+0xe90>)
 8006624:	f04f 0810 	mov.w	r8, #16
 8006628:	2e10      	cmp	r6, #16
 800662a:	dd15      	ble.n	8006658 <_vfprintf_r+0xc8c>
 800662c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800662e:	e884 0180 	stmia.w	r4, {r7, r8}
 8006632:	3310      	adds	r3, #16
 8006634:	9321      	str	r3, [sp, #132]	; 0x84
 8006636:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006638:	3301      	adds	r3, #1
 800663a:	2b07      	cmp	r3, #7
 800663c:	9320      	str	r3, [sp, #128]	; 0x80
 800663e:	dc01      	bgt.n	8006644 <_vfprintf_r+0xc78>
 8006640:	3408      	adds	r4, #8
 8006642:	e007      	b.n	8006654 <_vfprintf_r+0xc88>
 8006644:	aa1f      	add	r2, sp, #124	; 0x7c
 8006646:	4659      	mov	r1, fp
 8006648:	4648      	mov	r0, r9
 800664a:	f001 fe3f 	bl	80082cc <__sprint_r>
 800664e:	2800      	cmp	r0, #0
 8006650:	d16a      	bne.n	8006728 <_vfprintf_r+0xd5c>
 8006652:	ac2c      	add	r4, sp, #176	; 0xb0
 8006654:	3e10      	subs	r6, #16
 8006656:	e7e7      	b.n	8006628 <_vfprintf_r+0xc5c>
 8006658:	4b80      	ldr	r3, [pc, #512]	; (800685c <_vfprintf_r+0xe90>)
 800665a:	e884 0048 	stmia.w	r4, {r3, r6}
 800665e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006660:	441e      	add	r6, r3
 8006662:	9621      	str	r6, [sp, #132]	; 0x84
 8006664:	e7cc      	b.n	8006600 <_vfprintf_r+0xc34>
 8006666:	2301      	movs	r3, #1
 8006668:	6063      	str	r3, [r4, #4]
 800666a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800666c:	f8c4 8000 	str.w	r8, [r4]
 8006670:	3301      	adds	r3, #1
 8006672:	e7c4      	b.n	80065fe <_vfprintf_r+0xc32>
 8006674:	3408      	adds	r4, #8
 8006676:	ab1b      	add	r3, sp, #108	; 0x6c
 8006678:	6023      	str	r3, [r4, #0]
 800667a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800667c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800667e:	6063      	str	r3, [r4, #4]
 8006680:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006682:	4413      	add	r3, r2
 8006684:	e5b4      	b.n	80061f0 <_vfprintf_r+0x824>
 8006686:	3408      	adds	r4, #8
 8006688:	076a      	lsls	r2, r5, #29
 800668a:	d40b      	bmi.n	80066a4 <_vfprintf_r+0xcd8>
 800668c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800668e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006690:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006692:	428a      	cmp	r2, r1
 8006694:	bfac      	ite	ge
 8006696:	189b      	addge	r3, r3, r2
 8006698:	185b      	addlt	r3, r3, r1
 800669a:	930e      	str	r3, [sp, #56]	; 0x38
 800669c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d035      	beq.n	800670e <_vfprintf_r+0xd42>
 80066a2:	e02e      	b.n	8006702 <_vfprintf_r+0xd36>
 80066a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80066a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80066a8:	1a9d      	subs	r5, r3, r2
 80066aa:	2d00      	cmp	r5, #0
 80066ac:	ddee      	ble.n	800668c <_vfprintf_r+0xcc0>
 80066ae:	2610      	movs	r6, #16
 80066b0:	4b6b      	ldr	r3, [pc, #428]	; (8006860 <_vfprintf_r+0xe94>)
 80066b2:	2d10      	cmp	r5, #16
 80066b4:	6023      	str	r3, [r4, #0]
 80066b6:	dd13      	ble.n	80066e0 <_vfprintf_r+0xd14>
 80066b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066ba:	6066      	str	r6, [r4, #4]
 80066bc:	3310      	adds	r3, #16
 80066be:	9321      	str	r3, [sp, #132]	; 0x84
 80066c0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80066c2:	3301      	adds	r3, #1
 80066c4:	2b07      	cmp	r3, #7
 80066c6:	9320      	str	r3, [sp, #128]	; 0x80
 80066c8:	dc01      	bgt.n	80066ce <_vfprintf_r+0xd02>
 80066ca:	3408      	adds	r4, #8
 80066cc:	e006      	b.n	80066dc <_vfprintf_r+0xd10>
 80066ce:	aa1f      	add	r2, sp, #124	; 0x7c
 80066d0:	4659      	mov	r1, fp
 80066d2:	4648      	mov	r0, r9
 80066d4:	f001 fdfa 	bl	80082cc <__sprint_r>
 80066d8:	bb30      	cbnz	r0, 8006728 <_vfprintf_r+0xd5c>
 80066da:	ac2c      	add	r4, sp, #176	; 0xb0
 80066dc:	3d10      	subs	r5, #16
 80066de:	e7e7      	b.n	80066b0 <_vfprintf_r+0xce4>
 80066e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066e2:	6065      	str	r5, [r4, #4]
 80066e4:	441d      	add	r5, r3
 80066e6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80066e8:	9521      	str	r5, [sp, #132]	; 0x84
 80066ea:	3301      	adds	r3, #1
 80066ec:	2b07      	cmp	r3, #7
 80066ee:	9320      	str	r3, [sp, #128]	; 0x80
 80066f0:	ddcc      	ble.n	800668c <_vfprintf_r+0xcc0>
 80066f2:	aa1f      	add	r2, sp, #124	; 0x7c
 80066f4:	4659      	mov	r1, fp
 80066f6:	4648      	mov	r0, r9
 80066f8:	f001 fde8 	bl	80082cc <__sprint_r>
 80066fc:	2800      	cmp	r0, #0
 80066fe:	d0c5      	beq.n	800668c <_vfprintf_r+0xcc0>
 8006700:	e012      	b.n	8006728 <_vfprintf_r+0xd5c>
 8006702:	aa1f      	add	r2, sp, #124	; 0x7c
 8006704:	4659      	mov	r1, fp
 8006706:	4648      	mov	r0, r9
 8006708:	f001 fde0 	bl	80082cc <__sprint_r>
 800670c:	b960      	cbnz	r0, 8006728 <_vfprintf_r+0xd5c>
 800670e:	2300      	movs	r3, #0
 8006710:	9320      	str	r3, [sp, #128]	; 0x80
 8006712:	9f07      	ldr	r7, [sp, #28]
 8006714:	ac2c      	add	r4, sp, #176	; 0xb0
 8006716:	f7ff b9c0 	b.w	8005a9a <_vfprintf_r+0xce>
 800671a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800671c:	b123      	cbz	r3, 8006728 <_vfprintf_r+0xd5c>
 800671e:	aa1f      	add	r2, sp, #124	; 0x7c
 8006720:	4659      	mov	r1, fp
 8006722:	4648      	mov	r0, r9
 8006724:	f001 fdd2 	bl	80082cc <__sprint_r>
 8006728:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800672c:	065b      	lsls	r3, r3, #25
 800672e:	f53f a999 	bmi.w	8005a64 <_vfprintf_r+0x98>
 8006732:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006734:	e131      	b.n	800699a <_vfprintf_r+0xfce>
 8006736:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006738:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800673a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800673c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800673e:	f7fa f9cd 	bl	8000adc <__aeabi_dcmpun>
 8006742:	b160      	cbz	r0, 800675e <_vfprintf_r+0xd92>
 8006744:	4b47      	ldr	r3, [pc, #284]	; (8006864 <_vfprintf_r+0xe98>)
 8006746:	4a48      	ldr	r2, [pc, #288]	; (8006868 <_vfprintf_r+0xe9c>)
 8006748:	9906      	ldr	r1, [sp, #24]
 800674a:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800674e:	2947      	cmp	r1, #71	; 0x47
 8006750:	bfcc      	ite	gt
 8006752:	4690      	movgt	r8, r2
 8006754:	4698      	movle	r8, r3
 8006756:	f04f 0a03 	mov.w	sl, #3
 800675a:	2600      	movs	r6, #0
 800675c:	e44d      	b.n	8005ffa <_vfprintf_r+0x62e>
 800675e:	f1ba 3fff 	cmp.w	sl, #4294967295
 8006762:	d00a      	beq.n	800677a <_vfprintf_r+0xdae>
 8006764:	9b06      	ldr	r3, [sp, #24]
 8006766:	f023 0320 	bic.w	r3, r3, #32
 800676a:	2b47      	cmp	r3, #71	; 0x47
 800676c:	d107      	bne.n	800677e <_vfprintf_r+0xdb2>
 800676e:	f1ba 0f00 	cmp.w	sl, #0
 8006772:	bf08      	it	eq
 8006774:	f04f 0a01 	moveq.w	sl, #1
 8006778:	e001      	b.n	800677e <_vfprintf_r+0xdb2>
 800677a:	f04f 0a06 	mov.w	sl, #6
 800677e:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8006782:	9315      	str	r3, [sp, #84]	; 0x54
 8006784:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006786:	1e1f      	subs	r7, r3, #0
 8006788:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800678a:	bfa8      	it	ge
 800678c:	9710      	strge	r7, [sp, #64]	; 0x40
 800678e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006790:	bfbd      	ittte	lt
 8006792:	463b      	movlt	r3, r7
 8006794:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006798:	9310      	strlt	r3, [sp, #64]	; 0x40
 800679a:	2300      	movge	r3, #0
 800679c:	bfb8      	it	lt
 800679e:	232d      	movlt	r3, #45	; 0x2d
 80067a0:	9314      	str	r3, [sp, #80]	; 0x50
 80067a2:	9b06      	ldr	r3, [sp, #24]
 80067a4:	f023 0720 	bic.w	r7, r3, #32
 80067a8:	2f46      	cmp	r7, #70	; 0x46
 80067aa:	d004      	beq.n	80067b6 <_vfprintf_r+0xdea>
 80067ac:	2f45      	cmp	r7, #69	; 0x45
 80067ae:	d105      	bne.n	80067bc <_vfprintf_r+0xdf0>
 80067b0:	f10a 0601 	add.w	r6, sl, #1
 80067b4:	e003      	b.n	80067be <_vfprintf_r+0xdf2>
 80067b6:	4656      	mov	r6, sl
 80067b8:	2303      	movs	r3, #3
 80067ba:	e001      	b.n	80067c0 <_vfprintf_r+0xdf4>
 80067bc:	4656      	mov	r6, sl
 80067be:	2302      	movs	r3, #2
 80067c0:	aa1d      	add	r2, sp, #116	; 0x74
 80067c2:	9204      	str	r2, [sp, #16]
 80067c4:	aa1a      	add	r2, sp, #104	; 0x68
 80067c6:	9203      	str	r2, [sp, #12]
 80067c8:	aa19      	add	r2, sp, #100	; 0x64
 80067ca:	9202      	str	r2, [sp, #8]
 80067cc:	e88d 0048 	stmia.w	sp, {r3, r6}
 80067d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80067d2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80067d4:	4648      	mov	r0, r9
 80067d6:	f000 fa3b 	bl	8006c50 <_dtoa_r>
 80067da:	2f47      	cmp	r7, #71	; 0x47
 80067dc:	4680      	mov	r8, r0
 80067de:	d102      	bne.n	80067e6 <_vfprintf_r+0xe1a>
 80067e0:	07eb      	lsls	r3, r5, #31
 80067e2:	f140 80d0 	bpl.w	8006986 <_vfprintf_r+0xfba>
 80067e6:	eb08 0306 	add.w	r3, r8, r6
 80067ea:	2f46      	cmp	r7, #70	; 0x46
 80067ec:	9308      	str	r3, [sp, #32]
 80067ee:	d111      	bne.n	8006814 <_vfprintf_r+0xe48>
 80067f0:	f898 3000 	ldrb.w	r3, [r8]
 80067f4:	2b30      	cmp	r3, #48	; 0x30
 80067f6:	d109      	bne.n	800680c <_vfprintf_r+0xe40>
 80067f8:	2200      	movs	r2, #0
 80067fa:	2300      	movs	r3, #0
 80067fc:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80067fe:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006800:	f7fa f93a 	bl	8000a78 <__aeabi_dcmpeq>
 8006804:	b910      	cbnz	r0, 800680c <_vfprintf_r+0xe40>
 8006806:	f1c6 0601 	rsb	r6, r6, #1
 800680a:	9619      	str	r6, [sp, #100]	; 0x64
 800680c:	9a08      	ldr	r2, [sp, #32]
 800680e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006810:	441a      	add	r2, r3
 8006812:	9208      	str	r2, [sp, #32]
 8006814:	2200      	movs	r2, #0
 8006816:	2300      	movs	r3, #0
 8006818:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800681a:	9910      	ldr	r1, [sp, #64]	; 0x40
 800681c:	f7fa f92c 	bl	8000a78 <__aeabi_dcmpeq>
 8006820:	b908      	cbnz	r0, 8006826 <_vfprintf_r+0xe5a>
 8006822:	2230      	movs	r2, #48	; 0x30
 8006824:	e002      	b.n	800682c <_vfprintf_r+0xe60>
 8006826:	9b08      	ldr	r3, [sp, #32]
 8006828:	931d      	str	r3, [sp, #116]	; 0x74
 800682a:	e007      	b.n	800683c <_vfprintf_r+0xe70>
 800682c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800682e:	9908      	ldr	r1, [sp, #32]
 8006830:	4299      	cmp	r1, r3
 8006832:	d903      	bls.n	800683c <_vfprintf_r+0xe70>
 8006834:	1c59      	adds	r1, r3, #1
 8006836:	911d      	str	r1, [sp, #116]	; 0x74
 8006838:	701a      	strb	r2, [r3, #0]
 800683a:	e7f7      	b.n	800682c <_vfprintf_r+0xe60>
 800683c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800683e:	2f47      	cmp	r7, #71	; 0x47
 8006840:	ebc8 0303 	rsb	r3, r8, r3
 8006844:	9308      	str	r3, [sp, #32]
 8006846:	d111      	bne.n	800686c <_vfprintf_r+0xea0>
 8006848:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800684a:	1cdf      	adds	r7, r3, #3
 800684c:	db01      	blt.n	8006852 <_vfprintf_r+0xe86>
 800684e:	459a      	cmp	sl, r3
 8006850:	da6b      	bge.n	800692a <_vfprintf_r+0xf5e>
 8006852:	9b06      	ldr	r3, [sp, #24]
 8006854:	3b02      	subs	r3, #2
 8006856:	9306      	str	r3, [sp, #24]
 8006858:	e00b      	b.n	8006872 <_vfprintf_r+0xea6>
 800685a:	bf00      	nop
 800685c:	08008e1c 	.word	0x08008e1c
 8006860:	08008dd8 	.word	0x08008dd8
 8006864:	08008df0 	.word	0x08008df0
 8006868:	08008df4 	.word	0x08008df4
 800686c:	9b06      	ldr	r3, [sp, #24]
 800686e:	2b65      	cmp	r3, #101	; 0x65
 8006870:	dc44      	bgt.n	80068fc <_vfprintf_r+0xf30>
 8006872:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006874:	f89d 2018 	ldrb.w	r2, [sp, #24]
 8006878:	3b01      	subs	r3, #1
 800687a:	2b00      	cmp	r3, #0
 800687c:	9319      	str	r3, [sp, #100]	; 0x64
 800687e:	bfb8      	it	lt
 8006880:	425b      	neglt	r3, r3
 8006882:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
 8006886:	bfb4      	ite	lt
 8006888:	222d      	movlt	r2, #45	; 0x2d
 800688a:	222b      	movge	r2, #43	; 0x2b
 800688c:	2b09      	cmp	r3, #9
 800688e:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8006892:	dd1d      	ble.n	80068d0 <_vfprintf_r+0xf04>
 8006894:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8006898:	200a      	movs	r0, #10
 800689a:	fb93 f1f0 	sdiv	r1, r3, r0
 800689e:	fb00 3311 	mls	r3, r0, r1, r3
 80068a2:	2909      	cmp	r1, #9
 80068a4:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80068a8:	f802 3d01 	strb.w	r3, [r2, #-1]!
 80068ac:	460b      	mov	r3, r1
 80068ae:	dcf4      	bgt.n	800689a <_vfprintf_r+0xece>
 80068b0:	3330      	adds	r3, #48	; 0x30
 80068b2:	f802 3c01 	strb.w	r3, [r2, #-1]
 80068b6:	1e51      	subs	r1, r2, #1
 80068b8:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 80068bc:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 80068c0:	4281      	cmp	r1, r0
 80068c2:	461a      	mov	r2, r3
 80068c4:	d20b      	bcs.n	80068de <_vfprintf_r+0xf12>
 80068c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80068ca:	f803 2b01 	strb.w	r2, [r3], #1
 80068ce:	e7f7      	b.n	80068c0 <_vfprintf_r+0xef4>
 80068d0:	2230      	movs	r2, #48	; 0x30
 80068d2:	4413      	add	r3, r2
 80068d4:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 80068d8:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 80068dc:	aa1c      	add	r2, sp, #112	; 0x70
 80068de:	ab1b      	add	r3, sp, #108	; 0x6c
 80068e0:	1ad3      	subs	r3, r2, r3
 80068e2:	9a08      	ldr	r2, [sp, #32]
 80068e4:	9312      	str	r3, [sp, #72]	; 0x48
 80068e6:	2a01      	cmp	r2, #1
 80068e8:	eb03 0a02 	add.w	sl, r3, r2
 80068ec:	dc02      	bgt.n	80068f4 <_vfprintf_r+0xf28>
 80068ee:	f015 0701 	ands.w	r7, r5, #1
 80068f2:	d032      	beq.n	800695a <_vfprintf_r+0xf8e>
 80068f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068f6:	2700      	movs	r7, #0
 80068f8:	449a      	add	sl, r3
 80068fa:	e02e      	b.n	800695a <_vfprintf_r+0xf8e>
 80068fc:	9b06      	ldr	r3, [sp, #24]
 80068fe:	2b66      	cmp	r3, #102	; 0x66
 8006900:	d113      	bne.n	800692a <_vfprintf_r+0xf5e>
 8006902:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006904:	2b00      	cmp	r3, #0
 8006906:	dd07      	ble.n	8006918 <_vfprintf_r+0xf4c>
 8006908:	f1ba 0f00 	cmp.w	sl, #0
 800690c:	d101      	bne.n	8006912 <_vfprintf_r+0xf46>
 800690e:	07ee      	lsls	r6, r5, #31
 8006910:	d521      	bpl.n	8006956 <_vfprintf_r+0xf8a>
 8006912:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006914:	4413      	add	r3, r2
 8006916:	e006      	b.n	8006926 <_vfprintf_r+0xf5a>
 8006918:	f1ba 0f00 	cmp.w	sl, #0
 800691c:	d101      	bne.n	8006922 <_vfprintf_r+0xf56>
 800691e:	07ed      	lsls	r5, r5, #31
 8006920:	d514      	bpl.n	800694c <_vfprintf_r+0xf80>
 8006922:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006924:	3301      	adds	r3, #1
 8006926:	4453      	add	r3, sl
 8006928:	e015      	b.n	8006956 <_vfprintf_r+0xf8a>
 800692a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800692c:	9a08      	ldr	r2, [sp, #32]
 800692e:	4293      	cmp	r3, r2
 8006930:	db03      	blt.n	800693a <_vfprintf_r+0xf6e>
 8006932:	07e8      	lsls	r0, r5, #31
 8006934:	d50d      	bpl.n	8006952 <_vfprintf_r+0xf86>
 8006936:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006938:	e006      	b.n	8006948 <_vfprintf_r+0xf7c>
 800693a:	9a08      	ldr	r2, [sp, #32]
 800693c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800693e:	2b00      	cmp	r3, #0
 8006940:	440a      	add	r2, r1
 8006942:	dc05      	bgt.n	8006950 <_vfprintf_r+0xf84>
 8006944:	f1c3 0301 	rsb	r3, r3, #1
 8006948:	4413      	add	r3, r2
 800694a:	e002      	b.n	8006952 <_vfprintf_r+0xf86>
 800694c:	2301      	movs	r3, #1
 800694e:	e002      	b.n	8006956 <_vfprintf_r+0xf8a>
 8006950:	4613      	mov	r3, r2
 8006952:	2267      	movs	r2, #103	; 0x67
 8006954:	9206      	str	r2, [sp, #24]
 8006956:	469a      	mov	sl, r3
 8006958:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800695a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800695c:	b113      	cbz	r3, 8006964 <_vfprintf_r+0xf98>
 800695e:	232d      	movs	r3, #45	; 0x2d
 8006960:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8006964:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8006966:	2600      	movs	r6, #0
 8006968:	f7ff bb48 	b.w	8005ffc <_vfprintf_r+0x630>
 800696c:	2200      	movs	r2, #0
 800696e:	2300      	movs	r3, #0
 8006970:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006972:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006974:	f7fa f88a 	bl	8000a8c <__aeabi_dcmplt>
 8006978:	b110      	cbz	r0, 8006980 <_vfprintf_r+0xfb4>
 800697a:	232d      	movs	r3, #45	; 0x2d
 800697c:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8006980:	4b07      	ldr	r3, [pc, #28]	; (80069a0 <_vfprintf_r+0xfd4>)
 8006982:	4a08      	ldr	r2, [pc, #32]	; (80069a4 <_vfprintf_r+0xfd8>)
 8006984:	e6e0      	b.n	8006748 <_vfprintf_r+0xd7c>
 8006986:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006988:	1a1b      	subs	r3, r3, r0
 800698a:	9308      	str	r3, [sp, #32]
 800698c:	e75c      	b.n	8006848 <_vfprintf_r+0xe7c>
 800698e:	ea56 0207 	orrs.w	r2, r6, r7
 8006992:	f47f aaa8 	bne.w	8005ee6 <_vfprintf_r+0x51a>
 8006996:	f7ff baad 	b.w	8005ef4 <_vfprintf_r+0x528>
 800699a:	b03d      	add	sp, #244	; 0xf4
 800699c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069a0:	08008de8 	.word	0x08008de8
 80069a4:	08008dec 	.word	0x08008dec

080069a8 <__sbprintf>:
 80069a8:	b570      	push	{r4, r5, r6, lr}
 80069aa:	460c      	mov	r4, r1
 80069ac:	8989      	ldrh	r1, [r1, #12]
 80069ae:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
 80069b2:	f021 0102 	bic.w	r1, r1, #2
 80069b6:	f8ad 100c 	strh.w	r1, [sp, #12]
 80069ba:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80069bc:	4606      	mov	r6, r0
 80069be:	9119      	str	r1, [sp, #100]	; 0x64
 80069c0:	89e1      	ldrh	r1, [r4, #14]
 80069c2:	f8ad 100e 	strh.w	r1, [sp, #14]
 80069c6:	6a21      	ldr	r1, [r4, #32]
 80069c8:	9108      	str	r1, [sp, #32]
 80069ca:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80069cc:	910a      	str	r1, [sp, #40]	; 0x28
 80069ce:	a91a      	add	r1, sp, #104	; 0x68
 80069d0:	9100      	str	r1, [sp, #0]
 80069d2:	9104      	str	r1, [sp, #16]
 80069d4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80069d8:	9102      	str	r1, [sp, #8]
 80069da:	9105      	str	r1, [sp, #20]
 80069dc:	2100      	movs	r1, #0
 80069de:	9106      	str	r1, [sp, #24]
 80069e0:	4669      	mov	r1, sp
 80069e2:	f7fe fff3 	bl	80059cc <_vfprintf_r>
 80069e6:	1e05      	subs	r5, r0, #0
 80069e8:	db07      	blt.n	80069fa <__sbprintf+0x52>
 80069ea:	4669      	mov	r1, sp
 80069ec:	4630      	mov	r0, r6
 80069ee:	f000 ffa9 	bl	8007944 <_fflush_r>
 80069f2:	2800      	cmp	r0, #0
 80069f4:	bf18      	it	ne
 80069f6:	f04f 35ff 	movne.w	r5, #4294967295
 80069fa:	4628      	mov	r0, r5
 80069fc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8006a00:	065b      	lsls	r3, r3, #25
 8006a02:	bf42      	ittt	mi
 8006a04:	89a3      	ldrhmi	r3, [r4, #12]
 8006a06:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8006a0a:	81a3      	strhmi	r3, [r4, #12]
 8006a0c:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
 8006a10:	bd70      	pop	{r4, r5, r6, pc}
	...

08006a14 <_write_r>:
 8006a14:	b538      	push	{r3, r4, r5, lr}
 8006a16:	4c07      	ldr	r4, [pc, #28]	; (8006a34 <_write_r+0x20>)
 8006a18:	4605      	mov	r5, r0
 8006a1a:	4608      	mov	r0, r1
 8006a1c:	4611      	mov	r1, r2
 8006a1e:	2200      	movs	r2, #0
 8006a20:	6022      	str	r2, [r4, #0]
 8006a22:	461a      	mov	r2, r3
 8006a24:	f7fd fe34 	bl	8004690 <_write>
 8006a28:	1c43      	adds	r3, r0, #1
 8006a2a:	d102      	bne.n	8006a32 <_write_r+0x1e>
 8006a2c:	6823      	ldr	r3, [r4, #0]
 8006a2e:	b103      	cbz	r3, 8006a32 <_write_r+0x1e>
 8006a30:	602b      	str	r3, [r5, #0]
 8006a32:	bd38      	pop	{r3, r4, r5, pc}
 8006a34:	20003c4c 	.word	0x20003c4c

08006a38 <__swsetup_r>:
 8006a38:	4b32      	ldr	r3, [pc, #200]	; (8006b04 <__swsetup_r+0xcc>)
 8006a3a:	b570      	push	{r4, r5, r6, lr}
 8006a3c:	681d      	ldr	r5, [r3, #0]
 8006a3e:	4606      	mov	r6, r0
 8006a40:	460c      	mov	r4, r1
 8006a42:	b125      	cbz	r5, 8006a4e <__swsetup_r+0x16>
 8006a44:	69ab      	ldr	r3, [r5, #24]
 8006a46:	b913      	cbnz	r3, 8006a4e <__swsetup_r+0x16>
 8006a48:	4628      	mov	r0, r5
 8006a4a:	f7fe fcbd 	bl	80053c8 <__sinit>
 8006a4e:	4b2e      	ldr	r3, [pc, #184]	; (8006b08 <__swsetup_r+0xd0>)
 8006a50:	429c      	cmp	r4, r3
 8006a52:	d101      	bne.n	8006a58 <__swsetup_r+0x20>
 8006a54:	686c      	ldr	r4, [r5, #4]
 8006a56:	e008      	b.n	8006a6a <__swsetup_r+0x32>
 8006a58:	4b2c      	ldr	r3, [pc, #176]	; (8006b0c <__swsetup_r+0xd4>)
 8006a5a:	429c      	cmp	r4, r3
 8006a5c:	d101      	bne.n	8006a62 <__swsetup_r+0x2a>
 8006a5e:	68ac      	ldr	r4, [r5, #8]
 8006a60:	e003      	b.n	8006a6a <__swsetup_r+0x32>
 8006a62:	4b2b      	ldr	r3, [pc, #172]	; (8006b10 <__swsetup_r+0xd8>)
 8006a64:	429c      	cmp	r4, r3
 8006a66:	bf08      	it	eq
 8006a68:	68ec      	ldreq	r4, [r5, #12]
 8006a6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006a6e:	b29a      	uxth	r2, r3
 8006a70:	0715      	lsls	r5, r2, #28
 8006a72:	d41d      	bmi.n	8006ab0 <__swsetup_r+0x78>
 8006a74:	06d0      	lsls	r0, r2, #27
 8006a76:	d402      	bmi.n	8006a7e <__swsetup_r+0x46>
 8006a78:	2209      	movs	r2, #9
 8006a7a:	6032      	str	r2, [r6, #0]
 8006a7c:	e03a      	b.n	8006af4 <__swsetup_r+0xbc>
 8006a7e:	0751      	lsls	r1, r2, #29
 8006a80:	d512      	bpl.n	8006aa8 <__swsetup_r+0x70>
 8006a82:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006a84:	b141      	cbz	r1, 8006a98 <__swsetup_r+0x60>
 8006a86:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006a8a:	4299      	cmp	r1, r3
 8006a8c:	d002      	beq.n	8006a94 <__swsetup_r+0x5c>
 8006a8e:	4630      	mov	r0, r6
 8006a90:	f000 ffd8 	bl	8007a44 <_free_r>
 8006a94:	2300      	movs	r3, #0
 8006a96:	6363      	str	r3, [r4, #52]	; 0x34
 8006a98:	89a3      	ldrh	r3, [r4, #12]
 8006a9a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006a9e:	81a3      	strh	r3, [r4, #12]
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	6063      	str	r3, [r4, #4]
 8006aa4:	6923      	ldr	r3, [r4, #16]
 8006aa6:	6023      	str	r3, [r4, #0]
 8006aa8:	89a3      	ldrh	r3, [r4, #12]
 8006aaa:	f043 0308 	orr.w	r3, r3, #8
 8006aae:	81a3      	strh	r3, [r4, #12]
 8006ab0:	6923      	ldr	r3, [r4, #16]
 8006ab2:	b94b      	cbnz	r3, 8006ac8 <__swsetup_r+0x90>
 8006ab4:	89a3      	ldrh	r3, [r4, #12]
 8006ab6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006aba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006abe:	d003      	beq.n	8006ac8 <__swsetup_r+0x90>
 8006ac0:	4621      	mov	r1, r4
 8006ac2:	4630      	mov	r0, r6
 8006ac4:	f001 f8c8 	bl	8007c58 <__smakebuf_r>
 8006ac8:	89a2      	ldrh	r2, [r4, #12]
 8006aca:	f012 0301 	ands.w	r3, r2, #1
 8006ace:	d005      	beq.n	8006adc <__swsetup_r+0xa4>
 8006ad0:	2300      	movs	r3, #0
 8006ad2:	60a3      	str	r3, [r4, #8]
 8006ad4:	6963      	ldr	r3, [r4, #20]
 8006ad6:	425b      	negs	r3, r3
 8006ad8:	61a3      	str	r3, [r4, #24]
 8006ada:	e003      	b.n	8006ae4 <__swsetup_r+0xac>
 8006adc:	0792      	lsls	r2, r2, #30
 8006ade:	bf58      	it	pl
 8006ae0:	6963      	ldrpl	r3, [r4, #20]
 8006ae2:	60a3      	str	r3, [r4, #8]
 8006ae4:	6923      	ldr	r3, [r4, #16]
 8006ae6:	b95b      	cbnz	r3, 8006b00 <__swsetup_r+0xc8>
 8006ae8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006aec:	f003 0080 	and.w	r0, r3, #128	; 0x80
 8006af0:	b280      	uxth	r0, r0
 8006af2:	b130      	cbz	r0, 8006b02 <__swsetup_r+0xca>
 8006af4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006af8:	81a3      	strh	r3, [r4, #12]
 8006afa:	f04f 30ff 	mov.w	r0, #4294967295
 8006afe:	bd70      	pop	{r4, r5, r6, pc}
 8006b00:	2000      	movs	r0, #0
 8006b02:	bd70      	pop	{r4, r5, r6, pc}
 8006b04:	20000258 	.word	0x20000258
 8006b08:	08008d74 	.word	0x08008d74
 8006b0c:	08008d94 	.word	0x08008d94
 8006b10:	08008db4 	.word	0x08008db4

08006b14 <_close_r>:
 8006b14:	b538      	push	{r3, r4, r5, lr}
 8006b16:	4c06      	ldr	r4, [pc, #24]	; (8006b30 <_close_r+0x1c>)
 8006b18:	2300      	movs	r3, #0
 8006b1a:	4605      	mov	r5, r0
 8006b1c:	4608      	mov	r0, r1
 8006b1e:	6023      	str	r3, [r4, #0]
 8006b20:	f7fd fda8 	bl	8004674 <_close>
 8006b24:	1c43      	adds	r3, r0, #1
 8006b26:	d102      	bne.n	8006b2e <_close_r+0x1a>
 8006b28:	6823      	ldr	r3, [r4, #0]
 8006b2a:	b103      	cbz	r3, 8006b2e <_close_r+0x1a>
 8006b2c:	602b      	str	r3, [r5, #0]
 8006b2e:	bd38      	pop	{r3, r4, r5, pc}
 8006b30:	20003c4c 	.word	0x20003c4c

08006b34 <quorem>:
 8006b34:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b38:	6903      	ldr	r3, [r0, #16]
 8006b3a:	690c      	ldr	r4, [r1, #16]
 8006b3c:	4680      	mov	r8, r0
 8006b3e:	429c      	cmp	r4, r3
 8006b40:	dc7f      	bgt.n	8006c42 <quorem+0x10e>
 8006b42:	3c01      	subs	r4, #1
 8006b44:	f101 0714 	add.w	r7, r1, #20
 8006b48:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8006b4c:	f100 0614 	add.w	r6, r0, #20
 8006b50:	eb06 030e 	add.w	r3, r6, lr
 8006b54:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8006b58:	9301      	str	r3, [sp, #4]
 8006b5a:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 8006b5e:	3501      	adds	r5, #1
 8006b60:	fbb3 f5f5 	udiv	r5, r3, r5
 8006b64:	eb07 090e 	add.w	r9, r7, lr
 8006b68:	b3c5      	cbz	r5, 8006bdc <quorem+0xa8>
 8006b6a:	f04f 0a00 	mov.w	sl, #0
 8006b6e:	4638      	mov	r0, r7
 8006b70:	46b4      	mov	ip, r6
 8006b72:	46d3      	mov	fp, sl
 8006b74:	f850 3b04 	ldr.w	r3, [r0], #4
 8006b78:	b29a      	uxth	r2, r3
 8006b7a:	fb05 a202 	mla	r2, r5, r2, sl
 8006b7e:	0c1b      	lsrs	r3, r3, #16
 8006b80:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8006b84:	fb05 a303 	mla	r3, r5, r3, sl
 8006b88:	b292      	uxth	r2, r2
 8006b8a:	ebc2 0b0b 	rsb	fp, r2, fp
 8006b8e:	f8bc 2000 	ldrh.w	r2, [ip]
 8006b92:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006b96:	445a      	add	r2, fp
 8006b98:	fa1f fb83 	uxth.w	fp, r3
 8006b9c:	f8dc 3000 	ldr.w	r3, [ip]
 8006ba0:	4581      	cmp	r9, r0
 8006ba2:	ebcb 4313 	rsb	r3, fp, r3, lsr #16
 8006ba6:	eb03 4322 	add.w	r3, r3, r2, asr #16
 8006baa:	b292      	uxth	r2, r2
 8006bac:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006bb0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006bb4:	f84c 2b04 	str.w	r2, [ip], #4
 8006bb8:	d2dc      	bcs.n	8006b74 <quorem+0x40>
 8006bba:	f856 300e 	ldr.w	r3, [r6, lr]
 8006bbe:	b96b      	cbnz	r3, 8006bdc <quorem+0xa8>
 8006bc0:	9b01      	ldr	r3, [sp, #4]
 8006bc2:	3b04      	subs	r3, #4
 8006bc4:	429e      	cmp	r6, r3
 8006bc6:	461a      	mov	r2, r3
 8006bc8:	d302      	bcc.n	8006bd0 <quorem+0x9c>
 8006bca:	f8c8 4010 	str.w	r4, [r8, #16]
 8006bce:	e005      	b.n	8006bdc <quorem+0xa8>
 8006bd0:	6812      	ldr	r2, [r2, #0]
 8006bd2:	3b04      	subs	r3, #4
 8006bd4:	2a00      	cmp	r2, #0
 8006bd6:	d1f8      	bne.n	8006bca <quorem+0x96>
 8006bd8:	3c01      	subs	r4, #1
 8006bda:	e7f3      	b.n	8006bc4 <quorem+0x90>
 8006bdc:	4640      	mov	r0, r8
 8006bde:	f001 fa9a 	bl	8008116 <__mcmp>
 8006be2:	2800      	cmp	r0, #0
 8006be4:	db2b      	blt.n	8006c3e <quorem+0x10a>
 8006be6:	4630      	mov	r0, r6
 8006be8:	3501      	adds	r5, #1
 8006bea:	f04f 0e00 	mov.w	lr, #0
 8006bee:	f857 2b04 	ldr.w	r2, [r7], #4
 8006bf2:	6803      	ldr	r3, [r0, #0]
 8006bf4:	b291      	uxth	r1, r2
 8006bf6:	ebc1 0e0e 	rsb	lr, r1, lr
 8006bfa:	0c12      	lsrs	r2, r2, #16
 8006bfc:	b299      	uxth	r1, r3
 8006bfe:	4471      	add	r1, lr
 8006c00:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
 8006c04:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006c08:	b289      	uxth	r1, r1
 8006c0a:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8006c0e:	45b9      	cmp	r9, r7
 8006c10:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006c14:	f840 3b04 	str.w	r3, [r0], #4
 8006c18:	d2e9      	bcs.n	8006bee <quorem+0xba>
 8006c1a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8006c1e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8006c22:	b962      	cbnz	r2, 8006c3e <quorem+0x10a>
 8006c24:	3b04      	subs	r3, #4
 8006c26:	429e      	cmp	r6, r3
 8006c28:	461a      	mov	r2, r3
 8006c2a:	d302      	bcc.n	8006c32 <quorem+0xfe>
 8006c2c:	f8c8 4010 	str.w	r4, [r8, #16]
 8006c30:	e005      	b.n	8006c3e <quorem+0x10a>
 8006c32:	6812      	ldr	r2, [r2, #0]
 8006c34:	3b04      	subs	r3, #4
 8006c36:	2a00      	cmp	r2, #0
 8006c38:	d1f8      	bne.n	8006c2c <quorem+0xf8>
 8006c3a:	3c01      	subs	r4, #1
 8006c3c:	e7f3      	b.n	8006c26 <quorem+0xf2>
 8006c3e:	4628      	mov	r0, r5
 8006c40:	e000      	b.n	8006c44 <quorem+0x110>
 8006c42:	2000      	movs	r0, #0
 8006c44:	b003      	add	sp, #12
 8006c46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c4a:	0000      	movs	r0, r0
 8006c4c:	0000      	movs	r0, r0
	...

08006c50 <_dtoa_r>:
 8006c50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c54:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006c56:	b095      	sub	sp, #84	; 0x54
 8006c58:	4682      	mov	sl, r0
 8006c5a:	9c21      	ldr	r4, [sp, #132]	; 0x84
 8006c5c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006c60:	b945      	cbnz	r5, 8006c74 <_dtoa_r+0x24>
 8006c62:	2010      	movs	r0, #16
 8006c64:	f001 f834 	bl	8007cd0 <malloc>
 8006c68:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
 8006c6c:	6045      	str	r5, [r0, #4]
 8006c6e:	6085      	str	r5, [r0, #8]
 8006c70:	6005      	str	r5, [r0, #0]
 8006c72:	60c5      	str	r5, [r0, #12]
 8006c74:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8006c78:	6819      	ldr	r1, [r3, #0]
 8006c7a:	b159      	cbz	r1, 8006c94 <_dtoa_r+0x44>
 8006c7c:	685a      	ldr	r2, [r3, #4]
 8006c7e:	2301      	movs	r3, #1
 8006c80:	4093      	lsls	r3, r2
 8006c82:	604a      	str	r2, [r1, #4]
 8006c84:	608b      	str	r3, [r1, #8]
 8006c86:	4650      	mov	r0, sl
 8006c88:	f001 f86d 	bl	8007d66 <_Bfree>
 8006c8c:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8006c90:	2200      	movs	r2, #0
 8006c92:	601a      	str	r2, [r3, #0]
 8006c94:	9b03      	ldr	r3, [sp, #12]
 8006c96:	4aa0      	ldr	r2, [pc, #640]	; (8006f18 <_dtoa_r+0x2c8>)
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	bfbd      	ittte	lt
 8006c9c:	2301      	movlt	r3, #1
 8006c9e:	6023      	strlt	r3, [r4, #0]
 8006ca0:	9b03      	ldrlt	r3, [sp, #12]
 8006ca2:	2300      	movge	r3, #0
 8006ca4:	bfbc      	itt	lt
 8006ca6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006caa:	9303      	strlt	r3, [sp, #12]
 8006cac:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006cb0:	bfa8      	it	ge
 8006cb2:	6023      	strge	r3, [r4, #0]
 8006cb4:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8006cb8:	0d1b      	lsrs	r3, r3, #20
 8006cba:	051b      	lsls	r3, r3, #20
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d11d      	bne.n	8006cfc <_dtoa_r+0xac>
 8006cc0:	f242 730f 	movw	r3, #9999	; 0x270f
 8006cc4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006cc6:	6013      	str	r3, [r2, #0]
 8006cc8:	9b02      	ldr	r3, [sp, #8]
 8006cca:	b943      	cbnz	r3, 8006cde <_dtoa_r+0x8e>
 8006ccc:	4a93      	ldr	r2, [pc, #588]	; (8006f1c <_dtoa_r+0x2cc>)
 8006cce:	4b94      	ldr	r3, [pc, #592]	; (8006f20 <_dtoa_r+0x2d0>)
 8006cd0:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8006cd4:	2800      	cmp	r0, #0
 8006cd6:	bf14      	ite	ne
 8006cd8:	4618      	movne	r0, r3
 8006cda:	4610      	moveq	r0, r2
 8006cdc:	e000      	b.n	8006ce0 <_dtoa_r+0x90>
 8006cde:	4890      	ldr	r0, [pc, #576]	; (8006f20 <_dtoa_r+0x2d0>)
 8006ce0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	f000 8546 	beq.w	8007774 <_dtoa_r+0xb24>
 8006ce8:	78c3      	ldrb	r3, [r0, #3]
 8006cea:	b113      	cbz	r3, 8006cf2 <_dtoa_r+0xa2>
 8006cec:	f100 0308 	add.w	r3, r0, #8
 8006cf0:	e000      	b.n	8006cf4 <_dtoa_r+0xa4>
 8006cf2:	1cc3      	adds	r3, r0, #3
 8006cf4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8006cf6:	6013      	str	r3, [r2, #0]
 8006cf8:	f000 bd3c 	b.w	8007774 <_dtoa_r+0xb24>
 8006cfc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006d00:	2200      	movs	r2, #0
 8006d02:	2300      	movs	r3, #0
 8006d04:	4620      	mov	r0, r4
 8006d06:	4629      	mov	r1, r5
 8006d08:	f7f9 feb6 	bl	8000a78 <__aeabi_dcmpeq>
 8006d0c:	4607      	mov	r7, r0
 8006d0e:	b158      	cbz	r0, 8006d28 <_dtoa_r+0xd8>
 8006d10:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006d12:	2301      	movs	r3, #1
 8006d14:	6013      	str	r3, [r2, #0]
 8006d16:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	f000 851e 	beq.w	800775a <_dtoa_r+0xb0a>
 8006d1e:	4881      	ldr	r0, [pc, #516]	; (8006f24 <_dtoa_r+0x2d4>)
 8006d20:	6018      	str	r0, [r3, #0]
 8006d22:	3801      	subs	r0, #1
 8006d24:	f000 bd26 	b.w	8007774 <_dtoa_r+0xb24>
 8006d28:	ab12      	add	r3, sp, #72	; 0x48
 8006d2a:	9301      	str	r3, [sp, #4]
 8006d2c:	ab13      	add	r3, sp, #76	; 0x4c
 8006d2e:	9300      	str	r3, [sp, #0]
 8006d30:	4622      	mov	r2, r4
 8006d32:	462b      	mov	r3, r5
 8006d34:	4650      	mov	r0, sl
 8006d36:	f001 fa69 	bl	800820c <__d2b>
 8006d3a:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006d3e:	9004      	str	r0, [sp, #16]
 8006d40:	b156      	cbz	r6, 8006d58 <_dtoa_r+0x108>
 8006d42:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8006d46:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006d4a:	4620      	mov	r0, r4
 8006d4c:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006d50:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8006d54:	9711      	str	r7, [sp, #68]	; 0x44
 8006d56:	e01d      	b.n	8006d94 <_dtoa_r+0x144>
 8006d58:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006d5a:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8006d5c:	441e      	add	r6, r3
 8006d5e:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8006d62:	2b20      	cmp	r3, #32
 8006d64:	dd0a      	ble.n	8006d7c <_dtoa_r+0x12c>
 8006d66:	9a02      	ldr	r2, [sp, #8]
 8006d68:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8006d6c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8006d70:	fa22 f000 	lsr.w	r0, r2, r0
 8006d74:	fa08 f303 	lsl.w	r3, r8, r3
 8006d78:	4318      	orrs	r0, r3
 8006d7a:	e004      	b.n	8006d86 <_dtoa_r+0x136>
 8006d7c:	f1c3 0020 	rsb	r0, r3, #32
 8006d80:	9b02      	ldr	r3, [sp, #8]
 8006d82:	fa03 f000 	lsl.w	r0, r3, r0
 8006d86:	f7f9 fb99 	bl	80004bc <__aeabi_ui2d>
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8006d90:	3e01      	subs	r6, #1
 8006d92:	9311      	str	r3, [sp, #68]	; 0x44
 8006d94:	2200      	movs	r2, #0
 8006d96:	4b64      	ldr	r3, [pc, #400]	; (8006f28 <_dtoa_r+0x2d8>)
 8006d98:	f7f9 fa52 	bl	8000240 <__aeabi_dsub>
 8006d9c:	a358      	add	r3, pc, #352	; (adr r3, 8006f00 <_dtoa_r+0x2b0>)
 8006d9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da2:	f7f9 fc01 	bl	80005a8 <__aeabi_dmul>
 8006da6:	a358      	add	r3, pc, #352	; (adr r3, 8006f08 <_dtoa_r+0x2b8>)
 8006da8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dac:	f7f9 fa4a 	bl	8000244 <__adddf3>
 8006db0:	4604      	mov	r4, r0
 8006db2:	4630      	mov	r0, r6
 8006db4:	460d      	mov	r5, r1
 8006db6:	f7f9 fb91 	bl	80004dc <__aeabi_i2d>
 8006dba:	a355      	add	r3, pc, #340	; (adr r3, 8006f10 <_dtoa_r+0x2c0>)
 8006dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc0:	f7f9 fbf2 	bl	80005a8 <__aeabi_dmul>
 8006dc4:	4602      	mov	r2, r0
 8006dc6:	460b      	mov	r3, r1
 8006dc8:	4620      	mov	r0, r4
 8006dca:	4629      	mov	r1, r5
 8006dcc:	f7f9 fa3a 	bl	8000244 <__adddf3>
 8006dd0:	4604      	mov	r4, r0
 8006dd2:	460d      	mov	r5, r1
 8006dd4:	f7f9 fe98 	bl	8000b08 <__aeabi_d2iz>
 8006dd8:	2200      	movs	r2, #0
 8006dda:	4683      	mov	fp, r0
 8006ddc:	2300      	movs	r3, #0
 8006dde:	4620      	mov	r0, r4
 8006de0:	4629      	mov	r1, r5
 8006de2:	f7f9 fe53 	bl	8000a8c <__aeabi_dcmplt>
 8006de6:	b158      	cbz	r0, 8006e00 <_dtoa_r+0x1b0>
 8006de8:	4658      	mov	r0, fp
 8006dea:	f7f9 fb77 	bl	80004dc <__aeabi_i2d>
 8006dee:	4602      	mov	r2, r0
 8006df0:	460b      	mov	r3, r1
 8006df2:	4620      	mov	r0, r4
 8006df4:	4629      	mov	r1, r5
 8006df6:	f7f9 fe3f 	bl	8000a78 <__aeabi_dcmpeq>
 8006dfa:	b908      	cbnz	r0, 8006e00 <_dtoa_r+0x1b0>
 8006dfc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006e00:	f1bb 0f16 	cmp.w	fp, #22
 8006e04:	d80d      	bhi.n	8006e22 <_dtoa_r+0x1d2>
 8006e06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e0a:	4948      	ldr	r1, [pc, #288]	; (8006f2c <_dtoa_r+0x2dc>)
 8006e0c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8006e10:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e14:	f7f9 fe58 	bl	8000ac8 <__aeabi_dcmpgt>
 8006e18:	b130      	cbz	r0, 8006e28 <_dtoa_r+0x1d8>
 8006e1a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006e1e:	2300      	movs	r3, #0
 8006e20:	e000      	b.n	8006e24 <_dtoa_r+0x1d4>
 8006e22:	2301      	movs	r3, #1
 8006e24:	9310      	str	r3, [sp, #64]	; 0x40
 8006e26:	e000      	b.n	8006e2a <_dtoa_r+0x1da>
 8006e28:	9010      	str	r0, [sp, #64]	; 0x40
 8006e2a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006e2c:	1b9e      	subs	r6, r3, r6
 8006e2e:	1e73      	subs	r3, r6, #1
 8006e30:	9307      	str	r3, [sp, #28]
 8006e32:	bf43      	ittte	mi
 8006e34:	f1c3 0800 	rsbmi	r8, r3, #0
 8006e38:	2300      	movmi	r3, #0
 8006e3a:	9307      	strmi	r3, [sp, #28]
 8006e3c:	f04f 0800 	movpl.w	r8, #0
 8006e40:	f1bb 0f00 	cmp.w	fp, #0
 8006e44:	db06      	blt.n	8006e54 <_dtoa_r+0x204>
 8006e46:	9b07      	ldr	r3, [sp, #28]
 8006e48:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006e4c:	445b      	add	r3, fp
 8006e4e:	9307      	str	r3, [sp, #28]
 8006e50:	2700      	movs	r7, #0
 8006e52:	e005      	b.n	8006e60 <_dtoa_r+0x210>
 8006e54:	2300      	movs	r3, #0
 8006e56:	ebcb 0808 	rsb	r8, fp, r8
 8006e5a:	f1cb 0700 	rsb	r7, fp, #0
 8006e5e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e60:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006e62:	2b09      	cmp	r3, #9
 8006e64:	d828      	bhi.n	8006eb8 <_dtoa_r+0x268>
 8006e66:	2b05      	cmp	r3, #5
 8006e68:	bfc4      	itt	gt
 8006e6a:	3b04      	subgt	r3, #4
 8006e6c:	931e      	strgt	r3, [sp, #120]	; 0x78
 8006e6e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006e70:	bfc8      	it	gt
 8006e72:	2500      	movgt	r5, #0
 8006e74:	f1a3 0302 	sub.w	r3, r3, #2
 8006e78:	bfd8      	it	le
 8006e7a:	2501      	movle	r5, #1
 8006e7c:	2b03      	cmp	r3, #3
 8006e7e:	d820      	bhi.n	8006ec2 <_dtoa_r+0x272>
 8006e80:	e8df f003 	tbb	[pc, r3]
 8006e84:	04020e06 	.word	0x04020e06
 8006e88:	2301      	movs	r3, #1
 8006e8a:	e002      	b.n	8006e92 <_dtoa_r+0x242>
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	e008      	b.n	8006ea2 <_dtoa_r+0x252>
 8006e90:	2300      	movs	r3, #0
 8006e92:	930a      	str	r3, [sp, #40]	; 0x28
 8006e94:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	dd1d      	ble.n	8006ed6 <_dtoa_r+0x286>
 8006e9a:	4699      	mov	r9, r3
 8006e9c:	9305      	str	r3, [sp, #20]
 8006e9e:	e021      	b.n	8006ee4 <_dtoa_r+0x294>
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	930a      	str	r3, [sp, #40]	; 0x28
 8006ea4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8006ea6:	eb0b 0903 	add.w	r9, fp, r3
 8006eaa:	f109 0301 	add.w	r3, r9, #1
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	9305      	str	r3, [sp, #20]
 8006eb2:	bfb8      	it	lt
 8006eb4:	2301      	movlt	r3, #1
 8006eb6:	e015      	b.n	8006ee4 <_dtoa_r+0x294>
 8006eb8:	2501      	movs	r5, #1
 8006eba:	2300      	movs	r3, #0
 8006ebc:	931e      	str	r3, [sp, #120]	; 0x78
 8006ebe:	950a      	str	r5, [sp, #40]	; 0x28
 8006ec0:	e001      	b.n	8006ec6 <_dtoa_r+0x276>
 8006ec2:	2301      	movs	r3, #1
 8006ec4:	930a      	str	r3, [sp, #40]	; 0x28
 8006ec6:	f04f 39ff 	mov.w	r9, #4294967295
 8006eca:	2200      	movs	r2, #0
 8006ecc:	f8cd 9014 	str.w	r9, [sp, #20]
 8006ed0:	2312      	movs	r3, #18
 8006ed2:	921f      	str	r2, [sp, #124]	; 0x7c
 8006ed4:	e006      	b.n	8006ee4 <_dtoa_r+0x294>
 8006ed6:	f04f 0901 	mov.w	r9, #1
 8006eda:	464b      	mov	r3, r9
 8006edc:	f8cd 9014 	str.w	r9, [sp, #20]
 8006ee0:	f8cd 907c 	str.w	r9, [sp, #124]	; 0x7c
 8006ee4:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
 8006ee8:	2200      	movs	r2, #0
 8006eea:	6062      	str	r2, [r4, #4]
 8006eec:	2104      	movs	r1, #4
 8006eee:	f101 0214 	add.w	r2, r1, #20
 8006ef2:	429a      	cmp	r2, r3
 8006ef4:	d81c      	bhi.n	8006f30 <_dtoa_r+0x2e0>
 8006ef6:	6862      	ldr	r2, [r4, #4]
 8006ef8:	0049      	lsls	r1, r1, #1
 8006efa:	3201      	adds	r2, #1
 8006efc:	6062      	str	r2, [r4, #4]
 8006efe:	e7f6      	b.n	8006eee <_dtoa_r+0x29e>
 8006f00:	636f4361 	.word	0x636f4361
 8006f04:	3fd287a7 	.word	0x3fd287a7
 8006f08:	8b60c8b3 	.word	0x8b60c8b3
 8006f0c:	3fc68a28 	.word	0x3fc68a28
 8006f10:	509f79fb 	.word	0x509f79fb
 8006f14:	3fd34413 	.word	0x3fd34413
 8006f18:	7ff00000 	.word	0x7ff00000
 8006f1c:	08008e2c 	.word	0x08008e2c
 8006f20:	08008e35 	.word	0x08008e35
 8006f24:	08008e1b 	.word	0x08008e1b
 8006f28:	3ff80000 	.word	0x3ff80000
 8006f2c:	08008e48 	.word	0x08008e48
 8006f30:	6861      	ldr	r1, [r4, #4]
 8006f32:	4650      	mov	r0, sl
 8006f34:	f000 fee2 	bl	8007cfc <_Balloc>
 8006f38:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8006f3c:	6020      	str	r0, [r4, #0]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	9306      	str	r3, [sp, #24]
 8006f42:	9b05      	ldr	r3, [sp, #20]
 8006f44:	2b0e      	cmp	r3, #14
 8006f46:	f200 815b 	bhi.w	8007200 <_dtoa_r+0x5b0>
 8006f4a:	2d00      	cmp	r5, #0
 8006f4c:	f000 8158 	beq.w	8007200 <_dtoa_r+0x5b0>
 8006f50:	e9dd 3402 	ldrd	r3, r4, [sp, #8]
 8006f54:	f1bb 0f00 	cmp.w	fp, #0
 8006f58:	e9cd 340e 	strd	r3, r4, [sp, #56]	; 0x38
 8006f5c:	dd30      	ble.n	8006fc0 <_dtoa_r+0x370>
 8006f5e:	4a9f      	ldr	r2, [pc, #636]	; (80071dc <_dtoa_r+0x58c>)
 8006f60:	f00b 030f 	and.w	r3, fp, #15
 8006f64:	ea4f 152b 	mov.w	r5, fp, asr #4
 8006f68:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006f6c:	06e8      	lsls	r0, r5, #27
 8006f6e:	cb18      	ldmia	r3, {r3, r4}
 8006f70:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8006f74:	d50c      	bpl.n	8006f90 <_dtoa_r+0x340>
 8006f76:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006f7a:	4b99      	ldr	r3, [pc, #612]	; (80071e0 <_dtoa_r+0x590>)
 8006f7c:	f005 050f 	and.w	r5, r5, #15
 8006f80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006f84:	f7f9 fc3a 	bl	80007fc <__aeabi_ddiv>
 8006f88:	2403      	movs	r4, #3
 8006f8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006f8e:	e000      	b.n	8006f92 <_dtoa_r+0x342>
 8006f90:	2402      	movs	r4, #2
 8006f92:	4e93      	ldr	r6, [pc, #588]	; (80071e0 <_dtoa_r+0x590>)
 8006f94:	b16d      	cbz	r5, 8006fb2 <_dtoa_r+0x362>
 8006f96:	07e9      	lsls	r1, r5, #31
 8006f98:	d508      	bpl.n	8006fac <_dtoa_r+0x35c>
 8006f9a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006f9e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006fa2:	f7f9 fb01 	bl	80005a8 <__aeabi_dmul>
 8006fa6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8006faa:	3401      	adds	r4, #1
 8006fac:	106d      	asrs	r5, r5, #1
 8006fae:	3608      	adds	r6, #8
 8006fb0:	e7f0      	b.n	8006f94 <_dtoa_r+0x344>
 8006fb2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006fb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006fba:	f7f9 fc1f 	bl	80007fc <__aeabi_ddiv>
 8006fbe:	e020      	b.n	8007002 <_dtoa_r+0x3b2>
 8006fc0:	f1cb 0500 	rsb	r5, fp, #0
 8006fc4:	b305      	cbz	r5, 8007008 <_dtoa_r+0x3b8>
 8006fc6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8006fca:	4b84      	ldr	r3, [pc, #528]	; (80071dc <_dtoa_r+0x58c>)
 8006fcc:	f005 020f 	and.w	r2, r5, #15
 8006fd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd8:	f7f9 fae6 	bl	80005a8 <__aeabi_dmul>
 8006fdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006fe0:	4e7f      	ldr	r6, [pc, #508]	; (80071e0 <_dtoa_r+0x590>)
 8006fe2:	112d      	asrs	r5, r5, #4
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	2402      	movs	r4, #2
 8006fe8:	b155      	cbz	r5, 8007000 <_dtoa_r+0x3b0>
 8006fea:	07ea      	lsls	r2, r5, #31
 8006fec:	d505      	bpl.n	8006ffa <_dtoa_r+0x3aa>
 8006fee:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006ff2:	f7f9 fad9 	bl	80005a8 <__aeabi_dmul>
 8006ff6:	3401      	adds	r4, #1
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	106d      	asrs	r5, r5, #1
 8006ffc:	3608      	adds	r6, #8
 8006ffe:	e7f3      	b.n	8006fe8 <_dtoa_r+0x398>
 8007000:	b11b      	cbz	r3, 800700a <_dtoa_r+0x3ba>
 8007002:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007006:	e000      	b.n	800700a <_dtoa_r+0x3ba>
 8007008:	2402      	movs	r4, #2
 800700a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800700c:	b1e3      	cbz	r3, 8007048 <_dtoa_r+0x3f8>
 800700e:	e9dd 5602 	ldrd	r5, r6, [sp, #8]
 8007012:	2200      	movs	r2, #0
 8007014:	4b73      	ldr	r3, [pc, #460]	; (80071e4 <_dtoa_r+0x594>)
 8007016:	4628      	mov	r0, r5
 8007018:	4631      	mov	r1, r6
 800701a:	f7f9 fd37 	bl	8000a8c <__aeabi_dcmplt>
 800701e:	b198      	cbz	r0, 8007048 <_dtoa_r+0x3f8>
 8007020:	9b05      	ldr	r3, [sp, #20]
 8007022:	b18b      	cbz	r3, 8007048 <_dtoa_r+0x3f8>
 8007024:	f1b9 0f00 	cmp.w	r9, #0
 8007028:	f340 80e6 	ble.w	80071f8 <_dtoa_r+0x5a8>
 800702c:	f10b 33ff 	add.w	r3, fp, #4294967295
 8007030:	9308      	str	r3, [sp, #32]
 8007032:	4631      	mov	r1, r6
 8007034:	2200      	movs	r2, #0
 8007036:	4b6c      	ldr	r3, [pc, #432]	; (80071e8 <_dtoa_r+0x598>)
 8007038:	4628      	mov	r0, r5
 800703a:	f7f9 fab5 	bl	80005a8 <__aeabi_dmul>
 800703e:	3401      	adds	r4, #1
 8007040:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007044:	464e      	mov	r6, r9
 8007046:	e002      	b.n	800704e <_dtoa_r+0x3fe>
 8007048:	9e05      	ldr	r6, [sp, #20]
 800704a:	f8cd b020 	str.w	fp, [sp, #32]
 800704e:	4620      	mov	r0, r4
 8007050:	f7f9 fa44 	bl	80004dc <__aeabi_i2d>
 8007054:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007058:	f7f9 faa6 	bl	80005a8 <__aeabi_dmul>
 800705c:	4b63      	ldr	r3, [pc, #396]	; (80071ec <_dtoa_r+0x59c>)
 800705e:	2200      	movs	r2, #0
 8007060:	f7f9 f8f0 	bl	8000244 <__adddf3>
 8007064:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007068:	4604      	mov	r4, r0
 800706a:	930c      	str	r3, [sp, #48]	; 0x30
 800706c:	461d      	mov	r5, r3
 800706e:	b9d6      	cbnz	r6, 80070a6 <_dtoa_r+0x456>
 8007070:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007074:	2200      	movs	r2, #0
 8007076:	4b5e      	ldr	r3, [pc, #376]	; (80071f0 <_dtoa_r+0x5a0>)
 8007078:	f7f9 f8e2 	bl	8000240 <__aeabi_dsub>
 800707c:	4622      	mov	r2, r4
 800707e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007080:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007084:	f7f9 fd20 	bl	8000ac8 <__aeabi_dcmpgt>
 8007088:	2800      	cmp	r0, #0
 800708a:	f040 823f 	bne.w	800750c <_dtoa_r+0x8bc>
 800708e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007090:	4622      	mov	r2, r4
 8007092:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007096:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800709a:	f7f9 fcf7 	bl	8000a8c <__aeabi_dcmplt>
 800709e:	2800      	cmp	r0, #0
 80070a0:	f040 822b 	bne.w	80074fa <_dtoa_r+0x8aa>
 80070a4:	e0a8      	b.n	80071f8 <_dtoa_r+0x5a8>
 80070a6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80070a8:	4b4c      	ldr	r3, [pc, #304]	; (80071dc <_dtoa_r+0x58c>)
 80070aa:	1e71      	subs	r1, r6, #1
 80070ac:	2a00      	cmp	r2, #0
 80070ae:	d049      	beq.n	8007144 <_dtoa_r+0x4f4>
 80070b0:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80070b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070b8:	2000      	movs	r0, #0
 80070ba:	494e      	ldr	r1, [pc, #312]	; (80071f4 <_dtoa_r+0x5a4>)
 80070bc:	f7f9 fb9e 	bl	80007fc <__aeabi_ddiv>
 80070c0:	4622      	mov	r2, r4
 80070c2:	462b      	mov	r3, r5
 80070c4:	f7f9 f8bc 	bl	8000240 <__aeabi_dsub>
 80070c8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80070cc:	9c06      	ldr	r4, [sp, #24]
 80070ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070d2:	f7f9 fd19 	bl	8000b08 <__aeabi_d2iz>
 80070d6:	4605      	mov	r5, r0
 80070d8:	f7f9 fa00 	bl	80004dc <__aeabi_i2d>
 80070dc:	4602      	mov	r2, r0
 80070de:	460b      	mov	r3, r1
 80070e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80070e4:	f7f9 f8ac 	bl	8000240 <__aeabi_dsub>
 80070e8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80070ec:	3530      	adds	r5, #48	; 0x30
 80070ee:	f804 5b01 	strb.w	r5, [r4], #1
 80070f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80070f6:	f7f9 fcc9 	bl	8000a8c <__aeabi_dcmplt>
 80070fa:	2800      	cmp	r0, #0
 80070fc:	f040 831d 	bne.w	800773a <_dtoa_r+0xaea>
 8007100:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007104:	2000      	movs	r0, #0
 8007106:	4937      	ldr	r1, [pc, #220]	; (80071e4 <_dtoa_r+0x594>)
 8007108:	f7f9 f89a 	bl	8000240 <__aeabi_dsub>
 800710c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007110:	f7f9 fcbc 	bl	8000a8c <__aeabi_dcmplt>
 8007114:	2800      	cmp	r0, #0
 8007116:	f040 80d1 	bne.w	80072bc <_dtoa_r+0x66c>
 800711a:	9b06      	ldr	r3, [sp, #24]
 800711c:	1ae3      	subs	r3, r4, r3
 800711e:	42b3      	cmp	r3, r6
 8007120:	da6a      	bge.n	80071f8 <_dtoa_r+0x5a8>
 8007122:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007126:	2200      	movs	r2, #0
 8007128:	4b2f      	ldr	r3, [pc, #188]	; (80071e8 <_dtoa_r+0x598>)
 800712a:	f7f9 fa3d 	bl	80005a8 <__aeabi_dmul>
 800712e:	2200      	movs	r2, #0
 8007130:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007134:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007138:	4b2b      	ldr	r3, [pc, #172]	; (80071e8 <_dtoa_r+0x598>)
 800713a:	f7f9 fa35 	bl	80005a8 <__aeabi_dmul>
 800713e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007142:	e7c4      	b.n	80070ce <_dtoa_r+0x47e>
 8007144:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8007148:	4622      	mov	r2, r4
 800714a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800714e:	462b      	mov	r3, r5
 8007150:	f7f9 fa2a 	bl	80005a8 <__aeabi_dmul>
 8007154:	9b06      	ldr	r3, [sp, #24]
 8007156:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800715a:	461d      	mov	r5, r3
 800715c:	199c      	adds	r4, r3, r6
 800715e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007162:	f7f9 fcd1 	bl	8000b08 <__aeabi_d2iz>
 8007166:	4606      	mov	r6, r0
 8007168:	f7f9 f9b8 	bl	80004dc <__aeabi_i2d>
 800716c:	4602      	mov	r2, r0
 800716e:	460b      	mov	r3, r1
 8007170:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007174:	f7f9 f864 	bl	8000240 <__aeabi_dsub>
 8007178:	3630      	adds	r6, #48	; 0x30
 800717a:	f805 6b01 	strb.w	r6, [r5], #1
 800717e:	42ac      	cmp	r4, r5
 8007180:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007184:	f04f 0200 	mov.w	r2, #0
 8007188:	d122      	bne.n	80071d0 <_dtoa_r+0x580>
 800718a:	4b1a      	ldr	r3, [pc, #104]	; (80071f4 <_dtoa_r+0x5a4>)
 800718c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007190:	f7f9 f858 	bl	8000244 <__adddf3>
 8007194:	4602      	mov	r2, r0
 8007196:	460b      	mov	r3, r1
 8007198:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800719c:	f7f9 fc94 	bl	8000ac8 <__aeabi_dcmpgt>
 80071a0:	2800      	cmp	r0, #0
 80071a2:	f040 808b 	bne.w	80072bc <_dtoa_r+0x66c>
 80071a6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80071aa:	2000      	movs	r0, #0
 80071ac:	4911      	ldr	r1, [pc, #68]	; (80071f4 <_dtoa_r+0x5a4>)
 80071ae:	f7f9 f847 	bl	8000240 <__aeabi_dsub>
 80071b2:	4602      	mov	r2, r0
 80071b4:	460b      	mov	r3, r1
 80071b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071ba:	f7f9 fc67 	bl	8000a8c <__aeabi_dcmplt>
 80071be:	b1d8      	cbz	r0, 80071f8 <_dtoa_r+0x5a8>
 80071c0:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 80071c4:	1e62      	subs	r2, r4, #1
 80071c6:	2b30      	cmp	r3, #48	; 0x30
 80071c8:	f040 82b7 	bne.w	800773a <_dtoa_r+0xaea>
 80071cc:	4614      	mov	r4, r2
 80071ce:	e7f7      	b.n	80071c0 <_dtoa_r+0x570>
 80071d0:	4b05      	ldr	r3, [pc, #20]	; (80071e8 <_dtoa_r+0x598>)
 80071d2:	f7f9 f9e9 	bl	80005a8 <__aeabi_dmul>
 80071d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071da:	e7c0      	b.n	800715e <_dtoa_r+0x50e>
 80071dc:	08008e48 	.word	0x08008e48
 80071e0:	08008f10 	.word	0x08008f10
 80071e4:	3ff00000 	.word	0x3ff00000
 80071e8:	40240000 	.word	0x40240000
 80071ec:	401c0000 	.word	0x401c0000
 80071f0:	40140000 	.word	0x40140000
 80071f4:	3fe00000 	.word	0x3fe00000
 80071f8:	e9dd 340e 	ldrd	r3, r4, [sp, #56]	; 0x38
 80071fc:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007200:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007202:	2b00      	cmp	r3, #0
 8007204:	db7c      	blt.n	8007300 <_dtoa_r+0x6b0>
 8007206:	f1bb 0f0e 	cmp.w	fp, #14
 800720a:	dc79      	bgt.n	8007300 <_dtoa_r+0x6b0>
 800720c:	4bab      	ldr	r3, [pc, #684]	; (80074bc <_dtoa_r+0x86c>)
 800720e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007212:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007216:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007218:	2b00      	cmp	r3, #0
 800721a:	da14      	bge.n	8007246 <_dtoa_r+0x5f6>
 800721c:	9b05      	ldr	r3, [sp, #20]
 800721e:	2b00      	cmp	r3, #0
 8007220:	dc11      	bgt.n	8007246 <_dtoa_r+0x5f6>
 8007222:	f040 816c 	bne.w	80074fe <_dtoa_r+0x8ae>
 8007226:	2200      	movs	r2, #0
 8007228:	4ba5      	ldr	r3, [pc, #660]	; (80074c0 <_dtoa_r+0x870>)
 800722a:	4630      	mov	r0, r6
 800722c:	4639      	mov	r1, r7
 800722e:	f7f9 f9bb 	bl	80005a8 <__aeabi_dmul>
 8007232:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007236:	f7f9 fc3d 	bl	8000ab4 <__aeabi_dcmpge>
 800723a:	9d05      	ldr	r5, [sp, #20]
 800723c:	462e      	mov	r6, r5
 800723e:	2800      	cmp	r0, #0
 8007240:	f040 815f 	bne.w	8007502 <_dtoa_r+0x8b2>
 8007244:	e165      	b.n	8007512 <_dtoa_r+0x8c2>
 8007246:	9c06      	ldr	r4, [sp, #24]
 8007248:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800724c:	4632      	mov	r2, r6
 800724e:	463b      	mov	r3, r7
 8007250:	4640      	mov	r0, r8
 8007252:	4649      	mov	r1, r9
 8007254:	f7f9 fad2 	bl	80007fc <__aeabi_ddiv>
 8007258:	f7f9 fc56 	bl	8000b08 <__aeabi_d2iz>
 800725c:	4605      	mov	r5, r0
 800725e:	f7f9 f93d 	bl	80004dc <__aeabi_i2d>
 8007262:	4632      	mov	r2, r6
 8007264:	463b      	mov	r3, r7
 8007266:	f7f9 f99f 	bl	80005a8 <__aeabi_dmul>
 800726a:	460b      	mov	r3, r1
 800726c:	4602      	mov	r2, r0
 800726e:	4649      	mov	r1, r9
 8007270:	4640      	mov	r0, r8
 8007272:	f7f8 ffe5 	bl	8000240 <__aeabi_dsub>
 8007276:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 800727a:	9b06      	ldr	r3, [sp, #24]
 800727c:	f804 eb01 	strb.w	lr, [r4], #1
 8007280:	ebc3 0e04 	rsb	lr, r3, r4
 8007284:	9b05      	ldr	r3, [sp, #20]
 8007286:	4573      	cmp	r3, lr
 8007288:	d12d      	bne.n	80072e6 <_dtoa_r+0x696>
 800728a:	4602      	mov	r2, r0
 800728c:	460b      	mov	r3, r1
 800728e:	f7f8 ffd9 	bl	8000244 <__adddf3>
 8007292:	4680      	mov	r8, r0
 8007294:	4689      	mov	r9, r1
 8007296:	4602      	mov	r2, r0
 8007298:	460b      	mov	r3, r1
 800729a:	4630      	mov	r0, r6
 800729c:	4639      	mov	r1, r7
 800729e:	f7f9 fbf5 	bl	8000a8c <__aeabi_dcmplt>
 80072a2:	b978      	cbnz	r0, 80072c4 <_dtoa_r+0x674>
 80072a4:	4642      	mov	r2, r8
 80072a6:	464b      	mov	r3, r9
 80072a8:	4630      	mov	r0, r6
 80072aa:	4639      	mov	r1, r7
 80072ac:	f7f9 fbe4 	bl	8000a78 <__aeabi_dcmpeq>
 80072b0:	2800      	cmp	r0, #0
 80072b2:	f000 8244 	beq.w	800773e <_dtoa_r+0xaee>
 80072b6:	07eb      	lsls	r3, r5, #31
 80072b8:	d404      	bmi.n	80072c4 <_dtoa_r+0x674>
 80072ba:	e240      	b.n	800773e <_dtoa_r+0xaee>
 80072bc:	f8dd b020 	ldr.w	fp, [sp, #32]
 80072c0:	e000      	b.n	80072c4 <_dtoa_r+0x674>
 80072c2:	461c      	mov	r4, r3
 80072c4:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 80072c8:	1e63      	subs	r3, r4, #1
 80072ca:	2a39      	cmp	r2, #57	; 0x39
 80072cc:	d107      	bne.n	80072de <_dtoa_r+0x68e>
 80072ce:	9a06      	ldr	r2, [sp, #24]
 80072d0:	429a      	cmp	r2, r3
 80072d2:	d1f6      	bne.n	80072c2 <_dtoa_r+0x672>
 80072d4:	9906      	ldr	r1, [sp, #24]
 80072d6:	2230      	movs	r2, #48	; 0x30
 80072d8:	f10b 0b01 	add.w	fp, fp, #1
 80072dc:	700a      	strb	r2, [r1, #0]
 80072de:	781a      	ldrb	r2, [r3, #0]
 80072e0:	3201      	adds	r2, #1
 80072e2:	701a      	strb	r2, [r3, #0]
 80072e4:	e22b      	b.n	800773e <_dtoa_r+0xaee>
 80072e6:	2200      	movs	r2, #0
 80072e8:	4b76      	ldr	r3, [pc, #472]	; (80074c4 <_dtoa_r+0x874>)
 80072ea:	f7f9 f95d 	bl	80005a8 <__aeabi_dmul>
 80072ee:	2200      	movs	r2, #0
 80072f0:	2300      	movs	r3, #0
 80072f2:	4680      	mov	r8, r0
 80072f4:	4689      	mov	r9, r1
 80072f6:	f7f9 fbbf 	bl	8000a78 <__aeabi_dcmpeq>
 80072fa:	2800      	cmp	r0, #0
 80072fc:	d0a6      	beq.n	800724c <_dtoa_r+0x5fc>
 80072fe:	e21e      	b.n	800773e <_dtoa_r+0xaee>
 8007300:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007302:	2a00      	cmp	r2, #0
 8007304:	d02b      	beq.n	800735e <_dtoa_r+0x70e>
 8007306:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007308:	2a01      	cmp	r2, #1
 800730a:	dc0a      	bgt.n	8007322 <_dtoa_r+0x6d2>
 800730c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800730e:	b112      	cbz	r2, 8007316 <_dtoa_r+0x6c6>
 8007310:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007314:	e002      	b.n	800731c <_dtoa_r+0x6cc>
 8007316:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007318:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800731c:	463d      	mov	r5, r7
 800731e:	4644      	mov	r4, r8
 8007320:	e013      	b.n	800734a <_dtoa_r+0x6fa>
 8007322:	9b05      	ldr	r3, [sp, #20]
 8007324:	1e5d      	subs	r5, r3, #1
 8007326:	42af      	cmp	r7, r5
 8007328:	bfbf      	itttt	lt
 800732a:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 800732c:	1bea      	sublt	r2, r5, r7
 800732e:	189b      	addlt	r3, r3, r2
 8007330:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8007332:	9b05      	ldr	r3, [sp, #20]
 8007334:	bfb6      	itet	lt
 8007336:	462f      	movlt	r7, r5
 8007338:	1b7d      	subge	r5, r7, r5
 800733a:	2500      	movlt	r5, #0
 800733c:	2b00      	cmp	r3, #0
 800733e:	bfa7      	ittee	ge
 8007340:	4644      	movge	r4, r8
 8007342:	9b05      	ldrge	r3, [sp, #20]
 8007344:	ebc3 0408 	rsblt	r4, r3, r8
 8007348:	2300      	movlt	r3, #0
 800734a:	9a07      	ldr	r2, [sp, #28]
 800734c:	2101      	movs	r1, #1
 800734e:	441a      	add	r2, r3
 8007350:	4650      	mov	r0, sl
 8007352:	4498      	add	r8, r3
 8007354:	9207      	str	r2, [sp, #28]
 8007356:	f000 fda5 	bl	8007ea4 <__i2b>
 800735a:	4606      	mov	r6, r0
 800735c:	e002      	b.n	8007364 <_dtoa_r+0x714>
 800735e:	463d      	mov	r5, r7
 8007360:	4644      	mov	r4, r8
 8007362:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007364:	b15c      	cbz	r4, 800737e <_dtoa_r+0x72e>
 8007366:	9b07      	ldr	r3, [sp, #28]
 8007368:	2b00      	cmp	r3, #0
 800736a:	dd08      	ble.n	800737e <_dtoa_r+0x72e>
 800736c:	42a3      	cmp	r3, r4
 800736e:	bfa8      	it	ge
 8007370:	4623      	movge	r3, r4
 8007372:	9a07      	ldr	r2, [sp, #28]
 8007374:	ebc3 0808 	rsb	r8, r3, r8
 8007378:	1ae4      	subs	r4, r4, r3
 800737a:	1ad3      	subs	r3, r2, r3
 800737c:	9307      	str	r3, [sp, #28]
 800737e:	2f00      	cmp	r7, #0
 8007380:	dd1d      	ble.n	80073be <_dtoa_r+0x76e>
 8007382:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007384:	b1ab      	cbz	r3, 80073b2 <_dtoa_r+0x762>
 8007386:	b18d      	cbz	r5, 80073ac <_dtoa_r+0x75c>
 8007388:	4631      	mov	r1, r6
 800738a:	462a      	mov	r2, r5
 800738c:	4650      	mov	r0, sl
 800738e:	f000 fe23 	bl	8007fd8 <__pow5mult>
 8007392:	9a04      	ldr	r2, [sp, #16]
 8007394:	4601      	mov	r1, r0
 8007396:	4606      	mov	r6, r0
 8007398:	4650      	mov	r0, sl
 800739a:	f000 fd8c 	bl	8007eb6 <__multiply>
 800739e:	9904      	ldr	r1, [sp, #16]
 80073a0:	9008      	str	r0, [sp, #32]
 80073a2:	4650      	mov	r0, sl
 80073a4:	f000 fcdf 	bl	8007d66 <_Bfree>
 80073a8:	9b08      	ldr	r3, [sp, #32]
 80073aa:	9304      	str	r3, [sp, #16]
 80073ac:	1b7a      	subs	r2, r7, r5
 80073ae:	d006      	beq.n	80073be <_dtoa_r+0x76e>
 80073b0:	e000      	b.n	80073b4 <_dtoa_r+0x764>
 80073b2:	463a      	mov	r2, r7
 80073b4:	9904      	ldr	r1, [sp, #16]
 80073b6:	4650      	mov	r0, sl
 80073b8:	f000 fe0e 	bl	8007fd8 <__pow5mult>
 80073bc:	9004      	str	r0, [sp, #16]
 80073be:	2101      	movs	r1, #1
 80073c0:	4650      	mov	r0, sl
 80073c2:	f000 fd6f 	bl	8007ea4 <__i2b>
 80073c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073c8:	4605      	mov	r5, r0
 80073ca:	b35b      	cbz	r3, 8007424 <_dtoa_r+0x7d4>
 80073cc:	461a      	mov	r2, r3
 80073ce:	4601      	mov	r1, r0
 80073d0:	4650      	mov	r0, sl
 80073d2:	f000 fe01 	bl	8007fd8 <__pow5mult>
 80073d6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80073d8:	4605      	mov	r5, r0
 80073da:	2b01      	cmp	r3, #1
 80073dc:	dc18      	bgt.n	8007410 <_dtoa_r+0x7c0>
 80073de:	9b02      	ldr	r3, [sp, #8]
 80073e0:	b983      	cbnz	r3, 8007404 <_dtoa_r+0x7b4>
 80073e2:	9b03      	ldr	r3, [sp, #12]
 80073e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80073e8:	b973      	cbnz	r3, 8007408 <_dtoa_r+0x7b8>
 80073ea:	9b03      	ldr	r3, [sp, #12]
 80073ec:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 80073f0:	0d3f      	lsrs	r7, r7, #20
 80073f2:	053f      	lsls	r7, r7, #20
 80073f4:	b14f      	cbz	r7, 800740a <_dtoa_r+0x7ba>
 80073f6:	9b07      	ldr	r3, [sp, #28]
 80073f8:	f108 0801 	add.w	r8, r8, #1
 80073fc:	3301      	adds	r3, #1
 80073fe:	9307      	str	r3, [sp, #28]
 8007400:	2701      	movs	r7, #1
 8007402:	e002      	b.n	800740a <_dtoa_r+0x7ba>
 8007404:	2700      	movs	r7, #0
 8007406:	e000      	b.n	800740a <_dtoa_r+0x7ba>
 8007408:	9f02      	ldr	r7, [sp, #8]
 800740a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800740c:	b173      	cbz	r3, 800742c <_dtoa_r+0x7dc>
 800740e:	e000      	b.n	8007412 <_dtoa_r+0x7c2>
 8007410:	2700      	movs	r7, #0
 8007412:	692b      	ldr	r3, [r5, #16]
 8007414:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8007418:	6918      	ldr	r0, [r3, #16]
 800741a:	f000 fcf6 	bl	8007e0a <__hi0bits>
 800741e:	f1c0 0020 	rsb	r0, r0, #32
 8007422:	e004      	b.n	800742e <_dtoa_r+0x7de>
 8007424:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007426:	2b01      	cmp	r3, #1
 8007428:	ddd9      	ble.n	80073de <_dtoa_r+0x78e>
 800742a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800742c:	2001      	movs	r0, #1
 800742e:	9b07      	ldr	r3, [sp, #28]
 8007430:	4418      	add	r0, r3
 8007432:	f010 001f 	ands.w	r0, r0, #31
 8007436:	d008      	beq.n	800744a <_dtoa_r+0x7fa>
 8007438:	f1c0 0320 	rsb	r3, r0, #32
 800743c:	2b04      	cmp	r3, #4
 800743e:	dd02      	ble.n	8007446 <_dtoa_r+0x7f6>
 8007440:	f1c0 001c 	rsb	r0, r0, #28
 8007444:	e002      	b.n	800744c <_dtoa_r+0x7fc>
 8007446:	d006      	beq.n	8007456 <_dtoa_r+0x806>
 8007448:	4618      	mov	r0, r3
 800744a:	301c      	adds	r0, #28
 800744c:	9b07      	ldr	r3, [sp, #28]
 800744e:	4480      	add	r8, r0
 8007450:	4403      	add	r3, r0
 8007452:	4404      	add	r4, r0
 8007454:	9307      	str	r3, [sp, #28]
 8007456:	f1b8 0f00 	cmp.w	r8, #0
 800745a:	dd05      	ble.n	8007468 <_dtoa_r+0x818>
 800745c:	4642      	mov	r2, r8
 800745e:	9904      	ldr	r1, [sp, #16]
 8007460:	4650      	mov	r0, sl
 8007462:	f000 fe07 	bl	8008074 <__lshift>
 8007466:	9004      	str	r0, [sp, #16]
 8007468:	9b07      	ldr	r3, [sp, #28]
 800746a:	2b00      	cmp	r3, #0
 800746c:	dd05      	ble.n	800747a <_dtoa_r+0x82a>
 800746e:	4629      	mov	r1, r5
 8007470:	461a      	mov	r2, r3
 8007472:	4650      	mov	r0, sl
 8007474:	f000 fdfe 	bl	8008074 <__lshift>
 8007478:	4605      	mov	r5, r0
 800747a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800747c:	b323      	cbz	r3, 80074c8 <_dtoa_r+0x878>
 800747e:	4629      	mov	r1, r5
 8007480:	9804      	ldr	r0, [sp, #16]
 8007482:	f000 fe48 	bl	8008116 <__mcmp>
 8007486:	2800      	cmp	r0, #0
 8007488:	da1e      	bge.n	80074c8 <_dtoa_r+0x878>
 800748a:	2300      	movs	r3, #0
 800748c:	220a      	movs	r2, #10
 800748e:	9904      	ldr	r1, [sp, #16]
 8007490:	4650      	mov	r0, sl
 8007492:	f000 fc7f 	bl	8007d94 <__multadd>
 8007496:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007498:	f10b 3bff 	add.w	fp, fp, #4294967295
 800749c:	9004      	str	r0, [sp, #16]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	f000 815f 	beq.w	8007762 <_dtoa_r+0xb12>
 80074a4:	4631      	mov	r1, r6
 80074a6:	2300      	movs	r3, #0
 80074a8:	220a      	movs	r2, #10
 80074aa:	4650      	mov	r0, sl
 80074ac:	f000 fc72 	bl	8007d94 <__multadd>
 80074b0:	f1b9 0f00 	cmp.w	r9, #0
 80074b4:	4606      	mov	r6, r0
 80074b6:	dc3f      	bgt.n	8007538 <_dtoa_r+0x8e8>
 80074b8:	e03b      	b.n	8007532 <_dtoa_r+0x8e2>
 80074ba:	bf00      	nop
 80074bc:	08008e48 	.word	0x08008e48
 80074c0:	40140000 	.word	0x40140000
 80074c4:	40240000 	.word	0x40240000
 80074c8:	9b05      	ldr	r3, [sp, #20]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	dc2b      	bgt.n	8007526 <_dtoa_r+0x8d6>
 80074ce:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80074d0:	2b02      	cmp	r3, #2
 80074d2:	dd28      	ble.n	8007526 <_dtoa_r+0x8d6>
 80074d4:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80074d8:	f1b9 0f00 	cmp.w	r9, #0
 80074dc:	d111      	bne.n	8007502 <_dtoa_r+0x8b2>
 80074de:	4629      	mov	r1, r5
 80074e0:	464b      	mov	r3, r9
 80074e2:	2205      	movs	r2, #5
 80074e4:	4650      	mov	r0, sl
 80074e6:	f000 fc55 	bl	8007d94 <__multadd>
 80074ea:	4601      	mov	r1, r0
 80074ec:	4605      	mov	r5, r0
 80074ee:	9804      	ldr	r0, [sp, #16]
 80074f0:	f000 fe11 	bl	8008116 <__mcmp>
 80074f4:	2800      	cmp	r0, #0
 80074f6:	dc0c      	bgt.n	8007512 <_dtoa_r+0x8c2>
 80074f8:	e003      	b.n	8007502 <_dtoa_r+0x8b2>
 80074fa:	4635      	mov	r5, r6
 80074fc:	e000      	b.n	8007500 <_dtoa_r+0x8b0>
 80074fe:	2500      	movs	r5, #0
 8007500:	462e      	mov	r6, r5
 8007502:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007504:	9c06      	ldr	r4, [sp, #24]
 8007506:	ea6f 0b03 	mvn.w	fp, r3
 800750a:	e009      	b.n	8007520 <_dtoa_r+0x8d0>
 800750c:	4635      	mov	r5, r6
 800750e:	f8dd b020 	ldr.w	fp, [sp, #32]
 8007512:	9b06      	ldr	r3, [sp, #24]
 8007514:	9a06      	ldr	r2, [sp, #24]
 8007516:	1c5c      	adds	r4, r3, #1
 8007518:	2331      	movs	r3, #49	; 0x31
 800751a:	7013      	strb	r3, [r2, #0]
 800751c:	f10b 0b01 	add.w	fp, fp, #1
 8007520:	9605      	str	r6, [sp, #20]
 8007522:	2600      	movs	r6, #0
 8007524:	e0f7      	b.n	8007716 <_dtoa_r+0xac6>
 8007526:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007528:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800752c:	b923      	cbnz	r3, 8007538 <_dtoa_r+0x8e8>
 800752e:	9c06      	ldr	r4, [sp, #24]
 8007530:	e0b2      	b.n	8007698 <_dtoa_r+0xa48>
 8007532:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007534:	2b02      	cmp	r3, #2
 8007536:	dccf      	bgt.n	80074d8 <_dtoa_r+0x888>
 8007538:	2c00      	cmp	r4, #0
 800753a:	dd05      	ble.n	8007548 <_dtoa_r+0x8f8>
 800753c:	4631      	mov	r1, r6
 800753e:	4622      	mov	r2, r4
 8007540:	4650      	mov	r0, sl
 8007542:	f000 fd97 	bl	8008074 <__lshift>
 8007546:	4606      	mov	r6, r0
 8007548:	b19f      	cbz	r7, 8007572 <_dtoa_r+0x922>
 800754a:	6871      	ldr	r1, [r6, #4]
 800754c:	4650      	mov	r0, sl
 800754e:	f000 fbd5 	bl	8007cfc <_Balloc>
 8007552:	4604      	mov	r4, r0
 8007554:	6932      	ldr	r2, [r6, #16]
 8007556:	f106 010c 	add.w	r1, r6, #12
 800755a:	3202      	adds	r2, #2
 800755c:	0092      	lsls	r2, r2, #2
 800755e:	300c      	adds	r0, #12
 8007560:	f7fd fe88 	bl	8005274 <memcpy>
 8007564:	2201      	movs	r2, #1
 8007566:	4621      	mov	r1, r4
 8007568:	4650      	mov	r0, sl
 800756a:	f000 fd83 	bl	8008074 <__lshift>
 800756e:	9005      	str	r0, [sp, #20]
 8007570:	e000      	b.n	8007574 <_dtoa_r+0x924>
 8007572:	9605      	str	r6, [sp, #20]
 8007574:	9b02      	ldr	r3, [sp, #8]
 8007576:	9f06      	ldr	r7, [sp, #24]
 8007578:	f003 0301 	and.w	r3, r3, #1
 800757c:	9307      	str	r3, [sp, #28]
 800757e:	4629      	mov	r1, r5
 8007580:	9804      	ldr	r0, [sp, #16]
 8007582:	f7ff fad7 	bl	8006b34 <quorem>
 8007586:	4631      	mov	r1, r6
 8007588:	4604      	mov	r4, r0
 800758a:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800758e:	9804      	ldr	r0, [sp, #16]
 8007590:	f000 fdc1 	bl	8008116 <__mcmp>
 8007594:	9a05      	ldr	r2, [sp, #20]
 8007596:	9002      	str	r0, [sp, #8]
 8007598:	4629      	mov	r1, r5
 800759a:	4650      	mov	r0, sl
 800759c:	f000 fdd7 	bl	800814e <__mdiff>
 80075a0:	68c3      	ldr	r3, [r0, #12]
 80075a2:	4602      	mov	r2, r0
 80075a4:	b93b      	cbnz	r3, 80075b6 <_dtoa_r+0x966>
 80075a6:	4601      	mov	r1, r0
 80075a8:	900a      	str	r0, [sp, #40]	; 0x28
 80075aa:	9804      	ldr	r0, [sp, #16]
 80075ac:	f000 fdb3 	bl	8008116 <__mcmp>
 80075b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80075b2:	4603      	mov	r3, r0
 80075b4:	e000      	b.n	80075b8 <_dtoa_r+0x968>
 80075b6:	2301      	movs	r3, #1
 80075b8:	4611      	mov	r1, r2
 80075ba:	4650      	mov	r0, sl
 80075bc:	930a      	str	r3, [sp, #40]	; 0x28
 80075be:	f000 fbd2 	bl	8007d66 <_Bfree>
 80075c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075c4:	b953      	cbnz	r3, 80075dc <_dtoa_r+0x98c>
 80075c6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80075c8:	b942      	cbnz	r2, 80075dc <_dtoa_r+0x98c>
 80075ca:	9a07      	ldr	r2, [sp, #28]
 80075cc:	b932      	cbnz	r2, 80075dc <_dtoa_r+0x98c>
 80075ce:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80075d2:	d02a      	beq.n	800762a <_dtoa_r+0x9da>
 80075d4:	9b02      	ldr	r3, [sp, #8]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	dc1c      	bgt.n	8007614 <_dtoa_r+0x9c4>
 80075da:	e01d      	b.n	8007618 <_dtoa_r+0x9c8>
 80075dc:	9a02      	ldr	r2, [sp, #8]
 80075de:	2a00      	cmp	r2, #0
 80075e0:	db04      	blt.n	80075ec <_dtoa_r+0x99c>
 80075e2:	d11b      	bne.n	800761c <_dtoa_r+0x9cc>
 80075e4:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80075e6:	b9ca      	cbnz	r2, 800761c <_dtoa_r+0x9cc>
 80075e8:	9a07      	ldr	r2, [sp, #28]
 80075ea:	b9ba      	cbnz	r2, 800761c <_dtoa_r+0x9cc>
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	dd13      	ble.n	8007618 <_dtoa_r+0x9c8>
 80075f0:	2201      	movs	r2, #1
 80075f2:	9904      	ldr	r1, [sp, #16]
 80075f4:	4650      	mov	r0, sl
 80075f6:	f000 fd3d 	bl	8008074 <__lshift>
 80075fa:	4629      	mov	r1, r5
 80075fc:	9004      	str	r0, [sp, #16]
 80075fe:	f000 fd8a 	bl	8008116 <__mcmp>
 8007602:	2800      	cmp	r0, #0
 8007604:	dc03      	bgt.n	800760e <_dtoa_r+0x9be>
 8007606:	d107      	bne.n	8007618 <_dtoa_r+0x9c8>
 8007608:	f018 0f01 	tst.w	r8, #1
 800760c:	d004      	beq.n	8007618 <_dtoa_r+0x9c8>
 800760e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007612:	d00a      	beq.n	800762a <_dtoa_r+0x9da>
 8007614:	f104 0831 	add.w	r8, r4, #49	; 0x31
 8007618:	1c7c      	adds	r4, r7, #1
 800761a:	e00c      	b.n	8007636 <_dtoa_r+0x9e6>
 800761c:	2b00      	cmp	r3, #0
 800761e:	f107 0401 	add.w	r4, r7, #1
 8007622:	dd0b      	ble.n	800763c <_dtoa_r+0x9ec>
 8007624:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8007628:	d103      	bne.n	8007632 <_dtoa_r+0x9e2>
 800762a:	2339      	movs	r3, #57	; 0x39
 800762c:	703b      	strb	r3, [r7, #0]
 800762e:	3701      	adds	r7, #1
 8007630:	e056      	b.n	80076e0 <_dtoa_r+0xa90>
 8007632:	f108 0801 	add.w	r8, r8, #1
 8007636:	f887 8000 	strb.w	r8, [r7]
 800763a:	e06c      	b.n	8007716 <_dtoa_r+0xac6>
 800763c:	9b06      	ldr	r3, [sp, #24]
 800763e:	4627      	mov	r7, r4
 8007640:	1ae3      	subs	r3, r4, r3
 8007642:	454b      	cmp	r3, r9
 8007644:	f804 8c01 	strb.w	r8, [r4, #-1]
 8007648:	d03b      	beq.n	80076c2 <_dtoa_r+0xa72>
 800764a:	2300      	movs	r3, #0
 800764c:	220a      	movs	r2, #10
 800764e:	9904      	ldr	r1, [sp, #16]
 8007650:	4650      	mov	r0, sl
 8007652:	f000 fb9f 	bl	8007d94 <__multadd>
 8007656:	9b05      	ldr	r3, [sp, #20]
 8007658:	9004      	str	r0, [sp, #16]
 800765a:	429e      	cmp	r6, r3
 800765c:	f04f 020a 	mov.w	r2, #10
 8007660:	f04f 0300 	mov.w	r3, #0
 8007664:	4631      	mov	r1, r6
 8007666:	4650      	mov	r0, sl
 8007668:	d104      	bne.n	8007674 <_dtoa_r+0xa24>
 800766a:	f000 fb93 	bl	8007d94 <__multadd>
 800766e:	4606      	mov	r6, r0
 8007670:	9005      	str	r0, [sp, #20]
 8007672:	e784      	b.n	800757e <_dtoa_r+0x92e>
 8007674:	f000 fb8e 	bl	8007d94 <__multadd>
 8007678:	2300      	movs	r3, #0
 800767a:	4606      	mov	r6, r0
 800767c:	220a      	movs	r2, #10
 800767e:	9905      	ldr	r1, [sp, #20]
 8007680:	4650      	mov	r0, sl
 8007682:	f000 fb87 	bl	8007d94 <__multadd>
 8007686:	9005      	str	r0, [sp, #20]
 8007688:	e779      	b.n	800757e <_dtoa_r+0x92e>
 800768a:	2300      	movs	r3, #0
 800768c:	220a      	movs	r2, #10
 800768e:	9904      	ldr	r1, [sp, #16]
 8007690:	4650      	mov	r0, sl
 8007692:	f000 fb7f 	bl	8007d94 <__multadd>
 8007696:	9004      	str	r0, [sp, #16]
 8007698:	4629      	mov	r1, r5
 800769a:	9804      	ldr	r0, [sp, #16]
 800769c:	f7ff fa4a 	bl	8006b34 <quorem>
 80076a0:	9b06      	ldr	r3, [sp, #24]
 80076a2:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80076a6:	f804 8b01 	strb.w	r8, [r4], #1
 80076aa:	1ae3      	subs	r3, r4, r3
 80076ac:	454b      	cmp	r3, r9
 80076ae:	dbec      	blt.n	800768a <_dtoa_r+0xa3a>
 80076b0:	9b06      	ldr	r3, [sp, #24]
 80076b2:	9605      	str	r6, [sp, #20]
 80076b4:	f1b9 0f01 	cmp.w	r9, #1
 80076b8:	bfac      	ite	ge
 80076ba:	444b      	addge	r3, r9
 80076bc:	3301      	addlt	r3, #1
 80076be:	461f      	mov	r7, r3
 80076c0:	2600      	movs	r6, #0
 80076c2:	2201      	movs	r2, #1
 80076c4:	9904      	ldr	r1, [sp, #16]
 80076c6:	4650      	mov	r0, sl
 80076c8:	f000 fcd4 	bl	8008074 <__lshift>
 80076cc:	4629      	mov	r1, r5
 80076ce:	9004      	str	r0, [sp, #16]
 80076d0:	f000 fd21 	bl	8008116 <__mcmp>
 80076d4:	2800      	cmp	r0, #0
 80076d6:	dc03      	bgt.n	80076e0 <_dtoa_r+0xa90>
 80076d8:	d115      	bne.n	8007706 <_dtoa_r+0xab6>
 80076da:	f018 0f01 	tst.w	r8, #1
 80076de:	d012      	beq.n	8007706 <_dtoa_r+0xab6>
 80076e0:	463c      	mov	r4, r7
 80076e2:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 80076e6:	1e62      	subs	r2, r4, #1
 80076e8:	2b39      	cmp	r3, #57	; 0x39
 80076ea:	d109      	bne.n	8007700 <_dtoa_r+0xab0>
 80076ec:	9b06      	ldr	r3, [sp, #24]
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d104      	bne.n	80076fc <_dtoa_r+0xaac>
 80076f2:	f10b 0b01 	add.w	fp, fp, #1
 80076f6:	2331      	movs	r3, #49	; 0x31
 80076f8:	9a06      	ldr	r2, [sp, #24]
 80076fa:	e002      	b.n	8007702 <_dtoa_r+0xab2>
 80076fc:	4614      	mov	r4, r2
 80076fe:	e7f0      	b.n	80076e2 <_dtoa_r+0xa92>
 8007700:	3301      	adds	r3, #1
 8007702:	7013      	strb	r3, [r2, #0]
 8007704:	e007      	b.n	8007716 <_dtoa_r+0xac6>
 8007706:	463c      	mov	r4, r7
 8007708:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 800770c:	1e62      	subs	r2, r4, #1
 800770e:	2b30      	cmp	r3, #48	; 0x30
 8007710:	d101      	bne.n	8007716 <_dtoa_r+0xac6>
 8007712:	4614      	mov	r4, r2
 8007714:	e7f8      	b.n	8007708 <_dtoa_r+0xab8>
 8007716:	4629      	mov	r1, r5
 8007718:	4650      	mov	r0, sl
 800771a:	f000 fb24 	bl	8007d66 <_Bfree>
 800771e:	9b05      	ldr	r3, [sp, #20]
 8007720:	b16b      	cbz	r3, 800773e <_dtoa_r+0xaee>
 8007722:	b12e      	cbz	r6, 8007730 <_dtoa_r+0xae0>
 8007724:	429e      	cmp	r6, r3
 8007726:	d003      	beq.n	8007730 <_dtoa_r+0xae0>
 8007728:	4631      	mov	r1, r6
 800772a:	4650      	mov	r0, sl
 800772c:	f000 fb1b 	bl	8007d66 <_Bfree>
 8007730:	9905      	ldr	r1, [sp, #20]
 8007732:	4650      	mov	r0, sl
 8007734:	f000 fb17 	bl	8007d66 <_Bfree>
 8007738:	e001      	b.n	800773e <_dtoa_r+0xaee>
 800773a:	f8dd b020 	ldr.w	fp, [sp, #32]
 800773e:	9904      	ldr	r1, [sp, #16]
 8007740:	4650      	mov	r0, sl
 8007742:	f000 fb10 	bl	8007d66 <_Bfree>
 8007746:	2300      	movs	r3, #0
 8007748:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800774a:	7023      	strb	r3, [r4, #0]
 800774c:	f10b 0301 	add.w	r3, fp, #1
 8007750:	6013      	str	r3, [r2, #0]
 8007752:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007754:	b11b      	cbz	r3, 800775e <_dtoa_r+0xb0e>
 8007756:	601c      	str	r4, [r3, #0]
 8007758:	e001      	b.n	800775e <_dtoa_r+0xb0e>
 800775a:	4808      	ldr	r0, [pc, #32]	; (800777c <_dtoa_r+0xb2c>)
 800775c:	e00a      	b.n	8007774 <_dtoa_r+0xb24>
 800775e:	9806      	ldr	r0, [sp, #24]
 8007760:	e008      	b.n	8007774 <_dtoa_r+0xb24>
 8007762:	f1b9 0f00 	cmp.w	r9, #0
 8007766:	f73f aee2 	bgt.w	800752e <_dtoa_r+0x8de>
 800776a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800776c:	2b02      	cmp	r3, #2
 800776e:	f77f aede 	ble.w	800752e <_dtoa_r+0x8de>
 8007772:	e6b1      	b.n	80074d8 <_dtoa_r+0x888>
 8007774:	b015      	add	sp, #84	; 0x54
 8007776:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800777a:	bf00      	nop
 800777c:	08008e1a 	.word	0x08008e1a

08007780 <_fclose_r>:
 8007780:	b570      	push	{r4, r5, r6, lr}
 8007782:	4605      	mov	r5, r0
 8007784:	460c      	mov	r4, r1
 8007786:	b909      	cbnz	r1, 800778c <_fclose_r+0xc>
 8007788:	2000      	movs	r0, #0
 800778a:	bd70      	pop	{r4, r5, r6, pc}
 800778c:	b118      	cbz	r0, 8007796 <_fclose_r+0x16>
 800778e:	6983      	ldr	r3, [r0, #24]
 8007790:	b90b      	cbnz	r3, 8007796 <_fclose_r+0x16>
 8007792:	f7fd fe19 	bl	80053c8 <__sinit>
 8007796:	4b20      	ldr	r3, [pc, #128]	; (8007818 <_fclose_r+0x98>)
 8007798:	429c      	cmp	r4, r3
 800779a:	d101      	bne.n	80077a0 <_fclose_r+0x20>
 800779c:	686c      	ldr	r4, [r5, #4]
 800779e:	e008      	b.n	80077b2 <_fclose_r+0x32>
 80077a0:	4b1e      	ldr	r3, [pc, #120]	; (800781c <_fclose_r+0x9c>)
 80077a2:	429c      	cmp	r4, r3
 80077a4:	d101      	bne.n	80077aa <_fclose_r+0x2a>
 80077a6:	68ac      	ldr	r4, [r5, #8]
 80077a8:	e003      	b.n	80077b2 <_fclose_r+0x32>
 80077aa:	4b1d      	ldr	r3, [pc, #116]	; (8007820 <_fclose_r+0xa0>)
 80077ac:	429c      	cmp	r4, r3
 80077ae:	bf08      	it	eq
 80077b0:	68ec      	ldreq	r4, [r5, #12]
 80077b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d0e6      	beq.n	8007788 <_fclose_r+0x8>
 80077ba:	4621      	mov	r1, r4
 80077bc:	4628      	mov	r0, r5
 80077be:	f000 f831 	bl	8007824 <__sflush_r>
 80077c2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80077c4:	4606      	mov	r6, r0
 80077c6:	b133      	cbz	r3, 80077d6 <_fclose_r+0x56>
 80077c8:	6a21      	ldr	r1, [r4, #32]
 80077ca:	4628      	mov	r0, r5
 80077cc:	4798      	blx	r3
 80077ce:	2800      	cmp	r0, #0
 80077d0:	bfb8      	it	lt
 80077d2:	f04f 36ff 	movlt.w	r6, #4294967295
 80077d6:	89a3      	ldrh	r3, [r4, #12]
 80077d8:	061b      	lsls	r3, r3, #24
 80077da:	d503      	bpl.n	80077e4 <_fclose_r+0x64>
 80077dc:	6921      	ldr	r1, [r4, #16]
 80077de:	4628      	mov	r0, r5
 80077e0:	f000 f930 	bl	8007a44 <_free_r>
 80077e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80077e6:	b141      	cbz	r1, 80077fa <_fclose_r+0x7a>
 80077e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80077ec:	4299      	cmp	r1, r3
 80077ee:	d002      	beq.n	80077f6 <_fclose_r+0x76>
 80077f0:	4628      	mov	r0, r5
 80077f2:	f000 f927 	bl	8007a44 <_free_r>
 80077f6:	2300      	movs	r3, #0
 80077f8:	6363      	str	r3, [r4, #52]	; 0x34
 80077fa:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80077fc:	b121      	cbz	r1, 8007808 <_fclose_r+0x88>
 80077fe:	4628      	mov	r0, r5
 8007800:	f000 f920 	bl	8007a44 <_free_r>
 8007804:	2300      	movs	r3, #0
 8007806:	64a3      	str	r3, [r4, #72]	; 0x48
 8007808:	f7fd fe4e 	bl	80054a8 <__sfp_lock_acquire>
 800780c:	2300      	movs	r3, #0
 800780e:	81a3      	strh	r3, [r4, #12]
 8007810:	f7fd fe4b 	bl	80054aa <__sfp_lock_release>
 8007814:	4630      	mov	r0, r6
 8007816:	bd70      	pop	{r4, r5, r6, pc}
 8007818:	08008d74 	.word	0x08008d74
 800781c:	08008d94 	.word	0x08008d94
 8007820:	08008db4 	.word	0x08008db4

08007824 <__sflush_r>:
 8007824:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007828:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800782c:	b293      	uxth	r3, r2
 800782e:	4605      	mov	r5, r0
 8007830:	0718      	lsls	r0, r3, #28
 8007832:	460c      	mov	r4, r1
 8007834:	d460      	bmi.n	80078f8 <__sflush_r+0xd4>
 8007836:	684b      	ldr	r3, [r1, #4]
 8007838:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800783c:	2b00      	cmp	r3, #0
 800783e:	818a      	strh	r2, [r1, #12]
 8007840:	dc02      	bgt.n	8007848 <__sflush_r+0x24>
 8007842:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007844:	2b00      	cmp	r3, #0
 8007846:	dd17      	ble.n	8007878 <__sflush_r+0x54>
 8007848:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800784a:	b1ae      	cbz	r6, 8007878 <__sflush_r+0x54>
 800784c:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8007850:	2300      	movs	r3, #0
 8007852:	b292      	uxth	r2, r2
 8007854:	682f      	ldr	r7, [r5, #0]
 8007856:	602b      	str	r3, [r5, #0]
 8007858:	b10a      	cbz	r2, 800785e <__sflush_r+0x3a>
 800785a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800785c:	e015      	b.n	800788a <__sflush_r+0x66>
 800785e:	6a21      	ldr	r1, [r4, #32]
 8007860:	2301      	movs	r3, #1
 8007862:	4628      	mov	r0, r5
 8007864:	47b0      	blx	r6
 8007866:	1c41      	adds	r1, r0, #1
 8007868:	d10f      	bne.n	800788a <__sflush_r+0x66>
 800786a:	682b      	ldr	r3, [r5, #0]
 800786c:	b16b      	cbz	r3, 800788a <__sflush_r+0x66>
 800786e:	2b1d      	cmp	r3, #29
 8007870:	d001      	beq.n	8007876 <__sflush_r+0x52>
 8007872:	2b16      	cmp	r3, #22
 8007874:	d103      	bne.n	800787e <__sflush_r+0x5a>
 8007876:	602f      	str	r7, [r5, #0]
 8007878:	2000      	movs	r0, #0
 800787a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800787e:	89a3      	ldrh	r3, [r4, #12]
 8007880:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007884:	81a3      	strh	r3, [r4, #12]
 8007886:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800788a:	89a3      	ldrh	r3, [r4, #12]
 800788c:	075a      	lsls	r2, r3, #29
 800788e:	d505      	bpl.n	800789c <__sflush_r+0x78>
 8007890:	6863      	ldr	r3, [r4, #4]
 8007892:	1ac0      	subs	r0, r0, r3
 8007894:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007896:	b10b      	cbz	r3, 800789c <__sflush_r+0x78>
 8007898:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800789a:	1ac0      	subs	r0, r0, r3
 800789c:	2300      	movs	r3, #0
 800789e:	4602      	mov	r2, r0
 80078a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80078a2:	6a21      	ldr	r1, [r4, #32]
 80078a4:	4628      	mov	r0, r5
 80078a6:	47b0      	blx	r6
 80078a8:	1c43      	adds	r3, r0, #1
 80078aa:	89a3      	ldrh	r3, [r4, #12]
 80078ac:	d106      	bne.n	80078bc <__sflush_r+0x98>
 80078ae:	6829      	ldr	r1, [r5, #0]
 80078b0:	291d      	cmp	r1, #29
 80078b2:	d83d      	bhi.n	8007930 <__sflush_r+0x10c>
 80078b4:	4a22      	ldr	r2, [pc, #136]	; (8007940 <__sflush_r+0x11c>)
 80078b6:	40ca      	lsrs	r2, r1
 80078b8:	07d6      	lsls	r6, r2, #31
 80078ba:	d539      	bpl.n	8007930 <__sflush_r+0x10c>
 80078bc:	2200      	movs	r2, #0
 80078be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80078c2:	b21b      	sxth	r3, r3
 80078c4:	6062      	str	r2, [r4, #4]
 80078c6:	6922      	ldr	r2, [r4, #16]
 80078c8:	04d9      	lsls	r1, r3, #19
 80078ca:	81a3      	strh	r3, [r4, #12]
 80078cc:	6022      	str	r2, [r4, #0]
 80078ce:	d504      	bpl.n	80078da <__sflush_r+0xb6>
 80078d0:	1c42      	adds	r2, r0, #1
 80078d2:	d101      	bne.n	80078d8 <__sflush_r+0xb4>
 80078d4:	682b      	ldr	r3, [r5, #0]
 80078d6:	b903      	cbnz	r3, 80078da <__sflush_r+0xb6>
 80078d8:	6560      	str	r0, [r4, #84]	; 0x54
 80078da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80078dc:	602f      	str	r7, [r5, #0]
 80078de:	2900      	cmp	r1, #0
 80078e0:	d0ca      	beq.n	8007878 <__sflush_r+0x54>
 80078e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80078e6:	4299      	cmp	r1, r3
 80078e8:	d002      	beq.n	80078f0 <__sflush_r+0xcc>
 80078ea:	4628      	mov	r0, r5
 80078ec:	f000 f8aa 	bl	8007a44 <_free_r>
 80078f0:	2000      	movs	r0, #0
 80078f2:	6360      	str	r0, [r4, #52]	; 0x34
 80078f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078f8:	690f      	ldr	r7, [r1, #16]
 80078fa:	2f00      	cmp	r7, #0
 80078fc:	d0bc      	beq.n	8007878 <__sflush_r+0x54>
 80078fe:	079b      	lsls	r3, r3, #30
 8007900:	680e      	ldr	r6, [r1, #0]
 8007902:	bf0c      	ite	eq
 8007904:	694b      	ldreq	r3, [r1, #20]
 8007906:	2300      	movne	r3, #0
 8007908:	ebc7 0806 	rsb	r8, r7, r6
 800790c:	600f      	str	r7, [r1, #0]
 800790e:	608b      	str	r3, [r1, #8]
 8007910:	e002      	b.n	8007918 <__sflush_r+0xf4>
 8007912:	4407      	add	r7, r0
 8007914:	ebc0 0808 	rsb	r8, r0, r8
 8007918:	f1b8 0f00 	cmp.w	r8, #0
 800791c:	ddac      	ble.n	8007878 <__sflush_r+0x54>
 800791e:	4643      	mov	r3, r8
 8007920:	463a      	mov	r2, r7
 8007922:	6a21      	ldr	r1, [r4, #32]
 8007924:	4628      	mov	r0, r5
 8007926:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007928:	47b0      	blx	r6
 800792a:	2800      	cmp	r0, #0
 800792c:	dcf1      	bgt.n	8007912 <__sflush_r+0xee>
 800792e:	89a3      	ldrh	r3, [r4, #12]
 8007930:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007934:	81a3      	strh	r3, [r4, #12]
 8007936:	f04f 30ff 	mov.w	r0, #4294967295
 800793a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800793e:	bf00      	nop
 8007940:	20400001 	.word	0x20400001

08007944 <_fflush_r>:
 8007944:	b538      	push	{r3, r4, r5, lr}
 8007946:	690b      	ldr	r3, [r1, #16]
 8007948:	4605      	mov	r5, r0
 800794a:	460c      	mov	r4, r1
 800794c:	b1db      	cbz	r3, 8007986 <_fflush_r+0x42>
 800794e:	b118      	cbz	r0, 8007958 <_fflush_r+0x14>
 8007950:	6983      	ldr	r3, [r0, #24]
 8007952:	b90b      	cbnz	r3, 8007958 <_fflush_r+0x14>
 8007954:	f7fd fd38 	bl	80053c8 <__sinit>
 8007958:	4b0c      	ldr	r3, [pc, #48]	; (800798c <_fflush_r+0x48>)
 800795a:	429c      	cmp	r4, r3
 800795c:	d101      	bne.n	8007962 <_fflush_r+0x1e>
 800795e:	686c      	ldr	r4, [r5, #4]
 8007960:	e008      	b.n	8007974 <_fflush_r+0x30>
 8007962:	4b0b      	ldr	r3, [pc, #44]	; (8007990 <_fflush_r+0x4c>)
 8007964:	429c      	cmp	r4, r3
 8007966:	d101      	bne.n	800796c <_fflush_r+0x28>
 8007968:	68ac      	ldr	r4, [r5, #8]
 800796a:	e003      	b.n	8007974 <_fflush_r+0x30>
 800796c:	4b09      	ldr	r3, [pc, #36]	; (8007994 <_fflush_r+0x50>)
 800796e:	429c      	cmp	r4, r3
 8007970:	bf08      	it	eq
 8007972:	68ec      	ldreq	r4, [r5, #12]
 8007974:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007978:	b12b      	cbz	r3, 8007986 <_fflush_r+0x42>
 800797a:	4621      	mov	r1, r4
 800797c:	4628      	mov	r0, r5
 800797e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007982:	f7ff bf4f 	b.w	8007824 <__sflush_r>
 8007986:	2000      	movs	r0, #0
 8007988:	bd38      	pop	{r3, r4, r5, pc}
 800798a:	bf00      	nop
 800798c:	08008d74 	.word	0x08008d74
 8007990:	08008d94 	.word	0x08008d94
 8007994:	08008db4 	.word	0x08008db4

08007998 <_malloc_trim_r>:
 8007998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800799c:	4689      	mov	r9, r1
 800799e:	4f25      	ldr	r7, [pc, #148]	; (8007a34 <_malloc_trim_r+0x9c>)
 80079a0:	4606      	mov	r6, r0
 80079a2:	f7fd ffbd 	bl	8005920 <__malloc_lock>
 80079a6:	68bb      	ldr	r3, [r7, #8]
 80079a8:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8007a40 <_malloc_trim_r+0xa8>
 80079ac:	685d      	ldr	r5, [r3, #4]
 80079ae:	f1a8 0411 	sub.w	r4, r8, #17
 80079b2:	f025 0503 	bic.w	r5, r5, #3
 80079b6:	442c      	add	r4, r5
 80079b8:	ebc9 0404 	rsb	r4, r9, r4
 80079bc:	fbb4 f4f8 	udiv	r4, r4, r8
 80079c0:	3c01      	subs	r4, #1
 80079c2:	fb08 f404 	mul.w	r4, r8, r4
 80079c6:	4544      	cmp	r4, r8
 80079c8:	da05      	bge.n	80079d6 <_malloc_trim_r+0x3e>
 80079ca:	4630      	mov	r0, r6
 80079cc:	f7fd ffa9 	bl	8005922 <__malloc_unlock>
 80079d0:	2000      	movs	r0, #0
 80079d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079d6:	2100      	movs	r1, #0
 80079d8:	4630      	mov	r0, r6
 80079da:	f7fd ffa3 	bl	8005924 <_sbrk_r>
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	442b      	add	r3, r5
 80079e2:	4298      	cmp	r0, r3
 80079e4:	d1f1      	bne.n	80079ca <_malloc_trim_r+0x32>
 80079e6:	4261      	negs	r1, r4
 80079e8:	4630      	mov	r0, r6
 80079ea:	f7fd ff9b 	bl	8005924 <_sbrk_r>
 80079ee:	3001      	adds	r0, #1
 80079f0:	d110      	bne.n	8007a14 <_malloc_trim_r+0x7c>
 80079f2:	2100      	movs	r1, #0
 80079f4:	4630      	mov	r0, r6
 80079f6:	f7fd ff95 	bl	8005924 <_sbrk_r>
 80079fa:	68ba      	ldr	r2, [r7, #8]
 80079fc:	1a83      	subs	r3, r0, r2
 80079fe:	2b0f      	cmp	r3, #15
 8007a00:	dde3      	ble.n	80079ca <_malloc_trim_r+0x32>
 8007a02:	490d      	ldr	r1, [pc, #52]	; (8007a38 <_malloc_trim_r+0xa0>)
 8007a04:	f043 0301 	orr.w	r3, r3, #1
 8007a08:	6809      	ldr	r1, [r1, #0]
 8007a0a:	6053      	str	r3, [r2, #4]
 8007a0c:	1a40      	subs	r0, r0, r1
 8007a0e:	490b      	ldr	r1, [pc, #44]	; (8007a3c <_malloc_trim_r+0xa4>)
 8007a10:	6008      	str	r0, [r1, #0]
 8007a12:	e7da      	b.n	80079ca <_malloc_trim_r+0x32>
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	4a09      	ldr	r2, [pc, #36]	; (8007a3c <_malloc_trim_r+0xa4>)
 8007a18:	1b2d      	subs	r5, r5, r4
 8007a1a:	f045 0501 	orr.w	r5, r5, #1
 8007a1e:	605d      	str	r5, [r3, #4]
 8007a20:	6813      	ldr	r3, [r2, #0]
 8007a22:	4630      	mov	r0, r6
 8007a24:	1b1c      	subs	r4, r3, r4
 8007a26:	6014      	str	r4, [r2, #0]
 8007a28:	f7fd ff7b 	bl	8005922 <__malloc_unlock>
 8007a2c:	2001      	movs	r0, #1
 8007a2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a32:	bf00      	nop
 8007a34:	2000025c 	.word	0x2000025c
 8007a38:	20000668 	.word	0x20000668
 8007a3c:	20003280 	.word	0x20003280
 8007a40:	00000080 	.word	0x00000080

08007a44 <_free_r>:
 8007a44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a48:	4604      	mov	r4, r0
 8007a4a:	4688      	mov	r8, r1
 8007a4c:	2900      	cmp	r1, #0
 8007a4e:	f000 80ad 	beq.w	8007bac <_free_r+0x168>
 8007a52:	f7fd ff65 	bl	8005920 <__malloc_lock>
 8007a56:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8007a5a:	4d55      	ldr	r5, [pc, #340]	; (8007bb0 <_free_r+0x16c>)
 8007a5c:	f022 0001 	bic.w	r0, r2, #1
 8007a60:	f1a8 0308 	sub.w	r3, r8, #8
 8007a64:	181f      	adds	r7, r3, r0
 8007a66:	68a9      	ldr	r1, [r5, #8]
 8007a68:	687e      	ldr	r6, [r7, #4]
 8007a6a:	428f      	cmp	r7, r1
 8007a6c:	f026 0603 	bic.w	r6, r6, #3
 8007a70:	f002 0201 	and.w	r2, r2, #1
 8007a74:	d11b      	bne.n	8007aae <_free_r+0x6a>
 8007a76:	4430      	add	r0, r6
 8007a78:	b93a      	cbnz	r2, 8007a8a <_free_r+0x46>
 8007a7a:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8007a7e:	1a9b      	subs	r3, r3, r2
 8007a80:	6899      	ldr	r1, [r3, #8]
 8007a82:	4410      	add	r0, r2
 8007a84:	68da      	ldr	r2, [r3, #12]
 8007a86:	60ca      	str	r2, [r1, #12]
 8007a88:	6091      	str	r1, [r2, #8]
 8007a8a:	f040 0201 	orr.w	r2, r0, #1
 8007a8e:	605a      	str	r2, [r3, #4]
 8007a90:	60ab      	str	r3, [r5, #8]
 8007a92:	4b48      	ldr	r3, [pc, #288]	; (8007bb4 <_free_r+0x170>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	4298      	cmp	r0, r3
 8007a98:	d304      	bcc.n	8007aa4 <_free_r+0x60>
 8007a9a:	4b47      	ldr	r3, [pc, #284]	; (8007bb8 <_free_r+0x174>)
 8007a9c:	4620      	mov	r0, r4
 8007a9e:	6819      	ldr	r1, [r3, #0]
 8007aa0:	f7ff ff7a 	bl	8007998 <_malloc_trim_r>
 8007aa4:	4620      	mov	r0, r4
 8007aa6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007aaa:	f7fd bf3a 	b.w	8005922 <__malloc_unlock>
 8007aae:	607e      	str	r6, [r7, #4]
 8007ab0:	b97a      	cbnz	r2, 8007ad2 <_free_r+0x8e>
 8007ab2:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8007ab6:	f105 0e08 	add.w	lr, r5, #8
 8007aba:	1a5b      	subs	r3, r3, r1
 8007abc:	4408      	add	r0, r1
 8007abe:	6899      	ldr	r1, [r3, #8]
 8007ac0:	4571      	cmp	r1, lr
 8007ac2:	d008      	beq.n	8007ad6 <_free_r+0x92>
 8007ac4:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8007ac8:	f8c1 e00c 	str.w	lr, [r1, #12]
 8007acc:	f8ce 1008 	str.w	r1, [lr, #8]
 8007ad0:	e002      	b.n	8007ad8 <_free_r+0x94>
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	e000      	b.n	8007ad8 <_free_r+0x94>
 8007ad6:	2201      	movs	r2, #1
 8007ad8:	19b9      	adds	r1, r7, r6
 8007ada:	6849      	ldr	r1, [r1, #4]
 8007adc:	07c9      	lsls	r1, r1, #31
 8007ade:	d40e      	bmi.n	8007afe <_free_r+0xba>
 8007ae0:	4430      	add	r0, r6
 8007ae2:	68b9      	ldr	r1, [r7, #8]
 8007ae4:	b942      	cbnz	r2, 8007af8 <_free_r+0xb4>
 8007ae6:	4e35      	ldr	r6, [pc, #212]	; (8007bbc <_free_r+0x178>)
 8007ae8:	42b1      	cmp	r1, r6
 8007aea:	d105      	bne.n	8007af8 <_free_r+0xb4>
 8007aec:	616b      	str	r3, [r5, #20]
 8007aee:	612b      	str	r3, [r5, #16]
 8007af0:	2201      	movs	r2, #1
 8007af2:	60d9      	str	r1, [r3, #12]
 8007af4:	6099      	str	r1, [r3, #8]
 8007af6:	e002      	b.n	8007afe <_free_r+0xba>
 8007af8:	68fe      	ldr	r6, [r7, #12]
 8007afa:	60ce      	str	r6, [r1, #12]
 8007afc:	60b1      	str	r1, [r6, #8]
 8007afe:	f040 0101 	orr.w	r1, r0, #1
 8007b02:	6059      	str	r1, [r3, #4]
 8007b04:	5018      	str	r0, [r3, r0]
 8007b06:	2a00      	cmp	r2, #0
 8007b08:	d1cc      	bne.n	8007aa4 <_free_r+0x60>
 8007b0a:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007b0e:	d212      	bcs.n	8007b36 <_free_r+0xf2>
 8007b10:	08c0      	lsrs	r0, r0, #3
 8007b12:	1081      	asrs	r1, r0, #2
 8007b14:	2201      	movs	r2, #1
 8007b16:	fa02 f101 	lsl.w	r1, r2, r1
 8007b1a:	686a      	ldr	r2, [r5, #4]
 8007b1c:	3001      	adds	r0, #1
 8007b1e:	430a      	orrs	r2, r1
 8007b20:	606a      	str	r2, [r5, #4]
 8007b22:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 8007b26:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8007b2a:	3a08      	subs	r2, #8
 8007b2c:	60da      	str	r2, [r3, #12]
 8007b2e:	6099      	str	r1, [r3, #8]
 8007b30:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8007b34:	e038      	b.n	8007ba8 <_free_r+0x164>
 8007b36:	0a42      	lsrs	r2, r0, #9
 8007b38:	2a04      	cmp	r2, #4
 8007b3a:	d802      	bhi.n	8007b42 <_free_r+0xfe>
 8007b3c:	0982      	lsrs	r2, r0, #6
 8007b3e:	3238      	adds	r2, #56	; 0x38
 8007b40:	e015      	b.n	8007b6e <_free_r+0x12a>
 8007b42:	2a14      	cmp	r2, #20
 8007b44:	d801      	bhi.n	8007b4a <_free_r+0x106>
 8007b46:	325b      	adds	r2, #91	; 0x5b
 8007b48:	e011      	b.n	8007b6e <_free_r+0x12a>
 8007b4a:	2a54      	cmp	r2, #84	; 0x54
 8007b4c:	d802      	bhi.n	8007b54 <_free_r+0x110>
 8007b4e:	0b02      	lsrs	r2, r0, #12
 8007b50:	326e      	adds	r2, #110	; 0x6e
 8007b52:	e00c      	b.n	8007b6e <_free_r+0x12a>
 8007b54:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007b58:	d802      	bhi.n	8007b60 <_free_r+0x11c>
 8007b5a:	0bc2      	lsrs	r2, r0, #15
 8007b5c:	3277      	adds	r2, #119	; 0x77
 8007b5e:	e006      	b.n	8007b6e <_free_r+0x12a>
 8007b60:	f240 5154 	movw	r1, #1364	; 0x554
 8007b64:	428a      	cmp	r2, r1
 8007b66:	bf9a      	itte	ls
 8007b68:	0c82      	lsrls	r2, r0, #18
 8007b6a:	327c      	addls	r2, #124	; 0x7c
 8007b6c:	227e      	movhi	r2, #126	; 0x7e
 8007b6e:	1c51      	adds	r1, r2, #1
 8007b70:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 8007b74:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8007b78:	428e      	cmp	r6, r1
 8007b7a:	4f0d      	ldr	r7, [pc, #52]	; (8007bb0 <_free_r+0x16c>)
 8007b7c:	d10b      	bne.n	8007b96 <_free_r+0x152>
 8007b7e:	2101      	movs	r1, #1
 8007b80:	1092      	asrs	r2, r2, #2
 8007b82:	fa01 f202 	lsl.w	r2, r1, r2
 8007b86:	6879      	ldr	r1, [r7, #4]
 8007b88:	4311      	orrs	r1, r2
 8007b8a:	6079      	str	r1, [r7, #4]
 8007b8c:	4631      	mov	r1, r6
 8007b8e:	e008      	b.n	8007ba2 <_free_r+0x15e>
 8007b90:	6889      	ldr	r1, [r1, #8]
 8007b92:	428e      	cmp	r6, r1
 8007b94:	d004      	beq.n	8007ba0 <_free_r+0x15c>
 8007b96:	684a      	ldr	r2, [r1, #4]
 8007b98:	f022 0203 	bic.w	r2, r2, #3
 8007b9c:	4290      	cmp	r0, r2
 8007b9e:	d3f7      	bcc.n	8007b90 <_free_r+0x14c>
 8007ba0:	68ce      	ldr	r6, [r1, #12]
 8007ba2:	60de      	str	r6, [r3, #12]
 8007ba4:	6099      	str	r1, [r3, #8]
 8007ba6:	60b3      	str	r3, [r6, #8]
 8007ba8:	60cb      	str	r3, [r1, #12]
 8007baa:	e77b      	b.n	8007aa4 <_free_r+0x60>
 8007bac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007bb0:	2000025c 	.word	0x2000025c
 8007bb4:	20000664 	.word	0x20000664
 8007bb8:	2000327c 	.word	0x2000327c
 8007bbc:	20000264 	.word	0x20000264

08007bc0 <__locale_charset>:
 8007bc0:	4800      	ldr	r0, [pc, #0]	; (8007bc4 <__locale_charset+0x4>)
 8007bc2:	4770      	bx	lr
 8007bc4:	200006a4 	.word	0x200006a4

08007bc8 <__locale_mb_cur_max>:
 8007bc8:	4b01      	ldr	r3, [pc, #4]	; (8007bd0 <__locale_mb_cur_max+0x8>)
 8007bca:	6818      	ldr	r0, [r3, #0]
 8007bcc:	4770      	bx	lr
 8007bce:	bf00      	nop
 8007bd0:	200006c4 	.word	0x200006c4

08007bd4 <_localeconv_r>:
 8007bd4:	4800      	ldr	r0, [pc, #0]	; (8007bd8 <_localeconv_r+0x4>)
 8007bd6:	4770      	bx	lr
 8007bd8:	2000066c 	.word	0x2000066c

08007bdc <_lseek_r>:
 8007bdc:	b538      	push	{r3, r4, r5, lr}
 8007bde:	4c07      	ldr	r4, [pc, #28]	; (8007bfc <_lseek_r+0x20>)
 8007be0:	4605      	mov	r5, r0
 8007be2:	4608      	mov	r0, r1
 8007be4:	4611      	mov	r1, r2
 8007be6:	2200      	movs	r2, #0
 8007be8:	6022      	str	r2, [r4, #0]
 8007bea:	461a      	mov	r2, r3
 8007bec:	f7fc fd4c 	bl	8004688 <_lseek>
 8007bf0:	1c43      	adds	r3, r0, #1
 8007bf2:	d102      	bne.n	8007bfa <_lseek_r+0x1e>
 8007bf4:	6823      	ldr	r3, [r4, #0]
 8007bf6:	b103      	cbz	r3, 8007bfa <_lseek_r+0x1e>
 8007bf8:	602b      	str	r3, [r5, #0]
 8007bfa:	bd38      	pop	{r3, r4, r5, pc}
 8007bfc:	20003c4c 	.word	0x20003c4c

08007c00 <__swhatbuf_r>:
 8007c00:	b570      	push	{r4, r5, r6, lr}
 8007c02:	460e      	mov	r6, r1
 8007c04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c08:	b090      	sub	sp, #64	; 0x40
 8007c0a:	2900      	cmp	r1, #0
 8007c0c:	4614      	mov	r4, r2
 8007c0e:	461d      	mov	r5, r3
 8007c10:	da0a      	bge.n	8007c28 <__swhatbuf_r+0x28>
 8007c12:	89b3      	ldrh	r3, [r6, #12]
 8007c14:	2200      	movs	r2, #0
 8007c16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c1a:	b298      	uxth	r0, r3
 8007c1c:	602a      	str	r2, [r5, #0]
 8007c1e:	b1b0      	cbz	r0, 8007c4e <__swhatbuf_r+0x4e>
 8007c20:	2340      	movs	r3, #64	; 0x40
 8007c22:	6023      	str	r3, [r4, #0]
 8007c24:	4610      	mov	r0, r2
 8007c26:	e015      	b.n	8007c54 <__swhatbuf_r+0x54>
 8007c28:	aa01      	add	r2, sp, #4
 8007c2a:	f000 fbfd 	bl	8008428 <_fstat_r>
 8007c2e:	2800      	cmp	r0, #0
 8007c30:	dbef      	blt.n	8007c12 <__swhatbuf_r+0x12>
 8007c32:	9a02      	ldr	r2, [sp, #8]
 8007c34:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007c38:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007c3c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007c40:	425a      	negs	r2, r3
 8007c42:	415a      	adcs	r2, r3
 8007c44:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c48:	602a      	str	r2, [r5, #0]
 8007c4a:	6023      	str	r3, [r4, #0]
 8007c4c:	e002      	b.n	8007c54 <__swhatbuf_r+0x54>
 8007c4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c52:	6023      	str	r3, [r4, #0]
 8007c54:	b010      	add	sp, #64	; 0x40
 8007c56:	bd70      	pop	{r4, r5, r6, pc}

08007c58 <__smakebuf_r>:
 8007c58:	898b      	ldrh	r3, [r1, #12]
 8007c5a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007c5c:	079e      	lsls	r6, r3, #30
 8007c5e:	4605      	mov	r5, r0
 8007c60:	460c      	mov	r4, r1
 8007c62:	d410      	bmi.n	8007c86 <__smakebuf_r+0x2e>
 8007c64:	ab01      	add	r3, sp, #4
 8007c66:	466a      	mov	r2, sp
 8007c68:	f7ff ffca 	bl	8007c00 <__swhatbuf_r>
 8007c6c:	9900      	ldr	r1, [sp, #0]
 8007c6e:	4606      	mov	r6, r0
 8007c70:	4628      	mov	r0, r5
 8007c72:	f7fd fc39 	bl	80054e8 <_malloc_r>
 8007c76:	b968      	cbnz	r0, 8007c94 <__smakebuf_r+0x3c>
 8007c78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007c7c:	059a      	lsls	r2, r3, #22
 8007c7e:	d422      	bmi.n	8007cc6 <__smakebuf_r+0x6e>
 8007c80:	f043 0302 	orr.w	r3, r3, #2
 8007c84:	81a3      	strh	r3, [r4, #12]
 8007c86:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007c8a:	6023      	str	r3, [r4, #0]
 8007c8c:	6123      	str	r3, [r4, #16]
 8007c8e:	2301      	movs	r3, #1
 8007c90:	6163      	str	r3, [r4, #20]
 8007c92:	e018      	b.n	8007cc6 <__smakebuf_r+0x6e>
 8007c94:	4b0d      	ldr	r3, [pc, #52]	; (8007ccc <__smakebuf_r+0x74>)
 8007c96:	62ab      	str	r3, [r5, #40]	; 0x28
 8007c98:	89a3      	ldrh	r3, [r4, #12]
 8007c9a:	6020      	str	r0, [r4, #0]
 8007c9c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ca0:	81a3      	strh	r3, [r4, #12]
 8007ca2:	9b00      	ldr	r3, [sp, #0]
 8007ca4:	6120      	str	r0, [r4, #16]
 8007ca6:	6163      	str	r3, [r4, #20]
 8007ca8:	9b01      	ldr	r3, [sp, #4]
 8007caa:	b14b      	cbz	r3, 8007cc0 <__smakebuf_r+0x68>
 8007cac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007cb0:	4628      	mov	r0, r5
 8007cb2:	f000 fd15 	bl	80086e0 <_isatty_r>
 8007cb6:	b118      	cbz	r0, 8007cc0 <__smakebuf_r+0x68>
 8007cb8:	89a3      	ldrh	r3, [r4, #12]
 8007cba:	f043 0301 	orr.w	r3, r3, #1
 8007cbe:	81a3      	strh	r3, [r4, #12]
 8007cc0:	89a0      	ldrh	r0, [r4, #12]
 8007cc2:	4330      	orrs	r0, r6
 8007cc4:	81a0      	strh	r0, [r4, #12]
 8007cc6:	b002      	add	sp, #8
 8007cc8:	bd70      	pop	{r4, r5, r6, pc}
 8007cca:	bf00      	nop
 8007ccc:	08005349 	.word	0x08005349

08007cd0 <malloc>:
 8007cd0:	4b02      	ldr	r3, [pc, #8]	; (8007cdc <malloc+0xc>)
 8007cd2:	4601      	mov	r1, r0
 8007cd4:	6818      	ldr	r0, [r3, #0]
 8007cd6:	f7fd bc07 	b.w	80054e8 <_malloc_r>
 8007cda:	bf00      	nop
 8007cdc:	20000258 	.word	0x20000258

08007ce0 <memchr>:
 8007ce0:	b510      	push	{r4, lr}
 8007ce2:	b2c9      	uxtb	r1, r1
 8007ce4:	4402      	add	r2, r0
 8007ce6:	4290      	cmp	r0, r2
 8007ce8:	4603      	mov	r3, r0
 8007cea:	d005      	beq.n	8007cf8 <memchr+0x18>
 8007cec:	781c      	ldrb	r4, [r3, #0]
 8007cee:	3001      	adds	r0, #1
 8007cf0:	428c      	cmp	r4, r1
 8007cf2:	d1f8      	bne.n	8007ce6 <memchr+0x6>
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	bd10      	pop	{r4, pc}
 8007cf8:	2000      	movs	r0, #0
 8007cfa:	bd10      	pop	{r4, pc}

08007cfc <_Balloc>:
 8007cfc:	b570      	push	{r4, r5, r6, lr}
 8007cfe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007d00:	4604      	mov	r4, r0
 8007d02:	460e      	mov	r6, r1
 8007d04:	b93d      	cbnz	r5, 8007d16 <_Balloc+0x1a>
 8007d06:	2010      	movs	r0, #16
 8007d08:	f7ff ffe2 	bl	8007cd0 <malloc>
 8007d0c:	6260      	str	r0, [r4, #36]	; 0x24
 8007d0e:	6045      	str	r5, [r0, #4]
 8007d10:	6085      	str	r5, [r0, #8]
 8007d12:	6005      	str	r5, [r0, #0]
 8007d14:	60c5      	str	r5, [r0, #12]
 8007d16:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007d18:	68eb      	ldr	r3, [r5, #12]
 8007d1a:	b143      	cbz	r3, 8007d2e <_Balloc+0x32>
 8007d1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d1e:	68db      	ldr	r3, [r3, #12]
 8007d20:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007d24:	b178      	cbz	r0, 8007d46 <_Balloc+0x4a>
 8007d26:	6802      	ldr	r2, [r0, #0]
 8007d28:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007d2c:	e017      	b.n	8007d5e <_Balloc+0x62>
 8007d2e:	2221      	movs	r2, #33	; 0x21
 8007d30:	2104      	movs	r1, #4
 8007d32:	4620      	mov	r0, r4
 8007d34:	f000 fafc 	bl	8008330 <_calloc_r>
 8007d38:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d3a:	60e8      	str	r0, [r5, #12]
 8007d3c:	68db      	ldr	r3, [r3, #12]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d1ec      	bne.n	8007d1c <_Balloc+0x20>
 8007d42:	2000      	movs	r0, #0
 8007d44:	bd70      	pop	{r4, r5, r6, pc}
 8007d46:	2101      	movs	r1, #1
 8007d48:	fa01 f506 	lsl.w	r5, r1, r6
 8007d4c:	1d6a      	adds	r2, r5, #5
 8007d4e:	0092      	lsls	r2, r2, #2
 8007d50:	4620      	mov	r0, r4
 8007d52:	f000 faed 	bl	8008330 <_calloc_r>
 8007d56:	2800      	cmp	r0, #0
 8007d58:	d0f3      	beq.n	8007d42 <_Balloc+0x46>
 8007d5a:	6046      	str	r6, [r0, #4]
 8007d5c:	6085      	str	r5, [r0, #8]
 8007d5e:	2300      	movs	r3, #0
 8007d60:	6103      	str	r3, [r0, #16]
 8007d62:	60c3      	str	r3, [r0, #12]
 8007d64:	bd70      	pop	{r4, r5, r6, pc}

08007d66 <_Bfree>:
 8007d66:	b570      	push	{r4, r5, r6, lr}
 8007d68:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007d6a:	4606      	mov	r6, r0
 8007d6c:	460d      	mov	r5, r1
 8007d6e:	b93c      	cbnz	r4, 8007d80 <_Bfree+0x1a>
 8007d70:	2010      	movs	r0, #16
 8007d72:	f7ff ffad 	bl	8007cd0 <malloc>
 8007d76:	6270      	str	r0, [r6, #36]	; 0x24
 8007d78:	6044      	str	r4, [r0, #4]
 8007d7a:	6084      	str	r4, [r0, #8]
 8007d7c:	6004      	str	r4, [r0, #0]
 8007d7e:	60c4      	str	r4, [r0, #12]
 8007d80:	b13d      	cbz	r5, 8007d92 <_Bfree+0x2c>
 8007d82:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007d84:	686a      	ldr	r2, [r5, #4]
 8007d86:	68db      	ldr	r3, [r3, #12]
 8007d88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d8c:	6029      	str	r1, [r5, #0]
 8007d8e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007d92:	bd70      	pop	{r4, r5, r6, pc}

08007d94 <__multadd>:
 8007d94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d98:	4606      	mov	r6, r0
 8007d9a:	460c      	mov	r4, r1
 8007d9c:	690d      	ldr	r5, [r1, #16]
 8007d9e:	461f      	mov	r7, r3
 8007da0:	f101 0e14 	add.w	lr, r1, #20
 8007da4:	2300      	movs	r3, #0
 8007da6:	f8de 0000 	ldr.w	r0, [lr]
 8007daa:	3301      	adds	r3, #1
 8007dac:	b281      	uxth	r1, r0
 8007dae:	fb02 7101 	mla	r1, r2, r1, r7
 8007db2:	0c00      	lsrs	r0, r0, #16
 8007db4:	0c0f      	lsrs	r7, r1, #16
 8007db6:	fb02 7000 	mla	r0, r2, r0, r7
 8007dba:	b289      	uxth	r1, r1
 8007dbc:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007dc0:	429d      	cmp	r5, r3
 8007dc2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007dc6:	f84e 1b04 	str.w	r1, [lr], #4
 8007dca:	dcec      	bgt.n	8007da6 <__multadd+0x12>
 8007dcc:	b1d7      	cbz	r7, 8007e04 <__multadd+0x70>
 8007dce:	68a3      	ldr	r3, [r4, #8]
 8007dd0:	429d      	cmp	r5, r3
 8007dd2:	db12      	blt.n	8007dfa <__multadd+0x66>
 8007dd4:	6861      	ldr	r1, [r4, #4]
 8007dd6:	4630      	mov	r0, r6
 8007dd8:	3101      	adds	r1, #1
 8007dda:	f7ff ff8f 	bl	8007cfc <_Balloc>
 8007dde:	4680      	mov	r8, r0
 8007de0:	6922      	ldr	r2, [r4, #16]
 8007de2:	f104 010c 	add.w	r1, r4, #12
 8007de6:	3202      	adds	r2, #2
 8007de8:	0092      	lsls	r2, r2, #2
 8007dea:	300c      	adds	r0, #12
 8007dec:	f7fd fa42 	bl	8005274 <memcpy>
 8007df0:	4621      	mov	r1, r4
 8007df2:	4630      	mov	r0, r6
 8007df4:	f7ff ffb7 	bl	8007d66 <_Bfree>
 8007df8:	4644      	mov	r4, r8
 8007dfa:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007dfe:	3501      	adds	r5, #1
 8007e00:	615f      	str	r7, [r3, #20]
 8007e02:	6125      	str	r5, [r4, #16]
 8007e04:	4620      	mov	r0, r4
 8007e06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007e0a <__hi0bits>:
 8007e0a:	0c03      	lsrs	r3, r0, #16
 8007e0c:	041b      	lsls	r3, r3, #16
 8007e0e:	b913      	cbnz	r3, 8007e16 <__hi0bits+0xc>
 8007e10:	0400      	lsls	r0, r0, #16
 8007e12:	2310      	movs	r3, #16
 8007e14:	e000      	b.n	8007e18 <__hi0bits+0xe>
 8007e16:	2300      	movs	r3, #0
 8007e18:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007e1c:	bf04      	itt	eq
 8007e1e:	0200      	lsleq	r0, r0, #8
 8007e20:	3308      	addeq	r3, #8
 8007e22:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007e26:	bf04      	itt	eq
 8007e28:	0100      	lsleq	r0, r0, #4
 8007e2a:	3304      	addeq	r3, #4
 8007e2c:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007e30:	bf04      	itt	eq
 8007e32:	0080      	lsleq	r0, r0, #2
 8007e34:	3302      	addeq	r3, #2
 8007e36:	2800      	cmp	r0, #0
 8007e38:	db03      	blt.n	8007e42 <__hi0bits+0x38>
 8007e3a:	0042      	lsls	r2, r0, #1
 8007e3c:	d503      	bpl.n	8007e46 <__hi0bits+0x3c>
 8007e3e:	1c58      	adds	r0, r3, #1
 8007e40:	4770      	bx	lr
 8007e42:	4618      	mov	r0, r3
 8007e44:	4770      	bx	lr
 8007e46:	2020      	movs	r0, #32
 8007e48:	4770      	bx	lr

08007e4a <__lo0bits>:
 8007e4a:	6803      	ldr	r3, [r0, #0]
 8007e4c:	f013 0207 	ands.w	r2, r3, #7
 8007e50:	d00b      	beq.n	8007e6a <__lo0bits+0x20>
 8007e52:	07d9      	lsls	r1, r3, #31
 8007e54:	d422      	bmi.n	8007e9c <__lo0bits+0x52>
 8007e56:	079a      	lsls	r2, r3, #30
 8007e58:	bf4b      	itete	mi
 8007e5a:	085b      	lsrmi	r3, r3, #1
 8007e5c:	089b      	lsrpl	r3, r3, #2
 8007e5e:	6003      	strmi	r3, [r0, #0]
 8007e60:	6003      	strpl	r3, [r0, #0]
 8007e62:	bf4c      	ite	mi
 8007e64:	2001      	movmi	r0, #1
 8007e66:	2002      	movpl	r0, #2
 8007e68:	4770      	bx	lr
 8007e6a:	b299      	uxth	r1, r3
 8007e6c:	b909      	cbnz	r1, 8007e72 <__lo0bits+0x28>
 8007e6e:	0c1b      	lsrs	r3, r3, #16
 8007e70:	2210      	movs	r2, #16
 8007e72:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007e76:	bf04      	itt	eq
 8007e78:	0a1b      	lsreq	r3, r3, #8
 8007e7a:	3208      	addeq	r2, #8
 8007e7c:	0719      	lsls	r1, r3, #28
 8007e7e:	bf04      	itt	eq
 8007e80:	091b      	lsreq	r3, r3, #4
 8007e82:	3204      	addeq	r2, #4
 8007e84:	0799      	lsls	r1, r3, #30
 8007e86:	bf04      	itt	eq
 8007e88:	089b      	lsreq	r3, r3, #2
 8007e8a:	3202      	addeq	r2, #2
 8007e8c:	07d9      	lsls	r1, r3, #31
 8007e8e:	d402      	bmi.n	8007e96 <__lo0bits+0x4c>
 8007e90:	085b      	lsrs	r3, r3, #1
 8007e92:	d005      	beq.n	8007ea0 <__lo0bits+0x56>
 8007e94:	3201      	adds	r2, #1
 8007e96:	6003      	str	r3, [r0, #0]
 8007e98:	4610      	mov	r0, r2
 8007e9a:	4770      	bx	lr
 8007e9c:	2000      	movs	r0, #0
 8007e9e:	4770      	bx	lr
 8007ea0:	2020      	movs	r0, #32
 8007ea2:	4770      	bx	lr

08007ea4 <__i2b>:
 8007ea4:	b510      	push	{r4, lr}
 8007ea6:	460c      	mov	r4, r1
 8007ea8:	2101      	movs	r1, #1
 8007eaa:	f7ff ff27 	bl	8007cfc <_Balloc>
 8007eae:	2201      	movs	r2, #1
 8007eb0:	6144      	str	r4, [r0, #20]
 8007eb2:	6102      	str	r2, [r0, #16]
 8007eb4:	bd10      	pop	{r4, pc}

08007eb6 <__multiply>:
 8007eb6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007eba:	4614      	mov	r4, r2
 8007ebc:	690a      	ldr	r2, [r1, #16]
 8007ebe:	6923      	ldr	r3, [r4, #16]
 8007ec0:	4688      	mov	r8, r1
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	bfbe      	ittt	lt
 8007ec6:	460b      	movlt	r3, r1
 8007ec8:	46a0      	movlt	r8, r4
 8007eca:	461c      	movlt	r4, r3
 8007ecc:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007ed0:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8007ed4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007ed8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007edc:	eb07 0609 	add.w	r6, r7, r9
 8007ee0:	429e      	cmp	r6, r3
 8007ee2:	bfc8      	it	gt
 8007ee4:	3101      	addgt	r1, #1
 8007ee6:	f7ff ff09 	bl	8007cfc <_Balloc>
 8007eea:	f100 0514 	add.w	r5, r0, #20
 8007eee:	462b      	mov	r3, r5
 8007ef0:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 8007ef4:	2200      	movs	r2, #0
 8007ef6:	4563      	cmp	r3, ip
 8007ef8:	d202      	bcs.n	8007f00 <__multiply+0x4a>
 8007efa:	f843 2b04 	str.w	r2, [r3], #4
 8007efe:	e7fa      	b.n	8007ef6 <__multiply+0x40>
 8007f00:	f104 0214 	add.w	r2, r4, #20
 8007f04:	f108 0114 	add.w	r1, r8, #20
 8007f08:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8007f0c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007f10:	9300      	str	r3, [sp, #0]
 8007f12:	9b00      	ldr	r3, [sp, #0]
 8007f14:	9201      	str	r2, [sp, #4]
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d957      	bls.n	8007fca <__multiply+0x114>
 8007f1a:	f8b2 b000 	ldrh.w	fp, [r2]
 8007f1e:	f1bb 0f00 	cmp.w	fp, #0
 8007f22:	d023      	beq.n	8007f6c <__multiply+0xb6>
 8007f24:	4689      	mov	r9, r1
 8007f26:	46ae      	mov	lr, r5
 8007f28:	f04f 0800 	mov.w	r8, #0
 8007f2c:	f859 4b04 	ldr.w	r4, [r9], #4
 8007f30:	f8be a000 	ldrh.w	sl, [lr]
 8007f34:	b2a3      	uxth	r3, r4
 8007f36:	fb0b a303 	mla	r3, fp, r3, sl
 8007f3a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8007f3e:	f8de 4000 	ldr.w	r4, [lr]
 8007f42:	4443      	add	r3, r8
 8007f44:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007f48:	fb0b 840a 	mla	r4, fp, sl, r8
 8007f4c:	46f2      	mov	sl, lr
 8007f4e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007f52:	b29b      	uxth	r3, r3
 8007f54:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007f58:	454f      	cmp	r7, r9
 8007f5a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8007f5e:	f84a 3b04 	str.w	r3, [sl], #4
 8007f62:	d901      	bls.n	8007f68 <__multiply+0xb2>
 8007f64:	46d6      	mov	lr, sl
 8007f66:	e7e1      	b.n	8007f2c <__multiply+0x76>
 8007f68:	f8ce 8004 	str.w	r8, [lr, #4]
 8007f6c:	9b01      	ldr	r3, [sp, #4]
 8007f6e:	3204      	adds	r2, #4
 8007f70:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8007f74:	f1ba 0f00 	cmp.w	sl, #0
 8007f78:	d021      	beq.n	8007fbe <__multiply+0x108>
 8007f7a:	462c      	mov	r4, r5
 8007f7c:	4689      	mov	r9, r1
 8007f7e:	682b      	ldr	r3, [r5, #0]
 8007f80:	f04f 0800 	mov.w	r8, #0
 8007f84:	f8b9 e000 	ldrh.w	lr, [r9]
 8007f88:	f8b4 b002 	ldrh.w	fp, [r4, #2]
 8007f8c:	b29b      	uxth	r3, r3
 8007f8e:	fb0a be0e 	mla	lr, sl, lr, fp
 8007f92:	46a3      	mov	fp, r4
 8007f94:	44f0      	add	r8, lr
 8007f96:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8007f9a:	f84b 3b04 	str.w	r3, [fp], #4
 8007f9e:	f859 3b04 	ldr.w	r3, [r9], #4
 8007fa2:	f8b4 e004 	ldrh.w	lr, [r4, #4]
 8007fa6:	0c1b      	lsrs	r3, r3, #16
 8007fa8:	fb0a e303 	mla	r3, sl, r3, lr
 8007fac:	454f      	cmp	r7, r9
 8007fae:	eb03 4318 	add.w	r3, r3, r8, lsr #16
 8007fb2:	ea4f 4813 	mov.w	r8, r3, lsr #16
 8007fb6:	d901      	bls.n	8007fbc <__multiply+0x106>
 8007fb8:	465c      	mov	r4, fp
 8007fba:	e7e3      	b.n	8007f84 <__multiply+0xce>
 8007fbc:	6063      	str	r3, [r4, #4]
 8007fbe:	3504      	adds	r5, #4
 8007fc0:	e7a7      	b.n	8007f12 <__multiply+0x5c>
 8007fc2:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 8007fc6:	b913      	cbnz	r3, 8007fce <__multiply+0x118>
 8007fc8:	3e01      	subs	r6, #1
 8007fca:	2e00      	cmp	r6, #0
 8007fcc:	dcf9      	bgt.n	8007fc2 <__multiply+0x10c>
 8007fce:	6106      	str	r6, [r0, #16]
 8007fd0:	b003      	add	sp, #12
 8007fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08007fd8 <__pow5mult>:
 8007fd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007fdc:	4615      	mov	r5, r2
 8007fde:	f012 0203 	ands.w	r2, r2, #3
 8007fe2:	4606      	mov	r6, r0
 8007fe4:	460f      	mov	r7, r1
 8007fe6:	d007      	beq.n	8007ff8 <__pow5mult+0x20>
 8007fe8:	4c21      	ldr	r4, [pc, #132]	; (8008070 <__pow5mult+0x98>)
 8007fea:	3a01      	subs	r2, #1
 8007fec:	2300      	movs	r3, #0
 8007fee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007ff2:	f7ff fecf 	bl	8007d94 <__multadd>
 8007ff6:	4607      	mov	r7, r0
 8007ff8:	10ad      	asrs	r5, r5, #2
 8007ffa:	d036      	beq.n	800806a <__pow5mult+0x92>
 8007ffc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007ffe:	b93c      	cbnz	r4, 8008010 <__pow5mult+0x38>
 8008000:	2010      	movs	r0, #16
 8008002:	f7ff fe65 	bl	8007cd0 <malloc>
 8008006:	6270      	str	r0, [r6, #36]	; 0x24
 8008008:	6044      	str	r4, [r0, #4]
 800800a:	6084      	str	r4, [r0, #8]
 800800c:	6004      	str	r4, [r0, #0]
 800800e:	60c4      	str	r4, [r0, #12]
 8008010:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008014:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008018:	b94c      	cbnz	r4, 800802e <__pow5mult+0x56>
 800801a:	f240 2171 	movw	r1, #625	; 0x271
 800801e:	4630      	mov	r0, r6
 8008020:	f7ff ff40 	bl	8007ea4 <__i2b>
 8008024:	4604      	mov	r4, r0
 8008026:	2300      	movs	r3, #0
 8008028:	f8c8 0008 	str.w	r0, [r8, #8]
 800802c:	6003      	str	r3, [r0, #0]
 800802e:	f04f 0800 	mov.w	r8, #0
 8008032:	07eb      	lsls	r3, r5, #31
 8008034:	d50a      	bpl.n	800804c <__pow5mult+0x74>
 8008036:	4639      	mov	r1, r7
 8008038:	4622      	mov	r2, r4
 800803a:	4630      	mov	r0, r6
 800803c:	f7ff ff3b 	bl	8007eb6 <__multiply>
 8008040:	4681      	mov	r9, r0
 8008042:	4639      	mov	r1, r7
 8008044:	4630      	mov	r0, r6
 8008046:	f7ff fe8e 	bl	8007d66 <_Bfree>
 800804a:	464f      	mov	r7, r9
 800804c:	106d      	asrs	r5, r5, #1
 800804e:	d00c      	beq.n	800806a <__pow5mult+0x92>
 8008050:	6820      	ldr	r0, [r4, #0]
 8008052:	b108      	cbz	r0, 8008058 <__pow5mult+0x80>
 8008054:	4604      	mov	r4, r0
 8008056:	e7ec      	b.n	8008032 <__pow5mult+0x5a>
 8008058:	4622      	mov	r2, r4
 800805a:	4621      	mov	r1, r4
 800805c:	4630      	mov	r0, r6
 800805e:	f7ff ff2a 	bl	8007eb6 <__multiply>
 8008062:	6020      	str	r0, [r4, #0]
 8008064:	f8c0 8000 	str.w	r8, [r0]
 8008068:	e7f4      	b.n	8008054 <__pow5mult+0x7c>
 800806a:	4638      	mov	r0, r7
 800806c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008070:	08008f38 	.word	0x08008f38

08008074 <__lshift>:
 8008074:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008078:	460c      	mov	r4, r1
 800807a:	4607      	mov	r7, r0
 800807c:	4691      	mov	r9, r2
 800807e:	6926      	ldr	r6, [r4, #16]
 8008080:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008084:	4456      	add	r6, sl
 8008086:	6849      	ldr	r1, [r1, #4]
 8008088:	68a3      	ldr	r3, [r4, #8]
 800808a:	1c75      	adds	r5, r6, #1
 800808c:	42ab      	cmp	r3, r5
 800808e:	da02      	bge.n	8008096 <__lshift+0x22>
 8008090:	3101      	adds	r1, #1
 8008092:	005b      	lsls	r3, r3, #1
 8008094:	e7fa      	b.n	800808c <__lshift+0x18>
 8008096:	4638      	mov	r0, r7
 8008098:	f7ff fe30 	bl	8007cfc <_Balloc>
 800809c:	2300      	movs	r3, #0
 800809e:	4680      	mov	r8, r0
 80080a0:	461a      	mov	r2, r3
 80080a2:	f100 0114 	add.w	r1, r0, #20
 80080a6:	4553      	cmp	r3, sl
 80080a8:	da03      	bge.n	80080b2 <__lshift+0x3e>
 80080aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80080ae:	3301      	adds	r3, #1
 80080b0:	e7f9      	b.n	80080a6 <__lshift+0x32>
 80080b2:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 80080b6:	6920      	ldr	r0, [r4, #16]
 80080b8:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80080bc:	f019 091f 	ands.w	r9, r9, #31
 80080c0:	f104 0114 	add.w	r1, r4, #20
 80080c4:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 80080c8:	d014      	beq.n	80080f4 <__lshift+0x80>
 80080ca:	f1c9 0c20 	rsb	ip, r9, #32
 80080ce:	2200      	movs	r2, #0
 80080d0:	6808      	ldr	r0, [r1, #0]
 80080d2:	469a      	mov	sl, r3
 80080d4:	fa00 f009 	lsl.w	r0, r0, r9
 80080d8:	4302      	orrs	r2, r0
 80080da:	f843 2b04 	str.w	r2, [r3], #4
 80080de:	f851 2b04 	ldr.w	r2, [r1], #4
 80080e2:	458e      	cmp	lr, r1
 80080e4:	fa22 f20c 	lsr.w	r2, r2, ip
 80080e8:	d8f2      	bhi.n	80080d0 <__lshift+0x5c>
 80080ea:	f8ca 2004 	str.w	r2, [sl, #4]
 80080ee:	b142      	cbz	r2, 8008102 <__lshift+0x8e>
 80080f0:	1cb5      	adds	r5, r6, #2
 80080f2:	e006      	b.n	8008102 <__lshift+0x8e>
 80080f4:	3b04      	subs	r3, #4
 80080f6:	f851 2b04 	ldr.w	r2, [r1], #4
 80080fa:	458e      	cmp	lr, r1
 80080fc:	f843 2f04 	str.w	r2, [r3, #4]!
 8008100:	d8f9      	bhi.n	80080f6 <__lshift+0x82>
 8008102:	3d01      	subs	r5, #1
 8008104:	4638      	mov	r0, r7
 8008106:	f8c8 5010 	str.w	r5, [r8, #16]
 800810a:	4621      	mov	r1, r4
 800810c:	f7ff fe2b 	bl	8007d66 <_Bfree>
 8008110:	4640      	mov	r0, r8
 8008112:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008116 <__mcmp>:
 8008116:	6903      	ldr	r3, [r0, #16]
 8008118:	690a      	ldr	r2, [r1, #16]
 800811a:	b510      	push	{r4, lr}
 800811c:	1a9b      	subs	r3, r3, r2
 800811e:	d111      	bne.n	8008144 <__mcmp+0x2e>
 8008120:	0092      	lsls	r2, r2, #2
 8008122:	3014      	adds	r0, #20
 8008124:	3114      	adds	r1, #20
 8008126:	1883      	adds	r3, r0, r2
 8008128:	440a      	add	r2, r1
 800812a:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 800812e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8008132:	428c      	cmp	r4, r1
 8008134:	d002      	beq.n	800813c <__mcmp+0x26>
 8008136:	d307      	bcc.n	8008148 <__mcmp+0x32>
 8008138:	2001      	movs	r0, #1
 800813a:	bd10      	pop	{r4, pc}
 800813c:	4298      	cmp	r0, r3
 800813e:	d3f4      	bcc.n	800812a <__mcmp+0x14>
 8008140:	2000      	movs	r0, #0
 8008142:	bd10      	pop	{r4, pc}
 8008144:	4618      	mov	r0, r3
 8008146:	bd10      	pop	{r4, pc}
 8008148:	f04f 30ff 	mov.w	r0, #4294967295
 800814c:	bd10      	pop	{r4, pc}

0800814e <__mdiff>:
 800814e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008152:	460c      	mov	r4, r1
 8008154:	4607      	mov	r7, r0
 8008156:	4611      	mov	r1, r2
 8008158:	4620      	mov	r0, r4
 800815a:	4615      	mov	r5, r2
 800815c:	f7ff ffdb 	bl	8008116 <__mcmp>
 8008160:	1e06      	subs	r6, r0, #0
 8008162:	d108      	bne.n	8008176 <__mdiff+0x28>
 8008164:	4631      	mov	r1, r6
 8008166:	4638      	mov	r0, r7
 8008168:	f7ff fdc8 	bl	8007cfc <_Balloc>
 800816c:	2301      	movs	r3, #1
 800816e:	6103      	str	r3, [r0, #16]
 8008170:	6146      	str	r6, [r0, #20]
 8008172:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008176:	bfbc      	itt	lt
 8008178:	4623      	movlt	r3, r4
 800817a:	462c      	movlt	r4, r5
 800817c:	4638      	mov	r0, r7
 800817e:	6861      	ldr	r1, [r4, #4]
 8008180:	bfba      	itte	lt
 8008182:	461d      	movlt	r5, r3
 8008184:	2601      	movlt	r6, #1
 8008186:	2600      	movge	r6, #0
 8008188:	f7ff fdb8 	bl	8007cfc <_Balloc>
 800818c:	692b      	ldr	r3, [r5, #16]
 800818e:	60c6      	str	r6, [r0, #12]
 8008190:	6926      	ldr	r6, [r4, #16]
 8008192:	f105 0914 	add.w	r9, r5, #20
 8008196:	f104 0114 	add.w	r1, r4, #20
 800819a:	eb01 0786 	add.w	r7, r1, r6, lsl #2
 800819e:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80081a2:	f100 0514 	add.w	r5, r0, #20
 80081a6:	f04f 0c00 	mov.w	ip, #0
 80081aa:	f851 2b04 	ldr.w	r2, [r1], #4
 80081ae:	f859 4b04 	ldr.w	r4, [r9], #4
 80081b2:	b293      	uxth	r3, r2
 80081b4:	449c      	add	ip, r3
 80081b6:	b2a3      	uxth	r3, r4
 80081b8:	0c24      	lsrs	r4, r4, #16
 80081ba:	ebc3 030c 	rsb	r3, r3, ip
 80081be:	ebc4 4212 	rsb	r2, r4, r2, lsr #16
 80081c2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80081c6:	b29b      	uxth	r3, r3
 80081c8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80081cc:	45c8      	cmp	r8, r9
 80081ce:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 80081d2:	468e      	mov	lr, r1
 80081d4:	f845 2b04 	str.w	r2, [r5], #4
 80081d8:	d8e7      	bhi.n	80081aa <__mdiff+0x5c>
 80081da:	45be      	cmp	lr, r7
 80081dc:	d20e      	bcs.n	80081fc <__mdiff+0xae>
 80081de:	f85e 1b04 	ldr.w	r1, [lr], #4
 80081e2:	b28a      	uxth	r2, r1
 80081e4:	4462      	add	r2, ip
 80081e6:	1413      	asrs	r3, r2, #16
 80081e8:	eb03 4311 	add.w	r3, r3, r1, lsr #16
 80081ec:	b292      	uxth	r2, r2
 80081ee:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80081f2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80081f6:	f845 2b04 	str.w	r2, [r5], #4
 80081fa:	e7ee      	b.n	80081da <__mdiff+0x8c>
 80081fc:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8008200:	b90b      	cbnz	r3, 8008206 <__mdiff+0xb8>
 8008202:	3e01      	subs	r6, #1
 8008204:	e7fa      	b.n	80081fc <__mdiff+0xae>
 8008206:	6106      	str	r6, [r0, #16]
 8008208:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800820c <__d2b>:
 800820c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008210:	461c      	mov	r4, r3
 8008212:	2101      	movs	r1, #1
 8008214:	4690      	mov	r8, r2
 8008216:	9e08      	ldr	r6, [sp, #32]
 8008218:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800821a:	f7ff fd6f 	bl	8007cfc <_Balloc>
 800821e:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8008222:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8008226:	4607      	mov	r7, r0
 8008228:	b10c      	cbz	r4, 800822e <__d2b+0x22>
 800822a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800822e:	9201      	str	r2, [sp, #4]
 8008230:	f1b8 0f00 	cmp.w	r8, #0
 8008234:	d019      	beq.n	800826a <__d2b+0x5e>
 8008236:	a802      	add	r0, sp, #8
 8008238:	f840 8d08 	str.w	r8, [r0, #-8]!
 800823c:	f7ff fe05 	bl	8007e4a <__lo0bits>
 8008240:	9b00      	ldr	r3, [sp, #0]
 8008242:	b148      	cbz	r0, 8008258 <__d2b+0x4c>
 8008244:	9a01      	ldr	r2, [sp, #4]
 8008246:	f1c0 0120 	rsb	r1, r0, #32
 800824a:	fa02 f101 	lsl.w	r1, r2, r1
 800824e:	430b      	orrs	r3, r1
 8008250:	40c2      	lsrs	r2, r0
 8008252:	617b      	str	r3, [r7, #20]
 8008254:	9201      	str	r2, [sp, #4]
 8008256:	e000      	b.n	800825a <__d2b+0x4e>
 8008258:	617b      	str	r3, [r7, #20]
 800825a:	9b01      	ldr	r3, [sp, #4]
 800825c:	2b00      	cmp	r3, #0
 800825e:	bf14      	ite	ne
 8008260:	2102      	movne	r1, #2
 8008262:	2101      	moveq	r1, #1
 8008264:	61bb      	str	r3, [r7, #24]
 8008266:	6139      	str	r1, [r7, #16]
 8008268:	e007      	b.n	800827a <__d2b+0x6e>
 800826a:	a801      	add	r0, sp, #4
 800826c:	f7ff fded 	bl	8007e4a <__lo0bits>
 8008270:	9b01      	ldr	r3, [sp, #4]
 8008272:	2101      	movs	r1, #1
 8008274:	617b      	str	r3, [r7, #20]
 8008276:	6139      	str	r1, [r7, #16]
 8008278:	3020      	adds	r0, #32
 800827a:	b134      	cbz	r4, 800828a <__d2b+0x7e>
 800827c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008280:	4404      	add	r4, r0
 8008282:	6034      	str	r4, [r6, #0]
 8008284:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008288:	e009      	b.n	800829e <__d2b+0x92>
 800828a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800828e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008292:	6030      	str	r0, [r6, #0]
 8008294:	6918      	ldr	r0, [r3, #16]
 8008296:	f7ff fdb8 	bl	8007e0a <__hi0bits>
 800829a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800829e:	6028      	str	r0, [r5, #0]
 80082a0:	4638      	mov	r0, r7
 80082a2:	b002      	add	sp, #8
 80082a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080082a8 <_read_r>:
 80082a8:	b538      	push	{r3, r4, r5, lr}
 80082aa:	4c07      	ldr	r4, [pc, #28]	; (80082c8 <_read_r+0x20>)
 80082ac:	4605      	mov	r5, r0
 80082ae:	4608      	mov	r0, r1
 80082b0:	4611      	mov	r1, r2
 80082b2:	2200      	movs	r2, #0
 80082b4:	6022      	str	r2, [r4, #0]
 80082b6:	461a      	mov	r2, r3
 80082b8:	f7fc f9e8 	bl	800468c <_read>
 80082bc:	1c43      	adds	r3, r0, #1
 80082be:	d102      	bne.n	80082c6 <_read_r+0x1e>
 80082c0:	6823      	ldr	r3, [r4, #0]
 80082c2:	b103      	cbz	r3, 80082c6 <_read_r+0x1e>
 80082c4:	602b      	str	r3, [r5, #0]
 80082c6:	bd38      	pop	{r3, r4, r5, pc}
 80082c8:	20003c4c 	.word	0x20003c4c

080082cc <__sprint_r>:
 80082cc:	6893      	ldr	r3, [r2, #8]
 80082ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082d2:	4680      	mov	r8, r0
 80082d4:	460f      	mov	r7, r1
 80082d6:	4614      	mov	r4, r2
 80082d8:	b91b      	cbnz	r3, 80082e2 <__sprint_r+0x16>
 80082da:	6053      	str	r3, [r2, #4]
 80082dc:	4618      	mov	r0, r3
 80082de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082e2:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80082e4:	049d      	lsls	r5, r3, #18
 80082e6:	d51c      	bpl.n	8008322 <__sprint_r+0x56>
 80082e8:	6815      	ldr	r5, [r2, #0]
 80082ea:	68a0      	ldr	r0, [r4, #8]
 80082ec:	3508      	adds	r5, #8
 80082ee:	b1d0      	cbz	r0, 8008326 <__sprint_r+0x5a>
 80082f0:	f855 6c04 	ldr.w	r6, [r5, #-4]
 80082f4:	f855 ac08 	ldr.w	sl, [r5, #-8]
 80082f8:	08b6      	lsrs	r6, r6, #2
 80082fa:	f04f 0900 	mov.w	r9, #0
 80082fe:	454e      	cmp	r6, r9
 8008300:	dd0a      	ble.n	8008318 <__sprint_r+0x4c>
 8008302:	463a      	mov	r2, r7
 8008304:	f85a 1029 	ldr.w	r1, [sl, r9, lsl #2]
 8008308:	4640      	mov	r0, r8
 800830a:	f000 f87d 	bl	8008408 <_fputwc_r>
 800830e:	1c43      	adds	r3, r0, #1
 8008310:	d009      	beq.n	8008326 <__sprint_r+0x5a>
 8008312:	f109 0901 	add.w	r9, r9, #1
 8008316:	e7f2      	b.n	80082fe <__sprint_r+0x32>
 8008318:	68a3      	ldr	r3, [r4, #8]
 800831a:	eba3 0686 	sub.w	r6, r3, r6, lsl #2
 800831e:	60a6      	str	r6, [r4, #8]
 8008320:	e7e3      	b.n	80082ea <__sprint_r+0x1e>
 8008322:	f000 f893 	bl	800844c <__sfvwrite_r>
 8008326:	2300      	movs	r3, #0
 8008328:	60a3      	str	r3, [r4, #8]
 800832a:	6063      	str	r3, [r4, #4]
 800832c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008330 <_calloc_r>:
 8008330:	b510      	push	{r4, lr}
 8008332:	4351      	muls	r1, r2
 8008334:	f7fd f8d8 	bl	80054e8 <_malloc_r>
 8008338:	4604      	mov	r4, r0
 800833a:	b320      	cbz	r0, 8008386 <_calloc_r+0x56>
 800833c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008340:	f022 0203 	bic.w	r2, r2, #3
 8008344:	3a04      	subs	r2, #4
 8008346:	2a24      	cmp	r2, #36	; 0x24
 8008348:	d81a      	bhi.n	8008380 <_calloc_r+0x50>
 800834a:	2a13      	cmp	r2, #19
 800834c:	d912      	bls.n	8008374 <_calloc_r+0x44>
 800834e:	2100      	movs	r1, #0
 8008350:	2a1b      	cmp	r2, #27
 8008352:	6001      	str	r1, [r0, #0]
 8008354:	6041      	str	r1, [r0, #4]
 8008356:	d802      	bhi.n	800835e <_calloc_r+0x2e>
 8008358:	f100 0308 	add.w	r3, r0, #8
 800835c:	e00b      	b.n	8008376 <_calloc_r+0x46>
 800835e:	2a24      	cmp	r2, #36	; 0x24
 8008360:	6081      	str	r1, [r0, #8]
 8008362:	60c1      	str	r1, [r0, #12]
 8008364:	bf11      	iteee	ne
 8008366:	f100 0310 	addne.w	r3, r0, #16
 800836a:	6101      	streq	r1, [r0, #16]
 800836c:	f100 0318 	addeq.w	r3, r0, #24
 8008370:	6141      	streq	r1, [r0, #20]
 8008372:	e000      	b.n	8008376 <_calloc_r+0x46>
 8008374:	4603      	mov	r3, r0
 8008376:	2200      	movs	r2, #0
 8008378:	601a      	str	r2, [r3, #0]
 800837a:	605a      	str	r2, [r3, #4]
 800837c:	609a      	str	r2, [r3, #8]
 800837e:	e002      	b.n	8008386 <_calloc_r+0x56>
 8008380:	2100      	movs	r1, #0
 8008382:	f7fc ff9d 	bl	80052c0 <memset>
 8008386:	4620      	mov	r0, r4
 8008388:	bd10      	pop	{r4, pc}

0800838a <__fputwc>:
 800838a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800838e:	4680      	mov	r8, r0
 8008390:	460e      	mov	r6, r1
 8008392:	4614      	mov	r4, r2
 8008394:	f7ff fc18 	bl	8007bc8 <__locale_mb_cur_max>
 8008398:	2801      	cmp	r0, #1
 800839a:	d106      	bne.n	80083aa <__fputwc+0x20>
 800839c:	1e73      	subs	r3, r6, #1
 800839e:	2bfe      	cmp	r3, #254	; 0xfe
 80083a0:	d803      	bhi.n	80083aa <__fputwc+0x20>
 80083a2:	f88d 6004 	strb.w	r6, [sp, #4]
 80083a6:	4605      	mov	r5, r0
 80083a8:	e00e      	b.n	80083c8 <__fputwc+0x3e>
 80083aa:	4632      	mov	r2, r6
 80083ac:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 80083b0:	a901      	add	r1, sp, #4
 80083b2:	4640      	mov	r0, r8
 80083b4:	f000 fbae 	bl	8008b14 <_wcrtomb_r>
 80083b8:	1c42      	adds	r2, r0, #1
 80083ba:	4605      	mov	r5, r0
 80083bc:	d104      	bne.n	80083c8 <__fputwc+0x3e>
 80083be:	89a3      	ldrh	r3, [r4, #12]
 80083c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80083c4:	81a3      	strh	r3, [r4, #12]
 80083c6:	e01c      	b.n	8008402 <__fputwc+0x78>
 80083c8:	2700      	movs	r7, #0
 80083ca:	42af      	cmp	r7, r5
 80083cc:	d018      	beq.n	8008400 <__fputwc+0x76>
 80083ce:	ab01      	add	r3, sp, #4
 80083d0:	5cf9      	ldrb	r1, [r7, r3]
 80083d2:	68a3      	ldr	r3, [r4, #8]
 80083d4:	3b01      	subs	r3, #1
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	60a3      	str	r3, [r4, #8]
 80083da:	da04      	bge.n	80083e6 <__fputwc+0x5c>
 80083dc:	69a2      	ldr	r2, [r4, #24]
 80083de:	4293      	cmp	r3, r2
 80083e0:	db06      	blt.n	80083f0 <__fputwc+0x66>
 80083e2:	290a      	cmp	r1, #10
 80083e4:	d004      	beq.n	80083f0 <__fputwc+0x66>
 80083e6:	6823      	ldr	r3, [r4, #0]
 80083e8:	1c5a      	adds	r2, r3, #1
 80083ea:	6022      	str	r2, [r4, #0]
 80083ec:	7019      	strb	r1, [r3, #0]
 80083ee:	e005      	b.n	80083fc <__fputwc+0x72>
 80083f0:	4622      	mov	r2, r4
 80083f2:	4640      	mov	r0, r8
 80083f4:	f000 fb30 	bl	8008a58 <__swbuf_r>
 80083f8:	1c43      	adds	r3, r0, #1
 80083fa:	d002      	beq.n	8008402 <__fputwc+0x78>
 80083fc:	3701      	adds	r7, #1
 80083fe:	e7e4      	b.n	80083ca <__fputwc+0x40>
 8008400:	4630      	mov	r0, r6
 8008402:	b002      	add	sp, #8
 8008404:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008408 <_fputwc_r>:
 8008408:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 800840c:	b410      	push	{r4}
 800840e:	049c      	lsls	r4, r3, #18
 8008410:	d406      	bmi.n	8008420 <_fputwc_r+0x18>
 8008412:	6e54      	ldr	r4, [r2, #100]	; 0x64
 8008414:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008418:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
 800841c:	8193      	strh	r3, [r2, #12]
 800841e:	6654      	str	r4, [r2, #100]	; 0x64
 8008420:	bc10      	pop	{r4}
 8008422:	f7ff bfb2 	b.w	800838a <__fputwc>
	...

08008428 <_fstat_r>:
 8008428:	b538      	push	{r3, r4, r5, lr}
 800842a:	4c07      	ldr	r4, [pc, #28]	; (8008448 <_fstat_r+0x20>)
 800842c:	2300      	movs	r3, #0
 800842e:	4605      	mov	r5, r0
 8008430:	4608      	mov	r0, r1
 8008432:	4611      	mov	r1, r2
 8008434:	6023      	str	r3, [r4, #0]
 8008436:	f7fc f920 	bl	800467a <_fstat>
 800843a:	1c43      	adds	r3, r0, #1
 800843c:	d102      	bne.n	8008444 <_fstat_r+0x1c>
 800843e:	6823      	ldr	r3, [r4, #0]
 8008440:	b103      	cbz	r3, 8008444 <_fstat_r+0x1c>
 8008442:	602b      	str	r3, [r5, #0]
 8008444:	bd38      	pop	{r3, r4, r5, pc}
 8008446:	bf00      	nop
 8008448:	20003c4c 	.word	0x20003c4c

0800844c <__sfvwrite_r>:
 800844c:	6893      	ldr	r3, [r2, #8]
 800844e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008452:	4606      	mov	r6, r0
 8008454:	460c      	mov	r4, r1
 8008456:	4690      	mov	r8, r2
 8008458:	b90b      	cbnz	r3, 800845e <__sfvwrite_r+0x12>
 800845a:	2000      	movs	r0, #0
 800845c:	e13b      	b.n	80086d6 <__sfvwrite_r+0x28a>
 800845e:	898b      	ldrh	r3, [r1, #12]
 8008460:	0718      	lsls	r0, r3, #28
 8008462:	d50f      	bpl.n	8008484 <__sfvwrite_r+0x38>
 8008464:	690b      	ldr	r3, [r1, #16]
 8008466:	b16b      	cbz	r3, 8008484 <__sfvwrite_r+0x38>
 8008468:	f8b4 900c 	ldrh.w	r9, [r4, #12]
 800846c:	f8d8 b000 	ldr.w	fp, [r8]
 8008470:	f009 0502 	and.w	r5, r9, #2
 8008474:	b2ad      	uxth	r5, r5
 8008476:	b355      	cbz	r5, 80084ce <__sfvwrite_r+0x82>
 8008478:	f04f 0900 	mov.w	r9, #0
 800847c:	464f      	mov	r7, r9
 800847e:	f8df a25c 	ldr.w	sl, [pc, #604]	; 80086dc <__sfvwrite_r+0x290>
 8008482:	e01b      	b.n	80084bc <__sfvwrite_r+0x70>
 8008484:	4621      	mov	r1, r4
 8008486:	4630      	mov	r0, r6
 8008488:	f7fe fad6 	bl	8006a38 <__swsetup_r>
 800848c:	2800      	cmp	r0, #0
 800848e:	d0eb      	beq.n	8008468 <__sfvwrite_r+0x1c>
 8008490:	e11f      	b.n	80086d2 <__sfvwrite_r+0x286>
 8008492:	4557      	cmp	r7, sl
 8008494:	463b      	mov	r3, r7
 8008496:	464a      	mov	r2, r9
 8008498:	bf28      	it	cs
 800849a:	4653      	movcs	r3, sl
 800849c:	6a21      	ldr	r1, [r4, #32]
 800849e:	4630      	mov	r0, r6
 80084a0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80084a2:	47a8      	blx	r5
 80084a4:	2800      	cmp	r0, #0
 80084a6:	f340 8110 	ble.w	80086ca <__sfvwrite_r+0x27e>
 80084aa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80084ae:	4481      	add	r9, r0
 80084b0:	1a3f      	subs	r7, r7, r0
 80084b2:	1a18      	subs	r0, r3, r0
 80084b4:	f8c8 0008 	str.w	r0, [r8, #8]
 80084b8:	2800      	cmp	r0, #0
 80084ba:	d0ce      	beq.n	800845a <__sfvwrite_r+0xe>
 80084bc:	2f00      	cmp	r7, #0
 80084be:	d1e8      	bne.n	8008492 <__sfvwrite_r+0x46>
 80084c0:	f8db 9000 	ldr.w	r9, [fp]
 80084c4:	f8db 7004 	ldr.w	r7, [fp, #4]
 80084c8:	f10b 0b08 	add.w	fp, fp, #8
 80084cc:	e7f6      	b.n	80084bc <__sfvwrite_r+0x70>
 80084ce:	f019 0901 	ands.w	r9, r9, #1
 80084d2:	d003      	beq.n	80084dc <__sfvwrite_r+0x90>
 80084d4:	9500      	str	r5, [sp, #0]
 80084d6:	46a9      	mov	r9, r5
 80084d8:	46aa      	mov	sl, r5
 80084da:	e0bd      	b.n	8008658 <__sfvwrite_r+0x20c>
 80084dc:	464f      	mov	r7, r9
 80084de:	b937      	cbnz	r7, 80084ee <__sfvwrite_r+0xa2>
 80084e0:	f8db 9000 	ldr.w	r9, [fp]
 80084e4:	f8db 7004 	ldr.w	r7, [fp, #4]
 80084e8:	f10b 0b08 	add.w	fp, fp, #8
 80084ec:	e7f7      	b.n	80084de <__sfvwrite_r+0x92>
 80084ee:	89a2      	ldrh	r2, [r4, #12]
 80084f0:	68a5      	ldr	r5, [r4, #8]
 80084f2:	0591      	lsls	r1, r2, #22
 80084f4:	d552      	bpl.n	800859c <__sfvwrite_r+0x150>
 80084f6:	42af      	cmp	r7, r5
 80084f8:	d342      	bcc.n	8008580 <__sfvwrite_r+0x134>
 80084fa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80084fe:	d03d      	beq.n	800857c <__sfvwrite_r+0x130>
 8008500:	6921      	ldr	r1, [r4, #16]
 8008502:	6823      	ldr	r3, [r4, #0]
 8008504:	2002      	movs	r0, #2
 8008506:	1a5b      	subs	r3, r3, r1
 8008508:	9300      	str	r3, [sp, #0]
 800850a:	6963      	ldr	r3, [r4, #20]
 800850c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8008510:	fb93 faf0 	sdiv	sl, r3, r0
 8008514:	9b00      	ldr	r3, [sp, #0]
 8008516:	3301      	adds	r3, #1
 8008518:	443b      	add	r3, r7
 800851a:	459a      	cmp	sl, r3
 800851c:	bf38      	it	cc
 800851e:	469a      	movcc	sl, r3
 8008520:	0553      	lsls	r3, r2, #21
 8008522:	d510      	bpl.n	8008546 <__sfvwrite_r+0xfa>
 8008524:	4651      	mov	r1, sl
 8008526:	4630      	mov	r0, r6
 8008528:	f7fc ffde 	bl	80054e8 <_malloc_r>
 800852c:	4605      	mov	r5, r0
 800852e:	b1c0      	cbz	r0, 8008562 <__sfvwrite_r+0x116>
 8008530:	9a00      	ldr	r2, [sp, #0]
 8008532:	6921      	ldr	r1, [r4, #16]
 8008534:	f7fc fe9e 	bl	8005274 <memcpy>
 8008538:	89a3      	ldrh	r3, [r4, #12]
 800853a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800853e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008542:	81a3      	strh	r3, [r4, #12]
 8008544:	e010      	b.n	8008568 <__sfvwrite_r+0x11c>
 8008546:	4652      	mov	r2, sl
 8008548:	4630      	mov	r0, r6
 800854a:	f000 f8d9 	bl	8008700 <_realloc_r>
 800854e:	4605      	mov	r5, r0
 8008550:	b950      	cbnz	r0, 8008568 <__sfvwrite_r+0x11c>
 8008552:	6921      	ldr	r1, [r4, #16]
 8008554:	4630      	mov	r0, r6
 8008556:	f7ff fa75 	bl	8007a44 <_free_r>
 800855a:	89a3      	ldrh	r3, [r4, #12]
 800855c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008560:	81a3      	strh	r3, [r4, #12]
 8008562:	230c      	movs	r3, #12
 8008564:	6033      	str	r3, [r6, #0]
 8008566:	e0b0      	b.n	80086ca <__sfvwrite_r+0x27e>
 8008568:	9b00      	ldr	r3, [sp, #0]
 800856a:	6125      	str	r5, [r4, #16]
 800856c:	441d      	add	r5, r3
 800856e:	6025      	str	r5, [r4, #0]
 8008570:	463d      	mov	r5, r7
 8008572:	ebc3 030a 	rsb	r3, r3, sl
 8008576:	f8c4 a014 	str.w	sl, [r4, #20]
 800857a:	60a3      	str	r3, [r4, #8]
 800857c:	42af      	cmp	r7, r5
 800857e:	d200      	bcs.n	8008582 <__sfvwrite_r+0x136>
 8008580:	463d      	mov	r5, r7
 8008582:	462a      	mov	r2, r5
 8008584:	4649      	mov	r1, r9
 8008586:	6820      	ldr	r0, [r4, #0]
 8008588:	f7fc fe7f 	bl	800528a <memmove>
 800858c:	68a3      	ldr	r3, [r4, #8]
 800858e:	1b5b      	subs	r3, r3, r5
 8008590:	60a3      	str	r3, [r4, #8]
 8008592:	6823      	ldr	r3, [r4, #0]
 8008594:	441d      	add	r5, r3
 8008596:	6025      	str	r5, [r4, #0]
 8008598:	463d      	mov	r5, r7
 800859a:	e029      	b.n	80085f0 <__sfvwrite_r+0x1a4>
 800859c:	6820      	ldr	r0, [r4, #0]
 800859e:	6923      	ldr	r3, [r4, #16]
 80085a0:	4298      	cmp	r0, r3
 80085a2:	d802      	bhi.n	80085aa <__sfvwrite_r+0x15e>
 80085a4:	6962      	ldr	r2, [r4, #20]
 80085a6:	4297      	cmp	r7, r2
 80085a8:	d213      	bcs.n	80085d2 <__sfvwrite_r+0x186>
 80085aa:	42bd      	cmp	r5, r7
 80085ac:	bf28      	it	cs
 80085ae:	463d      	movcs	r5, r7
 80085b0:	4649      	mov	r1, r9
 80085b2:	462a      	mov	r2, r5
 80085b4:	f7fc fe69 	bl	800528a <memmove>
 80085b8:	68a3      	ldr	r3, [r4, #8]
 80085ba:	6822      	ldr	r2, [r4, #0]
 80085bc:	1b5b      	subs	r3, r3, r5
 80085be:	442a      	add	r2, r5
 80085c0:	60a3      	str	r3, [r4, #8]
 80085c2:	6022      	str	r2, [r4, #0]
 80085c4:	b9a3      	cbnz	r3, 80085f0 <__sfvwrite_r+0x1a4>
 80085c6:	4621      	mov	r1, r4
 80085c8:	4630      	mov	r0, r6
 80085ca:	f7ff f9bb 	bl	8007944 <_fflush_r>
 80085ce:	b178      	cbz	r0, 80085f0 <__sfvwrite_r+0x1a4>
 80085d0:	e07b      	b.n	80086ca <__sfvwrite_r+0x27e>
 80085d2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80085d6:	42bb      	cmp	r3, r7
 80085d8:	bf28      	it	cs
 80085da:	463b      	movcs	r3, r7
 80085dc:	fb93 f3f2 	sdiv	r3, r3, r2
 80085e0:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80085e2:	4353      	muls	r3, r2
 80085e4:	6a21      	ldr	r1, [r4, #32]
 80085e6:	464a      	mov	r2, r9
 80085e8:	4630      	mov	r0, r6
 80085ea:	47a8      	blx	r5
 80085ec:	1e05      	subs	r5, r0, #0
 80085ee:	dd6c      	ble.n	80086ca <__sfvwrite_r+0x27e>
 80085f0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80085f4:	44a9      	add	r9, r5
 80085f6:	1b7f      	subs	r7, r7, r5
 80085f8:	1b5d      	subs	r5, r3, r5
 80085fa:	f8c8 5008 	str.w	r5, [r8, #8]
 80085fe:	2d00      	cmp	r5, #0
 8008600:	f47f af6d 	bne.w	80084de <__sfvwrite_r+0x92>
 8008604:	e729      	b.n	800845a <__sfvwrite_r+0xe>
 8008606:	9b00      	ldr	r3, [sp, #0]
 8008608:	b383      	cbz	r3, 800866c <__sfvwrite_r+0x220>
 800860a:	6820      	ldr	r0, [r4, #0]
 800860c:	6921      	ldr	r1, [r4, #16]
 800860e:	4555      	cmp	r5, sl
 8008610:	462b      	mov	r3, r5
 8008612:	bf28      	it	cs
 8008614:	4653      	movcs	r3, sl
 8008616:	4288      	cmp	r0, r1
 8008618:	6962      	ldr	r2, [r4, #20]
 800861a:	d936      	bls.n	800868a <__sfvwrite_r+0x23e>
 800861c:	68a7      	ldr	r7, [r4, #8]
 800861e:	4417      	add	r7, r2
 8008620:	42bb      	cmp	r3, r7
 8008622:	dd32      	ble.n	800868a <__sfvwrite_r+0x23e>
 8008624:	4649      	mov	r1, r9
 8008626:	463a      	mov	r2, r7
 8008628:	f7fc fe2f 	bl	800528a <memmove>
 800862c:	6823      	ldr	r3, [r4, #0]
 800862e:	4621      	mov	r1, r4
 8008630:	443b      	add	r3, r7
 8008632:	6023      	str	r3, [r4, #0]
 8008634:	4630      	mov	r0, r6
 8008636:	f7ff f985 	bl	8007944 <_fflush_r>
 800863a:	2800      	cmp	r0, #0
 800863c:	d145      	bne.n	80086ca <__sfvwrite_r+0x27e>
 800863e:	1bed      	subs	r5, r5, r7
 8008640:	d03c      	beq.n	80086bc <__sfvwrite_r+0x270>
 8008642:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008646:	44b9      	add	r9, r7
 8008648:	ebc7 0a0a 	rsb	sl, r7, sl
 800864c:	1bdf      	subs	r7, r3, r7
 800864e:	f8c8 7008 	str.w	r7, [r8, #8]
 8008652:	2f00      	cmp	r7, #0
 8008654:	f43f af01 	beq.w	800845a <__sfvwrite_r+0xe>
 8008658:	f1ba 0f00 	cmp.w	sl, #0
 800865c:	d1d3      	bne.n	8008606 <__sfvwrite_r+0x1ba>
 800865e:	e89b 0600 	ldmia.w	fp, {r9, sl}
 8008662:	2300      	movs	r3, #0
 8008664:	f10b 0b08 	add.w	fp, fp, #8
 8008668:	9300      	str	r3, [sp, #0]
 800866a:	e7f5      	b.n	8008658 <__sfvwrite_r+0x20c>
 800866c:	4652      	mov	r2, sl
 800866e:	210a      	movs	r1, #10
 8008670:	4648      	mov	r0, r9
 8008672:	f7ff fb35 	bl	8007ce0 <memchr>
 8008676:	b118      	cbz	r0, 8008680 <__sfvwrite_r+0x234>
 8008678:	3001      	adds	r0, #1
 800867a:	ebc9 0500 	rsb	r5, r9, r0
 800867e:	e001      	b.n	8008684 <__sfvwrite_r+0x238>
 8008680:	f10a 0501 	add.w	r5, sl, #1
 8008684:	2301      	movs	r3, #1
 8008686:	9300      	str	r3, [sp, #0]
 8008688:	e7bf      	b.n	800860a <__sfvwrite_r+0x1be>
 800868a:	4293      	cmp	r3, r2
 800868c:	db08      	blt.n	80086a0 <__sfvwrite_r+0x254>
 800868e:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8008690:	4613      	mov	r3, r2
 8008692:	6a21      	ldr	r1, [r4, #32]
 8008694:	464a      	mov	r2, r9
 8008696:	4630      	mov	r0, r6
 8008698:	47b8      	blx	r7
 800869a:	1e07      	subs	r7, r0, #0
 800869c:	dccf      	bgt.n	800863e <__sfvwrite_r+0x1f2>
 800869e:	e014      	b.n	80086ca <__sfvwrite_r+0x27e>
 80086a0:	461a      	mov	r2, r3
 80086a2:	4649      	mov	r1, r9
 80086a4:	9301      	str	r3, [sp, #4]
 80086a6:	f7fc fdf0 	bl	800528a <memmove>
 80086aa:	9b01      	ldr	r3, [sp, #4]
 80086ac:	68a2      	ldr	r2, [r4, #8]
 80086ae:	461f      	mov	r7, r3
 80086b0:	1ad2      	subs	r2, r2, r3
 80086b2:	60a2      	str	r2, [r4, #8]
 80086b4:	6822      	ldr	r2, [r4, #0]
 80086b6:	441a      	add	r2, r3
 80086b8:	6022      	str	r2, [r4, #0]
 80086ba:	e7c0      	b.n	800863e <__sfvwrite_r+0x1f2>
 80086bc:	4621      	mov	r1, r4
 80086be:	4630      	mov	r0, r6
 80086c0:	f7ff f940 	bl	8007944 <_fflush_r>
 80086c4:	b908      	cbnz	r0, 80086ca <__sfvwrite_r+0x27e>
 80086c6:	9500      	str	r5, [sp, #0]
 80086c8:	e7bb      	b.n	8008642 <__sfvwrite_r+0x1f6>
 80086ca:	89a3      	ldrh	r3, [r4, #12]
 80086cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80086d0:	81a3      	strh	r3, [r4, #12]
 80086d2:	f04f 30ff 	mov.w	r0, #4294967295
 80086d6:	b003      	add	sp, #12
 80086d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086dc:	7ffffc00 	.word	0x7ffffc00

080086e0 <_isatty_r>:
 80086e0:	b538      	push	{r3, r4, r5, lr}
 80086e2:	4c06      	ldr	r4, [pc, #24]	; (80086fc <_isatty_r+0x1c>)
 80086e4:	2300      	movs	r3, #0
 80086e6:	4605      	mov	r5, r0
 80086e8:	4608      	mov	r0, r1
 80086ea:	6023      	str	r3, [r4, #0]
 80086ec:	f7fb ffca 	bl	8004684 <_isatty>
 80086f0:	1c43      	adds	r3, r0, #1
 80086f2:	d102      	bne.n	80086fa <_isatty_r+0x1a>
 80086f4:	6823      	ldr	r3, [r4, #0]
 80086f6:	b103      	cbz	r3, 80086fa <_isatty_r+0x1a>
 80086f8:	602b      	str	r3, [r5, #0]
 80086fa:	bd38      	pop	{r3, r4, r5, pc}
 80086fc:	20003c4c 	.word	0x20003c4c

08008700 <_realloc_r>:
 8008700:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008704:	4681      	mov	r9, r0
 8008706:	460c      	mov	r4, r1
 8008708:	b929      	cbnz	r1, 8008716 <_realloc_r+0x16>
 800870a:	4611      	mov	r1, r2
 800870c:	b003      	add	sp, #12
 800870e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008712:	f7fc bee9 	b.w	80054e8 <_malloc_r>
 8008716:	9201      	str	r2, [sp, #4]
 8008718:	f7fd f902 	bl	8005920 <__malloc_lock>
 800871c:	9a01      	ldr	r2, [sp, #4]
 800871e:	f854 ec04 	ldr.w	lr, [r4, #-4]
 8008722:	f102 080b 	add.w	r8, r2, #11
 8008726:	f1b8 0f16 	cmp.w	r8, #22
 800872a:	f1a4 0b08 	sub.w	fp, r4, #8
 800872e:	f02e 0503 	bic.w	r5, lr, #3
 8008732:	d903      	bls.n	800873c <_realloc_r+0x3c>
 8008734:	f038 0807 	bics.w	r8, r8, #7
 8008738:	d502      	bpl.n	8008740 <_realloc_r+0x40>
 800873a:	e003      	b.n	8008744 <_realloc_r+0x44>
 800873c:	f04f 0810 	mov.w	r8, #16
 8008740:	4590      	cmp	r8, r2
 8008742:	d204      	bcs.n	800874e <_realloc_r+0x4e>
 8008744:	230c      	movs	r3, #12
 8008746:	f8c9 3000 	str.w	r3, [r9]
 800874a:	2000      	movs	r0, #0
 800874c:	e181      	b.n	8008a52 <_realloc_r+0x352>
 800874e:	45a8      	cmp	r8, r5
 8008750:	f340 8154 	ble.w	80089fc <_realloc_r+0x2fc>
 8008754:	4ba8      	ldr	r3, [pc, #672]	; (80089f8 <_realloc_r+0x2f8>)
 8008756:	eb0b 0105 	add.w	r1, fp, r5
 800875a:	6898      	ldr	r0, [r3, #8]
 800875c:	684f      	ldr	r7, [r1, #4]
 800875e:	4281      	cmp	r1, r0
 8008760:	d005      	beq.n	800876e <_realloc_r+0x6e>
 8008762:	f027 0601 	bic.w	r6, r7, #1
 8008766:	440e      	add	r6, r1
 8008768:	6876      	ldr	r6, [r6, #4]
 800876a:	07f6      	lsls	r6, r6, #31
 800876c:	d426      	bmi.n	80087bc <_realloc_r+0xbc>
 800876e:	f027 0a03 	bic.w	sl, r7, #3
 8008772:	4281      	cmp	r1, r0
 8008774:	eb05 070a 	add.w	r7, r5, sl
 8008778:	d118      	bne.n	80087ac <_realloc_r+0xac>
 800877a:	f108 0610 	add.w	r6, r8, #16
 800877e:	42b7      	cmp	r7, r6
 8008780:	db1f      	blt.n	80087c2 <_realloc_r+0xc2>
 8008782:	ebc8 0707 	rsb	r7, r8, r7
 8008786:	eb0b 0008 	add.w	r0, fp, r8
 800878a:	f047 0701 	orr.w	r7, r7, #1
 800878e:	6098      	str	r0, [r3, #8]
 8008790:	6047      	str	r7, [r0, #4]
 8008792:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008796:	4648      	mov	r0, r9
 8008798:	f003 0301 	and.w	r3, r3, #1
 800879c:	ea43 0308 	orr.w	r3, r3, r8
 80087a0:	f844 3c04 	str.w	r3, [r4, #-4]
 80087a4:	f7fd f8bd 	bl	8005922 <__malloc_unlock>
 80087a8:	4620      	mov	r0, r4
 80087aa:	e152      	b.n	8008a52 <_realloc_r+0x352>
 80087ac:	45b8      	cmp	r8, r7
 80087ae:	dc08      	bgt.n	80087c2 <_realloc_r+0xc2>
 80087b0:	68cb      	ldr	r3, [r1, #12]
 80087b2:	688a      	ldr	r2, [r1, #8]
 80087b4:	463d      	mov	r5, r7
 80087b6:	60d3      	str	r3, [r2, #12]
 80087b8:	609a      	str	r2, [r3, #8]
 80087ba:	e11f      	b.n	80089fc <_realloc_r+0x2fc>
 80087bc:	f04f 0a00 	mov.w	sl, #0
 80087c0:	4651      	mov	r1, sl
 80087c2:	f01e 0f01 	tst.w	lr, #1
 80087c6:	f040 80c6 	bne.w	8008956 <_realloc_r+0x256>
 80087ca:	f854 7c08 	ldr.w	r7, [r4, #-8]
 80087ce:	ebc7 070b 	rsb	r7, r7, fp
 80087d2:	687e      	ldr	r6, [r7, #4]
 80087d4:	f026 0603 	bic.w	r6, r6, #3
 80087d8:	442e      	add	r6, r5
 80087da:	2900      	cmp	r1, #0
 80087dc:	f000 8085 	beq.w	80088ea <_realloc_r+0x1ea>
 80087e0:	4281      	cmp	r1, r0
 80087e2:	44b2      	add	sl, r6
 80087e4:	d148      	bne.n	8008878 <_realloc_r+0x178>
 80087e6:	f108 0110 	add.w	r1, r8, #16
 80087ea:	458a      	cmp	sl, r1
 80087ec:	db7d      	blt.n	80088ea <_realloc_r+0x1ea>
 80087ee:	463e      	mov	r6, r7
 80087f0:	68fa      	ldr	r2, [r7, #12]
 80087f2:	f856 1f08 	ldr.w	r1, [r6, #8]!
 80087f6:	60ca      	str	r2, [r1, #12]
 80087f8:	6091      	str	r1, [r2, #8]
 80087fa:	1f2a      	subs	r2, r5, #4
 80087fc:	2a24      	cmp	r2, #36	; 0x24
 80087fe:	d826      	bhi.n	800884e <_realloc_r+0x14e>
 8008800:	2a13      	cmp	r2, #19
 8008802:	d91c      	bls.n	800883e <_realloc_r+0x13e>
 8008804:	6821      	ldr	r1, [r4, #0]
 8008806:	2a1b      	cmp	r2, #27
 8008808:	60b9      	str	r1, [r7, #8]
 800880a:	6861      	ldr	r1, [r4, #4]
 800880c:	60f9      	str	r1, [r7, #12]
 800880e:	d803      	bhi.n	8008818 <_realloc_r+0x118>
 8008810:	f107 0210 	add.w	r2, r7, #16
 8008814:	3408      	adds	r4, #8
 8008816:	e013      	b.n	8008840 <_realloc_r+0x140>
 8008818:	68a1      	ldr	r1, [r4, #8]
 800881a:	2a24      	cmp	r2, #36	; 0x24
 800881c:	6139      	str	r1, [r7, #16]
 800881e:	68e1      	ldr	r1, [r4, #12]
 8008820:	bf18      	it	ne
 8008822:	f107 0218 	addne.w	r2, r7, #24
 8008826:	6179      	str	r1, [r7, #20]
 8008828:	bf09      	itett	eq
 800882a:	6922      	ldreq	r2, [r4, #16]
 800882c:	3410      	addne	r4, #16
 800882e:	61ba      	streq	r2, [r7, #24]
 8008830:	6961      	ldreq	r1, [r4, #20]
 8008832:	bf02      	ittt	eq
 8008834:	f107 0220 	addeq.w	r2, r7, #32
 8008838:	61f9      	streq	r1, [r7, #28]
 800883a:	3418      	addeq	r4, #24
 800883c:	e000      	b.n	8008840 <_realloc_r+0x140>
 800883e:	4632      	mov	r2, r6
 8008840:	6821      	ldr	r1, [r4, #0]
 8008842:	6011      	str	r1, [r2, #0]
 8008844:	6861      	ldr	r1, [r4, #4]
 8008846:	6051      	str	r1, [r2, #4]
 8008848:	68a1      	ldr	r1, [r4, #8]
 800884a:	6091      	str	r1, [r2, #8]
 800884c:	e005      	b.n	800885a <_realloc_r+0x15a>
 800884e:	4621      	mov	r1, r4
 8008850:	4630      	mov	r0, r6
 8008852:	9301      	str	r3, [sp, #4]
 8008854:	f7fc fd19 	bl	800528a <memmove>
 8008858:	9b01      	ldr	r3, [sp, #4]
 800885a:	eb07 0208 	add.w	r2, r7, r8
 800885e:	ebc8 0a0a 	rsb	sl, r8, sl
 8008862:	609a      	str	r2, [r3, #8]
 8008864:	f04a 0301 	orr.w	r3, sl, #1
 8008868:	6053      	str	r3, [r2, #4]
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	f003 0301 	and.w	r3, r3, #1
 8008870:	ea43 0308 	orr.w	r3, r3, r8
 8008874:	607b      	str	r3, [r7, #4]
 8008876:	e0b9      	b.n	80089ec <_realloc_r+0x2ec>
 8008878:	45d0      	cmp	r8, sl
 800887a:	dc36      	bgt.n	80088ea <_realloc_r+0x1ea>
 800887c:	4638      	mov	r0, r7
 800887e:	68cb      	ldr	r3, [r1, #12]
 8008880:	688a      	ldr	r2, [r1, #8]
 8008882:	60d3      	str	r3, [r2, #12]
 8008884:	609a      	str	r2, [r3, #8]
 8008886:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	60d3      	str	r3, [r2, #12]
 800888e:	609a      	str	r2, [r3, #8]
 8008890:	1f2a      	subs	r2, r5, #4
 8008892:	2a24      	cmp	r2, #36	; 0x24
 8008894:	d824      	bhi.n	80088e0 <_realloc_r+0x1e0>
 8008896:	2a13      	cmp	r2, #19
 8008898:	d91b      	bls.n	80088d2 <_realloc_r+0x1d2>
 800889a:	6823      	ldr	r3, [r4, #0]
 800889c:	2a1b      	cmp	r2, #27
 800889e:	60bb      	str	r3, [r7, #8]
 80088a0:	6863      	ldr	r3, [r4, #4]
 80088a2:	60fb      	str	r3, [r7, #12]
 80088a4:	d803      	bhi.n	80088ae <_realloc_r+0x1ae>
 80088a6:	f107 0010 	add.w	r0, r7, #16
 80088aa:	3408      	adds	r4, #8
 80088ac:	e011      	b.n	80088d2 <_realloc_r+0x1d2>
 80088ae:	68a3      	ldr	r3, [r4, #8]
 80088b0:	2a24      	cmp	r2, #36	; 0x24
 80088b2:	613b      	str	r3, [r7, #16]
 80088b4:	68e3      	ldr	r3, [r4, #12]
 80088b6:	bf18      	it	ne
 80088b8:	f107 0018 	addne.w	r0, r7, #24
 80088bc:	617b      	str	r3, [r7, #20]
 80088be:	bf09      	itett	eq
 80088c0:	6923      	ldreq	r3, [r4, #16]
 80088c2:	3410      	addne	r4, #16
 80088c4:	61bb      	streq	r3, [r7, #24]
 80088c6:	6963      	ldreq	r3, [r4, #20]
 80088c8:	bf02      	ittt	eq
 80088ca:	f107 0020 	addeq.w	r0, r7, #32
 80088ce:	61fb      	streq	r3, [r7, #28]
 80088d0:	3418      	addeq	r4, #24
 80088d2:	6823      	ldr	r3, [r4, #0]
 80088d4:	6003      	str	r3, [r0, #0]
 80088d6:	6863      	ldr	r3, [r4, #4]
 80088d8:	6043      	str	r3, [r0, #4]
 80088da:	68a3      	ldr	r3, [r4, #8]
 80088dc:	6083      	str	r3, [r0, #8]
 80088de:	e002      	b.n	80088e6 <_realloc_r+0x1e6>
 80088e0:	4621      	mov	r1, r4
 80088e2:	f7fc fcd2 	bl	800528a <memmove>
 80088e6:	4655      	mov	r5, sl
 80088e8:	e02f      	b.n	800894a <_realloc_r+0x24a>
 80088ea:	45b0      	cmp	r8, r6
 80088ec:	dc33      	bgt.n	8008956 <_realloc_r+0x256>
 80088ee:	4638      	mov	r0, r7
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80088f6:	60d3      	str	r3, [r2, #12]
 80088f8:	609a      	str	r2, [r3, #8]
 80088fa:	1f2a      	subs	r2, r5, #4
 80088fc:	2a24      	cmp	r2, #36	; 0x24
 80088fe:	d826      	bhi.n	800894e <_realloc_r+0x24e>
 8008900:	2a13      	cmp	r2, #19
 8008902:	d91b      	bls.n	800893c <_realloc_r+0x23c>
 8008904:	6823      	ldr	r3, [r4, #0]
 8008906:	2a1b      	cmp	r2, #27
 8008908:	60bb      	str	r3, [r7, #8]
 800890a:	6863      	ldr	r3, [r4, #4]
 800890c:	60fb      	str	r3, [r7, #12]
 800890e:	d803      	bhi.n	8008918 <_realloc_r+0x218>
 8008910:	f107 0010 	add.w	r0, r7, #16
 8008914:	3408      	adds	r4, #8
 8008916:	e011      	b.n	800893c <_realloc_r+0x23c>
 8008918:	68a3      	ldr	r3, [r4, #8]
 800891a:	2a24      	cmp	r2, #36	; 0x24
 800891c:	613b      	str	r3, [r7, #16]
 800891e:	68e3      	ldr	r3, [r4, #12]
 8008920:	bf18      	it	ne
 8008922:	f107 0018 	addne.w	r0, r7, #24
 8008926:	617b      	str	r3, [r7, #20]
 8008928:	bf09      	itett	eq
 800892a:	6923      	ldreq	r3, [r4, #16]
 800892c:	3410      	addne	r4, #16
 800892e:	61bb      	streq	r3, [r7, #24]
 8008930:	6963      	ldreq	r3, [r4, #20]
 8008932:	bf02      	ittt	eq
 8008934:	f107 0020 	addeq.w	r0, r7, #32
 8008938:	61fb      	streq	r3, [r7, #28]
 800893a:	3418      	addeq	r4, #24
 800893c:	6823      	ldr	r3, [r4, #0]
 800893e:	6003      	str	r3, [r0, #0]
 8008940:	6863      	ldr	r3, [r4, #4]
 8008942:	6043      	str	r3, [r0, #4]
 8008944:	68a3      	ldr	r3, [r4, #8]
 8008946:	6083      	str	r3, [r0, #8]
 8008948:	4635      	mov	r5, r6
 800894a:	46bb      	mov	fp, r7
 800894c:	e056      	b.n	80089fc <_realloc_r+0x2fc>
 800894e:	4621      	mov	r1, r4
 8008950:	f7fc fc9b 	bl	800528a <memmove>
 8008954:	e7f8      	b.n	8008948 <_realloc_r+0x248>
 8008956:	4611      	mov	r1, r2
 8008958:	4648      	mov	r0, r9
 800895a:	f7fc fdc5 	bl	80054e8 <_malloc_r>
 800895e:	4606      	mov	r6, r0
 8008960:	2800      	cmp	r0, #0
 8008962:	d043      	beq.n	80089ec <_realloc_r+0x2ec>
 8008964:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008968:	f1a0 0208 	sub.w	r2, r0, #8
 800896c:	f023 0301 	bic.w	r3, r3, #1
 8008970:	445b      	add	r3, fp
 8008972:	429a      	cmp	r2, r3
 8008974:	d105      	bne.n	8008982 <_realloc_r+0x282>
 8008976:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800897a:	f023 0303 	bic.w	r3, r3, #3
 800897e:	441d      	add	r5, r3
 8008980:	e03c      	b.n	80089fc <_realloc_r+0x2fc>
 8008982:	1f2a      	subs	r2, r5, #4
 8008984:	2a24      	cmp	r2, #36	; 0x24
 8008986:	d82a      	bhi.n	80089de <_realloc_r+0x2de>
 8008988:	2a13      	cmp	r2, #19
 800898a:	d91f      	bls.n	80089cc <_realloc_r+0x2cc>
 800898c:	6823      	ldr	r3, [r4, #0]
 800898e:	2a1b      	cmp	r2, #27
 8008990:	6003      	str	r3, [r0, #0]
 8008992:	6863      	ldr	r3, [r4, #4]
 8008994:	6043      	str	r3, [r0, #4]
 8008996:	d804      	bhi.n	80089a2 <_realloc_r+0x2a2>
 8008998:	f100 0308 	add.w	r3, r0, #8
 800899c:	f104 0208 	add.w	r2, r4, #8
 80089a0:	e016      	b.n	80089d0 <_realloc_r+0x2d0>
 80089a2:	68a3      	ldr	r3, [r4, #8]
 80089a4:	2a24      	cmp	r2, #36	; 0x24
 80089a6:	6083      	str	r3, [r0, #8]
 80089a8:	68e3      	ldr	r3, [r4, #12]
 80089aa:	bf18      	it	ne
 80089ac:	f104 0210 	addne.w	r2, r4, #16
 80089b0:	60c3      	str	r3, [r0, #12]
 80089b2:	bf09      	itett	eq
 80089b4:	6923      	ldreq	r3, [r4, #16]
 80089b6:	f100 0310 	addne.w	r3, r0, #16
 80089ba:	6103      	streq	r3, [r0, #16]
 80089bc:	6961      	ldreq	r1, [r4, #20]
 80089be:	bf02      	ittt	eq
 80089c0:	f100 0318 	addeq.w	r3, r0, #24
 80089c4:	f104 0218 	addeq.w	r2, r4, #24
 80089c8:	6141      	streq	r1, [r0, #20]
 80089ca:	e001      	b.n	80089d0 <_realloc_r+0x2d0>
 80089cc:	4603      	mov	r3, r0
 80089ce:	4622      	mov	r2, r4
 80089d0:	6811      	ldr	r1, [r2, #0]
 80089d2:	6019      	str	r1, [r3, #0]
 80089d4:	6851      	ldr	r1, [r2, #4]
 80089d6:	6059      	str	r1, [r3, #4]
 80089d8:	6892      	ldr	r2, [r2, #8]
 80089da:	609a      	str	r2, [r3, #8]
 80089dc:	e002      	b.n	80089e4 <_realloc_r+0x2e4>
 80089de:	4621      	mov	r1, r4
 80089e0:	f7fc fc53 	bl	800528a <memmove>
 80089e4:	4621      	mov	r1, r4
 80089e6:	4648      	mov	r0, r9
 80089e8:	f7ff f82c 	bl	8007a44 <_free_r>
 80089ec:	4648      	mov	r0, r9
 80089ee:	f7fc ff98 	bl	8005922 <__malloc_unlock>
 80089f2:	4630      	mov	r0, r6
 80089f4:	e02d      	b.n	8008a52 <_realloc_r+0x352>
 80089f6:	bf00      	nop
 80089f8:	2000025c 	.word	0x2000025c
 80089fc:	ebc8 0205 	rsb	r2, r8, r5
 8008a00:	2a0f      	cmp	r2, #15
 8008a02:	f8db 3004 	ldr.w	r3, [fp, #4]
 8008a06:	d914      	bls.n	8008a32 <_realloc_r+0x332>
 8008a08:	f003 0301 	and.w	r3, r3, #1
 8008a0c:	ea43 0308 	orr.w	r3, r3, r8
 8008a10:	f8cb 3004 	str.w	r3, [fp, #4]
 8008a14:	eb0b 0108 	add.w	r1, fp, r8
 8008a18:	f042 0301 	orr.w	r3, r2, #1
 8008a1c:	604b      	str	r3, [r1, #4]
 8008a1e:	440a      	add	r2, r1
 8008a20:	6853      	ldr	r3, [r2, #4]
 8008a22:	3108      	adds	r1, #8
 8008a24:	f043 0301 	orr.w	r3, r3, #1
 8008a28:	6053      	str	r3, [r2, #4]
 8008a2a:	4648      	mov	r0, r9
 8008a2c:	f7ff f80a 	bl	8007a44 <_free_r>
 8008a30:	e00a      	b.n	8008a48 <_realloc_r+0x348>
 8008a32:	f003 0301 	and.w	r3, r3, #1
 8008a36:	432b      	orrs	r3, r5
 8008a38:	f8cb 3004 	str.w	r3, [fp, #4]
 8008a3c:	eb0b 0205 	add.w	r2, fp, r5
 8008a40:	6853      	ldr	r3, [r2, #4]
 8008a42:	f043 0301 	orr.w	r3, r3, #1
 8008a46:	6053      	str	r3, [r2, #4]
 8008a48:	4648      	mov	r0, r9
 8008a4a:	f7fc ff6a 	bl	8005922 <__malloc_unlock>
 8008a4e:	f10b 0008 	add.w	r0, fp, #8
 8008a52:	b003      	add	sp, #12
 8008a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008a58 <__swbuf_r>:
 8008a58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a5a:	460f      	mov	r7, r1
 8008a5c:	4614      	mov	r4, r2
 8008a5e:	4606      	mov	r6, r0
 8008a60:	b118      	cbz	r0, 8008a6a <__swbuf_r+0x12>
 8008a62:	6983      	ldr	r3, [r0, #24]
 8008a64:	b90b      	cbnz	r3, 8008a6a <__swbuf_r+0x12>
 8008a66:	f7fc fcaf 	bl	80053c8 <__sinit>
 8008a6a:	4b27      	ldr	r3, [pc, #156]	; (8008b08 <__swbuf_r+0xb0>)
 8008a6c:	429c      	cmp	r4, r3
 8008a6e:	d101      	bne.n	8008a74 <__swbuf_r+0x1c>
 8008a70:	6874      	ldr	r4, [r6, #4]
 8008a72:	e008      	b.n	8008a86 <__swbuf_r+0x2e>
 8008a74:	4b25      	ldr	r3, [pc, #148]	; (8008b0c <__swbuf_r+0xb4>)
 8008a76:	429c      	cmp	r4, r3
 8008a78:	d101      	bne.n	8008a7e <__swbuf_r+0x26>
 8008a7a:	68b4      	ldr	r4, [r6, #8]
 8008a7c:	e003      	b.n	8008a86 <__swbuf_r+0x2e>
 8008a7e:	4b24      	ldr	r3, [pc, #144]	; (8008b10 <__swbuf_r+0xb8>)
 8008a80:	429c      	cmp	r4, r3
 8008a82:	bf08      	it	eq
 8008a84:	68f4      	ldreq	r4, [r6, #12]
 8008a86:	69a3      	ldr	r3, [r4, #24]
 8008a88:	60a3      	str	r3, [r4, #8]
 8008a8a:	89a3      	ldrh	r3, [r4, #12]
 8008a8c:	0719      	lsls	r1, r3, #28
 8008a8e:	d50e      	bpl.n	8008aae <__swbuf_r+0x56>
 8008a90:	6923      	ldr	r3, [r4, #16]
 8008a92:	b163      	cbz	r3, 8008aae <__swbuf_r+0x56>
 8008a94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a98:	b2fd      	uxtb	r5, r7
 8008a9a:	049a      	lsls	r2, r3, #18
 8008a9c:	d410      	bmi.n	8008ac0 <__swbuf_r+0x68>
 8008a9e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008aa2:	81a3      	strh	r3, [r4, #12]
 8008aa4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008aa6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008aaa:	6663      	str	r3, [r4, #100]	; 0x64
 8008aac:	e008      	b.n	8008ac0 <__swbuf_r+0x68>
 8008aae:	4621      	mov	r1, r4
 8008ab0:	4630      	mov	r0, r6
 8008ab2:	f7fd ffc1 	bl	8006a38 <__swsetup_r>
 8008ab6:	2800      	cmp	r0, #0
 8008ab8:	d0ec      	beq.n	8008a94 <__swbuf_r+0x3c>
 8008aba:	f04f 30ff 	mov.w	r0, #4294967295
 8008abe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ac0:	6823      	ldr	r3, [r4, #0]
 8008ac2:	6920      	ldr	r0, [r4, #16]
 8008ac4:	1a18      	subs	r0, r3, r0
 8008ac6:	6963      	ldr	r3, [r4, #20]
 8008ac8:	4298      	cmp	r0, r3
 8008aca:	db05      	blt.n	8008ad8 <__swbuf_r+0x80>
 8008acc:	4621      	mov	r1, r4
 8008ace:	4630      	mov	r0, r6
 8008ad0:	f7fe ff38 	bl	8007944 <_fflush_r>
 8008ad4:	2800      	cmp	r0, #0
 8008ad6:	d1f0      	bne.n	8008aba <__swbuf_r+0x62>
 8008ad8:	68a3      	ldr	r3, [r4, #8]
 8008ada:	3b01      	subs	r3, #1
 8008adc:	60a3      	str	r3, [r4, #8]
 8008ade:	6823      	ldr	r3, [r4, #0]
 8008ae0:	1c5a      	adds	r2, r3, #1
 8008ae2:	6022      	str	r2, [r4, #0]
 8008ae4:	701f      	strb	r7, [r3, #0]
 8008ae6:	6962      	ldr	r2, [r4, #20]
 8008ae8:	1c43      	adds	r3, r0, #1
 8008aea:	4293      	cmp	r3, r2
 8008aec:	d004      	beq.n	8008af8 <__swbuf_r+0xa0>
 8008aee:	89a3      	ldrh	r3, [r4, #12]
 8008af0:	07db      	lsls	r3, r3, #31
 8008af2:	d507      	bpl.n	8008b04 <__swbuf_r+0xac>
 8008af4:	2d0a      	cmp	r5, #10
 8008af6:	d105      	bne.n	8008b04 <__swbuf_r+0xac>
 8008af8:	4621      	mov	r1, r4
 8008afa:	4630      	mov	r0, r6
 8008afc:	f7fe ff22 	bl	8007944 <_fflush_r>
 8008b00:	2800      	cmp	r0, #0
 8008b02:	d1da      	bne.n	8008aba <__swbuf_r+0x62>
 8008b04:	4628      	mov	r0, r5
 8008b06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008b08:	08008d74 	.word	0x08008d74
 8008b0c:	08008d94 	.word	0x08008d94
 8008b10:	08008db4 	.word	0x08008db4

08008b14 <_wcrtomb_r>:
 8008b14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b18:	461d      	mov	r5, r3
 8008b1a:	4b0f      	ldr	r3, [pc, #60]	; (8008b58 <_wcrtomb_r+0x44>)
 8008b1c:	b086      	sub	sp, #24
 8008b1e:	4604      	mov	r4, r0
 8008b20:	4690      	mov	r8, r2
 8008b22:	460e      	mov	r6, r1
 8008b24:	681f      	ldr	r7, [r3, #0]
 8008b26:	b931      	cbnz	r1, 8008b36 <_wcrtomb_r+0x22>
 8008b28:	f7ff f84a 	bl	8007bc0 <__locale_charset>
 8008b2c:	9500      	str	r5, [sp, #0]
 8008b2e:	4603      	mov	r3, r0
 8008b30:	4632      	mov	r2, r6
 8008b32:	a903      	add	r1, sp, #12
 8008b34:	e005      	b.n	8008b42 <_wcrtomb_r+0x2e>
 8008b36:	f7ff f843 	bl	8007bc0 <__locale_charset>
 8008b3a:	4642      	mov	r2, r8
 8008b3c:	4603      	mov	r3, r0
 8008b3e:	4631      	mov	r1, r6
 8008b40:	9500      	str	r5, [sp, #0]
 8008b42:	4620      	mov	r0, r4
 8008b44:	47b8      	blx	r7
 8008b46:	1c43      	adds	r3, r0, #1
 8008b48:	bf01      	itttt	eq
 8008b4a:	2300      	moveq	r3, #0
 8008b4c:	602b      	streq	r3, [r5, #0]
 8008b4e:	238a      	moveq	r3, #138	; 0x8a
 8008b50:	6023      	streq	r3, [r4, #0]
 8008b52:	b006      	add	sp, #24
 8008b54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b58:	200006c8 	.word	0x200006c8

08008b5c <__ascii_wctomb>:
 8008b5c:	b149      	cbz	r1, 8008b72 <__ascii_wctomb+0x16>
 8008b5e:	2aff      	cmp	r2, #255	; 0xff
 8008b60:	bf85      	ittet	hi
 8008b62:	238a      	movhi	r3, #138	; 0x8a
 8008b64:	6003      	strhi	r3, [r0, #0]
 8008b66:	700a      	strbls	r2, [r1, #0]
 8008b68:	f04f 30ff 	movhi.w	r0, #4294967295
 8008b6c:	bf98      	it	ls
 8008b6e:	2001      	movls	r0, #1
 8008b70:	4770      	bx	lr
 8008b72:	4608      	mov	r0, r1
 8008b74:	4770      	bx	lr
	...

08008b78 <_init>:
 8008b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b7a:	bf00      	nop
 8008b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b7e:	bc08      	pop	{r3}
 8008b80:	469e      	mov	lr, r3
 8008b82:	4770      	bx	lr

08008b84 <_fini>:
 8008b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b86:	bf00      	nop
 8008b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008b8a:	bc08      	pop	{r3}
 8008b8c:	469e      	mov	lr, r3
 8008b8e:	4770      	bx	lr
