INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sander/Documents/GitHub/ECEM216A/HW3/HW3.srcs/sources_1/new/HW3_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HW3_dp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sander/Documents/GitHub/ECEM216A/HW3/HW3.srcs/sim_1/new/HW3_dp_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HW3_dp_tb
