2025-10-14 14:25:16 INFO paramiko.transport: Connected (version 2.0, client dropbear_2024.85)
2025-10-14 14:25:17 INFO paramiko.transport: Authentication (publickey) failed.
2025-10-14 14:25:17 INFO paramiko.transport: Authentication (password) successful!
2025-10-14 14:25:17 INFO root: ✅ Аутентификация завершена!
2025-10-14 14:25:17 INFO root: Тест test_authentication выполнен за 0.00 сек
2025-10-14 14:25:17 INFO root: BIST PCIe
Configuration PCIe Endpoint: OK.
Access to L1 Register Space: OK. PL git hash: 01915F80EDD8C6F9B465A1FB6A626888F6B9F93D
Test QSPI access:            OK.
Test DDR R/W operations:     OK. DDR value: 0xDEADBABE
Test Egress R/W operations:  OK. FPGA write throughput for pack 32 burst 1: 5123.71 Mbit/s (640464 bytes), time 1000 us
Test read PCIe:              OK. LX read throughput for pack 32 burst 1 amount 200: 3341.28 Mbit/s (102400 bytes), time 2451.76 us
Test write PCIe:             OK.
FPGA tests run  : 0, FPGA RF_mode # : 2
**********************************************************************
Setting up SINGLETONE RF test mode...
Waiting while SINGLETONE RF test mode setup...
FPGA tests STATE_REG  : value: 0x002000FF
FPGA current RF test mode is : SINGLETONE

2025-10-14 14:25:22 INFO root: Singletone:ok;-8,786011E-1
2025-10-14 14:25:22 INFO root: Test Singletone success
2025-10-14 14:25:22 INFO root: Тест test_hw_Singletone выполнен за 5.39 сек
2025-10-14 14:25:22 INFO root: BIST PCIe
Configuration PCIe Endpoint: OK.
Access to L1 Register Space: OK. PL git hash: 01915F80EDD8C6F9B465A1FB6A626888F6B9F93D
Test QSPI access:            OK.
Test DDR R/W operations:     OK. DDR value: 0xDEADBABE
Test Egress R/W operations:  OK. FPGA write throughput for pack 32 burst 1: 5123.71 Mbit/s (640464 bytes), time 1000 us
Test read PCIe:              OK. LX read throughput for pack 32 burst 1 amount 200: 3396.58 Mbit/s (102400 bytes), time 2411.84 us
Test write PCIe:             OK.
FPGA tests run  : 0, FPGA RF_mode # : 4
**********************************************************************
Setting up PHASESHIFT RF test mode...
Waiting while PHASESHIFT RF test mode setup...
FPGA tests STATE_REG  : value: 0x008000FF
FPGA Current RF test mode is : PHASESHIFT

2025-10-14 14:25:42 INFO root: Phaseshift:ok;3,579636E+0
2025-10-14 14:25:42 INFO root: Test Phaseshift success
2025-10-14 14:25:42 INFO root: Тест test_hw_Phaseshift выполнен за 19.87 сек
2025-10-14 14:25:49 INFO root: BIST PCIe
Configuration PCIe Endpoint: OK.
Access to L1 Register Space: OK. PL git hash: 01915F80EDD8C6F9B465A1FB6A626888F6B9F93D
Test QSPI access:            OK.
Test DDR R/W operations:     OK. DDR value: 0xDEADBABE
Test Egress R/W operations:  OK. FPGA write throughput for pack 32 burst 1: 5127.94 Mbit/s (640992 bytes), time 1000 us
Test read PCIe:              OK. LX read throughput for pack 32 burst 1 amount 200: 3352.44 Mbit/s (102400 bytes), time 2443.59 us
Test write PCIe:             OK.
FPGA tests run  : 0, FPGA RF_mode # : 3
**********************************************************************
Setting up FREQRESP RF test mode...
Waiting while FREQRESP RF test mode setup...
FPGA tests STATE_REG  : value: 0x004000FF
FPGA current RF test mode is : FREQRESP

2025-10-14 14:26:17 INFO root: Freqresp:ok;1,201730E+1
2025-10-14 14:26:17 INFO root: Test Freqresp success
2025-10-14 14:26:17 INFO root: Тест test_hw_Freqresp выполнен за 35.33 сек
2025-10-14 14:26:18 INFO root: BIST PCIe
Configuration PCIe Endpoint: OK.
Access to L1 Register Space: OK. PL git hash: 01915F80EDD8C6F9B465A1FB6A626888F6B9F93D
Test QSPI access:            OK.
Test DDR R/W operations:     OK. DDR value: 0xDEADBABE
Test Egress R/W operations:  OK. FPGA write throughput for pack 32 burst 1: 5127.94 Mbit/s (640992 bytes), time 1000 us
Test read PCIe:              OK. LX read throughput for pack 32 burst 1 amount 200: 3374.98 Mbit/s (102400 bytes), time 2427.28 us
Test write PCIe:             OK.
FPGA tests run  : 0, FPGA RF_mode # : 1
**********************************************************************
Setting up LOOPBACK RF test mode...
Waiting while LOOPBACK RF test mode setup...
FPGA tests STATE_REG  : value: 0x001000FF
FPGA current RF test mode is : LOOPBACK

2025-10-14 14:26:23 INFO root: Loopback:ok;-9,797211E+0
2025-10-14 14:26:23 INFO root: Test Loopback success
2025-10-14 14:26:23 INFO root: Тест test_hw_Loopback выполнен за 5.64 сек
