
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Executing script file `run.ys' --

1. Executing Verilog-2005 frontend: ustawienie.sv
Parsing SystemVerilog input from `ustawienie.sv' to AST representation.
Generating RTLIL representation for module `\ustawienie'.
ustawienie.sv:24: Warning: Range select out of bounds on signal `\i_arg_B': Setting result bit to undef.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \ustawienie_rtl

2.2. Analyzing design hierarchy..
Top module:  \ustawienie_rtl
Removing unused module `\ustawienie'.
Removed 1 unused modules.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.1.1. Analyzing design hierarchy..
Top module:  \ustawienie_rtl

3.1.2. Analyzing design hierarchy..
Top module:  \ustawienie_rtl
Removed 0 unused modules.

3.2. Executing PROC pass (convert processes to netlists).

3.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$ustawienie.sv:15$1 in module ustawienie_rtl.
Removed a total of 0 dead cases.

3.2.3. Executing PROC_INIT pass (extract init attributes).

3.2.4. Executing PROC_ARST pass (detect async resets in processes).

3.2.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ustawienie_rtl.$proc$ustawienie.sv:15$1'.
     1/43: $4\tymczasowy_rejestr[31:0] [31]
     2/43: $4\tymczasowy_rejestr[31:0] [28]
     3/43: $4\tymczasowy_rejestr[31:0] [26]
     4/43: $4\tymczasowy_rejestr[31:0] [24]
     5/43: $4\tymczasowy_rejestr[31:0] [22]
     6/43: $4\tymczasowy_rejestr[31:0] [20]
     7/43: $4\tymczasowy_rejestr[31:0] [18]
     8/43: $4\tymczasowy_rejestr[31:0] [16]
     9/43: $4\tymczasowy_rejestr[31:0] [14]
    10/43: $4\tymczasowy_rejestr[31:0] [12]
    11/43: $4\tymczasowy_rejestr[31:0] [10]
    12/43: $4\tymczasowy_rejestr[31:0] [8]
    13/43: $4\tymczasowy_rejestr[31:0] [6]
    14/43: $4\tymczasowy_rejestr[31:0] [4]
    15/43: $4\tymczasowy_rejestr[31:0] [2]
    16/43: $4\tymczasowy_rejestr[31:0] [0]
    17/43: $4\tymczasowy_rejestr[31:0] [30]
    18/43: $4\tymczasowy_rejestr[31:0] [25]
    19/43: $4\tymczasowy_rejestr[31:0] [21]
    20/43: $4\tymczasowy_rejestr[31:0] [17]
    21/43: $4\tymczasowy_rejestr[31:0] [13]
    22/43: $4\tymczasowy_rejestr[31:0] [9]
    23/43: $4\tymczasowy_rejestr[31:0] [5]
    24/43: $4\tymczasowy_rejestr[31:0] [1]
    25/43: $4\tymczasowy_rejestr[31:0] [27]
    26/43: $4\tymczasowy_rejestr[31:0] [19]
    27/43: $4\tymczasowy_rejestr[31:0] [11]
    28/43: $4\tymczasowy_rejestr[31:0] [3]
    29/43: $4\tymczasowy_rejestr[31:0] [23]
    30/43: $4\tymczasowy_rejestr[31:0] [7]
    31/43: $4\tymczasowy_rejestr[31:0] [15]
    32/43: $4\tymczasowy_rejestr[31:0] [29]
    33/43: $3\o_result[31:0]
    34/43: $3\tymczasowy_rejestr[31:0]
    35/43: $2\o_error[0:0]
    36/43: $2\o_result[31:0]
    37/43: $2\tymczasowy_rejestr[31:0]
    38/43: $1\o_error[0:0]
    39/43: $1\o_result[31:0]
    40/43: $1\tymczasowy_rejestr[31:0]
    41/43: $0\o_error[0:0]
    42/43: $0\o_result[31:0]
    43/43: $0\tymczasowy_rejestr[31:0]

3.2.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ustawienie_rtl.\tymczasowy_rejestr' from process `\ustawienie_rtl.$proc$ustawienie.sv:15$1'.
No latch inferred for signal `\ustawienie_rtl.\o_result' from process `\ustawienie_rtl.$proc$ustawienie.sv:15$1'.
No latch inferred for signal `\ustawienie_rtl.\o_error' from process `\ustawienie_rtl.$proc$ustawienie.sv:15$1'.

3.2.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.2.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 4 empty switches in `\ustawienie_rtl.$proc$ustawienie.sv:15$1'.
Removing empty process `ustawienie_rtl.$proc$ustawienie.sv:15$1'.
Cleaned up 4 empty switches.

3.3. Executing OPT_EXPR pass (perform const folding).
Optimizing module ustawienie_rtl.
<suppressed ~42 debug messages>

3.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ustawienie_rtl..
Removed 3 unused cells and 201 unused wires.
<suppressed ~5 debug messages>

3.5. Executing CHECK pass (checking for obvious problems).
checking module ustawienie_rtl..
found and reported 0 problems.

3.6. Executing OPT pass (performing simple optimizations).

3.6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ustawienie_rtl.

3.6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ustawienie_rtl'.
Removed a total of 0 cells.

3.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ustawienie_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$893.
Removed 1 multiplexer ports.
<suppressed ~34 debug messages>

3.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ustawienie_rtl.
Performed a total of 0 changes.

3.6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ustawienie_rtl'.
Removed a total of 0 cells.

3.6.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ustawienie_rtl..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ustawienie_rtl.

3.6.9. Rerunning OPT passes. (Maybe there is more to do..)

3.6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ustawienie_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

3.6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ustawienie_rtl.
Performed a total of 0 changes.

3.6.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ustawienie_rtl'.
Removed a total of 0 cells.

3.6.13. Executing OPT_RMDFF pass (remove dff with constant values).

3.6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ustawienie_rtl..

3.6.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ustawienie_rtl.

3.6.16. Finished OPT passes. (There is nothing left to do.)

3.7. Executing WREDUCE pass (reducing word size of cells).
Removed top 25 bits (of 32) from port B of cell ustawienie_rtl.$gt$ustawienie.sv:29$3 ($gt).
Removed top 31 bits (of 32) from port B of cell ustawienie_rtl.$ge$ustawienie.sv:34$4 ($ge).
Removed top 25 bits (of 32) from port B of cell ustawienie_rtl.$lt$ustawienie.sv:34$5 ($lt).
Removed top 25 bits (of 32) from port A of cell ustawienie_rtl.$sub$ustawienie.sv:35$7 ($sub).
Removed cell ustawienie_rtl.$procmux$13 ($mux).
Removed top 27 bits (of 32) from port B of cell ustawienie_rtl.$procmux$12_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$16 ($mux).
Removed top 27 bits (of 32) from port B of cell ustawienie_rtl.$procmux$27_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$28 ($mux).
Removed cell ustawienie_rtl.$procmux$31 ($mux).
Removed top 27 bits (of 32) from port B of cell ustawienie_rtl.$procmux$44_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$45 ($mux).
Removed cell ustawienie_rtl.$procmux$48 ($mux).
Removed top 27 bits (of 32) from port B of cell ustawienie_rtl.$procmux$63_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$64 ($mux).
Removed cell ustawienie_rtl.$procmux$67 ($mux).
Removed top 27 bits (of 32) from port B of cell ustawienie_rtl.$procmux$84_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$85 ($mux).
Removed cell ustawienie_rtl.$procmux$88 ($mux).
Removed top 27 bits (of 32) from port B of cell ustawienie_rtl.$procmux$107_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$108 ($mux).
Removed cell ustawienie_rtl.$procmux$111 ($mux).
Removed top 27 bits (of 32) from port B of cell ustawienie_rtl.$procmux$132_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$133 ($mux).
Removed cell ustawienie_rtl.$procmux$136 ($mux).
Removed top 27 bits (of 32) from port B of cell ustawienie_rtl.$procmux$159_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$160 ($mux).
Removed cell ustawienie_rtl.$procmux$163 ($mux).
Removed top 28 bits (of 32) from port B of cell ustawienie_rtl.$procmux$188_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$189 ($mux).
Removed cell ustawienie_rtl.$procmux$192 ($mux).
Removed top 28 bits (of 32) from port B of cell ustawienie_rtl.$procmux$219_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$220 ($mux).
Removed cell ustawienie_rtl.$procmux$223 ($mux).
Removed top 28 bits (of 32) from port B of cell ustawienie_rtl.$procmux$252_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$253 ($mux).
Removed cell ustawienie_rtl.$procmux$256 ($mux).
Removed top 28 bits (of 32) from port B of cell ustawienie_rtl.$procmux$287_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$288 ($mux).
Removed cell ustawienie_rtl.$procmux$291 ($mux).
Removed top 29 bits (of 32) from port B of cell ustawienie_rtl.$procmux$324_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$325 ($mux).
Removed cell ustawienie_rtl.$procmux$328 ($mux).
Removed top 29 bits (of 32) from port B of cell ustawienie_rtl.$procmux$363_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$364 ($mux).
Removed cell ustawienie_rtl.$procmux$367 ($mux).
Removed top 30 bits (of 32) from port B of cell ustawienie_rtl.$procmux$404_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$405 ($mux).
Removed cell ustawienie_rtl.$procmux$408 ($mux).
Removed cell ustawienie_rtl.$procmux$448 ($mux).
Removed cell ustawienie_rtl.$procmux$451 ($mux).
Removed top 27 bits (of 32) from port B of cell ustawienie_rtl.$procmux$460_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$461 ($mux).
Removed cell ustawienie_rtl.$procmux$464 ($mux).
Removed top 27 bits (of 32) from port B of cell ustawienie_rtl.$procmux$478_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$479 ($mux).
Removed cell ustawienie_rtl.$procmux$482 ($mux).
Removed top 27 bits (of 32) from port B of cell ustawienie_rtl.$procmux$500_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$501 ($mux).
Removed cell ustawienie_rtl.$procmux$504 ($mux).
Removed top 27 bits (of 32) from port B of cell ustawienie_rtl.$procmux$526_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$527 ($mux).
Removed cell ustawienie_rtl.$procmux$530 ($mux).
Removed top 28 bits (of 32) from port B of cell ustawienie_rtl.$procmux$556_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$557 ($mux).
Removed cell ustawienie_rtl.$procmux$560 ($mux).
Removed top 28 bits (of 32) from port B of cell ustawienie_rtl.$procmux$590_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$591 ($mux).
Removed cell ustawienie_rtl.$procmux$594 ($mux).
Removed top 29 bits (of 32) from port B of cell ustawienie_rtl.$procmux$628_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$629 ($mux).
Removed cell ustawienie_rtl.$procmux$632 ($mux).
Removed top 31 bits (of 32) from port B of cell ustawienie_rtl.$procmux$670_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$671 ($mux).
Removed cell ustawienie_rtl.$procmux$674 ($mux).
Removed top 27 bits (of 32) from port B of cell ustawienie_rtl.$procmux$686_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$687 ($mux).
Removed cell ustawienie_rtl.$procmux$690 ($mux).
Removed top 27 bits (of 32) from port B of cell ustawienie_rtl.$procmux$710_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$711 ($mux).
Removed cell ustawienie_rtl.$procmux$714 ($mux).
Removed top 28 bits (of 32) from port B of cell ustawienie_rtl.$procmux$742_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$743 ($mux).
Removed cell ustawienie_rtl.$procmux$746 ($mux).
Removed top 30 bits (of 32) from port B of cell ustawienie_rtl.$procmux$782_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$783 ($mux).
Removed cell ustawienie_rtl.$procmux$786 ($mux).
Removed top 27 bits (of 32) from port B of cell ustawienie_rtl.$procmux$802_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$803 ($mux).
Removed cell ustawienie_rtl.$procmux$806 ($mux).
Removed top 29 bits (of 32) from port B of cell ustawienie_rtl.$procmux$838_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$839 ($mux).
Removed cell ustawienie_rtl.$procmux$842 ($mux).
Removed top 28 bits (of 32) from port B of cell ustawienie_rtl.$procmux$866_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$867 ($mux).
Removed cell ustawienie_rtl.$procmux$870 ($mux).
Removed top 27 bits (of 32) from port B of cell ustawienie_rtl.$procmux$880_CMP0 ($eq).
Removed cell ustawienie_rtl.$procmux$881 ($mux).
Removed cell ustawienie_rtl.$procmux$884 ($mux).
Removed cell ustawienie_rtl.$procmux$890 ($mux).
Removed cell ustawienie_rtl.$procmux$914 ($mux).

3.8. Executing PEEPOPT pass (run peephole optimizers).

3.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ustawienie_rtl..
Removed 3 unused cells and 69 unused wires.
<suppressed ~4 debug messages>

3.10. Executing TECHMAP pass (map to technology primitives).

3.10.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.10.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~516 debug messages>

3.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ustawienie_rtl:
  creating $macc model for $sub$ustawienie.sv:35$7 ($sub).
  creating $alu model for $macc $sub$ustawienie.sv:35$7.
  creating $alu model for $gt$ustawienie.sv:29$3 ($gt): merged with $sub$ustawienie.sv:35$7.
  creating $alu cell for $sub$ustawienie.sv:35$7, $gt$ustawienie.sv:29$3: $auto$alumacc.cc:474:replace_alu$934
  created 1 $alu and 0 $macc cells.

3.12. Executing SHARE pass (SAT-based resource sharing).

3.13. Executing OPT pass (performing simple optimizations).

3.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ustawienie_rtl.

3.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ustawienie_rtl'.
Removed a total of 0 cells.

3.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ustawienie_rtl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~33 debug messages>

3.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ustawienie_rtl.
Performed a total of 0 changes.

3.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ustawienie_rtl'.
Removed a total of 0 cells.

3.13.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ustawienie_rtl..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

3.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ustawienie_rtl.

3.13.9. Finished OPT passes. (There is nothing left to do.)

3.14. Executing FSM pass (extract and optimize FSM).

3.14.1. Executing FSM_DETECT pass (finding FSMs in design).

3.14.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.14.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.14.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ustawienie_rtl..

3.14.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.14.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.14.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.14.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.15. Executing OPT pass (performing simple optimizations).

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ustawienie_rtl.

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ustawienie_rtl'.
Removed a total of 0 cells.

3.15.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ustawienie_rtl..

3.15.5. Finished fast OPT passes.

3.16. Executing MEMORY pass.

3.16.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

3.16.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ustawienie_rtl..

3.16.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ustawienie_rtl..

3.16.5. Executing MEMORY_COLLECT pass (generating $mem cells).

3.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ustawienie_rtl..

3.18. Executing OPT pass (performing simple optimizations).

3.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ustawienie_rtl.
<suppressed ~33 debug messages>

3.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ustawienie_rtl'.
Removed a total of 0 cells.

3.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ustawienie_rtl..
Removed 0 unused cells and 33 unused wires.
<suppressed ~1 debug messages>

3.18.5. Finished fast OPT passes.

3.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

3.20. Executing OPT pass (performing simple optimizations).

3.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ustawienie_rtl.

3.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ustawienie_rtl'.
Removed a total of 0 cells.

3.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ustawienie_rtl..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ustawienie_rtl.
Performed a total of 0 changes.

3.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ustawienie_rtl'.
Removed a total of 0 cells.

3.20.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.20.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ustawienie_rtl..

3.20.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ustawienie_rtl.

3.20.9. Finished OPT passes. (There is nothing left to do.)

3.21. Executing TECHMAP pass (map to technology primitives).

3.21.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=7\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=32 for cells of type $lcu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~382 debug messages>

3.22. Executing OPT pass (performing simple optimizations).

3.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ustawienie_rtl.
<suppressed ~1090 debug messages>

3.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ustawienie_rtl'.
<suppressed ~2760 debug messages>
Removed a total of 920 cells.

3.22.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ustawienie_rtl..
Removed 0 unused cells and 204 unused wires.
<suppressed ~1 debug messages>

3.22.5. Finished fast OPT passes.

3.23. Executing ABC pass (technology mapping using ABC).

3.23.1. Extracting gate netlist of module `\ustawienie_rtl' to `<abc-temp-dir>/input.blif'..
Extracted 343 gates and 408 wires to a netlist network with 64 inputs and 33 outputs.

3.23.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:            ANDNOT cells:        5
ABC RESULTS:              AOI3 cells:        1
ABC RESULTS:              AOI4 cells:        1
ABC RESULTS:              NAND cells:        7
ABC RESULTS:               NOR cells:        4
ABC RESULTS:               NOT cells:       34
ABC RESULTS:              OAI3 cells:       32
ABC RESULTS:                OR cells:      143
ABC RESULTS:             ORNOT cells:       10
ABC RESULTS:              XNOR cells:        9
ABC RESULTS:               XOR cells:       23
ABC RESULTS:        internal signals:      311
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       33
Removing temp directory.

3.24. Executing OPT pass (performing simple optimizations).

3.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ustawienie_rtl.

3.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ustawienie_rtl'.
Removed a total of 0 cells.

3.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ustawienie_rtl..
Removed 0 unused cells and 255 unused wires.
<suppressed ~1 debug messages>

3.24.5. Finished fast OPT passes.

3.25. Executing HIERARCHY pass (managing design hierarchy).

3.25.1. Analyzing design hierarchy..
Top module:  \ustawienie_rtl

3.25.2. Analyzing design hierarchy..
Top module:  \ustawienie_rtl
Removed 0 unused modules.

3.26. Printing statistics.

=== ustawienie_rtl ===

   Number of wires:                241
   Number of wire bits:            334
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                270
     $_ANDNOT_                       5
     $_AND_                          1
     $_AOI3_                         1
     $_AOI4_                         1
     $_NAND_                         7
     $_NOR_                          4
     $_NOT_                         34
     $_OAI3_                        32
     $_ORNOT_                       10
     $_OR_                         143
     $_XNOR_                         9
     $_XOR_                         23

3.27. Executing CHECK pass (checking for obvious problems).
checking module ustawienie_rtl..
found and reported 0 problems.

4. Executing ABC pass (technology mapping using ABC).

4.1. Extracting gate netlist of module `\ustawienie_rtl' to `<abc-temp-dir>/input.blif'..
Extracted 270 gates and 334 wires to a netlist network with 64 inputs and 33 outputs.

4.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 7 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + &get -n 
ABC: + &dch -f 
ABC: + &nf 
ABC: + &put 
ABC: + write_blif <abc-temp-dir>/output.blif 

4.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:      110
ABC RESULTS:               NOT cells:       15
ABC RESULTS:                OR cells:       69
ABC RESULTS:               XOR cells:        4
ABC RESULTS:        internal signals:      237
ABC RESULTS:           input signals:       64
ABC RESULTS:          output signals:       33
Removing temp directory.

5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ustawienie_rtl..
Removed 0 unused cells and 334 unused wires.
<suppressed ~1 debug messages>

6. Executing Verilog backend.
Dumping module `\ustawienie_rtl'.

7. Printing statistics.
