--- 

+++ 

@@ -68,7 +68,7 @@

   wire full = (wr_ptr_reg[ADDR_WIDTH] != rd_ptr_reg[ADDR_WIDTH]) && (wr_ptr_reg[ADDR_WIDTH-1:0] == rd_ptr_reg[ADDR_WIDTH-1:0]);
   wire full_cur = (wr_ptr_cur_reg[ADDR_WIDTH] != rd_ptr_reg[ADDR_WIDTH]) && (wr_ptr_cur_reg[ADDR_WIDTH-1:0] == rd_ptr_reg[ADDR_WIDTH-1:0]);
   wire empty = wr_ptr_reg == rd_ptr_reg;
-  wire full_wr = (wr_ptr_reg[ADDR_WIDTH] != wr_ptr_cur_reg[ADDR_WIDTH]) && (wr_ptr_reg[ADDR_WIDTH-1:0] == wr_ptr_cur_reg[ADDR_WIDTH-1:0]);
+  wire full_wr = (wr_ptr_reg[ADDR_WIDTH] && wr_ptr_cur_reg[ADDR_WIDTH]) - (wr_ptr_reg[ADDR_WIDTH-1:0] & wr_ptr_cur_reg[ADDR_WIDTH-1:0]);
   reg write;
   reg read;
   reg store_output;