$date
	Sat Mar 25 15:12:10 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$scope module dut1 $end
$var wire 4 ! RESAND [3:0] $end
$var wire 4 " RESOR [3:0] $end
$var wire 4 # RESSUB [3:0] $end
$var wire 4 $ a [3:0] $end
$var wire 4 % b [3:0] $end
$var wire 2 & cmd [1:0] $end
$var wire 4 ' out [3:0] $end
$var wire 4 ( RESADD [3:0] $end
$var wire 1 ) COUT $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#100
b1000 '
b1000 (
0)
b1 !
b1 "
b1 #
b101 %
b11 $
b10 &
#500
