<dec f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='465' type='bool llvm::TargetPassConfig::addRegAssignAndRewriteFast()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='463'>/// Add core register allocator passes which do the actual register assignment
  /// and rewriting. \returns true if any passes were added.</doc>
<def f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1311' ll='1318' type='bool llvm::TargetPassConfig::addRegAssignAndRewriteFast()'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1345' u='c' c='_ZN4llvm16TargetPassConfig15addFastRegAllocEv'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='174' c='_ZN12_GLOBAL__N_115NVPTXPassConfig26addRegAssignAndRewriteFastEv'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyTargetMachine.cpp' l='329' c='_ZN12_GLOBAL__N_121WebAssemblyPassConfig26addRegAssignAndRewriteFastEv'/>
