INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sonji/projects/DSD_project/MIPS_processor/MIPS_processor.srcs/sources_1/new/Decoder_2to4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_2to4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sonji/projects/DSD_project/MIPS_processor/MIPS_processor.srcs/sources_1/new/Decoder_3to8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_3to8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sonji/projects/DSD_project/MIPS_processor/MIPS_processor.srcs/sources_1/new/Decoder_5to32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_5to32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sonji/projects/DSD_project/MIPS_processor/MIPS_processor.srcs/sources_1/new/Mux_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sonji/projects/DSD_project/MIPS_processor/MIPS_processor.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sonji/projects/DSD_project/MIPS_processor/MIPS_processor.srcs/sources_1/new/dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sonji/projects/DSD_project/MIPS_processor/MIPS_processor.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
