Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Dec 02 10:10:26 2016
| Host         : DESKTOP-G26N4G8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gpsImode_wrapper_timing_summary_routed.rpt -rpx gpsImode_wrapper_timing_summary_routed.rpx
| Design       : gpsImode_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 43 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.368        0.000                      0                 5308        0.043        0.000                      0                 5308        4.020        0.000                       0                  2186  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.368        0.000                      0                 5176        0.043        0.000                      0                 5176        4.020        0.000                       0                  2186  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.469        0.000                      0                  132        1.234        0.000                      0                  132  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 2.026ns (28.439%)  route 5.098ns (71.561%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.737     3.031    gpsImode_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.680     6.045    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y103        LUT5 (Prop_lut5_I3_O)        0.124     6.169 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           1.123     7.291    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X48Y101        LUT4 (Prop_lut4_I2_O)        0.118     7.409 f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=4, routed)           0.585     7.994    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.326     8.320 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2/O
                         net (fo=4, routed)           1.180     9.500    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2_n_0
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.624 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[15]_i_1/O
                         net (fo=8, routed)           0.531    10.155    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0
    SLICE_X45Y87         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.474    12.653    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y87         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[10]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205    12.523    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[10]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 2.026ns (28.439%)  route 5.098ns (71.561%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.737     3.031    gpsImode_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.680     6.045    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y103        LUT5 (Prop_lut5_I3_O)        0.124     6.169 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           1.123     7.291    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X48Y101        LUT4 (Prop_lut4_I2_O)        0.118     7.409 f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=4, routed)           0.585     7.994    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.326     8.320 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2/O
                         net (fo=4, routed)           1.180     9.500    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2_n_0
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.624 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[15]_i_1/O
                         net (fo=8, routed)           0.531    10.155    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0
    SLICE_X45Y87         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.474    12.653    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y87         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[11]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205    12.523    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[11]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 2.026ns (28.439%)  route 5.098ns (71.561%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.737     3.031    gpsImode_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.680     6.045    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y103        LUT5 (Prop_lut5_I3_O)        0.124     6.169 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           1.123     7.291    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X48Y101        LUT4 (Prop_lut4_I2_O)        0.118     7.409 f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=4, routed)           0.585     7.994    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.326     8.320 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2/O
                         net (fo=4, routed)           1.180     9.500    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2_n_0
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.624 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[15]_i_1/O
                         net (fo=8, routed)           0.531    10.155    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0
    SLICE_X45Y87         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.474    12.653    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y87         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[12]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205    12.523    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[12]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 2.026ns (28.439%)  route 5.098ns (71.561%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.737     3.031    gpsImode_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.680     6.045    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y103        LUT5 (Prop_lut5_I3_O)        0.124     6.169 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           1.123     7.291    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X48Y101        LUT4 (Prop_lut4_I2_O)        0.118     7.409 f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=4, routed)           0.585     7.994    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.326     8.320 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2/O
                         net (fo=4, routed)           1.180     9.500    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2_n_0
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.624 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[15]_i_1/O
                         net (fo=8, routed)           0.531    10.155    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0
    SLICE_X45Y87         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.474    12.653    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y87         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[13]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205    12.523    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[13]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 2.026ns (28.439%)  route 5.098ns (71.561%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.737     3.031    gpsImode_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.680     6.045    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y103        LUT5 (Prop_lut5_I3_O)        0.124     6.169 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           1.123     7.291    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X48Y101        LUT4 (Prop_lut4_I2_O)        0.118     7.409 f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=4, routed)           0.585     7.994    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.326     8.320 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2/O
                         net (fo=4, routed)           1.180     9.500    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2_n_0
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.624 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[15]_i_1/O
                         net (fo=8, routed)           0.531    10.155    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0
    SLICE_X45Y87         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.474    12.653    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y87         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[14]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205    12.523    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[14]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 2.026ns (28.439%)  route 5.098ns (71.561%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.737     3.031    gpsImode_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.680     6.045    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y103        LUT5 (Prop_lut5_I3_O)        0.124     6.169 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           1.123     7.291    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X48Y101        LUT4 (Prop_lut4_I2_O)        0.118     7.409 f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=4, routed)           0.585     7.994    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.326     8.320 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2/O
                         net (fo=4, routed)           1.180     9.500    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2_n_0
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.624 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[15]_i_1/O
                         net (fo=8, routed)           0.531    10.155    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0
    SLICE_X45Y87         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.474    12.653    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y87         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[15]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205    12.523    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[15]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.368ns  (required time - arrival time)
  Source:                 gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 2.026ns (28.439%)  route 5.098ns (71.561%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.737     3.031    gpsImode_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.680     6.045    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y103        LUT5 (Prop_lut5_I3_O)        0.124     6.169 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           1.123     7.291    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X48Y101        LUT4 (Prop_lut4_I2_O)        0.118     7.409 f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=4, routed)           0.585     7.994    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.326     8.320 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2/O
                         net (fo=4, routed)           1.180     9.500    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2_n_0
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.624 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[15]_i_1/O
                         net (fo=8, routed)           0.531    10.155    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0
    SLICE_X45Y87         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.474    12.653    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y87         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[8]/C
                         clock pessimism              0.229    12.882    
                         clock uncertainty           -0.154    12.728    
    SLICE_X45Y87         FDRE (Setup_fdre_C_CE)      -0.205    12.523    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[8]
  -------------------------------------------------------------------
                         required time                         12.523    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 2.026ns (28.305%)  route 5.132ns (71.695%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.737     3.031    gpsImode_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.680     6.045    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y103        LUT5 (Prop_lut5_I3_O)        0.124     6.169 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           1.123     7.291    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X48Y101        LUT4 (Prop_lut4_I2_O)        0.118     7.409 f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=4, routed)           0.585     7.994    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.326     8.320 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2/O
                         net (fo=4, routed)           1.184     9.504    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2_n_0
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.628 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[7]_i_1/O
                         net (fo=8, routed)           0.560    10.188    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0
    SLICE_X38Y84         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.473    12.652    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y84         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[0]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X38Y84         FDRE (Setup_fdre_C_CE)      -0.169    12.558    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[0]
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 2.026ns (28.305%)  route 5.132ns (71.695%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.737     3.031    gpsImode_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.680     6.045    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y103        LUT5 (Prop_lut5_I3_O)        0.124     6.169 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           1.123     7.291    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X48Y101        LUT4 (Prop_lut4_I2_O)        0.118     7.409 f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=4, routed)           0.585     7.994    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.326     8.320 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2/O
                         net (fo=4, routed)           1.184     9.504    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2_n_0
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.628 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[7]_i_1/O
                         net (fo=8, routed)           0.560    10.188    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0
    SLICE_X38Y84         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.473    12.652    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y84         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[1]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X38Y84         FDRE (Setup_fdre_C_CE)      -0.169    12.558    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[1]
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 2.026ns (28.305%)  route 5.132ns (71.695%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.737     3.031    gpsImode_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  gpsImode_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.680     6.045    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X36Y103        LUT5 (Prop_lut5_I3_O)        0.124     6.169 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[1]_INST_0/O
                         net (fo=8, routed)           1.123     7.291    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X48Y101        LUT4 (Prop_lut4_I2_O)        0.118     7.409 f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg1[0]_i_3/O
                         net (fo=4, routed)           0.585     7.994    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg2_reg[0]_0
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.326     8.320 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2/O
                         net (fo=4, routed)           1.184     9.504    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[31]_i_2_n_0
    SLICE_X45Y87         LUT2 (Prop_lut2_I0_O)        0.124     9.628 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[7]_i_1/O
                         net (fo=8, routed)           0.560    10.188    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0
    SLICE_X38Y84         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.473    12.652    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y84         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[2]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X38Y84         FDRE (Setup_fdre_C_CE)      -0.169    12.558    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg17_reg[2]
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                         -10.188    
  -------------------------------------------------------------------
                         slack                                  2.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.237%)  route 0.301ns (64.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.576     0.912    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y96         FDRE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg[15]/Q
                         net (fo=1, routed)           0.301     1.377    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg4_reg_n_0_[15]
    SLICE_X59Y104        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.933     1.299    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y104        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]/C
                         clock pessimism             -0.035     1.264    
    SLICE_X59Y104        FDCE (Hold_fdce_C_D)         0.070     1.334    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.244%)  route 0.283ns (66.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.639     0.975    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y101        FDRE                                         r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.283     1.399    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X32Y96         SRLC32E                                      r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.825     1.191    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y96         SRLC32E                                      r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X32Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.339    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.016%)  route 0.220ns (60.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.639     0.975    gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y102        FDRE                                         r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  gpsImode_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.220     1.336    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X32Y99         SRLC32E                                      r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.826     1.192    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y99         SRLC32E                                      r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.266    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.788%)  route 0.264ns (65.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.559     0.895    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X33Y99         FDRE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=67, routed)          0.264     1.300    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/areset_d1
    SLICE_X33Y100        FDSE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.912     1.278    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X33Y100        FDSE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDSE (Hold_fdse_C_S)        -0.018     1.225    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.788%)  route 0.264ns (65.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.559     0.895    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X33Y99         FDRE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=67, routed)          0.264     1.300    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/areset_d1
    SLICE_X33Y100        FDSE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.912     1.278    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X33Y100        FDSE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDSE (Hold_fdse_C_S)        -0.018     1.225    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.788%)  route 0.264ns (65.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.559     0.895    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X33Y99         FDRE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=67, routed)          0.264     1.300    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/areset_d1
    SLICE_X33Y100        FDSE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.912     1.278    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X33Y100        FDSE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDSE (Hold_fdse_C_S)        -0.018     1.225    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.788%)  route 0.264ns (65.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.559     0.895    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X33Y99         FDRE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=67, routed)          0.264     1.300    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/areset_d1
    SLICE_X33Y100        FDSE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.912     1.278    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X33Y100        FDSE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDSE (Hold_fdse_C_S)        -0.018     1.225    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.788%)  route 0.264ns (65.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.559     0.895    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X33Y99         FDRE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=67, routed)          0.264     1.300    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/areset_d1
    SLICE_X33Y100        FDSE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.912     1.278    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X33Y100        FDSE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDSE (Hold_fdse_C_S)        -0.018     1.225    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]_rep__0/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.788%)  route 0.264ns (65.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.559     0.895    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/aclk
    SLICE_X33Y99         FDRE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1_reg/Q
                         net (fo=67, routed)          0.264     1.300    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/areset_d1
    SLICE_X33Y100        FDSE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]_rep__0/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.912     1.278    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X33Y100        FDSE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]_rep__0/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDSE (Hold_fdse_C_S)        -0.018     1.225    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.079%)  route 0.104ns (44.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.659     0.995    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y101        FDRE                                         r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.104     1.227    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y100        SRLC32E                                      r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.931     1.297    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y100        SRLC32E                                      r  gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y100        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.141    gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X33Y85    gpsImode_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y85    gpsImode_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y85    gpsImode_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X32Y85    gpsImode_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X57Y86    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X57Y88    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X57Y88    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X57Y89    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstart_counter_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X51Y84    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/slv_reg13_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y106   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y106   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y81    gpsImode_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y81    gpsImode_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y71    gpsImode_i/rst_processing_system7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y108   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y107   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y107   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y107   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y107   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y106   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y106   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y105   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y105   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y105   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y105   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y107   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y107   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y107   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y107   gpsImode_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 0.580ns (8.267%)  route 6.436ns (91.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.681     2.975    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         1.806     5.237    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.361 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         4.630     9.991    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X59Y104        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.711    12.890    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y104        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]/C
                         clock pessimism              0.129    13.019    
                         clock uncertainty           -0.154    12.865    
    SLICE_X59Y104        FDCE (Recov_fdce_C_CLR)     -0.405    12.460    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.469ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[23]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 0.580ns (8.267%)  route 6.436ns (91.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.681     2.975    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         1.806     5.237    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.361 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         4.630     9.991    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X59Y104        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.711    12.890    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y104        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[23]/C
                         clock pessimism              0.129    13.019    
                         clock uncertainty           -0.154    12.865    
    SLICE_X59Y104        FDCE (Recov_fdce_C_CLR)     -0.405    12.460    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[23]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  2.469    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 0.580ns (8.267%)  route 6.436ns (91.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.681     2.975    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         1.806     5.237    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.361 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         4.630     9.991    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X58Y104        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.711    12.890    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y104        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[24]/C
                         clock pessimism              0.129    13.019    
                         clock uncertainty           -0.154    12.865    
    SLICE_X58Y104        FDCE (Recov_fdce_C_CLR)     -0.319    12.546    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[24]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 0.580ns (8.267%)  route 6.436ns (91.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.681     2.975    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         1.806     5.237    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.361 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         4.630     9.991    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X58Y104        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.711    12.890    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y104        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[25]/C
                         clock pessimism              0.129    13.019    
                         clock uncertainty           -0.154    12.865    
    SLICE_X58Y104        FDCE (Recov_fdce_C_CLR)     -0.319    12.546    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[25]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[26]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 0.580ns (8.267%)  route 6.436ns (91.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.681     2.975    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         1.806     5.237    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.361 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         4.630     9.991    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X58Y104        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.711    12.890    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y104        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[26]/C
                         clock pessimism              0.129    13.019    
                         clock uncertainty           -0.154    12.865    
    SLICE_X58Y104        FDCE (Recov_fdce_C_CLR)     -0.319    12.546    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[26]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[27]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.016ns  (logic 0.580ns (8.267%)  route 6.436ns (91.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.681     2.975    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         1.806     5.237    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.361 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         4.630     9.991    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X58Y104        FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.711    12.890    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X58Y104        FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[27]/C
                         clock pessimism              0.129    13.019    
                         clock uncertainty           -0.154    12.865    
    SLICE_X58Y104        FDCE (Recov_fdce_C_CLR)     -0.319    12.546    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/m_data_reg[27]
  -------------------------------------------------------------------
                         required time                         12.546    
                         arrival time                          -9.991    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 0.580ns (8.777%)  route 6.028ns (91.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.681     2.975    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         1.806     5.237    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.361 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         4.223     9.583    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X56Y87         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.533    12.712    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y87         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[10]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X56Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.282    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 0.580ns (8.777%)  route 6.028ns (91.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.681     2.975    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         1.806     5.237    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.361 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         4.223     9.583    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X56Y87         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.533    12.712    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y87         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[11]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X56Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.282    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 0.580ns (8.777%)  route 6.028ns (91.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.681     2.975    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         1.806     5.237    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.361 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         4.223     9.583    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X56Y87         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.533    12.712    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y87         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[8]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X56Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.282    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  2.698    

Slack (MET) :             2.698ns  (required time - arrival time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 0.580ns (8.777%)  route 6.028ns (91.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.681     2.975    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.456     3.431 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         1.806     5.237    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.124     5.361 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         4.223     9.583    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X56Y87         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        1.533    12.712    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y87         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[9]/C
                         clock pessimism              0.129    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X56Y87         FDCE (Recov_fdce_C_CLR)     -0.405    12.282    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/time_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -9.583    
  -------------------------------------------------------------------
                         slack                                  2.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp3_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.186ns (15.707%)  route 0.998ns (84.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.564     0.900    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         0.794     1.834    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.205     2.084    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X42Y81         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.815     1.181    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/s00_axi_aclk
    SLICE_X42Y81         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp3_reg/C
                         clock pessimism             -0.264     0.917    
    SLICE_X42Y81         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp3_reg
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/temp1_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.186ns (15.707%)  route 0.998ns (84.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.564     0.900    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         0.794     1.834    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.205     2.084    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X42Y81         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/temp1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.815     1.181    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/s00_axi_aclk
    SLICE_X42Y81         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/temp1_reg/C
                         clock pessimism             -0.264     0.917    
    SLICE_X42Y81         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/temp1_reg
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/temp2_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.186ns (15.707%)  route 0.998ns (84.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.564     0.900    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         0.794     1.834    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.205     2.084    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X42Y81         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/temp2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.815     1.181    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/s00_axi_aclk
    SLICE_X42Y81         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/temp2_reg/C
                         clock pessimism             -0.264     0.917    
    SLICE_X42Y81         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/temp2_reg
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/temp3_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.186ns (15.707%)  route 0.998ns (84.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.564     0.900    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         0.794     1.834    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.205     2.084    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X42Y81         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/temp3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.815     1.181    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/s00_axi_aclk
    SLICE_X42Y81         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/temp3_reg/C
                         clock pessimism             -0.264     0.917    
    SLICE_X42Y81         FDCE (Remov_fdce_C_CLR)     -0.067     0.850    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop3__0/temp3_reg
  -------------------------------------------------------------------
                         required time                         -0.850    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp1_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.186ns (15.707%)  route 0.998ns (84.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.564     0.900    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         0.794     1.834    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.205     2.084    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X43Y81         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.815     1.181    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/s00_axi_aclk
    SLICE_X43Y81         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp1_reg/C
                         clock pessimism             -0.264     0.917    
    SLICE_X43Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.825    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp1_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.259ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp2_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.184ns  (logic 0.186ns (15.707%)  route 0.998ns (84.293%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.564     0.900    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         0.794     1.834    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.205     2.084    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X43Y81         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.815     1.181    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/s00_axi_aclk
    SLICE_X43Y81         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp2_reg/C
                         clock pessimism             -0.264     0.917    
    SLICE_X43Y81         FDCE (Remov_fdce_C_CLR)     -0.092     0.825    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop2__0/temp2_reg
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.294ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp3_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.186ns (14.940%)  route 1.059ns (85.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.564     0.900    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         0.794     1.834    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.265     2.145    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X42Y82         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.816     1.182    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/s00_axi_aclk
    SLICE_X42Y82         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp3_reg/C
                         clock pessimism             -0.264     0.918    
    SLICE_X42Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.851    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop1__0/temp3_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.294ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp1_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.186ns (14.940%)  route 1.059ns (85.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.564     0.900    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         0.794     1.834    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.265     2.145    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X42Y82         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.816     1.182    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/s00_axi_aclk
    SLICE_X42Y82         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp1_reg/C
                         clock pessimism             -0.264     0.918    
    SLICE_X42Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.851    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp1_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.294ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp2_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.186ns (14.940%)  route 1.059ns (85.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.564     0.900    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         0.794     1.834    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.265     2.145    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X42Y82         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.816     1.182    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/s00_axi_aclk
    SLICE_X42Y82         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp2_reg/C
                         clock pessimism             -0.264     0.918    
    SLICE_X42Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.851    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp2_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.294ns  (arrival time - required time)
  Source:                 gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp3_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.186ns (14.940%)  route 1.059ns (85.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.564     0.900    gpsImode_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y73         FDRE                                         r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y73         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  gpsImode_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=169, routed)         0.794     1.834    gpsImode_i/myImode_0/inst/s00_axi_aresetn
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.879 f  gpsImode_i/myImode_0/inst/m_StopDis1_i_1/O
                         net (fo=787, routed)         0.265     2.145    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X42Y82         FDCE                                         f  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  gpsImode_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    gpsImode_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  gpsImode_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2186, routed)        0.816     1.182    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/s00_axi_aclk
    SLICE_X42Y82         FDCE                                         r  gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp3_reg/C
                         clock pessimism             -0.264     0.918    
    SLICE_X42Y82         FDCE (Remov_fdce_C_CLR)     -0.067     0.851    gpsImode_i/myImode_0/inst/myImode_v1_0_S00_AXI_inst/Tstop4__0/temp3_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  1.294    





