/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [3:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  reg [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = celloutsig_1_4z ^ celloutsig_1_8z;
  assign celloutsig_0_4z = celloutsig_0_0z[0] ^ in_data[10];
  assign celloutsig_1_3z = celloutsig_1_2z ^ celloutsig_1_0z;
  assign celloutsig_0_5z = in_data[85:74] / { 1'h1, in_data[67:62], celloutsig_0_0z };
  assign celloutsig_0_12z = { celloutsig_0_5z[10:6], celloutsig_0_7z } / { 1'h1, in_data[31:29], celloutsig_0_9z, celloutsig_0_6z };
  assign celloutsig_0_3z = celloutsig_0_2z[6:1] >= { celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_5z[1], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_14z } >= { celloutsig_0_5z[9:0], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_2z = { in_data[187:169], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } >= { in_data[184:166], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { in_data[115:106], celloutsig_1_0z } >= in_data[143:133];
  assign celloutsig_0_9z = celloutsig_0_2z[7:3] <= { celloutsig_0_0z[3:1], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_15z = { in_data[42:31], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z } <= { celloutsig_0_5z[8:4], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_14z = celloutsig_0_3z & ~(celloutsig_0_8z);
  assign celloutsig_0_21z = in_data[64] & ~(celloutsig_0_0z[1]);
  assign celloutsig_1_0z = in_data[134] & ~(in_data[162]);
  assign celloutsig_1_8z = celloutsig_1_4z & ~(celloutsig_1_3z);
  assign celloutsig_0_8z = { celloutsig_0_2z[3:2], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } != { celloutsig_0_5z[2], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_11z = { celloutsig_0_2z[3:0], celloutsig_0_10z, celloutsig_0_9z } != celloutsig_0_2z[5:0];
  assign celloutsig_0_20z = { celloutsig_0_5z[6:3], celloutsig_0_17z, celloutsig_0_18z } != { in_data[46], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_1_5z = in_data[131:128] != { in_data[97], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_18z = ~^ in_data[176:129];
  assign celloutsig_0_7z = ~^ celloutsig_0_2z[7:2];
  assign celloutsig_0_1z = ~^ celloutsig_0_0z[4:1];
  assign celloutsig_1_1z = ~^ { in_data[106:105], celloutsig_1_0z };
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } >> { celloutsig_0_0z[3:2], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } >> { in_data[134:133], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_0z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[76:72];
  always_latch
    if (!clkin_data[64]) celloutsig_1_19z = 13'h0000;
    else if (!clkin_data[32]) celloutsig_1_19z = { celloutsig_1_6z[11:2], celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_5z };
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_22z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_22z = { celloutsig_0_17z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_20z };
  assign celloutsig_0_6z = ~((celloutsig_0_0z[2] & in_data[8]) | (celloutsig_0_4z & celloutsig_0_2z[0]));
  assign celloutsig_0_10z = ~((celloutsig_0_9z & celloutsig_0_1z) | (celloutsig_0_1z & celloutsig_0_9z));
  assign celloutsig_0_18z = ~((celloutsig_0_4z & celloutsig_0_14z) | (celloutsig_0_17z & celloutsig_0_11z));
  assign { out_data[128], out_data[108:96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
