Our Solution (CAM-based) running @ 281 MHz on Xilinx U250 FPGA, using ONE DDR channel.
Baseline (Vitis_Library) running @ 300 MHz on Xilinx U250 FPGA, using ONE DDR channel.

+-------------------+--------------+--------------------+--------------+----------+
| Dataset           | TC_number    | Our Solution (CAM) | Baseline (ms)| Speedup  |
|                   |              | (ms)               | VitisLibrary |          |
+-------------------+--------------+--------------------+--------------+----------+
| facebook_combined | 1612010      | 5.054              | 18.7         | 3.70 x   |
| amazon0302        | 717719       | 23.086             | 89.5         | 3.88 x   |
| amazon0601        | 3986507      | 71.210             | 230.3        | 3.23 x   |
| as20000102        | 6584         | 0.422              | 7.4          | 17.54 x  |
| cit-Patents       | 7515023      | 415.808            | 800          | 1.92 x   |
| ca-cit-HepPh      | 195758685    | 1526.05            | 5361.1       | 3.51 x   |
| roadNet-CA        | 120676       | 62.058             | 108.8        | 1.75 x   |
| roadNet-PA        | 67150        | 34.559             | 88.7         | 2.57 x   |
| roadNet-TX        | 82869        | 42.323             | 96.8         | 2.29 x   |
| soc-Slashdot0811  | 551724       | 29.402             | 259.7        | 8.83 x   |
+-------------------+--------------+--------------------+--------------+----------+