

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Tue Dec 13 23:45:10 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4520
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4520 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     _LATDbits	set	3980
    48   000000                     _PORTBbits	set	3969
    49   000000                     _PORTB	set	3969
    50   000000                     _TRISB	set	3987
    51   000000                     _INTCON2bits	set	4081
    52   000000                     _TRISD	set	3989
    53   000000                     _TRISC	set	3988
    54   000000                     _PORTD	set	3971
    55   000000                     _PORTC	set	3970
    56   000000                     _LATB	set	3978
    57   000000                     _LATD	set	3980
    58   000000                     _LATC	set	3979
    59                           
    60                           ; #config settings
    61                           
    62                           	psect	cinit
    63   007FB0                     __pcinit:
    64                           	callstack 0
    65   007FB0                     start_initialization:
    66                           	callstack 0
    67   007FB0                     __initialization:
    68                           	callstack 0
    69   007FB0                     end_of_initialization:
    70                           	callstack 0
    71   007FB0                     __end_of__initialization:
    72                           	callstack 0
    73   007FB0  0100               	movlb	0
    74   007FB2  EFDB  F03F         	goto	_main	;jump to C main() function
    75                           
    76                           	psect	cstackCOMRAM
    77   000000                     __pcstackCOMRAM:
    78                           	callstack 0
    79   000000                     
    80                           ; 1 bytes @ 0x0
    81 ;;
    82 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    83 ;;
    84 ;; *************** function _main *****************
    85 ;; Defined at:
    86 ;;		line 19 in file "mainDigPorts.c"
    87 ;; Parameters:    Size  Location     Type
    88 ;;		None
    89 ;; Auto vars:     Size  Location     Type
    90 ;;		None
    91 ;; Return value:  Size  Location     Type
    92 ;;                  1    wreg      void 
    93 ;; Registers used:
    94 ;;		wreg, status,2
    95 ;; Tracked objects:
    96 ;;		On entry : 0/0
    97 ;;		On exit  : 0/0
    98 ;;		Unchanged: 0/0
    99 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   100 ;;      Params:         0       0       0       0       0       0       0
   101 ;;      Locals:         0       0       0       0       0       0       0
   102 ;;      Temps:          0       0       0       0       0       0       0
   103 ;;      Totals:         0       0       0       0       0       0       0
   104 ;;Total ram usage:        0 bytes
   105 ;; This function calls:
   106 ;;		Nothing
   107 ;; This function is called by:
   108 ;;		Startup code after reset
   109 ;; This function uses a non-reentrant model
   110 ;;
   111                           
   112                           	psect	text0
   113   007FB6                     __ptext0:
   114                           	callstack 0
   115   007FB6                     _main:
   116                           	callstack 31
   117   007FB6                     
   118                           ;mainDigPorts.c: 26: INTCON2bits.RBPU = 1;
   119   007FB6  8EF1               	bsf	241,7,c	;volatile
   120   007FB8                     
   121                           ;mainDigPorts.c: 27: TRISB = 0b00000011;
   122   007FB8  0E03               	movlw	3
   123   007FBA  6E93               	movwf	147,c	;volatile
   124                           
   125                           ;mainDigPorts.c: 28: TRISC = 0x00;
   126   007FBC  0E00               	movlw	0
   127   007FBE  6E94               	movwf	148,c	;volatile
   128                           
   129                           ;mainDigPorts.c: 29: TRISD = 0x00;
   130   007FC0  0E00               	movlw	0
   131   007FC2  6E95               	movwf	149,c	;volatile
   132                           
   133                           ;mainDigPorts.c: 30: PORTB = 0;
   134   007FC4  0E00               	movlw	0
   135   007FC6  6E81               	movwf	129,c	;volatile
   136                           
   137                           ;mainDigPorts.c: 31: LATB = 0;
   138   007FC8  0E00               	movlw	0
   139   007FCA  6E8A               	movwf	138,c	;volatile
   140                           
   141                           ;mainDigPorts.c: 32: PORTC = 0;
   142   007FCC  0E00               	movlw	0
   143   007FCE  6E82               	movwf	130,c	;volatile
   144                           
   145                           ;mainDigPorts.c: 33: LATC = 0;
   146   007FD0  0E00               	movlw	0
   147   007FD2  6E8B               	movwf	139,c	;volatile
   148                           
   149                           ;mainDigPorts.c: 34: PORTD = 0;
   150   007FD4  0E00               	movlw	0
   151   007FD6  6E83               	movwf	131,c	;volatile
   152                           
   153                           ;mainDigPorts.c: 35: LATD = 0;
   154   007FD8  0E00               	movlw	0
   155   007FDA  6E8C               	movwf	140,c	;volatile
   156   007FDC                     l29:
   157   007FDC  0004               	clrwdt		;# 
   158   007FDE                     
   159                           ;mainDigPorts.c: 40: if (PORTBbits.RB1 == 0)
   160   007FDE  B281               	btfsc	129,1,c	;volatile
   161   007FE0  EFF4  F03F         	goto	u11
   162   007FE4  EFF6  F03F         	goto	u10
   163   007FE8                     u11:
   164   007FE8  EFFA  F03F         	goto	l30
   165   007FEC                     u10:
   166   007FEC                     
   167                           ;mainDigPorts.c: 41: {;mainDigPorts.c: 42: LATDbits.LD0 = 0;
   168   007FEC  908C               	bcf	140,0,c	;volatile
   169                           
   170                           ;mainDigPorts.c: 43: LATDbits.LD1 = 1;
   171   007FEE  828C               	bsf	140,1,c	;volatile
   172                           
   173                           ;mainDigPorts.c: 44: }
   174   007FF0  EFEE  F03F         	goto	l29
   175   007FF4                     l30:
   176                           
   177                           ;mainDigPorts.c: 45: else;mainDigPorts.c: 46: {;mainDigPorts.c: 47: LATDbits.LD0 = 1;
   178   007FF4  808C               	bsf	140,0,c	;volatile
   179                           
   180                           ;mainDigPorts.c: 48: LATDbits.LD1 = 0;
   181   007FF6  928C               	bcf	140,1,c	;volatile
   182   007FF8  EFEE  F03F         	goto	l29
   183   007FFC  EF00  F000         	goto	start
   184   008000                     __end_of_main:
   185                           	callstack 0
   186   000000                     
   187                           	psect	rparam
   188   000000                     
   189                           	psect	idloc
   190                           
   191                           ;Config register IDLOC0 @ 0x200000
   192                           ;	unspecified, using default values
   193   200000                     	org	2097152
   194   200000  FF                 	db	255
   195                           
   196                           ;Config register IDLOC1 @ 0x200001
   197                           ;	unspecified, using default values
   198   200001                     	org	2097153
   199   200001  FF                 	db	255
   200                           
   201                           ;Config register IDLOC2 @ 0x200002
   202                           ;	unspecified, using default values
   203   200002                     	org	2097154
   204   200002  FF                 	db	255
   205                           
   206                           ;Config register IDLOC3 @ 0x200003
   207                           ;	unspecified, using default values
   208   200003                     	org	2097155
   209   200003  FF                 	db	255
   210                           
   211                           ;Config register IDLOC4 @ 0x200004
   212                           ;	unspecified, using default values
   213   200004                     	org	2097156
   214   200004  FF                 	db	255
   215                           
   216                           ;Config register IDLOC5 @ 0x200005
   217                           ;	unspecified, using default values
   218   200005                     	org	2097157
   219   200005  FF                 	db	255
   220                           
   221                           ;Config register IDLOC6 @ 0x200006
   222                           ;	unspecified, using default values
   223   200006                     	org	2097158
   224   200006  FF                 	db	255
   225                           
   226                           ;Config register IDLOC7 @ 0x200007
   227                           ;	unspecified, using default values
   228   200007                     	org	2097159
   229   200007  FF                 	db	255
   230                           
   231                           	psect	config
   232                           
   233                           ; Padding undefined space
   234   300000                     	org	3145728
   235   300000  FF                 	db	255
   236                           
   237                           ;Config register CONFIG1H @ 0x300001
   238                           ;	Oscillator Selection bits
   239                           ;	OSC = HS, HS oscillator
   240                           ;	Fail-Safe Clock Monitor Enable bit
   241                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   242                           ;	Internal/External Oscillator Switchover bit
   243                           ;	IESO = OFF, Oscillator Switchover mode disabled
   244   300001                     	org	3145729
   245   300001  02                 	db	2
   246                           
   247                           ;Config register CONFIG2L @ 0x300002
   248                           ;	Power-up Timer Enable bit
   249                           ;	PWRT = OFF, PWRT disabled
   250                           ;	Brown-out Reset Enable bits
   251                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   252                           ;	Brown Out Reset Voltage bits
   253                           ;	BORV = 3, Minimum setting
   254   300002                     	org	3145730
   255   300002  1F                 	db	31
   256                           
   257                           ;Config register CONFIG2H @ 0x300003
   258                           ;	Watchdog Timer Enable bit
   259                           ;	WDT = ON, WDT enabled
   260                           ;	Watchdog Timer Postscale Select bits
   261                           ;	WDTPS = 32768, 1:32768
   262   300003                     	org	3145731
   263   300003  1F                 	db	31
   264                           
   265                           ; Padding undefined space
   266   300004                     	org	3145732
   267   300004  FF                 	db	255
   268                           
   269                           ;Config register CONFIG3H @ 0x300005
   270                           ;	CCP2 MUX bit
   271                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   272                           ;	PORTB A/D Enable bit
   273                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   274                           ;	Low-Power Timer1 Oscillator Enable bit
   275                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   276                           ;	MCLR Pin Enable bit
   277                           ;	MCLRE = OFF, RE3 input pin enabled; MCLR disabled
   278   300005                     	org	3145733
   279   300005  01                 	db	1
   280                           
   281                           ;Config register CONFIG4L @ 0x300006
   282                           ;	Stack Full/Underflow Reset Enable bit
   283                           ;	STVREN = ON, Stack full/underflow will cause Reset
   284                           ;	Single-Supply ICSP Enable bit
   285                           ;	LVP = ON, Single-Supply ICSP enabled
   286                           ;	Extended Instruction Set Enable bit
   287                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   288                           ;	Background Debugger Enable bit
   289                           ;	DEBUG = 0x1, unprogrammed default
   290   300006                     	org	3145734
   291   300006  85                 	db	133
   292                           
   293                           ; Padding undefined space
   294   300007                     	org	3145735
   295   300007  FF                 	db	255
   296                           
   297                           ;Config register CONFIG5L @ 0x300008
   298                           ;	Code Protection bit
   299                           ;	CP0 = OFF, Block 0 (000800-001FFFh) not code-protected
   300                           ;	Code Protection bit
   301                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code-protected
   302                           ;	Code Protection bit
   303                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code-protected
   304                           ;	Code Protection bit
   305                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code-protected
   306   300008                     	org	3145736
   307   300008  0F                 	db	15
   308                           
   309                           ;Config register CONFIG5H @ 0x300009
   310                           ;	Boot Block Code Protection bit
   311                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   312                           ;	Data EEPROM Code Protection bit
   313                           ;	CPD = OFF, Data EEPROM not code-protected
   314   300009                     	org	3145737
   315   300009  C0                 	db	192
   316                           
   317                           ;Config register CONFIG6L @ 0x30000A
   318                           ;	Write Protection bit
   319                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   320                           ;	Write Protection bit
   321                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   322                           ;	Write Protection bit
   323                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   324                           ;	Write Protection bit
   325                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   326   30000A                     	org	3145738
   327   30000A  0F                 	db	15
   328                           
   329                           ;Config register CONFIG6H @ 0x30000B
   330                           ;	Configuration Register Write Protection bit
   331                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   332                           ;	Boot Block Write Protection bit
   333                           ;	WRTB = OFF, Boot block (000000-0007FFh) not write-protected
   334                           ;	Data EEPROM Write Protection bit
   335                           ;	WRTD = OFF, Data EEPROM not write-protected
   336   30000B                     	org	3145739
   337   30000B  E0                 	db	224
   338                           
   339                           ;Config register CONFIG7L @ 0x30000C
   340                           ;	Table Read Protection bit
   341                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
   342                           ;	Table Read Protection bit
   343                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
   344                           ;	Table Read Protection bit
   345                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other
      +                           blocks
   346                           ;	Table Read Protection bit
   347                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other
      +                           blocks
   348   30000C                     	org	3145740
   349   30000C  0F                 	db	15
   350                           
   351                           ;Config register CONFIG7H @ 0x30000D
   352                           ;	Boot Block Table Read Protection bit
   353                           ;	EBTRB = OFF, Boot block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   354   30000D                     	org	3145741
   355   30000D  40                 	db	64
   356                           tosu	equ	0xFFF
   357                           tosh	equ	0xFFE
   358                           tosl	equ	0xFFD
   359                           stkptr	equ	0xFFC
   360                           pclatu	equ	0xFFB
   361                           pclath	equ	0xFFA
   362                           pcl	equ	0xFF9
   363                           tblptru	equ	0xFF8
   364                           tblptrh	equ	0xFF7
   365                           tblptrl	equ	0xFF6
   366                           tablat	equ	0xFF5
   367                           prodh	equ	0xFF4
   368                           prodl	equ	0xFF3
   369                           indf0	equ	0xFEF
   370                           postinc0	equ	0xFEE
   371                           postdec0	equ	0xFED
   372                           preinc0	equ	0xFEC
   373                           plusw0	equ	0xFEB
   374                           fsr0h	equ	0xFEA
   375                           fsr0l	equ	0xFE9
   376                           wreg	equ	0xFE8
   377                           indf1	equ	0xFE7
   378                           postinc1	equ	0xFE6
   379                           postdec1	equ	0xFE5
   380                           preinc1	equ	0xFE4
   381                           plusw1	equ	0xFE3
   382                           fsr1h	equ	0xFE2
   383                           fsr1l	equ	0xFE1
   384                           bsr	equ	0xFE0
   385                           indf2	equ	0xFDF
   386                           postinc2	equ	0xFDE
   387                           postdec2	equ	0xFDD
   388                           preinc2	equ	0xFDC
   389                           plusw2	equ	0xFDB
   390                           fsr2h	equ	0xFDA
   391                           fsr2l	equ	0xFD9
   392                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      0       0
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      0       0       1        0.0%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            80      0       0       4        0.0%
BANK0               80      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBIGSFRh           E      0       0      16        0.0%
BITBIGSFRlh         5B      0       0      17        0.0%
BITBIGSFRllhh        6      0       0      18        0.0%
BITBIGSFRllhl        6      0       0      19        0.0%
BITBIGSFRlll         1      0       0      20        0.0%
ABS                  0      0       0      21        0.0%
BIGRAM             5FF      0       0      22        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Tue Dec 13 23:45:10 2022

                     l30 7FF4                       l29 7FDC                       u10 7FEC  
                     u11 7FE8                      l782 7FB6                      l784 7FB8  
                    l786 7FDE                      l788 7FEC                     _LATB 000F8A  
                   _LATC 000F8B                     _LATD 000F8C                     _main 7FB6  
                   start 0000             ___param_bank 000000                    ?_main 0000  
                  _PORTB 000F81                    _PORTC 000F82                    _PORTD 000F83  
                  _TRISB 000F93                    _TRISC 000F94                    _TRISD 000F95  
        __initialization 7FB0             __end_of_main 8000                   ??_main 0000  
          __activetblptr 000000                   isa$std 000001               __accesstop 0080  
__end_of__initialization 7FB0            ___rparam_used 000001           __pcstackCOMRAM 0000  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FB0  
                __ramtop 0600                  __ptext0 7FB6     end_of_initialization 7FB0  
              _PORTBbits 000F81      start_initialization 7FB0                 _LATDbits 000F8C  
            _INTCON2bits 000FF1                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000  
