
*** Running vivado
    with args -log system_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/xup/fpga_flow/2016_2_zynq_labs/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxVivado/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0_0' generated file not found 'c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0_0' generated file not found 'c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0_0' generated file not found 'c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0_0' generated file not found 'c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/sim/libremoteport.dll'. Please regenerate to continue.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 335.895 ; gain = 42.082
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_0/system_axi_bram_ctrl_0_0.dcp' for cell 'system_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_axi_bram_ctrl_0_bram_0/system_axi_bram_ctrl_0_bram_0.dcp' for cell 'system_i/axi_bram_ctrl_0_bram'
INFO: [Project 1-454] Reading design checkpoint 'c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.dcp' for cell 'system_i/buttons'
INFO: [Project 1-454] Reading design checkpoint 'c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_led_ip_0_0/system_led_ip_0_0.dcp' for cell 'system_i/led_ip_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/switches'
INFO: [Project 1-454] Reading design checkpoint 'c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/ps7_0_axi_periph/m01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2.dcp' for cell 'system_i/ps7_0_axi_periph/m02_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 65 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Finished Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/switches/U0'
Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/buttons/U0'
Finished Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/buttons/U0'
Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/constrs_1/imports/lab3/lab3_zybo.xdc]
Finished Parsing XDC File [C:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.srcs/constrs_1/imports/lab3/lab3_zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'system_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 636.121 ; gain = 300.227
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 642.762 ; gain = 6.641
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15f5bb161

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1135.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 128 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 166c437f4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1135.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 72 cells and removed 232 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10ebdccab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1135.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 780 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10ebdccab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1135.996 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 10ebdccab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1135.996 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1135.996 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 10ebdccab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1135.996 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1adee0125

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1162.152 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1adee0125

Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1162.152 ; gain = 26.156
41 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:01:00 . Memory (MB): peak = 1162.152 ; gain = 526.031
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.337 . Memory (MB): peak = 1162.152 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.runs/impl_1/system_wrapper_opt.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1162.152 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CKLD-1] Clock Net has non-BUF driver and too many loads: Clock net system_i/processing_system7_0/inst/FCLK_CLK0 is not driven by a Clock Buffer and has more than 512 loads. Driver(s): system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1162.152 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e32d7913

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.648 . Memory (MB): peak = 1162.152 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1162.152 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: c31985d5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1162.152 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d8aeb2f2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1162.152 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d8aeb2f2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1162.152 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1d8aeb2f2

Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1162.152 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: f0ab9b36

Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1162.152 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f0ab9b36

Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1162.152 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 138edb7cd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1162.152 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14aafeac2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1162.152 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14aafeac2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1162.152 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 20b1ce308

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1162.152 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b901a748

Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1162.152 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 144d159da

Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1162.152 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 144d159da

Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1162.152 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 144d159da

Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1162.152 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 159294ef4

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 159294ef4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1162.152 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.001. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ae854bcc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1162.152 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: ae854bcc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1162.152 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ae854bcc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1162.152 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ae854bcc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1162.152 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 159ea86c5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1162.152 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 159ea86c5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1162.152 ; gain = 0.000
Ending Placer Task | Checksum: 121a152c2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 1162.152 ; gain = 0.000
60 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1162.152 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.622 . Memory (MB): peak = 1162.152 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.runs/impl_1/system_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.285 . Memory (MB): peak = 1162.152 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1162.152 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1162.152 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 6d6135db ConstDB: 0 ShapeSum: b4401ce7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15f0d768b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1223.660 ; gain = 61.508

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15f0d768b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1223.660 ; gain = 61.508

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15f0d768b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1223.660 ; gain = 61.508

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15f0d768b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1223.660 ; gain = 61.508
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18544a9bf

Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1223.660 ; gain = 61.508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.011  | TNS=0.000  | WHS=-0.206 | THS=-22.249|

Phase 2 Router Initialization | Checksum: 189cc23d0

Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1223.660 ; gain = 61.508

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19231f72d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1223.660 ; gain = 61.508

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 260
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.355  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 169a4c84c

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1223.660 ; gain = 61.508

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.355  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16cc3d77f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1223.660 ; gain = 61.508
Phase 4 Rip-up And Reroute | Checksum: 16cc3d77f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1223.660 ; gain = 61.508

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16cc3d77f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1223.660 ; gain = 61.508

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16cc3d77f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1223.660 ; gain = 61.508
Phase 5 Delay and Skew Optimization | Checksum: 16cc3d77f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1223.660 ; gain = 61.508

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 145062cf6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1223.660 ; gain = 61.508
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.355  | TNS=0.000  | WHS=-2.642 | THS=-267.158|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 1752b85fd

Time (s): cpu = 00:04:17 ; elapsed = 00:03:06 . Memory (MB): peak = 1706.828 ; gain = 544.676
Phase 6.1 Hold Fix Iter | Checksum: 1752b85fd

Time (s): cpu = 00:04:17 ; elapsed = 00:03:06 . Memory (MB): peak = 1706.828 ; gain = 544.676

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.355  | TNS=0.000  | WHS=-1.376 | THS=-20.803|

Phase 6.2 Additional Hold Fix | Checksum: 1940be8b7

Time (s): cpu = 00:05:08 ; elapsed = 00:03:40 . Memory (MB): peak = 1706.828 ; gain = 544.676
Phase 6 Post Hold Fix | Checksum: 133e7dd0b

Time (s): cpu = 00:05:08 ; elapsed = 00:03:40 . Memory (MB): peak = 1706.828 ; gain = 544.676

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.46565 %
  Global Horizontal Routing Utilization  = 3.53194 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 167d9b515

Time (s): cpu = 00:05:08 ; elapsed = 00:03:40 . Memory (MB): peak = 1706.828 ; gain = 544.676

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 167d9b515

Time (s): cpu = 00:05:08 ; elapsed = 00:03:40 . Memory (MB): peak = 1706.828 ; gain = 544.676

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ea8cf5b0

Time (s): cpu = 00:05:08 ; elapsed = 00:03:40 . Memory (MB): peak = 1706.828 ; gain = 544.676

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 118a2eedf

Time (s): cpu = 00:05:08 ; elapsed = 00:03:40 . Memory (MB): peak = 1706.828 ; gain = 544.676
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.891  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 118a2eedf

Time (s): cpu = 00:05:08 ; elapsed = 00:03:41 . Memory (MB): peak = 1706.828 ; gain = 544.676
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:08 ; elapsed = 00:03:41 . Memory (MB): peak = 1706.828 ; gain = 544.676

Routing Is Done.
74 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:12 ; elapsed = 00:03:44 . Memory (MB): peak = 1706.828 ; gain = 544.676
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.859 . Memory (MB): peak = 1706.828 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.runs/impl_1/system_wrapper_routed.dcp' has been generated.
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] 'C:/xup/fpga_flow/2016_2_zynq_labs/lab3emb/lab3emb.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Nov  4 13:43:14 2017. For additional details about this file, please refer to the WebTalk help file at C:/XilinxVivado/Vivado/2017.2/doc/webtalk_introduction.html.
92 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 1706.828 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Nov  4 13:43:14 2017...
