// Generated by CIRCT 42e53322a
module test(	// /tmp/tmp.cJkCKgUefo/22388_VossII_IDVII_src_fl_verilog_test.cleaned.mlir:2:3
  input  [7:0] i,	// /tmp/tmp.cJkCKgUefo/22388_VossII_IDVII_src_fl_verilog_test.cleaned.mlir:2:22
  output [7:0] o	// /tmp/tmp.cJkCKgUefo/22388_VossII_IDVII_src_fl_verilog_test.cleaned.mlir:2:35
);

  m_1_1 anon_1_1 (	// /tmp/tmp.cJkCKgUefo/22388_VossII_IDVII_src_fl_verilog_test.cleaned.mlir:3:19
    .i (i),
    .o (o)
  );	// /tmp/tmp.cJkCKgUefo/22388_VossII_IDVII_src_fl_verilog_test.cleaned.mlir:3:19
endmodule

module m_1_1(	// /tmp/tmp.cJkCKgUefo/22388_VossII_IDVII_src_fl_verilog_test.cleaned.mlir:6:3
  input  [7:0] i,	// /tmp/tmp.cJkCKgUefo/22388_VossII_IDVII_src_fl_verilog_test.cleaned.mlir:6:31
  output [7:0] o	// /tmp/tmp.cJkCKgUefo/22388_VossII_IDVII_src_fl_verilog_test.cleaned.mlir:6:44
);

  assign o = {i[6:0], 1'h0};	// /tmp/tmp.cJkCKgUefo/22388_VossII_IDVII_src_fl_verilog_test.cleaned.mlir:7:14, :8:10, :9:10, :10:5
endmodule

