// Seed: 3646951509
module module_0;
  reg id_1;
  integer id_2;
  supply0 id_3 = 1;
  final $display(1, id_3, $display(id_2 - id_1), 1);
  always id_1 = 1;
  always id_1 <= 1;
  reg id_4 = id_4, id_5, id_6, id_7, id_8;
  always begin
    id_5 <= id_1;
  end
endmodule
module module_1 (
    input uwire   id_0,
    input supply0 id_1
);
  assign id_3 = 1;
  initial
    if (1) id_3 = 1;
    else wait (id_3) id_3 = 1;
  module_0();
  wire id_4;
endmodule
