Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec 14 18:41:57 2018
| Host         : Monsoon-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 54 register/latch pins with no clock driven by root clock pin: ACL_SCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 106 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 97 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.029        0.000                      0                  223        0.041        0.000                      0                  223        2.867        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         93.107        0.000                      0                   64        0.289        0.000                      0                   64       49.500        0.000                       0                    35  
  clk_out2_clk_wiz_0          1.029        0.000                      0                  159        0.264        0.000                      0                  159        2.867        0.000                       0                    66  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       93.126        0.000                      0                   64        0.289        0.000                      0                   64       49.500        0.000                       0                    35  
  clk_out2_clk_wiz_0_1        1.031        0.000                      0                  159        0.264        0.000                      0                  159        2.867        0.000                       0                    66  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         93.107        0.000                      0                   64        0.041        0.000                      0                   64  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          1.029        0.000                      0                  159        0.111        0.000                      0                  159  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       93.107        0.000                      0                   64        0.041        0.000                      0                   64  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        1.029        0.000                      0                  159        0.111        0.000                      0                  159  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       93.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.107ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.076ns (17.704%)  route 5.002ns (82.296%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.826     5.173    cnt1[31]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[21]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[21]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 93.107    

Slack (MET) :             93.107ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.076ns (17.704%)  route 5.002ns (82.296%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.826     5.173    cnt1[31]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[22]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[22]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 93.107    

Slack (MET) :             93.107ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.076ns (17.704%)  route 5.002ns (82.296%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.826     5.173    cnt1[31]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[23]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 93.107    

Slack (MET) :             93.107ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.076ns (17.704%)  route 5.002ns (82.296%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.826     5.173    cnt1[31]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[24]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[24]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 93.107    

Slack (MET) :             93.116ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 1.076ns (17.730%)  route 4.993ns (82.270%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.817     5.164    cnt1[31]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[29]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[29]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 93.116    

Slack (MET) :             93.116ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 1.076ns (17.730%)  route 4.993ns (82.270%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.817     5.164    cnt1[31]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[30]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[30]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 93.116    

Slack (MET) :             93.116ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 1.076ns (17.730%)  route 4.993ns (82.270%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.817     5.164    cnt1[31]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[31]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[31]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 93.116    

Slack (MET) :             93.274ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.076ns (18.205%)  route 4.834ns (81.795%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.659     5.006    cnt1[31]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[25]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y101        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[25]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                 93.274    

Slack (MET) :             93.274ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.076ns (18.205%)  route 4.834ns (81.795%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.659     5.006    cnt1[31]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[26]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y101        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[26]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                 93.274    

Slack (MET) :             93.274ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.076ns (18.205%)  route 4.834ns (81.795%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.659     5.006    cnt1[31]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[27]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y101        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                 93.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.470ns (71.291%)  route 0.189ns (28.709%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.062 r  cnt1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.062    data0[21]
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[21]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[21]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.481ns (71.762%)  route 0.189ns (28.238%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.073 r  cnt1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.073    data0[23]
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[23]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.506ns (72.777%)  route 0.189ns (27.223%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.098 r  cnt1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.098    data0[22]
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[22]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[22]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.506ns (72.777%)  route 0.189ns (27.223%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.098 r  cnt1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.098    data0[24]
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[24]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[24]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.509ns (72.894%)  route 0.189ns (27.106%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.047 r  cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.047    cnt1_reg[24]_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.101 r  cnt1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.101    data0[25]
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[25]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[25]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cnt1_reg[1]/Q
                         net (fo=2, routed)           0.185    -0.272    cnt1_reg_n_0_[1]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.157 r  cnt1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.157    data0[1]
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[1]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.105    -0.493    cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 cnt1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.743%)  route 0.187ns (42.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.561    -0.603    clk_10MHZ
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt1_reg[29]/Q
                         net (fo=2, routed)           0.187    -0.275    cnt1_reg_n_0_[29]
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.160 r  cnt1_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.160    data0[29]
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[29]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 cnt1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y96         FDRE                                         r  cnt1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cnt1_reg[5]/Q
                         net (fo=2, routed)           0.188    -0.270    cnt1_reg_n_0_[5]
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.155 r  cnt1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.155    data0[5]
    SLICE_X48Y96         FDRE                                         r  cnt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X48Y96         FDRE                                         r  cnt1_reg[5]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.105    -0.493    cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.520ns (73.315%)  route 0.189ns (26.685%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.047 r  cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.047    cnt1_reg[24]_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.112 r  cnt1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.112    data0[27]
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[27]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.153 r  cnt1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.153    data0[9]
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.838    -0.835    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X48Y97         FDRE (Hold_fdre_C_D)         0.105    -0.492    cnt1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y97     ACL_SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y97     cnt1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y97     cnt1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y97     cnt1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y97     cnt1_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y98     cnt1_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y98     cnt1_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y98     cnt1_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y95     cnt1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y95     cnt1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y95     cnt1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y95     cnt1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y96     cnt1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y96     cnt1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y96     cnt1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y96     cnt1_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     ACL_SCLK_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     ACL_SCLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     ACL_SCLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     ACL_SCLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     cnt1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     cnt1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y97     cnt1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y97     cnt1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y97     cnt1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y97     cnt1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y97     cnt1_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y97     cnt1_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.076ns (21.205%)  route 3.998ns (78.795%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.810     4.161    V_count[31]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  V_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[1]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.076ns (21.205%)  route 3.998ns (78.795%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.810     4.161    V_count[31]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  V_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[2]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.076ns (21.205%)  route 3.998ns (78.795%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.810     4.161    V_count[31]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  V_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[3]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.076ns (21.205%)  route 3.998ns (78.795%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.810     4.161    V_count[31]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  V_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[4]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.076ns (21.767%)  route 3.867ns (78.233%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.679     4.029    V_count[31]_i_1_n_0
    SLICE_X52Y86         FDRE                                         r  V_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y86         FDRE                                         r  V_count_reg[5]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.076ns (21.767%)  route 3.867ns (78.233%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.679     4.029    V_count[31]_i_1_n_0
    SLICE_X52Y86         FDRE                                         r  V_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y86         FDRE                                         r  V_count_reg[6]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.076ns (21.767%)  route 3.867ns (78.233%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.679     4.029    V_count[31]_i_1_n_0
    SLICE_X52Y86         FDRE                                         r  V_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y86         FDRE                                         r  V_count_reg[7]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.076ns (21.767%)  route 3.867ns (78.233%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.679     4.029    V_count[31]_i_1_n_0
    SLICE_X52Y86         FDRE                                         r  V_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y86         FDRE                                         r  V_count_reg[8]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[8]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.076ns (21.781%)  route 3.864ns (78.219%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 5.214 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.676     4.026    V_count[31]_i_1_n_0
    SLICE_X52Y87         FDRE                                         r  V_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.500     5.214    vgaclk
    SLICE_X52Y87         FDRE                                         r  V_count_reg[10]/C
                         clock pessimism              0.559     5.773    
                         clock uncertainty           -0.153     5.620    
    SLICE_X52Y87         FDRE (Setup_fdre_C_R)       -0.429     5.191    V_count_reg[10]
  -------------------------------------------------------------------
                         required time                          5.191    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.076ns (21.781%)  route 3.864ns (78.219%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 5.214 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.676     4.026    V_count[31]_i_1_n_0
    SLICE_X52Y87         FDRE                                         r  V_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.500     5.214    vgaclk
    SLICE_X52Y87         FDRE                                         r  V_count_reg[11]/C
                         clock pessimism              0.559     5.773    
                         clock uncertainty           -0.153     5.620    
    SLICE_X52Y87         FDRE (Setup_fdre_C_R)       -0.429     5.191    V_count_reg[11]
  -------------------------------------------------------------------
                         required time                          5.191    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                  1.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 H_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.562    -0.602    vgaclk
    SLICE_X59Y85         FDRE                                         r  H_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  H_count_reg[12]/Q
                         net (fo=9, routed)           0.120    -0.341    H_count_reg_n_0_[12]
    SLICE_X59Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.233 r  H_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.233    H_count_reg[12]_i_1_n_4
    SLICE_X59Y85         FDRE                                         r  H_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.832    -0.841    vgaclk
    SLICE_X59Y85         FDRE                                         r  H_count_reg[12]/C
                         clock pessimism              0.239    -0.602    
    SLICE_X59Y85         FDRE (Hold_fdre_C_D)         0.105    -0.497    H_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 H_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.563    -0.601    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  H_count_reg[20]/Q
                         net (fo=9, routed)           0.133    -0.328    H_count_reg_n_0_[20]
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.220 r  H_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.220    H_count_reg[20]_i_1_n_4
    SLICE_X59Y87         FDRE                                         r  H_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.833    -0.840    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[20]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.105    -0.496    H_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 H_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.562    -0.602    vgaclk
    SLICE_X59Y86         FDRE                                         r  H_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  H_count_reg[16]/Q
                         net (fo=9, routed)           0.133    -0.329    H_count_reg_n_0_[16]
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  H_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.221    H_count_reg[16]_i_1_n_4
    SLICE_X59Y86         FDRE                                         r  H_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.832    -0.841    vgaclk
    SLICE_X59Y86         FDRE                                         r  H_count_reg[16]/C
                         clock pessimism              0.239    -0.602    
    SLICE_X59Y86         FDRE (Hold_fdre_C_D)         0.105    -0.497    H_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 H_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.564    -0.600    vgaclk
    SLICE_X59Y88         FDRE                                         r  H_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  H_count_reg[24]/Q
                         net (fo=9, routed)           0.133    -0.327    H_count_reg_n_0_[24]
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.219 r  H_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.219    H_count_reg[24]_i_1_n_4
    SLICE_X59Y88         FDRE                                         r  H_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.835    -0.838    vgaclk
    SLICE_X59Y88         FDRE                                         r  H_count_reg[24]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.105    -0.495    H_count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 H_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.562    -0.602    vgaclk
    SLICE_X59Y84         FDRE                                         r  H_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  H_count_reg[8]/Q
                         net (fo=11, routed)          0.133    -0.329    H_count_reg_n_0_[8]
    SLICE_X59Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  H_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.221    H_count_reg[8]_i_1_n_4
    SLICE_X59Y84         FDRE                                         r  H_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.831    -0.842    vgaclk
    SLICE_X59Y84         FDRE                                         r  H_count_reg[8]/C
                         clock pessimism              0.240    -0.602    
    SLICE_X59Y84         FDRE (Hold_fdre_C_D)         0.105    -0.497    H_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 V_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.560    -0.604    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  V_count_reg[3]/Q
                         net (fo=9, routed)           0.134    -0.330    V_count_reg_n_0_[3]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.219 r  V_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.219    V_count_reg[4]_i_1_n_5
    SLICE_X52Y85         FDRE                                         r  V_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.829    -0.844    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[3]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.105    -0.499    V_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.563    -0.601    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  H_count_reg[19]/Q
                         net (fo=9, routed)           0.134    -0.327    H_count_reg_n_0_[19]
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.216 r  H_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.216    H_count_reg[20]_i_1_n_5
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.833    -0.840    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.105    -0.496    H_count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 H_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.562    -0.602    vgaclk
    SLICE_X59Y84         FDRE                                         r  H_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  H_count_reg[7]/Q
                         net (fo=9, routed)           0.134    -0.328    H_count_reg_n_0_[7]
    SLICE_X59Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.217 r  H_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.217    H_count_reg[8]_i_1_n_5
    SLICE_X59Y84         FDRE                                         r  H_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.831    -0.842    vgaclk
    SLICE_X59Y84         FDRE                                         r  H_count_reg[7]/C
                         clock pessimism              0.240    -0.602    
    SLICE_X59Y84         FDRE (Hold_fdre_C_D)         0.105    -0.497    H_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 H_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.323%)  route 0.134ns (34.677%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.561    -0.603    vgaclk
    SLICE_X59Y83         FDRE                                         r  H_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  H_count_reg[3]/Q
                         net (fo=15, routed)          0.134    -0.328    H_count_reg_n_0_[3]
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.217 r  H_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.217    H_count_reg[4]_i_1_n_5
    SLICE_X59Y83         FDRE                                         r  H_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.830    -0.843    vgaclk
    SLICE_X59Y83         FDRE                                         r  H_count_reg[3]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X59Y83         FDRE (Hold_fdre_C_D)         0.105    -0.498    H_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 H_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.256ns (65.120%)  route 0.137ns (34.880%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.564    -0.600    vgaclk
    SLICE_X59Y89         FDRE                                         r  H_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  H_count_reg[25]/Q
                         net (fo=9, routed)           0.137    -0.322    H_count_reg_n_0_[25]
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.207 r  H_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.207    H_count_reg[28]_i_1_n_7
    SLICE_X59Y89         FDRE                                         r  H_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.835    -0.838    vgaclk
    SLICE_X59Y89         FDRE                                         r  H_count_reg[25]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X59Y89         FDRE (Hold_fdre_C_D)         0.105    -0.495    H_count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X67Y85     H_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X59Y85     H_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X59Y85     H_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X59Y85     H_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X59Y86     H_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X59Y86     H_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X59Y86     H_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X59Y86     H_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y87     H_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y87     H_count_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y87     H_count_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y83     H_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y87     H_count_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y90     H_count_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y83     H_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y90     H_count_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y90     H_count_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y83     H_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X67Y85     H_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y85     H_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y85     H_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y85     H_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y86     H_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y86     H_count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y86     H_count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y86     H_count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y87     H_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y87     H_count_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       93.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.126ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.076ns (17.704%)  route 5.002ns (82.296%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.826     5.173    cnt1[31]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[21]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.229    98.728    
    SLICE_X48Y100        FDRE (Setup_fdre_C_R)       -0.429    98.299    cnt1_reg[21]
  -------------------------------------------------------------------
                         required time                         98.299    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 93.126    

Slack (MET) :             93.126ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.076ns (17.704%)  route 5.002ns (82.296%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.826     5.173    cnt1[31]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[22]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.229    98.728    
    SLICE_X48Y100        FDRE (Setup_fdre_C_R)       -0.429    98.299    cnt1_reg[22]
  -------------------------------------------------------------------
                         required time                         98.299    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 93.126    

Slack (MET) :             93.126ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.076ns (17.704%)  route 5.002ns (82.296%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.826     5.173    cnt1[31]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[23]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.229    98.728    
    SLICE_X48Y100        FDRE (Setup_fdre_C_R)       -0.429    98.299    cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                         98.299    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 93.126    

Slack (MET) :             93.126ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.076ns (17.704%)  route 5.002ns (82.296%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.826     5.173    cnt1[31]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[24]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.229    98.728    
    SLICE_X48Y100        FDRE (Setup_fdre_C_R)       -0.429    98.299    cnt1_reg[24]
  -------------------------------------------------------------------
                         required time                         98.299    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 93.126    

Slack (MET) :             93.135ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 1.076ns (17.730%)  route 4.993ns (82.270%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.817     5.164    cnt1[31]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[29]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.229    98.728    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    98.299    cnt1_reg[29]
  -------------------------------------------------------------------
                         required time                         98.299    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 93.135    

Slack (MET) :             93.135ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 1.076ns (17.730%)  route 4.993ns (82.270%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.817     5.164    cnt1[31]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[30]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.229    98.728    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    98.299    cnt1_reg[30]
  -------------------------------------------------------------------
                         required time                         98.299    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 93.135    

Slack (MET) :             93.135ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 1.076ns (17.730%)  route 4.993ns (82.270%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.817     5.164    cnt1[31]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[31]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.229    98.728    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    98.299    cnt1_reg[31]
  -------------------------------------------------------------------
                         required time                         98.299    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 93.135    

Slack (MET) :             93.293ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.076ns (18.205%)  route 4.834ns (81.795%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.659     5.006    cnt1[31]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[25]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.229    98.728    
    SLICE_X48Y101        FDRE (Setup_fdre_C_R)       -0.429    98.299    cnt1_reg[25]
  -------------------------------------------------------------------
                         required time                         98.299    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                 93.293    

Slack (MET) :             93.293ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.076ns (18.205%)  route 4.834ns (81.795%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.659     5.006    cnt1[31]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[26]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.229    98.728    
    SLICE_X48Y101        FDRE (Setup_fdre_C_R)       -0.429    98.299    cnt1_reg[26]
  -------------------------------------------------------------------
                         required time                         98.299    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                 93.293    

Slack (MET) :             93.293ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.076ns (18.205%)  route 4.834ns (81.795%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.229ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.453ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.659     5.006    cnt1[31]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[27]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.229    98.728    
    SLICE_X48Y101        FDRE (Setup_fdre_C_R)       -0.429    98.299    cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                         98.299    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                 93.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.470ns (71.291%)  route 0.189ns (28.709%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.062 r  cnt1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.062    data0[21]
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[21]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[21]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.481ns (71.762%)  route 0.189ns (28.238%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.073 r  cnt1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.073    data0[23]
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[23]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.506ns (72.777%)  route 0.189ns (27.223%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.098 r  cnt1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.098    data0[22]
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[22]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[22]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.506ns (72.777%)  route 0.189ns (27.223%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.098 r  cnt1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.098    data0[24]
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[24]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[24]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.509ns (72.894%)  route 0.189ns (27.106%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.047 r  cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.047    cnt1_reg[24]_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.101 r  cnt1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.101    data0[25]
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[25]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[25]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cnt1_reg[1]/Q
                         net (fo=2, routed)           0.185    -0.272    cnt1_reg_n_0_[1]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.157 r  cnt1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.157    data0[1]
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[1]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.105    -0.493    cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 cnt1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.743%)  route 0.187ns (42.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.561    -0.603    clk_10MHZ
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt1_reg[29]/Q
                         net (fo=2, routed)           0.187    -0.275    cnt1_reg_n_0_[29]
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.160 r  cnt1_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.160    data0[29]
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[29]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 cnt1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y96         FDRE                                         r  cnt1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cnt1_reg[5]/Q
                         net (fo=2, routed)           0.188    -0.270    cnt1_reg_n_0_[5]
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.155 r  cnt1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.155    data0[5]
    SLICE_X48Y96         FDRE                                         r  cnt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X48Y96         FDRE                                         r  cnt1_reg[5]/C
                         clock pessimism              0.238    -0.598    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.105    -0.493    cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.520ns (73.315%)  route 0.189ns (26.685%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.047 r  cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.047    cnt1_reg[24]_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.112 r  cnt1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.112    data0[27]
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[27]/C
                         clock pessimism              0.509    -0.332    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105    -0.227    cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.153 r  cnt1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.153    data0[9]
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.838    -0.835    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
                         clock pessimism              0.238    -0.597    
    SLICE_X48Y97         FDRE (Hold_fdre_C_D)         0.105    -0.492    cnt1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.340    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y97     ACL_SCLK_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X49Y97     cnt1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y97     cnt1_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y97     cnt1_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y97     cnt1_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y98     cnt1_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y98     cnt1_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y98     cnt1_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y95     cnt1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y95     cnt1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y95     cnt1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y95     cnt1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y96     cnt1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y96     cnt1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y96     cnt1_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y96     cnt1_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     ACL_SCLK_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     ACL_SCLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     ACL_SCLK_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     ACL_SCLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     cnt1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y97     cnt1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y97     cnt1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y97     cnt1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y97     cnt1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y97     cnt1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y97     cnt1_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X48Y97     cnt1_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.076ns (21.205%)  route 3.998ns (78.795%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.810     4.161    V_count[31]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  V_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[1]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.151     5.621    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.429     5.192    V_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.076ns (21.205%)  route 3.998ns (78.795%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.810     4.161    V_count[31]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  V_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[2]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.151     5.621    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.429     5.192    V_count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.076ns (21.205%)  route 3.998ns (78.795%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.810     4.161    V_count[31]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  V_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[3]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.151     5.621    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.429     5.192    V_count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.076ns (21.205%)  route 3.998ns (78.795%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.810     4.161    V_count[31]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  V_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[4]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.151     5.621    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.429     5.192    V_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.076ns (21.767%)  route 3.867ns (78.233%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.679     4.029    V_count[31]_i_1_n_0
    SLICE_X52Y86         FDRE                                         r  V_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y86         FDRE                                         r  V_count_reg[5]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.151     5.621    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.429     5.192    V_count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.076ns (21.767%)  route 3.867ns (78.233%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.679     4.029    V_count[31]_i_1_n_0
    SLICE_X52Y86         FDRE                                         r  V_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y86         FDRE                                         r  V_count_reg[6]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.151     5.621    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.429     5.192    V_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.076ns (21.767%)  route 3.867ns (78.233%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.679     4.029    V_count[31]_i_1_n_0
    SLICE_X52Y86         FDRE                                         r  V_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y86         FDRE                                         r  V_count_reg[7]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.151     5.621    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.429     5.192    V_count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.076ns (21.767%)  route 3.867ns (78.233%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.679     4.029    V_count[31]_i_1_n_0
    SLICE_X52Y86         FDRE                                         r  V_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y86         FDRE                                         r  V_count_reg[8]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.151     5.621    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.429     5.192    V_count_reg[8]
  -------------------------------------------------------------------
                         required time                          5.192    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.076ns (21.781%)  route 3.864ns (78.219%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 5.214 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.676     4.026    V_count[31]_i_1_n_0
    SLICE_X52Y87         FDRE                                         r  V_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.500     5.214    vgaclk
    SLICE_X52Y87         FDRE                                         r  V_count_reg[10]/C
                         clock pessimism              0.559     5.773    
                         clock uncertainty           -0.151     5.622    
    SLICE_X52Y87         FDRE (Setup_fdre_C_R)       -0.429     5.193    V_count_reg[10]
  -------------------------------------------------------------------
                         required time                          5.193    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.076ns (21.781%)  route 3.864ns (78.219%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 5.214 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.294ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.676     4.026    V_count[31]_i_1_n_0
    SLICE_X52Y87         FDRE                                         r  V_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.500     5.214    vgaclk
    SLICE_X52Y87         FDRE                                         r  V_count_reg[11]/C
                         clock pessimism              0.559     5.773    
                         clock uncertainty           -0.151     5.622    
    SLICE_X52Y87         FDRE (Setup_fdre_C_R)       -0.429     5.193    V_count_reg[11]
  -------------------------------------------------------------------
                         required time                          5.193    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                  1.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 H_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.562    -0.602    vgaclk
    SLICE_X59Y85         FDRE                                         r  H_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  H_count_reg[12]/Q
                         net (fo=9, routed)           0.120    -0.341    H_count_reg_n_0_[12]
    SLICE_X59Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.233 r  H_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.233    H_count_reg[12]_i_1_n_4
    SLICE_X59Y85         FDRE                                         r  H_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.832    -0.841    vgaclk
    SLICE_X59Y85         FDRE                                         r  H_count_reg[12]/C
                         clock pessimism              0.239    -0.602    
    SLICE_X59Y85         FDRE (Hold_fdre_C_D)         0.105    -0.497    H_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 H_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.563    -0.601    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  H_count_reg[20]/Q
                         net (fo=9, routed)           0.133    -0.328    H_count_reg_n_0_[20]
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.220 r  H_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.220    H_count_reg[20]_i_1_n_4
    SLICE_X59Y87         FDRE                                         r  H_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.833    -0.840    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[20]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.105    -0.496    H_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 H_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.562    -0.602    vgaclk
    SLICE_X59Y86         FDRE                                         r  H_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  H_count_reg[16]/Q
                         net (fo=9, routed)           0.133    -0.329    H_count_reg_n_0_[16]
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  H_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.221    H_count_reg[16]_i_1_n_4
    SLICE_X59Y86         FDRE                                         r  H_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.832    -0.841    vgaclk
    SLICE_X59Y86         FDRE                                         r  H_count_reg[16]/C
                         clock pessimism              0.239    -0.602    
    SLICE_X59Y86         FDRE (Hold_fdre_C_D)         0.105    -0.497    H_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 H_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.564    -0.600    vgaclk
    SLICE_X59Y88         FDRE                                         r  H_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  H_count_reg[24]/Q
                         net (fo=9, routed)           0.133    -0.327    H_count_reg_n_0_[24]
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.219 r  H_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.219    H_count_reg[24]_i_1_n_4
    SLICE_X59Y88         FDRE                                         r  H_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.835    -0.838    vgaclk
    SLICE_X59Y88         FDRE                                         r  H_count_reg[24]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.105    -0.495    H_count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 H_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.562    -0.602    vgaclk
    SLICE_X59Y84         FDRE                                         r  H_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  H_count_reg[8]/Q
                         net (fo=11, routed)          0.133    -0.329    H_count_reg_n_0_[8]
    SLICE_X59Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  H_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.221    H_count_reg[8]_i_1_n_4
    SLICE_X59Y84         FDRE                                         r  H_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.831    -0.842    vgaclk
    SLICE_X59Y84         FDRE                                         r  H_count_reg[8]/C
                         clock pessimism              0.240    -0.602    
    SLICE_X59Y84         FDRE (Hold_fdre_C_D)         0.105    -0.497    H_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 V_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.560    -0.604    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  V_count_reg[3]/Q
                         net (fo=9, routed)           0.134    -0.330    V_count_reg_n_0_[3]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.219 r  V_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.219    V_count_reg[4]_i_1_n_5
    SLICE_X52Y85         FDRE                                         r  V_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.829    -0.844    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[3]/C
                         clock pessimism              0.240    -0.604    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.105    -0.499    V_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.563    -0.601    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  H_count_reg[19]/Q
                         net (fo=9, routed)           0.134    -0.327    H_count_reg_n_0_[19]
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.216 r  H_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.216    H_count_reg[20]_i_1_n_5
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.833    -0.840    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.105    -0.496    H_count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 H_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.562    -0.602    vgaclk
    SLICE_X59Y84         FDRE                                         r  H_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  H_count_reg[7]/Q
                         net (fo=9, routed)           0.134    -0.328    H_count_reg_n_0_[7]
    SLICE_X59Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.217 r  H_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.217    H_count_reg[8]_i_1_n_5
    SLICE_X59Y84         FDRE                                         r  H_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.831    -0.842    vgaclk
    SLICE_X59Y84         FDRE                                         r  H_count_reg[7]/C
                         clock pessimism              0.240    -0.602    
    SLICE_X59Y84         FDRE (Hold_fdre_C_D)         0.105    -0.497    H_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 H_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.323%)  route 0.134ns (34.677%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.561    -0.603    vgaclk
    SLICE_X59Y83         FDRE                                         r  H_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  H_count_reg[3]/Q
                         net (fo=15, routed)          0.134    -0.328    H_count_reg_n_0_[3]
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.217 r  H_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.217    H_count_reg[4]_i_1_n_5
    SLICE_X59Y83         FDRE                                         r  H_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.830    -0.843    vgaclk
    SLICE_X59Y83         FDRE                                         r  H_count_reg[3]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X59Y83         FDRE (Hold_fdre_C_D)         0.105    -0.498    H_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 H_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.256ns (65.120%)  route 0.137ns (34.880%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.564    -0.600    vgaclk
    SLICE_X59Y89         FDRE                                         r  H_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  H_count_reg[25]/Q
                         net (fo=9, routed)           0.137    -0.322    H_count_reg_n_0_[25]
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.207 r  H_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.207    H_count_reg[28]_i_1_n_7
    SLICE_X59Y89         FDRE                                         r  H_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.835    -0.838    vgaclk
    SLICE_X59Y89         FDRE                                         r  H_count_reg[25]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X59Y89         FDRE (Hold_fdre_C_D)         0.105    -0.495    H_count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X67Y85     H_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X59Y85     H_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X59Y85     H_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X59Y85     H_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X59Y86     H_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X59Y86     H_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X59Y86     H_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X59Y86     H_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y87     H_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y87     H_count_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y87     H_count_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y83     H_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y87     H_count_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y90     H_count_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y83     H_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y90     H_count_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y90     H_count_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y83     H_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X67Y85     H_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y85     H_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y85     H_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y85     H_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y86     H_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y86     H_count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y86     H_count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y86     H_count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y87     H_count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X59Y87     H_count_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       93.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.107ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.076ns (17.704%)  route 5.002ns (82.296%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.826     5.173    cnt1[31]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[21]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[21]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 93.107    

Slack (MET) :             93.107ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.076ns (17.704%)  route 5.002ns (82.296%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.826     5.173    cnt1[31]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[22]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[22]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 93.107    

Slack (MET) :             93.107ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.076ns (17.704%)  route 5.002ns (82.296%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.826     5.173    cnt1[31]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[23]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 93.107    

Slack (MET) :             93.107ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.076ns (17.704%)  route 5.002ns (82.296%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.826     5.173    cnt1[31]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[24]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[24]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 93.107    

Slack (MET) :             93.116ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 1.076ns (17.730%)  route 4.993ns (82.270%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.817     5.164    cnt1[31]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[29]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[29]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 93.116    

Slack (MET) :             93.116ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 1.076ns (17.730%)  route 4.993ns (82.270%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.817     5.164    cnt1[31]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[30]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[30]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 93.116    

Slack (MET) :             93.116ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 1.076ns (17.730%)  route 4.993ns (82.270%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.817     5.164    cnt1[31]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[31]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[31]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 93.116    

Slack (MET) :             93.274ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.076ns (18.205%)  route 4.834ns (81.795%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.659     5.006    cnt1[31]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[25]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y101        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[25]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                 93.274    

Slack (MET) :             93.274ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.076ns (18.205%)  route 4.834ns (81.795%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.659     5.006    cnt1[31]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[26]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y101        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[26]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                 93.274    

Slack (MET) :             93.274ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.076ns (18.205%)  route 4.834ns (81.795%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.659     5.006    cnt1[31]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[27]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y101        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                 93.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.470ns (71.291%)  route 0.189ns (28.709%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.062 r  cnt1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.062    data0[21]
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[21]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.481ns (71.762%)  route 0.189ns (28.238%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.073 r  cnt1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.073    data0[23]
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[23]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.506ns (72.777%)  route 0.189ns (27.223%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.098 r  cnt1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.098    data0[22]
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[22]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.506ns (72.777%)  route 0.189ns (27.223%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.098 r  cnt1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.098    data0[24]
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[24]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.509ns (72.894%)  route 0.189ns (27.106%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.047 r  cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.047    cnt1_reg[24]_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.101 r  cnt1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.101    data0[25]
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[25]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cnt1_reg[1]/Q
                         net (fo=2, routed)           0.185    -0.272    cnt1_reg_n_0_[1]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.157 r  cnt1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.157    data0[1]
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[1]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.249    -0.350    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.105    -0.245    cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cnt1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.743%)  route 0.187ns (42.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.561    -0.603    clk_10MHZ
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt1_reg[29]/Q
                         net (fo=2, routed)           0.187    -0.275    cnt1_reg_n_0_[29]
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.160 r  cnt1_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.160    data0[29]
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[29]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.249    -0.355    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.105    -0.250    cnt1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cnt1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y96         FDRE                                         r  cnt1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cnt1_reg[5]/Q
                         net (fo=2, routed)           0.188    -0.270    cnt1_reg_n_0_[5]
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.155 r  cnt1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.155    data0[5]
    SLICE_X48Y96         FDRE                                         r  cnt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X48Y96         FDRE                                         r  cnt1_reg[5]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.249    -0.350    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.105    -0.245    cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.520ns (73.315%)  route 0.189ns (26.685%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.047 r  cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.047    cnt1_reg[24]_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.112 r  cnt1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.112    data0[27]
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[27]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.153 r  cnt1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.153    data0[9]
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.838    -0.835    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.249    -0.349    
    SLICE_X48Y97         FDRE (Hold_fdre_C_D)         0.105    -0.244    cnt1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.076ns (21.205%)  route 3.998ns (78.795%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.810     4.161    V_count[31]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  V_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[1]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.076ns (21.205%)  route 3.998ns (78.795%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.810     4.161    V_count[31]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  V_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[2]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.076ns (21.205%)  route 3.998ns (78.795%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.810     4.161    V_count[31]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  V_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[3]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.076ns (21.205%)  route 3.998ns (78.795%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.810     4.161    V_count[31]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  V_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[4]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.076ns (21.767%)  route 3.867ns (78.233%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.679     4.029    V_count[31]_i_1_n_0
    SLICE_X52Y86         FDRE                                         r  V_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y86         FDRE                                         r  V_count_reg[5]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.076ns (21.767%)  route 3.867ns (78.233%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.679     4.029    V_count[31]_i_1_n_0
    SLICE_X52Y86         FDRE                                         r  V_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y86         FDRE                                         r  V_count_reg[6]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.076ns (21.767%)  route 3.867ns (78.233%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.679     4.029    V_count[31]_i_1_n_0
    SLICE_X52Y86         FDRE                                         r  V_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y86         FDRE                                         r  V_count_reg[7]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.076ns (21.767%)  route 3.867ns (78.233%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.679     4.029    V_count[31]_i_1_n_0
    SLICE_X52Y86         FDRE                                         r  V_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y86         FDRE                                         r  V_count_reg[8]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[8]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.076ns (21.781%)  route 3.864ns (78.219%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 5.214 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.676     4.026    V_count[31]_i_1_n_0
    SLICE_X52Y87         FDRE                                         r  V_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.500     5.214    vgaclk
    SLICE_X52Y87         FDRE                                         r  V_count_reg[10]/C
                         clock pessimism              0.559     5.773    
                         clock uncertainty           -0.153     5.620    
    SLICE_X52Y87         FDRE (Setup_fdre_C_R)       -0.429     5.191    V_count_reg[10]
  -------------------------------------------------------------------
                         required time                          5.191    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0 rise@6.734ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.076ns (21.781%)  route 3.864ns (78.219%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 5.214 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.676     4.026    V_count[31]_i_1_n_0
    SLICE_X52Y87         FDRE                                         r  V_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.500     5.214    vgaclk
    SLICE_X52Y87         FDRE                                         r  V_count_reg[11]/C
                         clock pessimism              0.559     5.773    
                         clock uncertainty           -0.153     5.620    
    SLICE_X52Y87         FDRE (Setup_fdre_C_R)       -0.429     5.191    V_count_reg[11]
  -------------------------------------------------------------------
                         required time                          5.191    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                  1.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 H_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.562    -0.602    vgaclk
    SLICE_X59Y85         FDRE                                         r  H_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  H_count_reg[12]/Q
                         net (fo=9, routed)           0.120    -0.341    H_count_reg_n_0_[12]
    SLICE_X59Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.233 r  H_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.233    H_count_reg[12]_i_1_n_4
    SLICE_X59Y85         FDRE                                         r  H_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.832    -0.841    vgaclk
    SLICE_X59Y85         FDRE                                         r  H_count_reg[12]/C
                         clock pessimism              0.239    -0.602    
                         clock uncertainty            0.153    -0.449    
    SLICE_X59Y85         FDRE (Hold_fdre_C_D)         0.105    -0.344    H_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 H_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.563    -0.601    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  H_count_reg[20]/Q
                         net (fo=9, routed)           0.133    -0.328    H_count_reg_n_0_[20]
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.220 r  H_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.220    H_count_reg[20]_i_1_n_4
    SLICE_X59Y87         FDRE                                         r  H_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.833    -0.840    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[20]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.153    -0.448    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.105    -0.343    H_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 H_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.562    -0.602    vgaclk
    SLICE_X59Y86         FDRE                                         r  H_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  H_count_reg[16]/Q
                         net (fo=9, routed)           0.133    -0.329    H_count_reg_n_0_[16]
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  H_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.221    H_count_reg[16]_i_1_n_4
    SLICE_X59Y86         FDRE                                         r  H_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.832    -0.841    vgaclk
    SLICE_X59Y86         FDRE                                         r  H_count_reg[16]/C
                         clock pessimism              0.239    -0.602    
                         clock uncertainty            0.153    -0.449    
    SLICE_X59Y86         FDRE (Hold_fdre_C_D)         0.105    -0.344    H_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 H_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.564    -0.600    vgaclk
    SLICE_X59Y88         FDRE                                         r  H_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  H_count_reg[24]/Q
                         net (fo=9, routed)           0.133    -0.327    H_count_reg_n_0_[24]
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.219 r  H_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.219    H_count_reg[24]_i_1_n_4
    SLICE_X59Y88         FDRE                                         r  H_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.835    -0.838    vgaclk
    SLICE_X59Y88         FDRE                                         r  H_count_reg[24]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.153    -0.447    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.105    -0.342    H_count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 H_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.562    -0.602    vgaclk
    SLICE_X59Y84         FDRE                                         r  H_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  H_count_reg[8]/Q
                         net (fo=11, routed)          0.133    -0.329    H_count_reg_n_0_[8]
    SLICE_X59Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  H_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.221    H_count_reg[8]_i_1_n_4
    SLICE_X59Y84         FDRE                                         r  H_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.831    -0.842    vgaclk
    SLICE_X59Y84         FDRE                                         r  H_count_reg[8]/C
                         clock pessimism              0.240    -0.602    
                         clock uncertainty            0.153    -0.449    
    SLICE_X59Y84         FDRE (Hold_fdre_C_D)         0.105    -0.344    H_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 V_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.560    -0.604    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  V_count_reg[3]/Q
                         net (fo=9, routed)           0.134    -0.330    V_count_reg_n_0_[3]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.219 r  V_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.219    V_count_reg[4]_i_1_n_5
    SLICE_X52Y85         FDRE                                         r  V_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.829    -0.844    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[3]/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.153    -0.451    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.105    -0.346    V_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.563    -0.601    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  H_count_reg[19]/Q
                         net (fo=9, routed)           0.134    -0.327    H_count_reg_n_0_[19]
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.216 r  H_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.216    H_count_reg[20]_i_1_n_5
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.833    -0.840    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.153    -0.448    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.105    -0.343    H_count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 H_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.562    -0.602    vgaclk
    SLICE_X59Y84         FDRE                                         r  H_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  H_count_reg[7]/Q
                         net (fo=9, routed)           0.134    -0.328    H_count_reg_n_0_[7]
    SLICE_X59Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.217 r  H_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.217    H_count_reg[8]_i_1_n_5
    SLICE_X59Y84         FDRE                                         r  H_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.831    -0.842    vgaclk
    SLICE_X59Y84         FDRE                                         r  H_count_reg[7]/C
                         clock pessimism              0.240    -0.602    
                         clock uncertainty            0.153    -0.449    
    SLICE_X59Y84         FDRE (Hold_fdre_C_D)         0.105    -0.344    H_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 H_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.323%)  route 0.134ns (34.677%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.561    -0.603    vgaclk
    SLICE_X59Y83         FDRE                                         r  H_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  H_count_reg[3]/Q
                         net (fo=15, routed)          0.134    -0.328    H_count_reg_n_0_[3]
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.217 r  H_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.217    H_count_reg[4]_i_1_n_5
    SLICE_X59Y83         FDRE                                         r  H_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.830    -0.843    vgaclk
    SLICE_X59Y83         FDRE                                         r  H_count_reg[3]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.153    -0.450    
    SLICE_X59Y83         FDRE (Hold_fdre_C_D)         0.105    -0.345    H_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 H_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.256ns (65.120%)  route 0.137ns (34.880%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.564    -0.600    vgaclk
    SLICE_X59Y89         FDRE                                         r  H_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  H_count_reg[25]/Q
                         net (fo=9, routed)           0.137    -0.322    H_count_reg_n_0_[25]
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.207 r  H_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.207    H_count_reg[28]_i_1_n_7
    SLICE_X59Y89         FDRE                                         r  H_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.835    -0.838    vgaclk
    SLICE_X59Y89         FDRE                                         r  H_count_reg[25]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.153    -0.447    
    SLICE_X59Y89         FDRE (Hold_fdre_C_D)         0.105    -0.342    H_count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.135    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       93.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             93.107ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.076ns (17.704%)  route 5.002ns (82.296%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.826     5.173    cnt1[31]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[21]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[21]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 93.107    

Slack (MET) :             93.107ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.076ns (17.704%)  route 5.002ns (82.296%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.826     5.173    cnt1[31]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[22]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[22]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 93.107    

Slack (MET) :             93.107ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.076ns (17.704%)  route 5.002ns (82.296%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.826     5.173    cnt1[31]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[23]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 93.107    

Slack (MET) :             93.107ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 1.076ns (17.704%)  route 5.002ns (82.296%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.826     5.173    cnt1[31]_i_1_n_0
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[24]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y100        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[24]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.173    
  -------------------------------------------------------------------
                         slack                                 93.107    

Slack (MET) :             93.116ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 1.076ns (17.730%)  route 4.993ns (82.270%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.817     5.164    cnt1[31]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[29]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[29]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 93.116    

Slack (MET) :             93.116ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 1.076ns (17.730%)  route 4.993ns (82.270%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.817     5.164    cnt1[31]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[30]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[30]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 93.116    

Slack (MET) :             93.116ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.069ns  (logic 1.076ns (17.730%)  route 4.993ns (82.270%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.817     5.164    cnt1[31]_i_1_n_0
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[31]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y102        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[31]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 93.116    

Slack (MET) :             93.274ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.076ns (18.205%)  route 4.834ns (81.795%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.659     5.006    cnt1[31]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[25]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y101        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[25]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                 93.274    

Slack (MET) :             93.274ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.076ns (18.205%)  route 4.834ns (81.795%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.659     5.006    cnt1[31]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[26]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y101        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[26]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                 93.274    

Slack (MET) :             93.274ns  (required time - arrival time)
  Source:                 cnt1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0_1 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.910ns  (logic 1.076ns (18.205%)  route 4.834ns (81.795%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 98.477 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.635    -0.905    clk_10MHZ
    SLICE_X48Y99         FDRE                                         r  cnt1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.456    -0.449 f  cnt1_reg[17]/Q
                         net (fo=2, routed)           1.024     0.575    cnt1_reg_n_0_[17]
    SLICE_X49Y98         LUT4 (Prop_lut4_I2_O)        0.124     0.699 f  cnt1[0]_i_9/O
                         net (fo=1, routed)           0.638     1.338    cnt1[0]_i_9_n_0
    SLICE_X49Y97         LUT5 (Prop_lut5_I4_O)        0.124     1.462 f  cnt1[0]_i_7/O
                         net (fo=1, routed)           0.815     2.276    cnt1[0]_i_7_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I5_O)        0.124     2.400 f  cnt1[0]_i_3/O
                         net (fo=1, routed)           0.694     3.094    cnt1[0]_i_3_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.124     3.218 f  cnt1[0]_i_2/O
                         net (fo=3, routed)           1.005     4.223    cnt1[0]_i_2_n_0
    SLICE_X49Y97         LUT2 (Prop_lut2_I0_O)        0.124     4.347 r  cnt1[31]_i_1/O
                         net (fo=31, routed)          0.659     5.006    cnt1[31]_i_1_n_0
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    96.888    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    96.979 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          1.498    98.477    clk_10MHZ
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[27]/C
                         clock pessimism              0.480    98.958    
                         clock uncertainty           -0.249    98.709    
    SLICE_X48Y101        FDRE (Setup_fdre_C_R)       -0.429    98.280    cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                         98.280    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                 93.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.470ns (71.291%)  route 0.189ns (28.709%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.062 r  cnt1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.062    data0[21]
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[21]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.670ns  (logic 0.481ns (71.762%)  route 0.189ns (28.238%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.073 r  cnt1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.073    data0[23]
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[23]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.073    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.506ns (72.777%)  route 0.189ns (27.223%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.098 r  cnt1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.098    data0[22]
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[22]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.506ns (72.777%)  route 0.189ns (27.223%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.098 r  cnt1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.098    data0[24]
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y100        FDRE                                         r  cnt1_reg[24]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X48Y100        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.509ns (72.894%)  route 0.189ns (27.106%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.047 r  cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.047    cnt1_reg[24]_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.101 r  cnt1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.101    data0[25]
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[25]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 cnt1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cnt1_reg[1]/Q
                         net (fo=2, routed)           0.185    -0.272    cnt1_reg_n_0_[1]
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.157 r  cnt1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.157    data0[1]
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X48Y95         FDRE                                         r  cnt1_reg[1]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.249    -0.350    
    SLICE_X48Y95         FDRE (Hold_fdre_C_D)         0.105    -0.245    cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cnt1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.256ns (57.743%)  route 0.187ns (42.257%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.561    -0.603    clk_10MHZ
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt1_reg[29]/Q
                         net (fo=2, routed)           0.187    -0.275    cnt1_reg_n_0_[29]
    SLICE_X48Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.160 r  cnt1_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.160    data0[29]
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y102        FDRE                                         r  cnt1_reg[29]/C
                         clock pessimism              0.238    -0.603    
                         clock uncertainty            0.249    -0.355    
    SLICE_X48Y102        FDRE (Hold_fdre_C_D)         0.105    -0.250    cnt1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 cnt1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.566    -0.598    clk_10MHZ
    SLICE_X48Y96         FDRE                                         r  cnt1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  cnt1_reg[5]/Q
                         net (fo=2, routed)           0.188    -0.270    cnt1_reg_n_0_[5]
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.155 r  cnt1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.155    data0[5]
    SLICE_X48Y96         FDRE                                         r  cnt1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.837    -0.836    clk_10MHZ
    SLICE_X48Y96         FDRE                                         r  cnt1_reg[5]/C
                         clock pessimism              0.238    -0.598    
                         clock uncertainty            0.249    -0.350    
    SLICE_X48Y96         FDRE (Hold_fdre_C_D)         0.105    -0.245    cnt1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.520ns (73.315%)  route 0.189ns (26.685%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.071 r  cnt1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.071    cnt1_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.032 r  cnt1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.032    cnt1_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.007 r  cnt1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.008    cnt1_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.047 r  cnt1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.047    cnt1_reg[24]_i_1_n_0
    SLICE_X48Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.112 r  cnt1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.112    data0[27]
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.832    -0.841    clk_10MHZ
    SLICE_X48Y101        FDRE                                         r  cnt1_reg[27]/C
                         clock pessimism              0.509    -0.332    
                         clock uncertainty            0.249    -0.084    
    SLICE_X48Y101        FDRE (Hold_fdre_C_D)         0.105     0.021    cnt1_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 cnt1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cnt1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.256ns (57.583%)  route 0.189ns (42.417%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.492ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.567    -0.597    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  cnt1_reg[9]/Q
                         net (fo=2, routed)           0.189    -0.268    cnt1_reg_n_0_[9]
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.153 r  cnt1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.153    data0[9]
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout1_buf/O
                         net (fo=33, routed)          0.838    -0.835    clk_10MHZ
    SLICE_X48Y97         FDRE                                         r  cnt1_reg[9]/C
                         clock pessimism              0.238    -0.597    
                         clock uncertainty            0.249    -0.349    
    SLICE_X48Y97         FDRE (Hold_fdre_C_D)         0.105    -0.244    cnt1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.076ns (21.205%)  route 3.998ns (78.795%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.810     4.161    V_count[31]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  V_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[1]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[1]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.076ns (21.205%)  route 3.998ns (78.795%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.810     4.161    V_count[31]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  V_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[2]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[2]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.076ns (21.205%)  route 3.998ns (78.795%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.810     4.161    V_count[31]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  V_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[3]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[3]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.074ns  (logic 1.076ns (21.205%)  route 3.998ns (78.795%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.810     4.161    V_count[31]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  V_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[4]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y85         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[4]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.161    
  -------------------------------------------------------------------
                         slack                                  1.029    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.076ns (21.767%)  route 3.867ns (78.233%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.679     4.029    V_count[31]_i_1_n_0
    SLICE_X52Y86         FDRE                                         r  V_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y86         FDRE                                         r  V_count_reg[5]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[5]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.076ns (21.767%)  route 3.867ns (78.233%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.679     4.029    V_count[31]_i_1_n_0
    SLICE_X52Y86         FDRE                                         r  V_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y86         FDRE                                         r  V_count_reg[6]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.076ns (21.767%)  route 3.867ns (78.233%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.679     4.029    V_count[31]_i_1_n_0
    SLICE_X52Y86         FDRE                                         r  V_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y86         FDRE                                         r  V_count_reg[7]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.076ns (21.767%)  route 3.867ns (78.233%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns = ( 5.213 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.679     4.029    V_count[31]_i_1_n_0
    SLICE_X52Y86         FDRE                                         r  V_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.499     5.213    vgaclk
    SLICE_X52Y86         FDRE                                         r  V_count_reg[8]/C
                         clock pessimism              0.559     5.772    
                         clock uncertainty           -0.153     5.619    
    SLICE_X52Y86         FDRE (Setup_fdre_C_R)       -0.429     5.190    V_count_reg[8]
  -------------------------------------------------------------------
                         required time                          5.190    
                         arrival time                          -4.029    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.076ns (21.781%)  route 3.864ns (78.219%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 5.214 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.676     4.026    V_count[31]_i_1_n_0
    SLICE_X52Y87         FDRE                                         r  V_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.500     5.214    vgaclk
    SLICE_X52Y87         FDRE                                         r  V_count_reg[10]/C
                         clock pessimism              0.559     5.773    
                         clock uncertainty           -0.153     5.620    
    SLICE_X52Y87         FDRE (Setup_fdre_C_R)       -0.429     5.191    V_count_reg[10]
  -------------------------------------------------------------------
                         required time                          5.191    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                  1.165    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out2_clk_wiz_0_1 rise@6.734ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 1.076ns (21.781%)  route 3.864ns (78.219%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 5.214 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.626    -0.914    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.458 f  H_count_reg[19]/Q
                         net (fo=9, routed)           0.906     0.448    H_count_reg_n_0_[19]
    SLICE_X62Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.572 f  VGA_HS_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.567     1.139    VGA_HS_OBUF_inst_i_7_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.263 f  VGA_HS_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.452     1.715    VGA_HS_OBUF_inst_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.839 f  VGA_HS_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.536     2.375    VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     2.499 r  H_count[31]_i_1/O
                         net (fo=64, routed)          0.727     3.226    V_count
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.124     3.350 r  V_count[31]_i_1/O
                         net (fo=32, routed)          0.676     4.026    V_count[31]_i_1_n_0
    SLICE_X52Y87         FDRE                                         r  V_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     6.734    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     1.983 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     3.622    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          1.500     5.214    vgaclk
    SLICE_X52Y87         FDRE                                         r  V_count_reg[11]/C
                         clock pessimism              0.559     5.773    
                         clock uncertainty           -0.153     5.620    
    SLICE_X52Y87         FDRE (Setup_fdre_C_R)       -0.429     5.191    V_count_reg[11]
  -------------------------------------------------------------------
                         required time                          5.191    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                  1.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 H_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.562    -0.602    vgaclk
    SLICE_X59Y85         FDRE                                         r  H_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  H_count_reg[12]/Q
                         net (fo=9, routed)           0.120    -0.341    H_count_reg_n_0_[12]
    SLICE_X59Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.233 r  H_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.233    H_count_reg[12]_i_1_n_4
    SLICE_X59Y85         FDRE                                         r  H_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.832    -0.841    vgaclk
    SLICE_X59Y85         FDRE                                         r  H_count_reg[12]/C
                         clock pessimism              0.239    -0.602    
                         clock uncertainty            0.153    -0.449    
    SLICE_X59Y85         FDRE (Hold_fdre_C_D)         0.105    -0.344    H_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 H_count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.563    -0.601    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  H_count_reg[20]/Q
                         net (fo=9, routed)           0.133    -0.328    H_count_reg_n_0_[20]
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.220 r  H_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.220    H_count_reg[20]_i_1_n_4
    SLICE_X59Y87         FDRE                                         r  H_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.833    -0.840    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[20]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.153    -0.448    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.105    -0.343    H_count_reg[20]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 H_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.562    -0.602    vgaclk
    SLICE_X59Y86         FDRE                                         r  H_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  H_count_reg[16]/Q
                         net (fo=9, routed)           0.133    -0.329    H_count_reg_n_0_[16]
    SLICE_X59Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  H_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.221    H_count_reg[16]_i_1_n_4
    SLICE_X59Y86         FDRE                                         r  H_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.832    -0.841    vgaclk
    SLICE_X59Y86         FDRE                                         r  H_count_reg[16]/C
                         clock pessimism              0.239    -0.602    
                         clock uncertainty            0.153    -0.449    
    SLICE_X59Y86         FDRE (Hold_fdre_C_D)         0.105    -0.344    H_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 H_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.564    -0.600    vgaclk
    SLICE_X59Y88         FDRE                                         r  H_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  H_count_reg[24]/Q
                         net (fo=9, routed)           0.133    -0.327    H_count_reg_n_0_[24]
    SLICE_X59Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.219 r  H_count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.219    H_count_reg[24]_i_1_n_4
    SLICE_X59Y88         FDRE                                         r  H_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.835    -0.838    vgaclk
    SLICE_X59Y88         FDRE                                         r  H_count_reg[24]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.153    -0.447    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.105    -0.342    H_count_reg[24]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 H_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.257%)  route 0.133ns (34.743%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.562    -0.602    vgaclk
    SLICE_X59Y84         FDRE                                         r  H_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  H_count_reg[8]/Q
                         net (fo=11, routed)          0.133    -0.329    H_count_reg_n_0_[8]
    SLICE_X59Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.221 r  H_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.221    H_count_reg[8]_i_1_n_4
    SLICE_X59Y84         FDRE                                         r  H_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.831    -0.842    vgaclk
    SLICE_X59Y84         FDRE                                         r  H_count_reg[8]/C
                         clock pessimism              0.240    -0.602    
                         clock uncertainty            0.153    -0.449    
    SLICE_X59Y84         FDRE (Hold_fdre_C_D)         0.105    -0.344    H_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 V_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            V_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.560    -0.604    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  V_count_reg[3]/Q
                         net (fo=9, routed)           0.134    -0.330    V_count_reg_n_0_[3]
    SLICE_X52Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.219 r  V_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.219    V_count_reg[4]_i_1_n_5
    SLICE_X52Y85         FDRE                                         r  V_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.829    -0.844    vgaclk
    SLICE_X52Y85         FDRE                                         r  V_count_reg[3]/C
                         clock pessimism              0.240    -0.604    
                         clock uncertainty            0.153    -0.451    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.105    -0.346    V_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 H_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.563    -0.601    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  H_count_reg[19]/Q
                         net (fo=9, routed)           0.134    -0.327    H_count_reg_n_0_[19]
    SLICE_X59Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.216 r  H_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.216    H_count_reg[20]_i_1_n_5
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.833    -0.840    vgaclk
    SLICE_X59Y87         FDRE                                         r  H_count_reg[19]/C
                         clock pessimism              0.239    -0.601    
                         clock uncertainty            0.153    -0.448    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.105    -0.343    H_count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 H_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.562    -0.602    vgaclk
    SLICE_X59Y84         FDRE                                         r  H_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  H_count_reg[7]/Q
                         net (fo=9, routed)           0.134    -0.328    H_count_reg_n_0_[7]
    SLICE_X59Y84         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.217 r  H_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.217    H_count_reg[8]_i_1_n_5
    SLICE_X59Y84         FDRE                                         r  H_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.831    -0.842    vgaclk
    SLICE_X59Y84         FDRE                                         r  H_count_reg[7]/C
                         clock pessimism              0.240    -0.602    
                         clock uncertainty            0.153    -0.449    
    SLICE_X59Y84         FDRE (Hold_fdre_C_D)         0.105    -0.344    H_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 H_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.323%)  route 0.134ns (34.677%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.561    -0.603    vgaclk
    SLICE_X59Y83         FDRE                                         r  H_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  H_count_reg[3]/Q
                         net (fo=15, routed)          0.134    -0.328    H_count_reg_n_0_[3]
    SLICE_X59Y83         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.217 r  H_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.217    H_count_reg[4]_i_1_n_5
    SLICE_X59Y83         FDRE                                         r  H_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.830    -0.843    vgaclk
    SLICE_X59Y83         FDRE                                         r  H_count_reg[3]/C
                         clock pessimism              0.240    -0.603    
                         clock uncertainty            0.153    -0.450    
    SLICE_X59Y83         FDRE (Hold_fdre_C_D)         0.105    -0.345    H_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 H_count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            H_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.256ns (65.120%)  route 0.137ns (34.880%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.564    -0.600    vgaclk
    SLICE_X59Y89         FDRE                                         r  H_count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  H_count_reg[25]/Q
                         net (fo=9, routed)           0.137    -0.322    H_count_reg_n_0_[25]
    SLICE_X59Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.207 r  H_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.207    H_count_reg[28]_i_1_n_7
    SLICE_X59Y89         FDRE                                         r  H_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk/inst/clkout2_buf/O
                         net (fo=64, routed)          0.835    -0.838    vgaclk
    SLICE_X59Y89         FDRE                                         r  H_count_reg[25]/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.153    -0.447    
    SLICE_X59Y89         FDRE (Hold_fdre_C_D)         0.105    -0.342    H_count_reg[25]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.135    





