/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:14:00 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_DS_A_00_IRQ_H__
#define BCHP_DS_A_00_IRQ_H__

/***************************************************************************
 *DS_A_00_IRQ - Downstream Interrupt Registers
 ***************************************************************************/
#define BCHP_DS_A_00_IRQ_CPU_STATUS              0x01221300 /* [RO] CPU interrupt Status Register */
#define BCHP_DS_A_00_IRQ_CPU_SET                 0x01221304 /* [WO] CPU interrupt Set Register */
#define BCHP_DS_A_00_IRQ_CPU_CLEAR               0x01221308 /* [WO] CPU interrupt Clear Register */
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS         0x0122130c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET            0x01221310 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR          0x01221314 /* [WO] CPU interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* DS_A_00_IRQ :: CPU_STATUS :: reserved0 [31:20] */
#define BCHP_DS_A_00_IRQ_CPU_STATUS_reserved0_MASK                 0xfff00000
#define BCHP_DS_A_00_IRQ_CPU_STATUS_reserved0_SHIFT                20

/* DS_A_00_IRQ :: CPU_STATUS :: ECO_SPARE_0 [19:15] */
#define BCHP_DS_A_00_IRQ_CPU_STATUS_ECO_SPARE_0_MASK               0x000f8000
#define BCHP_DS_A_00_IRQ_CPU_STATUS_ECO_SPARE_0_SHIFT              15
#define BCHP_DS_A_00_IRQ_CPU_STATUS_ECO_SPARE_0_DEFAULT            0x00000000

/* DS_A_00_IRQ :: CPU_STATUS :: SNR_LOSS_LOCK_IS [14:14] */
#define BCHP_DS_A_00_IRQ_CPU_STATUS_SNR_LOSS_LOCK_IS_MASK          0x00004000
#define BCHP_DS_A_00_IRQ_CPU_STATUS_SNR_LOSS_LOCK_IS_SHIFT         14
#define BCHP_DS_A_00_IRQ_CPU_STATUS_SNR_LOSS_LOCK_IS_DEFAULT       0x00000000

/* DS_A_00_IRQ :: CPU_STATUS :: SNR_LOCK_IS [13:13] */
#define BCHP_DS_A_00_IRQ_CPU_STATUS_SNR_LOCK_IS_MASK               0x00002000
#define BCHP_DS_A_00_IRQ_CPU_STATUS_SNR_LOCK_IS_SHIFT              13
#define BCHP_DS_A_00_IRQ_CPU_STATUS_SNR_LOCK_IS_DEFAULT            0x00000000

/* DS_A_00_IRQ :: CPU_STATUS :: AGCB_OVF_IS [12:12] */
#define BCHP_DS_A_00_IRQ_CPU_STATUS_AGCB_OVF_IS_MASK               0x00001000
#define BCHP_DS_A_00_IRQ_CPU_STATUS_AGCB_OVF_IS_SHIFT              12
#define BCHP_DS_A_00_IRQ_CPU_STATUS_AGCB_OVF_IS_DEFAULT            0x00000000

/* DS_A_00_IRQ :: CPU_STATUS :: FSCNT_DONE_IS [11:11] */
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FSCNT_DONE_IS_MASK             0x00000800
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FSCNT_DONE_IS_SHIFT            11
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FSCNT_DONE_IS_DEFAULT          0x00000000

/* DS_A_00_IRQ :: CPU_STATUS :: FEC_SPINV_IS [10:10] */
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_SPINV_IS_MASK              0x00000400
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_SPINV_IS_SHIFT             10
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_SPINV_IS_DEFAULT           0x00000000

/* DS_A_00_IRQ :: CPU_STATUS :: FEC_COUNT_OVF_IS [09:09] */
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_COUNT_OVF_IS_MASK          0x00000200
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_COUNT_OVF_IS_SHIFT         9
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_COUNT_OVF_IS_DEFAULT       0x00000000

/* DS_A_00_IRQ :: CPU_STATUS :: FEC_NODE_LOSS_OF_LOCK_IS [08:08] */
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_NODE_LOSS_OF_LOCK_IS_MASK  0x00000100
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_NODE_LOSS_OF_LOCK_IS_SHIFT 8
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_NODE_LOSS_OF_LOCK_IS_DEFAULT 0x00000000

/* DS_A_00_IRQ :: CPU_STATUS :: FEC_NODE_LOCK_IS [07:07] */
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_NODE_LOCK_IS_MASK          0x00000080
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_NODE_LOCK_IS_SHIFT         7
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_NODE_LOCK_IS_DEFAULT       0x00000000

/* DS_A_00_IRQ :: CPU_STATUS :: FEC_FRAME_LOSS_OF_LOCK_IS [06:06] */
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_FRAME_LOSS_OF_LOCK_IS_MASK 0x00000040
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_FRAME_LOSS_OF_LOCK_IS_SHIFT 6
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_FRAME_LOSS_OF_LOCK_IS_DEFAULT 0x00000000

/* DS_A_00_IRQ :: CPU_STATUS :: FEC_FRAME_LOCK_IS [05:05] */
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_FRAME_LOCK_IS_MASK         0x00000020
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_FRAME_LOCK_IS_SHIFT        5
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_FRAME_LOCK_IS_DEFAULT      0x00000000

/* DS_A_00_IRQ :: CPU_STATUS :: FEC_MPEG_LOSS_OF_LOCK_IS [04:04] */
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_MPEG_LOSS_OF_LOCK_IS_MASK  0x00000010
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_MPEG_LOSS_OF_LOCK_IS_SHIFT 4
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_MPEG_LOSS_OF_LOCK_IS_DEFAULT 0x00000000

/* DS_A_00_IRQ :: CPU_STATUS :: FEC_MPEG_LOCK_IS [03:03] */
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_MPEG_LOCK_IS_MASK          0x00000008
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_MPEG_LOCK_IS_SHIFT         3
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_MPEG_LOCK_IS_DEFAULT       0x00000000

/* DS_A_00_IRQ :: CPU_STATUS :: FEC_LOSS_OF_LOCK_IS [02:02] */
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_LOSS_OF_LOCK_IS_MASK       0x00000004
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_LOSS_OF_LOCK_IS_SHIFT      2
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_LOSS_OF_LOCK_IS_DEFAULT    0x00000000

/* DS_A_00_IRQ :: CPU_STATUS :: FEC_LOCK_IS [01:01] */
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_LOCK_IS_MASK               0x00000002
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_LOCK_IS_SHIFT              1
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FEC_LOCK_IS_DEFAULT            0x00000000

/* DS_A_00_IRQ :: CPU_STATUS :: FFT_DONE_IS [00:00] */
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FFT_DONE_IS_MASK               0x00000001
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FFT_DONE_IS_SHIFT              0
#define BCHP_DS_A_00_IRQ_CPU_STATUS_FFT_DONE_IS_DEFAULT            0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* DS_A_00_IRQ :: CPU_SET :: reserved0 [31:20] */
#define BCHP_DS_A_00_IRQ_CPU_SET_reserved0_MASK                    0xfff00000
#define BCHP_DS_A_00_IRQ_CPU_SET_reserved0_SHIFT                   20

/* DS_A_00_IRQ :: CPU_SET :: ECO_SPARE_0 [19:15] */
#define BCHP_DS_A_00_IRQ_CPU_SET_ECO_SPARE_0_MASK                  0x000f8000
#define BCHP_DS_A_00_IRQ_CPU_SET_ECO_SPARE_0_SHIFT                 15
#define BCHP_DS_A_00_IRQ_CPU_SET_ECO_SPARE_0_DEFAULT               0x00000000

/* DS_A_00_IRQ :: CPU_SET :: SNR_LOSS_LOCK_IS [14:14] */
#define BCHP_DS_A_00_IRQ_CPU_SET_SNR_LOSS_LOCK_IS_MASK             0x00004000
#define BCHP_DS_A_00_IRQ_CPU_SET_SNR_LOSS_LOCK_IS_SHIFT            14
#define BCHP_DS_A_00_IRQ_CPU_SET_SNR_LOSS_LOCK_IS_DEFAULT          0x00000000

/* DS_A_00_IRQ :: CPU_SET :: SNR_LOCK_IS [13:13] */
#define BCHP_DS_A_00_IRQ_CPU_SET_SNR_LOCK_IS_MASK                  0x00002000
#define BCHP_DS_A_00_IRQ_CPU_SET_SNR_LOCK_IS_SHIFT                 13
#define BCHP_DS_A_00_IRQ_CPU_SET_SNR_LOCK_IS_DEFAULT               0x00000000

/* DS_A_00_IRQ :: CPU_SET :: AGCB_OVF_IS [12:12] */
#define BCHP_DS_A_00_IRQ_CPU_SET_AGCB_OVF_IS_MASK                  0x00001000
#define BCHP_DS_A_00_IRQ_CPU_SET_AGCB_OVF_IS_SHIFT                 12
#define BCHP_DS_A_00_IRQ_CPU_SET_AGCB_OVF_IS_DEFAULT               0x00000000

/* DS_A_00_IRQ :: CPU_SET :: FSCNT_DONE_IS [11:11] */
#define BCHP_DS_A_00_IRQ_CPU_SET_FSCNT_DONE_IS_MASK                0x00000800
#define BCHP_DS_A_00_IRQ_CPU_SET_FSCNT_DONE_IS_SHIFT               11
#define BCHP_DS_A_00_IRQ_CPU_SET_FSCNT_DONE_IS_DEFAULT             0x00000000

/* DS_A_00_IRQ :: CPU_SET :: FEC_SPINV_IS [10:10] */
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_SPINV_IS_MASK                 0x00000400
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_SPINV_IS_SHIFT                10
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_SPINV_IS_DEFAULT              0x00000000

/* DS_A_00_IRQ :: CPU_SET :: FEC_COUNT_OVF_IS [09:09] */
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_COUNT_OVF_IS_MASK             0x00000200
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_COUNT_OVF_IS_SHIFT            9
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_COUNT_OVF_IS_DEFAULT          0x00000000

/* DS_A_00_IRQ :: CPU_SET :: FEC_NODE_LOSS_OF_LOCK_IS [08:08] */
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_NODE_LOSS_OF_LOCK_IS_MASK     0x00000100
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_NODE_LOSS_OF_LOCK_IS_SHIFT    8
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_NODE_LOSS_OF_LOCK_IS_DEFAULT  0x00000000

/* DS_A_00_IRQ :: CPU_SET :: FEC_NODE_LOCK_IS [07:07] */
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_NODE_LOCK_IS_MASK             0x00000080
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_NODE_LOCK_IS_SHIFT            7
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_NODE_LOCK_IS_DEFAULT          0x00000000

/* DS_A_00_IRQ :: CPU_SET :: FEC_FRAME_LOSS_OF_LOCK_IS [06:06] */
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_FRAME_LOSS_OF_LOCK_IS_MASK    0x00000040
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_FRAME_LOSS_OF_LOCK_IS_SHIFT   6
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_FRAME_LOSS_OF_LOCK_IS_DEFAULT 0x00000000

/* DS_A_00_IRQ :: CPU_SET :: FEC_FRAME_LOCK_IS [05:05] */
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_FRAME_LOCK_IS_MASK            0x00000020
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_FRAME_LOCK_IS_SHIFT           5
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_FRAME_LOCK_IS_DEFAULT         0x00000000

/* DS_A_00_IRQ :: CPU_SET :: FEC_MPEG_LOSS_OF_LOCK_IS [04:04] */
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_MPEG_LOSS_OF_LOCK_IS_MASK     0x00000010
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_MPEG_LOSS_OF_LOCK_IS_SHIFT    4
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_MPEG_LOSS_OF_LOCK_IS_DEFAULT  0x00000000

/* DS_A_00_IRQ :: CPU_SET :: FEC_MPEG_LOCK_IS [03:03] */
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_MPEG_LOCK_IS_MASK             0x00000008
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_MPEG_LOCK_IS_SHIFT            3
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_MPEG_LOCK_IS_DEFAULT          0x00000000

/* DS_A_00_IRQ :: CPU_SET :: FEC_LOSS_OF_LOCK_IS [02:02] */
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_LOSS_OF_LOCK_IS_MASK          0x00000004
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_LOSS_OF_LOCK_IS_SHIFT         2
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_LOSS_OF_LOCK_IS_DEFAULT       0x00000000

/* DS_A_00_IRQ :: CPU_SET :: FEC_LOCK_IS [01:01] */
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_LOCK_IS_MASK                  0x00000002
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_LOCK_IS_SHIFT                 1
#define BCHP_DS_A_00_IRQ_CPU_SET_FEC_LOCK_IS_DEFAULT               0x00000000

/* DS_A_00_IRQ :: CPU_SET :: FFT_DONE_IS [00:00] */
#define BCHP_DS_A_00_IRQ_CPU_SET_FFT_DONE_IS_MASK                  0x00000001
#define BCHP_DS_A_00_IRQ_CPU_SET_FFT_DONE_IS_SHIFT                 0
#define BCHP_DS_A_00_IRQ_CPU_SET_FFT_DONE_IS_DEFAULT               0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* DS_A_00_IRQ :: CPU_CLEAR :: reserved0 [31:20] */
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_reserved0_MASK                  0xfff00000
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_reserved0_SHIFT                 20

/* DS_A_00_IRQ :: CPU_CLEAR :: ECO_SPARE_0 [19:15] */
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_ECO_SPARE_0_MASK                0x000f8000
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_ECO_SPARE_0_SHIFT               15
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_ECO_SPARE_0_DEFAULT             0x00000000

/* DS_A_00_IRQ :: CPU_CLEAR :: SNR_LOSS_LOCK_IS [14:14] */
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_SNR_LOSS_LOCK_IS_MASK           0x00004000
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_SNR_LOSS_LOCK_IS_SHIFT          14
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_SNR_LOSS_LOCK_IS_DEFAULT        0x00000000

/* DS_A_00_IRQ :: CPU_CLEAR :: SNR_LOCK_IS [13:13] */
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_SNR_LOCK_IS_MASK                0x00002000
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_SNR_LOCK_IS_SHIFT               13
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_SNR_LOCK_IS_DEFAULT             0x00000000

/* DS_A_00_IRQ :: CPU_CLEAR :: AGCB_OVF_IS [12:12] */
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_AGCB_OVF_IS_MASK                0x00001000
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_AGCB_OVF_IS_SHIFT               12
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_AGCB_OVF_IS_DEFAULT             0x00000000

/* DS_A_00_IRQ :: CPU_CLEAR :: FSCNT_DONE_IS [11:11] */
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FSCNT_DONE_IS_MASK              0x00000800
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FSCNT_DONE_IS_SHIFT             11
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FSCNT_DONE_IS_DEFAULT           0x00000000

/* DS_A_00_IRQ :: CPU_CLEAR :: FEC_SPINV_IS [10:10] */
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_SPINV_IS_MASK               0x00000400
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_SPINV_IS_SHIFT              10
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_SPINV_IS_DEFAULT            0x00000000

/* DS_A_00_IRQ :: CPU_CLEAR :: FEC_COUNT_OVF_IS [09:09] */
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_COUNT_OVF_IS_MASK           0x00000200
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_COUNT_OVF_IS_SHIFT          9
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_COUNT_OVF_IS_DEFAULT        0x00000000

/* DS_A_00_IRQ :: CPU_CLEAR :: FEC_NODE_LOSS_OF_LOCK_IS [08:08] */
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_NODE_LOSS_OF_LOCK_IS_MASK   0x00000100
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_NODE_LOSS_OF_LOCK_IS_SHIFT  8
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_NODE_LOSS_OF_LOCK_IS_DEFAULT 0x00000000

/* DS_A_00_IRQ :: CPU_CLEAR :: FEC_NODE_LOCK_IS [07:07] */
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_NODE_LOCK_IS_MASK           0x00000080
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_NODE_LOCK_IS_SHIFT          7
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_NODE_LOCK_IS_DEFAULT        0x00000000

/* DS_A_00_IRQ :: CPU_CLEAR :: FEC_FRAME_LOSS_OF_LOCK_IS [06:06] */
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_FRAME_LOSS_OF_LOCK_IS_MASK  0x00000040
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_FRAME_LOSS_OF_LOCK_IS_SHIFT 6
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_FRAME_LOSS_OF_LOCK_IS_DEFAULT 0x00000000

/* DS_A_00_IRQ :: CPU_CLEAR :: FEC_FRAME_LOCK_IS [05:05] */
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_FRAME_LOCK_IS_MASK          0x00000020
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_FRAME_LOCK_IS_SHIFT         5
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_FRAME_LOCK_IS_DEFAULT       0x00000000

/* DS_A_00_IRQ :: CPU_CLEAR :: FEC_MPEG_LOSS_OF_LOCK_IS [04:04] */
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_MPEG_LOSS_OF_LOCK_IS_MASK   0x00000010
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_MPEG_LOSS_OF_LOCK_IS_SHIFT  4
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_MPEG_LOSS_OF_LOCK_IS_DEFAULT 0x00000000

/* DS_A_00_IRQ :: CPU_CLEAR :: FEC_MPEG_LOCK_IS [03:03] */
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_MPEG_LOCK_IS_MASK           0x00000008
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_MPEG_LOCK_IS_SHIFT          3
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_MPEG_LOCK_IS_DEFAULT        0x00000000

/* DS_A_00_IRQ :: CPU_CLEAR :: FEC_LOSS_OF_LOCK_IS [02:02] */
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_LOSS_OF_LOCK_IS_MASK        0x00000004
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_LOSS_OF_LOCK_IS_SHIFT       2
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_LOSS_OF_LOCK_IS_DEFAULT     0x00000000

/* DS_A_00_IRQ :: CPU_CLEAR :: FEC_LOCK_IS [01:01] */
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_LOCK_IS_MASK                0x00000002
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_LOCK_IS_SHIFT               1
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FEC_LOCK_IS_DEFAULT             0x00000000

/* DS_A_00_IRQ :: CPU_CLEAR :: FFT_DONE_IS [00:00] */
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FFT_DONE_IS_MASK                0x00000001
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FFT_DONE_IS_SHIFT               0
#define BCHP_DS_A_00_IRQ_CPU_CLEAR_FFT_DONE_IS_DEFAULT             0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* DS_A_00_IRQ :: CPU_MASK_STATUS :: reserved0 [31:20] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_reserved0_MASK            0xfff00000
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_reserved0_SHIFT           20

/* DS_A_00_IRQ :: CPU_MASK_STATUS :: ECO_SPARE_0 [19:15] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_ECO_SPARE_0_MASK          0x000f8000
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_ECO_SPARE_0_SHIFT         15
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_ECO_SPARE_0_DEFAULT       0x0000001f

/* DS_A_00_IRQ :: CPU_MASK_STATUS :: SNR_LOSS_LOCK_IMSK [14:14] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_SNR_LOSS_LOCK_IMSK_MASK   0x00004000
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_SNR_LOSS_LOCK_IMSK_SHIFT  14
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_SNR_LOSS_LOCK_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_STATUS :: SNR_LOCK_IMSK [13:13] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_SNR_LOCK_IMSK_MASK        0x00002000
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_SNR_LOCK_IMSK_SHIFT       13
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_SNR_LOCK_IMSK_DEFAULT     0x00000001

/* DS_A_00_IRQ :: CPU_MASK_STATUS :: AGCB_OVF_IMSK [12:12] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_AGCB_OVF_IMSK_MASK        0x00001000
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_AGCB_OVF_IMSK_SHIFT       12
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_AGCB_OVF_IMSK_DEFAULT     0x00000001

/* DS_A_00_IRQ :: CPU_MASK_STATUS :: FSCNT_DONE_IMSK [11:11] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FSCNT_DONE_IMSK_MASK      0x00000800
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FSCNT_DONE_IMSK_SHIFT     11
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FSCNT_DONE_IMSK_DEFAULT   0x00000001

/* DS_A_00_IRQ :: CPU_MASK_STATUS :: FEC_SPINV_IMSK [10:10] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_SPINV_IMSK_MASK       0x00000400
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_SPINV_IMSK_SHIFT      10
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_SPINV_IMSK_DEFAULT    0x00000001

/* DS_A_00_IRQ :: CPU_MASK_STATUS :: FEC_COUNT_OVF_IMSK [09:09] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_COUNT_OVF_IMSK_MASK   0x00000200
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_COUNT_OVF_IMSK_SHIFT  9
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_COUNT_OVF_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_STATUS :: FEC_NODE_LOSS_OF_LOCK_IMSK [08:08] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_NODE_LOSS_OF_LOCK_IMSK_MASK 0x00000100
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_NODE_LOSS_OF_LOCK_IMSK_SHIFT 8
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_NODE_LOSS_OF_LOCK_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_STATUS :: FEC_NODE_LOCK_IMSK [07:07] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_NODE_LOCK_IMSK_MASK   0x00000080
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_NODE_LOCK_IMSK_SHIFT  7
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_NODE_LOCK_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_STATUS :: FEC_FRAME_LOSS_OF_LOCK_IMSK [06:06] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_FRAME_LOSS_OF_LOCK_IMSK_MASK 0x00000040
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_FRAME_LOSS_OF_LOCK_IMSK_SHIFT 6
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_FRAME_LOSS_OF_LOCK_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_STATUS :: FEC_FRAME_LOCK_IMSK [05:05] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_FRAME_LOCK_IMSK_MASK  0x00000020
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_FRAME_LOCK_IMSK_SHIFT 5
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_FRAME_LOCK_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_STATUS :: FEC_MPEG_LOSS_OF_LOCK_IMSK [04:04] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_MPEG_LOSS_OF_LOCK_IMSK_MASK 0x00000010
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_MPEG_LOSS_OF_LOCK_IMSK_SHIFT 4
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_MPEG_LOSS_OF_LOCK_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_STATUS :: FEC_MPEG_LOCK_IMSK [03:03] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_MPEG_LOCK_IMSK_MASK   0x00000008
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_MPEG_LOCK_IMSK_SHIFT  3
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_MPEG_LOCK_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_STATUS :: FEC_LOSS_OF_LOCK_IMSK [02:02] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_LOSS_OF_LOCK_IMSK_MASK 0x00000004
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_LOSS_OF_LOCK_IMSK_SHIFT 2
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_LOSS_OF_LOCK_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_STATUS :: FEC_LOCK_IMSK [01:01] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_LOCK_IMSK_MASK        0x00000002
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_LOCK_IMSK_SHIFT       1
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FEC_LOCK_IMSK_DEFAULT     0x00000001

/* DS_A_00_IRQ :: CPU_MASK_STATUS :: FFT_DONE_IMSK [00:00] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FFT_DONE_IMSK_MASK        0x00000001
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FFT_DONE_IMSK_SHIFT       0
#define BCHP_DS_A_00_IRQ_CPU_MASK_STATUS_FFT_DONE_IMSK_DEFAULT     0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* DS_A_00_IRQ :: CPU_MASK_SET :: reserved0 [31:20] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_reserved0_MASK               0xfff00000
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_reserved0_SHIFT              20

/* DS_A_00_IRQ :: CPU_MASK_SET :: ECO_SPARE_0 [19:15] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_ECO_SPARE_0_MASK             0x000f8000
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_ECO_SPARE_0_SHIFT            15
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_ECO_SPARE_0_DEFAULT          0x0000001f

/* DS_A_00_IRQ :: CPU_MASK_SET :: SNR_LOSS_LOCK_IMSK [14:14] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_SNR_LOSS_LOCK_IMSK_MASK      0x00004000
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_SNR_LOSS_LOCK_IMSK_SHIFT     14
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_SNR_LOSS_LOCK_IMSK_DEFAULT   0x00000001

/* DS_A_00_IRQ :: CPU_MASK_SET :: SNR_LOCK_IMSK [13:13] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_SNR_LOCK_IMSK_MASK           0x00002000
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_SNR_LOCK_IMSK_SHIFT          13
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_SNR_LOCK_IMSK_DEFAULT        0x00000001

/* DS_A_00_IRQ :: CPU_MASK_SET :: AGCB_OVF_IMSK [12:12] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_AGCB_OVF_IMSK_MASK           0x00001000
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_AGCB_OVF_IMSK_SHIFT          12
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_AGCB_OVF_IMSK_DEFAULT        0x00000001

/* DS_A_00_IRQ :: CPU_MASK_SET :: FSCNT_DONE_IMSK [11:11] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FSCNT_DONE_IMSK_MASK         0x00000800
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FSCNT_DONE_IMSK_SHIFT        11
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FSCNT_DONE_IMSK_DEFAULT      0x00000001

/* DS_A_00_IRQ :: CPU_MASK_SET :: FEC_SPINV_IMSK [10:10] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_SPINV_IMSK_MASK          0x00000400
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_SPINV_IMSK_SHIFT         10
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_SPINV_IMSK_DEFAULT       0x00000001

/* DS_A_00_IRQ :: CPU_MASK_SET :: FEC_COUNT_OVF_IMSK [09:09] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_COUNT_OVF_IMSK_MASK      0x00000200
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_COUNT_OVF_IMSK_SHIFT     9
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_COUNT_OVF_IMSK_DEFAULT   0x00000001

/* DS_A_00_IRQ :: CPU_MASK_SET :: FEC_NODE_LOSS_OF_LOCK_IMSK [08:08] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_NODE_LOSS_OF_LOCK_IMSK_MASK 0x00000100
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_NODE_LOSS_OF_LOCK_IMSK_SHIFT 8
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_NODE_LOSS_OF_LOCK_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_SET :: FEC_NODE_LOCK_IMSK [07:07] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_NODE_LOCK_IMSK_MASK      0x00000080
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_NODE_LOCK_IMSK_SHIFT     7
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_NODE_LOCK_IMSK_DEFAULT   0x00000001

/* DS_A_00_IRQ :: CPU_MASK_SET :: FEC_FRAME_LOSS_OF_LOCK_IMSK [06:06] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_FRAME_LOSS_OF_LOCK_IMSK_MASK 0x00000040
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_FRAME_LOSS_OF_LOCK_IMSK_SHIFT 6
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_FRAME_LOSS_OF_LOCK_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_SET :: FEC_FRAME_LOCK_IMSK [05:05] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_FRAME_LOCK_IMSK_MASK     0x00000020
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_FRAME_LOCK_IMSK_SHIFT    5
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_FRAME_LOCK_IMSK_DEFAULT  0x00000001

/* DS_A_00_IRQ :: CPU_MASK_SET :: FEC_MPEG_LOSS_OF_LOCK_IMSK [04:04] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_MPEG_LOSS_OF_LOCK_IMSK_MASK 0x00000010
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_MPEG_LOSS_OF_LOCK_IMSK_SHIFT 4
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_MPEG_LOSS_OF_LOCK_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_SET :: FEC_MPEG_LOCK_IMSK [03:03] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_MPEG_LOCK_IMSK_MASK      0x00000008
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_MPEG_LOCK_IMSK_SHIFT     3
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_MPEG_LOCK_IMSK_DEFAULT   0x00000001

/* DS_A_00_IRQ :: CPU_MASK_SET :: FEC_LOSS_OF_LOCK_IMSK [02:02] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_LOSS_OF_LOCK_IMSK_MASK   0x00000004
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_LOSS_OF_LOCK_IMSK_SHIFT  2
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_LOSS_OF_LOCK_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_SET :: FEC_LOCK_IMSK [01:01] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_LOCK_IMSK_MASK           0x00000002
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_LOCK_IMSK_SHIFT          1
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FEC_LOCK_IMSK_DEFAULT        0x00000001

/* DS_A_00_IRQ :: CPU_MASK_SET :: FFT_DONE_IMSK [00:00] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FFT_DONE_IMSK_MASK           0x00000001
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FFT_DONE_IMSK_SHIFT          0
#define BCHP_DS_A_00_IRQ_CPU_MASK_SET_FFT_DONE_IMSK_DEFAULT        0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* DS_A_00_IRQ :: CPU_MASK_CLEAR :: reserved0 [31:20] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_reserved0_MASK             0xfff00000
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_reserved0_SHIFT            20

/* DS_A_00_IRQ :: CPU_MASK_CLEAR :: ECO_SPARE_0 [19:15] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_ECO_SPARE_0_MASK           0x000f8000
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_ECO_SPARE_0_SHIFT          15
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_ECO_SPARE_0_DEFAULT        0x0000001f

/* DS_A_00_IRQ :: CPU_MASK_CLEAR :: SNR_LOSS_LOCK_IMSK [14:14] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_SNR_LOSS_LOCK_IMSK_MASK    0x00004000
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_SNR_LOSS_LOCK_IMSK_SHIFT   14
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_SNR_LOSS_LOCK_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_CLEAR :: SNR_LOCK_IMSK [13:13] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_SNR_LOCK_IMSK_MASK         0x00002000
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_SNR_LOCK_IMSK_SHIFT        13
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_SNR_LOCK_IMSK_DEFAULT      0x00000001

/* DS_A_00_IRQ :: CPU_MASK_CLEAR :: AGCB_OVF_IMSK [12:12] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_AGCB_OVF_IMSK_MASK         0x00001000
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_AGCB_OVF_IMSK_SHIFT        12
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_AGCB_OVF_IMSK_DEFAULT      0x00000001

/* DS_A_00_IRQ :: CPU_MASK_CLEAR :: FSCNT_DONE_IMSK [11:11] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FSCNT_DONE_IMSK_MASK       0x00000800
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FSCNT_DONE_IMSK_SHIFT      11
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FSCNT_DONE_IMSK_DEFAULT    0x00000001

/* DS_A_00_IRQ :: CPU_MASK_CLEAR :: FEC_SPINV_IMSK [10:10] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_SPINV_IMSK_MASK        0x00000400
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_SPINV_IMSK_SHIFT       10
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_SPINV_IMSK_DEFAULT     0x00000001

/* DS_A_00_IRQ :: CPU_MASK_CLEAR :: FEC_COUNT_OVF_IMSK [09:09] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_COUNT_OVF_IMSK_MASK    0x00000200
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_COUNT_OVF_IMSK_SHIFT   9
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_COUNT_OVF_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_CLEAR :: FEC_NODE_LOSS_OF_LOCK_IMSK [08:08] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_NODE_LOSS_OF_LOCK_IMSK_MASK 0x00000100
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_NODE_LOSS_OF_LOCK_IMSK_SHIFT 8
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_NODE_LOSS_OF_LOCK_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_CLEAR :: FEC_NODE_LOCK_IMSK [07:07] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_NODE_LOCK_IMSK_MASK    0x00000080
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_NODE_LOCK_IMSK_SHIFT   7
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_NODE_LOCK_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_CLEAR :: FEC_FRAME_LOSS_OF_LOCK_IMSK [06:06] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_FRAME_LOSS_OF_LOCK_IMSK_MASK 0x00000040
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_FRAME_LOSS_OF_LOCK_IMSK_SHIFT 6
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_FRAME_LOSS_OF_LOCK_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_CLEAR :: FEC_FRAME_LOCK_IMSK [05:05] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_FRAME_LOCK_IMSK_MASK   0x00000020
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_FRAME_LOCK_IMSK_SHIFT  5
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_FRAME_LOCK_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_CLEAR :: FEC_MPEG_LOSS_OF_LOCK_IMSK [04:04] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_MPEG_LOSS_OF_LOCK_IMSK_MASK 0x00000010
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_MPEG_LOSS_OF_LOCK_IMSK_SHIFT 4
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_MPEG_LOSS_OF_LOCK_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_CLEAR :: FEC_MPEG_LOCK_IMSK [03:03] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_MPEG_LOCK_IMSK_MASK    0x00000008
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_MPEG_LOCK_IMSK_SHIFT   3
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_MPEG_LOCK_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_CLEAR :: FEC_LOSS_OF_LOCK_IMSK [02:02] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_LOSS_OF_LOCK_IMSK_MASK 0x00000004
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_LOSS_OF_LOCK_IMSK_SHIFT 2
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_LOSS_OF_LOCK_IMSK_DEFAULT 0x00000001

/* DS_A_00_IRQ :: CPU_MASK_CLEAR :: FEC_LOCK_IMSK [01:01] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_LOCK_IMSK_MASK         0x00000002
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_LOCK_IMSK_SHIFT        1
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FEC_LOCK_IMSK_DEFAULT      0x00000001

/* DS_A_00_IRQ :: CPU_MASK_CLEAR :: FFT_DONE_IMSK [00:00] */
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FFT_DONE_IMSK_MASK         0x00000001
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FFT_DONE_IMSK_SHIFT        0
#define BCHP_DS_A_00_IRQ_CPU_MASK_CLEAR_FFT_DONE_IMSK_DEFAULT      0x00000001

#endif /* #ifndef BCHP_DS_A_00_IRQ_H__ */

/* End of File */
