==27650== Cachegrind, a cache and branch-prediction profiler
==27650== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27650== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27650== Command: ./mser .
==27650== 
--27650-- warning: L3 cache found, using its data for the LL simulation.
--27650-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27650-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27650== 
==27650== Process terminating with default action of signal 15 (SIGTERM)
==27650==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27650==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27650== 
==27650== I   refs:      2,074,011,718
==27650== I1  misses:            1,206
==27650== LLi misses:            1,202
==27650== I1  miss rate:          0.00%
==27650== LLi miss rate:          0.00%
==27650== 
==27650== D   refs:        845,848,171  (572,325,354 rd   + 273,522,817 wr)
==27650== D1  misses:        1,814,719  (    626,700 rd   +   1,188,019 wr)
==27650== LLd misses:        1,239,357  (    156,784 rd   +   1,082,573 wr)
==27650== D1  miss rate:           0.2% (        0.1%     +         0.4%  )
==27650== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27650== 
==27650== LL refs:           1,815,925  (    627,906 rd   +   1,188,019 wr)
==27650== LL misses:         1,240,559  (    157,986 rd   +   1,082,573 wr)
==27650== LL miss rate:            0.0% (        0.0%     +         0.4%  )
