entity InstrSplitter is
port( instruction : in  std_logic_vector(31 downto 0);
		opcode 		: out std_logic_vector(5  downto 0);
		rs 			: out std_logic_vector(4  downto 0);
		rt 			: out std_logic_vector(4  downto 0);
		rd 			: out std_logic_vector(4  downto 0);
		shamt 		: out std_logic_vector(4  downto 0);
		funct 		: out std_logic_vector(5  downto 0);
		imm 			: out std_logic_vector(15 downto 0);
		jAddr 		: out std_logic_vector(25 downto 0));
end InstrSplitter;
