0.7
2020.2
Oct 14 2022
05:07:14
/home/pradyumna/Verilog_files/VSD-IAT/Day3/RVMyth/RVMyth.sim/sim_1/synth/timing/xsim/test_time_synth.v,1671506411,verilog,,/home/pradyumna/Verilog_files/VSD-IAT/Day3/RVMyth/RVMyth.srcs/sim_1/new/core_test.v,,clk_gate;clk_gate_0;clk_gate_1;clk_gate_2;clk_gate_3;clk_gate_4;glbl;top_core,,,,,,,,
/home/pradyumna/Verilog_files/VSD-IAT/Day3/RVMyth/RVMyth.srcs/sim_1/new/core_test.v,1671477480,verilog,,,,test,,,,,,,,
