# 4-to-16 Binary Decoder
(FPGA Basys 3) 4 to 16 Binary Decoder
## ğŸ“ Overview
This project implements a **4-to-16 binary decoder** using Verilog. A binary decoder takes an `n`-bit input and activates one of `2^n` output lines. This **4-to-16 decoder** uses a 4-bit input (`a[3:0]`) to control 16 output lines (`led[15:0]`).

### **ğŸ”¹ Features**
- **4-bit input (`a[3:0]`)** controlling **16 output lines (`led[15:0]`)**.
- **Enable signal (`en`)** to activate/deactivate decoding.
- **Hierarchical design** using **2-to-4 and 4-to-16 decoders**.
- **Testbench for functional verification.**

---

## **ğŸ“º Demonstration**
ğŸ”¹ **YouTube Video - Live Demonstration**  
[â–¶ Watch the Simulation](https://youtube.com/shorts/nVTNnknbESs?si=h9pHpikya8esInJw)  

ğŸ”¹ **YouTube Video - Code Explanation**  
[â–¶ Step-by-Step Verilog Code Walkthrough](https://youtu.be/ZcCT-lXGTdQ)  

