// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

// DATE "06/10/2021 19:12:52"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module branched_risc_machine_top (
	KEY,
	SW,
	CLOCK_50,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	logic [3:0] KEY ;
input 	logic [9:0] SW ;
input 	logic CLOCK_50 ;
output 	logic [9:0] LEDR ;
output 	logic [6:0] HEX0 ;
output 	logic [6:0] HEX1 ;
output 	logic [6:0] HEX2 ;
output 	logic [6:0] HEX3 ;
output 	logic [6:0] HEX4 ;
output 	logic [6:0] HEX5 ;

// Design Ports Information
// KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[0]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \CPU_RAM|FSM_CONTROLLER|state~2_combout ;
wire \KEY[1]~input_o ;
wire \SW[0]~input_o ;
wire \CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ;
wire \CPU_RAM|FSM_CONTROLLER|always0~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector8~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ;
wire \CPU_RAM|Add0~26 ;
wire \CPU_RAM|Add0~30 ;
wire \CPU_RAM|Add0~33_sumout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector1~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal5~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|state[25]~DUPLICATE_q ;
wire \CPU_RAM|FSM_CONTROLLER|Equal14~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ;
wire \CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q ;
wire \CPU_RAM|FSM_CONTROLLER|Equal14~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|state~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector5~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|state[1]~DUPLICATE_q ;
wire \CPU_RAM|FSM_CONTROLLER|state~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector7~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal45~3_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector2~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal12~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|state[12]~DUPLICATE_q ;
wire \CPU_RAM|FSM_CONTROLLER|Equal40~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal45~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector6~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|state[11]~DUPLICATE_q ;
wire \CPU_RAM|FSM_CONTROLLER|Equal16~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal16~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal20~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector10~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector6~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal20~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal20~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|WideOr8~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|WideOr8~combout ;
wire \CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ;
wire \CPU_RAM|FSM_CONTROLLER|Equal10~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|state[14]~DUPLICATE_q ;
wire \CPU_RAM|FSM_CONTROLLER|state~3_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector11~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal39~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal39~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal39~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal40~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal40~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal43~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector2~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector2~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal45~4_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal45~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal45~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal45~5_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal29~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal29~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal29~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector15~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector13~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal37~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal37~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal37~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal26~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal10~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal10~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal25~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal28~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector13~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal25~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal25~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector5~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector13~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector13~3_combout ;
wire \CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q ;
wire \CPU_RAM|FSM_CONTROLLER|Equal23~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal35~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector5~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector5~3_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal26~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal14~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal14~3_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector12~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector1~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|state[23]~6_combout ;
wire \CPU_RAM|PROGRAM_COUNTER|out[6]~0_combout ;
wire \CPU_RAM|PROGRAM_COUNTER|out[1]~DUPLICATE_q ;
wire \CPU_RAM|DP|Mux14~1_combout ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[7]~input_o ;
wire \CPU_RAM|DP|Mux11~1_combout ;
wire \CPU_RAM|DP|Mux11~0_combout ;
wire \SW[6]~input_o ;
wire \CPU_RAM|DP|B|out[4]~DUPLICATE_q ;
wire \CPU_RAM|DP|Mux9~1_combout ;
wire \CPU_RAM|DP|Mux9~0_combout ;
wire \CPU_RAM|DP|U0|reg_en[2].R|out[6]~feeder_combout ;
wire \CPU_RAM|DP|U0|Decoder7~4_combout ;
wire \CPU_RAM|DP|U0|Mux1~0_combout ;
wire \CPU_RAM|DP|U0|Decoder7~3_combout ;
wire \CPU_RAM|DP|U0|reg_en[6].R|out[6]~feeder_combout ;
wire \CPU_RAM|DP|U0|Decoder7~2_combout ;
wire \CPU_RAM|DP|U0|reg_en[4].R|out[6]~feeder_combout ;
wire \CPU_RAM|DP|U0|Decoder7~1_combout ;
wire \CPU_RAM|DP|U0|Mux9~0_combout ;
wire \CPU_RAM|DP|U0|reg_en[3].R|out[6]~feeder_combout ;
wire \CPU_RAM|DP|U0|Decoder7~5_combout ;
wire \CPU_RAM|DP|U0|Decoder7~6_combout ;
wire \CPU_RAM|DP|U0|Decoder7~7_combout ;
wire \CPU_RAM|DP|U0|Mux9~1_combout ;
wire \CPU_RAM|DP|U0|Mux9~2_combout ;
wire \CPU_RAM|DP|Bin[5]~6_combout ;
wire \CPU_RAM|DP|Bin[4]~5_combout ;
wire \CPU_RAM|DP|B|out[3]~DUPLICATE_q ;
wire \CPU_RAM|DP|B|out[2]~DUPLICATE_q ;
wire \CPU_RAM|DP|Bin[3]~4_combout ;
wire \CPU_RAM|DP|Mux15~1_combout ;
wire \CPU_RAM|DP|Mux15~0_combout ;
wire \CPU_RAM|DP|U0|reg_en[3].R|out[0]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux15~1_combout ;
wire \CPU_RAM|DP|U0|Mux15~0_combout ;
wire \CPU_RAM|DP|U0|Mux15~2_combout ;
wire \CPU_RAM|DP|Ain[0]~0_combout ;
wire \rtl~5_combout ;
wire \CPU_RAM|DP|U2|Add0~66_cout ;
wire \CPU_RAM|DP|U2|Add0~2 ;
wire \CPU_RAM|DP|U2|Add0~6 ;
wire \CPU_RAM|DP|U2|Add0~10 ;
wire \CPU_RAM|DP|U2|Add0~14 ;
wire \CPU_RAM|DP|U2|Add0~18 ;
wire \CPU_RAM|DP|U2|Add0~21_sumout ;
wire \CPU_RAM|DP|C|out[5]~feeder_combout ;
wire \CPU_RAM|DP|U2|Mux10~0_combout ;
wire \CPU_RAM|DP|Mux7~2_combout ;
wire \CPU_RAM|Add0~34 ;
wire \CPU_RAM|Add0~14 ;
wire \CPU_RAM|Add0~18 ;
wire \CPU_RAM|Add0~6 ;
wire \CPU_RAM|Add0~2 ;
wire \CPU_RAM|Add0~10 ;
wire \CPU_RAM|Add0~21_sumout ;
wire \CPU_RAM|DP|Mux7~1_combout ;
wire \CPU_RAM|DP|Mux7~0_combout ;
wire \CPU_RAM|DP|U0|Mux7~1_combout ;
wire \CPU_RAM|DP|U0|reg_en[2].R|out[8]~feeder_combout ;
wire \CPU_RAM|DP|U0|reg_en[5].R|out[8]~feeder_combout ;
wire \CPU_RAM|DP|U0|reg_en[4].R|out[8]~feeder_combout ;
wire \CPU_RAM|DP|U0|reg_en[6].R|out[8]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux7~0_combout ;
wire \CPU_RAM|DP|U0|Mux7~2_combout ;
wire \CPU_RAM|DP|Mux8~1_combout ;
wire \CPU_RAM|DP|Mux8~0_combout ;
wire \CPU_RAM|DP|U0|reg_en[2].R|out[7]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux8~1_combout ;
wire \CPU_RAM|DP|U0|Mux8~0_combout ;
wire \CPU_RAM|DP|U0|Mux8~2_combout ;
wire \CPU_RAM|DP|A|out[10]~feeder_combout ;
wire \CPU_RAM|DP|B|out[10]~DUPLICATE_q ;
wire \CPU_RAM|DP|A|out[13]~feeder_combout ;
wire \CPU_RAM|DP|Ain[15]~1_combout ;
wire \rtl~6_combout ;
wire \CPU_RAM|DP|Bin[7]~8_combout ;
wire \CPU_RAM|DP|U2|Add0~22 ;
wire \CPU_RAM|DP|U2|Add0~26 ;
wire \CPU_RAM|DP|U2|Add0~30 ;
wire \CPU_RAM|DP|U2|Add0~34 ;
wire \CPU_RAM|DP|U2|Add0~38 ;
wire \CPU_RAM|DP|U2|Add0~42 ;
wire \CPU_RAM|DP|U2|Add0~46 ;
wire \CPU_RAM|DP|U2|Add0~50 ;
wire \CPU_RAM|DP|U2|Add0~54 ;
wire \CPU_RAM|DP|U2|Add0~58 ;
wire \CPU_RAM|DP|U2|Add0~61_sumout ;
wire \CPU_RAM|DP|C|out[15]~feeder_combout ;
wire \CPU_RAM|DP|Bin[15]~16_combout ;
wire \CPU_RAM|DP|U2|Mux0~0_combout ;
wire \CPU_RAM|DP|U2|Mux1~0_combout ;
wire \CPU_RAM|DP|C|out[14]~DUPLICATE_q ;
wire \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \CPU_RAM|DP|Mux0~0_combout ;
wire \CPU_RAM|DP|U0|reg_en[4].R|out[15]~feeder_combout ;
wire \CPU_RAM|DP|U0|reg_en[5].R|out[15]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux0~0_combout ;
wire \CPU_RAM|DP|U0|reg_en[2].R|out[15]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux0~1_combout ;
wire \CPU_RAM|DP|U0|Mux0~2_combout ;
wire \CPU_RAM|DP|Bin[14]~15_combout ;
wire \CPU_RAM|DP|U2|Add0~57_sumout ;
wire \CPU_RAM|DP|C|out[14]~feeder_combout ;
wire \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \CPU_RAM|DP|Mux1~0_combout ;
wire \CPU_RAM|DP|U0|reg_en[3].R|out[14]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux1~2_combout ;
wire \CPU_RAM|DP|U0|reg_en[6].R|out[14]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux1~1_combout ;
wire \CPU_RAM|DP|U0|Mux1~3_combout ;
wire \CPU_RAM|DP|Bin[13]~14_combout ;
wire \CPU_RAM|DP|U2|Add0~53_sumout ;
wire \CPU_RAM|DP|C|out[13]~feeder_combout ;
wire \CPU_RAM|DP|U2|Mux2~0_combout ;
wire \CPU_RAM|DP|Mux2~0_combout ;
wire \CPU_RAM|DP|U0|reg_en[3].R|out[13]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux2~1_combout ;
wire \CPU_RAM|DP|U0|reg_en[2].R|out[13]~feeder_combout ;
wire \CPU_RAM|DP|U0|reg_en[5].R|out[13]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux2~0_combout ;
wire \CPU_RAM|DP|U0|Mux2~2_combout ;
wire \CPU_RAM|DP|Bin[12]~13_combout ;
wire \CPU_RAM|DP|U2|Add0~49_sumout ;
wire \CPU_RAM|DP|C|out[12]~feeder_combout ;
wire \CPU_RAM|DP|U2|Mux3~0_combout ;
wire \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \CPU_RAM|DP|Mux3~0_combout ;
wire \CPU_RAM|DP|U0|reg_en[2].R|out[12]~feeder_combout ;
wire \CPU_RAM|DP|U0|reg_en[4].R|out[12]~feeder_combout ;
wire \CPU_RAM|DP|U0|reg_en[5].R|out[12]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux3~0_combout ;
wire \CPU_RAM|DP|U0|reg_en[3].R|out[12]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux3~1_combout ;
wire \CPU_RAM|DP|U0|Mux3~2_combout ;
wire \CPU_RAM|DP|Bin[11]~12_combout ;
wire \CPU_RAM|DP|U2|Add0~45_sumout ;
wire \CPU_RAM|DP|C|out[11]~feeder_combout ;
wire \CPU_RAM|DP|U2|Mux4~0_combout ;
wire \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \CPU_RAM|DP|Mux4~0_combout ;
wire \CPU_RAM|DP|U0|reg_en[5].R|out[11]~feeder_combout ;
wire \CPU_RAM|DP|U0|reg_en[4].R|out[11]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux4~0_combout ;
wire \CPU_RAM|DP|U0|Mux4~1_combout ;
wire \CPU_RAM|DP|U0|Mux4~2_combout ;
wire \CPU_RAM|DP|Bin[10]~11_combout ;
wire \CPU_RAM|DP|U2|Add0~41_sumout ;
wire \CPU_RAM|DP|C|out[10]~feeder_combout ;
wire \CPU_RAM|DP|U2|Mux5~0_combout ;
wire \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \CPU_RAM|DP|Mux5~0_combout ;
wire \CPU_RAM|DP|U0|reg_en[2].R|out[10]~feeder_combout ;
wire \CPU_RAM|DP|U0|reg_en[5].R|out[10]~feeder_combout ;
wire \CPU_RAM|DP|U0|reg_en[4].R|out[10]~feeder_combout ;
wire \CPU_RAM|DP|U0|reg_en[6].R|out[10]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux5~0_combout ;
wire \CPU_RAM|DP|U0|reg_en[3].R|out[10]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux5~1_combout ;
wire \CPU_RAM|DP|U0|Mux5~2_combout ;
wire \CPU_RAM|DP|Bin[9]~10_combout ;
wire \CPU_RAM|DP|U2|Add0~37_sumout ;
wire \CPU_RAM|DP|C|out[9]~feeder_combout ;
wire \CPU_RAM|DP|U2|Mux6~0_combout ;
wire \CPU_RAM|DP|C|out[9]~DUPLICATE_q ;
wire \CPU_RAM|DP|Mux6~0_combout ;
wire \CPU_RAM|DP|U0|Mux6~0_combout ;
wire \CPU_RAM|DP|U0|Mux6~1_combout ;
wire \CPU_RAM|DP|U0|Mux6~2_combout ;
wire \CPU_RAM|DP|B|out[9]~DUPLICATE_q ;
wire \CPU_RAM|DP|Bin[8]~9_combout ;
wire \CPU_RAM|DP|U2|Add0~33_sumout ;
wire \CPU_RAM|DP|C|out[8]~feeder_combout ;
wire \CPU_RAM|DP|U2|Mux7~0_combout ;
wire \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \CPU_RAM|Mux21~0_combout ;
wire \CPU_RAM|Instruction_Register|out[9]~DUPLICATE_q ;
wire \CPU_RAM|INST_DEC|Mux1~0_combout ;
wire \CPU_RAM|DP|U0|Decoder7~0_combout ;
wire \CPU_RAM|DP|U0|reg_en[5].R|out[4]~feeder_combout ;
wire \CPU_RAM|DP|U0|reg_en[6].R|out[4]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux11~0_combout ;
wire \CPU_RAM|DP|U0|Mux11~1_combout ;
wire \CPU_RAM|DP|U0|Mux11~2_combout ;
wire \CPU_RAM|DP|U2|Add0~17_sumout ;
wire \CPU_RAM|DP|C|out[4]~feeder_combout ;
wire \CPU_RAM|DP|U2|Mux11~0_combout ;
wire \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \CPU_RAM|Mux23~0_combout ;
wire \CPU_RAM|Add0~9_sumout ;
wire \CPU_RAM|mem_addr[7]~7_combout ;
wire \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \CPU_RAM|Mux25~0_combout ;
wire \CPU_RAM|INST_DEC|Mux2~0_combout ;
wire \CPU_RAM|DP|Mux10~1_combout ;
wire \CPU_RAM|DP|Mux10~0_combout ;
wire \CPU_RAM|DP|U0|reg_en[5].R|out[5]~feeder_combout ;
wire \CPU_RAM|DP|U0|reg_en[6].R|out[5]~feeder_combout ;
wire \CPU_RAM|DP|U0|reg_en[4].R|out[5]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux10~0_combout ;
wire \CPU_RAM|DP|U0|reg_en[2].R|out[5]~feeder_combout ;
wire \CPU_RAM|DP|U0|reg_en[3].R|out[5]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux10~1_combout ;
wire \CPU_RAM|DP|U0|Mux10~2_combout ;
wire \CPU_RAM|DP|Bin[6]~7_combout ;
wire \CPU_RAM|DP|U2|Add0~25_sumout ;
wire \CPU_RAM|DP|C|out[6]~feeder_combout ;
wire \CPU_RAM|DP|U2|Mux9~0_combout ;
wire \CPU_RAM|mem_addr[6]~0_combout ;
wire \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \CPU_RAM|Mux0~0_combout ;
wire \CPU_RAM|Add0~5_sumout ;
wire \CPU_RAM|mem_addr[5]~6_combout ;
wire \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \CPU_RAM|Mux2~0_combout ;
wire \CPU_RAM|Add0~17_sumout ;
wire \CPU_RAM|mem_addr[4]~5_combout ;
wire \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \CPU_RAM|Mux4~0_combout ;
wire \CPU_RAM|Add0~13_sumout ;
wire \CPU_RAM|mem_addr[3]~4_combout ;
wire \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \CPU_RAM|DP|Mux14~0_combout ;
wire \CPU_RAM|DP|U0|reg_en[5].R|out[1]~feeder_combout ;
wire \CPU_RAM|DP|U0|reg_en[6].R|out[1]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux14~0_combout ;
wire \CPU_RAM|DP|U0|reg_en[2].R|out[1]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux14~1_combout ;
wire \CPU_RAM|DP|U0|Mux14~2_combout ;
wire \CPU_RAM|DP|Bin[1]~0_combout ;
wire \CPU_RAM|DP|Bin[1]~1_combout ;
wire \CPU_RAM|DP|Bin[2]~3_combout ;
wire \CPU_RAM|DP|U2|Add0~9_sumout ;
wire \CPU_RAM|DP|C|out[2]~feeder_combout ;
wire \CPU_RAM|DP|U2|Mux13~0_combout ;
wire \CPU_RAM|mem_addr[2]~3_combout ;
wire \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \CPU_RAM|Mux27~0_combout ;
wire \CPU_RAM|DP|U2|V~0_combout ;
wire \CPU_RAM|Mux29~0_combout ;
wire \CPU_RAM|DP|U2|Equal0~6_combout ;
wire \CPU_RAM|DP|A|out[1]~DUPLICATE_q ;
wire \CPU_RAM|DP|U2|Mux14~0_combout ;
wire \CPU_RAM|DP|U2|Equal0~3_combout ;
wire \CPU_RAM|DP|U2|Equal0~1_combout ;
wire \CPU_RAM|DP|U2|Mux8~0_combout ;
wire \CPU_RAM|DP|U2|Equal0~0_combout ;
wire \CPU_RAM|DP|U2|Equal0~2_combout ;
wire \CPU_RAM|DP|U2|Mux15~0_combout ;
wire \CPU_RAM|DP|U2|Mux12~0_combout ;
wire \CPU_RAM|DP|U2|Equal0~4_combout ;
wire \CPU_RAM|DP|U2|Equal0~5_combout ;
wire \CPU_RAM|DP|U2|Equal0~10_combout ;
wire \CPU_RAM|DP|U2|Equal0~8_combout ;
wire \CPU_RAM|DP|U2|Equal0~9_combout ;
wire \CPU_RAM|DP|U2|Equal0~7_combout ;
wire \CPU_RAM|DP|status|out[1]~feeder_combout ;
wire \CPU_RAM|PROGRAM_COUNTER|out[6]~1_combout ;
wire \CPU_RAM|PROGRAM_COUNTER|out[6]~2_combout ;
wire \CPU_RAM|PROGRAM_COUNTER|out[6]~3_combout ;
wire \CPU_RAM|PROGRAM_COUNTER|out[6]~4_combout ;
wire \CPU_RAM|PROGRAM_COUNTER|out[8]~5_combout ;
wire \CPU_RAM|DP|Mux13~1_combout ;
wire \CPU_RAM|DP|Mux13~0_combout ;
wire \CPU_RAM|DP|U0|reg_en[6].R|out[2]~feeder_combout ;
wire \CPU_RAM|DP|U0|reg_en[5].R|out[2]~feeder_combout ;
wire \CPU_RAM|DP|U0|reg_en[4].R|out[2]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux13~0_combout ;
wire \CPU_RAM|DP|U0|Mux13~1_combout ;
wire \CPU_RAM|DP|U0|Mux13~2_combout ;
wire \CPU_RAM|DP|Bin[1]~2_combout ;
wire \CPU_RAM|DP|U2|Add0~5_sumout ;
wire \CPU_RAM|DP|C|out[1]~feeder_combout ;
wire \CPU_RAM|mem_addr[1]~2_combout ;
wire \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \CPU_RAM|Mux10~0_combout ;
wire \CPU_RAM|Add0~25_sumout ;
wire \CPU_RAM|mem_addr[0]~1_combout ;
wire \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \CPU_RAM|Mux35~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector4~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal14~4_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal10~3_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal13~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector4~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal18~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal18~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal14~6_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal18~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector15~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector15~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector15~3_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector15~4_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal26~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal38~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal38~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal39~3_combout ;
wire \CPU_RAM|FSM_CONTROLLER|WideOr1~3_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal42~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal31~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal31~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal31~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal31~3_combout ;
wire \CPU_RAM|FSM_CONTROLLER|WideOr1~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal23~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal23~3_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal15~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|WideOr1~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal26~4_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal26~3_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal26~5_combout ;
wire \CPU_RAM|FSM_CONTROLLER|WideOr1~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|WideOr1~4_combout ;
wire \CPU_RAM|FSM_CONTROLLER|WideOr1~5_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal11~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal11~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal11~2_combout ;
wire \CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ;
wire \CPU_RAM|FSM_CONTROLLER|Selector3~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q ;
wire \CPU_RAM|FSM_CONTROLLER|Equal36~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal36~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal36~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector9~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal14~5_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal14~7_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector10~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal17~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal21~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector14~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|WideOr5~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector16~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector16~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector16~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ;
wire \CPU_RAM|FSM_CONTROLLER|Equal30~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|WideOr9~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|WideOr2~combout ;
wire \CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE_q ;
wire \CPU_RAM|ram_write~0_combout ;
wire \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \CPU_RAM|Mux6~0_combout ;
wire \CPU_RAM|INST_DEC|Mux0~0_combout ;
wire \CPU_RAM|DP|Mux12~1_combout ;
wire \CPU_RAM|DP|Mux12~0_combout ;
wire \CPU_RAM|DP|U0|reg_en[5].R|out[3]~feeder_combout ;
wire \CPU_RAM|DP|U0|reg_en[4].R|out[3]~feeder_combout ;
wire \CPU_RAM|DP|U0|Mux12~0_combout ;
wire \CPU_RAM|DP|U0|Mux12~1_combout ;
wire \CPU_RAM|DP|U0|Mux12~2_combout ;
wire \CPU_RAM|DP|U2|Add0~13_sumout ;
wire \CPU_RAM|DP|C|out[3]~feeder_combout ;
wire \CPU_RAM|always0~1_combout ;
wire \CPU_RAM|always0~5_combout ;
wire \CPU_RAM|Mux8~0_combout ;
wire \CPU_RAM|Add0~29_sumout ;
wire \CPU_RAM|always0~3_combout ;
wire \CPU_RAM|Mux39~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector12~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal29~3_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector12~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector12~3_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal23~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Equal17~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|WideOr9~combout ;
wire \CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ;
wire \CPU_RAM|DP|U2|Add0~29_sumout ;
wire \CPU_RAM|DP|C|out[7]~feeder_combout ;
wire \CPU_RAM|always0~0_combout ;
wire \CPU_RAM|Mux33~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector14~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector14~2_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector14~3_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector14~4_combout ;
wire \CPU_RAM|FSM_CONTROLLER|WideOr5~combout ;
wire \CPU_RAM|always0~2_combout ;
wire \CPU_RAM|Mux37~0_combout ;
wire \CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q ;
wire \CPU_RAM|FSM_CONTROLLER|Selector0~0_combout ;
wire \CPU_RAM|FSM_CONTROLLER|Selector0~1_combout ;
wire \CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q ;
wire \CPU_RAM|Add0~1_sumout ;
wire \CPU_RAM|always0~4_combout ;
wire \CPU_RAM|Mux31~0_combout ;
wire \CPU_RAM|DP|U2|Add0~1_sumout ;
wire \CPU_RAM|DP|C|out[0]~feeder_combout ;
wire \CPU_RAM|LED_REGISTER|out[0]~feeder_combout ;
wire \CPU_RAM|led_load~0_combout ;
wire \CPU_RAM|LED_REGISTER|out[1]~feeder_combout ;
wire \CPU_RAM|LED_REGISTER|out[2]~feeder_combout ;
wire \H0|WideOr6~0_combout ;
wire \H0|WideOr5~0_combout ;
wire \H0|WideOr4~0_combout ;
wire \H0|WideOr3~0_combout ;
wire \H0|WideOr2~0_combout ;
wire \H0|WideOr1~0_combout ;
wire \H0|WideOr0~0_combout ;
wire \H1|WideOr6~0_combout ;
wire \H1|WideOr5~0_combout ;
wire \H1|WideOr4~0_combout ;
wire \H1|WideOr3~0_combout ;
wire \H1|WideOr2~0_combout ;
wire \H1|WideOr1~0_combout ;
wire \H1|WideOr0~0_combout ;
wire \H2|WideOr6~0_combout ;
wire \H2|WideOr5~0_combout ;
wire \H2|WideOr4~0_combout ;
wire \H2|WideOr3~0_combout ;
wire \H2|WideOr2~0_combout ;
wire \H2|WideOr1~0_combout ;
wire \H2|WideOr0~0_combout ;
wire \H3|WideOr6~0_combout ;
wire \H3|WideOr5~0_combout ;
wire \H3|WideOr4~0_combout ;
wire \H3|WideOr3~0_combout ;
wire \H3|WideOr2~0_combout ;
wire \H3|WideOr1~0_combout ;
wire \H3|WideOr0~0_combout ;
wire [15:0] \CPU_RAM|DP|C|out ;
wire [8:0] \CPU_RAM|PROGRAM_COUNTER|out ;
wire [2:0] \CPU_RAM|DP|status|out ;
wire [8:0] \CPU_RAM|DATA_ADDRESS|out ;
wire [7:0] \CPU_RAM|LED_REGISTER|out ;
wire [26:0] \CPU_RAM|FSM_CONTROLLER|state ;
wire [15:0] \CPU_RAM|DP|A|out ;
wire [15:0] \CPU_RAM|DP|U0|reg_en[0].R|out ;
wire [15:0] \CPU_RAM|Instruction_Register|out ;
wire [15:0] \CPU_RAM|DP|B|out ;
wire [15:0] \CPU_RAM|DP|U0|reg_en[4].R|out ;
wire [15:0] \CPU_RAM|DP|U0|reg_en[5].R|out ;
wire [15:0] \CPU_RAM|DP|U0|reg_en[6].R|out ;
wire [15:0] \CPU_RAM|DP|U0|reg_en[7].R|out ;
wire [15:0] \CPU_RAM|DP|U0|reg_en[2].R|out ;
wire [15:0] \CPU_RAM|DP|U0|reg_en[3].R|out ;
wire [15:0] \CPU_RAM|DP|U0|reg_en[1].R|out ;

wire [39:0] \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a1  = \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a2  = \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a3  = \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a4  = \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a5  = \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a6  = \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a7  = \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a8  = \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a9  = \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a10  = \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a11  = \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a12  = \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a13  = \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a14  = \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a15  = \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\CPU_RAM|LED_REGISTER|out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\CPU_RAM|LED_REGISTER|out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\CPU_RAM|LED_REGISTER|out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\CPU_RAM|LED_REGISTER|out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\CPU_RAM|LED_REGISTER|out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\CPU_RAM|LED_REGISTER|out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\CPU_RAM|LED_REGISTER|out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\CPU_RAM|LED_REGISTER|out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\CPU_RAM|FSM_CONTROLLER|state [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\H0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\H0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\H0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\H0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\H0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\H0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\H0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\H1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\H1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\H1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\H1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\H1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\H1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\H1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\H2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\H2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\H2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\H2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\H2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\H2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\H2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\H3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\H3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\H3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\H3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\H3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\H3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\H3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \HEX4[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \HEX4[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \HEX4[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \HEX4[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \HEX4[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \HEX4[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N45
cyclonev_io_obuf \HEX4[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N62
cyclonev_io_obuf \HEX5[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \HEX5[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N22
cyclonev_io_obuf \HEX5[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N22
cyclonev_io_obuf \HEX5[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N5
cyclonev_io_obuf \HEX5[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \HEX5[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N27
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|state~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|state~2_combout  = ( \CPU_RAM|Instruction_Register|out [11] & ( (\CPU_RAM|FSM_CONTROLLER|Equal21~0_combout  & !\CPU_RAM|Instruction_Register|out [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal21~0_combout ),
	.datad(!\CPU_RAM|Instruction_Register|out [12]),
	.datae(gnd),
	.dataf(!\CPU_RAM|Instruction_Register|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|state~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|state~2 .lut_mask = 64'h000000000F000F00;
defparam \CPU_RAM|FSM_CONTROLLER|state~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y3_N29
dffeas \CPU_RAM|FSM_CONTROLLER|state[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|state~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [16]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[16] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N47
dffeas \CPU_RAM|FSM_CONTROLLER|state[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|WideOr2~combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [24]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[24] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[24] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X82_Y3_N40
dffeas \CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|FSM_CONTROLLER|WideOr1~4_combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N26
dffeas \CPU_RAM|Instruction_Register|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Mux37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [19]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|Instruction_Register|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|Instruction_Register|out[14] .is_wysiwyg = "true";
defparam \CPU_RAM|Instruction_Register|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N6
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|always0~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|always0~0_combout  = ( !\CPU_RAM|Instruction_Register|out [13] & ( (\CPU_RAM|Instruction_Register|out [12] & (!\CPU_RAM|Instruction_Register|out [15] & (\CPU_RAM|Instruction_Register|out [11] & \CPU_RAM|Instruction_Register|out 
// [14]))) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [12]),
	.datab(!\CPU_RAM|Instruction_Register|out [15]),
	.datac(!\CPU_RAM|Instruction_Register|out [11]),
	.datad(!\CPU_RAM|Instruction_Register|out [14]),
	.datae(gnd),
	.dataf(!\CPU_RAM|Instruction_Register|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|always0~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|always0~0 .lut_mask = 64'h0004000400000000;
defparam \CPU_RAM|FSM_CONTROLLER|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N57
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector8~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector8~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal14~7_combout  & ( (\CPU_RAM|FSM_CONTROLLER|Equal30~0_combout ) # (\CPU_RAM|FSM_CONTROLLER|always0~0_combout ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|Equal14~7_combout  & ( 
// \CPU_RAM|FSM_CONTROLLER|Equal30~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|always0~0_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal30~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal14~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector8~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector8~0 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \CPU_RAM|FSM_CONTROLLER|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N58
dffeas \CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N0
cyclonev_lcell_comb \CPU_RAM|Add0~25 (
// Equation(s):
// \CPU_RAM|Add0~25_sumout  = SUM(( \CPU_RAM|PROGRAM_COUNTER|out [0] ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q ) # (\CPU_RAM|Instruction_Register|out [0]) ) + ( !VCC ))
// \CPU_RAM|Add0~26  = CARRY(( \CPU_RAM|PROGRAM_COUNTER|out [0] ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q ) # (\CPU_RAM|Instruction_Register|out [0]) ) + ( !VCC ))

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU_RAM|Instruction_Register|out [0]),
	.datad(!\CPU_RAM|PROGRAM_COUNTER|out [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|Add0~25_sumout ),
	.cout(\CPU_RAM|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Add0~25 .extended_lut = "off";
defparam \CPU_RAM|Add0~25 .lut_mask = 64'h00005050000000FF;
defparam \CPU_RAM|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N3
cyclonev_lcell_comb \CPU_RAM|Add0~29 (
// Equation(s):
// \CPU_RAM|Add0~29_sumout  = SUM(( \CPU_RAM|PROGRAM_COUNTER|out [1] ) + ( (\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q  & \CPU_RAM|Instruction_Register|out [1]) ) + ( \CPU_RAM|Add0~26  ))
// \CPU_RAM|Add0~30  = CARRY(( \CPU_RAM|PROGRAM_COUNTER|out [1] ) + ( (\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q  & \CPU_RAM|Instruction_Register|out [1]) ) + ( \CPU_RAM|Add0~26  ))

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU_RAM|Instruction_Register|out [1]),
	.datad(!\CPU_RAM|PROGRAM_COUNTER|out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU_RAM|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|Add0~29_sumout ),
	.cout(\CPU_RAM|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Add0~29 .extended_lut = "off";
defparam \CPU_RAM|Add0~29 .lut_mask = 64'h0000FAFA000000FF;
defparam \CPU_RAM|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N6
cyclonev_lcell_comb \CPU_RAM|Add0~33 (
// Equation(s):
// \CPU_RAM|Add0~33_sumout  = SUM(( \CPU_RAM|PROGRAM_COUNTER|out [2] ) + ( (\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q  & \CPU_RAM|Instruction_Register|out [2]) ) + ( \CPU_RAM|Add0~30  ))
// \CPU_RAM|Add0~34  = CARRY(( \CPU_RAM|PROGRAM_COUNTER|out [2] ) + ( (\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q  & \CPU_RAM|Instruction_Register|out [2]) ) + ( \CPU_RAM|Add0~30  ))

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU_RAM|Instruction_Register|out [2]),
	.datad(!\CPU_RAM|PROGRAM_COUNTER|out [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU_RAM|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|Add0~33_sumout ),
	.cout(\CPU_RAM|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Add0~33 .extended_lut = "off";
defparam \CPU_RAM|Add0~33 .lut_mask = 64'h0000FAFA000000FF;
defparam \CPU_RAM|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N48
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector1~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector1~0_combout  = ( \CPU_RAM|Instruction_Register|out [15] & ( (!\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & (((!\CPU_RAM|Instruction_Register|out [11] & !\CPU_RAM|Instruction_Register|out [12])) # 
// (\CPU_RAM|Instruction_Register|out [13]))) ) ) # ( !\CPU_RAM|Instruction_Register|out [15] & ( (!\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & (\CPU_RAM|Instruction_Register|out [13])) # (\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & 
// ((!\CPU_RAM|Instruction_Register|out [11] & ((!\CPU_RAM|Instruction_Register|out [12]))) # (\CPU_RAM|Instruction_Register|out [11] & (!\CPU_RAM|Instruction_Register|out [13] & \CPU_RAM|Instruction_Register|out [12])))) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [13]),
	.datab(!\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q ),
	.datac(!\CPU_RAM|Instruction_Register|out [11]),
	.datad(!\CPU_RAM|Instruction_Register|out [12]),
	.datae(gnd),
	.dataf(!\CPU_RAM|Instruction_Register|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector1~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector1~0 .lut_mask = 64'h74467446C444C444;
defparam \CPU_RAM|FSM_CONTROLLER|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N57
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal5~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal5~0_combout  = ( !\CPU_RAM|Instruction_Register|out [13] & ( \CPU_RAM|Instruction_Register|out [15] & ( \CPU_RAM|Instruction_Register|out [14] ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU_RAM|Instruction_Register|out [13]),
	.dataf(!\CPU_RAM|Instruction_Register|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal5~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal5~0 .lut_mask = 64'h0000000055550000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N41
dffeas \CPU_RAM|FSM_CONTROLLER|state[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|FSM_CONTROLLER|WideOr1~4_combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [22]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[22] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N34
dffeas \CPU_RAM|FSM_CONTROLLER|state[25]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|WideOr1~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[25]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N9
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal14~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal14~1_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state[25]~DUPLICATE_q  & ( (!\CPU_RAM|FSM_CONTROLLER|state [21] & (!\CPU_RAM|FSM_CONTROLLER|state [22] & (!\CPU_RAM|FSM_CONTROLLER|state [19] & 
// \CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [21]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [22]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [19]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~1 .lut_mask = 64'h0080008000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N44
dffeas \CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector14~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y2_N25
dffeas \CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector12~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N12
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal14~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal14~2_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & ( (!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state [24] & !\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [24]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~2 .lut_mask = 64'hC000C00000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N36
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|state~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|state~0_combout  = ( \CPU_RAM|Instruction_Register|out [14] & ( \CPU_RAM|FSM_CONTROLLER|Equal14~7_combout  & ( (!\CPU_RAM|Instruction_Register|out [11] & (\CPU_RAM|Instruction_Register|out [13] & (!\CPU_RAM|Instruction_Register|out 
// [12] & !\CPU_RAM|Instruction_Register|out [15]))) ) ) ) # ( !\CPU_RAM|Instruction_Register|out [14] & ( \CPU_RAM|FSM_CONTROLLER|Equal14~7_combout  & ( (\CPU_RAM|Instruction_Register|out [15] & ((!\CPU_RAM|Instruction_Register|out [11] & 
// ((!\CPU_RAM|Instruction_Register|out [12]) # (\CPU_RAM|Instruction_Register|out [13]))) # (\CPU_RAM|Instruction_Register|out [11] & (\CPU_RAM|Instruction_Register|out [13] & !\CPU_RAM|Instruction_Register|out [12])))) ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [11]),
	.datab(!\CPU_RAM|Instruction_Register|out [13]),
	.datac(!\CPU_RAM|Instruction_Register|out [12]),
	.datad(!\CPU_RAM|Instruction_Register|out [15]),
	.datae(!\CPU_RAM|Instruction_Register|out [14]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal14~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|state~0 .lut_mask = 64'h0000000000B22000;
defparam \CPU_RAM|FSM_CONTROLLER|state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N38
dffeas \CPU_RAM|FSM_CONTROLLER|state[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|state~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[6] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N42
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector5~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector5~2_combout  = ( !\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q  & ( !\CPU_RAM|Instruction_Register|out [15] & ( (!\CPU_RAM|Instruction_Register|out [12] & (!\CPU_RAM|Instruction_Register|out [13] & 
// \CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q )) ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [12]),
	.datab(!\CPU_RAM|Instruction_Register|out [13]),
	.datac(!\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ),
	.dataf(!\CPU_RAM|Instruction_Register|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector5~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector5~2 .lut_mask = 64'h0808000000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N32
dffeas \CPU_RAM|FSM_CONTROLLER|state[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector15~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N9
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|state~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|state~1_combout  = ( \CPU_RAM|Instruction_Register|out [15] & ( (\CPU_RAM|Instruction_Register|out [13] & (!\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & (\CPU_RAM|Instruction_Register|out [12] & 
// \CPU_RAM|Instruction_Register|out [11]))) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [13]),
	.datab(!\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q ),
	.datac(!\CPU_RAM|Instruction_Register|out [12]),
	.datad(!\CPU_RAM|Instruction_Register|out [11]),
	.datae(gnd),
	.dataf(!\CPU_RAM|Instruction_Register|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|state~1 .lut_mask = 64'h0000000000040004;
defparam \CPU_RAM|FSM_CONTROLLER|state~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N0
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector7~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector7~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal30~0_combout  ) # ( !\CPU_RAM|FSM_CONTROLLER|Equal30~0_combout  & ( (\CPU_RAM|FSM_CONTROLLER|Equal14~7_combout  & (\CPU_RAM|FSM_CONTROLLER|Equal5~0_combout  & 
// (\CPU_RAM|Instruction_Register|out [12] & !\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Equal14~7_combout ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal5~0_combout ),
	.datac(!\CPU_RAM|Instruction_Register|out [12]),
	.datad(!\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ),
	.datae(!\CPU_RAM|FSM_CONTROLLER|Equal30~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector7~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector7~0 .lut_mask = 64'h0100FFFF0100FFFF;
defparam \CPU_RAM|FSM_CONTROLLER|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N1
dffeas \CPU_RAM|FSM_CONTROLLER|state[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[10] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y3_N16
dffeas \CPU_RAM|FSM_CONTROLLER|state[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|FSM_CONTROLLER|Selector1~1_combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[14] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N18
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal45~3 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal45~3_combout  = ( \CPU_RAM|FSM_CONTROLLER|state [14] & ( (!\CPU_RAM|FSM_CONTROLLER|state [23] & (!\CPU_RAM|FSM_CONTROLLER|state [10] & (!\CPU_RAM|FSM_CONTROLLER|state [12] & !\CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE_q ))) ) 
// )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [23]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [12]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal45~3 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal45~3 .lut_mask = 64'h0000000080008000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal45~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N9
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector2~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector2~1_combout  = ( \CPU_RAM|Instruction_Register|out [12] & ( \CPU_RAM|Instruction_Register|out [15] & ( (\CPU_RAM|Instruction_Register|out [13] & !\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q ) ) ) ) # ( 
// !\CPU_RAM|Instruction_Register|out [12] & ( \CPU_RAM|Instruction_Register|out [15] & ( (!\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & ((!\CPU_RAM|Instruction_Register|out [11]) # (\CPU_RAM|Instruction_Register|out [13]))) ) ) ) # ( 
// \CPU_RAM|Instruction_Register|out [12] & ( !\CPU_RAM|Instruction_Register|out [15] & ( (!\CPU_RAM|Instruction_Register|out [13] & (\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & \CPU_RAM|Instruction_Register|out [11])) ) ) ) # ( 
// !\CPU_RAM|Instruction_Register|out [12] & ( !\CPU_RAM|Instruction_Register|out [15] & ( (\CPU_RAM|Instruction_Register|out [13] & (\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & !\CPU_RAM|Instruction_Register|out [11])) ) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|Instruction_Register|out [13]),
	.datac(!\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q ),
	.datad(!\CPU_RAM|Instruction_Register|out [11]),
	.datae(!\CPU_RAM|Instruction_Register|out [12]),
	.dataf(!\CPU_RAM|Instruction_Register|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector2~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector2~1 .lut_mask = 64'h0300000CF0303030;
defparam \CPU_RAM|FSM_CONTROLLER|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N15
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal12~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal12~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q  & ( \CPU_RAM|FSM_CONTROLLER|Equal11~1_combout  & ( \CPU_RAM|FSM_CONTROLLER|state [19] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [19]),
	.datad(gnd),
	.datae(!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal12~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal12~0 .lut_mask = 64'h0000000000000F0F;
defparam \CPU_RAM|FSM_CONTROLLER|Equal12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N22
dffeas \CPU_RAM|FSM_CONTROLLER|state[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector5~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[12]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N59
dffeas \CPU_RAM|FSM_CONTROLLER|state[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[9] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y2_N23
dffeas \CPU_RAM|FSM_CONTROLLER|state[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [26]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[26] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y4_N26
dffeas \CPU_RAM|FSM_CONTROLLER|state[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[15] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N36
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal40~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal40~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|state [20] & ( (\CPU_RAM|FSM_CONTROLLER|state [13] & (!\CPU_RAM|FSM_CONTROLLER|state [26] & \CPU_RAM|FSM_CONTROLLER|state [15])) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [13]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [26]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [15]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal40~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal40~0 .lut_mask = 64'h0000000000300030;
defparam \CPU_RAM|FSM_CONTROLLER|Equal40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N13
dffeas \CPU_RAM|FSM_CONTROLLER|state[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector13~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[3] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N30
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal45~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal45~0_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state [21] & ( (!\CPU_RAM|FSM_CONTROLLER|state [25] & (!\CPU_RAM|FSM_CONTROLLER|state [19] & (!\CPU_RAM|FSM_CONTROLLER|state [22] & !\CPU_RAM|FSM_CONTROLLER|state [6]))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [25]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [19]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [22]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [6]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal45~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal45~0 .lut_mask = 64'h8000800000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal45~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N48
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector6~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector6~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal5~0_combout  & ( \CPU_RAM|FSM_CONTROLLER|state~1_combout  & ( (\CPU_RAM|Instruction_Register|out [12] & !\CPU_RAM|Instruction_Register|out [11]) ) ) ) # ( 
// \CPU_RAM|FSM_CONTROLLER|Equal5~0_combout  & ( !\CPU_RAM|FSM_CONTROLLER|state~1_combout  & ( (\CPU_RAM|Instruction_Register|out [12] & !\CPU_RAM|Instruction_Register|out [11]) ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|Equal5~0_combout  & ( 
// !\CPU_RAM|FSM_CONTROLLER|state~1_combout  ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|Instruction_Register|out [12]),
	.datac(!\CPU_RAM|Instruction_Register|out [11]),
	.datad(gnd),
	.datae(!\CPU_RAM|FSM_CONTROLLER|Equal5~0_combout ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector6~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector6~0 .lut_mask = 64'hFFFF303000003030;
defparam \CPU_RAM|FSM_CONTROLLER|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N2
dffeas \CPU_RAM|FSM_CONTROLLER|state[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[11]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N57
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal16~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal16~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal14~1_combout  & ( \CPU_RAM|FSM_CONTROLLER|Equal14~0_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state [6] & (!\CPU_RAM|FSM_CONTROLLER|state [13] & 
// \CPU_RAM|FSM_CONTROLLER|Equal14~2_combout )) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [6]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [13]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal14~2_combout ),
	.datad(gnd),
	.datae(!\CPU_RAM|FSM_CONTROLLER|Equal14~1_combout ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal16~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal16~0 .lut_mask = 64'h0000000000000808;
defparam \CPU_RAM|FSM_CONTROLLER|Equal16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N48
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal16~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal16~1_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state [8] & ( \CPU_RAM|FSM_CONTROLLER|Equal16~0_combout  & ( (\CPU_RAM|FSM_CONTROLLER|state[11]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q  & 
// \CPU_RAM|FSM_CONTROLLER|state [1])) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[11]~DUPLICATE_q ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [1]),
	.datae(!\CPU_RAM|FSM_CONTROLLER|state [8]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal16~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal16~1 .lut_mask = 64'h0000000000440000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N54
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal20~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal20~2_combout  = ( \CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q  & ( \CPU_RAM|FSM_CONTROLLER|Equal20~1_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q  & \CPU_RAM|FSM_CONTROLLER|state[1]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[1]~DUPLICATE_q ),
	.datae(!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal20~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal20~2 .lut_mask = 64'h00000000000000F0;
defparam \CPU_RAM|FSM_CONTROLLER|Equal20~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N0
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector10~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector10~0_combout  = ( !\CPU_RAM|FSM_CONTROLLER|Equal20~2_combout  & ( !\CPU_RAM|FSM_CONTROLLER|Equal16~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal16~1_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector10~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector10~0 .lut_mask = 64'hFF00FF0000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N0
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector6~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector6~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|Selector10~0_combout  & ( ((\CPU_RAM|FSM_CONTROLLER|Equal14~7_combout  & !\CPU_RAM|FSM_CONTROLLER|Selector6~0_combout )) # (\CPU_RAM|FSM_CONTROLLER|Equal17~1_combout ) ) ) # ( 
// !\CPU_RAM|FSM_CONTROLLER|Selector10~0_combout  )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal17~1_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal14~7_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Selector6~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector6~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector6~1 .lut_mask = 64'hFFFFFFFF3F333F33;
defparam \CPU_RAM|FSM_CONTROLLER|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N1
dffeas \CPU_RAM|FSM_CONTROLLER|state[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[11] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N30
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal20~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal20~0_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE_q  & ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q  & \CPU_RAM|FSM_CONTROLLER|state [6])) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [6]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal20~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal20~0 .lut_mask = 64'h00C000C000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N54
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal20~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal20~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|state [13] & ( \CPU_RAM|FSM_CONTROLLER|Equal14~0_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state [8] & (!\CPU_RAM|FSM_CONTROLLER|state [11] & (\CPU_RAM|FSM_CONTROLLER|Equal20~0_combout  & 
// \CPU_RAM|FSM_CONTROLLER|Equal14~1_combout ))) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [8]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [11]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal20~0_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal14~1_combout ),
	.datae(!\CPU_RAM|FSM_CONTROLLER|state [13]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal20~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal20~1 .lut_mask = 64'h0000000000000008;
defparam \CPU_RAM|FSM_CONTROLLER|Equal20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N12
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|WideOr8~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|WideOr8~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal20~1_combout  & ( (\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q  $ (\CPU_RAM|FSM_CONTROLLER|state [1]))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [1]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|WideOr8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|WideOr8~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|WideOr8~0 .lut_mask = 64'h0000000044114411;
defparam \CPU_RAM|FSM_CONTROLLER|WideOr8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N9
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|WideOr8 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|WideOr8~combout  = ( \CPU_RAM|FSM_CONTROLLER|WideOr8~0_combout  ) # ( !\CPU_RAM|FSM_CONTROLLER|WideOr8~0_combout  & ( \CPU_RAM|FSM_CONTROLLER|Equal35~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal35~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|WideOr8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|WideOr8~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|WideOr8 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|WideOr8 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \CPU_RAM|FSM_CONTROLLER|WideOr8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N11
dffeas \CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|WideOr8~combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N6
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal10~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal10~0_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state [7] & ( (!\CPU_RAM|FSM_CONTROLLER|state [16] & (!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state[11]~DUPLICATE_q  & 
// !\CPU_RAM|FSM_CONTROLLER|state [8]))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [16]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[11]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [8]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal10~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal10~0 .lut_mask = 64'h8000800000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N17
dffeas \CPU_RAM|FSM_CONTROLLER|state[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|FSM_CONTROLLER|Selector1~1_combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[14]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N24
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|state~3 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|state~3_combout  = ( \CPU_RAM|Instruction_Register|out [13] & ( (!\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & !\CPU_RAM|Instruction_Register|out [15]) ) ) # ( !\CPU_RAM|Instruction_Register|out [13] & ( 
// (\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & (!\CPU_RAM|Instruction_Register|out [15] & (!\CPU_RAM|Instruction_Register|out [12] $ (\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q )))) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q ),
	.datab(!\CPU_RAM|Instruction_Register|out [15]),
	.datac(!\CPU_RAM|Instruction_Register|out [12]),
	.datad(!\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|Instruction_Register|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|state~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state~3 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|state~3 .lut_mask = 64'h4004400488888888;
defparam \CPU_RAM|FSM_CONTROLLER|state~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N12
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector11~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector11~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|Selector2~0_combout  & ( (\CPU_RAM|FSM_CONTROLLER|Equal14~7_combout  & \CPU_RAM|FSM_CONTROLLER|state~3_combout ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|Selector2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal14~7_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state~3_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector11~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector11~0 .lut_mask = 64'hFFFFFFFF000F000F;
defparam \CPU_RAM|FSM_CONTROLLER|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N13
dffeas \CPU_RAM|FSM_CONTROLLER|state[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[5] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N51
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal39~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal39~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|state [5] & ( (!\CPU_RAM|FSM_CONTROLLER|state [10] & (!\CPU_RAM|FSM_CONTROLLER|state[14]~DUPLICATE_q  & \CPU_RAM|FSM_CONTROLLER|state [23])) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[14]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [23]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal39~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal39~0 .lut_mask = 64'h0000000000A000A0;
defparam \CPU_RAM|FSM_CONTROLLER|Equal39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N3
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal39~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal39~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal39~0_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state [3] & (\CPU_RAM|FSM_CONTROLLER|Equal45~0_combout  & \CPU_RAM|FSM_CONTROLLER|Equal10~0_combout )) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [3]),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal45~0_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal10~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal39~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal39~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal39~1 .lut_mask = 64'h00000000000A000A;
defparam \CPU_RAM|FSM_CONTROLLER|Equal39~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N48
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal39~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal39~2_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal39~1_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state [24] & (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & !\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [24]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal39~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal39~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal39~2 .lut_mask = 64'h00000000C000C000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal39~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N45
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal40~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal40~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal39~2_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state [1] & (!\CPU_RAM|FSM_CONTROLLER|state[12]~DUPLICATE_q  & (\CPU_RAM|FSM_CONTROLLER|state [9] & 
// \CPU_RAM|FSM_CONTROLLER|Equal40~0_combout ))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [1]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[12]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [9]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal40~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal39~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal40~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal40~1 .lut_mask = 64'h0000000000080008;
defparam \CPU_RAM|FSM_CONTROLLER|Equal40~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N51
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal40~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal40~2_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state [2] & ( (\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q  & \CPU_RAM|FSM_CONTROLLER|Equal40~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal40~1_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal40~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal40~2 .lut_mask = 64'h000F000F00000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N33
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal43~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal43~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|state [2] & ( (!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q  & \CPU_RAM|FSM_CONTROLLER|Equal40~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal40~1_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal43~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal43~0 .lut_mask = 64'h0000000000F000F0;
defparam \CPU_RAM|FSM_CONTROLLER|Equal43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N6
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector2~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector2~0_combout  = ( !\CPU_RAM|FSM_CONTROLLER|Equal43~0_combout  & ( !\CPU_RAM|FSM_CONTROLLER|Equal40~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal40~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal43~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector2~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector2~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N0
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector2~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector2~2_combout  = ( \CPU_RAM|FSM_CONTROLLER|Selector2~0_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|Equal45~5_combout  & (!\CPU_RAM|FSM_CONTROLLER|Equal12~0_combout  & ((!\CPU_RAM|FSM_CONTROLLER|Selector12~0_combout ) # 
// (\CPU_RAM|FSM_CONTROLLER|Selector2~1_combout )))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Selector2~1_combout ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal45~5_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal12~0_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector2~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector2~2 .lut_mask = 64'h00000000C040C040;
defparam \CPU_RAM|FSM_CONTROLLER|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N1
dffeas \CPU_RAM|FSM_CONTROLLER|state[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [20]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[20] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N48
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal45~4 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal45~4_combout  = ( \CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q  & ( (\CPU_RAM|FSM_CONTROLLER|state [1] & (!\CPU_RAM|FSM_CONTROLLER|state [20] & (!\CPU_RAM|FSM_CONTROLLER|state [15] & !\CPU_RAM|FSM_CONTROLLER|state [9]))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [1]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [20]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [15]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [9]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal45~4 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal45~4 .lut_mask = 64'h0000000040004000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal45~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N9
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal45~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal45~1_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state [13] & ( (\CPU_RAM|FSM_CONTROLLER|state [4] & (\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & 
// \CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [4]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal45~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal45~1 .lut_mask = 64'h0010001000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal45~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N3
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal45~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal45~2_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal10~0_combout  & ( (\CPU_RAM|FSM_CONTROLLER|Equal45~1_combout  & (!\CPU_RAM|FSM_CONTROLLER|state [5] & !\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal45~1_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [5]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal45~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal45~2 .lut_mask = 64'h0000000030003000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal45~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N0
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal45~5 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal45~5_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal45~0_combout  & ( (\CPU_RAM|FSM_CONTROLLER|Equal45~3_combout  & (\CPU_RAM|FSM_CONTROLLER|Equal45~4_combout  & \CPU_RAM|FSM_CONTROLLER|Equal45~2_combout )) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Equal45~3_combout ),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal45~4_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal45~2_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal45~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal45~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal45~5 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal45~5 .lut_mask = 64'h0000000000050005;
defparam \CPU_RAM|FSM_CONTROLLER|Equal45~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N6
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal29~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal29~1_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state[25]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state [19] & 
// !\CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE_q ))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[25]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [19]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal29~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal29~1 .lut_mask = 64'h8000800000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N12
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal29~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal29~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q  & ( \CPU_RAM|FSM_CONTROLLER|state [21] & ( (!\CPU_RAM|FSM_CONTROLLER|state [6] & !\CPU_RAM|FSM_CONTROLLER|state [13]) ) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [6]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [13]),
	.datad(gnd),
	.datae(!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal29~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal29~0 .lut_mask = 64'h000000000000C0C0;
defparam \CPU_RAM|FSM_CONTROLLER|Equal29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N51
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal29~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal29~2_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal14~0_combout  & ( \CPU_RAM|FSM_CONTROLLER|Equal29~0_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state [11] & (\CPU_RAM|FSM_CONTROLLER|Equal29~1_combout  & 
// !\CPU_RAM|FSM_CONTROLLER|state [8])) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [11]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal29~1_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [8]),
	.datad(gnd),
	.datae(!\CPU_RAM|FSM_CONTROLLER|Equal14~0_combout ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal29~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal29~2 .lut_mask = 64'h0000000000002020;
defparam \CPU_RAM|FSM_CONTROLLER|Equal29~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N48
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector15~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector15~1_combout  = ( !\CPU_RAM|FSM_CONTROLLER|Equal45~5_combout  & ( \CPU_RAM|FSM_CONTROLLER|Equal29~2_combout  & ( ((!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q ) # (!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q  $ 
// (\CPU_RAM|FSM_CONTROLLER|state [1]))) # (\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ) ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|Equal45~5_combout  & ( !\CPU_RAM|FSM_CONTROLLER|Equal29~2_combout  ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [1]),
	.datae(!\CPU_RAM|FSM_CONTROLLER|Equal45~5_combout ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector15~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector15~1 .lut_mask = 64'hFFFF0000FBF70000;
defparam \CPU_RAM|FSM_CONTROLLER|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N6
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector13~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector13~0_combout  = ( !\CPU_RAM|FSM_CONTROLLER|Equal36~2_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state [4]) # ((!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ) # ((!\CPU_RAM|FSM_CONTROLLER|Equal20~1_combout ) # 
// (!\CPU_RAM|FSM_CONTROLLER|state [1]))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [4]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal20~1_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [1]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal36~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector13~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector13~0 .lut_mask = 64'hFFFEFFFE00000000;
defparam \CPU_RAM|FSM_CONTROLLER|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N30
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal37~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal37~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|state [8] & ( (\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state [1] & \CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q )) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [1]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal37~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal37~1 .lut_mask = 64'h0000000000500050;
defparam \CPU_RAM|FSM_CONTROLLER|Equal37~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N18
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal37~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal37~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q  & ( (\CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state [13] & (!\CPU_RAM|FSM_CONTROLLER|state [11] & \CPU_RAM|FSM_CONTROLLER|state 
// [3]))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE_q ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [13]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [11]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [3]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal37~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal37~0 .lut_mask = 64'h0000000000400040;
defparam \CPU_RAM|FSM_CONTROLLER|Equal37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N0
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal37~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal37~2_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal14~0_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q  & (\CPU_RAM|FSM_CONTROLLER|Equal37~1_combout  & (\CPU_RAM|FSM_CONTROLLER|Equal37~0_combout  & 
// \CPU_RAM|FSM_CONTROLLER|Equal45~0_combout ))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal37~1_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal37~0_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal45~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal37~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal37~2 .lut_mask = 64'h0000000000020002;
defparam \CPU_RAM|FSM_CONTROLLER|Equal37~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N42
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal26~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal26~0_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state [26] & ( (!\CPU_RAM|FSM_CONTROLLER|state[14]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state [5] & !\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[14]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [5]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal26~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal26~0 .lut_mask = 64'hC000C00000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N12
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal10~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal10~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal45~0_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state [24] & 
// \CPU_RAM|FSM_CONTROLLER|Equal26~0_combout ))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [24]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal26~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal45~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal10~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal10~1 .lut_mask = 64'h0000000000800080;
defparam \CPU_RAM|FSM_CONTROLLER|Equal10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N24
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal10~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal10~2_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal10~1_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state[12]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state [10] & (!\CPU_RAM|FSM_CONTROLLER|state [13] & !\CPU_RAM|FSM_CONTROLLER|state 
// [15]))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[12]~DUPLICATE_q ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [13]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [15]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal10~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal10~2 .lut_mask = 64'h0000000080008000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal10~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N48
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal25~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal25~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|state [20] & ( !\CPU_RAM|FSM_CONTROLLER|state [16] & ( (\CPU_RAM|FSM_CONTROLLER|state [23] & (\CPU_RAM|FSM_CONTROLLER|state [8] & (!\CPU_RAM|FSM_CONTROLLER|state[11]~DUPLICATE_q  & 
// !\CPU_RAM|FSM_CONTROLLER|state [7]))) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [23]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [8]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[11]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [7]),
	.datae(!\CPU_RAM|FSM_CONTROLLER|state [20]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal25~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal25~1 .lut_mask = 64'h0000100000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N21
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal28~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal28~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q  & ( (\CPU_RAM|FSM_CONTROLLER|Equal10~2_combout  & (!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q  & (\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & 
// \CPU_RAM|FSM_CONTROLLER|Equal25~1_combout ))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Equal10~2_combout ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal25~1_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal28~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal28~0 .lut_mask = 64'h0000000000040004;
defparam \CPU_RAM|FSM_CONTROLLER|Equal28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N30
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector13~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector13~1_combout  = ( !\CPU_RAM|FSM_CONTROLLER|Equal37~2_combout  & ( \CPU_RAM|FSM_CONTROLLER|Equal28~0_combout  & ( (\CPU_RAM|FSM_CONTROLLER|Selector15~1_combout  & (\CPU_RAM|FSM_CONTROLLER|Selector13~0_combout  & 
// ((!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q ) # (\CPU_RAM|FSM_CONTROLLER|state [1])))) ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|Equal37~2_combout  & ( !\CPU_RAM|FSM_CONTROLLER|Equal28~0_combout  & ( (\CPU_RAM|FSM_CONTROLLER|Selector15~1_combout  & 
// \CPU_RAM|FSM_CONTROLLER|Selector13~0_combout ) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [1]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Selector15~1_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Selector13~0_combout ),
	.datae(!\CPU_RAM|FSM_CONTROLLER|Equal37~2_combout ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector13~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector13~1 .lut_mask = 64'h000F0000000B0000;
defparam \CPU_RAM|FSM_CONTROLLER|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N15
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal25~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal25~2_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal25~1_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q  & (\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q  & \CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q )) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal25~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal25~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal25~2 .lut_mask = 64'h0000000000220022;
defparam \CPU_RAM|FSM_CONTROLLER|Equal25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N51
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal25~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal25~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal10~2_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state [1] & !\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [1]),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal25~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal25~0 .lut_mask = 64'h00000000A0A0A0A0;
defparam \CPU_RAM|FSM_CONTROLLER|Equal25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N54
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector5~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector5~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal25~0_combout  & ( \CPU_RAM|FSM_CONTROLLER|Equal16~0_combout  & ( ((\CPU_RAM|FSM_CONTROLLER|state [8] & (\CPU_RAM|FSM_CONTROLLER|state [3] & !\CPU_RAM|FSM_CONTROLLER|state 
// [11]))) # (\CPU_RAM|FSM_CONTROLLER|Equal25~2_combout ) ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|Equal25~0_combout  & ( \CPU_RAM|FSM_CONTROLLER|Equal16~0_combout  & ( (\CPU_RAM|FSM_CONTROLLER|state [8] & (\CPU_RAM|FSM_CONTROLLER|state [3] & 
// !\CPU_RAM|FSM_CONTROLLER|state [11])) ) ) ) # ( \CPU_RAM|FSM_CONTROLLER|Equal25~0_combout  & ( !\CPU_RAM|FSM_CONTROLLER|Equal16~0_combout  & ( \CPU_RAM|FSM_CONTROLLER|Equal25~2_combout  ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [8]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [3]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal25~2_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [11]),
	.datae(!\CPU_RAM|FSM_CONTROLLER|Equal25~0_combout ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector5~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector5~0 .lut_mask = 64'h00000F0F11001F0F;
defparam \CPU_RAM|FSM_CONTROLLER|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N39
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector13~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector13~2_combout  = ( !\CPU_RAM|FSM_CONTROLLER|Equal20~2_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|Equal21~0_combout  & !\CPU_RAM|FSM_CONTROLLER|Selector5~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal21~0_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Selector5~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector13~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector13~2 .lut_mask = 64'hF000F00000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N12
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector13~3 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector13~3_combout  = ( \CPU_RAM|FSM_CONTROLLER|Selector13~1_combout  & ( \CPU_RAM|FSM_CONTROLLER|Selector13~2_combout  & ( ((\CPU_RAM|FSM_CONTROLLER|Selector12~0_combout  & ((!\CPU_RAM|FSM_CONTROLLER|Selector1~0_combout ) # 
// (\CPU_RAM|FSM_CONTROLLER|state~1_combout )))) # (\CPU_RAM|FSM_CONTROLLER|WideOr1~4_combout ) ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|Selector13~1_combout  & ( \CPU_RAM|FSM_CONTROLLER|Selector13~2_combout  ) ) # ( \CPU_RAM|FSM_CONTROLLER|Selector13~1_combout  & 
// ( !\CPU_RAM|FSM_CONTROLLER|Selector13~2_combout  ) ) # ( !\CPU_RAM|FSM_CONTROLLER|Selector13~1_combout  & ( !\CPU_RAM|FSM_CONTROLLER|Selector13~2_combout  ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Selector12~0_combout ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|WideOr1~4_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state~1_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Selector1~0_combout ),
	.datae(!\CPU_RAM|FSM_CONTROLLER|Selector13~1_combout ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Selector13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector13~3 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector13~3 .lut_mask = 64'hFFFFFFFFFFFF7737;
defparam \CPU_RAM|FSM_CONTROLLER|Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N14
dffeas \CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector13~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N42
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal23~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal23~2_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state [2] & ( (\CPU_RAM|FSM_CONTROLLER|state[1]~DUPLICATE_q  & \CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[1]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal23~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal23~2 .lut_mask = 64'h0303030300000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N21
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal35~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal35~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal29~2_combout  & ( (\CPU_RAM|FSM_CONTROLLER|Equal23~2_combout  & !\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal23~2_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal35~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal35~0 .lut_mask = 64'h000000000F000F00;
defparam \CPU_RAM|FSM_CONTROLLER|Equal35~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N45
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector5~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector5~1_combout  = ( !\CPU_RAM|FSM_CONTROLLER|Equal30~0_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|Equal18~2_combout  & (!\CPU_RAM|FSM_CONTROLLER|Equal35~0_combout  & !\CPU_RAM|FSM_CONTROLLER|Selector5~0_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal18~2_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal35~0_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Selector5~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector5~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector5~1 .lut_mask = 64'hC000C00000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N21
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector5~3 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector5~3_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal43~0_combout  ) # ( !\CPU_RAM|FSM_CONTROLLER|Equal43~0_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|Selector5~1_combout ) # ((\CPU_RAM|FSM_CONTROLLER|Selector5~2_combout  & 
// \CPU_RAM|FSM_CONTROLLER|Selector12~0_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Selector5~2_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Selector12~0_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Selector5~1_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal43~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector5~3 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector5~3 .lut_mask = 64'hFF03FF03FFFFFFFF;
defparam \CPU_RAM|FSM_CONTROLLER|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N23
dffeas \CPU_RAM|FSM_CONTROLLER|state[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector5~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[12] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N18
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal26~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal26~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal26~0_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state [10] & (!\CPU_RAM|FSM_CONTROLLER|state [16] & (\CPU_RAM|FSM_CONTROLLER|state [20] & \CPU_RAM|FSM_CONTROLLER|state [23]))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [16]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [20]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [23]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal26~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal26~1 .lut_mask = 64'h0000000000080008;
defparam \CPU_RAM|FSM_CONTROLLER|Equal26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N6
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal14~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal14~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal26~1_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state [12] & (!\CPU_RAM|FSM_CONTROLLER|state [7] & (!\CPU_RAM|FSM_CONTROLLER|state [15] & 
// !\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [12]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [7]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [15]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal26~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~0 .lut_mask = 64'h0000000080008000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N33
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal14~3 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal14~3_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal14~0_combout  & ( (\CPU_RAM|FSM_CONTROLLER|Equal14~1_combout  & (\CPU_RAM|FSM_CONTROLLER|Equal14~2_combout  & !\CPU_RAM|FSM_CONTROLLER|state [6])) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal14~1_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal14~2_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [6]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~3 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~3 .lut_mask = 64'h0000000003000300;
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N27
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector12~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector12~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal14~3_combout  & ( (\CPU_RAM|FSM_CONTROLLER|Equal14~5_combout  & !\CPU_RAM|FSM_CONTROLLER|Equal5~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal14~5_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector12~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector12~0 .lut_mask = 64'h000000000F000F00;
defparam \CPU_RAM|FSM_CONTROLLER|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N21
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector1~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector1~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal45~5_combout  ) # ( !\CPU_RAM|FSM_CONTROLLER|Equal45~5_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|Selector1~0_combout  & \CPU_RAM|FSM_CONTROLLER|Selector12~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Selector1~0_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal45~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector1~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector1~1 .lut_mask = 64'h00F000F0FFFFFFFF;
defparam \CPU_RAM|FSM_CONTROLLER|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N21
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|state[23]~6 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|state[23]~6_combout  = ( !\CPU_RAM|FSM_CONTROLLER|Selector1~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|state[23]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[23]~6 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|state[23]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \CPU_RAM|FSM_CONTROLLER|state[23]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N23
dffeas \CPU_RAM|FSM_CONTROLLER|state[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|state[23]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [23]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[23] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N12
cyclonev_lcell_comb \CPU_RAM|PROGRAM_COUNTER|out[6]~0 (
// Equation(s):
// \CPU_RAM|PROGRAM_COUNTER|out[6]~0_combout  = ( \CPU_RAM|Instruction_Register|out [14] & ( \CPU_RAM|Instruction_Register|out [13] & ( (\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q  & ((!\CPU_RAM|Instruction_Register|out [12]) # 
// (!\CPU_RAM|Instruction_Register|out [11]))) ) ) ) # ( !\CPU_RAM|Instruction_Register|out [14] & ( \CPU_RAM|Instruction_Register|out [13] & ( (\CPU_RAM|Instruction_Register|out [15] & (\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q  & 
// ((!\CPU_RAM|Instruction_Register|out [12]) # (!\CPU_RAM|Instruction_Register|out [11])))) ) ) ) # ( \CPU_RAM|Instruction_Register|out [14] & ( !\CPU_RAM|Instruction_Register|out [13] & ( (\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q  & 
// ((!\CPU_RAM|Instruction_Register|out [12]) # (!\CPU_RAM|Instruction_Register|out [11]))) ) ) ) # ( !\CPU_RAM|Instruction_Register|out [14] & ( !\CPU_RAM|Instruction_Register|out [13] & ( (\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q  & 
// ((!\CPU_RAM|Instruction_Register|out [12]) # (!\CPU_RAM|Instruction_Register|out [11]))) ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [12]),
	.datab(!\CPU_RAM|Instruction_Register|out [15]),
	.datac(!\CPU_RAM|Instruction_Register|out [11]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q ),
	.datae(!\CPU_RAM|Instruction_Register|out [14]),
	.dataf(!\CPU_RAM|Instruction_Register|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|PROGRAM_COUNTER|out[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|PROGRAM_COUNTER|out[6]~0 .extended_lut = "off";
defparam \CPU_RAM|PROGRAM_COUNTER|out[6]~0 .lut_mask = 64'h00FA00FA003200FA;
defparam \CPU_RAM|PROGRAM_COUNTER|out[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N4
dffeas \CPU_RAM|PROGRAM_COUNTER|out[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Add0~29_sumout ),
	.asdata(\CPU_RAM|DP|U0|Mux14~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU_RAM|FSM_CONTROLLER|state [23]),
	.sload(\CPU_RAM|PROGRAM_COUNTER|out[6]~0_combout ),
	.ena(\CPU_RAM|PROGRAM_COUNTER|out[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|PROGRAM_COUNTER|out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|PROGRAM_COUNTER|out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|PROGRAM_COUNTER|out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N48
cyclonev_lcell_comb \CPU_RAM|DP|Mux14~1 (
// Equation(s):
// \CPU_RAM|DP|Mux14~1_combout  = ( \SW[1]~input_o  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (!\CPU_RAM|Instruction_Register|out [1] & ((\CPU_RAM|FSM_CONTROLLER|state [10])))) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & 
// (((!\CPU_RAM|PROGRAM_COUNTER|out[1]~DUPLICATE_q  & !\CPU_RAM|FSM_CONTROLLER|state [10])))) ) ) # ( !\SW[1]~input_o  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (!\CPU_RAM|Instruction_Register|out [1] & ((\CPU_RAM|FSM_CONTROLLER|state [10])))) # 
// (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (((!\CPU_RAM|PROGRAM_COUNTER|out[1]~DUPLICATE_q ) # (\CPU_RAM|FSM_CONTROLLER|state [10])))) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [1]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datac(!\CPU_RAM|PROGRAM_COUNTER|out[1]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datae(!\SW[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux14~1 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux14~1 .lut_mask = 64'h30BB308830BB3088;
defparam \CPU_RAM|DP|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N36
cyclonev_lcell_comb \CPU_RAM|DP|Mux11~1 (
// Equation(s):
// \CPU_RAM|DP|Mux11~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ( (!\CPU_RAM|FSM_CONTROLLER|state [10] & ((!\CPU_RAM|PROGRAM_COUNTER|out [4]))) # (\CPU_RAM|FSM_CONTROLLER|state [10] & (!\SW[4]~input_o )) ) ) # ( 
// !\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ( (\CPU_RAM|FSM_CONTROLLER|state [10] & !\CPU_RAM|Instruction_Register|out [4]) ) )

	.dataa(!\SW[4]~input_o ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datac(!\CPU_RAM|Instruction_Register|out [4]),
	.datad(!\CPU_RAM|PROGRAM_COUNTER|out [4]),
	.datae(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux11~1 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux11~1 .lut_mask = 64'h3030EE223030EE22;
defparam \CPU_RAM|DP|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N6
cyclonev_lcell_comb \CPU_RAM|DP|Mux11~0 (
// Equation(s):
// \CPU_RAM|DP|Mux11~0_combout  = ( \CPU_RAM|always0~5_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\CPU_RAM|DP|Mux11~1_combout  & (((\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ) # (\CPU_RAM|DP|C|out [4])) # 
// (\CPU_RAM|FSM_CONTROLLER|state [10]))) ) ) ) # ( !\CPU_RAM|always0~5_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\CPU_RAM|DP|Mux11~1_combout  & (((\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ) # (\CPU_RAM|DP|C|out [4])) # 
// (\CPU_RAM|FSM_CONTROLLER|state [10]))) # (\CPU_RAM|DP|Mux11~1_combout  & (\CPU_RAM|FSM_CONTROLLER|state [10] & ((\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q )))) ) ) ) # ( \CPU_RAM|always0~5_combout  & ( 
// !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\CPU_RAM|DP|Mux11~1_combout  & (((\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ) # (\CPU_RAM|DP|C|out [4])) # (\CPU_RAM|FSM_CONTROLLER|state [10]))) ) ) ) # ( !\CPU_RAM|always0~5_combout  & ( 
// !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\CPU_RAM|DP|Mux11~1_combout  & ((!\CPU_RAM|FSM_CONTROLLER|state [10] & ((\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ) # (\CPU_RAM|DP|C|out [4]))) # (\CPU_RAM|FSM_CONTROLLER|state [10] & 
// ((!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ))))) ) ) )

	.dataa(!\CPU_RAM|DP|Mux11~1_combout ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datac(!\CPU_RAM|DP|C|out [4]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datae(!\CPU_RAM|always0~5_combout ),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux11~0 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux11~0 .lut_mask = 64'h2A882AAA2ABB2AAA;
defparam \CPU_RAM|DP|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X81_Y5_N25
dffeas \CPU_RAM|DP|B|out[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux11~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[4]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N0
cyclonev_lcell_comb \CPU_RAM|DP|Mux9~1 (
// Equation(s):
// \CPU_RAM|DP|Mux9~1_combout  = ( \CPU_RAM|PROGRAM_COUNTER|out [6] & ( (\CPU_RAM|FSM_CONTROLLER|state [10] & ((!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|Instruction_Register|out [6]))) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & 
// (!\SW[6]~input_o )))) ) ) # ( !\CPU_RAM|PROGRAM_COUNTER|out [6] & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (\CPU_RAM|FSM_CONTROLLER|state [10] & ((!\CPU_RAM|Instruction_Register|out [6])))) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & 
// ((!\CPU_RAM|FSM_CONTROLLER|state [10]) # ((!\SW[6]~input_o )))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datac(!\SW[6]~input_o ),
	.datad(!\CPU_RAM|Instruction_Register|out [6]),
	.datae(gnd),
	.dataf(!\CPU_RAM|PROGRAM_COUNTER|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux9~1 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux9~1 .lut_mask = 64'h7654765432103210;
defparam \CPU_RAM|DP|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N42
cyclonev_lcell_comb \CPU_RAM|DP|Mux9~0 (
// Equation(s):
// \CPU_RAM|DP|Mux9~0_combout  = ( \CPU_RAM|DP|Mux9~1_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a6  & ( (\CPU_RAM|FSM_CONTROLLER|state [10] & (!\CPU_RAM|always0~5_combout  & \CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q )) ) ) ) # ( 
// !\CPU_RAM|DP|Mux9~1_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a6  & ( ((\CPU_RAM|DP|C|out [6]) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q )) # (\CPU_RAM|FSM_CONTROLLER|state [10]) ) ) ) # ( !\CPU_RAM|DP|Mux9~1_combout  & ( 
// !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\CPU_RAM|FSM_CONTROLLER|state [10] & (((\CPU_RAM|DP|C|out [6]) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q )))) # (\CPU_RAM|FSM_CONTROLLER|state [10] & 
// (((!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q )) # (\CPU_RAM|always0~5_combout ))) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datab(!\CPU_RAM|always0~5_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datad(!\CPU_RAM|DP|C|out [6]),
	.datae(!\CPU_RAM|DP|Mux9~1_combout ),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux9~0 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux9~0 .lut_mask = 64'h5BFB00005FFF0404;
defparam \CPU_RAM|DP|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N9
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[2].R|out[6]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[2].R|out[6]~feeder_combout  = ( \CPU_RAM|DP|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[2].R|out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[6]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N54
cyclonev_lcell_comb \CPU_RAM|DP|U0|Decoder7~4 (
// Equation(s):
// \CPU_RAM|DP|U0|Decoder7~4_combout  = ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q  & !\CPU_RAM|INST_DEC|Mux0~0_combout ) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.dataf(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Decoder7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Decoder7~4 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Decoder7~4 .lut_mask = 64'h0000505000000000;
defparam \CPU_RAM|DP|U0|Decoder7~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N11
dffeas \CPU_RAM|DP|U0|reg_en[2].R|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[2].R|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[2].R|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[6] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N27
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux1~0 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux1~0_combout  = ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux1~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux1~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \CPU_RAM|DP|U0|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N0
cyclonev_lcell_comb \CPU_RAM|DP|U0|Decoder7~3 (
// Equation(s):
// \CPU_RAM|DP|U0|Decoder7~3_combout  = ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|INST_DEC|Mux2~0_combout  & (\CPU_RAM|INST_DEC|Mux0~0_combout  & \CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q )) ) )

	.dataa(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datab(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Decoder7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Decoder7~3 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Decoder7~3 .lut_mask = 64'h0000010100000101;
defparam \CPU_RAM|DP|U0|Decoder7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N16
dffeas \CPU_RAM|DP|U0|reg_en[7].R|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[7].R|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[6] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N21
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[6].R|out[6]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[6].R|out[6]~feeder_combout  = ( \CPU_RAM|DP|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[6].R|out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[6]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N9
cyclonev_lcell_comb \CPU_RAM|DP|U0|Decoder7~2 (
// Equation(s):
// \CPU_RAM|DP|U0|Decoder7~2_combout  = ( \CPU_RAM|INST_DEC|Mux0~0_combout  & ( (\CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q  & (!\CPU_RAM|INST_DEC|Mux2~0_combout  & \CPU_RAM|INST_DEC|Mux1~0_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q ),
	.datac(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datad(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datae(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Decoder7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Decoder7~2 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Decoder7~2 .lut_mask = 64'h0000003000000030;
defparam \CPU_RAM|DP|U0|Decoder7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N22
dffeas \CPU_RAM|DP|U0|reg_en[6].R|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[6].R|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[6].R|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[6] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N51
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[4].R|out[6]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[4].R|out[6]~feeder_combout  = ( \CPU_RAM|DP|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[4].R|out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[6]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N53
dffeas \CPU_RAM|DP|U0|reg_en[4].R|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[4].R|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[4].R|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[6] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N45
cyclonev_lcell_comb \CPU_RAM|DP|U0|Decoder7~1 (
// Equation(s):
// \CPU_RAM|DP|U0|Decoder7~1_combout  = ( \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q  & (!\CPU_RAM|INST_DEC|Mux1~0_combout  & \CPU_RAM|INST_DEC|Mux0~0_combout )) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q ),
	.datab(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datac(gnd),
	.datad(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Decoder7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Decoder7~1 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Decoder7~1 .lut_mask = 64'h0000000000440044;
defparam \CPU_RAM|DP|U0|Decoder7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N38
dffeas \CPU_RAM|DP|U0|reg_en[5].R|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[5].R|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[6] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N36
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux9~0 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux9~0_combout  = ( \CPU_RAM|DP|U0|reg_en[5].R|out [6] & ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & ((\CPU_RAM|DP|U0|reg_en[6].R|out [6]))) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// (\CPU_RAM|DP|U0|reg_en[7].R|out [6])) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[5].R|out [6] & ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & ((\CPU_RAM|DP|U0|reg_en[6].R|out [6]))) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// (\CPU_RAM|DP|U0|reg_en[7].R|out [6])) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[5].R|out [6] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|INST_DEC|Mux2~0_combout ) # (\CPU_RAM|DP|U0|reg_en[4].R|out [6]) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[5].R|out [6] & ( 
// !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[4].R|out [6] & !\CPU_RAM|INST_DEC|Mux2~0_combout ) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[7].R|out [6]),
	.datab(!\CPU_RAM|DP|U0|reg_en[6].R|out [6]),
	.datac(!\CPU_RAM|DP|U0|reg_en[4].R|out [6]),
	.datad(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datae(!\CPU_RAM|DP|U0|reg_en[5].R|out [6]),
	.dataf(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux9~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux9~0 .lut_mask = 64'h0F000FFF33553355;
defparam \CPU_RAM|DP|U0|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N12
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[3].R|out[6]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[3].R|out[6]~feeder_combout  = ( \CPU_RAM|DP|Mux9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[3].R|out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[6]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N42
cyclonev_lcell_comb \CPU_RAM|DP|U0|Decoder7~5 (
// Equation(s):
// \CPU_RAM|DP|U0|Decoder7~5_combout  = ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|INST_DEC|Mux2~0_combout  & (!\CPU_RAM|INST_DEC|Mux0~0_combout  & \CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q )) ) )

	.dataa(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datab(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Decoder7~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Decoder7~5 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Decoder7~5 .lut_mask = 64'h0000040400000404;
defparam \CPU_RAM|DP|U0|Decoder7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y5_N13
dffeas \CPU_RAM|DP|U0|reg_en[3].R|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[3].R|out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[3].R|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[6] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N0
cyclonev_lcell_comb \CPU_RAM|DP|U0|Decoder7~6 (
// Equation(s):
// \CPU_RAM|DP|U0|Decoder7~6_combout  = ( \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout  & (\CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q  & !\CPU_RAM|INST_DEC|Mux1~0_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q ),
	.datad(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Decoder7~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Decoder7~6 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Decoder7~6 .lut_mask = 64'h000000000C000C00;
defparam \CPU_RAM|DP|U0|Decoder7~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N35
dffeas \CPU_RAM|DP|U0|reg_en[1].R|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[1].R|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[6] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N42
cyclonev_lcell_comb \CPU_RAM|DP|U0|Decoder7~7 (
// Equation(s):
// \CPU_RAM|DP|U0|Decoder7~7_combout  = ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q  & (!\CPU_RAM|INST_DEC|Mux1~0_combout  & !\CPU_RAM|INST_DEC|Mux0~0_combout )) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q ),
	.datab(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datac(gnd),
	.datad(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Decoder7~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Decoder7~7 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Decoder7~7 .lut_mask = 64'h4400440000000000;
defparam \CPU_RAM|DP|U0|Decoder7~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N44
dffeas \CPU_RAM|DP|U0|reg_en[0].R|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|Mux9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[0].R|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[6] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N33
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux9~1 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux9~1_combout  = ( \CPU_RAM|DP|U0|reg_en[0].R|out [6] & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout  & ((!\CPU_RAM|INST_DEC|Mux2~0_combout ) # ((\CPU_RAM|DP|U0|reg_en[1].R|out [6])))) # (\CPU_RAM|INST_DEC|Mux1~0_combout  & 
// (\CPU_RAM|INST_DEC|Mux2~0_combout  & (\CPU_RAM|DP|U0|reg_en[3].R|out [6]))) ) ) # ( !\CPU_RAM|DP|U0|reg_en[0].R|out [6] & ( (\CPU_RAM|INST_DEC|Mux2~0_combout  & ((!\CPU_RAM|INST_DEC|Mux1~0_combout  & ((\CPU_RAM|DP|U0|reg_en[1].R|out [6]))) # 
// (\CPU_RAM|INST_DEC|Mux1~0_combout  & (\CPU_RAM|DP|U0|reg_en[3].R|out [6])))) ) )

	.dataa(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datab(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datac(!\CPU_RAM|DP|U0|reg_en[3].R|out [6]),
	.datad(!\CPU_RAM|DP|U0|reg_en[1].R|out [6]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U0|reg_en[0].R|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux9~1 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux9~1 .lut_mask = 64'h0123012389AB89AB;
defparam \CPU_RAM|DP|U0|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N15
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux9~2 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux9~2_combout  = ( \CPU_RAM|DP|U0|Mux9~1_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout ) # (\CPU_RAM|DP|U0|Mux9~0_combout ) ) ) # ( !\CPU_RAM|DP|U0|Mux9~1_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout  & (\CPU_RAM|DP|U0|reg_en[2].R|out 
// [6] & (\CPU_RAM|DP|U0|Mux1~0_combout ))) # (\CPU_RAM|INST_DEC|Mux0~0_combout  & (((\CPU_RAM|DP|U0|Mux9~0_combout )))) ) )

	.dataa(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datab(!\CPU_RAM|DP|U0|reg_en[2].R|out [6]),
	.datac(!\CPU_RAM|DP|U0|Mux1~0_combout ),
	.datad(!\CPU_RAM|DP|U0|Mux9~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U0|Mux9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux9~2 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux9~2 .lut_mask = 64'h02570257AAFFAAFF;
defparam \CPU_RAM|DP|U0|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N38
dffeas \CPU_RAM|DP|B|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux9~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[6] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N39
cyclonev_lcell_comb \CPU_RAM|DP|Bin[5]~6 (
// Equation(s):
// \CPU_RAM|DP|Bin[5]~6_combout  = ( \CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & ( \CPU_RAM|Instruction_Register|out [4] ) ) # ( !\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & ( \CPU_RAM|Instruction_Register|out [4] & ( \CPU_RAM|DP|B|out [6] ) ) ) # 
// ( !\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & ( !\CPU_RAM|Instruction_Register|out [4] & ( (!\CPU_RAM|Instruction_Register|out [3] & (\CPU_RAM|DP|B|out [5])) # (\CPU_RAM|Instruction_Register|out [3] & ((\CPU_RAM|DP|B|out[4]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [3]),
	.datab(!\CPU_RAM|DP|B|out [5]),
	.datac(!\CPU_RAM|DP|B|out[4]~DUPLICATE_q ),
	.datad(!\CPU_RAM|DP|B|out [6]),
	.datae(!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ),
	.dataf(!\CPU_RAM|Instruction_Register|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Bin[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Bin[5]~6 .extended_lut = "off";
defparam \CPU_RAM|DP|Bin[5]~6 .lut_mask = 64'h2727000000FFFFFF;
defparam \CPU_RAM|DP|Bin[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N49
dffeas \CPU_RAM|DP|A|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux10~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|A|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|A|out[5] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|A|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N55
dffeas \CPU_RAM|DP|B|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux12~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[3] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N26
dffeas \CPU_RAM|DP|B|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux11~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[4] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N21
cyclonev_lcell_comb \CPU_RAM|DP|Bin[4]~5 (
// Equation(s):
// \CPU_RAM|DP|Bin[4]~5_combout  = ( \CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & ( \CPU_RAM|DP|B|out [4] & ( \CPU_RAM|Instruction_Register|out [4] ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & ( \CPU_RAM|DP|B|out [4] & ( 
// (!\CPU_RAM|Instruction_Register|out [4] & ((!\CPU_RAM|Instruction_Register|out [3]) # ((\CPU_RAM|DP|B|out [3])))) # (\CPU_RAM|Instruction_Register|out [4] & (((\CPU_RAM|DP|B|out [5])))) ) ) ) # ( \CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & ( 
// !\CPU_RAM|DP|B|out [4] & ( \CPU_RAM|Instruction_Register|out [4] ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & ( !\CPU_RAM|DP|B|out [4] & ( (!\CPU_RAM|Instruction_Register|out [4] & (\CPU_RAM|Instruction_Register|out [3] & 
// ((\CPU_RAM|DP|B|out [3])))) # (\CPU_RAM|Instruction_Register|out [4] & (((\CPU_RAM|DP|B|out [5])))) ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [3]),
	.datab(!\CPU_RAM|DP|B|out [5]),
	.datac(!\CPU_RAM|DP|B|out [3]),
	.datad(!\CPU_RAM|Instruction_Register|out [4]),
	.datae(!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ),
	.dataf(!\CPU_RAM|DP|B|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Bin[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Bin[4]~5 .extended_lut = "off";
defparam \CPU_RAM|DP|Bin[4]~5 .lut_mask = 64'h053300FFAF3300FF;
defparam \CPU_RAM|DP|Bin[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N56
dffeas \CPU_RAM|DP|B|out[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux12~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[3]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N8
dffeas \CPU_RAM|DP|B|out[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[2]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N27
cyclonev_lcell_comb \CPU_RAM|DP|Bin[3]~4 (
// Equation(s):
// \CPU_RAM|DP|Bin[3]~4_combout  = ( \CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & ( \CPU_RAM|Instruction_Register|out [4] & ( \CPU_RAM|Instruction_Register|out [3] ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & ( 
// \CPU_RAM|Instruction_Register|out [4] & ( \CPU_RAM|DP|B|out[4]~DUPLICATE_q  ) ) ) # ( \CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & ( !\CPU_RAM|Instruction_Register|out [4] & ( \CPU_RAM|Instruction_Register|out [3] ) ) ) # ( 
// !\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & ( !\CPU_RAM|Instruction_Register|out [4] & ( (!\CPU_RAM|Instruction_Register|out [3] & (\CPU_RAM|DP|B|out[3]~DUPLICATE_q )) # (\CPU_RAM|Instruction_Register|out [3] & ((\CPU_RAM|DP|B|out[2]~DUPLICATE_q ))) 
// ) ) )

	.dataa(!\CPU_RAM|DP|B|out[3]~DUPLICATE_q ),
	.datab(!\CPU_RAM|DP|B|out[2]~DUPLICATE_q ),
	.datac(!\CPU_RAM|DP|B|out[4]~DUPLICATE_q ),
	.datad(!\CPU_RAM|Instruction_Register|out [3]),
	.datae(!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ),
	.dataf(!\CPU_RAM|Instruction_Register|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Bin[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Bin[3]~4 .extended_lut = "off";
defparam \CPU_RAM|DP|Bin[3]~4 .lut_mask = 64'h553300FF0F0F00FF;
defparam \CPU_RAM|DP|Bin[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N58
dffeas \CPU_RAM|DP|A|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|A|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|A|out[2] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|A|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N46
dffeas \CPU_RAM|DP|A|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux14~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|A|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|A|out[1] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|A|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N3
cyclonev_lcell_comb \CPU_RAM|DP|Mux15~1 (
// Equation(s):
// \CPU_RAM|DP|Mux15~1_combout  = ( \CPU_RAM|Instruction_Register|out [0] & ( (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|FSM_CONTROLLER|state [10] & ((!\CPU_RAM|PROGRAM_COUNTER|out [0]))) # (\CPU_RAM|FSM_CONTROLLER|state [10] & 
// (!\SW[0]~input_o )))) ) ) # ( !\CPU_RAM|Instruction_Register|out [0] & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (\CPU_RAM|FSM_CONTROLLER|state [10])) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|FSM_CONTROLLER|state [10] & 
// ((!\CPU_RAM|PROGRAM_COUNTER|out [0]))) # (\CPU_RAM|FSM_CONTROLLER|state [10] & (!\SW[0]~input_o )))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datac(!\SW[0]~input_o ),
	.datad(!\CPU_RAM|PROGRAM_COUNTER|out [0]),
	.datae(gnd),
	.dataf(!\CPU_RAM|Instruction_Register|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux15~1 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux15~1 .lut_mask = 64'h7632763254105410;
defparam \CPU_RAM|DP|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N54
cyclonev_lcell_comb \CPU_RAM|DP|Mux15~0 (
// Equation(s):
// \CPU_RAM|DP|Mux15~0_combout  = ( \CPU_RAM|always0~5_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\CPU_RAM|DP|Mux15~1_combout  & (((\CPU_RAM|DP|C|out [0]) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q )) # 
// (\CPU_RAM|FSM_CONTROLLER|state [10]))) ) ) ) # ( !\CPU_RAM|always0~5_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\CPU_RAM|DP|Mux15~1_combout  & (((\CPU_RAM|DP|C|out [0]) # 
// (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q )) # (\CPU_RAM|FSM_CONTROLLER|state [10]))) # (\CPU_RAM|DP|Mux15~1_combout  & (\CPU_RAM|FSM_CONTROLLER|state [10] & (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ))) ) ) ) # ( \CPU_RAM|always0~5_combout  & ( 
// !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\CPU_RAM|DP|Mux15~1_combout  & (((\CPU_RAM|DP|C|out [0]) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q )) # (\CPU_RAM|FSM_CONTROLLER|state [10]))) ) ) ) # ( 
// !\CPU_RAM|always0~5_combout  & ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\CPU_RAM|DP|Mux15~1_combout  & ((!\CPU_RAM|FSM_CONTROLLER|state [10] & ((\CPU_RAM|DP|C|out [0]) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ))) 
// # (\CPU_RAM|FSM_CONTROLLER|state [10] & (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU_RAM|DP|Mux15~1_combout ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datad(!\CPU_RAM|DP|C|out [0]),
	.datae(!\CPU_RAM|always0~5_combout ),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux15~0 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux15~0 .lut_mask = 64'h28A82AAA2BAB2AAA;
defparam \CPU_RAM|DP|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N55
dffeas \CPU_RAM|DP|U0|reg_en[0].R|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[0].R|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[0] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N42
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[3].R|out[0]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[3].R|out[0]~feeder_combout  = ( \CPU_RAM|DP|Mux15~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[3].R|out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[0]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N44
dffeas \CPU_RAM|DP|U0|reg_en[3].R|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[3].R|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[3].R|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[0] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N38
dffeas \CPU_RAM|DP|U0|reg_en[1].R|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[1].R|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[0] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N36
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux15~1 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux15~1_combout  = ( \CPU_RAM|DP|U0|reg_en[1].R|out [0] & ( \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout ) # (\CPU_RAM|DP|U0|reg_en[3].R|out [0]) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[1].R|out [0] & ( 
// \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[3].R|out [0] & \CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[1].R|out [0] & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[0].R|out [0] & 
// !\CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[1].R|out [0] & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[0].R|out [0] & !\CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[0].R|out [0]),
	.datab(!\CPU_RAM|DP|U0|reg_en[3].R|out [0]),
	.datac(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datad(gnd),
	.datae(!\CPU_RAM|DP|U0|reg_en[1].R|out [0]),
	.dataf(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux15~1 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux15~1 .lut_mask = 64'h505050500303F3F3;
defparam \CPU_RAM|DP|U0|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N7
dffeas \CPU_RAM|DP|U0|reg_en[2].R|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[2].R|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[0] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N20
dffeas \CPU_RAM|DP|U0|reg_en[6].R|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[6].R|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[0] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N49
dffeas \CPU_RAM|DP|U0|reg_en[4].R|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[4].R|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[0] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N40
dffeas \CPU_RAM|DP|U0|reg_en[5].R|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[5].R|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[0] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N38
dffeas \CPU_RAM|DP|U0|reg_en[7].R|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[7].R|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[0] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N36
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux15~0 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux15~0_combout  = ( \CPU_RAM|DP|U0|reg_en[7].R|out [0] & ( \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|INST_DEC|Mux1~0_combout ) # (\CPU_RAM|DP|U0|reg_en[5].R|out [0]) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [0] & ( 
// \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[5].R|out [0] & !\CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[7].R|out [0] & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout  & 
// ((\CPU_RAM|DP|U0|reg_en[4].R|out [0]))) # (\CPU_RAM|INST_DEC|Mux1~0_combout  & (\CPU_RAM|DP|U0|reg_en[6].R|out [0])) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [0] & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout  & 
// ((\CPU_RAM|DP|U0|reg_en[4].R|out [0]))) # (\CPU_RAM|INST_DEC|Mux1~0_combout  & (\CPU_RAM|DP|U0|reg_en[6].R|out [0])) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[6].R|out [0]),
	.datab(!\CPU_RAM|DP|U0|reg_en[4].R|out [0]),
	.datac(!\CPU_RAM|DP|U0|reg_en[5].R|out [0]),
	.datad(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datae(!\CPU_RAM|DP|U0|reg_en[7].R|out [0]),
	.dataf(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux15~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux15~0 .lut_mask = 64'h335533550F000FFF;
defparam \CPU_RAM|DP|U0|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N21
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux15~2 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux15~2_combout  = ( \CPU_RAM|DP|U0|Mux15~0_combout  & ( (((\CPU_RAM|DP|U0|Mux1~0_combout  & \CPU_RAM|DP|U0|reg_en[2].R|out [0])) # (\CPU_RAM|INST_DEC|Mux0~0_combout )) # (\CPU_RAM|DP|U0|Mux15~1_combout ) ) ) # ( 
// !\CPU_RAM|DP|U0|Mux15~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout  & (((\CPU_RAM|DP|U0|Mux1~0_combout  & \CPU_RAM|DP|U0|reg_en[2].R|out [0])) # (\CPU_RAM|DP|U0|Mux15~1_combout ))) ) )

	.dataa(!\CPU_RAM|DP|U0|Mux15~1_combout ),
	.datab(!\CPU_RAM|DP|U0|Mux1~0_combout ),
	.datac(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datad(!\CPU_RAM|DP|U0|reg_en[2].R|out [0]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U0|Mux15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux15~2 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux15~2 .lut_mask = 64'h507050705F7F5F7F;
defparam \CPU_RAM|DP|U0|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N28
dffeas \CPU_RAM|DP|A|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux15~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|A|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|A|out[0] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|A|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N47
dffeas \CPU_RAM|FSM_CONTROLLER|state[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|WideOr9~combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [17]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[17] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N51
cyclonev_lcell_comb \CPU_RAM|DP|Ain[0]~0 (
// Equation(s):
// \CPU_RAM|DP|Ain[0]~0_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state [17] & ( \CPU_RAM|DP|A|out [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|DP|A|out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Ain[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Ain[0]~0 .extended_lut = "off";
defparam \CPU_RAM|DP|Ain[0]~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \CPU_RAM|DP|Ain[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N49
dffeas \CPU_RAM|DP|B|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux15~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[0] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N3
cyclonev_lcell_comb \rtl~5 (
// Equation(s):
// \rtl~5_combout  = ( \CPU_RAM|Instruction_Register|out [4] & ( \CPU_RAM|DP|B|out [1] ) ) # ( !\CPU_RAM|Instruction_Register|out [4] & ( (!\CPU_RAM|Instruction_Register|out [3] & \CPU_RAM|DP|B|out [0]) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [3]),
	.datab(gnd),
	.datac(!\CPU_RAM|DP|B|out [1]),
	.datad(!\CPU_RAM|DP|B|out [0]),
	.datae(gnd),
	.dataf(!\CPU_RAM|Instruction_Register|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~5 .extended_lut = "off";
defparam \rtl~5 .lut_mask = 64'h00AA00AA0F0F0F0F;
defparam \rtl~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N0
cyclonev_lcell_comb \CPU_RAM|DP|U2|Add0~66 (
// Equation(s):
// \CPU_RAM|DP|U2|Add0~66_cout  = CARRY(( \CPU_RAM|Instruction_Register|out [11] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|Instruction_Register|out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\CPU_RAM|DP|U2|Add0~66_cout ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Add0~66 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Add0~66 .lut_mask = 64'h0000000000000F0F;
defparam \CPU_RAM|DP|U2|Add0~66 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N3
cyclonev_lcell_comb \CPU_RAM|DP|U2|Add0~1 (
// Equation(s):
// \CPU_RAM|DP|U2|Add0~1_sumout  = SUM(( \CPU_RAM|DP|Ain[0]~0_combout  ) + ( !\CPU_RAM|Instruction_Register|out [11] $ (((!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & ((!\rtl~5_combout ))) # (\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & 
// (!\CPU_RAM|Instruction_Register|out [0])))) ) + ( \CPU_RAM|DP|U2|Add0~66_cout  ))
// \CPU_RAM|DP|U2|Add0~2  = CARRY(( \CPU_RAM|DP|Ain[0]~0_combout  ) + ( !\CPU_RAM|Instruction_Register|out [11] $ (((!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & ((!\rtl~5_combout ))) # (\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & 
// (!\CPU_RAM|Instruction_Register|out [0])))) ) + ( \CPU_RAM|DP|U2|Add0~66_cout  ))

	.dataa(!\CPU_RAM|Instruction_Register|out [11]),
	.datab(!\CPU_RAM|Instruction_Register|out [0]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ),
	.datad(!\CPU_RAM|DP|Ain[0]~0_combout ),
	.datae(gnd),
	.dataf(!\rtl~5_combout ),
	.datag(gnd),
	.cin(\CPU_RAM|DP|U2|Add0~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|DP|U2|Add0~1_sumout ),
	.cout(\CPU_RAM|DP|U2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Add0~1 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Add0~1 .lut_mask = 64'h0000A959000000FF;
defparam \CPU_RAM|DP|U2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N6
cyclonev_lcell_comb \CPU_RAM|DP|U2|Add0~5 (
// Equation(s):
// \CPU_RAM|DP|U2|Add0~5_sumout  = SUM(( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [1]) ) + ( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[1]~2_combout ) ) + ( \CPU_RAM|DP|U2|Add0~2  ))
// \CPU_RAM|DP|U2|Add0~6  = CARRY(( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [1]) ) + ( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[1]~2_combout ) ) + ( \CPU_RAM|DP|U2|Add0~2  ))

	.dataa(!\CPU_RAM|Instruction_Register|out [11]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datac(!\CPU_RAM|DP|Bin[1]~2_combout ),
	.datad(!\CPU_RAM|DP|A|out [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU_RAM|DP|U2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|DP|U2|Add0~5_sumout ),
	.cout(\CPU_RAM|DP|U2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Add0~5 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Add0~5 .lut_mask = 64'h0000A5A5000000CC;
defparam \CPU_RAM|DP|U2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N9
cyclonev_lcell_comb \CPU_RAM|DP|U2|Add0~9 (
// Equation(s):
// \CPU_RAM|DP|U2|Add0~9_sumout  = SUM(( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[2]~3_combout ) ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [2]) ) + ( \CPU_RAM|DP|U2|Add0~6  ))
// \CPU_RAM|DP|U2|Add0~10  = CARRY(( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[2]~3_combout ) ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [2]) ) + ( \CPU_RAM|DP|U2|Add0~6  ))

	.dataa(!\CPU_RAM|Instruction_Register|out [11]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datac(!\CPU_RAM|DP|Bin[2]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|A|out [2]),
	.datag(gnd),
	.cin(\CPU_RAM|DP|U2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|DP|U2|Add0~9_sumout ),
	.cout(\CPU_RAM|DP|U2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Add0~9 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Add0~9 .lut_mask = 64'h0000FF3300005A5A;
defparam \CPU_RAM|DP|U2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N12
cyclonev_lcell_comb \CPU_RAM|DP|U2|Add0~13 (
// Equation(s):
// \CPU_RAM|DP|U2|Add0~13_sumout  = SUM(( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[3]~4_combout ) ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [3]) ) + ( \CPU_RAM|DP|U2|Add0~10  ))
// \CPU_RAM|DP|U2|Add0~14  = CARRY(( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[3]~4_combout ) ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [3]) ) + ( \CPU_RAM|DP|U2|Add0~10  ))

	.dataa(!\CPU_RAM|Instruction_Register|out [11]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datac(!\CPU_RAM|DP|A|out [3]),
	.datad(!\CPU_RAM|DP|Bin[3]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU_RAM|DP|U2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|DP|U2|Add0~13_sumout ),
	.cout(\CPU_RAM|DP|U2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Add0~13 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Add0~13 .lut_mask = 64'h0000F3F3000055AA;
defparam \CPU_RAM|DP|U2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N15
cyclonev_lcell_comb \CPU_RAM|DP|U2|Add0~17 (
// Equation(s):
// \CPU_RAM|DP|U2|Add0~17_sumout  = SUM(( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[4]~5_combout ) ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [4]) ) + ( \CPU_RAM|DP|U2|Add0~14  ))
// \CPU_RAM|DP|U2|Add0~18  = CARRY(( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[4]~5_combout ) ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [4]) ) + ( \CPU_RAM|DP|U2|Add0~14  ))

	.dataa(!\CPU_RAM|Instruction_Register|out [11]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datac(!\CPU_RAM|DP|A|out [4]),
	.datad(!\CPU_RAM|DP|Bin[4]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU_RAM|DP|U2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|DP|U2|Add0~17_sumout ),
	.cout(\CPU_RAM|DP|U2|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Add0~17 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Add0~17 .lut_mask = 64'h0000F3F3000055AA;
defparam \CPU_RAM|DP|U2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N18
cyclonev_lcell_comb \CPU_RAM|DP|U2|Add0~21 (
// Equation(s):
// \CPU_RAM|DP|U2|Add0~21_sumout  = SUM(( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[5]~6_combout ) ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [5]) ) + ( \CPU_RAM|DP|U2|Add0~18  ))
// \CPU_RAM|DP|U2|Add0~22  = CARRY(( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[5]~6_combout ) ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [5]) ) + ( \CPU_RAM|DP|U2|Add0~18  ))

	.dataa(!\CPU_RAM|Instruction_Register|out [11]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datac(!\CPU_RAM|DP|Bin[5]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|A|out [5]),
	.datag(gnd),
	.cin(\CPU_RAM|DP|U2|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|DP|U2|Add0~21_sumout ),
	.cout(\CPU_RAM|DP|U2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Add0~21 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Add0~21 .lut_mask = 64'h0000FF3300005A5A;
defparam \CPU_RAM|DP|U2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N9
cyclonev_lcell_comb \CPU_RAM|DP|C|out[5]~feeder (
// Equation(s):
// \CPU_RAM|DP|C|out[5]~feeder_combout  = ( \CPU_RAM|DP|U2|Add0~21_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|C|out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[5]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|C|out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|C|out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N21
cyclonev_lcell_comb \CPU_RAM|DP|U2|Mux10~0 (
// Equation(s):
// \CPU_RAM|DP|U2|Mux10~0_combout  = ( \CPU_RAM|DP|A|out [5] & ( \CPU_RAM|DP|Bin[5]~6_combout  & ( (!\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q  & !\CPU_RAM|FSM_CONTROLLER|state [17]) ) ) ) # ( \CPU_RAM|DP|A|out [5] & ( !\CPU_RAM|DP|Bin[5]~6_combout  
// & ( \CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q  ) ) ) # ( !\CPU_RAM|DP|A|out [5] & ( !\CPU_RAM|DP|Bin[5]~6_combout  & ( \CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q  ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [17]),
	.datad(gnd),
	.datae(!\CPU_RAM|DP|A|out [5]),
	.dataf(!\CPU_RAM|DP|Bin[5]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Mux10~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Mux10~0 .lut_mask = 64'h555555550000A0A0;
defparam \CPU_RAM|DP|U2|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N10
dffeas \CPU_RAM|DP|C|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|C|out[5]~feeder_combout ),
	.asdata(\CPU_RAM|DP|U2|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_RAM|Instruction_Register|out [12]),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|C|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[5] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|C|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N6
cyclonev_lcell_comb \CPU_RAM|DP|Mux7~2 (
// Equation(s):
// \CPU_RAM|DP|Mux7~2_combout  = ( \CPU_RAM|always0~3_combout  & ( (\CPU_RAM|always0~2_combout  & (\CPU_RAM|always0~4_combout  & \CPU_RAM|always0~1_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|always0~2_combout ),
	.datac(!\CPU_RAM|always0~4_combout ),
	.datad(!\CPU_RAM|always0~1_combout ),
	.datae(!\CPU_RAM|always0~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux7~2 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux7~2 .lut_mask = 64'h0000000300000003;
defparam \CPU_RAM|DP|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N9
cyclonev_lcell_comb \CPU_RAM|Add0~13 (
// Equation(s):
// \CPU_RAM|Add0~13_sumout  = SUM(( \CPU_RAM|PROGRAM_COUNTER|out [3] ) + ( (\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q  & \CPU_RAM|Instruction_Register|out [3]) ) + ( \CPU_RAM|Add0~34  ))
// \CPU_RAM|Add0~14  = CARRY(( \CPU_RAM|PROGRAM_COUNTER|out [3] ) + ( (\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q  & \CPU_RAM|Instruction_Register|out [3]) ) + ( \CPU_RAM|Add0~34  ))

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU_RAM|Instruction_Register|out [3]),
	.datad(!\CPU_RAM|PROGRAM_COUNTER|out [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU_RAM|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|Add0~13_sumout ),
	.cout(\CPU_RAM|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Add0~13 .extended_lut = "off";
defparam \CPU_RAM|Add0~13 .lut_mask = 64'h0000FAFA000000FF;
defparam \CPU_RAM|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N12
cyclonev_lcell_comb \CPU_RAM|Add0~17 (
// Equation(s):
// \CPU_RAM|Add0~17_sumout  = SUM(( \CPU_RAM|PROGRAM_COUNTER|out [4] ) + ( (\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q  & \CPU_RAM|Instruction_Register|out [4]) ) + ( \CPU_RAM|Add0~14  ))
// \CPU_RAM|Add0~18  = CARRY(( \CPU_RAM|PROGRAM_COUNTER|out [4] ) + ( (\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q  & \CPU_RAM|Instruction_Register|out [4]) ) + ( \CPU_RAM|Add0~14  ))

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU_RAM|Instruction_Register|out [4]),
	.datad(!\CPU_RAM|PROGRAM_COUNTER|out [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU_RAM|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|Add0~17_sumout ),
	.cout(\CPU_RAM|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Add0~17 .extended_lut = "off";
defparam \CPU_RAM|Add0~17 .lut_mask = 64'h0000FAFA000000FF;
defparam \CPU_RAM|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N15
cyclonev_lcell_comb \CPU_RAM|Add0~5 (
// Equation(s):
// \CPU_RAM|Add0~5_sumout  = SUM(( \CPU_RAM|PROGRAM_COUNTER|out [5] ) + ( (\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q  & \CPU_RAM|Instruction_Register|out [5]) ) + ( \CPU_RAM|Add0~18  ))
// \CPU_RAM|Add0~6  = CARRY(( \CPU_RAM|PROGRAM_COUNTER|out [5] ) + ( (\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q  & \CPU_RAM|Instruction_Register|out [5]) ) + ( \CPU_RAM|Add0~18  ))

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU_RAM|Instruction_Register|out [5]),
	.datad(!\CPU_RAM|PROGRAM_COUNTER|out [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU_RAM|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|Add0~5_sumout ),
	.cout(\CPU_RAM|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Add0~5 .extended_lut = "off";
defparam \CPU_RAM|Add0~5 .lut_mask = 64'h0000FAFA000000FF;
defparam \CPU_RAM|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N18
cyclonev_lcell_comb \CPU_RAM|Add0~1 (
// Equation(s):
// \CPU_RAM|Add0~1_sumout  = SUM(( \CPU_RAM|PROGRAM_COUNTER|out [6] ) + ( (\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q  & \CPU_RAM|Instruction_Register|out [6]) ) + ( \CPU_RAM|Add0~6  ))
// \CPU_RAM|Add0~2  = CARRY(( \CPU_RAM|PROGRAM_COUNTER|out [6] ) + ( (\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q  & \CPU_RAM|Instruction_Register|out [6]) ) + ( \CPU_RAM|Add0~6  ))

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU_RAM|Instruction_Register|out [6]),
	.datad(!\CPU_RAM|PROGRAM_COUNTER|out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU_RAM|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|Add0~1_sumout ),
	.cout(\CPU_RAM|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Add0~1 .extended_lut = "off";
defparam \CPU_RAM|Add0~1 .lut_mask = 64'h0000FAFA000000FF;
defparam \CPU_RAM|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N21
cyclonev_lcell_comb \CPU_RAM|Add0~9 (
// Equation(s):
// \CPU_RAM|Add0~9_sumout  = SUM(( \CPU_RAM|PROGRAM_COUNTER|out [7] ) + ( (\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q  & \CPU_RAM|Instruction_Register|out [7]) ) + ( \CPU_RAM|Add0~2  ))
// \CPU_RAM|Add0~10  = CARRY(( \CPU_RAM|PROGRAM_COUNTER|out [7] ) + ( (\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q  & \CPU_RAM|Instruction_Register|out [7]) ) + ( \CPU_RAM|Add0~2  ))

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU_RAM|Instruction_Register|out [7]),
	.datad(!\CPU_RAM|PROGRAM_COUNTER|out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU_RAM|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|Add0~9_sumout ),
	.cout(\CPU_RAM|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Add0~9 .extended_lut = "off";
defparam \CPU_RAM|Add0~9 .lut_mask = 64'h0000FAFA000000FF;
defparam \CPU_RAM|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N24
cyclonev_lcell_comb \CPU_RAM|Add0~21 (
// Equation(s):
// \CPU_RAM|Add0~21_sumout  = SUM(( \CPU_RAM|PROGRAM_COUNTER|out [8] ) + ( (\CPU_RAM|Instruction_Register|out [7] & \CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q ) ) + ( \CPU_RAM|Add0~10  ))

	.dataa(gnd),
	.datab(!\CPU_RAM|Instruction_Register|out [7]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q ),
	.datad(!\CPU_RAM|PROGRAM_COUNTER|out [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU_RAM|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Add0~21 .extended_lut = "off";
defparam \CPU_RAM|Add0~21 .lut_mask = 64'h0000FCFC000000FF;
defparam \CPU_RAM|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N26
dffeas \CPU_RAM|PROGRAM_COUNTER|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Add0~21_sumout ),
	.asdata(\CPU_RAM|DP|U0|Mux7~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU_RAM|FSM_CONTROLLER|state [23]),
	.sload(\CPU_RAM|PROGRAM_COUNTER|out[6]~0_combout ),
	.ena(\CPU_RAM|PROGRAM_COUNTER|out[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|PROGRAM_COUNTER|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|PROGRAM_COUNTER|out[8] .is_wysiwyg = "true";
defparam \CPU_RAM|PROGRAM_COUNTER|out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N48
cyclonev_lcell_comb \CPU_RAM|DP|Mux7~1 (
// Equation(s):
// \CPU_RAM|DP|Mux7~1_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state [10] & ( \CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ( \CPU_RAM|PROGRAM_COUNTER|out [8] ) ) ) # ( \CPU_RAM|FSM_CONTROLLER|state [10] & ( !\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ( 
// \CPU_RAM|Instruction_Register|out [7] ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|state [10] & ( !\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ( \CPU_RAM|DP|C|out [8] ) ) )

	.dataa(!\CPU_RAM|PROGRAM_COUNTER|out [8]),
	.datab(gnd),
	.datac(!\CPU_RAM|Instruction_Register|out [7]),
	.datad(!\CPU_RAM|DP|C|out [8]),
	.datae(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux7~1 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux7~1 .lut_mask = 64'h00FF0F0F55550000;
defparam \CPU_RAM|DP|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N36
cyclonev_lcell_comb \CPU_RAM|DP|Mux7~0 (
// Equation(s):
// \CPU_RAM|DP|Mux7~0_combout  = ( \CPU_RAM|always0~0_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (((\CPU_RAM|DP|Mux7~1_combout )))) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q 
//  & ((!\CPU_RAM|FSM_CONTROLLER|state [10] & ((\CPU_RAM|DP|Mux7~1_combout ))) # (\CPU_RAM|FSM_CONTROLLER|state [10] & (!\CPU_RAM|DP|Mux7~2_combout )))) ) ) ) # ( !\CPU_RAM|always0~0_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a8  & ( 
// ((\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & \CPU_RAM|FSM_CONTROLLER|state [10])) # (\CPU_RAM|DP|Mux7~1_combout ) ) ) ) # ( \CPU_RAM|always0~0_combout  & ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a8  & ( (\CPU_RAM|DP|Mux7~1_combout  & 
// ((!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ) # (!\CPU_RAM|FSM_CONTROLLER|state [10]))) ) ) ) # ( !\CPU_RAM|always0~0_combout  & ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a8  & ( (\CPU_RAM|DP|Mux7~1_combout  & 
// ((!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ) # (!\CPU_RAM|FSM_CONTROLLER|state [10]))) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datab(!\CPU_RAM|DP|Mux7~2_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datad(!\CPU_RAM|DP|Mux7~1_combout ),
	.datae(!\CPU_RAM|always0~0_combout ),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux7~0 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux7~0 .lut_mask = 64'h00FA00FA05FF04FE;
defparam \CPU_RAM|DP|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N10
dffeas \CPU_RAM|DP|U0|reg_en[3].R|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[3].R|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[8] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N20
dffeas \CPU_RAM|DP|U0|reg_en[1].R|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[1].R|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[8] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N37
dffeas \CPU_RAM|DP|U0|reg_en[0].R|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[0].R|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[8] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N18
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux7~1 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux7~1_combout  = ( \CPU_RAM|DP|U0|reg_en[0].R|out [8] & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout  & ((!\CPU_RAM|INST_DEC|Mux2~0_combout ) # ((\CPU_RAM|DP|U0|reg_en[1].R|out [8])))) # (\CPU_RAM|INST_DEC|Mux1~0_combout  & 
// (\CPU_RAM|INST_DEC|Mux2~0_combout  & (\CPU_RAM|DP|U0|reg_en[3].R|out [8]))) ) ) # ( !\CPU_RAM|DP|U0|reg_en[0].R|out [8] & ( (\CPU_RAM|INST_DEC|Mux2~0_combout  & ((!\CPU_RAM|INST_DEC|Mux1~0_combout  & ((\CPU_RAM|DP|U0|reg_en[1].R|out [8]))) # 
// (\CPU_RAM|INST_DEC|Mux1~0_combout  & (\CPU_RAM|DP|U0|reg_en[3].R|out [8])))) ) )

	.dataa(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datab(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datac(!\CPU_RAM|DP|U0|reg_en[3].R|out [8]),
	.datad(!\CPU_RAM|DP|U0|reg_en[1].R|out [8]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U0|reg_en[0].R|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux7~1 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux7~1 .lut_mask = 64'h0123012389AB89AB;
defparam \CPU_RAM|DP|U0|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N54
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[2].R|out[8]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[2].R|out[8]~feeder_combout  = ( \CPU_RAM|DP|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[2].R|out[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[8]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N56
dffeas \CPU_RAM|DP|U0|reg_en[2].R|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[2].R|out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[2].R|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[8] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N33
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[5].R|out[8]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[5].R|out[8]~feeder_combout  = ( \CPU_RAM|DP|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[5].R|out[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[8]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N34
dffeas \CPU_RAM|DP|U0|reg_en[5].R|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[5].R|out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[5].R|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[8] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N0
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[4].R|out[8]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[4].R|out[8]~feeder_combout  = ( \CPU_RAM|DP|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[4].R|out[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[8]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N2
dffeas \CPU_RAM|DP|U0|reg_en[4].R|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[4].R|out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[4].R|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[8] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N12
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[6].R|out[8]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[6].R|out[8]~feeder_combout  = ( \CPU_RAM|DP|Mux7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[6].R|out[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[8]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N14
dffeas \CPU_RAM|DP|U0|reg_en[6].R|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[6].R|out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[6].R|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[8] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N20
dffeas \CPU_RAM|DP|U0|reg_en[7].R|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[7].R|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[8] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N18
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux7~0 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux7~0_combout  = ( \CPU_RAM|DP|U0|reg_en[7].R|out [8] & ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[6].R|out [8]) # (\CPU_RAM|INST_DEC|Mux2~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [8] & ( 
// \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & \CPU_RAM|DP|U0|reg_en[6].R|out [8]) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[7].R|out [8] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// ((\CPU_RAM|DP|U0|reg_en[4].R|out [8]))) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & (\CPU_RAM|DP|U0|reg_en[5].R|out [8])) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [8] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// ((\CPU_RAM|DP|U0|reg_en[4].R|out [8]))) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & (\CPU_RAM|DP|U0|reg_en[5].R|out [8])) ) ) )

	.dataa(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datab(!\CPU_RAM|DP|U0|reg_en[5].R|out [8]),
	.datac(!\CPU_RAM|DP|U0|reg_en[4].R|out [8]),
	.datad(!\CPU_RAM|DP|U0|reg_en[6].R|out [8]),
	.datae(!\CPU_RAM|DP|U0|reg_en[7].R|out [8]),
	.dataf(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux7~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux7~0 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \CPU_RAM|DP|U0|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N6
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux7~2 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux7~2_combout  = ( \CPU_RAM|DP|U0|Mux1~0_combout  & ( \CPU_RAM|DP|U0|Mux7~0_combout  & ( ((\CPU_RAM|DP|U0|reg_en[2].R|out [8]) # (\CPU_RAM|INST_DEC|Mux0~0_combout )) # (\CPU_RAM|DP|U0|Mux7~1_combout ) ) ) ) # ( 
// !\CPU_RAM|DP|U0|Mux1~0_combout  & ( \CPU_RAM|DP|U0|Mux7~0_combout  & ( (\CPU_RAM|INST_DEC|Mux0~0_combout ) # (\CPU_RAM|DP|U0|Mux7~1_combout ) ) ) ) # ( \CPU_RAM|DP|U0|Mux1~0_combout  & ( !\CPU_RAM|DP|U0|Mux7~0_combout  & ( 
// (!\CPU_RAM|INST_DEC|Mux0~0_combout  & ((\CPU_RAM|DP|U0|reg_en[2].R|out [8]) # (\CPU_RAM|DP|U0|Mux7~1_combout ))) ) ) ) # ( !\CPU_RAM|DP|U0|Mux1~0_combout  & ( !\CPU_RAM|DP|U0|Mux7~0_combout  & ( (\CPU_RAM|DP|U0|Mux7~1_combout  & 
// !\CPU_RAM|INST_DEC|Mux0~0_combout ) ) ) )

	.dataa(!\CPU_RAM|DP|U0|Mux7~1_combout ),
	.datab(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datac(gnd),
	.datad(!\CPU_RAM|DP|U0|reg_en[2].R|out [8]),
	.datae(!\CPU_RAM|DP|U0|Mux1~0_combout ),
	.dataf(!\CPU_RAM|DP|U0|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux7~2 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux7~2 .lut_mask = 64'h444444CC777777FF;
defparam \CPU_RAM|DP|U0|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N52
dffeas \CPU_RAM|DP|A|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux7~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|A|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|A|out[8] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|A|out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N21
cyclonev_lcell_comb \CPU_RAM|DP|Mux8~1 (
// Equation(s):
// \CPU_RAM|DP|Mux8~1_combout  = ( \CPU_RAM|Instruction_Register|out [7] & ( \CPU_RAM|FSM_CONTROLLER|state [10] & ( (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & !\SW[7]~input_o ) ) ) ) # ( !\CPU_RAM|Instruction_Register|out [7] & ( 
// \CPU_RAM|FSM_CONTROLLER|state [10] & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ) # (!\SW[7]~input_o ) ) ) ) # ( \CPU_RAM|Instruction_Register|out [7] & ( !\CPU_RAM|FSM_CONTROLLER|state [10] & ( (!\CPU_RAM|PROGRAM_COUNTER|out [7] & 
// \CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ) ) ) ) # ( !\CPU_RAM|Instruction_Register|out [7] & ( !\CPU_RAM|FSM_CONTROLLER|state [10] & ( (!\CPU_RAM|PROGRAM_COUNTER|out [7] & \CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU_RAM|PROGRAM_COUNTER|out [7]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\SW[7]~input_o ),
	.datae(!\CPU_RAM|Instruction_Register|out [7]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux8~1 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux8~1 .lut_mask = 64'h22222222FFCC3300;
defparam \CPU_RAM|DP|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N0
cyclonev_lcell_comb \CPU_RAM|DP|Mux8~0 (
// Equation(s):
// \CPU_RAM|DP|Mux8~0_combout  = ( \CPU_RAM|always0~5_combout  & ( \CPU_RAM|FSM_CONTROLLER|state [10] & ( !\CPU_RAM|DP|Mux8~1_combout  ) ) ) # ( !\CPU_RAM|always0~5_combout  & ( \CPU_RAM|FSM_CONTROLLER|state [10] & ( 
// (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (!\CPU_RAM|DP|Mux8~1_combout )) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a7 ))) ) ) ) # ( \CPU_RAM|always0~5_combout  & ( 
// !\CPU_RAM|FSM_CONTROLLER|state [10] & ( (!\CPU_RAM|DP|Mux8~1_combout  & ((\CPU_RAM|DP|C|out [7]) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ))) ) ) ) # ( !\CPU_RAM|always0~5_combout  & ( !\CPU_RAM|FSM_CONTROLLER|state [10] & ( 
// (!\CPU_RAM|DP|Mux8~1_combout  & ((\CPU_RAM|DP|C|out [7]) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU_RAM|DP|Mux8~1_combout ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datac(!\CPU_RAM|DP|C|out [7]),
	.datad(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datae(!\CPU_RAM|always0~5_combout ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux8~0 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux8~0 .lut_mask = 64'h2A2A2A2A88BBAAAA;
defparam \CPU_RAM|DP|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N36
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[2].R|out[7]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[2].R|out[7]~feeder_combout  = ( \CPU_RAM|DP|Mux8~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[2].R|out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[7]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N37
dffeas \CPU_RAM|DP|U0|reg_en[2].R|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[2].R|out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[2].R|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[7] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N2
dffeas \CPU_RAM|DP|U0|reg_en[3].R|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[3].R|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[7] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N8
dffeas \CPU_RAM|DP|U0|reg_en[0].R|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[0].R|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[7] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N41
dffeas \CPU_RAM|DP|U0|reg_en[1].R|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[1].R|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[7] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N39
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux8~1 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux8~1_combout  = ( \CPU_RAM|DP|U0|reg_en[1].R|out [7] & ( \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout ) # (\CPU_RAM|DP|U0|reg_en[3].R|out [7]) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[1].R|out [7] & ( 
// \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[3].R|out [7] & \CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[1].R|out [7] & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[0].R|out [7] & 
// !\CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[1].R|out [7] & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[0].R|out [7] & !\CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[3].R|out [7]),
	.datab(!\CPU_RAM|DP|U0|reg_en[0].R|out [7]),
	.datac(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datad(gnd),
	.datae(!\CPU_RAM|DP|U0|reg_en[1].R|out [7]),
	.dataf(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux8~1 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux8~1 .lut_mask = 64'h303030300505F5F5;
defparam \CPU_RAM|DP|U0|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N29
dffeas \CPU_RAM|DP|U0|reg_en[5].R|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[5].R|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[7] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N11
dffeas \CPU_RAM|DP|U0|reg_en[6].R|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[6].R|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[7] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N41
dffeas \CPU_RAM|DP|U0|reg_en[4].R|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[4].R|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[7] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N50
dffeas \CPU_RAM|DP|U0|reg_en[7].R|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[7].R|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[7] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N48
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux8~0 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux8~0_combout  = ( \CPU_RAM|DP|U0|reg_en[7].R|out [7] & ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|INST_DEC|Mux2~0_combout ) # (\CPU_RAM|DP|U0|reg_en[6].R|out [7]) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [7] & ( 
// \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[6].R|out [7] & !\CPU_RAM|INST_DEC|Mux2~0_combout ) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[7].R|out [7] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// ((\CPU_RAM|DP|U0|reg_en[4].R|out [7]))) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & (\CPU_RAM|DP|U0|reg_en[5].R|out [7])) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [7] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// ((\CPU_RAM|DP|U0|reg_en[4].R|out [7]))) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & (\CPU_RAM|DP|U0|reg_en[5].R|out [7])) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[5].R|out [7]),
	.datab(!\CPU_RAM|DP|U0|reg_en[6].R|out [7]),
	.datac(!\CPU_RAM|DP|U0|reg_en[4].R|out [7]),
	.datad(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datae(!\CPU_RAM|DP|U0|reg_en[7].R|out [7]),
	.dataf(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux8~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux8~0 .lut_mask = 64'h0F550F55330033FF;
defparam \CPU_RAM|DP|U0|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N3
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux8~2 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux8~2_combout  = ( \CPU_RAM|DP|U0|Mux8~0_combout  & ( (((\CPU_RAM|DP|U0|reg_en[2].R|out [7] & \CPU_RAM|DP|U0|Mux1~0_combout )) # (\CPU_RAM|DP|U0|Mux8~1_combout )) # (\CPU_RAM|INST_DEC|Mux0~0_combout ) ) ) # ( !\CPU_RAM|DP|U0|Mux8~0_combout 
//  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout  & (((\CPU_RAM|DP|U0|reg_en[2].R|out [7] & \CPU_RAM|DP|U0|Mux1~0_combout )) # (\CPU_RAM|DP|U0|Mux8~1_combout ))) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[2].R|out [7]),
	.datab(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datac(!\CPU_RAM|DP|U0|Mux8~1_combout ),
	.datad(!\CPU_RAM|DP|U0|Mux1~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U0|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux8~2 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux8~2 .lut_mask = 64'h0C4C0C4C3F7F3F7F;
defparam \CPU_RAM|DP|U0|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N32
dffeas \CPU_RAM|DP|B|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux8~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[7] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N8
dffeas \CPU_RAM|DP|B|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux7~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[8] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N31
dffeas \CPU_RAM|DP|A|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux6~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|A|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|A|out[9] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|A|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N1
dffeas \CPU_RAM|DP|B|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux6~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[9] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N27
cyclonev_lcell_comb \CPU_RAM|DP|A|out[10]~feeder (
// Equation(s):
// \CPU_RAM|DP|A|out[10]~feeder_combout  = ( \CPU_RAM|DP|U0|Mux5~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U0|Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|A|out[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|A|out[10]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|A|out[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|A|out[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N28
dffeas \CPU_RAM|DP|A|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|A|out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|A|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|A|out[10] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|A|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y5_N20
dffeas \CPU_RAM|DP|B|out[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux5~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[10]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N13
dffeas \CPU_RAM|DP|A|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux3~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|A|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|A|out[12] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|A|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N45
cyclonev_lcell_comb \CPU_RAM|DP|A|out[13]~feeder (
// Equation(s):
// \CPU_RAM|DP|A|out[13]~feeder_combout  = ( \CPU_RAM|DP|U0|Mux2~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U0|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|A|out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|A|out[13]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|A|out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|A|out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N46
dffeas \CPU_RAM|DP|A|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|A|out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|A|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|A|out[13] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|A|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N32
dffeas \CPU_RAM|DP|A|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|A|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|A|out[14] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|A|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N43
dffeas \CPU_RAM|DP|A|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|A|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|A|out[15] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|A|out[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N57
cyclonev_lcell_comb \CPU_RAM|DP|Ain[15]~1 (
// Equation(s):
// \CPU_RAM|DP|Ain[15]~1_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & ( \CPU_RAM|DP|A|out [15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|DP|A|out [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Ain[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Ain[15]~1 .extended_lut = "off";
defparam \CPU_RAM|DP|Ain[15]~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \CPU_RAM|DP|Ain[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N45
cyclonev_lcell_comb \rtl~6 (
// Equation(s):
// \rtl~6_combout  = ( \CPU_RAM|Instruction_Register|out [4] & ( \CPU_RAM|DP|B|out [15] & ( \CPU_RAM|Instruction_Register|out [3] ) ) ) # ( !\CPU_RAM|Instruction_Register|out [4] & ( \CPU_RAM|DP|B|out [15] & ( (!\CPU_RAM|Instruction_Register|out [3]) # 
// (\CPU_RAM|DP|B|out [14]) ) ) ) # ( !\CPU_RAM|Instruction_Register|out [4] & ( !\CPU_RAM|DP|B|out [15] & ( (\CPU_RAM|Instruction_Register|out [3] & \CPU_RAM|DP|B|out [14]) ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU_RAM|DP|B|out [14]),
	.datae(!\CPU_RAM|Instruction_Register|out [4]),
	.dataf(!\CPU_RAM|DP|B|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rtl~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rtl~6 .extended_lut = "off";
defparam \rtl~6 .lut_mask = 64'h00550000AAFF5555;
defparam \rtl~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N20
dffeas \CPU_RAM|DP|A|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux4~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|A|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|A|out[11] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|A|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N10
dffeas \CPU_RAM|FSM_CONTROLLER|state[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|WideOr8~combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [18]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[18] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N9
cyclonev_lcell_comb \CPU_RAM|DP|Bin[7]~8 (
// Equation(s):
// \CPU_RAM|DP|Bin[7]~8_combout  = ( \CPU_RAM|Instruction_Register|out [4] & ( \CPU_RAM|FSM_CONTROLLER|state [18] ) ) # ( \CPU_RAM|Instruction_Register|out [4] & ( !\CPU_RAM|FSM_CONTROLLER|state [18] & ( \CPU_RAM|DP|B|out [8] ) ) ) # ( 
// !\CPU_RAM|Instruction_Register|out [4] & ( !\CPU_RAM|FSM_CONTROLLER|state [18] & ( (!\CPU_RAM|Instruction_Register|out [3] & ((\CPU_RAM|DP|B|out [7]))) # (\CPU_RAM|Instruction_Register|out [3] & (\CPU_RAM|DP|B|out [6])) ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [3]),
	.datab(!\CPU_RAM|DP|B|out [8]),
	.datac(!\CPU_RAM|DP|B|out [6]),
	.datad(!\CPU_RAM|DP|B|out [7]),
	.datae(!\CPU_RAM|Instruction_Register|out [4]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Bin[7]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Bin[7]~8 .extended_lut = "off";
defparam \CPU_RAM|DP|Bin[7]~8 .lut_mask = 64'h05AF33330000FFFF;
defparam \CPU_RAM|DP|Bin[7]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N50
dffeas \CPU_RAM|DP|A|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux8~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|A|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|A|out[7] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|A|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N7
dffeas \CPU_RAM|DP|A|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux9~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|A|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|A|out[6] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|A|out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N21
cyclonev_lcell_comb \CPU_RAM|DP|U2|Add0~25 (
// Equation(s):
// \CPU_RAM|DP|U2|Add0~25_sumout  = SUM(( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [6]) ) + ( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[6]~7_combout ) ) + ( \CPU_RAM|DP|U2|Add0~22  ))
// \CPU_RAM|DP|U2|Add0~26  = CARRY(( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [6]) ) + ( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[6]~7_combout ) ) + ( \CPU_RAM|DP|U2|Add0~22  ))

	.dataa(!\CPU_RAM|Instruction_Register|out [11]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datac(!\CPU_RAM|DP|Bin[6]~7_combout ),
	.datad(!\CPU_RAM|DP|A|out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU_RAM|DP|U2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|DP|U2|Add0~25_sumout ),
	.cout(\CPU_RAM|DP|U2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Add0~25 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Add0~25 .lut_mask = 64'h0000A5A5000000CC;
defparam \CPU_RAM|DP|U2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N24
cyclonev_lcell_comb \CPU_RAM|DP|U2|Add0~29 (
// Equation(s):
// \CPU_RAM|DP|U2|Add0~29_sumout  = SUM(( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[7]~8_combout ) ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [7]) ) + ( \CPU_RAM|DP|U2|Add0~26  ))
// \CPU_RAM|DP|U2|Add0~30  = CARRY(( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[7]~8_combout ) ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [7]) ) + ( \CPU_RAM|DP|U2|Add0~26  ))

	.dataa(!\CPU_RAM|Instruction_Register|out [11]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\CPU_RAM|DP|Bin[7]~8_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|A|out [7]),
	.datag(gnd),
	.cin(\CPU_RAM|DP|U2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|DP|U2|Add0~29_sumout ),
	.cout(\CPU_RAM|DP|U2|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Add0~29 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Add0~29 .lut_mask = 64'h0000FF33000055AA;
defparam \CPU_RAM|DP|U2|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N27
cyclonev_lcell_comb \CPU_RAM|DP|U2|Add0~33 (
// Equation(s):
// \CPU_RAM|DP|U2|Add0~33_sumout  = SUM(( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[8]~9_combout ) ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [8]) ) + ( \CPU_RAM|DP|U2|Add0~30  ))
// \CPU_RAM|DP|U2|Add0~34  = CARRY(( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[8]~9_combout ) ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [8]) ) + ( \CPU_RAM|DP|U2|Add0~30  ))

	.dataa(!\CPU_RAM|Instruction_Register|out [11]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datac(!\CPU_RAM|DP|A|out [8]),
	.datad(!\CPU_RAM|DP|Bin[8]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU_RAM|DP|U2|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|DP|U2|Add0~33_sumout ),
	.cout(\CPU_RAM|DP|U2|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Add0~33 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Add0~33 .lut_mask = 64'h0000F3F3000055AA;
defparam \CPU_RAM|DP|U2|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N30
cyclonev_lcell_comb \CPU_RAM|DP|U2|Add0~37 (
// Equation(s):
// \CPU_RAM|DP|U2|Add0~37_sumout  = SUM(( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[9]~10_combout ) ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [9]) ) + ( \CPU_RAM|DP|U2|Add0~34  ))
// \CPU_RAM|DP|U2|Add0~38  = CARRY(( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[9]~10_combout ) ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [9]) ) + ( \CPU_RAM|DP|U2|Add0~34  ))

	.dataa(!\CPU_RAM|Instruction_Register|out [11]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datac(!\CPU_RAM|DP|A|out [9]),
	.datad(!\CPU_RAM|DP|Bin[9]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU_RAM|DP|U2|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|DP|U2|Add0~37_sumout ),
	.cout(\CPU_RAM|DP|U2|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Add0~37 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Add0~37 .lut_mask = 64'h0000F3F3000055AA;
defparam \CPU_RAM|DP|U2|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N33
cyclonev_lcell_comb \CPU_RAM|DP|U2|Add0~41 (
// Equation(s):
// \CPU_RAM|DP|U2|Add0~41_sumout  = SUM(( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[10]~11_combout ) ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [10]) ) + ( \CPU_RAM|DP|U2|Add0~38  ))
// \CPU_RAM|DP|U2|Add0~42  = CARRY(( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[10]~11_combout ) ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [10]) ) + ( \CPU_RAM|DP|U2|Add0~38  ))

	.dataa(!\CPU_RAM|Instruction_Register|out [11]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datac(!\CPU_RAM|DP|A|out [10]),
	.datad(!\CPU_RAM|DP|Bin[10]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU_RAM|DP|U2|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|DP|U2|Add0~41_sumout ),
	.cout(\CPU_RAM|DP|U2|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Add0~41 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Add0~41 .lut_mask = 64'h0000F3F3000055AA;
defparam \CPU_RAM|DP|U2|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N36
cyclonev_lcell_comb \CPU_RAM|DP|U2|Add0~45 (
// Equation(s):
// \CPU_RAM|DP|U2|Add0~45_sumout  = SUM(( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [11]) ) + ( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[11]~12_combout ) ) + ( \CPU_RAM|DP|U2|Add0~42  ))
// \CPU_RAM|DP|U2|Add0~46  = CARRY(( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [11]) ) + ( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[11]~12_combout ) ) + ( \CPU_RAM|DP|U2|Add0~42  ))

	.dataa(!\CPU_RAM|Instruction_Register|out [11]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datac(!\CPU_RAM|DP|Bin[11]~12_combout ),
	.datad(!\CPU_RAM|DP|A|out [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU_RAM|DP|U2|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|DP|U2|Add0~45_sumout ),
	.cout(\CPU_RAM|DP|U2|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Add0~45 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Add0~45 .lut_mask = 64'h0000A5A5000000CC;
defparam \CPU_RAM|DP|U2|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N39
cyclonev_lcell_comb \CPU_RAM|DP|U2|Add0~49 (
// Equation(s):
// \CPU_RAM|DP|U2|Add0~49_sumout  = SUM(( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [12]) ) + ( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[12]~13_combout ) ) + ( \CPU_RAM|DP|U2|Add0~46  ))
// \CPU_RAM|DP|U2|Add0~50  = CARRY(( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [12]) ) + ( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[12]~13_combout ) ) + ( \CPU_RAM|DP|U2|Add0~46  ))

	.dataa(!\CPU_RAM|Instruction_Register|out [11]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datac(!\CPU_RAM|DP|A|out [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Bin[12]~13_combout ),
	.datag(gnd),
	.cin(\CPU_RAM|DP|U2|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|DP|U2|Add0~49_sumout ),
	.cout(\CPU_RAM|DP|U2|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Add0~49 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Add0~49 .lut_mask = 64'h0000AA5500000C0C;
defparam \CPU_RAM|DP|U2|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N42
cyclonev_lcell_comb \CPU_RAM|DP|U2|Add0~53 (
// Equation(s):
// \CPU_RAM|DP|U2|Add0~53_sumout  = SUM(( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[13]~14_combout ) ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [13]) ) + ( \CPU_RAM|DP|U2|Add0~50  ))
// \CPU_RAM|DP|U2|Add0~54  = CARRY(( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[13]~14_combout ) ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [13]) ) + ( \CPU_RAM|DP|U2|Add0~50  ))

	.dataa(!\CPU_RAM|Instruction_Register|out [11]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datac(!\CPU_RAM|DP|A|out [13]),
	.datad(!\CPU_RAM|DP|Bin[13]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU_RAM|DP|U2|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|DP|U2|Add0~53_sumout ),
	.cout(\CPU_RAM|DP|U2|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Add0~53 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Add0~53 .lut_mask = 64'h0000F3F3000055AA;
defparam \CPU_RAM|DP|U2|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N45
cyclonev_lcell_comb \CPU_RAM|DP|U2|Add0~57 (
// Equation(s):
// \CPU_RAM|DP|U2|Add0~57_sumout  = SUM(( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[14]~15_combout ) ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [14]) ) + ( \CPU_RAM|DP|U2|Add0~54  ))
// \CPU_RAM|DP|U2|Add0~58  = CARRY(( !\CPU_RAM|Instruction_Register|out [11] $ (!\CPU_RAM|DP|Bin[14]~15_combout ) ) + ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [14]) ) + ( \CPU_RAM|DP|U2|Add0~54  ))

	.dataa(!\CPU_RAM|Instruction_Register|out [11]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datac(!\CPU_RAM|DP|A|out [14]),
	.datad(!\CPU_RAM|DP|Bin[14]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\CPU_RAM|DP|U2|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|DP|U2|Add0~57_sumout ),
	.cout(\CPU_RAM|DP|U2|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Add0~57 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Add0~57 .lut_mask = 64'h0000F3F3000055AA;
defparam \CPU_RAM|DP|U2|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N48
cyclonev_lcell_comb \CPU_RAM|DP|U2|Add0~61 (
// Equation(s):
// \CPU_RAM|DP|U2|Add0~61_sumout  = SUM(( \CPU_RAM|DP|Ain[15]~1_combout  ) + ( !\CPU_RAM|Instruction_Register|out [11] $ (((!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & ((!\rtl~6_combout ))) # (\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & 
// (!\CPU_RAM|Instruction_Register|out [4])))) ) + ( \CPU_RAM|DP|U2|Add0~58  ))

	.dataa(!\CPU_RAM|Instruction_Register|out [4]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ),
	.datac(!\CPU_RAM|Instruction_Register|out [11]),
	.datad(!\CPU_RAM|DP|Ain[15]~1_combout ),
	.datae(gnd),
	.dataf(!\rtl~6_combout ),
	.datag(gnd),
	.cin(\CPU_RAM|DP|U2|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\CPU_RAM|DP|U2|Add0~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Add0~61 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Add0~61 .lut_mask = 64'h0000E12D000000FF;
defparam \CPU_RAM|DP|U2|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N15
cyclonev_lcell_comb \CPU_RAM|DP|C|out[15]~feeder (
// Equation(s):
// \CPU_RAM|DP|C|out[15]~feeder_combout  = ( \CPU_RAM|DP|U2|Add0~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|C|out[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[15]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|C|out[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|C|out[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N36
cyclonev_lcell_comb \CPU_RAM|DP|Bin[15]~16 (
// Equation(s):
// \CPU_RAM|DP|Bin[15]~16_combout  = ( \CPU_RAM|FSM_CONTROLLER|state [18] & ( \CPU_RAM|DP|B|out [15] & ( \CPU_RAM|Instruction_Register|out [4] ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|state [18] & ( \CPU_RAM|DP|B|out [15] & ( (!\CPU_RAM|Instruction_Register|out 
// [3] & (!\CPU_RAM|Instruction_Register|out [4])) # (\CPU_RAM|Instruction_Register|out [3] & ((\CPU_RAM|DP|B|out [14]) # (\CPU_RAM|Instruction_Register|out [4]))) ) ) ) # ( \CPU_RAM|FSM_CONTROLLER|state [18] & ( !\CPU_RAM|DP|B|out [15] & ( 
// \CPU_RAM|Instruction_Register|out [4] ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|state [18] & ( !\CPU_RAM|DP|B|out [15] & ( (\CPU_RAM|Instruction_Register|out [3] & (!\CPU_RAM|Instruction_Register|out [4] & \CPU_RAM|DP|B|out [14])) ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [3]),
	.datab(!\CPU_RAM|Instruction_Register|out [4]),
	.datac(!\CPU_RAM|DP|B|out [14]),
	.datad(gnd),
	.datae(!\CPU_RAM|FSM_CONTROLLER|state [18]),
	.dataf(!\CPU_RAM|DP|B|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Bin[15]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Bin[15]~16 .extended_lut = "off";
defparam \CPU_RAM|DP|Bin[15]~16 .lut_mask = 64'h040433339D9D3333;
defparam \CPU_RAM|DP|Bin[15]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N12
cyclonev_lcell_comb \CPU_RAM|DP|U2|Mux0~0 (
// Equation(s):
// \CPU_RAM|DP|U2|Mux0~0_combout  = (!\CPU_RAM|DP|Bin[15]~16_combout  & ((\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ))) # (\CPU_RAM|DP|Bin[15]~16_combout  & (\CPU_RAM|DP|Ain[15]~1_combout  & !\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ))

	.dataa(!\CPU_RAM|DP|Bin[15]~16_combout ),
	.datab(gnd),
	.datac(!\CPU_RAM|DP|Ain[15]~1_combout ),
	.datad(!\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Mux0~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Mux0~0 .lut_mask = 64'h05AA05AA05AA05AA;
defparam \CPU_RAM|DP|U2|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N16
dffeas \CPU_RAM|DP|C|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|C|out[15]~feeder_combout ),
	.asdata(\CPU_RAM|DP|U2|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_RAM|Instruction_Register|out [12]),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|C|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[15] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|C|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N48
cyclonev_lcell_comb \CPU_RAM|DP|U2|Mux1~0 (
// Equation(s):
// \CPU_RAM|DP|U2|Mux1~0_combout  = ( \CPU_RAM|DP|Bin[14]~15_combout  & ( (!\CPU_RAM|Instruction_Register|out [11] & (\CPU_RAM|DP|A|out [14] & !\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q )) ) ) # ( !\CPU_RAM|DP|Bin[14]~15_combout  & ( 
// \CPU_RAM|Instruction_Register|out [11] ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|Instruction_Register|out [11]),
	.datac(!\CPU_RAM|DP|A|out [14]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Bin[14]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Mux1~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Mux1~0 .lut_mask = 64'h333333330C000C00;
defparam \CPU_RAM|DP|U2|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N25
dffeas \CPU_RAM|DP|C|out[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|C|out[14]~feeder_combout ),
	.asdata(\CPU_RAM|DP|U2|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_RAM|Instruction_Register|out [12]),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|C|out[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[14]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|DP|C|out[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X76_Y6_N0
cyclonev_ram_block \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\CPU_RAM|ram_write~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\CPU_RAM|DP|C|out [15],\CPU_RAM|DP|C|out[14]~DUPLICATE_q ,\CPU_RAM|DP|C|out [13],\CPU_RAM|DP|C|out [12],\CPU_RAM|DP|C|out [11],\CPU_RAM|DP|C|out [10],\CPU_RAM|DP|C|out[9]~DUPLICATE_q ,\CPU_RAM|DP|C|out [8],
\CPU_RAM|DP|C|out [7],\CPU_RAM|DP|C|out [6],\CPU_RAM|DP|C|out [5],\CPU_RAM|DP|C|out [4],\CPU_RAM|DP|C|out [3],\CPU_RAM|DP|C|out [2],\CPU_RAM|DP|C|out [1],\CPU_RAM|DP|C|out [0]}),
	.portaaddr({\CPU_RAM|mem_addr[7]~7_combout ,\CPU_RAM|mem_addr[6]~0_combout ,\CPU_RAM|mem_addr[5]~6_combout ,\CPU_RAM|mem_addr[4]~5_combout ,\CPU_RAM|mem_addr[3]~4_combout ,\CPU_RAM|mem_addr[2]~3_combout ,\CPU_RAM|mem_addr[1]~2_combout ,\CPU_RAM|mem_addr[0]~1_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\CPU_RAM|mem_addr[7]~7_combout ,\CPU_RAM|mem_addr[6]~0_combout ,\CPU_RAM|mem_addr[5]~6_combout ,\CPU_RAM|mem_addr[4]~5_combout ,\CPU_RAM|mem_addr[3]~4_combout ,\CPU_RAM|mem_addr[2]~3_combout ,\CPU_RAM|mem_addr[1]~2_combout ,\CPU_RAM|mem_addr[0]~1_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/branched_risc_machine_top.ram0_RAM_cae340a.hdl.mif";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "cpu:CPU_RAM|RAM:RW_MEM|altsyncram:mem_rtl_0|altsyncram_r6t1:auto_generated|ALTSYNCRAM";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000140000000CCCC00000000FF00000040E0000000668000000066BF000000C004000000A485000000D501000000A485000000B8A5000000A2A3000000A08100000086BF0000008680000000E00000000081000000006120000000D11F0000005F04000000D300000000D205000000D00000000060200000006000000000D01E0000008460000000D300000000D41D00000066C0000000D61C";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N21
cyclonev_lcell_comb \CPU_RAM|DP|Mux0~0 (
// Equation(s):
// \CPU_RAM|DP|Mux0~0_combout  = ( \CPU_RAM|always0~5_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|FSM_CONTROLLER|state [10] & ((\CPU_RAM|DP|C|out [15]))) # 
// (\CPU_RAM|FSM_CONTROLLER|state [10] & (\CPU_RAM|Instruction_Register|out [7])))) ) ) ) # ( !\CPU_RAM|always0~5_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & 
// ((!\CPU_RAM|FSM_CONTROLLER|state [10] & ((\CPU_RAM|DP|C|out [15]))) # (\CPU_RAM|FSM_CONTROLLER|state [10] & (\CPU_RAM|Instruction_Register|out [7])))) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (((\CPU_RAM|FSM_CONTROLLER|state [10])))) ) ) ) # ( 
// \CPU_RAM|always0~5_combout  & ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|FSM_CONTROLLER|state [10] & ((\CPU_RAM|DP|C|out [15]))) # (\CPU_RAM|FSM_CONTROLLER|state [10] & 
// (\CPU_RAM|Instruction_Register|out [7])))) ) ) ) # ( !\CPU_RAM|always0~5_combout  & ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|FSM_CONTROLLER|state [10] & 
// ((\CPU_RAM|DP|C|out [15]))) # (\CPU_RAM|FSM_CONTROLLER|state [10] & (\CPU_RAM|Instruction_Register|out [7])))) ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [7]),
	.datab(!\CPU_RAM|DP|C|out [15]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datae(!\CPU_RAM|always0~5_combout ),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux0~0 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux0~0 .lut_mask = 64'h30503050305F3050;
defparam \CPU_RAM|DP|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N39
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[4].R|out[15]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[4].R|out[15]~feeder_combout  = ( \CPU_RAM|DP|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[4].R|out[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[15]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N40
dffeas \CPU_RAM|DP|U0|reg_en[4].R|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[4].R|out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[4].R|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[15] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N13
dffeas \CPU_RAM|DP|U0|reg_en[6].R|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[6].R|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[15] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N54
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[5].R|out[15]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[5].R|out[15]~feeder_combout  = ( \CPU_RAM|DP|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[5].R|out[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[15]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N55
dffeas \CPU_RAM|DP|U0|reg_en[5].R|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[5].R|out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[5].R|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[15] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N20
dffeas \CPU_RAM|DP|U0|reg_en[7].R|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[7].R|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[15] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N18
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux0~0 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux0~0_combout  = ( \CPU_RAM|DP|U0|reg_en[7].R|out [15] & ( \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|INST_DEC|Mux1~0_combout ) # (\CPU_RAM|DP|U0|reg_en[5].R|out [15]) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [15] & ( 
// \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[5].R|out [15] & !\CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[7].R|out [15] & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout  & 
// (\CPU_RAM|DP|U0|reg_en[4].R|out [15])) # (\CPU_RAM|INST_DEC|Mux1~0_combout  & ((\CPU_RAM|DP|U0|reg_en[6].R|out [15]))) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [15] & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout  & 
// (\CPU_RAM|DP|U0|reg_en[4].R|out [15])) # (\CPU_RAM|INST_DEC|Mux1~0_combout  & ((\CPU_RAM|DP|U0|reg_en[6].R|out [15]))) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[4].R|out [15]),
	.datab(!\CPU_RAM|DP|U0|reg_en[6].R|out [15]),
	.datac(!\CPU_RAM|DP|U0|reg_en[5].R|out [15]),
	.datad(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datae(!\CPU_RAM|DP|U0|reg_en[7].R|out [15]),
	.dataf(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux0~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux0~0 .lut_mask = 64'h553355330F000FFF;
defparam \CPU_RAM|DP|U0|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N57
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[2].R|out[15]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[2].R|out[15]~feeder_combout  = ( \CPU_RAM|DP|Mux0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[2].R|out[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[15]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N58
dffeas \CPU_RAM|DP|U0|reg_en[2].R|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[2].R|out[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[2].R|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[15] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N58
dffeas \CPU_RAM|DP|U0|reg_en[3].R|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[3].R|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[15] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N23
dffeas \CPU_RAM|DP|U0|reg_en[0].R|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[0].R|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[15] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N26
dffeas \CPU_RAM|DP|U0|reg_en[1].R|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[1].R|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[15] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N24
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux0~1 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux0~1_combout  = ( \CPU_RAM|DP|U0|reg_en[1].R|out [15] & ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|INST_DEC|Mux2~0_combout  & \CPU_RAM|DP|U0|reg_en[3].R|out [15]) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[1].R|out [15] & ( 
// \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|INST_DEC|Mux2~0_combout  & \CPU_RAM|DP|U0|reg_en[3].R|out [15]) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[1].R|out [15] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[0].R|out [15]) # 
// (\CPU_RAM|INST_DEC|Mux2~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[1].R|out [15] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & \CPU_RAM|DP|U0|reg_en[0].R|out [15]) ) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datac(!\CPU_RAM|DP|U0|reg_en[3].R|out [15]),
	.datad(!\CPU_RAM|DP|U0|reg_en[0].R|out [15]),
	.datae(!\CPU_RAM|DP|U0|reg_en[1].R|out [15]),
	.dataf(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux0~1 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux0~1 .lut_mask = 64'h00CC33FF03030303;
defparam \CPU_RAM|DP|U0|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N45
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux0~2 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux0~2_combout  = ( \CPU_RAM|INST_DEC|Mux0~0_combout  & ( \CPU_RAM|DP|U0|Mux0~1_combout  & ( \CPU_RAM|DP|U0|Mux0~0_combout  ) ) ) # ( !\CPU_RAM|INST_DEC|Mux0~0_combout  & ( \CPU_RAM|DP|U0|Mux0~1_combout  ) ) # ( 
// \CPU_RAM|INST_DEC|Mux0~0_combout  & ( !\CPU_RAM|DP|U0|Mux0~1_combout  & ( \CPU_RAM|DP|U0|Mux0~0_combout  ) ) ) # ( !\CPU_RAM|INST_DEC|Mux0~0_combout  & ( !\CPU_RAM|DP|U0|Mux0~1_combout  & ( (\CPU_RAM|DP|U0|Mux1~0_combout  & \CPU_RAM|DP|U0|reg_en[2].R|out 
// [15]) ) ) )

	.dataa(!\CPU_RAM|DP|U0|Mux0~0_combout ),
	.datab(gnd),
	.datac(!\CPU_RAM|DP|U0|Mux1~0_combout ),
	.datad(!\CPU_RAM|DP|U0|reg_en[2].R|out [15]),
	.datae(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.dataf(!\CPU_RAM|DP|U0|Mux0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux0~2 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux0~2 .lut_mask = 64'h000F5555FFFF5555;
defparam \CPU_RAM|DP|U0|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N58
dffeas \CPU_RAM|DP|B|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[15] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N3
cyclonev_lcell_comb \CPU_RAM|DP|Bin[14]~15 (
// Equation(s):
// \CPU_RAM|DP|Bin[14]~15_combout  = ( \CPU_RAM|Instruction_Register|out [4] & ( \CPU_RAM|FSM_CONTROLLER|state [18] ) ) # ( \CPU_RAM|Instruction_Register|out [4] & ( !\CPU_RAM|FSM_CONTROLLER|state [18] & ( \CPU_RAM|DP|B|out [15] ) ) ) # ( 
// !\CPU_RAM|Instruction_Register|out [4] & ( !\CPU_RAM|FSM_CONTROLLER|state [18] & ( (!\CPU_RAM|Instruction_Register|out [3] & ((\CPU_RAM|DP|B|out [14]))) # (\CPU_RAM|Instruction_Register|out [3] & (\CPU_RAM|DP|B|out [13])) ) ) )

	.dataa(!\CPU_RAM|DP|B|out [15]),
	.datab(!\CPU_RAM|DP|B|out [13]),
	.datac(!\CPU_RAM|DP|B|out [14]),
	.datad(!\CPU_RAM|Instruction_Register|out [3]),
	.datae(!\CPU_RAM|Instruction_Register|out [4]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Bin[14]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Bin[14]~15 .extended_lut = "off";
defparam \CPU_RAM|DP|Bin[14]~15 .lut_mask = 64'h0F3355550000FFFF;
defparam \CPU_RAM|DP|Bin[14]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N24
cyclonev_lcell_comb \CPU_RAM|DP|C|out[14]~feeder (
// Equation(s):
// \CPU_RAM|DP|C|out[14]~feeder_combout  = ( \CPU_RAM|DP|U2|Add0~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|C|out[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[14]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|C|out[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|C|out[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N26
dffeas \CPU_RAM|DP|C|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|C|out[14]~feeder_combout ),
	.asdata(\CPU_RAM|DP|U2|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_RAM|Instruction_Register|out [12]),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|C|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[14] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|C|out[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N42
cyclonev_lcell_comb \CPU_RAM|DP|Mux1~0 (
// Equation(s):
// \CPU_RAM|DP|Mux1~0_combout  = ( \CPU_RAM|always0~5_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a14  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|FSM_CONTROLLER|state [10] & (\CPU_RAM|DP|C|out [14])) # 
// (\CPU_RAM|FSM_CONTROLLER|state [10] & ((\CPU_RAM|Instruction_Register|out [7]))))) ) ) ) # ( !\CPU_RAM|always0~5_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a14  & ( (!\CPU_RAM|FSM_CONTROLLER|state [10] & 
// (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (\CPU_RAM|DP|C|out [14]))) # (\CPU_RAM|FSM_CONTROLLER|state [10] & (((\CPU_RAM|Instruction_Register|out [7])) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ))) ) ) ) # ( \CPU_RAM|always0~5_combout  & ( 
// !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a14  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|FSM_CONTROLLER|state [10] & (\CPU_RAM|DP|C|out [14])) # (\CPU_RAM|FSM_CONTROLLER|state [10] & ((\CPU_RAM|Instruction_Register|out 
// [7]))))) ) ) ) # ( !\CPU_RAM|always0~5_combout  & ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a14  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|FSM_CONTROLLER|state [10] & (\CPU_RAM|DP|C|out [14])) # 
// (\CPU_RAM|FSM_CONTROLLER|state [10] & ((\CPU_RAM|Instruction_Register|out [7]))))) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datac(!\CPU_RAM|DP|C|out [14]),
	.datad(!\CPU_RAM|Instruction_Register|out [7]),
	.datae(!\CPU_RAM|always0~5_combout ),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux1~0 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux1~0 .lut_mask = 64'h084C084C195D084C;
defparam \CPU_RAM|DP|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y6_N52
dffeas \CPU_RAM|DP|U0|reg_en[2].R|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[2].R|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[14] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N51
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[3].R|out[14]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[3].R|out[14]~feeder_combout  = ( \CPU_RAM|DP|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[3].R|out[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[14]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N53
dffeas \CPU_RAM|DP|U0|reg_en[3].R|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[3].R|out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[3].R|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[14] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N29
dffeas \CPU_RAM|DP|U0|reg_en[1].R|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[1].R|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[14] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N19
dffeas \CPU_RAM|DP|U0|reg_en[0].R|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[0].R|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[14] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N27
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux1~2 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux1~2_combout  = ( \CPU_RAM|DP|U0|reg_en[0].R|out [14] & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout  & ((!\CPU_RAM|INST_DEC|Mux2~0_combout ) # ((\CPU_RAM|DP|U0|reg_en[1].R|out [14])))) # (\CPU_RAM|INST_DEC|Mux1~0_combout  & 
// (\CPU_RAM|INST_DEC|Mux2~0_combout  & (\CPU_RAM|DP|U0|reg_en[3].R|out [14]))) ) ) # ( !\CPU_RAM|DP|U0|reg_en[0].R|out [14] & ( (\CPU_RAM|INST_DEC|Mux2~0_combout  & ((!\CPU_RAM|INST_DEC|Mux1~0_combout  & ((\CPU_RAM|DP|U0|reg_en[1].R|out [14]))) # 
// (\CPU_RAM|INST_DEC|Mux1~0_combout  & (\CPU_RAM|DP|U0|reg_en[3].R|out [14])))) ) )

	.dataa(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datab(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datac(!\CPU_RAM|DP|U0|reg_en[3].R|out [14]),
	.datad(!\CPU_RAM|DP|U0|reg_en[1].R|out [14]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U0|reg_en[0].R|out [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux1~2 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux1~2 .lut_mask = 64'h0123012389AB89AB;
defparam \CPU_RAM|DP|U0|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N52
dffeas \CPU_RAM|DP|U0|reg_en[4].R|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[4].R|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[14] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N33
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[6].R|out[14]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[6].R|out[14]~feeder_combout  = ( \CPU_RAM|DP|Mux1~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[6].R|out[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[14]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N34
dffeas \CPU_RAM|DP|U0|reg_en[6].R|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[6].R|out[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[6].R|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[14] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N16
dffeas \CPU_RAM|DP|U0|reg_en[5].R|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[5].R|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[14] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N44
dffeas \CPU_RAM|DP|U0|reg_en[7].R|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[7].R|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[14] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N15
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux1~1 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux1~1_combout  = ( \CPU_RAM|INST_DEC|Mux2~0_combout  & ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( \CPU_RAM|DP|U0|reg_en[7].R|out [14] ) ) ) # ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( 
// \CPU_RAM|DP|U0|reg_en[6].R|out [14] ) ) ) # ( \CPU_RAM|INST_DEC|Mux2~0_combout  & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( \CPU_RAM|DP|U0|reg_en[5].R|out [14] ) ) ) # ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( 
// \CPU_RAM|DP|U0|reg_en[4].R|out [14] ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[4].R|out [14]),
	.datab(!\CPU_RAM|DP|U0|reg_en[6].R|out [14]),
	.datac(!\CPU_RAM|DP|U0|reg_en[5].R|out [14]),
	.datad(!\CPU_RAM|DP|U0|reg_en[7].R|out [14]),
	.datae(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.dataf(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux1~1 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux1~1 .lut_mask = 64'h55550F0F333300FF;
defparam \CPU_RAM|DP|U0|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N30
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux1~3 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux1~3_combout  = ( \CPU_RAM|DP|U0|Mux1~1_combout  & ( (((\CPU_RAM|DP|U0|reg_en[2].R|out [14] & \CPU_RAM|DP|U0|Mux1~0_combout )) # (\CPU_RAM|DP|U0|Mux1~2_combout )) # (\CPU_RAM|INST_DEC|Mux0~0_combout ) ) ) # ( 
// !\CPU_RAM|DP|U0|Mux1~1_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout  & (((\CPU_RAM|DP|U0|reg_en[2].R|out [14] & \CPU_RAM|DP|U0|Mux1~0_combout )) # (\CPU_RAM|DP|U0|Mux1~2_combout ))) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[2].R|out [14]),
	.datab(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datac(!\CPU_RAM|DP|U0|Mux1~0_combout ),
	.datad(!\CPU_RAM|DP|U0|Mux1~2_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U0|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux1~3 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux1~3 .lut_mask = 64'h04CC04CC37FF37FF;
defparam \CPU_RAM|DP|U0|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N14
dffeas \CPU_RAM|DP|B|out[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux1~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[14] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N15
cyclonev_lcell_comb \CPU_RAM|DP|Bin[13]~14 (
// Equation(s):
// \CPU_RAM|DP|Bin[13]~14_combout  = ( \CPU_RAM|Instruction_Register|out [4] & ( \CPU_RAM|FSM_CONTROLLER|state [18] ) ) # ( \CPU_RAM|Instruction_Register|out [4] & ( !\CPU_RAM|FSM_CONTROLLER|state [18] & ( \CPU_RAM|DP|B|out [14] ) ) ) # ( 
// !\CPU_RAM|Instruction_Register|out [4] & ( !\CPU_RAM|FSM_CONTROLLER|state [18] & ( (!\CPU_RAM|Instruction_Register|out [3] & ((\CPU_RAM|DP|B|out [13]))) # (\CPU_RAM|Instruction_Register|out [3] & (\CPU_RAM|DP|B|out [12])) ) ) )

	.dataa(!\CPU_RAM|DP|B|out [12]),
	.datab(!\CPU_RAM|DP|B|out [14]),
	.datac(!\CPU_RAM|DP|B|out [13]),
	.datad(!\CPU_RAM|Instruction_Register|out [3]),
	.datae(!\CPU_RAM|Instruction_Register|out [4]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Bin[13]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Bin[13]~14 .extended_lut = "off";
defparam \CPU_RAM|DP|Bin[13]~14 .lut_mask = 64'h0F5533330000FFFF;
defparam \CPU_RAM|DP|Bin[13]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N36
cyclonev_lcell_comb \CPU_RAM|DP|C|out[13]~feeder (
// Equation(s):
// \CPU_RAM|DP|C|out[13]~feeder_combout  = ( \CPU_RAM|DP|U2|Add0~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|C|out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[13]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|C|out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|C|out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N12
cyclonev_lcell_comb \CPU_RAM|DP|U2|Mux2~0 (
// Equation(s):
// \CPU_RAM|DP|U2|Mux2~0_combout  = ( \CPU_RAM|DP|Bin[13]~14_combout  & ( (!\CPU_RAM|Instruction_Register|out [11] & (\CPU_RAM|DP|A|out [13] & !\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q )) ) ) # ( !\CPU_RAM|DP|Bin[13]~14_combout  & ( 
// \CPU_RAM|Instruction_Register|out [11] ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|Instruction_Register|out [11]),
	.datac(!\CPU_RAM|DP|A|out [13]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Bin[13]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Mux2~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Mux2~0 .lut_mask = 64'h333333330C000C00;
defparam \CPU_RAM|DP|U2|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N38
dffeas \CPU_RAM|DP|C|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|C|out[13]~feeder_combout ),
	.asdata(\CPU_RAM|DP|U2|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_RAM|Instruction_Register|out [12]),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|C|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[13] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|C|out[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N48
cyclonev_lcell_comb \CPU_RAM|DP|Mux2~0 (
// Equation(s):
// \CPU_RAM|DP|Mux2~0_combout  = ( \CPU_RAM|DP|C|out [13] & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (((!\CPU_RAM|FSM_CONTROLLER|state [10])) # (\CPU_RAM|Instruction_Register|out [7]))) # 
// (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (((\CPU_RAM|FSM_CONTROLLER|state [10] & !\CPU_RAM|always0~5_combout )))) ) ) ) # ( !\CPU_RAM|DP|C|out [13] & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( (\CPU_RAM|FSM_CONTROLLER|state [10] 
// & ((!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (\CPU_RAM|Instruction_Register|out [7])) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|always0~5_combout ))))) ) ) ) # ( \CPU_RAM|DP|C|out [13] & ( 
// !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|FSM_CONTROLLER|state [10]) # (\CPU_RAM|Instruction_Register|out [7]))) ) ) ) # ( !\CPU_RAM|DP|C|out [13] & ( 
// !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( (\CPU_RAM|Instruction_Register|out [7] & (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & \CPU_RAM|FSM_CONTROLLER|state [10])) ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [7]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datad(!\CPU_RAM|always0~5_combout ),
	.datae(!\CPU_RAM|DP|C|out [13]),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux2~0 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux2~0 .lut_mask = 64'h0404C4C40704C7C4;
defparam \CPU_RAM|DP|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N18
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[3].R|out[13]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[3].R|out[13]~feeder_combout  = ( \CPU_RAM|DP|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[3].R|out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[13]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N19
dffeas \CPU_RAM|DP|U0|reg_en[3].R|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[3].R|out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[3].R|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[13] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N49
dffeas \CPU_RAM|DP|U0|reg_en[0].R|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[0].R|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[13] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N5
dffeas \CPU_RAM|DP|U0|reg_en[1].R|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[1].R|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[13] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N3
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux2~1 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux2~1_combout  = ( \CPU_RAM|DP|U0|reg_en[1].R|out [13] & ( \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout ) # (\CPU_RAM|DP|U0|reg_en[3].R|out [13]) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[1].R|out [13] & ( 
// \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[3].R|out [13] & \CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[1].R|out [13] & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[0].R|out [13] & 
// !\CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[1].R|out [13] & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[0].R|out [13] & !\CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[3].R|out [13]),
	.datab(gnd),
	.datac(!\CPU_RAM|DP|U0|reg_en[0].R|out [13]),
	.datad(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datae(!\CPU_RAM|DP|U0|reg_en[1].R|out [13]),
	.dataf(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux2~1 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux2~1 .lut_mask = 64'h0F000F000055FF55;
defparam \CPU_RAM|DP|U0|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N39
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[2].R|out[13]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[2].R|out[13]~feeder_combout  = ( \CPU_RAM|DP|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[2].R|out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[13]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N40
dffeas \CPU_RAM|DP|U0|reg_en[2].R|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[2].R|out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[2].R|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[13] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N55
dffeas \CPU_RAM|DP|U0|reg_en[6].R|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[6].R|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[13] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N37
dffeas \CPU_RAM|DP|U0|reg_en[4].R|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[4].R|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[13] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N30
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[5].R|out[13]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[5].R|out[13]~feeder_combout  = ( \CPU_RAM|DP|Mux2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[5].R|out[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[13]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N31
dffeas \CPU_RAM|DP|U0|reg_en[5].R|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[5].R|out[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[5].R|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[13] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N32
dffeas \CPU_RAM|DP|U0|reg_en[7].R|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[7].R|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[13] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N30
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux2~0 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux2~0_combout  = ( \CPU_RAM|DP|U0|reg_en[7].R|out [13] & ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|INST_DEC|Mux2~0_combout ) # (\CPU_RAM|DP|U0|reg_en[6].R|out [13]) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [13] & ( 
// \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[6].R|out [13] & !\CPU_RAM|INST_DEC|Mux2~0_combout ) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[7].R|out [13] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// (\CPU_RAM|DP|U0|reg_en[4].R|out [13])) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & ((\CPU_RAM|DP|U0|reg_en[5].R|out [13]))) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [13] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// (\CPU_RAM|DP|U0|reg_en[4].R|out [13])) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & ((\CPU_RAM|DP|U0|reg_en[5].R|out [13]))) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[6].R|out [13]),
	.datab(!\CPU_RAM|DP|U0|reg_en[4].R|out [13]),
	.datac(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datad(!\CPU_RAM|DP|U0|reg_en[5].R|out [13]),
	.datae(!\CPU_RAM|DP|U0|reg_en[7].R|out [13]),
	.dataf(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux2~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux2~0 .lut_mask = 64'h303F303F50505F5F;
defparam \CPU_RAM|DP|U0|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N51
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux2~2 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux2~2_combout  = ( \CPU_RAM|DP|U0|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout  & (((\CPU_RAM|DP|U0|reg_en[2].R|out [13])) # (\CPU_RAM|DP|U0|Mux2~1_combout ))) # (\CPU_RAM|INST_DEC|Mux0~0_combout  & 
// (((\CPU_RAM|DP|U0|Mux2~0_combout )))) ) ) # ( !\CPU_RAM|DP|U0|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout  & (\CPU_RAM|DP|U0|Mux2~1_combout )) # (\CPU_RAM|INST_DEC|Mux0~0_combout  & ((\CPU_RAM|DP|U0|Mux2~0_combout ))) ) )

	.dataa(!\CPU_RAM|DP|U0|Mux2~1_combout ),
	.datab(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datac(!\CPU_RAM|DP|U0|reg_en[2].R|out [13]),
	.datad(!\CPU_RAM|DP|U0|Mux2~0_combout ),
	.datae(!\CPU_RAM|DP|U0|Mux1~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux2~2 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux2~2 .lut_mask = 64'h44774C7F44774C7F;
defparam \CPU_RAM|DP|U0|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N32
dffeas \CPU_RAM|DP|B|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux2~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[13] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N33
cyclonev_lcell_comb \CPU_RAM|DP|Bin[12]~13 (
// Equation(s):
// \CPU_RAM|DP|Bin[12]~13_combout  = ( \CPU_RAM|Instruction_Register|out [4] & ( \CPU_RAM|FSM_CONTROLLER|state [18] ) ) # ( \CPU_RAM|Instruction_Register|out [4] & ( !\CPU_RAM|FSM_CONTROLLER|state [18] & ( \CPU_RAM|DP|B|out [13] ) ) ) # ( 
// !\CPU_RAM|Instruction_Register|out [4] & ( !\CPU_RAM|FSM_CONTROLLER|state [18] & ( (!\CPU_RAM|Instruction_Register|out [3] & (\CPU_RAM|DP|B|out [12])) # (\CPU_RAM|Instruction_Register|out [3] & ((\CPU_RAM|DP|B|out [11]))) ) ) )

	.dataa(!\CPU_RAM|DP|B|out [12]),
	.datab(!\CPU_RAM|DP|B|out [11]),
	.datac(!\CPU_RAM|DP|B|out [13]),
	.datad(!\CPU_RAM|Instruction_Register|out [3]),
	.datae(!\CPU_RAM|Instruction_Register|out [4]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Bin[12]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Bin[12]~13 .extended_lut = "off";
defparam \CPU_RAM|DP|Bin[12]~13 .lut_mask = 64'h55330F0F0000FFFF;
defparam \CPU_RAM|DP|Bin[12]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N27
cyclonev_lcell_comb \CPU_RAM|DP|C|out[12]~feeder (
// Equation(s):
// \CPU_RAM|DP|C|out[12]~feeder_combout  = ( \CPU_RAM|DP|U2|Add0~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|C|out[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[12]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|C|out[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|C|out[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N6
cyclonev_lcell_comb \CPU_RAM|DP|U2|Mux3~0 (
// Equation(s):
// \CPU_RAM|DP|U2|Mux3~0_combout  = ( \CPU_RAM|DP|Bin[12]~13_combout  & ( (!\CPU_RAM|Instruction_Register|out [11] & (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|A|out [12])) ) ) # ( !\CPU_RAM|DP|Bin[12]~13_combout  & ( 
// \CPU_RAM|Instruction_Register|out [11] ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [11]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\CPU_RAM|DP|A|out [12]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Bin[12]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Mux3~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Mux3~0 .lut_mask = 64'h5555555500880088;
defparam \CPU_RAM|DP|U2|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N29
dffeas \CPU_RAM|DP|C|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|C|out[12]~feeder_combout ),
	.asdata(\CPU_RAM|DP|U2|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_RAM|Instruction_Register|out [12]),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|C|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[12] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|C|out[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N51
cyclonev_lcell_comb \CPU_RAM|DP|Mux3~0 (
// Equation(s):
// \CPU_RAM|DP|Mux3~0_combout  = ( \CPU_RAM|DP|C|out [12] & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (((!\CPU_RAM|FSM_CONTROLLER|state [10])) # (\CPU_RAM|Instruction_Register|out [7]))) # 
// (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (((!\CPU_RAM|always0~5_combout  & \CPU_RAM|FSM_CONTROLLER|state [10])))) ) ) ) # ( !\CPU_RAM|DP|C|out [12] & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a12  & ( (\CPU_RAM|FSM_CONTROLLER|state [10] 
// & ((!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (\CPU_RAM|Instruction_Register|out [7])) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|always0~5_combout ))))) ) ) ) # ( \CPU_RAM|DP|C|out [12] & ( 
// !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|FSM_CONTROLLER|state [10]) # (\CPU_RAM|Instruction_Register|out [7]))) ) ) ) # ( !\CPU_RAM|DP|C|out [12] & ( 
// !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a12  & ( (\CPU_RAM|Instruction_Register|out [7] & (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & \CPU_RAM|FSM_CONTROLLER|state [10])) ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [7]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datac(!\CPU_RAM|always0~5_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datae(!\CPU_RAM|DP|C|out [12]),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux3~0 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux3~0 .lut_mask = 64'h0044CC440074CC74;
defparam \CPU_RAM|DP|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N45
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[2].R|out[12]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[2].R|out[12]~feeder_combout  = ( \CPU_RAM|DP|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[2].R|out[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[12]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N46
dffeas \CPU_RAM|DP|U0|reg_en[2].R|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[2].R|out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[2].R|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[12] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N49
dffeas \CPU_RAM|DP|U0|reg_en[6].R|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[6].R|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[12] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N48
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[4].R|out[12]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[4].R|out[12]~feeder_combout  = ( \CPU_RAM|DP|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[4].R|out[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[12]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N50
dffeas \CPU_RAM|DP|U0|reg_en[4].R|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[4].R|out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[4].R|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[12] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N24
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[5].R|out[12]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[5].R|out[12]~feeder_combout  = ( \CPU_RAM|DP|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[5].R|out[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[12]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N25
dffeas \CPU_RAM|DP|U0|reg_en[5].R|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[5].R|out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[5].R|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[12] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N8
dffeas \CPU_RAM|DP|U0|reg_en[7].R|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[7].R|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[12] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N6
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux3~0 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux3~0_combout  = ( \CPU_RAM|DP|U0|reg_en[7].R|out [12] & ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|INST_DEC|Mux2~0_combout ) # (\CPU_RAM|DP|U0|reg_en[6].R|out [12]) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [12] & ( 
// \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[6].R|out [12] & !\CPU_RAM|INST_DEC|Mux2~0_combout ) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[7].R|out [12] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// (\CPU_RAM|DP|U0|reg_en[4].R|out [12])) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & ((\CPU_RAM|DP|U0|reg_en[5].R|out [12]))) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [12] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// (\CPU_RAM|DP|U0|reg_en[4].R|out [12])) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & ((\CPU_RAM|DP|U0|reg_en[5].R|out [12]))) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[6].R|out [12]),
	.datab(!\CPU_RAM|DP|U0|reg_en[4].R|out [12]),
	.datac(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datad(!\CPU_RAM|DP|U0|reg_en[5].R|out [12]),
	.datae(!\CPU_RAM|DP|U0|reg_en[7].R|out [12]),
	.dataf(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux3~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux3~0 .lut_mask = 64'h303F303F50505F5F;
defparam \CPU_RAM|DP|U0|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N52
dffeas \CPU_RAM|DP|U0|reg_en[0].R|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[0].R|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[12] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N48
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[3].R|out[12]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[3].R|out[12]~feeder_combout  = ( \CPU_RAM|DP|Mux3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[3].R|out[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[12]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N49
dffeas \CPU_RAM|DP|U0|reg_en[3].R|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[3].R|out[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[3].R|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[12] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N11
dffeas \CPU_RAM|DP|U0|reg_en[1].R|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[1].R|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[12] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N9
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux3~1 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux3~1_combout  = ( \CPU_RAM|DP|U0|reg_en[1].R|out [12] & ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[3].R|out [12] & \CPU_RAM|INST_DEC|Mux2~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[1].R|out [12] & ( 
// \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[3].R|out [12] & \CPU_RAM|INST_DEC|Mux2~0_combout ) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[1].R|out [12] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|INST_DEC|Mux2~0_combout ) # 
// (\CPU_RAM|DP|U0|reg_en[0].R|out [12]) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[1].R|out [12] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[0].R|out [12] & !\CPU_RAM|INST_DEC|Mux2~0_combout ) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[0].R|out [12]),
	.datab(!\CPU_RAM|DP|U0|reg_en[3].R|out [12]),
	.datac(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datad(gnd),
	.datae(!\CPU_RAM|DP|U0|reg_en[1].R|out [12]),
	.dataf(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux3~1 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux3~1 .lut_mask = 64'h50505F5F03030303;
defparam \CPU_RAM|DP|U0|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N36
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux3~2 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux3~2_combout  = ( \CPU_RAM|DP|U0|Mux3~0_combout  & ( \CPU_RAM|DP|U0|Mux3~1_combout  ) ) # ( !\CPU_RAM|DP|U0|Mux3~0_combout  & ( \CPU_RAM|DP|U0|Mux3~1_combout  & ( !\CPU_RAM|INST_DEC|Mux0~0_combout  ) ) ) # ( \CPU_RAM|DP|U0|Mux3~0_combout  
// & ( !\CPU_RAM|DP|U0|Mux3~1_combout  & ( ((\CPU_RAM|DP|U0|reg_en[2].R|out [12] & \CPU_RAM|DP|U0|Mux1~0_combout )) # (\CPU_RAM|INST_DEC|Mux0~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|Mux3~0_combout  & ( !\CPU_RAM|DP|U0|Mux3~1_combout  & ( 
// (\CPU_RAM|DP|U0|reg_en[2].R|out [12] & (\CPU_RAM|DP|U0|Mux1~0_combout  & !\CPU_RAM|INST_DEC|Mux0~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|DP|U0|reg_en[2].R|out [12]),
	.datac(!\CPU_RAM|DP|U0|Mux1~0_combout ),
	.datad(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datae(!\CPU_RAM|DP|U0|Mux3~0_combout ),
	.dataf(!\CPU_RAM|DP|U0|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux3~2 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux3~2 .lut_mask = 64'h030003FFFF00FFFF;
defparam \CPU_RAM|DP|U0|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N38
dffeas \CPU_RAM|DP|B|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux3~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[12] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N39
cyclonev_lcell_comb \CPU_RAM|DP|Bin[11]~12 (
// Equation(s):
// \CPU_RAM|DP|Bin[11]~12_combout  = ( \CPU_RAM|Instruction_Register|out [4] & ( \CPU_RAM|FSM_CONTROLLER|state [18] ) ) # ( \CPU_RAM|Instruction_Register|out [4] & ( !\CPU_RAM|FSM_CONTROLLER|state [18] & ( \CPU_RAM|DP|B|out [12] ) ) ) # ( 
// !\CPU_RAM|Instruction_Register|out [4] & ( !\CPU_RAM|FSM_CONTROLLER|state [18] & ( (!\CPU_RAM|Instruction_Register|out [3] & ((\CPU_RAM|DP|B|out [11]))) # (\CPU_RAM|Instruction_Register|out [3] & (\CPU_RAM|DP|B|out[10]~DUPLICATE_q )) ) ) )

	.dataa(!\CPU_RAM|DP|B|out [12]),
	.datab(!\CPU_RAM|DP|B|out[10]~DUPLICATE_q ),
	.datac(!\CPU_RAM|DP|B|out [11]),
	.datad(!\CPU_RAM|Instruction_Register|out [3]),
	.datae(!\CPU_RAM|Instruction_Register|out [4]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Bin[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Bin[11]~12 .extended_lut = "off";
defparam \CPU_RAM|DP|Bin[11]~12 .lut_mask = 64'h0F3355550000FFFF;
defparam \CPU_RAM|DP|Bin[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N54
cyclonev_lcell_comb \CPU_RAM|DP|C|out[11]~feeder (
// Equation(s):
// \CPU_RAM|DP|C|out[11]~feeder_combout  = ( \CPU_RAM|DP|U2|Add0~45_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Add0~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|C|out[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[11]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|C|out[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|C|out[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N18
cyclonev_lcell_comb \CPU_RAM|DP|U2|Mux4~0 (
// Equation(s):
// \CPU_RAM|DP|U2|Mux4~0_combout  = ( \CPU_RAM|DP|A|out [11] & ( \CPU_RAM|DP|Bin[11]~12_combout  & ( (!\CPU_RAM|Instruction_Register|out [11] & !\CPU_RAM|FSM_CONTROLLER|state [17]) ) ) ) # ( \CPU_RAM|DP|A|out [11] & ( !\CPU_RAM|DP|Bin[11]~12_combout  & ( 
// \CPU_RAM|Instruction_Register|out [11] ) ) ) # ( !\CPU_RAM|DP|A|out [11] & ( !\CPU_RAM|DP|Bin[11]~12_combout  & ( \CPU_RAM|Instruction_Register|out [11] ) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|Instruction_Register|out [11]),
	.datac(gnd),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [17]),
	.datae(!\CPU_RAM|DP|A|out [11]),
	.dataf(!\CPU_RAM|DP|Bin[11]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Mux4~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Mux4~0 .lut_mask = 64'h333333330000CC00;
defparam \CPU_RAM|DP|U2|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N56
dffeas \CPU_RAM|DP|C|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|C|out[11]~feeder_combout ),
	.asdata(\CPU_RAM|DP|U2|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_RAM|Instruction_Register|out [12]),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|C|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[11] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|C|out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N12
cyclonev_lcell_comb \CPU_RAM|DP|Mux4~0 (
// Equation(s):
// \CPU_RAM|DP|Mux4~0_combout  = ( \CPU_RAM|DP|C|out [11] & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( (!\CPU_RAM|FSM_CONTROLLER|state [10] & (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q )) # (\CPU_RAM|FSM_CONTROLLER|state [10] & 
// ((!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((\CPU_RAM|Instruction_Register|out [7]))) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (!\CPU_RAM|always0~5_combout )))) ) ) ) # ( !\CPU_RAM|DP|C|out [11] & ( 
// \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( (\CPU_RAM|FSM_CONTROLLER|state [10] & ((!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((\CPU_RAM|Instruction_Register|out [7]))) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & 
// (!\CPU_RAM|always0~5_combout )))) ) ) ) # ( \CPU_RAM|DP|C|out [11] & ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|FSM_CONTROLLER|state [10]) # 
// (\CPU_RAM|Instruction_Register|out [7]))) ) ) ) # ( !\CPU_RAM|DP|C|out [11] & ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( (\CPU_RAM|FSM_CONTROLLER|state [10] & (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & 
// \CPU_RAM|Instruction_Register|out [7])) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datac(!\CPU_RAM|always0~5_combout ),
	.datad(!\CPU_RAM|Instruction_Register|out [7]),
	.datae(!\CPU_RAM|DP|C|out [11]),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux4~0 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux4~0 .lut_mask = 64'h004488CC105498DC;
defparam \CPU_RAM|DP|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N10
dffeas \CPU_RAM|DP|U0|reg_en[2].R|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[2].R|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[11] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N36
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[5].R|out[11]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[5].R|out[11]~feeder_combout  = ( \CPU_RAM|DP|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[5].R|out[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[11]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N37
dffeas \CPU_RAM|DP|U0|reg_en[5].R|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[5].R|out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[5].R|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[11] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N44
dffeas \CPU_RAM|DP|U0|reg_en[6].R|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[6].R|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[11] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N27
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[4].R|out[11]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[4].R|out[11]~feeder_combout  = ( \CPU_RAM|DP|Mux4~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[4].R|out[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[11]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N28
dffeas \CPU_RAM|DP|U0|reg_en[4].R|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[4].R|out[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[4].R|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[11] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N20
dffeas \CPU_RAM|DP|U0|reg_en[7].R|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[7].R|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[11] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N18
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux4~0 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux4~0_combout  = ( \CPU_RAM|DP|U0|reg_en[7].R|out [11] & ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[6].R|out [11]) # (\CPU_RAM|INST_DEC|Mux2~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [11] & ( 
// \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & \CPU_RAM|DP|U0|reg_en[6].R|out [11]) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[7].R|out [11] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// ((\CPU_RAM|DP|U0|reg_en[4].R|out [11]))) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & (\CPU_RAM|DP|U0|reg_en[5].R|out [11])) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [11] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// ((\CPU_RAM|DP|U0|reg_en[4].R|out [11]))) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & (\CPU_RAM|DP|U0|reg_en[5].R|out [11])) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[5].R|out [11]),
	.datab(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datac(!\CPU_RAM|DP|U0|reg_en[6].R|out [11]),
	.datad(!\CPU_RAM|DP|U0|reg_en[4].R|out [11]),
	.datae(!\CPU_RAM|DP|U0|reg_en[7].R|out [11]),
	.dataf(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux4~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux4~0 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \CPU_RAM|DP|U0|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N41
dffeas \CPU_RAM|DP|U0|reg_en[3].R|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[3].R|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[11] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N14
dffeas \CPU_RAM|DP|U0|reg_en[0].R|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[0].R|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[11] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N28
dffeas \CPU_RAM|DP|U0|reg_en[1].R|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[1].R|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[11] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N0
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux4~1 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux4~1_combout  = ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( \CPU_RAM|INST_DEC|Mux2~0_combout  & ( \CPU_RAM|DP|U0|reg_en[3].R|out [11] ) ) ) # ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( \CPU_RAM|INST_DEC|Mux2~0_combout  & ( 
// \CPU_RAM|DP|U0|reg_en[1].R|out [11] ) ) ) # ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( \CPU_RAM|DP|U0|reg_en[0].R|out [11] ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[3].R|out [11]),
	.datab(!\CPU_RAM|DP|U0|reg_en[0].R|out [11]),
	.datac(!\CPU_RAM|DP|U0|reg_en[1].R|out [11]),
	.datad(gnd),
	.datae(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.dataf(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux4~1 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux4~1 .lut_mask = 64'h333300000F0F5555;
defparam \CPU_RAM|DP|U0|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N21
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux4~2 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux4~2_combout  = ( \CPU_RAM|DP|U0|Mux4~0_combout  & ( \CPU_RAM|DP|U0|Mux4~1_combout  ) ) # ( !\CPU_RAM|DP|U0|Mux4~0_combout  & ( \CPU_RAM|DP|U0|Mux4~1_combout  & ( !\CPU_RAM|INST_DEC|Mux0~0_combout  ) ) ) # ( \CPU_RAM|DP|U0|Mux4~0_combout  
// & ( !\CPU_RAM|DP|U0|Mux4~1_combout  & ( ((\CPU_RAM|DP|U0|Mux1~0_combout  & \CPU_RAM|DP|U0|reg_en[2].R|out [11])) # (\CPU_RAM|INST_DEC|Mux0~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|Mux4~0_combout  & ( !\CPU_RAM|DP|U0|Mux4~1_combout  & ( 
// (\CPU_RAM|DP|U0|Mux1~0_combout  & (\CPU_RAM|DP|U0|reg_en[2].R|out [11] & !\CPU_RAM|INST_DEC|Mux0~0_combout )) ) ) )

	.dataa(!\CPU_RAM|DP|U0|Mux1~0_combout ),
	.datab(gnd),
	.datac(!\CPU_RAM|DP|U0|reg_en[2].R|out [11]),
	.datad(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datae(!\CPU_RAM|DP|U0|Mux4~0_combout ),
	.dataf(!\CPU_RAM|DP|U0|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux4~2 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux4~2 .lut_mask = 64'h050005FFFF00FFFF;
defparam \CPU_RAM|DP|U0|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N44
dffeas \CPU_RAM|DP|B|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux4~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[11] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N45
cyclonev_lcell_comb \CPU_RAM|DP|Bin[10]~11 (
// Equation(s):
// \CPU_RAM|DP|Bin[10]~11_combout  = ( \CPU_RAM|Instruction_Register|out [4] & ( \CPU_RAM|FSM_CONTROLLER|state [18] ) ) # ( \CPU_RAM|Instruction_Register|out [4] & ( !\CPU_RAM|FSM_CONTROLLER|state [18] & ( \CPU_RAM|DP|B|out [11] ) ) ) # ( 
// !\CPU_RAM|Instruction_Register|out [4] & ( !\CPU_RAM|FSM_CONTROLLER|state [18] & ( (!\CPU_RAM|Instruction_Register|out [3] & (\CPU_RAM|DP|B|out[10]~DUPLICATE_q )) # (\CPU_RAM|Instruction_Register|out [3] & ((\CPU_RAM|DP|B|out[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [3]),
	.datab(!\CPU_RAM|DP|B|out[10]~DUPLICATE_q ),
	.datac(!\CPU_RAM|DP|B|out [11]),
	.datad(!\CPU_RAM|DP|B|out[9]~DUPLICATE_q ),
	.datae(!\CPU_RAM|Instruction_Register|out [4]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Bin[10]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Bin[10]~11 .extended_lut = "off";
defparam \CPU_RAM|DP|Bin[10]~11 .lut_mask = 64'h22770F0F0000FFFF;
defparam \CPU_RAM|DP|Bin[10]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N0
cyclonev_lcell_comb \CPU_RAM|DP|C|out[10]~feeder (
// Equation(s):
// \CPU_RAM|DP|C|out[10]~feeder_combout  = ( \CPU_RAM|DP|U2|Add0~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|C|out[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[10]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|C|out[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|C|out[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N27
cyclonev_lcell_comb \CPU_RAM|DP|U2|Mux5~0 (
// Equation(s):
// \CPU_RAM|DP|U2|Mux5~0_combout  = (!\CPU_RAM|Instruction_Register|out [11] & (!\CPU_RAM|FSM_CONTROLLER|state [17] & (\CPU_RAM|DP|Bin[10]~11_combout  & \CPU_RAM|DP|A|out [10]))) # (\CPU_RAM|Instruction_Register|out [11] & (((!\CPU_RAM|DP|Bin[10]~11_combout 
// ))))

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [17]),
	.datab(!\CPU_RAM|Instruction_Register|out [11]),
	.datac(!\CPU_RAM|DP|Bin[10]~11_combout ),
	.datad(!\CPU_RAM|DP|A|out [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Mux5~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Mux5~0 .lut_mask = 64'h3038303830383038;
defparam \CPU_RAM|DP|U2|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N2
dffeas \CPU_RAM|DP|C|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|C|out[10]~feeder_combout ),
	.asdata(\CPU_RAM|DP|U2|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_RAM|Instruction_Register|out [12]),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|C|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[10] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|C|out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N15
cyclonev_lcell_comb \CPU_RAM|DP|Mux5~0 (
// Equation(s):
// \CPU_RAM|DP|Mux5~0_combout  = ( \CPU_RAM|DP|C|out [10] & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\CPU_RAM|FSM_CONTROLLER|state [10] & (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q )) # (\CPU_RAM|FSM_CONTROLLER|state [10] & 
// ((!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (\CPU_RAM|Instruction_Register|out [7])) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|always0~5_combout ))))) ) ) ) # ( !\CPU_RAM|DP|C|out [10] & ( 
// \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a10  & ( (\CPU_RAM|FSM_CONTROLLER|state [10] & ((!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (\CPU_RAM|Instruction_Register|out [7])) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & 
// ((!\CPU_RAM|always0~5_combout ))))) ) ) ) # ( \CPU_RAM|DP|C|out [10] & ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|FSM_CONTROLLER|state [10]) # 
// (\CPU_RAM|Instruction_Register|out [7]))) ) ) ) # ( !\CPU_RAM|DP|C|out [10] & ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a10  & ( (\CPU_RAM|FSM_CONTROLLER|state [10] & (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & 
// \CPU_RAM|Instruction_Register|out [7])) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datac(!\CPU_RAM|Instruction_Register|out [7]),
	.datad(!\CPU_RAM|always0~5_combout ),
	.datae(!\CPU_RAM|DP|C|out [10]),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux5~0 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux5~0 .lut_mask = 64'h04048C8C15049D8C;
defparam \CPU_RAM|DP|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N6
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[2].R|out[10]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[2].R|out[10]~feeder_combout  = ( \CPU_RAM|DP|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[2].R|out[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[10]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N8
dffeas \CPU_RAM|DP|U0|reg_en[2].R|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[2].R|out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[2].R|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[10] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N9
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[5].R|out[10]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[5].R|out[10]~feeder_combout  = ( \CPU_RAM|DP|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[5].R|out[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[10]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N10
dffeas \CPU_RAM|DP|U0|reg_en[5].R|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[5].R|out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[5].R|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[10] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N3
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[4].R|out[10]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[4].R|out[10]~feeder_combout  = ( \CPU_RAM|DP|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[4].R|out[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[10]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N4
dffeas \CPU_RAM|DP|U0|reg_en[4].R|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[4].R|out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[4].R|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[10] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N9
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[6].R|out[10]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[6].R|out[10]~feeder_combout  = ( \CPU_RAM|DP|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[6].R|out[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[10]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N10
dffeas \CPU_RAM|DP|U0|reg_en[6].R|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[6].R|out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[6].R|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[10] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y5_N26
dffeas \CPU_RAM|DP|U0|reg_en[7].R|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[7].R|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[10] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N24
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux5~0 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux5~0_combout  = ( \CPU_RAM|DP|U0|reg_en[7].R|out [10] & ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[6].R|out [10]) # (\CPU_RAM|INST_DEC|Mux2~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [10] & ( 
// \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & \CPU_RAM|DP|U0|reg_en[6].R|out [10]) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[7].R|out [10] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// ((\CPU_RAM|DP|U0|reg_en[4].R|out [10]))) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & (\CPU_RAM|DP|U0|reg_en[5].R|out [10])) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [10] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// ((\CPU_RAM|DP|U0|reg_en[4].R|out [10]))) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & (\CPU_RAM|DP|U0|reg_en[5].R|out [10])) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[5].R|out [10]),
	.datab(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datac(!\CPU_RAM|DP|U0|reg_en[4].R|out [10]),
	.datad(!\CPU_RAM|DP|U0|reg_en[6].R|out [10]),
	.datae(!\CPU_RAM|DP|U0|reg_en[7].R|out [10]),
	.dataf(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux5~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux5~0 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \CPU_RAM|DP|U0|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N17
dffeas \CPU_RAM|DP|U0|reg_en[0].R|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[0].R|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[10] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N26
dffeas \CPU_RAM|DP|U0|reg_en[1].R|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[1].R|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[10] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N45
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[3].R|out[10]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[3].R|out[10]~feeder_combout  = ( \CPU_RAM|DP|Mux5~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[3].R|out[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[10]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N46
dffeas \CPU_RAM|DP|U0|reg_en[3].R|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[3].R|out[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[3].R|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[10] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N24
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux5~1 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux5~1_combout  = ( \CPU_RAM|DP|U0|reg_en[3].R|out [10] & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout  & ((!\CPU_RAM|INST_DEC|Mux2~0_combout  & (\CPU_RAM|DP|U0|reg_en[0].R|out [10])) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// ((\CPU_RAM|DP|U0|reg_en[1].R|out [10]))))) # (\CPU_RAM|INST_DEC|Mux1~0_combout  & (\CPU_RAM|INST_DEC|Mux2~0_combout )) ) ) # ( !\CPU_RAM|DP|U0|reg_en[3].R|out [10] & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout  & ((!\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// (\CPU_RAM|DP|U0|reg_en[0].R|out [10])) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & ((\CPU_RAM|DP|U0|reg_en[1].R|out [10]))))) ) )

	.dataa(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datab(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datac(!\CPU_RAM|DP|U0|reg_en[0].R|out [10]),
	.datad(!\CPU_RAM|DP|U0|reg_en[1].R|out [10]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U0|reg_en[3].R|out [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux5~1 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux5~1 .lut_mask = 64'h082A082A193B193B;
defparam \CPU_RAM|DP|U0|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N30
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux5~2 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux5~2_combout  = ( \CPU_RAM|DP|U0|Mux5~0_combout  & ( \CPU_RAM|DP|U0|Mux5~1_combout  ) ) # ( !\CPU_RAM|DP|U0|Mux5~0_combout  & ( \CPU_RAM|DP|U0|Mux5~1_combout  & ( !\CPU_RAM|INST_DEC|Mux0~0_combout  ) ) ) # ( \CPU_RAM|DP|U0|Mux5~0_combout  
// & ( !\CPU_RAM|DP|U0|Mux5~1_combout  & ( ((\CPU_RAM|DP|U0|reg_en[2].R|out [10] & \CPU_RAM|DP|U0|Mux1~0_combout )) # (\CPU_RAM|INST_DEC|Mux0~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|Mux5~0_combout  & ( !\CPU_RAM|DP|U0|Mux5~1_combout  & ( 
// (\CPU_RAM|DP|U0|reg_en[2].R|out [10] & (\CPU_RAM|DP|U0|Mux1~0_combout  & !\CPU_RAM|INST_DEC|Mux0~0_combout )) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[2].R|out [10]),
	.datab(!\CPU_RAM|DP|U0|Mux1~0_combout ),
	.datac(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\CPU_RAM|DP|U0|Mux5~0_combout ),
	.dataf(!\CPU_RAM|DP|U0|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux5~2 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux5~2 .lut_mask = 64'h10101F1FF0F0FFFF;
defparam \CPU_RAM|DP|U0|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N19
dffeas \CPU_RAM|DP|B|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux5~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[10] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N33
cyclonev_lcell_comb \CPU_RAM|DP|Bin[9]~10 (
// Equation(s):
// \CPU_RAM|DP|Bin[9]~10_combout  = ( \CPU_RAM|DP|B|out [8] & ( \CPU_RAM|Instruction_Register|out [4] & ( (\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ) # (\CPU_RAM|DP|B|out [10]) ) ) ) # ( !\CPU_RAM|DP|B|out [8] & ( \CPU_RAM|Instruction_Register|out [4] & 
// ( (\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ) # (\CPU_RAM|DP|B|out [10]) ) ) ) # ( \CPU_RAM|DP|B|out [8] & ( !\CPU_RAM|Instruction_Register|out [4] & ( (!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & ((\CPU_RAM|DP|B|out [9]) # 
// (\CPU_RAM|Instruction_Register|out [3]))) ) ) ) # ( !\CPU_RAM|DP|B|out [8] & ( !\CPU_RAM|Instruction_Register|out [4] & ( (!\CPU_RAM|Instruction_Register|out [3] & (\CPU_RAM|DP|B|out [9] & !\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q )) ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [3]),
	.datab(!\CPU_RAM|DP|B|out [9]),
	.datac(!\CPU_RAM|DP|B|out [10]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ),
	.datae(!\CPU_RAM|DP|B|out [8]),
	.dataf(!\CPU_RAM|Instruction_Register|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Bin[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Bin[9]~10 .extended_lut = "off";
defparam \CPU_RAM|DP|Bin[9]~10 .lut_mask = 64'h220077000FFF0FFF;
defparam \CPU_RAM|DP|Bin[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N57
cyclonev_lcell_comb \CPU_RAM|DP|C|out[9]~feeder (
// Equation(s):
// \CPU_RAM|DP|C|out[9]~feeder_combout  = ( \CPU_RAM|DP|U2|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|C|out[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[9]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|C|out[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|C|out[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N51
cyclonev_lcell_comb \CPU_RAM|DP|U2|Mux6~0 (
// Equation(s):
// \CPU_RAM|DP|U2|Mux6~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|state [17] & ( \CPU_RAM|Instruction_Register|out [11] & ( !\CPU_RAM|DP|Bin[9]~10_combout  ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|state [17] & ( \CPU_RAM|Instruction_Register|out [11] & ( 
// !\CPU_RAM|DP|Bin[9]~10_combout  ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|state [17] & ( !\CPU_RAM|Instruction_Register|out [11] & ( (\CPU_RAM|DP|Bin[9]~10_combout  & \CPU_RAM|DP|A|out [9]) ) ) )

	.dataa(!\CPU_RAM|DP|Bin[9]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU_RAM|DP|A|out [9]),
	.datae(!\CPU_RAM|FSM_CONTROLLER|state [17]),
	.dataf(!\CPU_RAM|Instruction_Register|out [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Mux6~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Mux6~0 .lut_mask = 64'h00550000AAAAAAAA;
defparam \CPU_RAM|DP|U2|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N58
dffeas \CPU_RAM|DP|C|out[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|C|out[9]~feeder_combout ),
	.asdata(\CPU_RAM|DP|U2|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_RAM|Instruction_Register|out [12]),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|C|out[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[9]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|DP|C|out[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N45
cyclonev_lcell_comb \CPU_RAM|DP|Mux6~0 (
// Equation(s):
// \CPU_RAM|DP|Mux6~0_combout  = ( \CPU_RAM|always0~5_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|FSM_CONTROLLER|state [10] & (\CPU_RAM|DP|C|out[9]~DUPLICATE_q )) # 
// (\CPU_RAM|FSM_CONTROLLER|state [10] & ((\CPU_RAM|Instruction_Register|out [7]))))) ) ) ) # ( !\CPU_RAM|always0~5_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & 
// ((!\CPU_RAM|FSM_CONTROLLER|state [10] & (\CPU_RAM|DP|C|out[9]~DUPLICATE_q )) # (\CPU_RAM|FSM_CONTROLLER|state [10] & ((\CPU_RAM|Instruction_Register|out [7]))))) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (((\CPU_RAM|FSM_CONTROLLER|state [10])))) 
// ) ) ) # ( \CPU_RAM|always0~5_combout  & ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|FSM_CONTROLLER|state [10] & (\CPU_RAM|DP|C|out[9]~DUPLICATE_q )) # 
// (\CPU_RAM|FSM_CONTROLLER|state [10] & ((\CPU_RAM|Instruction_Register|out [7]))))) ) ) ) # ( !\CPU_RAM|always0~5_combout  & ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & 
// ((!\CPU_RAM|FSM_CONTROLLER|state [10] & (\CPU_RAM|DP|C|out[9]~DUPLICATE_q )) # (\CPU_RAM|FSM_CONTROLLER|state [10] & ((\CPU_RAM|Instruction_Register|out [7]))))) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datab(!\CPU_RAM|DP|C|out[9]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datad(!\CPU_RAM|Instruction_Register|out [7]),
	.datae(!\CPU_RAM|always0~5_combout ),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux6~0 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux6~0 .lut_mask = 64'h202A202A252F202A;
defparam \CPU_RAM|DP|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y7_N1
dffeas \CPU_RAM|DP|U0|reg_en[2].R|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[2].R|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[9] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N26
dffeas \CPU_RAM|DP|U0|reg_en[5].R|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[5].R|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[9] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N14
dffeas \CPU_RAM|DP|U0|reg_en[4].R|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[4].R|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[9] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N13
dffeas \CPU_RAM|DP|U0|reg_en[6].R|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[6].R|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[9] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y7_N20
dffeas \CPU_RAM|DP|U0|reg_en[7].R|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[7].R|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[9] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N18
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux6~0 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux6~0_combout  = ( \CPU_RAM|DP|U0|reg_en[7].R|out [9] & ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|INST_DEC|Mux2~0_combout ) # (\CPU_RAM|DP|U0|reg_en[6].R|out [9]) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [9] & ( 
// \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[6].R|out [9] & !\CPU_RAM|INST_DEC|Mux2~0_combout ) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[7].R|out [9] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// ((\CPU_RAM|DP|U0|reg_en[4].R|out [9]))) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & (\CPU_RAM|DP|U0|reg_en[5].R|out [9])) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [9] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// ((\CPU_RAM|DP|U0|reg_en[4].R|out [9]))) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & (\CPU_RAM|DP|U0|reg_en[5].R|out [9])) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[5].R|out [9]),
	.datab(!\CPU_RAM|DP|U0|reg_en[4].R|out [9]),
	.datac(!\CPU_RAM|DP|U0|reg_en[6].R|out [9]),
	.datad(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datae(!\CPU_RAM|DP|U0|reg_en[7].R|out [9]),
	.dataf(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux6~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux6~0 .lut_mask = 64'h335533550F000FFF;
defparam \CPU_RAM|DP|U0|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N53
dffeas \CPU_RAM|DP|U0|reg_en[3].R|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[3].R|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[9] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N28
dffeas \CPU_RAM|DP|U0|reg_en[0].R|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[0].R|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[9] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N59
dffeas \CPU_RAM|DP|U0|reg_en[1].R|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[1].R|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[9] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N57
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux6~1 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux6~1_combout  = ( \CPU_RAM|DP|U0|reg_en[1].R|out [9] & ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[3].R|out [9] & \CPU_RAM|INST_DEC|Mux2~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[1].R|out [9] & ( 
// \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[3].R|out [9] & \CPU_RAM|INST_DEC|Mux2~0_combout ) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[1].R|out [9] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[0].R|out [9]) # 
// (\CPU_RAM|INST_DEC|Mux2~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[1].R|out [9] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & \CPU_RAM|DP|U0|reg_en[0].R|out [9]) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[3].R|out [9]),
	.datab(gnd),
	.datac(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datad(!\CPU_RAM|DP|U0|reg_en[0].R|out [9]),
	.datae(!\CPU_RAM|DP|U0|reg_en[1].R|out [9]),
	.dataf(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux6~1 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux6~1 .lut_mask = 64'h00F00FFF05050505;
defparam \CPU_RAM|DP|U0|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N21
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux6~2 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux6~2_combout  = ( \CPU_RAM|DP|U0|Mux1~0_combout  & ( \CPU_RAM|DP|U0|Mux6~1_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout ) # (\CPU_RAM|DP|U0|Mux6~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|Mux1~0_combout  & ( \CPU_RAM|DP|U0|Mux6~1_combout  & 
// ( (!\CPU_RAM|INST_DEC|Mux0~0_combout ) # (\CPU_RAM|DP|U0|Mux6~0_combout ) ) ) ) # ( \CPU_RAM|DP|U0|Mux1~0_combout  & ( !\CPU_RAM|DP|U0|Mux6~1_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout  & (\CPU_RAM|DP|U0|reg_en[2].R|out [9])) # 
// (\CPU_RAM|INST_DEC|Mux0~0_combout  & ((\CPU_RAM|DP|U0|Mux6~0_combout ))) ) ) ) # ( !\CPU_RAM|DP|U0|Mux1~0_combout  & ( !\CPU_RAM|DP|U0|Mux6~1_combout  & ( (\CPU_RAM|INST_DEC|Mux0~0_combout  & \CPU_RAM|DP|U0|Mux6~0_combout ) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[2].R|out [9]),
	.datab(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datac(!\CPU_RAM|DP|U0|Mux6~0_combout ),
	.datad(gnd),
	.datae(!\CPU_RAM|DP|U0|Mux1~0_combout ),
	.dataf(!\CPU_RAM|DP|U0|Mux6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux6~2 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux6~2 .lut_mask = 64'h03034747CFCFCFCF;
defparam \CPU_RAM|DP|U0|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N2
dffeas \CPU_RAM|DP|B|out[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux6~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[9]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N54
cyclonev_lcell_comb \CPU_RAM|DP|Bin[8]~9 (
// Equation(s):
// \CPU_RAM|DP|Bin[8]~9_combout  = ( \CPU_RAM|DP|B|out[9]~DUPLICATE_q  & ( \CPU_RAM|FSM_CONTROLLER|state [18] & ( \CPU_RAM|Instruction_Register|out [4] ) ) ) # ( !\CPU_RAM|DP|B|out[9]~DUPLICATE_q  & ( \CPU_RAM|FSM_CONTROLLER|state [18] & ( 
// \CPU_RAM|Instruction_Register|out [4] ) ) ) # ( \CPU_RAM|DP|B|out[9]~DUPLICATE_q  & ( !\CPU_RAM|FSM_CONTROLLER|state [18] & ( ((!\CPU_RAM|Instruction_Register|out [3] & ((\CPU_RAM|DP|B|out [8]))) # (\CPU_RAM|Instruction_Register|out [3] & 
// (\CPU_RAM|DP|B|out [7]))) # (\CPU_RAM|Instruction_Register|out [4]) ) ) ) # ( !\CPU_RAM|DP|B|out[9]~DUPLICATE_q  & ( !\CPU_RAM|FSM_CONTROLLER|state [18] & ( (!\CPU_RAM|Instruction_Register|out [4] & ((!\CPU_RAM|Instruction_Register|out [3] & 
// ((\CPU_RAM|DP|B|out [8]))) # (\CPU_RAM|Instruction_Register|out [3] & (\CPU_RAM|DP|B|out [7])))) ) ) )

	.dataa(!\CPU_RAM|DP|B|out [7]),
	.datab(!\CPU_RAM|Instruction_Register|out [4]),
	.datac(!\CPU_RAM|Instruction_Register|out [3]),
	.datad(!\CPU_RAM|DP|B|out [8]),
	.datae(!\CPU_RAM|DP|B|out[9]~DUPLICATE_q ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Bin[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Bin[8]~9 .extended_lut = "off";
defparam \CPU_RAM|DP|Bin[8]~9 .lut_mask = 64'h04C437F733333333;
defparam \CPU_RAM|DP|Bin[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N51
cyclonev_lcell_comb \CPU_RAM|DP|C|out[8]~feeder (
// Equation(s):
// \CPU_RAM|DP|C|out[8]~feeder_combout  = ( \CPU_RAM|DP|U2|Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|C|out[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[8]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|C|out[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|C|out[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N24
cyclonev_lcell_comb \CPU_RAM|DP|U2|Mux7~0 (
// Equation(s):
// \CPU_RAM|DP|U2|Mux7~0_combout  = (!\CPU_RAM|Instruction_Register|out [11] & (!\CPU_RAM|FSM_CONTROLLER|state [17] & (\CPU_RAM|DP|A|out [8] & \CPU_RAM|DP|Bin[8]~9_combout ))) # (\CPU_RAM|Instruction_Register|out [11] & (((!\CPU_RAM|DP|Bin[8]~9_combout ))))

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [17]),
	.datab(!\CPU_RAM|Instruction_Register|out [11]),
	.datac(!\CPU_RAM|DP|A|out [8]),
	.datad(!\CPU_RAM|DP|Bin[8]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Mux7~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Mux7~0 .lut_mask = 64'h3308330833083308;
defparam \CPU_RAM|DP|U2|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N52
dffeas \CPU_RAM|DP|C|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|C|out[8]~feeder_combout ),
	.asdata(\CPU_RAM|DP|U2|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_RAM|Instruction_Register|out [12]),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|C|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[8] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|C|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N21
cyclonev_lcell_comb \CPU_RAM|Mux21~0 (
// Equation(s):
// \CPU_RAM|Mux21~0_combout  = ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a6  & ( (!\CPU_RAM|always0~5_combout ) # (\SW[6]~input_o ) ) ) # ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a6  & ( (\CPU_RAM|always0~5_combout  & \SW[6]~input_o ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|always0~5_combout ),
	.datad(!\SW[6]~input_o ),
	.datae(gnd),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Mux21~0 .extended_lut = "off";
defparam \CPU_RAM|Mux21~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU_RAM|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N23
dffeas \CPU_RAM|Instruction_Register|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Mux21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [19]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|Instruction_Register|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|Instruction_Register|out[6] .is_wysiwyg = "true";
defparam \CPU_RAM|Instruction_Register|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N34
dffeas \CPU_RAM|Instruction_Register|out[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Mux27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [19]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|Instruction_Register|out[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|Instruction_Register|out[9]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|Instruction_Register|out[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N24
cyclonev_lcell_comb \CPU_RAM|INST_DEC|Mux1~0 (
// Equation(s):
// \CPU_RAM|INST_DEC|Mux1~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|state [13] & ( \CPU_RAM|Instruction_Register|out[9]~DUPLICATE_q  ) ) # ( !\CPU_RAM|FSM_CONTROLLER|state [13] & ( (!\CPU_RAM|FSM_CONTROLLER|state[12]~DUPLICATE_q  & 
// ((\CPU_RAM|Instruction_Register|out [1]))) # (\CPU_RAM|FSM_CONTROLLER|state[12]~DUPLICATE_q  & (\CPU_RAM|Instruction_Register|out [6])) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [6]),
	.datab(!\CPU_RAM|Instruction_Register|out [1]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[12]~DUPLICATE_q ),
	.datad(!\CPU_RAM|Instruction_Register|out[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|INST_DEC|Mux1~0 .extended_lut = "off";
defparam \CPU_RAM|INST_DEC|Mux1~0 .lut_mask = 64'h3535353500FF00FF;
defparam \CPU_RAM|INST_DEC|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N33
cyclonev_lcell_comb \CPU_RAM|DP|U0|Decoder7~0 (
// Equation(s):
// \CPU_RAM|DP|U0|Decoder7~0_combout  = ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|INST_DEC|Mux0~0_combout  & (!\CPU_RAM|INST_DEC|Mux1~0_combout  & \CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datac(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Decoder7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Decoder7~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Decoder7~0 .lut_mask = 64'h0030003000000000;
defparam \CPU_RAM|DP|U0|Decoder7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N5
dffeas \CPU_RAM|DP|U0|reg_en[4].R|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[4].R|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[4] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N45
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[5].R|out[4]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[5].R|out[4]~feeder_combout  = ( \CPU_RAM|DP|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[5].R|out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[4]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N46
dffeas \CPU_RAM|DP|U0|reg_en[5].R|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[5].R|out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[5].R|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[4] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N3
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[6].R|out[4]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[6].R|out[4]~feeder_combout  = ( \CPU_RAM|DP|Mux11~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[6].R|out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[4]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N4
dffeas \CPU_RAM|DP|U0|reg_en[6].R|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[6].R|out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[6].R|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[4] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y5_N26
dffeas \CPU_RAM|DP|U0|reg_en[7].R|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[7].R|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[4] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N24
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux11~0 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux11~0_combout  = ( \CPU_RAM|DP|U0|reg_en[7].R|out [4] & ( \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|INST_DEC|Mux1~0_combout ) # (\CPU_RAM|DP|U0|reg_en[5].R|out [4]) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [4] & ( 
// \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[5].R|out [4] & !\CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[7].R|out [4] & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout  & 
// (\CPU_RAM|DP|U0|reg_en[4].R|out [4])) # (\CPU_RAM|INST_DEC|Mux1~0_combout  & ((\CPU_RAM|DP|U0|reg_en[6].R|out [4]))) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [4] & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout  & 
// (\CPU_RAM|DP|U0|reg_en[4].R|out [4])) # (\CPU_RAM|INST_DEC|Mux1~0_combout  & ((\CPU_RAM|DP|U0|reg_en[6].R|out [4]))) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[4].R|out [4]),
	.datab(!\CPU_RAM|DP|U0|reg_en[5].R|out [4]),
	.datac(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datad(!\CPU_RAM|DP|U0|reg_en[6].R|out [4]),
	.datae(!\CPU_RAM|DP|U0|reg_en[7].R|out [4]),
	.dataf(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux11~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux11~0 .lut_mask = 64'h505F505F30303F3F;
defparam \CPU_RAM|DP|U0|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N59
dffeas \CPU_RAM|DP|U0|reg_en[2].R|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[2].R|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[4] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N8
dffeas \CPU_RAM|DP|U0|reg_en[0].R|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[0].R|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[4] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N38
dffeas \CPU_RAM|DP|U0|reg_en[3].R|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[3].R|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[4] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N14
dffeas \CPU_RAM|DP|U0|reg_en[1].R|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[1].R|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[4] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N12
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux11~1 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux11~1_combout  = ( \CPU_RAM|DP|U0|reg_en[1].R|out [4] & ( \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout ) # (\CPU_RAM|DP|U0|reg_en[3].R|out [4]) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[1].R|out [4] & ( 
// \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|INST_DEC|Mux1~0_combout  & \CPU_RAM|DP|U0|reg_en[3].R|out [4]) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[1].R|out [4] & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[0].R|out [4] & 
// !\CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[1].R|out [4] & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[0].R|out [4] & !\CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[0].R|out [4]),
	.datab(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datac(!\CPU_RAM|DP|U0|reg_en[3].R|out [4]),
	.datad(gnd),
	.datae(!\CPU_RAM|DP|U0|reg_en[1].R|out [4]),
	.dataf(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux11~1 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux11~1 .lut_mask = 64'h444444440303CFCF;
defparam \CPU_RAM|DP|U0|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y5_N45
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux11~2 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux11~2_combout  = ( \CPU_RAM|DP|U0|Mux1~0_combout  & ( \CPU_RAM|DP|U0|Mux11~1_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout ) # (\CPU_RAM|DP|U0|Mux11~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|Mux1~0_combout  & ( 
// \CPU_RAM|DP|U0|Mux11~1_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout ) # (\CPU_RAM|DP|U0|Mux11~0_combout ) ) ) ) # ( \CPU_RAM|DP|U0|Mux1~0_combout  & ( !\CPU_RAM|DP|U0|Mux11~1_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout  & 
// ((\CPU_RAM|DP|U0|reg_en[2].R|out [4]))) # (\CPU_RAM|INST_DEC|Mux0~0_combout  & (\CPU_RAM|DP|U0|Mux11~0_combout )) ) ) ) # ( !\CPU_RAM|DP|U0|Mux1~0_combout  & ( !\CPU_RAM|DP|U0|Mux11~1_combout  & ( (\CPU_RAM|DP|U0|Mux11~0_combout  & 
// \CPU_RAM|INST_DEC|Mux0~0_combout ) ) ) )

	.dataa(!\CPU_RAM|DP|U0|Mux11~0_combout ),
	.datab(gnd),
	.datac(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datad(!\CPU_RAM|DP|U0|reg_en[2].R|out [4]),
	.datae(!\CPU_RAM|DP|U0|Mux1~0_combout ),
	.dataf(!\CPU_RAM|DP|U0|Mux11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux11~2 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux11~2 .lut_mask = 64'h050505F5F5F5F5F5;
defparam \CPU_RAM|DP|U0|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y5_N13
dffeas \CPU_RAM|DP|A|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux11~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|A|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|A|out[4] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|A|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N48
cyclonev_lcell_comb \CPU_RAM|DP|C|out[4]~feeder (
// Equation(s):
// \CPU_RAM|DP|C|out[4]~feeder_combout  = ( \CPU_RAM|DP|U2|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|C|out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[4]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|C|out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|C|out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N51
cyclonev_lcell_comb \CPU_RAM|DP|U2|Mux11~0 (
// Equation(s):
// \CPU_RAM|DP|U2|Mux11~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|state [17] & ( (\CPU_RAM|Instruction_Register|out [11] & !\CPU_RAM|DP|Bin[4]~5_combout ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|state [17] & ( (!\CPU_RAM|Instruction_Register|out [11] & 
// (\CPU_RAM|DP|A|out [4] & \CPU_RAM|DP|Bin[4]~5_combout )) # (\CPU_RAM|Instruction_Register|out [11] & ((!\CPU_RAM|DP|Bin[4]~5_combout ))) ) )

	.dataa(!\CPU_RAM|DP|A|out [4]),
	.datab(gnd),
	.datac(!\CPU_RAM|Instruction_Register|out [11]),
	.datad(!\CPU_RAM|DP|Bin[4]~5_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Mux11~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Mux11~0 .lut_mask = 64'h0F500F500F000F00;
defparam \CPU_RAM|DP|U2|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y5_N50
dffeas \CPU_RAM|DP|C|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|C|out[4]~feeder_combout ),
	.asdata(\CPU_RAM|DP|U2|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_RAM|Instruction_Register|out [12]),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|C|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[4] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|C|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N9
cyclonev_lcell_comb \CPU_RAM|Mux23~0 (
// Equation(s):
// \CPU_RAM|Mux23~0_combout  = ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a7  & ( (!\CPU_RAM|always0~5_combout ) # (\SW[7]~input_o ) ) ) # ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a7  & ( (\CPU_RAM|always0~5_combout  & \SW[7]~input_o ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|always0~5_combout ),
	.datad(!\SW[7]~input_o ),
	.datae(gnd),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Mux23~0 .extended_lut = "off";
defparam \CPU_RAM|Mux23~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU_RAM|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N11
dffeas \CPU_RAM|Instruction_Register|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Mux23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [19]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|Instruction_Register|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|Instruction_Register|out[7] .is_wysiwyg = "true";
defparam \CPU_RAM|Instruction_Register|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N22
dffeas \CPU_RAM|PROGRAM_COUNTER|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Add0~9_sumout ),
	.asdata(\CPU_RAM|DP|U0|Mux8~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU_RAM|FSM_CONTROLLER|state [23]),
	.sload(\CPU_RAM|PROGRAM_COUNTER|out[6]~0_combout ),
	.ena(\CPU_RAM|PROGRAM_COUNTER|out[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|PROGRAM_COUNTER|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|PROGRAM_COUNTER|out[7] .is_wysiwyg = "true";
defparam \CPU_RAM|PROGRAM_COUNTER|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N21
cyclonev_lcell_comb \CPU_RAM|mem_addr[7]~7 (
// Equation(s):
// \CPU_RAM|mem_addr[7]~7_combout  = ( \CPU_RAM|DATA_ADDRESS|out [7] & ( \CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & ( \CPU_RAM|PROGRAM_COUNTER|out [7] ) ) ) # ( !\CPU_RAM|DATA_ADDRESS|out [7] & ( \CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & ( 
// \CPU_RAM|PROGRAM_COUNTER|out [7] ) ) ) # ( \CPU_RAM|DATA_ADDRESS|out [7] & ( !\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  ) )

	.dataa(!\CPU_RAM|PROGRAM_COUNTER|out [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU_RAM|DATA_ADDRESS|out [7]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|mem_addr[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|mem_addr[7]~7 .extended_lut = "off";
defparam \CPU_RAM|mem_addr[7]~7 .lut_mask = 64'h0000FFFF55555555;
defparam \CPU_RAM|mem_addr[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N45
cyclonev_lcell_comb \CPU_RAM|Mux25~0 (
// Equation(s):
// \CPU_RAM|Mux25~0_combout  = ( \CPU_RAM|always0~3_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a8  & ( (!\CPU_RAM|always0~0_combout ) # ((!\CPU_RAM|always0~1_combout ) # ((!\CPU_RAM|always0~2_combout ) # (!\CPU_RAM|always0~4_combout ))) 
// ) ) ) # ( !\CPU_RAM|always0~3_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a8  ) )

	.dataa(!\CPU_RAM|always0~0_combout ),
	.datab(!\CPU_RAM|always0~1_combout ),
	.datac(!\CPU_RAM|always0~2_combout ),
	.datad(!\CPU_RAM|always0~4_combout ),
	.datae(!\CPU_RAM|always0~3_combout ),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Mux25~0 .extended_lut = "off";
defparam \CPU_RAM|Mux25~0 .lut_mask = 64'h00000000FFFFFFFE;
defparam \CPU_RAM|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N46
dffeas \CPU_RAM|Instruction_Register|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Mux25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [19]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|Instruction_Register|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|Instruction_Register|out[8] .is_wysiwyg = "true";
defparam \CPU_RAM|Instruction_Register|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N15
cyclonev_lcell_comb \CPU_RAM|INST_DEC|Mux2~0 (
// Equation(s):
// \CPU_RAM|INST_DEC|Mux2~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|state [13] & ( \CPU_RAM|Instruction_Register|out [8] ) ) # ( !\CPU_RAM|FSM_CONTROLLER|state [13] & ( (!\CPU_RAM|FSM_CONTROLLER|state [12] & ((\CPU_RAM|Instruction_Register|out [0]))) # 
// (\CPU_RAM|FSM_CONTROLLER|state [12] & (\CPU_RAM|Instruction_Register|out [5])) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [5]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [12]),
	.datac(!\CPU_RAM|Instruction_Register|out [0]),
	.datad(!\CPU_RAM|Instruction_Register|out [8]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|INST_DEC|Mux2~0 .extended_lut = "off";
defparam \CPU_RAM|INST_DEC|Mux2~0 .lut_mask = 64'h1D1D1D1D00FF00FF;
defparam \CPU_RAM|INST_DEC|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N18
cyclonev_lcell_comb \CPU_RAM|DP|Mux10~1 (
// Equation(s):
// \CPU_RAM|DP|Mux10~1_combout  = ( \CPU_RAM|Instruction_Register|out [5] & ( (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|FSM_CONTROLLER|state [10] & (!\CPU_RAM|PROGRAM_COUNTER|out [5])) # (\CPU_RAM|FSM_CONTROLLER|state [10] & 
// ((!\SW[5]~input_o ))))) ) ) # ( !\CPU_RAM|Instruction_Register|out [5] & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (((\CPU_RAM|FSM_CONTROLLER|state [10])))) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|FSM_CONTROLLER|state [10] 
// & (!\CPU_RAM|PROGRAM_COUNTER|out [5])) # (\CPU_RAM|FSM_CONTROLLER|state [10] & ((!\SW[5]~input_o ))))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datab(!\CPU_RAM|PROGRAM_COUNTER|out [5]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\CPU_RAM|Instruction_Register|out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux10~1 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux10~1 .lut_mask = 64'h4F4A4F4A45404540;
defparam \CPU_RAM|DP|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N36
cyclonev_lcell_comb \CPU_RAM|DP|Mux10~0 (
// Equation(s):
// \CPU_RAM|DP|Mux10~0_combout  = ( \CPU_RAM|always0~5_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a5  & ( (!\CPU_RAM|DP|Mux10~1_combout  & (((\CPU_RAM|FSM_CONTROLLER|state [10]) # (\CPU_RAM|DP|C|out [5])) # 
// (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ))) ) ) ) # ( !\CPU_RAM|always0~5_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a5  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (!\CPU_RAM|DP|Mux10~1_combout  & 
// ((\CPU_RAM|FSM_CONTROLLER|state [10]) # (\CPU_RAM|DP|C|out [5])))) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (((!\CPU_RAM|DP|Mux10~1_combout ) # (\CPU_RAM|FSM_CONTROLLER|state [10])))) ) ) ) # ( \CPU_RAM|always0~5_combout  & ( 
// !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a5  & ( (!\CPU_RAM|DP|Mux10~1_combout  & (((\CPU_RAM|FSM_CONTROLLER|state [10]) # (\CPU_RAM|DP|C|out [5])) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ))) ) ) ) # ( !\CPU_RAM|always0~5_combout  & ( 
// !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a5  & ( (!\CPU_RAM|DP|Mux10~1_combout  & ((!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((\CPU_RAM|FSM_CONTROLLER|state [10]) # (\CPU_RAM|DP|C|out [5]))) # 
// (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|FSM_CONTROLLER|state [10]))))) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datab(!\CPU_RAM|DP|C|out [5]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datad(!\CPU_RAM|DP|Mux10~1_combout ),
	.datae(!\CPU_RAM|always0~5_combout ),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux10~0 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux10~0 .lut_mask = 64'h7A007F007F057F00;
defparam \CPU_RAM|DP|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N32
dffeas \CPU_RAM|DP|U0|reg_en[7].R|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[7].R|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[5] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N24
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[5].R|out[5]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[5].R|out[5]~feeder_combout  = ( \CPU_RAM|DP|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[5].R|out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[5]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N25
dffeas \CPU_RAM|DP|U0|reg_en[5].R|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[5].R|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[5].R|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[5] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N6
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[6].R|out[5]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[6].R|out[5]~feeder_combout  = ( \CPU_RAM|DP|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[6].R|out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[5]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N8
dffeas \CPU_RAM|DP|U0|reg_en[6].R|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[6].R|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[6].R|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[5] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N36
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[4].R|out[5]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[4].R|out[5]~feeder_combout  = ( \CPU_RAM|DP|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[4].R|out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[5]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N38
dffeas \CPU_RAM|DP|U0|reg_en[4].R|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[4].R|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[4].R|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[5] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N33
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux10~0 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux10~0_combout  = ( \CPU_RAM|DP|U0|reg_en[4].R|out [5] & ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & ((\CPU_RAM|DP|U0|reg_en[6].R|out [5]))) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// (\CPU_RAM|DP|U0|reg_en[7].R|out [5])) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[4].R|out [5] & ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & ((\CPU_RAM|DP|U0|reg_en[6].R|out [5]))) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// (\CPU_RAM|DP|U0|reg_en[7].R|out [5])) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[4].R|out [5] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout ) # (\CPU_RAM|DP|U0|reg_en[5].R|out [5]) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[4].R|out [5] & ( 
// !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|INST_DEC|Mux2~0_combout  & \CPU_RAM|DP|U0|reg_en[5].R|out [5]) ) ) )

	.dataa(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datab(!\CPU_RAM|DP|U0|reg_en[7].R|out [5]),
	.datac(!\CPU_RAM|DP|U0|reg_en[5].R|out [5]),
	.datad(!\CPU_RAM|DP|U0|reg_en[6].R|out [5]),
	.datae(!\CPU_RAM|DP|U0|reg_en[4].R|out [5]),
	.dataf(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux10~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux10~0 .lut_mask = 64'h0505AFAF11BB11BB;
defparam \CPU_RAM|DP|U0|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N12
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[2].R|out[5]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[2].R|out[5]~feeder_combout  = ( \CPU_RAM|DP|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[2].R|out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[5]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N13
dffeas \CPU_RAM|DP|U0|reg_en[2].R|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[2].R|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[2].R|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[5] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N38
dffeas \CPU_RAM|DP|U0|reg_en[0].R|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[0].R|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[5] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y5_N32
dffeas \CPU_RAM|DP|U0|reg_en[1].R|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[1].R|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[5] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N45
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[3].R|out[5]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[3].R|out[5]~feeder_combout  = ( \CPU_RAM|DP|Mux10~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[3].R|out[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[5]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N46
dffeas \CPU_RAM|DP|U0|reg_en[3].R|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[3].R|out[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[3].R|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[5] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N30
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux10~1 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux10~1_combout  = ( \CPU_RAM|DP|U0|reg_en[3].R|out [5] & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout  & ((!\CPU_RAM|INST_DEC|Mux2~0_combout  & (\CPU_RAM|DP|U0|reg_en[0].R|out [5])) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// ((\CPU_RAM|DP|U0|reg_en[1].R|out [5]))))) # (\CPU_RAM|INST_DEC|Mux1~0_combout  & (\CPU_RAM|INST_DEC|Mux2~0_combout )) ) ) # ( !\CPU_RAM|DP|U0|reg_en[3].R|out [5] & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout  & ((!\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// (\CPU_RAM|DP|U0|reg_en[0].R|out [5])) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & ((\CPU_RAM|DP|U0|reg_en[1].R|out [5]))))) ) )

	.dataa(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datab(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datac(!\CPU_RAM|DP|U0|reg_en[0].R|out [5]),
	.datad(!\CPU_RAM|DP|U0|reg_en[1].R|out [5]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U0|reg_en[3].R|out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux10~1 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux10~1 .lut_mask = 64'h082A082A193B193B;
defparam \CPU_RAM|DP|U0|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N54
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux10~2 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux10~2_combout  = ( \CPU_RAM|DP|U0|Mux1~0_combout  & ( \CPU_RAM|DP|U0|Mux10~1_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout ) # (\CPU_RAM|DP|U0|Mux10~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|Mux1~0_combout  & ( 
// \CPU_RAM|DP|U0|Mux10~1_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout ) # (\CPU_RAM|DP|U0|Mux10~0_combout ) ) ) ) # ( \CPU_RAM|DP|U0|Mux1~0_combout  & ( !\CPU_RAM|DP|U0|Mux10~1_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout  & 
// ((\CPU_RAM|DP|U0|reg_en[2].R|out [5]))) # (\CPU_RAM|INST_DEC|Mux0~0_combout  & (\CPU_RAM|DP|U0|Mux10~0_combout )) ) ) ) # ( !\CPU_RAM|DP|U0|Mux1~0_combout  & ( !\CPU_RAM|DP|U0|Mux10~1_combout  & ( (\CPU_RAM|INST_DEC|Mux0~0_combout  & 
// \CPU_RAM|DP|U0|Mux10~0_combout ) ) ) )

	.dataa(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datab(!\CPU_RAM|DP|U0|Mux10~0_combout ),
	.datac(!\CPU_RAM|DP|U0|reg_en[2].R|out [5]),
	.datad(gnd),
	.datae(!\CPU_RAM|DP|U0|Mux1~0_combout ),
	.dataf(!\CPU_RAM|DP|U0|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux10~2 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux10~2 .lut_mask = 64'h11111B1BBBBBBBBB;
defparam \CPU_RAM|DP|U0|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N11
dffeas \CPU_RAM|DP|B|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux10~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[5] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N57
cyclonev_lcell_comb \CPU_RAM|DP|Bin[6]~7 (
// Equation(s):
// \CPU_RAM|DP|Bin[6]~7_combout  = ( \CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & ( \CPU_RAM|Instruction_Register|out [4] ) ) # ( !\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & ( \CPU_RAM|Instruction_Register|out [4] & ( \CPU_RAM|DP|B|out [7] ) ) ) # 
// ( !\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & ( !\CPU_RAM|Instruction_Register|out [4] & ( (!\CPU_RAM|Instruction_Register|out [3] & ((\CPU_RAM|DP|B|out [6]))) # (\CPU_RAM|Instruction_Register|out [3] & (\CPU_RAM|DP|B|out [5])) ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [3]),
	.datab(!\CPU_RAM|DP|B|out [5]),
	.datac(!\CPU_RAM|DP|B|out [7]),
	.datad(!\CPU_RAM|DP|B|out [6]),
	.datae(!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ),
	.dataf(!\CPU_RAM|Instruction_Register|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Bin[6]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Bin[6]~7 .extended_lut = "off";
defparam \CPU_RAM|DP|Bin[6]~7 .lut_mask = 64'h11BB00000F0FFFFF;
defparam \CPU_RAM|DP|Bin[6]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N12
cyclonev_lcell_comb \CPU_RAM|DP|C|out[6]~feeder (
// Equation(s):
// \CPU_RAM|DP|C|out[6]~feeder_combout  = ( \CPU_RAM|DP|U2|Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|C|out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[6]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|C|out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|C|out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N15
cyclonev_lcell_comb \CPU_RAM|DP|U2|Mux9~0 (
// Equation(s):
// \CPU_RAM|DP|U2|Mux9~0_combout  = ( \CPU_RAM|DP|Bin[6]~7_combout  & ( (!\CPU_RAM|Instruction_Register|out [11] & (\CPU_RAM|DP|A|out [6] & !\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q )) ) ) # ( !\CPU_RAM|DP|Bin[6]~7_combout  & ( 
// \CPU_RAM|Instruction_Register|out [11] ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|Instruction_Register|out [11]),
	.datac(!\CPU_RAM|DP|A|out [6]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Bin[6]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Mux9~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Mux9~0 .lut_mask = 64'h333333330C000C00;
defparam \CPU_RAM|DP|U2|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N13
dffeas \CPU_RAM|DP|C|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|C|out[6]~feeder_combout ),
	.asdata(\CPU_RAM|DP|U2|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_RAM|Instruction_Register|out [12]),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|C|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[6] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|C|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N17
dffeas \CPU_RAM|DATA_ADDRESS|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|C|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [21]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DATA_ADDRESS|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DATA_ADDRESS|out[6] .is_wysiwyg = "true";
defparam \CPU_RAM|DATA_ADDRESS|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N45
cyclonev_lcell_comb \CPU_RAM|mem_addr[6]~0 (
// Equation(s):
// \CPU_RAM|mem_addr[6]~0_combout  = ( \CPU_RAM|PROGRAM_COUNTER|out [6] & ( (\CPU_RAM|DATA_ADDRESS|out [6]) # (\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ) ) ) # ( !\CPU_RAM|PROGRAM_COUNTER|out [6] & ( (!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & 
// \CPU_RAM|DATA_ADDRESS|out [6]) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\CPU_RAM|DATA_ADDRESS|out [6]),
	.datae(gnd),
	.dataf(!\CPU_RAM|PROGRAM_COUNTER|out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|mem_addr[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|mem_addr[6]~0 .extended_lut = "off";
defparam \CPU_RAM|mem_addr[6]~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \CPU_RAM|mem_addr[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N51
cyclonev_lcell_comb \CPU_RAM|Mux0~0 (
// Equation(s):
// \CPU_RAM|Mux0~0_combout  = ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a5  & ( (!\CPU_RAM|always0~5_combout ) # (\SW[5]~input_o ) ) ) # ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a5  & ( (\CPU_RAM|always0~5_combout  & \SW[5]~input_o ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|always0~5_combout ),
	.datad(!\SW[5]~input_o ),
	.datae(gnd),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Mux0~0 .extended_lut = "off";
defparam \CPU_RAM|Mux0~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \CPU_RAM|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N53
dffeas \CPU_RAM|Instruction_Register|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [19]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|Instruction_Register|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|Instruction_Register|out[5] .is_wysiwyg = "true";
defparam \CPU_RAM|Instruction_Register|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N16
dffeas \CPU_RAM|PROGRAM_COUNTER|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Add0~5_sumout ),
	.asdata(\CPU_RAM|DP|U0|Mux10~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU_RAM|FSM_CONTROLLER|state [23]),
	.sload(\CPU_RAM|PROGRAM_COUNTER|out[6]~0_combout ),
	.ena(\CPU_RAM|PROGRAM_COUNTER|out[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|PROGRAM_COUNTER|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|PROGRAM_COUNTER|out[5] .is_wysiwyg = "true";
defparam \CPU_RAM|PROGRAM_COUNTER|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N38
dffeas \CPU_RAM|DATA_ADDRESS|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|C|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [21]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DATA_ADDRESS|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DATA_ADDRESS|out[5] .is_wysiwyg = "true";
defparam \CPU_RAM|DATA_ADDRESS|out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N36
cyclonev_lcell_comb \CPU_RAM|mem_addr[5]~6 (
// Equation(s):
// \CPU_RAM|mem_addr[5]~6_combout  = ( \CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & ( \CPU_RAM|PROGRAM_COUNTER|out [5] ) ) # ( !\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & ( \CPU_RAM|DATA_ADDRESS|out [5] ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|PROGRAM_COUNTER|out [5]),
	.datac(gnd),
	.datad(!\CPU_RAM|DATA_ADDRESS|out [5]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|mem_addr[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|mem_addr[5]~6 .extended_lut = "off";
defparam \CPU_RAM|mem_addr[5]~6 .lut_mask = 64'h00FF00FF33333333;
defparam \CPU_RAM|mem_addr[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N48
cyclonev_lcell_comb \CPU_RAM|Mux2~0 (
// Equation(s):
// \CPU_RAM|Mux2~0_combout  = ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( (!\CPU_RAM|always0~5_combout ) # (\SW[4]~input_o ) ) ) # ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a4  & ( (\CPU_RAM|always0~5_combout  & \SW[4]~input_o ) 
// ) )

	.dataa(!\CPU_RAM|always0~5_combout ),
	.datab(gnd),
	.datac(!\SW[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Mux2~0 .extended_lut = "off";
defparam \CPU_RAM|Mux2~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \CPU_RAM|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N50
dffeas \CPU_RAM|Instruction_Register|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [19]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|Instruction_Register|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|Instruction_Register|out[4] .is_wysiwyg = "true";
defparam \CPU_RAM|Instruction_Register|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N13
dffeas \CPU_RAM|PROGRAM_COUNTER|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Add0~17_sumout ),
	.asdata(\CPU_RAM|DP|U0|Mux11~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU_RAM|FSM_CONTROLLER|state [23]),
	.sload(\CPU_RAM|PROGRAM_COUNTER|out[6]~0_combout ),
	.ena(\CPU_RAM|PROGRAM_COUNTER|out[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|PROGRAM_COUNTER|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|PROGRAM_COUNTER|out[4] .is_wysiwyg = "true";
defparam \CPU_RAM|PROGRAM_COUNTER|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N2
dffeas \CPU_RAM|DATA_ADDRESS|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|C|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [21]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DATA_ADDRESS|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DATA_ADDRESS|out[4] .is_wysiwyg = "true";
defparam \CPU_RAM|DATA_ADDRESS|out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N0
cyclonev_lcell_comb \CPU_RAM|mem_addr[4]~5 (
// Equation(s):
// \CPU_RAM|mem_addr[4]~5_combout  = ( \CPU_RAM|DATA_ADDRESS|out [4] & ( \CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & ( \CPU_RAM|PROGRAM_COUNTER|out [4] ) ) ) # ( !\CPU_RAM|DATA_ADDRESS|out [4] & ( \CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & ( 
// \CPU_RAM|PROGRAM_COUNTER|out [4] ) ) ) # ( \CPU_RAM|DATA_ADDRESS|out [4] & ( !\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|PROGRAM_COUNTER|out [4]),
	.datad(gnd),
	.datae(!\CPU_RAM|DATA_ADDRESS|out [4]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|mem_addr[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|mem_addr[4]~5 .extended_lut = "off";
defparam \CPU_RAM|mem_addr[4]~5 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \CPU_RAM|mem_addr[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N0
cyclonev_lcell_comb \CPU_RAM|Mux4~0 (
// Equation(s):
// \CPU_RAM|Mux4~0_combout  = ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( (!\CPU_RAM|always0~5_combout ) # (\SW[3]~input_o ) ) ) # ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( (\SW[3]~input_o  & \CPU_RAM|always0~5_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\CPU_RAM|always0~5_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Mux4~0 .extended_lut = "off";
defparam \CPU_RAM|Mux4~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU_RAM|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N2
dffeas \CPU_RAM|Instruction_Register|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [19]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|Instruction_Register|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|Instruction_Register|out[3] .is_wysiwyg = "true";
defparam \CPU_RAM|Instruction_Register|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N11
dffeas \CPU_RAM|PROGRAM_COUNTER|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Add0~13_sumout ),
	.asdata(\CPU_RAM|DP|U0|Mux12~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU_RAM|FSM_CONTROLLER|state [23]),
	.sload(\CPU_RAM|PROGRAM_COUNTER|out[6]~0_combout ),
	.ena(\CPU_RAM|PROGRAM_COUNTER|out[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|PROGRAM_COUNTER|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|PROGRAM_COUNTER|out[3] .is_wysiwyg = "true";
defparam \CPU_RAM|PROGRAM_COUNTER|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N51
cyclonev_lcell_comb \CPU_RAM|mem_addr[3]~4 (
// Equation(s):
// \CPU_RAM|mem_addr[3]~4_combout  = ( \CPU_RAM|PROGRAM_COUNTER|out [3] & ( (\CPU_RAM|DATA_ADDRESS|out [3]) # (\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ) ) ) # ( !\CPU_RAM|PROGRAM_COUNTER|out [3] & ( (!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & 
// \CPU_RAM|DATA_ADDRESS|out [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ),
	.datad(!\CPU_RAM|DATA_ADDRESS|out [3]),
	.datae(gnd),
	.dataf(!\CPU_RAM|PROGRAM_COUNTER|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|mem_addr[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|mem_addr[3]~4 .extended_lut = "off";
defparam \CPU_RAM|mem_addr[3]~4 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \CPU_RAM|mem_addr[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N18
cyclonev_lcell_comb \CPU_RAM|DP|Mux14~0 (
// Equation(s):
// \CPU_RAM|DP|Mux14~0_combout  = ( \CPU_RAM|always0~5_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a1  & ( (!\CPU_RAM|DP|Mux14~1_combout  & (((\CPU_RAM|FSM_CONTROLLER|state [10]) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q )) # 
// (\CPU_RAM|DP|C|out [1]))) ) ) ) # ( !\CPU_RAM|always0~5_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a1  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (!\CPU_RAM|DP|Mux14~1_combout  & ((\CPU_RAM|FSM_CONTROLLER|state [10]) # 
// (\CPU_RAM|DP|C|out [1])))) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (((!\CPU_RAM|DP|Mux14~1_combout ) # (\CPU_RAM|FSM_CONTROLLER|state [10])))) ) ) ) # ( \CPU_RAM|always0~5_combout  & ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a1  & ( 
// (!\CPU_RAM|DP|Mux14~1_combout  & (((\CPU_RAM|FSM_CONTROLLER|state [10]) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q )) # (\CPU_RAM|DP|C|out [1]))) ) ) ) # ( !\CPU_RAM|always0~5_combout  & ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a1  & ( 
// (!\CPU_RAM|DP|Mux14~1_combout  & ((!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((\CPU_RAM|FSM_CONTROLLER|state [10]) # (\CPU_RAM|DP|C|out [1]))) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|FSM_CONTROLLER|state [10]))))) ) ) )

	.dataa(!\CPU_RAM|DP|C|out [1]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datac(!\CPU_RAM|DP|Mux14~1_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datae(!\CPU_RAM|always0~5_combout ),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux14~0 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux14~0 .lut_mask = 64'h70C070F070F370F0;
defparam \CPU_RAM|DP|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N29
dffeas \CPU_RAM|DP|U0|reg_en[4].R|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[4].R|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[1] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N30
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[5].R|out[1]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[5].R|out[1]~feeder_combout  = ( \CPU_RAM|DP|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[5].R|out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[1]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N31
dffeas \CPU_RAM|DP|U0|reg_en[5].R|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[5].R|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[5].R|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[1] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N0
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[6].R|out[1]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[6].R|out[1]~feeder_combout  = ( \CPU_RAM|DP|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[6].R|out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[1]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N1
dffeas \CPU_RAM|DP|U0|reg_en[6].R|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[6].R|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[6].R|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[1] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N44
dffeas \CPU_RAM|DP|U0|reg_en[7].R|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[7].R|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[1] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N42
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux14~0 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux14~0_combout  = ( \CPU_RAM|DP|U0|reg_en[7].R|out [1] & ( \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[6].R|out [1]) # (\CPU_RAM|INST_DEC|Mux2~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [1] & ( 
// \CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & \CPU_RAM|DP|U0|reg_en[6].R|out [1]) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[7].R|out [1] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// (\CPU_RAM|DP|U0|reg_en[4].R|out [1])) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & ((\CPU_RAM|DP|U0|reg_en[5].R|out [1]))) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [1] & ( !\CPU_RAM|INST_DEC|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// (\CPU_RAM|DP|U0|reg_en[4].R|out [1])) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & ((\CPU_RAM|DP|U0|reg_en[5].R|out [1]))) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[4].R|out [1]),
	.datab(!\CPU_RAM|DP|U0|reg_en[5].R|out [1]),
	.datac(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datad(!\CPU_RAM|DP|U0|reg_en[6].R|out [1]),
	.datae(!\CPU_RAM|DP|U0|reg_en[7].R|out [1]),
	.dataf(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux14~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux14~0 .lut_mask = 64'h5353535300F00FFF;
defparam \CPU_RAM|DP|U0|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y6_N45
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[2].R|out[1]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[2].R|out[1]~feeder_combout  = ( \CPU_RAM|DP|Mux14~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[2].R|out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[1]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y6_N46
dffeas \CPU_RAM|DP|U0|reg_en[2].R|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[2].R|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[2].R|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[1] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N20
dffeas \CPU_RAM|DP|U0|reg_en[0].R|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[0].R|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[1] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N49
dffeas \CPU_RAM|DP|U0|reg_en[3].R|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[3].R|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[1] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y6_N26
dffeas \CPU_RAM|DP|U0|reg_en[1].R|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[1].R|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[1] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N24
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux14~1 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux14~1_combout  = ( \CPU_RAM|DP|U0|reg_en[1].R|out [1] & ( \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout ) # (\CPU_RAM|DP|U0|reg_en[3].R|out [1]) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[1].R|out [1] & ( 
// \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[3].R|out [1] & \CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[1].R|out [1] & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[0].R|out [1] & 
// !\CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[1].R|out [1] & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[0].R|out [1] & !\CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[0].R|out [1]),
	.datab(!\CPU_RAM|DP|U0|reg_en[3].R|out [1]),
	.datac(gnd),
	.datad(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datae(!\CPU_RAM|DP|U0|reg_en[1].R|out [1]),
	.dataf(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux14~1 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux14~1 .lut_mask = 64'h550055000033FF33;
defparam \CPU_RAM|DP|U0|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N15
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux14~2 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux14~2_combout  = ( \CPU_RAM|DP|U0|Mux14~1_combout  & ( \CPU_RAM|DP|U0|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout ) # (\CPU_RAM|DP|U0|Mux14~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|Mux14~1_combout  & ( 
// \CPU_RAM|DP|U0|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout  & ((\CPU_RAM|DP|U0|reg_en[2].R|out [1]))) # (\CPU_RAM|INST_DEC|Mux0~0_combout  & (\CPU_RAM|DP|U0|Mux14~0_combout )) ) ) ) # ( \CPU_RAM|DP|U0|Mux14~1_combout  & ( 
// !\CPU_RAM|DP|U0|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout ) # (\CPU_RAM|DP|U0|Mux14~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|Mux14~1_combout  & ( !\CPU_RAM|DP|U0|Mux1~0_combout  & ( (\CPU_RAM|INST_DEC|Mux0~0_combout  & 
// \CPU_RAM|DP|U0|Mux14~0_combout ) ) ) )

	.dataa(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datab(gnd),
	.datac(!\CPU_RAM|DP|U0|Mux14~0_combout ),
	.datad(!\CPU_RAM|DP|U0|reg_en[2].R|out [1]),
	.datae(!\CPU_RAM|DP|U0|Mux14~1_combout ),
	.dataf(!\CPU_RAM|DP|U0|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux14~2 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux14~2 .lut_mask = 64'h0505AFAF05AFAFAF;
defparam \CPU_RAM|DP|U0|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N44
dffeas \CPU_RAM|DP|B|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux14~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[1] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N12
cyclonev_lcell_comb \CPU_RAM|DP|Bin[1]~0 (
// Equation(s):
// \CPU_RAM|DP|Bin[1]~0_combout  = ( \CPU_RAM|Instruction_Register|out [4] & ( !\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  ) ) # ( !\CPU_RAM|Instruction_Register|out [4] & ( (\CPU_RAM|Instruction_Register|out [3] & 
// !\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|Instruction_Register|out [3]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|Instruction_Register|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Bin[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Bin[1]~0 .extended_lut = "off";
defparam \CPU_RAM|DP|Bin[1]~0 .lut_mask = 64'h0F000F00FF00FF00;
defparam \CPU_RAM|DP|Bin[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N15
cyclonev_lcell_comb \CPU_RAM|DP|Bin[1]~1 (
// Equation(s):
// \CPU_RAM|DP|Bin[1]~1_combout  = ( !\CPU_RAM|Instruction_Register|out [4] & ( !\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|Instruction_Register|out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Bin[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Bin[1]~1 .extended_lut = "off";
defparam \CPU_RAM|DP|Bin[1]~1 .lut_mask = 64'hFF00FF0000000000;
defparam \CPU_RAM|DP|Bin[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N9
cyclonev_lcell_comb \CPU_RAM|DP|Bin[2]~3 (
// Equation(s):
// \CPU_RAM|DP|Bin[2]~3_combout  = ( \CPU_RAM|DP|B|out [2] & ( \CPU_RAM|DP|Bin[1]~1_combout  & ( (!\CPU_RAM|DP|Bin[1]~0_combout ) # (\CPU_RAM|DP|B|out [1]) ) ) ) # ( !\CPU_RAM|DP|B|out [2] & ( \CPU_RAM|DP|Bin[1]~1_combout  & ( (\CPU_RAM|DP|B|out [1] & 
// \CPU_RAM|DP|Bin[1]~0_combout ) ) ) ) # ( \CPU_RAM|DP|B|out [2] & ( !\CPU_RAM|DP|Bin[1]~1_combout  & ( (!\CPU_RAM|DP|Bin[1]~0_combout  & (\CPU_RAM|Instruction_Register|out [2])) # (\CPU_RAM|DP|Bin[1]~0_combout  & ((\CPU_RAM|DP|B|out[3]~DUPLICATE_q ))) ) ) 
// ) # ( !\CPU_RAM|DP|B|out [2] & ( !\CPU_RAM|DP|Bin[1]~1_combout  & ( (!\CPU_RAM|DP|Bin[1]~0_combout  & (\CPU_RAM|Instruction_Register|out [2])) # (\CPU_RAM|DP|Bin[1]~0_combout  & ((\CPU_RAM|DP|B|out[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [2]),
	.datab(!\CPU_RAM|DP|B|out [1]),
	.datac(!\CPU_RAM|DP|Bin[1]~0_combout ),
	.datad(!\CPU_RAM|DP|B|out[3]~DUPLICATE_q ),
	.datae(!\CPU_RAM|DP|B|out [2]),
	.dataf(!\CPU_RAM|DP|Bin[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Bin[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Bin[2]~3 .extended_lut = "off";
defparam \CPU_RAM|DP|Bin[2]~3 .lut_mask = 64'h505F505F0303F3F3;
defparam \CPU_RAM|DP|Bin[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N33
cyclonev_lcell_comb \CPU_RAM|DP|C|out[2]~feeder (
// Equation(s):
// \CPU_RAM|DP|C|out[2]~feeder_combout  = ( \CPU_RAM|DP|U2|Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|C|out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[2]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|C|out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|C|out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N57
cyclonev_lcell_comb \CPU_RAM|DP|U2|Mux13~0 (
// Equation(s):
// \CPU_RAM|DP|U2|Mux13~0_combout  = ( \CPU_RAM|DP|A|out [2] & ( (!\CPU_RAM|Instruction_Register|out [11] & (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|Bin[2]~3_combout )) # (\CPU_RAM|Instruction_Register|out [11] & 
// ((!\CPU_RAM|DP|Bin[2]~3_combout ))) ) ) # ( !\CPU_RAM|DP|A|out [2] & ( (\CPU_RAM|Instruction_Register|out [11] & !\CPU_RAM|DP|Bin[2]~3_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|Instruction_Register|out [11]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datad(!\CPU_RAM|DP|Bin[2]~3_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|A|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Mux13~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Mux13~0 .lut_mask = 64'h3300330033C033C0;
defparam \CPU_RAM|DP|U2|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N35
dffeas \CPU_RAM|DP|C|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|C|out[2]~feeder_combout ),
	.asdata(\CPU_RAM|DP|U2|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_RAM|Instruction_Register|out [12]),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|C|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[2] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|C|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N32
dffeas \CPU_RAM|DATA_ADDRESS|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|C|out [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [21]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DATA_ADDRESS|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DATA_ADDRESS|out[2] .is_wysiwyg = "true";
defparam \CPU_RAM|DATA_ADDRESS|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N54
cyclonev_lcell_comb \CPU_RAM|mem_addr[2]~3 (
// Equation(s):
// \CPU_RAM|mem_addr[2]~3_combout  = ( \CPU_RAM|DATA_ADDRESS|out [2] & ( (!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ) # (\CPU_RAM|PROGRAM_COUNTER|out [2]) ) ) # ( !\CPU_RAM|DATA_ADDRESS|out [2] & ( (\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & 
// \CPU_RAM|PROGRAM_COUNTER|out [2]) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ),
	.datac(!\CPU_RAM|PROGRAM_COUNTER|out [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DATA_ADDRESS|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|mem_addr[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|mem_addr[2]~3 .extended_lut = "off";
defparam \CPU_RAM|mem_addr[2]~3 .lut_mask = 64'h03030303CFCFCFCF;
defparam \CPU_RAM|mem_addr[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N33
cyclonev_lcell_comb \CPU_RAM|Mux27~0 (
// Equation(s):
// \CPU_RAM|Mux27~0_combout  = ( \CPU_RAM|always0~2_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a9  & ( (!\CPU_RAM|always0~3_combout ) # ((!\CPU_RAM|always0~4_combout ) # ((!\CPU_RAM|always0~0_combout ) # (!\CPU_RAM|always0~1_combout ))) 
// ) ) ) # ( !\CPU_RAM|always0~2_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a9  ) )

	.dataa(!\CPU_RAM|always0~3_combout ),
	.datab(!\CPU_RAM|always0~4_combout ),
	.datac(!\CPU_RAM|always0~0_combout ),
	.datad(!\CPU_RAM|always0~1_combout ),
	.datae(!\CPU_RAM|always0~2_combout ),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Mux27~0 .extended_lut = "off";
defparam \CPU_RAM|Mux27~0 .lut_mask = 64'h00000000FFFFFFFE;
defparam \CPU_RAM|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N35
dffeas \CPU_RAM|Instruction_Register|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Mux27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [19]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|Instruction_Register|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|Instruction_Register|out[9] .is_wysiwyg = "true";
defparam \CPU_RAM|Instruction_Register|out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N48
cyclonev_lcell_comb \CPU_RAM|DP|U2|V~0 (
// Equation(s):
// \CPU_RAM|DP|U2|V~0_combout  = ( \CPU_RAM|DP|U2|Add0~61_sumout  & ( (\CPU_RAM|DP|Bin[15]~16_combout  & (!\CPU_RAM|Instruction_Register|out [12] & (!\CPU_RAM|DP|Ain[15]~1_combout  $ (!\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q )))) ) )

	.dataa(!\CPU_RAM|DP|Ain[15]~1_combout ),
	.datab(!\CPU_RAM|DP|Bin[15]~16_combout ),
	.datac(!\CPU_RAM|Instruction_Register|out [12]),
	.datad(!\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|V~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|V~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|V~0 .lut_mask = 64'h0000000010201020;
defparam \CPU_RAM|DP|U2|V~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N49
dffeas \CPU_RAM|DP|status|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U2|V~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|status|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|status|out[0] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|status|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N39
cyclonev_lcell_comb \CPU_RAM|Mux29~0 (
// Equation(s):
// \CPU_RAM|Mux29~0_combout  = ( \CPU_RAM|always0~2_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a10  & ( (!\CPU_RAM|always0~3_combout ) # ((!\CPU_RAM|always0~4_combout ) # ((!\CPU_RAM|always0~0_combout ) # (!\CPU_RAM|always0~1_combout ))) 
// ) ) ) # ( !\CPU_RAM|always0~2_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a10  ) )

	.dataa(!\CPU_RAM|always0~3_combout ),
	.datab(!\CPU_RAM|always0~4_combout ),
	.datac(!\CPU_RAM|always0~0_combout ),
	.datad(!\CPU_RAM|always0~1_combout ),
	.datae(!\CPU_RAM|always0~2_combout ),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Mux29~0 .extended_lut = "off";
defparam \CPU_RAM|Mux29~0 .lut_mask = 64'h00000000FFFFFFFE;
defparam \CPU_RAM|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N40
dffeas \CPU_RAM|Instruction_Register|out[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Mux29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [19]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|Instruction_Register|out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|Instruction_Register|out[10] .is_wysiwyg = "true";
defparam \CPU_RAM|Instruction_Register|out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N48
cyclonev_lcell_comb \CPU_RAM|DP|U2|Equal0~6 (
// Equation(s):
// \CPU_RAM|DP|U2|Equal0~6_combout  = ( \CPU_RAM|DP|U2|Add0~25_sumout  & ( \CPU_RAM|DP|U2|Add0~21_sumout  & ( !\CPU_RAM|Instruction_Register|out [12] ) ) ) # ( !\CPU_RAM|DP|U2|Add0~25_sumout  & ( \CPU_RAM|DP|U2|Add0~21_sumout  & ( 
// !\CPU_RAM|Instruction_Register|out [12] ) ) ) # ( \CPU_RAM|DP|U2|Add0~25_sumout  & ( !\CPU_RAM|DP|U2|Add0~21_sumout  & ( !\CPU_RAM|Instruction_Register|out [12] ) ) ) # ( !\CPU_RAM|DP|U2|Add0~25_sumout  & ( !\CPU_RAM|DP|U2|Add0~21_sumout  & ( 
// (!\CPU_RAM|Instruction_Register|out [12] & ((\CPU_RAM|DP|U2|Add0~13_sumout ) # (\CPU_RAM|DP|U2|Add0~17_sumout ))) ) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|DP|U2|Add0~17_sumout ),
	.datac(!\CPU_RAM|DP|U2|Add0~13_sumout ),
	.datad(!\CPU_RAM|Instruction_Register|out [12]),
	.datae(!\CPU_RAM|DP|U2|Add0~25_sumout ),
	.dataf(!\CPU_RAM|DP|U2|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Equal0~6 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Equal0~6 .lut_mask = 64'h3F00FF00FF00FF00;
defparam \CPU_RAM|DP|U2|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N47
dffeas \CPU_RAM|DP|A|out[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux14~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|A|out[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|A|out[1]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|DP|A|out[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N51
cyclonev_lcell_comb \CPU_RAM|DP|U2|Mux14~0 (
// Equation(s):
// \CPU_RAM|DP|U2|Mux14~0_combout  = ( \CPU_RAM|DP|Bin[1]~2_combout  & ( (!\CPU_RAM|Instruction_Register|out [11] & (\CPU_RAM|DP|A|out[1]~DUPLICATE_q  & !\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q )) ) ) # ( !\CPU_RAM|DP|Bin[1]~2_combout  & ( 
// \CPU_RAM|Instruction_Register|out [11] ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|Instruction_Register|out [11]),
	.datac(!\CPU_RAM|DP|A|out[1]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Bin[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Mux14~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Mux14~0 .lut_mask = 64'h333333330C000C00;
defparam \CPU_RAM|DP|U2|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N21
cyclonev_lcell_comb \CPU_RAM|DP|U2|Equal0~3 (
// Equation(s):
// \CPU_RAM|DP|U2|Equal0~3_combout  = ( \CPU_RAM|DP|U2|Mux3~0_combout  & ( \CPU_RAM|Instruction_Register|out [12] ) ) # ( !\CPU_RAM|DP|U2|Mux3~0_combout  & ( (\CPU_RAM|DP|U2|Mux2~0_combout  & \CPU_RAM|Instruction_Register|out [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|DP|U2|Mux2~0_combout ),
	.datad(!\CPU_RAM|Instruction_Register|out [12]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Equal0~3 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Equal0~3 .lut_mask = 64'h000F000F00FF00FF;
defparam \CPU_RAM|DP|U2|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N18
cyclonev_lcell_comb \CPU_RAM|DP|U2|Equal0~1 (
// Equation(s):
// \CPU_RAM|DP|U2|Equal0~1_combout  = ( \CPU_RAM|DP|U2|Mux6~0_combout  & ( \CPU_RAM|Instruction_Register|out [12] ) ) # ( !\CPU_RAM|DP|U2|Mux6~0_combout  & ( (\CPU_RAM|DP|U2|Mux7~0_combout  & \CPU_RAM|Instruction_Register|out [12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|DP|U2|Mux7~0_combout ),
	.datad(!\CPU_RAM|Instruction_Register|out [12]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Equal0~1 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Equal0~1 .lut_mask = 64'h000F000F00FF00FF;
defparam \CPU_RAM|DP|U2|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N9
cyclonev_lcell_comb \CPU_RAM|DP|U2|Mux8~0 (
// Equation(s):
// \CPU_RAM|DP|U2|Mux8~0_combout  = ( \CPU_RAM|DP|A|out [7] & ( (!\CPU_RAM|Instruction_Register|out [11] & (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & \CPU_RAM|DP|Bin[7]~8_combout )) # (\CPU_RAM|Instruction_Register|out [11] & 
// ((!\CPU_RAM|DP|Bin[7]~8_combout ))) ) ) # ( !\CPU_RAM|DP|A|out [7] & ( (\CPU_RAM|Instruction_Register|out [11] & !\CPU_RAM|DP|Bin[7]~8_combout ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [11]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\CPU_RAM|DP|Bin[7]~8_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|A|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Mux8~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Mux8~0 .lut_mask = 64'h5500550055885588;
defparam \CPU_RAM|DP|U2|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N33
cyclonev_lcell_comb \CPU_RAM|DP|U2|Equal0~0 (
// Equation(s):
// \CPU_RAM|DP|U2|Equal0~0_combout  = ( \CPU_RAM|DP|U2|Mux9~0_combout  & ( \CPU_RAM|Instruction_Register|out [12] ) ) # ( !\CPU_RAM|DP|U2|Mux9~0_combout  & ( (\CPU_RAM|Instruction_Register|out [12] & \CPU_RAM|DP|U2|Mux8~0_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|Instruction_Register|out [12]),
	.datac(!\CPU_RAM|DP|U2|Mux8~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Equal0~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Equal0~0 .lut_mask = 64'h0303030333333333;
defparam \CPU_RAM|DP|U2|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N27
cyclonev_lcell_comb \CPU_RAM|DP|U2|Equal0~2 (
// Equation(s):
// \CPU_RAM|DP|U2|Equal0~2_combout  = ( \CPU_RAM|Instruction_Register|out [12] & ( \CPU_RAM|DP|U2|Mux5~0_combout  ) ) # ( \CPU_RAM|Instruction_Register|out [12] & ( !\CPU_RAM|DP|U2|Mux5~0_combout  & ( \CPU_RAM|DP|U2|Mux4~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|DP|U2|Mux4~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\CPU_RAM|Instruction_Register|out [12]),
	.dataf(!\CPU_RAM|DP|U2|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Equal0~2 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Equal0~2 .lut_mask = 64'h000033330000FFFF;
defparam \CPU_RAM|DP|U2|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N54
cyclonev_lcell_comb \CPU_RAM|DP|U2|Mux15~0 (
// Equation(s):
// \CPU_RAM|DP|U2|Mux15~0_combout  = ( \CPU_RAM|DP|Ain[0]~0_combout  & ( !\CPU_RAM|Instruction_Register|out [11] $ (((!\CPU_RAM|FSM_CONTROLLER|state [18] & (!\rtl~5_combout )) # (\CPU_RAM|FSM_CONTROLLER|state [18] & ((!\CPU_RAM|Instruction_Register|out 
// [0]))))) ) ) # ( !\CPU_RAM|DP|Ain[0]~0_combout  & ( (\CPU_RAM|Instruction_Register|out [11] & ((!\CPU_RAM|FSM_CONTROLLER|state [18] & (!\rtl~5_combout )) # (\CPU_RAM|FSM_CONTROLLER|state [18] & ((!\CPU_RAM|Instruction_Register|out [0]))))) ) )

	.dataa(!\rtl~5_combout ),
	.datab(!\CPU_RAM|Instruction_Register|out [11]),
	.datac(!\CPU_RAM|Instruction_Register|out [0]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [18]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Ain[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Mux15~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Mux15~0 .lut_mask = 64'h22302230663C663C;
defparam \CPU_RAM|DP|U2|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N27
cyclonev_lcell_comb \CPU_RAM|DP|U2|Mux12~0 (
// Equation(s):
// \CPU_RAM|DP|U2|Mux12~0_combout  = ( \CPU_RAM|DP|Bin[3]~4_combout  & ( \CPU_RAM|DP|A|out [3] & ( (!\CPU_RAM|FSM_CONTROLLER|state [17] & !\CPU_RAM|Instruction_Register|out [11]) ) ) ) # ( !\CPU_RAM|DP|Bin[3]~4_combout  & ( \CPU_RAM|DP|A|out [3] & ( 
// \CPU_RAM|Instruction_Register|out [11] ) ) ) # ( !\CPU_RAM|DP|Bin[3]~4_combout  & ( !\CPU_RAM|DP|A|out [3] & ( \CPU_RAM|Instruction_Register|out [11] ) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [17]),
	.datac(!\CPU_RAM|Instruction_Register|out [11]),
	.datad(gnd),
	.datae(!\CPU_RAM|DP|Bin[3]~4_combout ),
	.dataf(!\CPU_RAM|DP|A|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Mux12~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Mux12~0 .lut_mask = 64'h0F0F00000F0FC0C0;
defparam \CPU_RAM|DP|U2|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N30
cyclonev_lcell_comb \CPU_RAM|DP|U2|Equal0~4 (
// Equation(s):
// \CPU_RAM|DP|U2|Equal0~4_combout  = ( \CPU_RAM|DP|U2|Mux11~0_combout  & ( \CPU_RAM|Instruction_Register|out [12] ) ) # ( !\CPU_RAM|DP|U2|Mux11~0_combout  & ( (\CPU_RAM|Instruction_Register|out [12] & (((\CPU_RAM|DP|U2|Mux12~0_combout ) # 
// (\CPU_RAM|DP|U2|Mux10~0_combout )) # (\CPU_RAM|DP|U2|Mux15~0_combout ))) ) )

	.dataa(!\CPU_RAM|DP|U2|Mux15~0_combout ),
	.datab(!\CPU_RAM|Instruction_Register|out [12]),
	.datac(!\CPU_RAM|DP|U2|Mux10~0_combout ),
	.datad(!\CPU_RAM|DP|U2|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Equal0~4 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Equal0~4 .lut_mask = 64'h1333133333333333;
defparam \CPU_RAM|DP|U2|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N18
cyclonev_lcell_comb \CPU_RAM|DP|U2|Equal0~5 (
// Equation(s):
// \CPU_RAM|DP|U2|Equal0~5_combout  = ( !\CPU_RAM|DP|U2|Equal0~4_combout  & ( (!\CPU_RAM|DP|U2|Equal0~3_combout  & (!\CPU_RAM|DP|U2|Equal0~1_combout  & (!\CPU_RAM|DP|U2|Equal0~0_combout  & !\CPU_RAM|DP|U2|Equal0~2_combout ))) ) )

	.dataa(!\CPU_RAM|DP|U2|Equal0~3_combout ),
	.datab(!\CPU_RAM|DP|U2|Equal0~1_combout ),
	.datac(!\CPU_RAM|DP|U2|Equal0~0_combout ),
	.datad(!\CPU_RAM|DP|U2|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Equal0~5 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Equal0~5 .lut_mask = 64'h8000800000000000;
defparam \CPU_RAM|DP|U2|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N0
cyclonev_lcell_comb \CPU_RAM|DP|U2|Equal0~10 (
// Equation(s):
// \CPU_RAM|DP|U2|Equal0~10_combout  = ( !\CPU_RAM|Instruction_Register|out [12] & ( (((!\CPU_RAM|DP|U2|Add0~1_sumout  & (!\CPU_RAM|DP|U2|Add0~5_sumout  & \CPU_RAM|DP|U2|Equal0~5_combout )))) ) ) # ( \CPU_RAM|Instruction_Register|out [12] & ( 
// (!\CPU_RAM|DP|U2|Mux14~0_combout  & (!\CPU_RAM|DP|U2|Mux13~0_combout  & (!\CPU_RAM|DP|U2|Mux1~0_combout  & ((\CPU_RAM|DP|U2|Equal0~5_combout ))))) ) )

	.dataa(!\CPU_RAM|DP|U2|Mux14~0_combout ),
	.datab(!\CPU_RAM|DP|U2|Mux13~0_combout ),
	.datac(!\CPU_RAM|DP|U2|Mux1~0_combout ),
	.datad(!\CPU_RAM|DP|U2|Add0~5_sumout ),
	.datae(!\CPU_RAM|Instruction_Register|out [12]),
	.dataf(!\CPU_RAM|DP|U2|Equal0~5_combout ),
	.datag(!\CPU_RAM|DP|U2|Add0~1_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Equal0~10 .extended_lut = "on";
defparam \CPU_RAM|DP|U2|Equal0~10 .lut_mask = 64'h00000000F0008080;
defparam \CPU_RAM|DP|U2|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N42
cyclonev_lcell_comb \CPU_RAM|DP|U2|Equal0~8 (
// Equation(s):
// \CPU_RAM|DP|U2|Equal0~8_combout  = ( \CPU_RAM|DP|U2|Add0~33_sumout  & ( \CPU_RAM|DP|U2|Add0~9_sumout  & ( (!\CPU_RAM|DP|U2|Mux0~0_combout  & \CPU_RAM|Instruction_Register|out [12]) ) ) ) # ( !\CPU_RAM|DP|U2|Add0~33_sumout  & ( \CPU_RAM|DP|U2|Add0~9_sumout 
//  & ( (!\CPU_RAM|DP|U2|Mux0~0_combout  & \CPU_RAM|Instruction_Register|out [12]) ) ) ) # ( \CPU_RAM|DP|U2|Add0~33_sumout  & ( !\CPU_RAM|DP|U2|Add0~9_sumout  & ( (!\CPU_RAM|DP|U2|Mux0~0_combout  & \CPU_RAM|Instruction_Register|out [12]) ) ) ) # ( 
// !\CPU_RAM|DP|U2|Add0~33_sumout  & ( !\CPU_RAM|DP|U2|Add0~9_sumout  & ( (!\CPU_RAM|Instruction_Register|out [12] & (((!\CPU_RAM|DP|U2|Add0~37_sumout  & !\CPU_RAM|DP|U2|Add0~41_sumout )))) # (\CPU_RAM|Instruction_Register|out [12] & 
// (!\CPU_RAM|DP|U2|Mux0~0_combout )) ) ) )

	.dataa(!\CPU_RAM|DP|U2|Mux0~0_combout ),
	.datab(!\CPU_RAM|Instruction_Register|out [12]),
	.datac(!\CPU_RAM|DP|U2|Add0~37_sumout ),
	.datad(!\CPU_RAM|DP|U2|Add0~41_sumout ),
	.datae(!\CPU_RAM|DP|U2|Add0~33_sumout ),
	.dataf(!\CPU_RAM|DP|U2|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Equal0~8 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Equal0~8 .lut_mask = 64'hE222222222222222;
defparam \CPU_RAM|DP|U2|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y5_N54
cyclonev_lcell_comb \CPU_RAM|DP|U2|Equal0~9 (
// Equation(s):
// \CPU_RAM|DP|U2|Equal0~9_combout  = ( !\CPU_RAM|DP|U2|Add0~61_sumout  & ( (!\CPU_RAM|DP|U2|Add0~45_sumout  & (!\CPU_RAM|DP|U2|Add0~49_sumout  & (!\CPU_RAM|DP|U2|Add0~29_sumout  & !\CPU_RAM|DP|U2|Add0~57_sumout ))) ) )

	.dataa(!\CPU_RAM|DP|U2|Add0~45_sumout ),
	.datab(!\CPU_RAM|DP|U2|Add0~49_sumout ),
	.datac(!\CPU_RAM|DP|U2|Add0~29_sumout ),
	.datad(!\CPU_RAM|DP|U2|Add0~57_sumout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Equal0~9 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Equal0~9 .lut_mask = 64'h8000800000000000;
defparam \CPU_RAM|DP|U2|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y5_N36
cyclonev_lcell_comb \CPU_RAM|DP|U2|Equal0~7 (
// Equation(s):
// \CPU_RAM|DP|U2|Equal0~7_combout  = ( \CPU_RAM|DP|U2|Equal0~8_combout  & ( \CPU_RAM|DP|U2|Equal0~9_combout  & ( (!\CPU_RAM|DP|U2|Equal0~6_combout  & (\CPU_RAM|DP|U2|Equal0~10_combout  & ((!\CPU_RAM|DP|U2|Add0~53_sumout ) # 
// (\CPU_RAM|Instruction_Register|out [12])))) ) ) ) # ( \CPU_RAM|DP|U2|Equal0~8_combout  & ( !\CPU_RAM|DP|U2|Equal0~9_combout  & ( (!\CPU_RAM|DP|U2|Equal0~6_combout  & (\CPU_RAM|Instruction_Register|out [12] & \CPU_RAM|DP|U2|Equal0~10_combout )) ) ) )

	.dataa(!\CPU_RAM|DP|U2|Equal0~6_combout ),
	.datab(!\CPU_RAM|Instruction_Register|out [12]),
	.datac(!\CPU_RAM|DP|U2|Equal0~10_combout ),
	.datad(!\CPU_RAM|DP|U2|Add0~53_sumout ),
	.datae(!\CPU_RAM|DP|U2|Equal0~8_combout ),
	.dataf(!\CPU_RAM|DP|U2|Equal0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U2|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U2|Equal0~7 .extended_lut = "off";
defparam \CPU_RAM|DP|U2|Equal0~7 .lut_mask = 64'h0000020200000A02;
defparam \CPU_RAM|DP|U2|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y5_N37
dffeas \CPU_RAM|DP|status|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U2|Equal0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|status|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|status|out[2] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|status|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N33
cyclonev_lcell_comb \CPU_RAM|DP|status|out[1]~feeder (
// Equation(s):
// \CPU_RAM|DP|status|out[1]~feeder_combout  = ( \CPU_RAM|DP|U2|Add0~61_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Add0~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|status|out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|status|out[1]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|status|out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|status|out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y6_N35
dffeas \CPU_RAM|DP|status|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|status|out[1]~feeder_combout ),
	.asdata(\CPU_RAM|DP|U2|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_RAM|Instruction_Register|out [12]),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [16]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|status|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|status|out[1] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|status|out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N36
cyclonev_lcell_comb \CPU_RAM|PROGRAM_COUNTER|out[6]~1 (
// Equation(s):
// \CPU_RAM|PROGRAM_COUNTER|out[6]~1_combout  = ( \CPU_RAM|DP|status|out [2] & ( \CPU_RAM|DP|status|out [1] & ( (\CPU_RAM|Instruction_Register|out [9] & (\CPU_RAM|DP|status|out [0] & \CPU_RAM|Instruction_Register|out [8])) ) ) ) # ( !\CPU_RAM|DP|status|out 
// [2] & ( \CPU_RAM|DP|status|out [1] & ( (\CPU_RAM|DP|status|out [0] & (((\CPU_RAM|Instruction_Register|out [9] & \CPU_RAM|Instruction_Register|out [8])) # (\CPU_RAM|Instruction_Register|out [10]))) ) ) ) # ( \CPU_RAM|DP|status|out [2] & ( 
// !\CPU_RAM|DP|status|out [1] & ( (\CPU_RAM|Instruction_Register|out [9] & (!\CPU_RAM|DP|status|out [0] & \CPU_RAM|Instruction_Register|out [8])) ) ) ) # ( !\CPU_RAM|DP|status|out [2] & ( !\CPU_RAM|DP|status|out [1] & ( (!\CPU_RAM|DP|status|out [0] & 
// (((\CPU_RAM|Instruction_Register|out [9] & \CPU_RAM|Instruction_Register|out [8])) # (\CPU_RAM|Instruction_Register|out [10]))) ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [9]),
	.datab(!\CPU_RAM|DP|status|out [0]),
	.datac(!\CPU_RAM|Instruction_Register|out [10]),
	.datad(!\CPU_RAM|Instruction_Register|out [8]),
	.datae(!\CPU_RAM|DP|status|out [2]),
	.dataf(!\CPU_RAM|DP|status|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|PROGRAM_COUNTER|out[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|PROGRAM_COUNTER|out[6]~1 .extended_lut = "off";
defparam \CPU_RAM|PROGRAM_COUNTER|out[6]~1 .lut_mask = 64'h0C4C004403130011;
defparam \CPU_RAM|PROGRAM_COUNTER|out[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N30
cyclonev_lcell_comb \CPU_RAM|PROGRAM_COUNTER|out[6]~2 (
// Equation(s):
// \CPU_RAM|PROGRAM_COUNTER|out[6]~2_combout  = ( \CPU_RAM|Instruction_Register|out[9]~DUPLICATE_q  & ( (\CPU_RAM|Instruction_Register|out [13] & (!\CPU_RAM|Instruction_Register|out [10] & ((!\CPU_RAM|DP|status|out [2]) # (\CPU_RAM|Instruction_Register|out 
// [8])))) ) ) # ( !\CPU_RAM|Instruction_Register|out[9]~DUPLICATE_q  & ( (\CPU_RAM|Instruction_Register|out [13] & ((!\CPU_RAM|Instruction_Register|out [8]) # ((\CPU_RAM|DP|status|out [2] & !\CPU_RAM|Instruction_Register|out [10])))) ) )

	.dataa(!\CPU_RAM|DP|status|out [2]),
	.datab(!\CPU_RAM|Instruction_Register|out [13]),
	.datac(!\CPU_RAM|Instruction_Register|out [10]),
	.datad(!\CPU_RAM|Instruction_Register|out [8]),
	.datae(gnd),
	.dataf(!\CPU_RAM|Instruction_Register|out[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|PROGRAM_COUNTER|out[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|PROGRAM_COUNTER|out[6]~2 .extended_lut = "off";
defparam \CPU_RAM|PROGRAM_COUNTER|out[6]~2 .lut_mask = 64'h3310331020302030;
defparam \CPU_RAM|PROGRAM_COUNTER|out[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N6
cyclonev_lcell_comb \CPU_RAM|PROGRAM_COUNTER|out[6]~3 (
// Equation(s):
// \CPU_RAM|PROGRAM_COUNTER|out[6]~3_combout  = ( \CPU_RAM|Instruction_Register|out [13] & ( (!\CPU_RAM|Instruction_Register|out [15] & !\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q ) ) ) # ( !\CPU_RAM|Instruction_Register|out [13] & ( 
// (!\CPU_RAM|Instruction_Register|out [15] & (((!\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q ) # (!\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q )) # (\CPU_RAM|Instruction_Register|out [12]))) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [12]),
	.datab(!\CPU_RAM|Instruction_Register|out [15]),
	.datac(!\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q ),
	.datad(!\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|Instruction_Register|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|PROGRAM_COUNTER|out[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|PROGRAM_COUNTER|out[6]~3 .extended_lut = "off";
defparam \CPU_RAM|PROGRAM_COUNTER|out[6]~3 .lut_mask = 64'hCCC4CCC4C0C0C0C0;
defparam \CPU_RAM|PROGRAM_COUNTER|out[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N33
cyclonev_lcell_comb \CPU_RAM|PROGRAM_COUNTER|out[6]~4 (
// Equation(s):
// \CPU_RAM|PROGRAM_COUNTER|out[6]~4_combout  = ( \CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q  & ( \CPU_RAM|FSM_CONTROLLER|state [23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [23]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|PROGRAM_COUNTER|out[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|PROGRAM_COUNTER|out[6]~4 .extended_lut = "off";
defparam \CPU_RAM|PROGRAM_COUNTER|out[6]~4 .lut_mask = 64'h0000000000FF00FF;
defparam \CPU_RAM|PROGRAM_COUNTER|out[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N0
cyclonev_lcell_comb \CPU_RAM|PROGRAM_COUNTER|out[8]~5 (
// Equation(s):
// \CPU_RAM|PROGRAM_COUNTER|out[8]~5_combout  = ( \CPU_RAM|PROGRAM_COUNTER|out[6]~4_combout  & ( \CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & ( (!\CPU_RAM|FSM_CONTROLLER|state [20] & \CPU_RAM|PROGRAM_COUNTER|out[6]~3_combout ) ) ) ) # ( 
// !\CPU_RAM|PROGRAM_COUNTER|out[6]~4_combout  & ( \CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & ( !\CPU_RAM|FSM_CONTROLLER|state [20] ) ) ) # ( \CPU_RAM|PROGRAM_COUNTER|out[6]~4_combout  & ( !\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & ( 
// (!\CPU_RAM|PROGRAM_COUNTER|out[6]~1_combout  & (\CPU_RAM|PROGRAM_COUNTER|out[6]~2_combout  & (!\CPU_RAM|FSM_CONTROLLER|state [20] & \CPU_RAM|PROGRAM_COUNTER|out[6]~3_combout ))) ) ) ) # ( !\CPU_RAM|PROGRAM_COUNTER|out[6]~4_combout  & ( 
// !\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & ( !\CPU_RAM|FSM_CONTROLLER|state [20] ) ) )

	.dataa(!\CPU_RAM|PROGRAM_COUNTER|out[6]~1_combout ),
	.datab(!\CPU_RAM|PROGRAM_COUNTER|out[6]~2_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [20]),
	.datad(!\CPU_RAM|PROGRAM_COUNTER|out[6]~3_combout ),
	.datae(!\CPU_RAM|PROGRAM_COUNTER|out[6]~4_combout ),
	.dataf(!\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|PROGRAM_COUNTER|out[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|PROGRAM_COUNTER|out[8]~5 .extended_lut = "off";
defparam \CPU_RAM|PROGRAM_COUNTER|out[8]~5 .lut_mask = 64'hF0F00020F0F000F0;
defparam \CPU_RAM|PROGRAM_COUNTER|out[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N8
dffeas \CPU_RAM|PROGRAM_COUNTER|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Add0~33_sumout ),
	.asdata(\CPU_RAM|DP|U0|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU_RAM|FSM_CONTROLLER|state [23]),
	.sload(\CPU_RAM|PROGRAM_COUNTER|out[6]~0_combout ),
	.ena(\CPU_RAM|PROGRAM_COUNTER|out[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|PROGRAM_COUNTER|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|PROGRAM_COUNTER|out[2] .is_wysiwyg = "true";
defparam \CPU_RAM|PROGRAM_COUNTER|out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N30
cyclonev_lcell_comb \CPU_RAM|DP|Mux13~1 (
// Equation(s):
// \CPU_RAM|DP|Mux13~1_combout  = ( \CPU_RAM|Instruction_Register|out [2] & ( \CPU_RAM|FSM_CONTROLLER|state [10] & ( (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & !\SW[2]~input_o ) ) ) ) # ( !\CPU_RAM|Instruction_Register|out [2] & ( 
// \CPU_RAM|FSM_CONTROLLER|state [10] & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ) # (!\SW[2]~input_o ) ) ) ) # ( \CPU_RAM|Instruction_Register|out [2] & ( !\CPU_RAM|FSM_CONTROLLER|state [10] & ( (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & 
// !\CPU_RAM|PROGRAM_COUNTER|out [2]) ) ) ) # ( !\CPU_RAM|Instruction_Register|out [2] & ( !\CPU_RAM|FSM_CONTROLLER|state [10] & ( (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & !\CPU_RAM|PROGRAM_COUNTER|out [2]) ) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datac(!\SW[2]~input_o ),
	.datad(!\CPU_RAM|PROGRAM_COUNTER|out [2]),
	.datae(!\CPU_RAM|Instruction_Register|out [2]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux13~1 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux13~1 .lut_mask = 64'h33003300FCFC3030;
defparam \CPU_RAM|DP|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N30
cyclonev_lcell_comb \CPU_RAM|DP|Mux13~0 (
// Equation(s):
// \CPU_RAM|DP|Mux13~0_combout  = ( \CPU_RAM|always0~5_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\CPU_RAM|DP|Mux13~1_combout  & (((\CPU_RAM|FSM_CONTROLLER|state [10]) # (\CPU_RAM|DP|C|out [2])) # 
// (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ))) ) ) ) # ( !\CPU_RAM|always0~5_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & (!\CPU_RAM|DP|Mux13~1_combout  & 
// ((\CPU_RAM|FSM_CONTROLLER|state [10]) # (\CPU_RAM|DP|C|out [2])))) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|DP|Mux13~1_combout ) # ((\CPU_RAM|FSM_CONTROLLER|state [10])))) ) ) ) # ( \CPU_RAM|always0~5_combout  & ( 
// !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\CPU_RAM|DP|Mux13~1_combout  & (((\CPU_RAM|FSM_CONTROLLER|state [10]) # (\CPU_RAM|DP|C|out [2])) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ))) ) ) ) # ( !\CPU_RAM|always0~5_combout  & ( 
// !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\CPU_RAM|DP|Mux13~1_combout  & ((!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((\CPU_RAM|FSM_CONTROLLER|state [10]) # (\CPU_RAM|DP|C|out [2]))) # 
// (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|FSM_CONTROLLER|state [10]))))) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datab(!\CPU_RAM|DP|Mux13~1_combout ),
	.datac(!\CPU_RAM|DP|C|out [2]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datae(!\CPU_RAM|always0~5_combout ),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux13~0 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux13~0 .lut_mask = 64'h4C884CCC4CDD4CCC;
defparam \CPU_RAM|DP|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N38
dffeas \CPU_RAM|DP|U0|reg_en[2].R|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[2].R|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[2] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N48
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[6].R|out[2]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[6].R|out[2]~feeder_combout  = ( \CPU_RAM|DP|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[6].R|out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[2]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N49
dffeas \CPU_RAM|DP|U0|reg_en[6].R|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[6].R|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[6].R|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[2] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y6_N3
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[5].R|out[2]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[5].R|out[2]~feeder_combout  = ( \CPU_RAM|DP|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[5].R|out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[2]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y6_N4
dffeas \CPU_RAM|DP|U0|reg_en[5].R|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[5].R|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[5].R|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[2] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N54
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[4].R|out[2]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[4].R|out[2]~feeder_combout  = ( \CPU_RAM|DP|Mux13~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux13~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[4].R|out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[2]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N55
dffeas \CPU_RAM|DP|U0|reg_en[4].R|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[4].R|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[4].R|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[2] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y6_N32
dffeas \CPU_RAM|DP|U0|reg_en[7].R|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[7].R|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[2] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N30
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux13~0 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux13~0_combout  = ( \CPU_RAM|DP|U0|reg_en[7].R|out [2] & ( \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|INST_DEC|Mux1~0_combout ) # (\CPU_RAM|DP|U0|reg_en[5].R|out [2]) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [2] & ( 
// \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[5].R|out [2] & !\CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[7].R|out [2] & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout  & 
// ((\CPU_RAM|DP|U0|reg_en[4].R|out [2]))) # (\CPU_RAM|INST_DEC|Mux1~0_combout  & (\CPU_RAM|DP|U0|reg_en[6].R|out [2])) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[7].R|out [2] & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout  & 
// ((\CPU_RAM|DP|U0|reg_en[4].R|out [2]))) # (\CPU_RAM|INST_DEC|Mux1~0_combout  & (\CPU_RAM|DP|U0|reg_en[6].R|out [2])) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[6].R|out [2]),
	.datab(!\CPU_RAM|DP|U0|reg_en[5].R|out [2]),
	.datac(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datad(!\CPU_RAM|DP|U0|reg_en[4].R|out [2]),
	.datae(!\CPU_RAM|DP|U0|reg_en[7].R|out [2]),
	.dataf(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux13~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux13~0 .lut_mask = 64'h05F505F530303F3F;
defparam \CPU_RAM|DP|U0|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N4
dffeas \CPU_RAM|DP|U0|reg_en[3].R|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[3].R|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[2] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N23
dffeas \CPU_RAM|DP|U0|reg_en[1].R|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[1].R|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[2] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y6_N32
dffeas \CPU_RAM|DP|U0|reg_en[0].R|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[0].R|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[2] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N21
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux13~1 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux13~1_combout  = ( \CPU_RAM|DP|U0|reg_en[0].R|out [2] & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout  & ((!\CPU_RAM|INST_DEC|Mux2~0_combout ) # ((\CPU_RAM|DP|U0|reg_en[1].R|out [2])))) # (\CPU_RAM|INST_DEC|Mux1~0_combout  & 
// (\CPU_RAM|INST_DEC|Mux2~0_combout  & (\CPU_RAM|DP|U0|reg_en[3].R|out [2]))) ) ) # ( !\CPU_RAM|DP|U0|reg_en[0].R|out [2] & ( (\CPU_RAM|INST_DEC|Mux2~0_combout  & ((!\CPU_RAM|INST_DEC|Mux1~0_combout  & ((\CPU_RAM|DP|U0|reg_en[1].R|out [2]))) # 
// (\CPU_RAM|INST_DEC|Mux1~0_combout  & (\CPU_RAM|DP|U0|reg_en[3].R|out [2])))) ) )

	.dataa(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datab(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datac(!\CPU_RAM|DP|U0|reg_en[3].R|out [2]),
	.datad(!\CPU_RAM|DP|U0|reg_en[1].R|out [2]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U0|reg_en[0].R|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux13~1 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux13~1 .lut_mask = 64'h0123012389AB89AB;
defparam \CPU_RAM|DP|U0|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N6
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux13~2 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux13~2_combout  = ( \CPU_RAM|DP|U0|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout  & (((\CPU_RAM|DP|U0|Mux13~1_combout )) # (\CPU_RAM|DP|U0|reg_en[2].R|out [2]))) # (\CPU_RAM|INST_DEC|Mux0~0_combout  & 
// (((\CPU_RAM|DP|U0|Mux13~0_combout )))) ) ) # ( !\CPU_RAM|DP|U0|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout  & ((\CPU_RAM|DP|U0|Mux13~1_combout ))) # (\CPU_RAM|INST_DEC|Mux0~0_combout  & (\CPU_RAM|DP|U0|Mux13~0_combout )) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[2].R|out [2]),
	.datab(!\CPU_RAM|DP|U0|Mux13~0_combout ),
	.datac(!\CPU_RAM|DP|U0|Mux13~1_combout ),
	.datad(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U0|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux13~2 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux13~2 .lut_mask = 64'h0F330F335F335F33;
defparam \CPU_RAM|DP|U0|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N7
dffeas \CPU_RAM|DP|B|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux13~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|B|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|B|out[2] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|B|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N45
cyclonev_lcell_comb \CPU_RAM|DP|Bin[1]~2 (
// Equation(s):
// \CPU_RAM|DP|Bin[1]~2_combout  = ( \CPU_RAM|DP|B|out [0] & ( \CPU_RAM|DP|Bin[1]~1_combout  & ( (\CPU_RAM|DP|Bin[1]~0_combout ) # (\CPU_RAM|DP|B|out [1]) ) ) ) # ( !\CPU_RAM|DP|B|out [0] & ( \CPU_RAM|DP|Bin[1]~1_combout  & ( (\CPU_RAM|DP|B|out [1] & 
// !\CPU_RAM|DP|Bin[1]~0_combout ) ) ) ) # ( \CPU_RAM|DP|B|out [0] & ( !\CPU_RAM|DP|Bin[1]~1_combout  & ( (!\CPU_RAM|DP|Bin[1]~0_combout  & ((\CPU_RAM|Instruction_Register|out [1]))) # (\CPU_RAM|DP|Bin[1]~0_combout  & (\CPU_RAM|DP|B|out [2])) ) ) ) # ( 
// !\CPU_RAM|DP|B|out [0] & ( !\CPU_RAM|DP|Bin[1]~1_combout  & ( (!\CPU_RAM|DP|Bin[1]~0_combout  & ((\CPU_RAM|Instruction_Register|out [1]))) # (\CPU_RAM|DP|Bin[1]~0_combout  & (\CPU_RAM|DP|B|out [2])) ) ) )

	.dataa(!\CPU_RAM|DP|B|out [2]),
	.datab(!\CPU_RAM|DP|B|out [1]),
	.datac(!\CPU_RAM|DP|Bin[1]~0_combout ),
	.datad(!\CPU_RAM|Instruction_Register|out [1]),
	.datae(!\CPU_RAM|DP|B|out [0]),
	.dataf(!\CPU_RAM|DP|Bin[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Bin[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Bin[1]~2 .extended_lut = "off";
defparam \CPU_RAM|DP|Bin[1]~2 .lut_mask = 64'h05F505F530303F3F;
defparam \CPU_RAM|DP|Bin[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N0
cyclonev_lcell_comb \CPU_RAM|DP|C|out[1]~feeder (
// Equation(s):
// \CPU_RAM|DP|C|out[1]~feeder_combout  = ( \CPU_RAM|DP|U2|Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|C|out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[1]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|C|out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|C|out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N1
dffeas \CPU_RAM|DP|C|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|C|out[1]~feeder_combout ),
	.asdata(\CPU_RAM|DP|U2|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_RAM|Instruction_Register|out [12]),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|C|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[1] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|C|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N34
dffeas \CPU_RAM|DATA_ADDRESS|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|C|out [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [21]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DATA_ADDRESS|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DATA_ADDRESS|out[1] .is_wysiwyg = "true";
defparam \CPU_RAM|DATA_ADDRESS|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N30
cyclonev_lcell_comb \CPU_RAM|mem_addr[1]~2 (
// Equation(s):
// \CPU_RAM|mem_addr[1]~2_combout  = ( \CPU_RAM|DATA_ADDRESS|out [1] & ( (!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ) # (\CPU_RAM|PROGRAM_COUNTER|out [1]) ) ) # ( !\CPU_RAM|DATA_ADDRESS|out [1] & ( (\CPU_RAM|PROGRAM_COUNTER|out [1] & 
// \CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ) ) )

	.dataa(!\CPU_RAM|PROGRAM_COUNTER|out [1]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DATA_ADDRESS|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|mem_addr[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|mem_addr[1]~2 .extended_lut = "off";
defparam \CPU_RAM|mem_addr[1]~2 .lut_mask = 64'h11111111DDDDDDDD;
defparam \CPU_RAM|mem_addr[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N12
cyclonev_lcell_comb \CPU_RAM|Mux10~0 (
// Equation(s):
// \CPU_RAM|Mux10~0_combout  = ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\CPU_RAM|always0~5_combout ) # (\SW[0]~input_o ) ) ) # ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (\SW[0]~input_o  & 
// \CPU_RAM|always0~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[0]~input_o ),
	.datad(!\CPU_RAM|always0~5_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Mux10~0 .extended_lut = "off";
defparam \CPU_RAM|Mux10~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU_RAM|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N14
dffeas \CPU_RAM|Instruction_Register|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [19]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|Instruction_Register|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|Instruction_Register|out[0] .is_wysiwyg = "true";
defparam \CPU_RAM|Instruction_Register|out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N2
dffeas \CPU_RAM|PROGRAM_COUNTER|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Add0~25_sumout ),
	.asdata(\CPU_RAM|DP|U0|Mux15~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU_RAM|FSM_CONTROLLER|state [23]),
	.sload(\CPU_RAM|PROGRAM_COUNTER|out[6]~0_combout ),
	.ena(\CPU_RAM|PROGRAM_COUNTER|out[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|PROGRAM_COUNTER|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|PROGRAM_COUNTER|out[0] .is_wysiwyg = "true";
defparam \CPU_RAM|PROGRAM_COUNTER|out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N12
cyclonev_lcell_comb \CPU_RAM|mem_addr[0]~1 (
// Equation(s):
// \CPU_RAM|mem_addr[0]~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & ( \CPU_RAM|PROGRAM_COUNTER|out [0] ) ) # ( !\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & ( \CPU_RAM|DATA_ADDRESS|out [0] ) )

	.dataa(!\CPU_RAM|DATA_ADDRESS|out [0]),
	.datab(gnd),
	.datac(!\CPU_RAM|PROGRAM_COUNTER|out [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|mem_addr[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|mem_addr[0]~1 .extended_lut = "off";
defparam \CPU_RAM|mem_addr[0]~1 .lut_mask = 64'h555555550F0F0F0F;
defparam \CPU_RAM|mem_addr[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N33
cyclonev_lcell_comb \CPU_RAM|Mux35~0 (
// Equation(s):
// \CPU_RAM|Mux35~0_combout  = ( \CPU_RAM|always0~4_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a13  & ( (!\CPU_RAM|always0~3_combout ) # ((!\CPU_RAM|always0~2_combout ) # ((!\CPU_RAM|always0~1_combout ) # (!\CPU_RAM|always0~0_combout ))) 
// ) ) ) # ( !\CPU_RAM|always0~4_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a13  ) )

	.dataa(!\CPU_RAM|always0~3_combout ),
	.datab(!\CPU_RAM|always0~2_combout ),
	.datac(!\CPU_RAM|always0~1_combout ),
	.datad(!\CPU_RAM|always0~0_combout ),
	.datae(!\CPU_RAM|always0~4_combout ),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Mux35~0 .extended_lut = "off";
defparam \CPU_RAM|Mux35~0 .lut_mask = 64'h00000000FFFFFFFE;
defparam \CPU_RAM|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N34
dffeas \CPU_RAM|Instruction_Register|out[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Mux35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [19]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|Instruction_Register|out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|Instruction_Register|out[13] .is_wysiwyg = "true";
defparam \CPU_RAM|Instruction_Register|out[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N57
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector4~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector4~0_combout  = ( \CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q  & ( \CPU_RAM|Instruction_Register|out [15] & ( (!\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & (\CPU_RAM|Instruction_Register|out [13] & 
// !\CPU_RAM|Instruction_Register|out [12])) ) ) ) # ( !\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q  & ( \CPU_RAM|Instruction_Register|out [15] & ( !\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  $ (((!\CPU_RAM|Instruction_Register|out [13] & 
// \CPU_RAM|Instruction_Register|out [12]))) ) ) ) # ( \CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q  & ( !\CPU_RAM|Instruction_Register|out [15] & ( (\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & (!\CPU_RAM|Instruction_Register|out [13] & 
// \CPU_RAM|Instruction_Register|out [12])) ) ) ) # ( !\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q  & ( !\CPU_RAM|Instruction_Register|out [15] & ( (\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & (\CPU_RAM|Instruction_Register|out [13] & 
// !\CPU_RAM|Instruction_Register|out [12])) ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU_RAM|Instruction_Register|out [13]),
	.datad(!\CPU_RAM|Instruction_Register|out [12]),
	.datae(!\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ),
	.dataf(!\CPU_RAM|Instruction_Register|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector4~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector4~0 .lut_mask = 64'h05000050AA5A0A00;
defparam \CPU_RAM|FSM_CONTROLLER|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N39
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal14~4 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal14~4_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state[1]~DUPLICATE_q  & ( !\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~4 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~4 .lut_mask = 64'hFF00FF0000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N18
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal10~3 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal10~3_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal10~0_combout  & ( (\CPU_RAM|FSM_CONTROLLER|Equal10~2_combout  & (!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q  & (\CPU_RAM|FSM_CONTROLLER|Equal14~4_combout  & 
// !\CPU_RAM|FSM_CONTROLLER|state [20]))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Equal10~2_combout ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal14~4_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [20]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal10~3 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal10~3 .lut_mask = 64'h0000000004000400;
defparam \CPU_RAM|FSM_CONTROLLER|Equal10~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N3
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal13~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal13~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal10~3_combout  & ( (\CPU_RAM|FSM_CONTROLLER|state [23] & \CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [23]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal10~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal13~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal13~0 .lut_mask = 64'h00000000000F000F;
defparam \CPU_RAM|FSM_CONTROLLER|Equal13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N39
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector4~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector4~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal14~7_combout  & ( (\CPU_RAM|FSM_CONTROLLER|Equal13~0_combout ) # (\CPU_RAM|FSM_CONTROLLER|Selector4~0_combout ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|Equal14~7_combout  & ( 
// \CPU_RAM|FSM_CONTROLLER|Equal13~0_combout  ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Selector4~0_combout ),
	.datac(gnd),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal13~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal14~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector4~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector4~1 .lut_mask = 64'h00FF00FF33FF33FF;
defparam \CPU_RAM|FSM_CONTROLLER|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y3_N40
dffeas \CPU_RAM|FSM_CONTROLLER|state[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[13] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N27
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal18~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal18~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q  & ( (\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state [13] & \CPU_RAM|FSM_CONTROLLER|state [8])) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [13]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [8]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal18~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal18~1 .lut_mask = 64'h0000000000500050;
defparam \CPU_RAM|FSM_CONTROLLER|Equal18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N57
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal18~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal18~0_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE_q  & ( (!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q  & (\CPU_RAM|FSM_CONTROLLER|Equal14~4_combout  & \CPU_RAM|FSM_CONTROLLER|state [11])) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal14~4_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [11]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal18~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal18~0 .lut_mask = 64'h000A000A00000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N9
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal14~6 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal14~6_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal14~1_combout  & ( \CPU_RAM|FSM_CONTROLLER|Equal14~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal14~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal14~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~6 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~6 .lut_mask = 64'h0000000000FF00FF;
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N36
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal18~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal18~2_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal14~6_combout  & ( (\CPU_RAM|FSM_CONTROLLER|Equal18~1_combout  & (!\CPU_RAM|FSM_CONTROLLER|state [6] & \CPU_RAM|FSM_CONTROLLER|Equal18~0_combout )) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Equal18~1_combout ),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [6]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal18~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal14~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal18~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal18~2 .lut_mask = 64'h0000000000500050;
defparam \CPU_RAM|FSM_CONTROLLER|Equal18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N18
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector15~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector15~2_combout  = ( \CPU_RAM|Instruction_Register|out [13] & ( \CPU_RAM|Instruction_Register|out [15] & ( (!\CPU_RAM|Instruction_Register|out [14] & (\CPU_RAM|Instruction_Register|out [12] & \CPU_RAM|Instruction_Register|out 
// [11])) ) ) ) # ( \CPU_RAM|Instruction_Register|out [13] & ( !\CPU_RAM|Instruction_Register|out [15] & ( (!\CPU_RAM|Instruction_Register|out [14]) # ((!\CPU_RAM|Instruction_Register|out [12] & !\CPU_RAM|Instruction_Register|out [11])) ) ) ) # ( 
// !\CPU_RAM|Instruction_Register|out [13] & ( !\CPU_RAM|Instruction_Register|out [15] & ( (\CPU_RAM|Instruction_Register|out [14] & (\CPU_RAM|Instruction_Register|out [12] & \CPU_RAM|Instruction_Register|out [11])) ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [14]),
	.datab(!\CPU_RAM|Instruction_Register|out [12]),
	.datac(!\CPU_RAM|Instruction_Register|out [11]),
	.datad(gnd),
	.datae(!\CPU_RAM|Instruction_Register|out [13]),
	.dataf(!\CPU_RAM|Instruction_Register|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector15~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector15~2 .lut_mask = 64'h0101EAEA00000202;
defparam \CPU_RAM|FSM_CONTROLLER|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N6
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector15~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector15~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal28~0_combout  & ( \CPU_RAM|FSM_CONTROLLER|Equal20~1_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state[1]~DUPLICATE_q  & (\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q  & 
// (!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ))) # (\CPU_RAM|FSM_CONTROLLER|state[1]~DUPLICATE_q  & (((!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q )))) ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|Equal28~0_combout  & ( \CPU_RAM|FSM_CONTROLLER|Equal20~1_combout 
//  & ( (\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q  & !\CPU_RAM|FSM_CONTROLLER|state[1]~DUPLICATE_q )) ) ) ) # ( \CPU_RAM|FSM_CONTROLLER|Equal28~0_combout  & ( !\CPU_RAM|FSM_CONTROLLER|Equal20~1_combout  & 
// ( (!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q  & \CPU_RAM|FSM_CONTROLLER|state[1]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[1]~DUPLICATE_q ),
	.datae(!\CPU_RAM|FSM_CONTROLLER|Equal28~0_combout ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector15~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector15~0 .lut_mask = 64'h000000F0440044F0;
defparam \CPU_RAM|FSM_CONTROLLER|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N36
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector15~3 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector15~3_combout  = ( \CPU_RAM|FSM_CONTROLLER|Selector15~1_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|Selector15~0_combout  & (!\CPU_RAM|FSM_CONTROLLER|Equal40~2_combout  & ((!\CPU_RAM|FSM_CONTROLLER|Equal14~7_combout ) # 
// (\CPU_RAM|FSM_CONTROLLER|Selector15~2_combout )))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Selector15~2_combout ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Selector15~0_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal14~7_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal40~2_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Selector15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector15~3 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector15~3 .lut_mask = 64'h00000000C400C400;
defparam \CPU_RAM|FSM_CONTROLLER|Selector15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N30
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector15~4 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector15~4_combout  = ( \CPU_RAM|FSM_CONTROLLER|Selector15~3_combout  & ( \CPU_RAM|FSM_CONTROLLER|WideOr1~4_combout  ) ) # ( !\CPU_RAM|FSM_CONTROLLER|Selector15~3_combout  & ( \CPU_RAM|FSM_CONTROLLER|WideOr1~4_combout  ) ) # ( 
// \CPU_RAM|FSM_CONTROLLER|Selector15~3_combout  & ( !\CPU_RAM|FSM_CONTROLLER|WideOr1~4_combout  & ( ((\CPU_RAM|FSM_CONTROLLER|Equal21~0_combout  & (!\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q  $ (!\CPU_RAM|Instruction_Register|out [12])))) # 
// (\CPU_RAM|FSM_CONTROLLER|Equal18~2_combout ) ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|Selector15~3_combout  & ( !\CPU_RAM|FSM_CONTROLLER|WideOr1~4_combout  ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Equal18~2_combout ),
	.datab(!\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ),
	.datac(!\CPU_RAM|Instruction_Register|out [12]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal21~0_combout ),
	.datae(!\CPU_RAM|FSM_CONTROLLER|Selector15~3_combout ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|WideOr1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector15~4 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector15~4 .lut_mask = 64'hFFFF557DFFFFFFFF;
defparam \CPU_RAM|FSM_CONTROLLER|Selector15~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N31
dffeas \CPU_RAM|FSM_CONTROLLER|state[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector15~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[1] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y4_N38
dffeas \CPU_RAM|FSM_CONTROLLER|state[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[0] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N18
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal26~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal26~2_combout  = ( \CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q  & ( (!\CPU_RAM|FSM_CONTROLLER|state [1] & (\CPU_RAM|FSM_CONTROLLER|state [0] & \CPU_RAM|FSM_CONTROLLER|state [12])) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [1]),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [0]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [12]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal26~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal26~2 .lut_mask = 64'h00000000000A000A;
defparam \CPU_RAM|FSM_CONTROLLER|Equal26~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N24
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal38~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal38~0_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state [6] & ( (!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & (\CPU_RAM|FSM_CONTROLLER|Equal37~0_combout  & !\CPU_RAM|FSM_CONTROLLER|state [8])) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal37~0_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [8]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal38~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal38~0 .lut_mask = 64'h0A000A0000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N54
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal38~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal38~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal14~6_combout  & ( (\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q  & (\CPU_RAM|FSM_CONTROLLER|Equal38~0_combout  & !\CPU_RAM|FSM_CONTROLLER|state [1])) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal38~0_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [1]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal14~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal38~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal38~1 .lut_mask = 64'h0000000005000500;
defparam \CPU_RAM|FSM_CONTROLLER|Equal38~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N36
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal39~3 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal39~3_combout  = ( \CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q  & ( \CPU_RAM|FSM_CONTROLLER|Equal39~2_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state [15] & (!\CPU_RAM|FSM_CONTROLLER|state [13] & (!\CPU_RAM|FSM_CONTROLLER|state 
// [20] & !\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [15]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [13]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [20]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datae(!\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal39~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal39~3 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal39~3 .lut_mask = 64'h0000000000008000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal39~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N9
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|WideOr1~3 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|WideOr1~3_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q  & ( (!\CPU_RAM|FSM_CONTROLLER|state [12] & (!\CPU_RAM|FSM_CONTROLLER|state [2] & \CPU_RAM|FSM_CONTROLLER|Equal39~3_combout )) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [12]),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [2]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal39~3_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|WideOr1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|WideOr1~3 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|WideOr1~3 .lut_mask = 64'h00A000A000000000;
defparam \CPU_RAM|FSM_CONTROLLER|WideOr1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N42
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal42~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal42~0_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state [2] & ( (\CPU_RAM|FSM_CONTROLLER|state[12]~DUPLICATE_q  & (\CPU_RAM|FSM_CONTROLLER|state [1] & \CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[12]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [1]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal42~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal42~0 .lut_mask = 64'h0003000300000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N54
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal31~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal31~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal14~4_combout  & ( (\CPU_RAM|FSM_CONTROLLER|state[25]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state [22] & (!\CPU_RAM|FSM_CONTROLLER|state [21] & !\CPU_RAM|FSM_CONTROLLER|state 
// [19]))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[25]~DUPLICATE_q ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [22]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [21]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [19]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal31~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal31~1 .lut_mask = 64'h0000000040004000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N15
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal31~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal31~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|state [10] & ( (\CPU_RAM|FSM_CONTROLLER|state [9] & (!\CPU_RAM|FSM_CONTROLLER|state [14] & !\CPU_RAM|FSM_CONTROLLER|state [6])) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [9]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [14]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [6]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal31~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal31~0 .lut_mask = 64'h0000000030003000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N18
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal31~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal31~2_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal31~0_combout  & ( (\CPU_RAM|FSM_CONTROLLER|state [20] & (\CPU_RAM|FSM_CONTROLLER|state [23] & \CPU_RAM|FSM_CONTROLLER|Equal31~1_combout )) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [20]),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [23]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal31~1_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal31~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal31~2 .lut_mask = 64'h0000000000050005;
defparam \CPU_RAM|FSM_CONTROLLER|Equal31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N45
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal31~3 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal31~3_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal31~2_combout  & ( (\CPU_RAM|FSM_CONTROLLER|state [24] & (\CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q  & (\CPU_RAM|FSM_CONTROLLER|state [12] & 
// \CPU_RAM|FSM_CONTROLLER|Equal45~2_combout ))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [24]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [12]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal45~2_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal31~3 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal31~3 .lut_mask = 64'h0000000000010001;
defparam \CPU_RAM|FSM_CONTROLLER|Equal31~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N0
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|WideOr1~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|WideOr1~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal39~3_combout  & ( !\CPU_RAM|FSM_CONTROLLER|Equal31~3_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|Equal42~0_combout  & (((!\CPU_RAM|FSM_CONTROLLER|Equal11~1_combout ) # 
// (\CPU_RAM|FSM_CONTROLLER|state [19])) # (\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ))) ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|Equal39~3_combout  & ( !\CPU_RAM|FSM_CONTROLLER|Equal31~3_combout  & ( ((!\CPU_RAM|FSM_CONTROLLER|Equal11~1_combout ) # 
// (\CPU_RAM|FSM_CONTROLLER|state [19])) # (\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal42~0_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [19]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal11~1_combout ),
	.datae(!\CPU_RAM|FSM_CONTROLLER|Equal39~3_combout ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|WideOr1~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|WideOr1~0 .lut_mask = 64'hFF5FCC4C00000000;
defparam \CPU_RAM|FSM_CONTROLLER|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N39
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal23~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal23~0_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state [8] & ( (!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state [11] & !\CPU_RAM|FSM_CONTROLLER|state [7])) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [11]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [7]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal23~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal23~0 .lut_mask = 64'hA000A00000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N42
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal23~3 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal23~3_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal10~2_combout  & ( (\CPU_RAM|FSM_CONTROLLER|Equal23~1_combout  & (\CPU_RAM|FSM_CONTROLLER|Equal23~0_combout  & (\CPU_RAM|FSM_CONTROLLER|Equal23~2_combout  & 
// \CPU_RAM|FSM_CONTROLLER|state [16]))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Equal23~1_combout ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal23~0_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal23~2_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [16]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal10~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal23~3 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal23~3 .lut_mask = 64'h0000000000010001;
defparam \CPU_RAM|FSM_CONTROLLER|Equal23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N48
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal15~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal15~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal23~1_combout  & ( (\CPU_RAM|FSM_CONTROLLER|state [1] & (\CPU_RAM|FSM_CONTROLLER|Equal10~0_combout  & (\CPU_RAM|FSM_CONTROLLER|state [15] & !\CPU_RAM|FSM_CONTROLLER|state [3]))) ) 
// )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [1]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal10~0_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [15]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [3]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal15~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal15~0 .lut_mask = 64'h0000000001000100;
defparam \CPU_RAM|FSM_CONTROLLER|Equal15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N54
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|WideOr1~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|WideOr1~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|state [10] & ( \CPU_RAM|FSM_CONTROLLER|Equal15~0_combout  & ( (\CPU_RAM|FSM_CONTROLLER|state [13] & (\CPU_RAM|FSM_CONTROLLER|Equal10~1_combout  & 
// (!\CPU_RAM|FSM_CONTROLLER|state[12]~DUPLICATE_q  & !\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ))) ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|state [10] & ( \CPU_RAM|FSM_CONTROLLER|Equal15~0_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state [13] & 
// (\CPU_RAM|FSM_CONTROLLER|Equal10~1_combout  & (\CPU_RAM|FSM_CONTROLLER|state[12]~DUPLICATE_q  & \CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [13]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal10~1_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[12]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ),
	.datae(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|WideOr1~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|WideOr1~1 .lut_mask = 64'h0000000000021000;
defparam \CPU_RAM|FSM_CONTROLLER|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N18
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal26~4 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal26~4_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & ( (\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state [24] & 
// \CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q ))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [24]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal26~4 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal26~4 .lut_mask = 64'h0040004000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal26~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N39
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal26~3 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal26~3_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal45~0_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state [13] & \CPU_RAM|FSM_CONTROLLER|Equal26~1_combout ) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [13]),
	.datac(gnd),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal26~1_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal45~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal26~3 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal26~3 .lut_mask = 64'h0000000000CC00CC;
defparam \CPU_RAM|FSM_CONTROLLER|Equal26~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N36
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal26~5 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal26~5_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal26~3_combout  & ( (\CPU_RAM|FSM_CONTROLLER|Equal23~0_combout  & (\CPU_RAM|FSM_CONTROLLER|Equal26~4_combout  & \CPU_RAM|FSM_CONTROLLER|Equal26~2_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal23~0_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal26~4_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal26~2_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal26~5 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal26~5 .lut_mask = 64'h0000000000030003;
defparam \CPU_RAM|FSM_CONTROLLER|Equal26~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N24
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|WideOr1~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|WideOr1~2_combout  = ( \CPU_RAM|FSM_CONTROLLER|state [23] & ( !\CPU_RAM|FSM_CONTROLLER|Equal26~5_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|Equal23~3_combout  & !\CPU_RAM|FSM_CONTROLLER|WideOr1~1_combout ) ) ) ) # ( 
// !\CPU_RAM|FSM_CONTROLLER|state [23] & ( !\CPU_RAM|FSM_CONTROLLER|Equal26~5_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|Equal23~3_combout  & (!\CPU_RAM|FSM_CONTROLLER|WideOr1~1_combout  & ((!\CPU_RAM|FSM_CONTROLLER|Equal10~3_combout ) # 
// (\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q )))) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal23~3_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|WideOr1~1_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal10~3_combout ),
	.datae(!\CPU_RAM|FSM_CONTROLLER|state [23]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal26~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|WideOr1~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|WideOr1~2 .lut_mask = 64'hC040C0C000000000;
defparam \CPU_RAM|FSM_CONTROLLER|WideOr1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N57
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|WideOr1~4 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|WideOr1~4_combout  = ( \CPU_RAM|FSM_CONTROLLER|WideOr1~0_combout  & ( \CPU_RAM|FSM_CONTROLLER|WideOr1~2_combout  & ( (((\CPU_RAM|FSM_CONTROLLER|Equal26~2_combout  & \CPU_RAM|FSM_CONTROLLER|Equal39~3_combout )) # 
// (\CPU_RAM|FSM_CONTROLLER|WideOr1~3_combout )) # (\CPU_RAM|FSM_CONTROLLER|Equal38~1_combout ) ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|WideOr1~0_combout  & ( \CPU_RAM|FSM_CONTROLLER|WideOr1~2_combout  ) ) # ( \CPU_RAM|FSM_CONTROLLER|WideOr1~0_combout  & ( 
// !\CPU_RAM|FSM_CONTROLLER|WideOr1~2_combout  ) ) # ( !\CPU_RAM|FSM_CONTROLLER|WideOr1~0_combout  & ( !\CPU_RAM|FSM_CONTROLLER|WideOr1~2_combout  ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Equal26~2_combout ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal38~1_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|WideOr1~3_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal39~3_combout ),
	.datae(!\CPU_RAM|FSM_CONTROLLER|WideOr1~0_combout ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|WideOr1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|WideOr1~4 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|WideOr1~4 .lut_mask = 64'hFFFFFFFFFFFF3F7F;
defparam \CPU_RAM|FSM_CONTROLLER|WideOr1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N33
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|WideOr1~5 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|WideOr1~5_combout  = (\CPU_RAM|FSM_CONTROLLER|Equal30~0_combout ) # (\CPU_RAM|FSM_CONTROLLER|WideOr1~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|WideOr1~4_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal30~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|WideOr1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|WideOr1~5 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|WideOr1~5 .lut_mask = 64'h0FFF0FFF0FFF0FFF;
defparam \CPU_RAM|FSM_CONTROLLER|WideOr1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N35
dffeas \CPU_RAM|FSM_CONTROLLER|state[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|WideOr1~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [25]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[25] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N3
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal11~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal11~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|state [1] & ( (!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q  & \CPU_RAM|FSM_CONTROLLER|state [22]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [22]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal11~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal11~0 .lut_mask = 64'h0000000000F000F0;
defparam \CPU_RAM|FSM_CONTROLLER|Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N30
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal11~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal11~1_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state [21] & ( (\CPU_RAM|FSM_CONTROLLER|state [25] & (\CPU_RAM|FSM_CONTROLLER|Equal38~0_combout  & (\CPU_RAM|FSM_CONTROLLER|Equal11~0_combout  & 
// \CPU_RAM|FSM_CONTROLLER|Equal14~0_combout ))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [25]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal38~0_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal11~0_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal14~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal11~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal11~1 .lut_mask = 64'h0001000100000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N15
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal11~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal11~2_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal11~1_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q  & !\CPU_RAM|FSM_CONTROLLER|state [19]) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal11~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal11~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal11~2 .lut_mask = 64'h00000000C0C0C0C0;
defparam \CPU_RAM|FSM_CONTROLLER|Equal11~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N41
dffeas \CPU_RAM|FSM_CONTROLLER|state[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|FSM_CONTROLLER|Equal11~2_combout ),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [19]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[19] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y4_N5
dffeas \CPU_RAM|Instruction_Register|out[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Mux31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [19]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|Instruction_Register|out[11]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|Instruction_Register|out[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N24
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector3~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector3~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal14~7_combout  & ( \CPU_RAM|FSM_CONTROLLER|Selector5~1_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|Equal5~0_combout  & (((\CPU_RAM|FSM_CONTROLLER|always0~0_combout )))) # 
// (\CPU_RAM|FSM_CONTROLLER|Equal5~0_combout  & (!\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q  & ((\CPU_RAM|Instruction_Register|out [12])))) ) ) ) # ( \CPU_RAM|FSM_CONTROLLER|Equal14~7_combout  & ( !\CPU_RAM|FSM_CONTROLLER|Selector5~1_combout  ) ) # ( 
// !\CPU_RAM|FSM_CONTROLLER|Equal14~7_combout  & ( !\CPU_RAM|FSM_CONTROLLER|Selector5~1_combout  ) )

	.dataa(!\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal5~0_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|always0~0_combout ),
	.datad(!\CPU_RAM|Instruction_Register|out [12]),
	.datae(!\CPU_RAM|FSM_CONTROLLER|Equal14~7_combout ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector3~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector3~0 .lut_mask = 64'hFFFFFFFF00000C2E;
defparam \CPU_RAM|FSM_CONTROLLER|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y4_N25
dffeas \CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N12
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal36~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal36~0_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state [8] & ( (\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q  & (\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q  & (\CPU_RAM|FSM_CONTROLLER|state [7] & !\CPU_RAM|FSM_CONTROLLER|state 
// [11]))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[18]~DUPLICATE_q ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [7]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [11]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal36~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal36~0 .lut_mask = 64'h0100010000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal36~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N21
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal36~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal36~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal36~0_combout  & ( (\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q  & (\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q  & \CPU_RAM|FSM_CONTROLLER|Equal23~2_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[4]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal23~2_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal36~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal36~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal36~1 .lut_mask = 64'h0000000000030003;
defparam \CPU_RAM|FSM_CONTROLLER|Equal36~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N42
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal36~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal36~2_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal26~3_combout  & ( (\CPU_RAM|FSM_CONTROLLER|state [24] & (\CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q  & (\CPU_RAM|FSM_CONTROLLER|Equal36~1_combout  & 
// \CPU_RAM|FSM_CONTROLLER|state[12]~DUPLICATE_q ))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [24]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[15]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal36~1_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal36~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal36~2 .lut_mask = 64'h0000000000010001;
defparam \CPU_RAM|FSM_CONTROLLER|Equal36~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N24
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector9~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector9~0_combout  = ( \CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q  & ( \CPU_RAM|FSM_CONTROLLER|Equal17~1_combout  ) ) # ( !\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q  & ( \CPU_RAM|FSM_CONTROLLER|Equal17~1_combout  ) 
// ) # ( \CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q  & ( !\CPU_RAM|FSM_CONTROLLER|Equal17~1_combout  & ( (((\CPU_RAM|Instruction_Register|out [12] & \CPU_RAM|FSM_CONTROLLER|Equal21~0_combout )) # (\CPU_RAM|FSM_CONTROLLER|WideOr8~0_combout )) # 
// (\CPU_RAM|FSM_CONTROLLER|Equal36~2_combout ) ) ) ) # ( !\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q  & ( !\CPU_RAM|FSM_CONTROLLER|Equal17~1_combout  & ( ((\CPU_RAM|FSM_CONTROLLER|WideOr8~0_combout ) # (\CPU_RAM|FSM_CONTROLLER|Equal21~0_combout )) # 
// (\CPU_RAM|FSM_CONTROLLER|Equal36~2_combout ) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Equal36~2_combout ),
	.datab(!\CPU_RAM|Instruction_Register|out [12]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal21~0_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|WideOr8~0_combout ),
	.datae(!\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector9~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector9~0 .lut_mask = 64'h5FFF57FFFFFFFFFF;
defparam \CPU_RAM|FSM_CONTROLLER|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N26
dffeas \CPU_RAM|FSM_CONTROLLER|state[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[8] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y2_N27
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal14~5 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal14~5_combout  = ( \CPU_RAM|FSM_CONTROLLER|state [13] & ( \CPU_RAM|FSM_CONTROLLER|Equal14~4_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state [8] & !\CPU_RAM|FSM_CONTROLLER|state [11]) ) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state [8]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [11]),
	.datad(gnd),
	.datae(!\CPU_RAM|FSM_CONTROLLER|state [13]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~5 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~5 .lut_mask = 64'h000000000000C0C0;
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N15
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal14~7 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal14~7_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal14~3_combout  & ( \CPU_RAM|FSM_CONTROLLER|Equal14~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal14~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~7 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~7 .lut_mask = 64'h000000000F0F0F0F;
defparam \CPU_RAM|FSM_CONTROLLER|Equal14~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N12
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector10~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector10~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal35~0_combout  ) # ( !\CPU_RAM|FSM_CONTROLLER|Equal35~0_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|Selector10~0_combout ) # ((\CPU_RAM|FSM_CONTROLLER|Equal14~7_combout  & 
// \CPU_RAM|FSM_CONTROLLER|state~1_combout )) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal14~7_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state~1_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Selector10~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal35~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector10~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector10~1 .lut_mask = 64'hFF03FF03FFFFFFFF;
defparam \CPU_RAM|FSM_CONTROLLER|Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N14
dffeas \CPU_RAM|FSM_CONTROLLER|state[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[7] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N15
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal17~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal17~0_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state [8] & ( (!\CPU_RAM|FSM_CONTROLLER|state [16] & (\CPU_RAM|FSM_CONTROLLER|state [7] & \CPU_RAM|FSM_CONTROLLER|state [11])) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [16]),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [7]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [11]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal17~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal17~0 .lut_mask = 64'h000A000A00000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N48
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal21~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal21~0_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q  & ( (\CPU_RAM|FSM_CONTROLLER|Equal23~1_combout  & (\CPU_RAM|FSM_CONTROLLER|Equal17~0_combout  & (\CPU_RAM|FSM_CONTROLLER|state [3] & 
// \CPU_RAM|FSM_CONTROLLER|Equal25~0_combout ))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Equal23~1_combout ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal17~0_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [3]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal25~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal21~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal21~0 .lut_mask = 64'h0001000100000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal21~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N30
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector14~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector14~0_combout  = ( !\CPU_RAM|FSM_CONTROLLER|Equal37~2_combout  & ( !\CPU_RAM|FSM_CONTROLLER|Equal43~0_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|Equal45~5_combout  & (!\CPU_RAM|FSM_CONTROLLER|Equal17~1_combout  & 
// (!\CPU_RAM|FSM_CONTROLLER|Selector5~0_combout  & !\CPU_RAM|FSM_CONTROLLER|Equal30~0_combout ))) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Equal45~5_combout ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal17~1_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Selector5~0_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal30~0_combout ),
	.datae(!\CPU_RAM|FSM_CONTROLLER|Equal37~2_combout ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal43~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector14~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector14~0 .lut_mask = 64'h8000000000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N45
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|WideOr5~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|WideOr5~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal28~0_combout  & ( !\CPU_RAM|FSM_CONTROLLER|state[1]~DUPLICATE_q  $ (!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[1]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|WideOr5~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|WideOr5~0 .lut_mask = 64'h0000000033CC33CC;
defparam \CPU_RAM|FSM_CONTROLLER|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N9
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector16~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector16~0_combout  = ( \CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & ( (\CPU_RAM|Instruction_Register|out [12] & (\CPU_RAM|Instruction_Register|out [15] & (!\CPU_RAM|Instruction_Register|out [13] & 
// !\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ))) ) ) # ( !\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & ( (\CPU_RAM|Instruction_Register|out [13] & ((!\CPU_RAM|Instruction_Register|out [15]) # ((\CPU_RAM|Instruction_Register|out [12] & 
// \CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q )))) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [12]),
	.datab(!\CPU_RAM|Instruction_Register|out [15]),
	.datac(!\CPU_RAM|Instruction_Register|out [13]),
	.datad(!\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector16~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector16~0 .lut_mask = 64'h0C0D0C0D10001000;
defparam \CPU_RAM|FSM_CONTROLLER|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N3
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector16~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector16~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal14~7_combout  & ( (\CPU_RAM|FSM_CONTROLLER|Selector16~0_combout  & (!\CPU_RAM|FSM_CONTROLLER|Equal11~2_combout  & (!\CPU_RAM|FSM_CONTROLLER|Equal35~0_combout  & 
// !\CPU_RAM|FSM_CONTROLLER|Equal13~0_combout ))) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|Equal14~7_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|Equal11~2_combout  & (!\CPU_RAM|FSM_CONTROLLER|Equal35~0_combout  & !\CPU_RAM|FSM_CONTROLLER|Equal13~0_combout )) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Selector16~0_combout ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal11~2_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal35~0_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal13~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal14~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector16~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector16~1 .lut_mask = 64'hC000C00040004000;
defparam \CPU_RAM|FSM_CONTROLLER|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N36
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector16~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector16~2_combout  = ( \CPU_RAM|FSM_CONTROLLER|Selector16~1_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|Selector14~0_combout ) # (((\CPU_RAM|FSM_CONTROLLER|Equal21~0_combout  & !\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q )) # 
// (\CPU_RAM|FSM_CONTROLLER|WideOr5~0_combout )) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|Selector16~1_combout  )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Equal21~0_combout ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Selector14~0_combout ),
	.datac(!\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|WideOr5~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector16~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector16~2 .lut_mask = 64'hFFFFFFFFDCFFDCFF;
defparam \CPU_RAM|FSM_CONTROLLER|Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N37
dffeas \CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N15
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal30~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal30~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal29~2_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q  & (\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q  & \CPU_RAM|FSM_CONTROLLER|Equal14~4_combout )) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal14~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal30~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal30~0 .lut_mask = 64'h0000000002020202;
defparam \CPU_RAM|FSM_CONTROLLER|Equal30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N6
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|WideOr9~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|WideOr9~0_combout  = ( !\CPU_RAM|FSM_CONTROLLER|Equal36~2_combout  & ( !\CPU_RAM|FSM_CONTROLLER|Equal35~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal35~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal36~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|WideOr9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|WideOr9~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|WideOr9~0 .lut_mask = 64'hFF00FF0000000000;
defparam \CPU_RAM|FSM_CONTROLLER|WideOr9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N45
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|WideOr2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|WideOr2~combout  = ( \CPU_RAM|FSM_CONTROLLER|WideOr9~0_combout  & ( ((\CPU_RAM|FSM_CONTROLLER|WideOr1~4_combout ) # (\CPU_RAM|FSM_CONTROLLER|Equal37~2_combout )) # (\CPU_RAM|FSM_CONTROLLER|Equal30~0_combout ) ) ) # ( 
// !\CPU_RAM|FSM_CONTROLLER|WideOr9~0_combout  )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Equal30~0_combout ),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal37~2_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|WideOr1~4_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|WideOr2~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|WideOr2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|WideOr2 .lut_mask = 64'hFFFFFFFF5FFF5FFF;
defparam \CPU_RAM|FSM_CONTROLLER|WideOr2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N46
dffeas \CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|WideOr2~combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N56
dffeas \CPU_RAM|DATA_ADDRESS|out[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|C|out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [21]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DATA_ADDRESS|out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DATA_ADDRESS|out[8] .is_wysiwyg = "true";
defparam \CPU_RAM|DATA_ADDRESS|out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N57
cyclonev_lcell_comb \CPU_RAM|ram_write~0 (
// Equation(s):
// \CPU_RAM|ram_write~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & ( (\CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE_q  & (!\CPU_RAM|PROGRAM_COUNTER|out [8] & !\CPU_RAM|FSM_CONTROLLER|state[25]~DUPLICATE_q )) ) ) # ( 
// !\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & ( (\CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE_q  & (!\CPU_RAM|DATA_ADDRESS|out [8] & !\CPU_RAM|FSM_CONTROLLER|state[25]~DUPLICATE_q )) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE_q ),
	.datab(!\CPU_RAM|DATA_ADDRESS|out [8]),
	.datac(!\CPU_RAM|PROGRAM_COUNTER|out [8]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|ram_write~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|ram_write~0 .extended_lut = "off";
defparam \CPU_RAM|ram_write~0 .lut_mask = 64'h4400440050005000;
defparam \CPU_RAM|ram_write~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y5_N51
cyclonev_lcell_comb \CPU_RAM|Mux6~0 (
// Equation(s):
// \CPU_RAM|Mux6~0_combout  = ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a2  & ( (!\CPU_RAM|always0~5_combout ) # (\SW[2]~input_o ) ) ) # ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a2  & ( (\CPU_RAM|always0~5_combout  & \SW[2]~input_o ) 
// ) )

	.dataa(!\CPU_RAM|always0~5_combout ),
	.datab(gnd),
	.datac(!\SW[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Mux6~0 .extended_lut = "off";
defparam \CPU_RAM|Mux6~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \CPU_RAM|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y5_N53
dffeas \CPU_RAM|Instruction_Register|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [19]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|Instruction_Register|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|Instruction_Register|out[2] .is_wysiwyg = "true";
defparam \CPU_RAM|Instruction_Register|out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N51
cyclonev_lcell_comb \CPU_RAM|INST_DEC|Mux0~0 (
// Equation(s):
// \CPU_RAM|INST_DEC|Mux0~0_combout  = ( \CPU_RAM|FSM_CONTROLLER|state [13] & ( \CPU_RAM|FSM_CONTROLLER|state [12] & ( \CPU_RAM|Instruction_Register|out [10] ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|state [13] & ( \CPU_RAM|FSM_CONTROLLER|state [12] & ( 
// \CPU_RAM|Instruction_Register|out [7] ) ) ) # ( \CPU_RAM|FSM_CONTROLLER|state [13] & ( !\CPU_RAM|FSM_CONTROLLER|state [12] & ( \CPU_RAM|Instruction_Register|out [10] ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|state [13] & ( !\CPU_RAM|FSM_CONTROLLER|state [12] & ( 
// \CPU_RAM|Instruction_Register|out [2] ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [2]),
	.datab(gnd),
	.datac(!\CPU_RAM|Instruction_Register|out [7]),
	.datad(!\CPU_RAM|Instruction_Register|out [10]),
	.datae(!\CPU_RAM|FSM_CONTROLLER|state [13]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|INST_DEC|Mux0~0 .extended_lut = "off";
defparam \CPU_RAM|INST_DEC|Mux0~0 .lut_mask = 64'h555500FF0F0F00FF;
defparam \CPU_RAM|INST_DEC|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N48
cyclonev_lcell_comb \CPU_RAM|DP|Mux12~1 (
// Equation(s):
// \CPU_RAM|DP|Mux12~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ( (!\CPU_RAM|FSM_CONTROLLER|state [10] & (!\CPU_RAM|PROGRAM_COUNTER|out [3])) # (\CPU_RAM|FSM_CONTROLLER|state [10] & ((!\SW[3]~input_o ))) ) ) # ( 
// !\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ( (!\CPU_RAM|Instruction_Register|out [3] & \CPU_RAM|FSM_CONTROLLER|state [10]) ) )

	.dataa(!\CPU_RAM|PROGRAM_COUNTER|out [3]),
	.datab(!\SW[3]~input_o ),
	.datac(!\CPU_RAM|Instruction_Register|out [3]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux12~1 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux12~1 .lut_mask = 64'h00F000F0AACCAACC;
defparam \CPU_RAM|DP|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N12
cyclonev_lcell_comb \CPU_RAM|DP|Mux12~0 (
// Equation(s):
// \CPU_RAM|DP|Mux12~0_combout  = ( \CPU_RAM|always0~5_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( (!\CPU_RAM|DP|Mux12~1_combout  & (((\CPU_RAM|FSM_CONTROLLER|state [10]) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q )) # 
// (\CPU_RAM|DP|C|out [3]))) ) ) ) # ( !\CPU_RAM|always0~5_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( (!\CPU_RAM|DP|Mux12~1_combout  & (((\CPU_RAM|FSM_CONTROLLER|state [10]) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q )) # 
// (\CPU_RAM|DP|C|out [3]))) # (\CPU_RAM|DP|Mux12~1_combout  & (((\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & \CPU_RAM|FSM_CONTROLLER|state [10])))) ) ) ) # ( \CPU_RAM|always0~5_combout  & ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( 
// (!\CPU_RAM|DP|Mux12~1_combout  & (((\CPU_RAM|FSM_CONTROLLER|state [10]) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q )) # (\CPU_RAM|DP|C|out [3]))) ) ) ) # ( !\CPU_RAM|always0~5_combout  & ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a3  & ( 
// (!\CPU_RAM|DP|Mux12~1_combout  & ((!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((\CPU_RAM|FSM_CONTROLLER|state [10]) # (\CPU_RAM|DP|C|out [3]))) # (\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q  & ((!\CPU_RAM|FSM_CONTROLLER|state [10]))))) ) ) )

	.dataa(!\CPU_RAM|DP|Mux12~1_combout ),
	.datab(!\CPU_RAM|DP|C|out [3]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[9]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [10]),
	.datae(!\CPU_RAM|always0~5_combout ),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|Mux12~0 .extended_lut = "off";
defparam \CPU_RAM|DP|Mux12~0 .lut_mask = 64'h2AA02AAA2AAF2AAA;
defparam \CPU_RAM|DP|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N8
dffeas \CPU_RAM|DP|U0|reg_en[2].R|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[2].R|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[3] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[2].R|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y6_N19
dffeas \CPU_RAM|DP|U0|reg_en[6].R|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[6].R|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[3] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[6].R|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y7_N22
dffeas \CPU_RAM|DP|U0|reg_en[7].R|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[7].R|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[3] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[7].R|out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N42
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[5].R|out[3]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[5].R|out[3]~feeder_combout  = ( \CPU_RAM|DP|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[5].R|out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[3]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N43
dffeas \CPU_RAM|DP|U0|reg_en[5].R|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[5].R|out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[5].R|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[3] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[5].R|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N12
cyclonev_lcell_comb \CPU_RAM|DP|U0|reg_en[4].R|out[3]~feeder (
// Equation(s):
// \CPU_RAM|DP|U0|reg_en[4].R|out[3]~feeder_combout  = ( \CPU_RAM|DP|Mux12~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|reg_en[4].R|out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[3]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y6_N13
dffeas \CPU_RAM|DP|U0|reg_en[4].R|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|U0|reg_en[4].R|out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[4].R|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[3] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[4].R|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N24
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux12~0 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux12~0_combout  = ( \CPU_RAM|DP|U0|reg_en[5].R|out [3] & ( \CPU_RAM|DP|U0|reg_en[4].R|out [3] & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout ) # ((!\CPU_RAM|INST_DEC|Mux2~0_combout  & (\CPU_RAM|DP|U0|reg_en[6].R|out [3])) # 
// (\CPU_RAM|INST_DEC|Mux2~0_combout  & ((\CPU_RAM|DP|U0|reg_en[7].R|out [3])))) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[5].R|out [3] & ( \CPU_RAM|DP|U0|reg_en[4].R|out [3] & ( (!\CPU_RAM|INST_DEC|Mux2~0_combout  & (((!\CPU_RAM|INST_DEC|Mux1~0_combout )) # 
// (\CPU_RAM|DP|U0|reg_en[6].R|out [3]))) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & (((\CPU_RAM|DP|U0|reg_en[7].R|out [3] & \CPU_RAM|INST_DEC|Mux1~0_combout )))) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[5].R|out [3] & ( !\CPU_RAM|DP|U0|reg_en[4].R|out [3] & ( 
// (!\CPU_RAM|INST_DEC|Mux2~0_combout  & (\CPU_RAM|DP|U0|reg_en[6].R|out [3] & ((\CPU_RAM|INST_DEC|Mux1~0_combout )))) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & (((!\CPU_RAM|INST_DEC|Mux1~0_combout ) # (\CPU_RAM|DP|U0|reg_en[7].R|out [3])))) ) ) ) # ( 
// !\CPU_RAM|DP|U0|reg_en[5].R|out [3] & ( !\CPU_RAM|DP|U0|reg_en[4].R|out [3] & ( (\CPU_RAM|INST_DEC|Mux1~0_combout  & ((!\CPU_RAM|INST_DEC|Mux2~0_combout  & (\CPU_RAM|DP|U0|reg_en[6].R|out [3])) # (\CPU_RAM|INST_DEC|Mux2~0_combout  & 
// ((\CPU_RAM|DP|U0|reg_en[7].R|out [3]))))) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[6].R|out [3]),
	.datab(!\CPU_RAM|DP|U0|reg_en[7].R|out [3]),
	.datac(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datad(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datae(!\CPU_RAM|DP|U0|reg_en[5].R|out [3]),
	.dataf(!\CPU_RAM|DP|U0|reg_en[4].R|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux12~0 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux12~0 .lut_mask = 64'h00530F53F053FF53;
defparam \CPU_RAM|DP|U0|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N10
dffeas \CPU_RAM|DP|U0|reg_en[3].R|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[3].R|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[3] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[3].R|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N14
dffeas \CPU_RAM|DP|U0|reg_en[0].R|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|DP|U0|Decoder7~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[0].R|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[3] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[0].R|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y6_N59
dffeas \CPU_RAM|DP|U0|reg_en[1].R|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|DP|U0|Decoder7~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|U0|reg_en[1].R|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[3] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|U0|reg_en[1].R|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N57
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux12~1 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux12~1_combout  = ( \CPU_RAM|DP|U0|reg_en[1].R|out [3] & ( \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux1~0_combout ) # (\CPU_RAM|DP|U0|reg_en[3].R|out [3]) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[1].R|out [3] & ( 
// \CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[3].R|out [3] & \CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) ) # ( \CPU_RAM|DP|U0|reg_en[1].R|out [3] & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[0].R|out [3] & 
// !\CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|reg_en[1].R|out [3] & ( !\CPU_RAM|INST_DEC|Mux2~0_combout  & ( (\CPU_RAM|DP|U0|reg_en[0].R|out [3] & !\CPU_RAM|INST_DEC|Mux1~0_combout ) ) ) )

	.dataa(!\CPU_RAM|DP|U0|reg_en[3].R|out [3]),
	.datab(!\CPU_RAM|DP|U0|reg_en[0].R|out [3]),
	.datac(!\CPU_RAM|INST_DEC|Mux1~0_combout ),
	.datad(gnd),
	.datae(!\CPU_RAM|DP|U0|reg_en[1].R|out [3]),
	.dataf(!\CPU_RAM|INST_DEC|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux12~1 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux12~1 .lut_mask = 64'h303030300505F5F5;
defparam \CPU_RAM|DP|U0|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y6_N39
cyclonev_lcell_comb \CPU_RAM|DP|U0|Mux12~2 (
// Equation(s):
// \CPU_RAM|DP|U0|Mux12~2_combout  = ( \CPU_RAM|DP|U0|Mux12~1_combout  & ( \CPU_RAM|DP|U0|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout ) # (\CPU_RAM|DP|U0|Mux12~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|Mux12~1_combout  & ( 
// \CPU_RAM|DP|U0|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout  & (\CPU_RAM|DP|U0|reg_en[2].R|out [3])) # (\CPU_RAM|INST_DEC|Mux0~0_combout  & ((\CPU_RAM|DP|U0|Mux12~0_combout ))) ) ) ) # ( \CPU_RAM|DP|U0|Mux12~1_combout  & ( 
// !\CPU_RAM|DP|U0|Mux1~0_combout  & ( (!\CPU_RAM|INST_DEC|Mux0~0_combout ) # (\CPU_RAM|DP|U0|Mux12~0_combout ) ) ) ) # ( !\CPU_RAM|DP|U0|Mux12~1_combout  & ( !\CPU_RAM|DP|U0|Mux1~0_combout  & ( (\CPU_RAM|INST_DEC|Mux0~0_combout  & 
// \CPU_RAM|DP|U0|Mux12~0_combout ) ) ) )

	.dataa(!\CPU_RAM|INST_DEC|Mux0~0_combout ),
	.datab(!\CPU_RAM|DP|U0|reg_en[2].R|out [3]),
	.datac(gnd),
	.datad(!\CPU_RAM|DP|U0|Mux12~0_combout ),
	.datae(!\CPU_RAM|DP|U0|Mux12~1_combout ),
	.dataf(!\CPU_RAM|DP|U0|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|U0|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|U0|Mux12~2 .extended_lut = "off";
defparam \CPU_RAM|DP|U0|Mux12~2 .lut_mask = 64'h0055AAFF2277AAFF;
defparam \CPU_RAM|DP|U0|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y6_N4
dffeas \CPU_RAM|DP|A|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|U0|Mux12~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|A|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|A|out[3] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|A|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N54
cyclonev_lcell_comb \CPU_RAM|DP|C|out[3]~feeder (
// Equation(s):
// \CPU_RAM|DP|C|out[3]~feeder_combout  = ( \CPU_RAM|DP|U2|Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|C|out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[3]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|C|out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|C|out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y6_N55
dffeas \CPU_RAM|DP|C|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|C|out[3]~feeder_combout ),
	.asdata(\CPU_RAM|DP|U2|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_RAM|Instruction_Register|out [12]),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|C|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[3] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|C|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N53
dffeas \CPU_RAM|DATA_ADDRESS|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|C|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [21]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DATA_ADDRESS|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DATA_ADDRESS|out[3] .is_wysiwyg = "true";
defparam \CPU_RAM|DATA_ADDRESS|out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N42
cyclonev_lcell_comb \CPU_RAM|always0~1 (
// Equation(s):
// \CPU_RAM|always0~1_combout  = ( \CPU_RAM|PROGRAM_COUNTER|out [3] & ( (!\CPU_RAM|DATA_ADDRESS|out [3] & (!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & !\CPU_RAM|DATA_ADDRESS|out [4])) ) ) # ( !\CPU_RAM|PROGRAM_COUNTER|out [3] & ( 
// (!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & (!\CPU_RAM|DATA_ADDRESS|out [3] & ((!\CPU_RAM|DATA_ADDRESS|out [4])))) # (\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & (((!\CPU_RAM|PROGRAM_COUNTER|out [4])))) ) )

	.dataa(!\CPU_RAM|DATA_ADDRESS|out [3]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ),
	.datac(!\CPU_RAM|PROGRAM_COUNTER|out [4]),
	.datad(!\CPU_RAM|DATA_ADDRESS|out [4]),
	.datae(gnd),
	.dataf(!\CPU_RAM|PROGRAM_COUNTER|out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|always0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|always0~1 .extended_lut = "off";
defparam \CPU_RAM|always0~1 .lut_mask = 64'hB830B83088008800;
defparam \CPU_RAM|always0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N48
cyclonev_lcell_comb \CPU_RAM|always0~5 (
// Equation(s):
// \CPU_RAM|always0~5_combout  = ( \CPU_RAM|always0~2_combout  & ( (\CPU_RAM|always0~3_combout  & (\CPU_RAM|always0~1_combout  & (\CPU_RAM|always0~0_combout  & \CPU_RAM|always0~4_combout ))) ) )

	.dataa(!\CPU_RAM|always0~3_combout ),
	.datab(!\CPU_RAM|always0~1_combout ),
	.datac(!\CPU_RAM|always0~0_combout ),
	.datad(!\CPU_RAM|always0~4_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|always0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|always0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|always0~5 .extended_lut = "off";
defparam \CPU_RAM|always0~5 .lut_mask = 64'h0000000000010001;
defparam \CPU_RAM|always0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y5_N6
cyclonev_lcell_comb \CPU_RAM|Mux8~0 (
// Equation(s):
// \CPU_RAM|Mux8~0_combout  = ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a1  & ( (!\CPU_RAM|always0~5_combout ) # (\SW[1]~input_o ) ) ) # ( !\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a1  & ( (\SW[1]~input_o  & \CPU_RAM|always0~5_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!\CPU_RAM|always0~5_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Mux8~0 .extended_lut = "off";
defparam \CPU_RAM|Mux8~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \CPU_RAM|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y5_N8
dffeas \CPU_RAM|Instruction_Register|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [19]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|Instruction_Register|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|Instruction_Register|out[1] .is_wysiwyg = "true";
defparam \CPU_RAM|Instruction_Register|out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N5
dffeas \CPU_RAM|PROGRAM_COUNTER|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Add0~29_sumout ),
	.asdata(\CPU_RAM|DP|U0|Mux14~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU_RAM|FSM_CONTROLLER|state [23]),
	.sload(\CPU_RAM|PROGRAM_COUNTER|out[6]~0_combout ),
	.ena(\CPU_RAM|PROGRAM_COUNTER|out[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|PROGRAM_COUNTER|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|PROGRAM_COUNTER|out[1] .is_wysiwyg = "true";
defparam \CPU_RAM|PROGRAM_COUNTER|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N33
cyclonev_lcell_comb \CPU_RAM|always0~3 (
// Equation(s):
// \CPU_RAM|always0~3_combout  = ( \CPU_RAM|DATA_ADDRESS|out [2] & ( (!\CPU_RAM|PROGRAM_COUNTER|out [1] & (\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & !\CPU_RAM|PROGRAM_COUNTER|out [2])) ) ) # ( !\CPU_RAM|DATA_ADDRESS|out [2] & ( 
// (!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & (((!\CPU_RAM|DATA_ADDRESS|out [1])))) # (\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & (!\CPU_RAM|PROGRAM_COUNTER|out [1] & (!\CPU_RAM|PROGRAM_COUNTER|out [2]))) ) )

	.dataa(!\CPU_RAM|PROGRAM_COUNTER|out [1]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ),
	.datac(!\CPU_RAM|PROGRAM_COUNTER|out [2]),
	.datad(!\CPU_RAM|DATA_ADDRESS|out [1]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DATA_ADDRESS|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|always0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|always0~3 .extended_lut = "off";
defparam \CPU_RAM|always0~3 .lut_mask = 64'hEC20EC2020202020;
defparam \CPU_RAM|always0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N30
cyclonev_lcell_comb \CPU_RAM|Mux39~0 (
// Equation(s):
// \CPU_RAM|Mux39~0_combout  = ( \CPU_RAM|always0~4_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a15  & ( (!\CPU_RAM|always0~3_combout ) # ((!\CPU_RAM|always0~2_combout ) # ((!\CPU_RAM|always0~0_combout ) # (!\CPU_RAM|always0~1_combout ))) 
// ) ) ) # ( !\CPU_RAM|always0~4_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a15  ) )

	.dataa(!\CPU_RAM|always0~3_combout ),
	.datab(!\CPU_RAM|always0~2_combout ),
	.datac(!\CPU_RAM|always0~0_combout ),
	.datad(!\CPU_RAM|always0~1_combout ),
	.datae(!\CPU_RAM|always0~4_combout ),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Mux39~0 .extended_lut = "off";
defparam \CPU_RAM|Mux39~0 .lut_mask = 64'h00000000FFFFFFFE;
defparam \CPU_RAM|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N32
dffeas \CPU_RAM|Instruction_Register|out[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Mux39~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [19]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|Instruction_Register|out [15]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|Instruction_Register|out[15] .is_wysiwyg = "true";
defparam \CPU_RAM|Instruction_Register|out[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y6_N27
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector12~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector12~1_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state~3_combout  & ( ((!\CPU_RAM|Instruction_Register|out [15]) # (!\CPU_RAM|Instruction_Register|out [13])) # (\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q ),
	.datab(!\CPU_RAM|Instruction_Register|out [15]),
	.datac(!\CPU_RAM|Instruction_Register|out [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector12~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector12~1 .lut_mask = 64'hFDFDFDFD00000000;
defparam \CPU_RAM|FSM_CONTROLLER|Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y3_N45
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal29~3 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal29~3_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state [3] & ( \CPU_RAM|FSM_CONTROLLER|Equal29~2_combout  & ( (\CPU_RAM|FSM_CONTROLLER|state [1] & (!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q  & 
// \CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q )) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [1]),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ),
	.datae(!\CPU_RAM|FSM_CONTROLLER|state [3]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal29~3 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal29~3 .lut_mask = 64'h0000000000500000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y2_N45
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector12~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector12~2_combout  = ( !\CPU_RAM|FSM_CONTROLLER|Equal29~3_combout  & ( !\CPU_RAM|FSM_CONTROLLER|Equal30~0_combout  & ( !\CPU_RAM|FSM_CONTROLLER|Equal12~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal12~0_combout ),
	.datad(gnd),
	.datae(!\CPU_RAM|FSM_CONTROLLER|Equal29~3_combout ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal30~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector12~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector12~2 .lut_mask = 64'hF0F0000000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Selector12~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y2_N24
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector12~3 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector12~3_combout  = ( \CPU_RAM|FSM_CONTROLLER|Selector12~2_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|Selector13~1_combout ) # (((\CPU_RAM|FSM_CONTROLLER|Selector12~1_combout  & \CPU_RAM|FSM_CONTROLLER|Selector12~0_combout )) # 
// (\CPU_RAM|FSM_CONTROLLER|Selector15~0_combout )) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|Selector12~2_combout  )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Selector12~1_combout ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Selector13~1_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Selector12~0_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Selector15~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Selector12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector12~3 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector12~3 .lut_mask = 64'hFFFFFFFFCDFFCDFF;
defparam \CPU_RAM|FSM_CONTROLLER|Selector12~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y2_N26
dffeas \CPU_RAM|FSM_CONTROLLER|state[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector12~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[4] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N33
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal23~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal23~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|state [20] & ( (!\CPU_RAM|FSM_CONTROLLER|state [4] & \CPU_RAM|FSM_CONTROLLER|state [23]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [4]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state [23]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal23~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal23~1 .lut_mask = 64'h0000000000F000F0;
defparam \CPU_RAM|FSM_CONTROLLER|Equal23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N9
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Equal17~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Equal17~1_combout  = ( !\CPU_RAM|FSM_CONTROLLER|state [3] & ( (\CPU_RAM|FSM_CONTROLLER|Equal23~1_combout  & (\CPU_RAM|FSM_CONTROLLER|Equal17~0_combout  & (\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q  & 
// \CPU_RAM|FSM_CONTROLLER|Equal25~0_combout ))) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Equal23~1_combout ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal17~0_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[2]~DUPLICATE_q ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal25~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Equal17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Equal17~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Equal17~1 .lut_mask = 64'h0001000100000000;
defparam \CPU_RAM|FSM_CONTROLLER|Equal17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N45
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|WideOr9 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|WideOr9~combout  = ( \CPU_RAM|FSM_CONTROLLER|WideOr9~0_combout  & ( \CPU_RAM|FSM_CONTROLLER|Equal17~1_combout  ) ) # ( !\CPU_RAM|FSM_CONTROLLER|WideOr9~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Equal17~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|WideOr9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|WideOr9~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|WideOr9 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|WideOr9 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \CPU_RAM|FSM_CONTROLLER|WideOr9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N46
dffeas \CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|WideOr9~combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N6
cyclonev_lcell_comb \CPU_RAM|DP|C|out[7]~feeder (
// Equation(s):
// \CPU_RAM|DP|C|out[7]~feeder_combout  = ( \CPU_RAM|DP|U2|Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|C|out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[7]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|C|out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|C|out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N7
dffeas \CPU_RAM|DP|C|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|C|out[7]~feeder_combout ),
	.asdata(\CPU_RAM|DP|U2|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_RAM|Instruction_Register|out [12]),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|C|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[7] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|C|out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N23
dffeas \CPU_RAM|DATA_ADDRESS|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|C|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [21]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DATA_ADDRESS|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DATA_ADDRESS|out[7] .is_wysiwyg = "true";
defparam \CPU_RAM|DATA_ADDRESS|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N27
cyclonev_lcell_comb \CPU_RAM|always0~0 (
// Equation(s):
// \CPU_RAM|always0~0_combout  = ( \CPU_RAM|DATA_ADDRESS|out [5] & ( \CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & ( (!\CPU_RAM|PROGRAM_COUNTER|out [5] & !\CPU_RAM|PROGRAM_COUNTER|out [7]) ) ) ) # ( !\CPU_RAM|DATA_ADDRESS|out [5] & ( 
// \CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & ( (!\CPU_RAM|PROGRAM_COUNTER|out [5] & !\CPU_RAM|PROGRAM_COUNTER|out [7]) ) ) ) # ( !\CPU_RAM|DATA_ADDRESS|out [5] & ( !\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & ( !\CPU_RAM|DATA_ADDRESS|out [7] ) ) 
// )

	.dataa(!\CPU_RAM|DATA_ADDRESS|out [7]),
	.datab(gnd),
	.datac(!\CPU_RAM|PROGRAM_COUNTER|out [5]),
	.datad(!\CPU_RAM|PROGRAM_COUNTER|out [7]),
	.datae(!\CPU_RAM|DATA_ADDRESS|out [5]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|always0~0 .extended_lut = "off";
defparam \CPU_RAM|always0~0 .lut_mask = 64'hAAAA0000F000F000;
defparam \CPU_RAM|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N12
cyclonev_lcell_comb \CPU_RAM|Mux33~0 (
// Equation(s):
// \CPU_RAM|Mux33~0_combout  = ( \CPU_RAM|always0~3_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a12  & ( (!\CPU_RAM|always0~4_combout ) # ((!\CPU_RAM|always0~2_combout ) # ((!\CPU_RAM|always0~0_combout ) # (!\CPU_RAM|always0~1_combout ))) 
// ) ) ) # ( !\CPU_RAM|always0~3_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a12  ) )

	.dataa(!\CPU_RAM|always0~4_combout ),
	.datab(!\CPU_RAM|always0~2_combout ),
	.datac(!\CPU_RAM|always0~0_combout ),
	.datad(!\CPU_RAM|always0~1_combout ),
	.datae(!\CPU_RAM|always0~3_combout ),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Mux33~0 .extended_lut = "off";
defparam \CPU_RAM|Mux33~0 .lut_mask = 64'h00000000FFFFFFFE;
defparam \CPU_RAM|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N14
dffeas \CPU_RAM|Instruction_Register|out[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Mux33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [19]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|Instruction_Register|out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|Instruction_Register|out[12] .is_wysiwyg = "true";
defparam \CPU_RAM|Instruction_Register|out[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N51
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector14~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector14~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal21~0_combout  & ( (\CPU_RAM|Instruction_Register|out [12] & \CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|Instruction_Register|out [12]),
	.datad(!\CPU_RAM|Instruction_Register|out[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector14~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector14~1 .lut_mask = 64'h00000000000F000F;
defparam \CPU_RAM|FSM_CONTROLLER|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N30
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector14~2 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector14~2_combout  = ( \CPU_RAM|Instruction_Register|out [13] & ( (!\CPU_RAM|Instruction_Register|out [12] & (!\CPU_RAM|Instruction_Register|out [15] & ((!\CPU_RAM|Instruction_Register|out [11]) # 
// (!\CPU_RAM|Instruction_Register|out [14])))) # (\CPU_RAM|Instruction_Register|out [12] & (!\CPU_RAM|Instruction_Register|out [14] & ((!\CPU_RAM|Instruction_Register|out [15]) # (\CPU_RAM|Instruction_Register|out [11])))) ) ) # ( 
// !\CPU_RAM|Instruction_Register|out [13] & ( (!\CPU_RAM|Instruction_Register|out [15] & (\CPU_RAM|Instruction_Register|out [14] & (!\CPU_RAM|Instruction_Register|out [12] $ (\CPU_RAM|Instruction_Register|out [11])))) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [12]),
	.datab(!\CPU_RAM|Instruction_Register|out [15]),
	.datac(!\CPU_RAM|Instruction_Register|out [11]),
	.datad(!\CPU_RAM|Instruction_Register|out [14]),
	.datae(gnd),
	.dataf(!\CPU_RAM|Instruction_Register|out [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector14~2 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector14~2 .lut_mask = 64'h00840084CD80CD80;
defparam \CPU_RAM|FSM_CONTROLLER|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N45
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector14~3 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector14~3_combout  = ( \CPU_RAM|FSM_CONTROLLER|Selector12~0_combout  & ( !\CPU_RAM|FSM_CONTROLLER|Equal36~2_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|Equal16~1_combout  & (\CPU_RAM|FSM_CONTROLLER|Selector14~2_combout  & 
// !\CPU_RAM|FSM_CONTROLLER|Equal29~3_combout )) ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|Selector12~0_combout  & ( !\CPU_RAM|FSM_CONTROLLER|Equal36~2_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|Equal16~1_combout  & !\CPU_RAM|FSM_CONTROLLER|Equal29~3_combout ) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Equal16~1_combout ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Selector14~2_combout ),
	.datac(gnd),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Equal29~3_combout ),
	.datae(!\CPU_RAM|FSM_CONTROLLER|Selector12~0_combout ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal36~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector14~3 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector14~3 .lut_mask = 64'hAA00220000000000;
defparam \CPU_RAM|FSM_CONTROLLER|Selector14~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N42
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector14~4 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector14~4_combout  = ( \CPU_RAM|FSM_CONTROLLER|Selector14~3_combout  & ( (((!\CPU_RAM|FSM_CONTROLLER|Selector14~0_combout ) # (\CPU_RAM|FSM_CONTROLLER|WideOr1~4_combout )) # (\CPU_RAM|FSM_CONTROLLER|Equal18~2_combout )) # 
// (\CPU_RAM|FSM_CONTROLLER|Selector14~1_combout ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|Selector14~3_combout  )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|Selector14~1_combout ),
	.datab(!\CPU_RAM|FSM_CONTROLLER|Equal18~2_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Selector14~0_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|WideOr1~4_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Selector14~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector14~4 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector14~4 .lut_mask = 64'hFFFFFFFFF7FFF7FF;
defparam \CPU_RAM|FSM_CONTROLLER|Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N43
dffeas \CPU_RAM|FSM_CONTROLLER|state[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector14~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[2] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N24
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|WideOr5 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|WideOr5~combout  = ( \CPU_RAM|FSM_CONTROLLER|Equal28~0_combout  & ( \CPU_RAM|FSM_CONTROLLER|Equal29~2_combout  & ( !\CPU_RAM|FSM_CONTROLLER|state [1] $ (!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q ) ) ) ) # ( 
// !\CPU_RAM|FSM_CONTROLLER|Equal28~0_combout  & ( \CPU_RAM|FSM_CONTROLLER|Equal29~2_combout  & ( (!\CPU_RAM|FSM_CONTROLLER|state [2] & (\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q  & (!\CPU_RAM|FSM_CONTROLLER|state [1] $ 
// (!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q )))) ) ) ) # ( \CPU_RAM|FSM_CONTROLLER|Equal28~0_combout  & ( !\CPU_RAM|FSM_CONTROLLER|Equal29~2_combout  & ( !\CPU_RAM|FSM_CONTROLLER|state [1] $ (!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q ) ) ) )

	.dataa(!\CPU_RAM|FSM_CONTROLLER|state [2]),
	.datab(!\CPU_RAM|FSM_CONTROLLER|state[0]~DUPLICATE_q ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state [1]),
	.datad(!\CPU_RAM|FSM_CONTROLLER|state[3]~DUPLICATE_q ),
	.datae(!\CPU_RAM|FSM_CONTROLLER|Equal28~0_combout ),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Equal29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|WideOr5 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|WideOr5 .lut_mask = 64'h00000FF002200FF0;
defparam \CPU_RAM|FSM_CONTROLLER|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N26
dffeas \CPU_RAM|FSM_CONTROLLER|state[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|WideOr5~combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state [21]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[21] .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N38
dffeas \CPU_RAM|DATA_ADDRESS|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|C|out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [21]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DATA_ADDRESS|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DATA_ADDRESS|out[0] .is_wysiwyg = "true";
defparam \CPU_RAM|DATA_ADDRESS|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N39
cyclonev_lcell_comb \CPU_RAM|always0~2 (
// Equation(s):
// \CPU_RAM|always0~2_combout  = ( \CPU_RAM|PROGRAM_COUNTER|out [0] & ( \CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE_q  & ( (!\CPU_RAM|DATA_ADDRESS|out [0] & (\CPU_RAM|DATA_ADDRESS|out [8] & !\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q )) ) ) ) # ( 
// !\CPU_RAM|PROGRAM_COUNTER|out [0] & ( \CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE_q  & ( (!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & (!\CPU_RAM|DATA_ADDRESS|out [0] & (\CPU_RAM|DATA_ADDRESS|out [8]))) # 
// (\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & (((\CPU_RAM|PROGRAM_COUNTER|out [8])))) ) ) )

	.dataa(!\CPU_RAM|DATA_ADDRESS|out [0]),
	.datab(!\CPU_RAM|DATA_ADDRESS|out [8]),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ),
	.datad(!\CPU_RAM|PROGRAM_COUNTER|out [8]),
	.datae(!\CPU_RAM|PROGRAM_COUNTER|out [0]),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|always0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|always0~2 .extended_lut = "off";
defparam \CPU_RAM|always0~2 .lut_mask = 64'h00000000202F2020;
defparam \CPU_RAM|always0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y3_N24
cyclonev_lcell_comb \CPU_RAM|Mux37~0 (
// Equation(s):
// \CPU_RAM|Mux37~0_combout  = ( \CPU_RAM|always0~3_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a14  & ( (!\CPU_RAM|always0~4_combout ) # ((!\CPU_RAM|always0~2_combout ) # ((!\CPU_RAM|always0~0_combout ) # (!\CPU_RAM|always0~1_combout ))) 
// ) ) ) # ( !\CPU_RAM|always0~3_combout  & ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a14  ) )

	.dataa(!\CPU_RAM|always0~4_combout ),
	.datab(!\CPU_RAM|always0~2_combout ),
	.datac(!\CPU_RAM|always0~0_combout ),
	.datad(!\CPU_RAM|always0~1_combout ),
	.datae(!\CPU_RAM|always0~3_combout ),
	.dataf(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Mux37~0 .extended_lut = "off";
defparam \CPU_RAM|Mux37~0 .lut_mask = 64'h00000000FFFFFFFE;
defparam \CPU_RAM|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y3_N25
dffeas \CPU_RAM|Instruction_Register|out[14]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Mux37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [19]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|Instruction_Register|out[14]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|Instruction_Register|out[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N48
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector0~0 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector0~0_combout  = ( \CPU_RAM|Instruction_Register|out [12] & ( !\CPU_RAM|Instruction_Register|out [15] & ( (!\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & \CPU_RAM|Instruction_Register|out [13]) ) ) ) # ( 
// !\CPU_RAM|Instruction_Register|out [12] & ( !\CPU_RAM|Instruction_Register|out [15] & ( (!\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & ((\CPU_RAM|Instruction_Register|out [13]))) # (\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q  & 
// (!\CPU_RAM|Instruction_Register|out [11] & !\CPU_RAM|Instruction_Register|out [13])) ) ) )

	.dataa(!\CPU_RAM|Instruction_Register|out [11]),
	.datab(!\CPU_RAM|Instruction_Register|out[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\CPU_RAM|Instruction_Register|out [13]),
	.datae(!\CPU_RAM|Instruction_Register|out [12]),
	.dataf(!\CPU_RAM|Instruction_Register|out [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector0~0 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector0~0 .lut_mask = 64'h22CC00CC00000000;
defparam \CPU_RAM|FSM_CONTROLLER|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y2_N21
cyclonev_lcell_comb \CPU_RAM|FSM_CONTROLLER|Selector0~1 (
// Equation(s):
// \CPU_RAM|FSM_CONTROLLER|Selector0~1_combout  = ( \CPU_RAM|FSM_CONTROLLER|Selector2~0_combout  & ( (\CPU_RAM|FSM_CONTROLLER|Selector0~0_combout  & \CPU_RAM|FSM_CONTROLLER|Selector12~0_combout ) ) ) # ( !\CPU_RAM|FSM_CONTROLLER|Selector2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|Selector0~0_combout ),
	.datad(!\CPU_RAM|FSM_CONTROLLER|Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|FSM_CONTROLLER|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|Selector0~1 .extended_lut = "off";
defparam \CPU_RAM|FSM_CONTROLLER|Selector0~1 .lut_mask = 64'hFFFFFFFF000F000F;
defparam \CPU_RAM|FSM_CONTROLLER|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y2_N22
dffeas \CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|FSM_CONTROLLER|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[1]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE .is_wysiwyg = "true";
defparam \CPU_RAM|FSM_CONTROLLER|state[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N20
dffeas \CPU_RAM|PROGRAM_COUNTER|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Add0~1_sumout ),
	.asdata(\CPU_RAM|DP|U0|Mux9~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\CPU_RAM|FSM_CONTROLLER|state [23]),
	.sload(\CPU_RAM|PROGRAM_COUNTER|out[6]~0_combout ),
	.ena(\CPU_RAM|PROGRAM_COUNTER|out[8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|PROGRAM_COUNTER|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|PROGRAM_COUNTER|out[6] .is_wysiwyg = "true";
defparam \CPU_RAM|PROGRAM_COUNTER|out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N57
cyclonev_lcell_comb \CPU_RAM|always0~4 (
// Equation(s):
// \CPU_RAM|always0~4_combout  = ( \CPU_RAM|FSM_CONTROLLER|state[25]~DUPLICATE_q  & ( (!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & ((\CPU_RAM|DATA_ADDRESS|out [6]))) # (\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q  & (\CPU_RAM|PROGRAM_COUNTER|out 
// [6])) ) )

	.dataa(!\CPU_RAM|PROGRAM_COUNTER|out [6]),
	.datab(gnd),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[22]~DUPLICATE_q ),
	.datad(!\CPU_RAM|DATA_ADDRESS|out [6]),
	.datae(gnd),
	.dataf(!\CPU_RAM|FSM_CONTROLLER|state[25]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|always0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|always0~4 .extended_lut = "off";
defparam \CPU_RAM|always0~4 .lut_mask = 64'h0000000005F505F5;
defparam \CPU_RAM|always0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N3
cyclonev_lcell_comb \CPU_RAM|Mux31~0 (
// Equation(s):
// \CPU_RAM|Mux31~0_combout  = ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( \CPU_RAM|always0~3_combout  & ( (!\CPU_RAM|always0~4_combout ) # ((!\CPU_RAM|always0~2_combout ) # ((!\CPU_RAM|always0~1_combout ) # (!\CPU_RAM|always0~0_combout ))) 
// ) ) ) # ( \CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a11  & ( !\CPU_RAM|always0~3_combout  ) )

	.dataa(!\CPU_RAM|always0~4_combout ),
	.datab(!\CPU_RAM|always0~2_combout ),
	.datac(!\CPU_RAM|always0~1_combout ),
	.datad(!\CPU_RAM|always0~0_combout ),
	.datae(!\CPU_RAM|RW_MEM|mem_rtl_0|auto_generated|ram_block1a11 ),
	.dataf(!\CPU_RAM|always0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|Mux31~0 .extended_lut = "off";
defparam \CPU_RAM|Mux31~0 .lut_mask = 64'h0000FFFF0000FFFE;
defparam \CPU_RAM|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y4_N4
dffeas \CPU_RAM|Instruction_Register|out[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|Mux31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [19]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|Instruction_Register|out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|Instruction_Register|out[11] .is_wysiwyg = "true";
defparam \CPU_RAM|Instruction_Register|out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y5_N48
cyclonev_lcell_comb \CPU_RAM|DP|C|out[0]~feeder (
// Equation(s):
// \CPU_RAM|DP|C|out[0]~feeder_combout  = ( \CPU_RAM|DP|U2|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|U2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|DP|C|out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[0]~feeder .extended_lut = "off";
defparam \CPU_RAM|DP|C|out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|DP|C|out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y5_N49
dffeas \CPU_RAM|DP|C|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|C|out[0]~feeder_combout ),
	.asdata(\CPU_RAM|DP|U2|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_RAM|Instruction_Register|out [12]),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|C|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[0] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|C|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y4_N24
cyclonev_lcell_comb \CPU_RAM|LED_REGISTER|out[0]~feeder (
// Equation(s):
// \CPU_RAM|LED_REGISTER|out[0]~feeder_combout  = ( \CPU_RAM|DP|C|out [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|C|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|LED_REGISTER|out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|LED_REGISTER|out[0]~feeder .extended_lut = "off";
defparam \CPU_RAM|LED_REGISTER|out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|LED_REGISTER|out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N27
cyclonev_lcell_comb \CPU_RAM|led_load~0 (
// Equation(s):
// \CPU_RAM|led_load~0_combout  = ( \CPU_RAM|always0~2_combout  & ( \CPU_RAM|always0~1_combout  & ( (!\CPU_RAM|mem_addr[6]~0_combout  & (\CPU_RAM|always0~0_combout  & (!\CPU_RAM|FSM_CONTROLLER|state[25]~DUPLICATE_q  & \CPU_RAM|always0~3_combout ))) ) ) )

	.dataa(!\CPU_RAM|mem_addr[6]~0_combout ),
	.datab(!\CPU_RAM|always0~0_combout ),
	.datac(!\CPU_RAM|FSM_CONTROLLER|state[25]~DUPLICATE_q ),
	.datad(!\CPU_RAM|always0~3_combout ),
	.datae(!\CPU_RAM|always0~2_combout ),
	.dataf(!\CPU_RAM|always0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|led_load~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|led_load~0 .extended_lut = "off";
defparam \CPU_RAM|led_load~0 .lut_mask = 64'h0000000000000020;
defparam \CPU_RAM|led_load~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y4_N25
dffeas \CPU_RAM|LED_REGISTER|out[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|LED_REGISTER|out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|led_load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|LED_REGISTER|out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|LED_REGISTER|out[0] .is_wysiwyg = "true";
defparam \CPU_RAM|LED_REGISTER|out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N24
cyclonev_lcell_comb \CPU_RAM|LED_REGISTER|out[1]~feeder (
// Equation(s):
// \CPU_RAM|LED_REGISTER|out[1]~feeder_combout  = ( \CPU_RAM|DP|C|out [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|C|out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|LED_REGISTER|out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|LED_REGISTER|out[1]~feeder .extended_lut = "off";
defparam \CPU_RAM|LED_REGISTER|out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|LED_REGISTER|out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N25
dffeas \CPU_RAM|LED_REGISTER|out[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|LED_REGISTER|out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|led_load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|LED_REGISTER|out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|LED_REGISTER|out[1] .is_wysiwyg = "true";
defparam \CPU_RAM|LED_REGISTER|out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N6
cyclonev_lcell_comb \CPU_RAM|LED_REGISTER|out[2]~feeder (
// Equation(s):
// \CPU_RAM|LED_REGISTER|out[2]~feeder_combout  = ( \CPU_RAM|DP|C|out [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|C|out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\CPU_RAM|LED_REGISTER|out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \CPU_RAM|LED_REGISTER|out[2]~feeder .extended_lut = "off";
defparam \CPU_RAM|LED_REGISTER|out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \CPU_RAM|LED_REGISTER|out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y4_N7
dffeas \CPU_RAM|LED_REGISTER|out[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|LED_REGISTER|out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\CPU_RAM|led_load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|LED_REGISTER|out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|LED_REGISTER|out[2] .is_wysiwyg = "true";
defparam \CPU_RAM|LED_REGISTER|out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N26
dffeas \CPU_RAM|LED_REGISTER|out[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|C|out [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|led_load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|LED_REGISTER|out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|LED_REGISTER|out[3] .is_wysiwyg = "true";
defparam \CPU_RAM|LED_REGISTER|out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N29
dffeas \CPU_RAM|LED_REGISTER|out[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|C|out [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|led_load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|LED_REGISTER|out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|LED_REGISTER|out[4] .is_wysiwyg = "true";
defparam \CPU_RAM|LED_REGISTER|out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y4_N25
dffeas \CPU_RAM|LED_REGISTER|out[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|C|out [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|led_load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|LED_REGISTER|out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|LED_REGISTER|out[5] .is_wysiwyg = "true";
defparam \CPU_RAM|LED_REGISTER|out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y4_N55
dffeas \CPU_RAM|LED_REGISTER|out[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|C|out [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|led_load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|LED_REGISTER|out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|LED_REGISTER|out[6] .is_wysiwyg = "true";
defparam \CPU_RAM|LED_REGISTER|out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y4_N52
dffeas \CPU_RAM|LED_REGISTER|out[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\CPU_RAM|DP|C|out [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\CPU_RAM|led_load~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|LED_REGISTER|out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|LED_REGISTER|out[7] .is_wysiwyg = "true";
defparam \CPU_RAM|LED_REGISTER|out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N48
cyclonev_lcell_comb \H0|WideOr6~0 (
// Equation(s):
// \H0|WideOr6~0_combout  = ( \CPU_RAM|DP|C|out [2] & ( (!\CPU_RAM|DP|C|out [1] & (!\CPU_RAM|DP|C|out [3] $ (\CPU_RAM|DP|C|out [0]))) ) ) # ( !\CPU_RAM|DP|C|out [2] & ( (\CPU_RAM|DP|C|out [0] & (!\CPU_RAM|DP|C|out [3] $ (\CPU_RAM|DP|C|out [1]))) ) )

	.dataa(!\CPU_RAM|DP|C|out [3]),
	.datab(!\CPU_RAM|DP|C|out [1]),
	.datac(!\CPU_RAM|DP|C|out [0]),
	.datad(gnd),
	.datae(!\CPU_RAM|DP|C|out [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr6~0 .extended_lut = "off";
defparam \H0|WideOr6~0 .lut_mask = 64'h0909848409098484;
defparam \H0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N33
cyclonev_lcell_comb \H0|WideOr5~0 (
// Equation(s):
// \H0|WideOr5~0_combout  = ( \CPU_RAM|DP|C|out [3] & ( (!\CPU_RAM|DP|C|out [0] & (\CPU_RAM|DP|C|out [2])) # (\CPU_RAM|DP|C|out [0] & ((\CPU_RAM|DP|C|out [1]))) ) ) # ( !\CPU_RAM|DP|C|out [3] & ( (\CPU_RAM|DP|C|out [2] & (!\CPU_RAM|DP|C|out [0] $ 
// (!\CPU_RAM|DP|C|out [1]))) ) )

	.dataa(!\CPU_RAM|DP|C|out [0]),
	.datab(!\CPU_RAM|DP|C|out [2]),
	.datac(!\CPU_RAM|DP|C|out [1]),
	.datad(gnd),
	.datae(!\CPU_RAM|DP|C|out [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr5~0 .extended_lut = "off";
defparam \H0|WideOr5~0 .lut_mask = 64'h1212272712122727;
defparam \H0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N15
cyclonev_lcell_comb \H0|WideOr4~0 (
// Equation(s):
// \H0|WideOr4~0_combout  = ( \CPU_RAM|DP|C|out [3] & ( (\CPU_RAM|DP|C|out [2] & ((!\CPU_RAM|DP|C|out [0]) # (\CPU_RAM|DP|C|out [1]))) ) ) # ( !\CPU_RAM|DP|C|out [3] & ( (!\CPU_RAM|DP|C|out [0] & (!\CPU_RAM|DP|C|out [2] & \CPU_RAM|DP|C|out [1])) ) )

	.dataa(!\CPU_RAM|DP|C|out [0]),
	.datab(!\CPU_RAM|DP|C|out [2]),
	.datac(!\CPU_RAM|DP|C|out [1]),
	.datad(gnd),
	.datae(!\CPU_RAM|DP|C|out [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr4~0 .extended_lut = "off";
defparam \H0|WideOr4~0 .lut_mask = 64'h0808232308082323;
defparam \H0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N36
cyclonev_lcell_comb \H0|WideOr3~0 (
// Equation(s):
// \H0|WideOr3~0_combout  = ( \CPU_RAM|DP|C|out [2] & ( \CPU_RAM|DP|C|out [0] & ( \CPU_RAM|DP|C|out [1] ) ) ) # ( !\CPU_RAM|DP|C|out [2] & ( \CPU_RAM|DP|C|out [0] & ( (!\CPU_RAM|DP|C|out [3] & !\CPU_RAM|DP|C|out [1]) ) ) ) # ( \CPU_RAM|DP|C|out [2] & ( 
// !\CPU_RAM|DP|C|out [0] & ( (!\CPU_RAM|DP|C|out [3] & !\CPU_RAM|DP|C|out [1]) ) ) ) # ( !\CPU_RAM|DP|C|out [2] & ( !\CPU_RAM|DP|C|out [0] & ( (\CPU_RAM|DP|C|out [3] & \CPU_RAM|DP|C|out [1]) ) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|DP|C|out [3]),
	.datac(!\CPU_RAM|DP|C|out [1]),
	.datad(gnd),
	.datae(!\CPU_RAM|DP|C|out [2]),
	.dataf(!\CPU_RAM|DP|C|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr3~0 .extended_lut = "off";
defparam \H0|WideOr3~0 .lut_mask = 64'h0303C0C0C0C00F0F;
defparam \H0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N42
cyclonev_lcell_comb \H0|WideOr2~0 (
// Equation(s):
// \H0|WideOr2~0_combout  = ( \CPU_RAM|DP|C|out [2] & ( (!\CPU_RAM|DP|C|out [3] & ((!\CPU_RAM|DP|C|out [1]) # (\CPU_RAM|DP|C|out [0]))) ) ) # ( !\CPU_RAM|DP|C|out [2] & ( (\CPU_RAM|DP|C|out [0] & ((!\CPU_RAM|DP|C|out [3]) # (!\CPU_RAM|DP|C|out [1]))) ) )

	.dataa(!\CPU_RAM|DP|C|out [3]),
	.datab(!\CPU_RAM|DP|C|out [1]),
	.datac(!\CPU_RAM|DP|C|out [0]),
	.datad(gnd),
	.datae(!\CPU_RAM|DP|C|out [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr2~0 .extended_lut = "off";
defparam \H0|WideOr2~0 .lut_mask = 64'h0E0E8A8A0E0E8A8A;
defparam \H0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N45
cyclonev_lcell_comb \H0|WideOr1~0 (
// Equation(s):
// \H0|WideOr1~0_combout  = ( \CPU_RAM|DP|C|out [1] & ( \CPU_RAM|DP|C|out [0] & ( !\CPU_RAM|DP|C|out [3] ) ) ) # ( !\CPU_RAM|DP|C|out [1] & ( \CPU_RAM|DP|C|out [0] & ( !\CPU_RAM|DP|C|out [2] $ (\CPU_RAM|DP|C|out [3]) ) ) ) # ( \CPU_RAM|DP|C|out [1] & ( 
// !\CPU_RAM|DP|C|out [0] & ( (!\CPU_RAM|DP|C|out [2] & !\CPU_RAM|DP|C|out [3]) ) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|DP|C|out [2]),
	.datac(!\CPU_RAM|DP|C|out [3]),
	.datad(gnd),
	.datae(!\CPU_RAM|DP|C|out [1]),
	.dataf(!\CPU_RAM|DP|C|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr1~0 .extended_lut = "off";
defparam \H0|WideOr1~0 .lut_mask = 64'h0000C0C0C3C3F0F0;
defparam \H0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N27
cyclonev_lcell_comb \H0|WideOr0~0 (
// Equation(s):
// \H0|WideOr0~0_combout  = ( \CPU_RAM|DP|C|out [1] & ( \CPU_RAM|DP|C|out [0] & ( (!\CPU_RAM|DP|C|out [2]) # (\CPU_RAM|DP|C|out [3]) ) ) ) # ( !\CPU_RAM|DP|C|out [1] & ( \CPU_RAM|DP|C|out [0] & ( (\CPU_RAM|DP|C|out [3]) # (\CPU_RAM|DP|C|out [2]) ) ) ) # ( 
// \CPU_RAM|DP|C|out [1] & ( !\CPU_RAM|DP|C|out [0] ) ) # ( !\CPU_RAM|DP|C|out [1] & ( !\CPU_RAM|DP|C|out [0] & ( !\CPU_RAM|DP|C|out [2] $ (!\CPU_RAM|DP|C|out [3]) ) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|DP|C|out [2]),
	.datac(!\CPU_RAM|DP|C|out [3]),
	.datad(gnd),
	.datae(!\CPU_RAM|DP|C|out [1]),
	.dataf(!\CPU_RAM|DP|C|out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H0|WideOr0~0 .extended_lut = "off";
defparam \H0|WideOr0~0 .lut_mask = 64'h3C3CFFFF3F3FCFCF;
defparam \H0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N18
cyclonev_lcell_comb \H1|WideOr6~0 (
// Equation(s):
// \H1|WideOr6~0_combout  = ( \CPU_RAM|DP|C|out [7] & ( (\CPU_RAM|DP|C|out [4] & (!\CPU_RAM|DP|C|out [5] $ (!\CPU_RAM|DP|C|out [6]))) ) ) # ( !\CPU_RAM|DP|C|out [7] & ( (!\CPU_RAM|DP|C|out [5] & (!\CPU_RAM|DP|C|out [4] $ (!\CPU_RAM|DP|C|out [6]))) ) )

	.dataa(!\CPU_RAM|DP|C|out [4]),
	.datab(!\CPU_RAM|DP|C|out [5]),
	.datac(!\CPU_RAM|DP|C|out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|C|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr6~0 .extended_lut = "off";
defparam \H1|WideOr6~0 .lut_mask = 64'h4848484814141414;
defparam \H1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N21
cyclonev_lcell_comb \H1|WideOr5~0 (
// Equation(s):
// \H1|WideOr5~0_combout  = ( \CPU_RAM|DP|C|out [7] & ( (!\CPU_RAM|DP|C|out [4] & ((\CPU_RAM|DP|C|out [6]))) # (\CPU_RAM|DP|C|out [4] & (\CPU_RAM|DP|C|out [5])) ) ) # ( !\CPU_RAM|DP|C|out [7] & ( (\CPU_RAM|DP|C|out [6] & (!\CPU_RAM|DP|C|out [4] $ 
// (!\CPU_RAM|DP|C|out [5]))) ) )

	.dataa(!\CPU_RAM|DP|C|out [4]),
	.datab(!\CPU_RAM|DP|C|out [5]),
	.datac(gnd),
	.datad(!\CPU_RAM|DP|C|out [6]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|C|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr5~0 .extended_lut = "off";
defparam \H1|WideOr5~0 .lut_mask = 64'h0066006611BB11BB;
defparam \H1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N12
cyclonev_lcell_comb \H1|WideOr4~0 (
// Equation(s):
// \H1|WideOr4~0_combout  = ( \CPU_RAM|DP|C|out [7] & ( (\CPU_RAM|DP|C|out [6] & ((!\CPU_RAM|DP|C|out [4]) # (\CPU_RAM|DP|C|out [5]))) ) ) # ( !\CPU_RAM|DP|C|out [7] & ( (!\CPU_RAM|DP|C|out [4] & (\CPU_RAM|DP|C|out [5] & !\CPU_RAM|DP|C|out [6])) ) )

	.dataa(!\CPU_RAM|DP|C|out [4]),
	.datab(!\CPU_RAM|DP|C|out [5]),
	.datac(!\CPU_RAM|DP|C|out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|C|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr4~0 .extended_lut = "off";
defparam \H1|WideOr4~0 .lut_mask = 64'h202020200B0B0B0B;
defparam \H1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y6_N15
cyclonev_lcell_comb \H1|WideOr3~0 (
// Equation(s):
// \H1|WideOr3~0_combout  = ( \CPU_RAM|DP|C|out [7] & ( (\CPU_RAM|DP|C|out [5] & (!\CPU_RAM|DP|C|out [4] $ (\CPU_RAM|DP|C|out [6]))) ) ) # ( !\CPU_RAM|DP|C|out [7] & ( (!\CPU_RAM|DP|C|out [4] & (!\CPU_RAM|DP|C|out [5] & \CPU_RAM|DP|C|out [6])) # 
// (\CPU_RAM|DP|C|out [4] & (!\CPU_RAM|DP|C|out [5] $ (\CPU_RAM|DP|C|out [6]))) ) )

	.dataa(!\CPU_RAM|DP|C|out [4]),
	.datab(!\CPU_RAM|DP|C|out [5]),
	.datac(gnd),
	.datad(!\CPU_RAM|DP|C|out [6]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|C|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr3~0 .extended_lut = "off";
defparam \H1|WideOr3~0 .lut_mask = 64'h4499449922112211;
defparam \H1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N39
cyclonev_lcell_comb \H1|WideOr2~0 (
// Equation(s):
// \H1|WideOr2~0_combout  = ( \CPU_RAM|DP|C|out [7] & ( (!\CPU_RAM|DP|C|out [5] & (\CPU_RAM|DP|C|out [4] & !\CPU_RAM|DP|C|out [6])) ) ) # ( !\CPU_RAM|DP|C|out [7] & ( ((!\CPU_RAM|DP|C|out [5] & \CPU_RAM|DP|C|out [6])) # (\CPU_RAM|DP|C|out [4]) ) )

	.dataa(!\CPU_RAM|DP|C|out [5]),
	.datab(gnd),
	.datac(!\CPU_RAM|DP|C|out [4]),
	.datad(!\CPU_RAM|DP|C|out [6]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|C|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr2~0 .extended_lut = "off";
defparam \H1|WideOr2~0 .lut_mask = 64'h0FAF0FAF0A000A00;
defparam \H1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N42
cyclonev_lcell_comb \H1|WideOr1~0 (
// Equation(s):
// \H1|WideOr1~0_combout  = ( \CPU_RAM|DP|C|out [7] & ( (!\CPU_RAM|DP|C|out [5] & (\CPU_RAM|DP|C|out [4] & \CPU_RAM|DP|C|out [6])) ) ) # ( !\CPU_RAM|DP|C|out [7] & ( (!\CPU_RAM|DP|C|out [5] & (\CPU_RAM|DP|C|out [4] & !\CPU_RAM|DP|C|out [6])) # 
// (\CPU_RAM|DP|C|out [5] & ((!\CPU_RAM|DP|C|out [6]) # (\CPU_RAM|DP|C|out [4]))) ) )

	.dataa(!\CPU_RAM|DP|C|out [5]),
	.datab(!\CPU_RAM|DP|C|out [4]),
	.datac(!\CPU_RAM|DP|C|out [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|C|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr1~0 .extended_lut = "off";
defparam \H1|WideOr1~0 .lut_mask = 64'h7171717102020202;
defparam \H1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N45
cyclonev_lcell_comb \H1|WideOr0~0 (
// Equation(s):
// \H1|WideOr0~0_combout  = ( \CPU_RAM|DP|C|out [7] & ( ((!\CPU_RAM|DP|C|out [6]) # (\CPU_RAM|DP|C|out [4])) # (\CPU_RAM|DP|C|out [5]) ) ) # ( !\CPU_RAM|DP|C|out [7] & ( (!\CPU_RAM|DP|C|out [5] & ((\CPU_RAM|DP|C|out [6]))) # (\CPU_RAM|DP|C|out [5] & 
// ((!\CPU_RAM|DP|C|out [4]) # (!\CPU_RAM|DP|C|out [6]))) ) )

	.dataa(!\CPU_RAM|DP|C|out [5]),
	.datab(!\CPU_RAM|DP|C|out [4]),
	.datac(gnd),
	.datad(!\CPU_RAM|DP|C|out [6]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|C|out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H1|WideOr0~0 .extended_lut = "off";
defparam \H1|WideOr0~0 .lut_mask = 64'h55EE55EEFF77FF77;
defparam \H1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N59
dffeas \CPU_RAM|DP|C|out[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\CPU_RAM|DP|C|out[9]~feeder_combout ),
	.asdata(\CPU_RAM|DP|U2|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\CPU_RAM|Instruction_Register|out [12]),
	.ena(\CPU_RAM|FSM_CONTROLLER|state [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\CPU_RAM|DP|C|out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \CPU_RAM|DP|C|out[9] .is_wysiwyg = "true";
defparam \CPU_RAM|DP|C|out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N42
cyclonev_lcell_comb \H2|WideOr6~0 (
// Equation(s):
// \H2|WideOr6~0_combout  = ( \CPU_RAM|DP|C|out [8] & ( (!\CPU_RAM|DP|C|out [10] & (!\CPU_RAM|DP|C|out [9] $ (\CPU_RAM|DP|C|out [11]))) # (\CPU_RAM|DP|C|out [10] & (!\CPU_RAM|DP|C|out [9] & \CPU_RAM|DP|C|out [11])) ) ) # ( !\CPU_RAM|DP|C|out [8] & ( 
// (\CPU_RAM|DP|C|out [10] & (!\CPU_RAM|DP|C|out [9] & !\CPU_RAM|DP|C|out [11])) ) )

	.dataa(!\CPU_RAM|DP|C|out [10]),
	.datab(!\CPU_RAM|DP|C|out [9]),
	.datac(!\CPU_RAM|DP|C|out [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|C|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr6~0 .extended_lut = "off";
defparam \H2|WideOr6~0 .lut_mask = 64'h4040404086868686;
defparam \H2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N45
cyclonev_lcell_comb \H2|WideOr5~0 (
// Equation(s):
// \H2|WideOr5~0_combout  = ( \CPU_RAM|DP|C|out [8] & ( (!\CPU_RAM|DP|C|out [9] & (\CPU_RAM|DP|C|out [10] & !\CPU_RAM|DP|C|out [11])) # (\CPU_RAM|DP|C|out [9] & ((\CPU_RAM|DP|C|out [11]))) ) ) # ( !\CPU_RAM|DP|C|out [8] & ( (\CPU_RAM|DP|C|out [10] & 
// ((\CPU_RAM|DP|C|out [11]) # (\CPU_RAM|DP|C|out [9]))) ) )

	.dataa(!\CPU_RAM|DP|C|out [10]),
	.datab(gnd),
	.datac(!\CPU_RAM|DP|C|out [9]),
	.datad(!\CPU_RAM|DP|C|out [11]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|C|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr5~0 .extended_lut = "off";
defparam \H2|WideOr5~0 .lut_mask = 64'h05550555500F500F;
defparam \H2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N30
cyclonev_lcell_comb \H2|WideOr4~0 (
// Equation(s):
// \H2|WideOr4~0_combout  = (!\CPU_RAM|DP|C|out [10] & (\CPU_RAM|DP|C|out [9] & (!\CPU_RAM|DP|C|out [11] & !\CPU_RAM|DP|C|out [8]))) # (\CPU_RAM|DP|C|out [10] & (\CPU_RAM|DP|C|out [11] & ((!\CPU_RAM|DP|C|out [8]) # (\CPU_RAM|DP|C|out [9]))))

	.dataa(!\CPU_RAM|DP|C|out [10]),
	.datab(!\CPU_RAM|DP|C|out [9]),
	.datac(!\CPU_RAM|DP|C|out [11]),
	.datad(!\CPU_RAM|DP|C|out [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr4~0 .extended_lut = "off";
defparam \H2|WideOr4~0 .lut_mask = 64'h2501250125012501;
defparam \H2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N33
cyclonev_lcell_comb \H2|WideOr3~0 (
// Equation(s):
// \H2|WideOr3~0_combout  = (!\CPU_RAM|DP|C|out [9] & (!\CPU_RAM|DP|C|out [11] & (!\CPU_RAM|DP|C|out [10] $ (!\CPU_RAM|DP|C|out [8])))) # (\CPU_RAM|DP|C|out [9] & ((!\CPU_RAM|DP|C|out [10] & (!\CPU_RAM|DP|C|out [8] & \CPU_RAM|DP|C|out [11])) # 
// (\CPU_RAM|DP|C|out [10] & (\CPU_RAM|DP|C|out [8]))))

	.dataa(!\CPU_RAM|DP|C|out [10]),
	.datab(!\CPU_RAM|DP|C|out [9]),
	.datac(!\CPU_RAM|DP|C|out [8]),
	.datad(!\CPU_RAM|DP|C|out [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr3~0 .extended_lut = "off";
defparam \H2|WideOr3~0 .lut_mask = 64'h4921492149214921;
defparam \H2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N6
cyclonev_lcell_comb \H2|WideOr2~0 (
// Equation(s):
// \H2|WideOr2~0_combout  = ( \CPU_RAM|DP|C|out [8] & ( (!\CPU_RAM|DP|C|out [11]) # ((!\CPU_RAM|DP|C|out [9] & !\CPU_RAM|DP|C|out [10])) ) ) # ( !\CPU_RAM|DP|C|out [8] & ( (!\CPU_RAM|DP|C|out [9] & (\CPU_RAM|DP|C|out [10] & !\CPU_RAM|DP|C|out [11])) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|DP|C|out [9]),
	.datac(!\CPU_RAM|DP|C|out [10]),
	.datad(!\CPU_RAM|DP|C|out [11]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|C|out [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr2~0 .extended_lut = "off";
defparam \H2|WideOr2~0 .lut_mask = 64'h0C000C00FFC0FFC0;
defparam \H2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N9
cyclonev_lcell_comb \H2|WideOr1~0 (
// Equation(s):
// \H2|WideOr1~0_combout  = (!\CPU_RAM|DP|C|out [10] & (!\CPU_RAM|DP|C|out [11] & ((\CPU_RAM|DP|C|out [8]) # (\CPU_RAM|DP|C|out [9])))) # (\CPU_RAM|DP|C|out [10] & (\CPU_RAM|DP|C|out [8] & (!\CPU_RAM|DP|C|out [9] $ (!\CPU_RAM|DP|C|out [11]))))

	.dataa(!\CPU_RAM|DP|C|out [10]),
	.datab(!\CPU_RAM|DP|C|out [9]),
	.datac(!\CPU_RAM|DP|C|out [8]),
	.datad(!\CPU_RAM|DP|C|out [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr1~0 .extended_lut = "off";
defparam \H2|WideOr1~0 .lut_mask = 64'h2B042B042B042B04;
defparam \H2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N36
cyclonev_lcell_comb \H2|WideOr0~0 (
// Equation(s):
// \H2|WideOr0~0_combout  = ( \CPU_RAM|DP|C|out [8] & ( (!\CPU_RAM|DP|C|out [10] $ (!\CPU_RAM|DP|C|out [9])) # (\CPU_RAM|DP|C|out [11]) ) ) # ( !\CPU_RAM|DP|C|out [8] & ( (!\CPU_RAM|DP|C|out [10] $ (!\CPU_RAM|DP|C|out [11])) # (\CPU_RAM|DP|C|out [9]) ) )

	.dataa(!\CPU_RAM|DP|C|out [10]),
	.datab(!\CPU_RAM|DP|C|out [9]),
	.datac(!\CPU_RAM|DP|C|out [11]),
	.datad(gnd),
	.datae(!\CPU_RAM|DP|C|out [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H2|WideOr0~0 .extended_lut = "off";
defparam \H2|WideOr0~0 .lut_mask = 64'h7B7B6F6F7B7B6F6F;
defparam \H2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N39
cyclonev_lcell_comb \H3|WideOr6~0 (
// Equation(s):
// \H3|WideOr6~0_combout  = ( \CPU_RAM|DP|C|out[14]~DUPLICATE_q  & ( (!\CPU_RAM|DP|C|out [13] & (!\CPU_RAM|DP|C|out [12] $ (\CPU_RAM|DP|C|out [15]))) ) ) # ( !\CPU_RAM|DP|C|out[14]~DUPLICATE_q  & ( (\CPU_RAM|DP|C|out [12] & (!\CPU_RAM|DP|C|out [15] $ 
// (\CPU_RAM|DP|C|out [13]))) ) )

	.dataa(!\CPU_RAM|DP|C|out [12]),
	.datab(gnd),
	.datac(!\CPU_RAM|DP|C|out [15]),
	.datad(!\CPU_RAM|DP|C|out [13]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|C|out[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr6~0 .extended_lut = "off";
defparam \H3|WideOr6~0 .lut_mask = 64'h50055005A500A500;
defparam \H3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N0
cyclonev_lcell_comb \H3|WideOr5~0 (
// Equation(s):
// \H3|WideOr5~0_combout  = ( \CPU_RAM|DP|C|out[14]~DUPLICATE_q  & ( (!\CPU_RAM|DP|C|out [12] & ((\CPU_RAM|DP|C|out [13]) # (\CPU_RAM|DP|C|out [15]))) # (\CPU_RAM|DP|C|out [12] & (!\CPU_RAM|DP|C|out [15] $ (\CPU_RAM|DP|C|out [13]))) ) ) # ( 
// !\CPU_RAM|DP|C|out[14]~DUPLICATE_q  & ( (\CPU_RAM|DP|C|out [12] & (\CPU_RAM|DP|C|out [15] & \CPU_RAM|DP|C|out [13])) ) )

	.dataa(!\CPU_RAM|DP|C|out [12]),
	.datab(!\CPU_RAM|DP|C|out [15]),
	.datac(!\CPU_RAM|DP|C|out [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|C|out[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr5~0 .extended_lut = "off";
defparam \H3|WideOr5~0 .lut_mask = 64'h010101016B6B6B6B;
defparam \H3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N3
cyclonev_lcell_comb \H3|WideOr4~0 (
// Equation(s):
// \H3|WideOr4~0_combout  = ( \CPU_RAM|DP|C|out[14]~DUPLICATE_q  & ( (\CPU_RAM|DP|C|out [15] & ((!\CPU_RAM|DP|C|out [12]) # (\CPU_RAM|DP|C|out [13]))) ) ) # ( !\CPU_RAM|DP|C|out[14]~DUPLICATE_q  & ( (!\CPU_RAM|DP|C|out [12] & (!\CPU_RAM|DP|C|out [15] & 
// \CPU_RAM|DP|C|out [13])) ) )

	.dataa(!\CPU_RAM|DP|C|out [12]),
	.datab(!\CPU_RAM|DP|C|out [15]),
	.datac(gnd),
	.datad(!\CPU_RAM|DP|C|out [13]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|C|out[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr4~0 .extended_lut = "off";
defparam \H3|WideOr4~0 .lut_mask = 64'h0088008822332233;
defparam \H3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N54
cyclonev_lcell_comb \H3|WideOr3~0 (
// Equation(s):
// \H3|WideOr3~0_combout  = ( \CPU_RAM|DP|C|out[14]~DUPLICATE_q  & ( (!\CPU_RAM|DP|C|out [12] & (!\CPU_RAM|DP|C|out [15] & !\CPU_RAM|DP|C|out [13])) # (\CPU_RAM|DP|C|out [12] & ((\CPU_RAM|DP|C|out [13]))) ) ) # ( !\CPU_RAM|DP|C|out[14]~DUPLICATE_q  & ( 
// (!\CPU_RAM|DP|C|out [12] & (\CPU_RAM|DP|C|out [15] & \CPU_RAM|DP|C|out [13])) # (\CPU_RAM|DP|C|out [12] & (!\CPU_RAM|DP|C|out [15] & !\CPU_RAM|DP|C|out [13])) ) )

	.dataa(!\CPU_RAM|DP|C|out [12]),
	.datab(!\CPU_RAM|DP|C|out [15]),
	.datac(!\CPU_RAM|DP|C|out [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|C|out[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr3~0 .extended_lut = "off";
defparam \H3|WideOr3~0 .lut_mask = 64'h4242424285858585;
defparam \H3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N57
cyclonev_lcell_comb \H3|WideOr2~0 (
// Equation(s):
// \H3|WideOr2~0_combout  = ( \CPU_RAM|DP|C|out[14]~DUPLICATE_q  & ( (!\CPU_RAM|DP|C|out [15] & ((!\CPU_RAM|DP|C|out [13]) # (\CPU_RAM|DP|C|out [12]))) ) ) # ( !\CPU_RAM|DP|C|out[14]~DUPLICATE_q  & ( (\CPU_RAM|DP|C|out [12] & ((!\CPU_RAM|DP|C|out [15]) # 
// (!\CPU_RAM|DP|C|out [13]))) ) )

	.dataa(!\CPU_RAM|DP|C|out [12]),
	.datab(!\CPU_RAM|DP|C|out [15]),
	.datac(gnd),
	.datad(!\CPU_RAM|DP|C|out [13]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|C|out[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr2~0 .extended_lut = "off";
defparam \H3|WideOr2~0 .lut_mask = 64'h55445544CC44CC44;
defparam \H3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N12
cyclonev_lcell_comb \H3|WideOr1~0 (
// Equation(s):
// \H3|WideOr1~0_combout  = ( \CPU_RAM|DP|C|out[14]~DUPLICATE_q  & ( (\CPU_RAM|DP|C|out [12] & (!\CPU_RAM|DP|C|out [15] $ (!\CPU_RAM|DP|C|out [13]))) ) ) # ( !\CPU_RAM|DP|C|out[14]~DUPLICATE_q  & ( (!\CPU_RAM|DP|C|out [15] & ((\CPU_RAM|DP|C|out [13]) # 
// (\CPU_RAM|DP|C|out [12]))) ) )

	.dataa(gnd),
	.datab(!\CPU_RAM|DP|C|out [15]),
	.datac(!\CPU_RAM|DP|C|out [12]),
	.datad(!\CPU_RAM|DP|C|out [13]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|C|out[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr1~0 .extended_lut = "off";
defparam \H3|WideOr1~0 .lut_mask = 64'h0CCC0CCC030C030C;
defparam \H3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N15
cyclonev_lcell_comb \H3|WideOr0~0 (
// Equation(s):
// \H3|WideOr0~0_combout  = ( \CPU_RAM|DP|C|out[14]~DUPLICATE_q  & ( (!\CPU_RAM|DP|C|out [12] & ((!\CPU_RAM|DP|C|out [15]) # (\CPU_RAM|DP|C|out [13]))) # (\CPU_RAM|DP|C|out [12] & ((!\CPU_RAM|DP|C|out [13]) # (\CPU_RAM|DP|C|out [15]))) ) ) # ( 
// !\CPU_RAM|DP|C|out[14]~DUPLICATE_q  & ( (\CPU_RAM|DP|C|out [13]) # (\CPU_RAM|DP|C|out [15]) ) )

	.dataa(!\CPU_RAM|DP|C|out [12]),
	.datab(!\CPU_RAM|DP|C|out [15]),
	.datac(gnd),
	.datad(!\CPU_RAM|DP|C|out [13]),
	.datae(gnd),
	.dataf(!\CPU_RAM|DP|C|out[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\H3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \H3|WideOr0~0 .extended_lut = "off";
defparam \H3|WideOr0~0 .lut_mask = 64'h33FF33FFDDBBDDBB;
defparam \H3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y25_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
