Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Sun Oct 30 17:44:28 2016
| Host         : jorge-pc running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file /home/jorge/Documents/1Proyectos_TesisdeGraduacion/FPGA_FLOW/FPU_SiRPA_V1_V2/FPU1_TIMING_SINGLE.txt
| Design       : FPU_Interface2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

busy

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.861        0.000                      0                 6580        0.132        0.000                      0                 6580        4.500        0.000                       0                  2161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.861        0.000                      0                 4536        0.132        0.000                      0                 4536        4.500        0.000                       0                  2161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      6.132        0.000                      0                 2044        0.640        0.000                      0                 2044  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.861ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 6.258ns (82.789%)  route 1.301ns (17.211%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.584     2.454    FPMULT/Operands_load_reg/XMRegister/CLK
                         FDCE                                         r  FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/Q
                         net (fo=5, unplaced)         0.498     3.430    FPMULT/Operands_load_reg/XMRegister/Q[28]
                                                                      r  FPMULT/Operands_load_reg/XMRegister/Data_S_o0_carry_i_3__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.725 r  FPMULT/Operands_load_reg/XMRegister/Data_S_o0_carry_i_3__0/O
                         net (fo=1, unplaced)         0.000     3.725    FPMULT/Sgf_operation/GEN2.A_operation/Q_reg[30][1]
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.258 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.258    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.375 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.375    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.492 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.492    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.609 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.609    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.726 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.726    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.843 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.180 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__5/O[1]
                         net (fo=2, unplaced)         0.803     5.983    FPMULT/Sgf_operation/GEN2.middle/Data_S_o[25]
                                                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o0/B[8]
                         DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[0])
                                                      4.030    10.013 r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o0/PCOUT[0]
                         net (fo=1, unplaced)         0.000    10.013    FPMULT/Sgf_operation/GEN2.middle/Data_S_o0_n_153
                         DSP48E1                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.439    12.131    FPMULT/Sgf_operation/GEN2.middle/CLK
                         DSP48E1                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/CLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -1.400    10.874    FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 6.258ns (82.789%)  route 1.301ns (17.211%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.584     2.454    FPMULT/Operands_load_reg/XMRegister/CLK
                         FDCE                                         r  FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/Q
                         net (fo=5, unplaced)         0.498     3.430    FPMULT/Operands_load_reg/XMRegister/Q[28]
                                                                      r  FPMULT/Operands_load_reg/XMRegister/Data_S_o0_carry_i_3__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.725 r  FPMULT/Operands_load_reg/XMRegister/Data_S_o0_carry_i_3__0/O
                         net (fo=1, unplaced)         0.000     3.725    FPMULT/Sgf_operation/GEN2.A_operation/Q_reg[30][1]
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.258 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.258    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.375 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.375    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.492 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.492    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.609 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.609    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.726 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.726    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.843 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.180 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__5/O[1]
                         net (fo=2, unplaced)         0.803     5.983    FPMULT/Sgf_operation/GEN2.middle/Data_S_o[25]
                                                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o0/B[8]
                         DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[10])
                                                      4.030    10.013 r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o0/PCOUT[10]
                         net (fo=1, unplaced)         0.000    10.013    FPMULT/Sgf_operation/GEN2.middle/Data_S_o0_n_143
                         DSP48E1                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.439    12.131    FPMULT/Sgf_operation/GEN2.middle/CLK
                         DSP48E1                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/CLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -1.400    10.874    FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 6.258ns (82.789%)  route 1.301ns (17.211%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.584     2.454    FPMULT/Operands_load_reg/XMRegister/CLK
                         FDCE                                         r  FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/Q
                         net (fo=5, unplaced)         0.498     3.430    FPMULT/Operands_load_reg/XMRegister/Q[28]
                                                                      r  FPMULT/Operands_load_reg/XMRegister/Data_S_o0_carry_i_3__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.725 r  FPMULT/Operands_load_reg/XMRegister/Data_S_o0_carry_i_3__0/O
                         net (fo=1, unplaced)         0.000     3.725    FPMULT/Sgf_operation/GEN2.A_operation/Q_reg[30][1]
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.258 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.258    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.375 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.375    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.492 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.492    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.609 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.609    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.726 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.726    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.843 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.180 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__5/O[1]
                         net (fo=2, unplaced)         0.803     5.983    FPMULT/Sgf_operation/GEN2.middle/Data_S_o[25]
                                                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o0/B[8]
                         DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[11])
                                                      4.030    10.013 r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o0/PCOUT[11]
                         net (fo=1, unplaced)         0.000    10.013    FPMULT/Sgf_operation/GEN2.middle/Data_S_o0_n_142
                         DSP48E1                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.439    12.131    FPMULT/Sgf_operation/GEN2.middle/CLK
                         DSP48E1                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/CLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -1.400    10.874    FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 6.258ns (82.789%)  route 1.301ns (17.211%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.584     2.454    FPMULT/Operands_load_reg/XMRegister/CLK
                         FDCE                                         r  FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/Q
                         net (fo=5, unplaced)         0.498     3.430    FPMULT/Operands_load_reg/XMRegister/Q[28]
                                                                      r  FPMULT/Operands_load_reg/XMRegister/Data_S_o0_carry_i_3__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.725 r  FPMULT/Operands_load_reg/XMRegister/Data_S_o0_carry_i_3__0/O
                         net (fo=1, unplaced)         0.000     3.725    FPMULT/Sgf_operation/GEN2.A_operation/Q_reg[30][1]
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.258 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.258    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.375 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.375    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.492 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.492    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.609 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.609    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.726 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.726    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.843 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.180 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__5/O[1]
                         net (fo=2, unplaced)         0.803     5.983    FPMULT/Sgf_operation/GEN2.middle/Data_S_o[25]
                                                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o0/B[8]
                         DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[12])
                                                      4.030    10.013 r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o0/PCOUT[12]
                         net (fo=1, unplaced)         0.000    10.013    FPMULT/Sgf_operation/GEN2.middle/Data_S_o0_n_141
                         DSP48E1                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.439    12.131    FPMULT/Sgf_operation/GEN2.middle/CLK
                         DSP48E1                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/CLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -1.400    10.874    FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 6.258ns (82.789%)  route 1.301ns (17.211%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.584     2.454    FPMULT/Operands_load_reg/XMRegister/CLK
                         FDCE                                         r  FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/Q
                         net (fo=5, unplaced)         0.498     3.430    FPMULT/Operands_load_reg/XMRegister/Q[28]
                                                                      r  FPMULT/Operands_load_reg/XMRegister/Data_S_o0_carry_i_3__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.725 r  FPMULT/Operands_load_reg/XMRegister/Data_S_o0_carry_i_3__0/O
                         net (fo=1, unplaced)         0.000     3.725    FPMULT/Sgf_operation/GEN2.A_operation/Q_reg[30][1]
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.258 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.258    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.375 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.375    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.492 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.492    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.609 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.609    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.726 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.726    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.843 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.180 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__5/O[1]
                         net (fo=2, unplaced)         0.803     5.983    FPMULT/Sgf_operation/GEN2.middle/Data_S_o[25]
                                                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o0/B[8]
                         DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[13])
                                                      4.030    10.013 r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o0/PCOUT[13]
                         net (fo=1, unplaced)         0.000    10.013    FPMULT/Sgf_operation/GEN2.middle/Data_S_o0_n_140
                         DSP48E1                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.439    12.131    FPMULT/Sgf_operation/GEN2.middle/CLK
                         DSP48E1                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/CLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -1.400    10.874    FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 6.258ns (82.789%)  route 1.301ns (17.211%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.584     2.454    FPMULT/Operands_load_reg/XMRegister/CLK
                         FDCE                                         r  FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/Q
                         net (fo=5, unplaced)         0.498     3.430    FPMULT/Operands_load_reg/XMRegister/Q[28]
                                                                      r  FPMULT/Operands_load_reg/XMRegister/Data_S_o0_carry_i_3__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.725 r  FPMULT/Operands_load_reg/XMRegister/Data_S_o0_carry_i_3__0/O
                         net (fo=1, unplaced)         0.000     3.725    FPMULT/Sgf_operation/GEN2.A_operation/Q_reg[30][1]
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.258 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.258    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.375 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.375    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.492 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.492    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.609 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.609    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.726 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.726    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.843 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.180 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__5/O[1]
                         net (fo=2, unplaced)         0.803     5.983    FPMULT/Sgf_operation/GEN2.middle/Data_S_o[25]
                                                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o0/B[8]
                         DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[14])
                                                      4.030    10.013 r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o0/PCOUT[14]
                         net (fo=1, unplaced)         0.000    10.013    FPMULT/Sgf_operation/GEN2.middle/Data_S_o0_n_139
                         DSP48E1                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.439    12.131    FPMULT/Sgf_operation/GEN2.middle/CLK
                         DSP48E1                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/CLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -1.400    10.874    FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 6.258ns (82.789%)  route 1.301ns (17.211%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.584     2.454    FPMULT/Operands_load_reg/XMRegister/CLK
                         FDCE                                         r  FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/Q
                         net (fo=5, unplaced)         0.498     3.430    FPMULT/Operands_load_reg/XMRegister/Q[28]
                                                                      r  FPMULT/Operands_load_reg/XMRegister/Data_S_o0_carry_i_3__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.725 r  FPMULT/Operands_load_reg/XMRegister/Data_S_o0_carry_i_3__0/O
                         net (fo=1, unplaced)         0.000     3.725    FPMULT/Sgf_operation/GEN2.A_operation/Q_reg[30][1]
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.258 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.258    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.375 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.375    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.492 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.492    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.609 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.609    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.726 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.726    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.843 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.180 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__5/O[1]
                         net (fo=2, unplaced)         0.803     5.983    FPMULT/Sgf_operation/GEN2.middle/Data_S_o[25]
                                                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o0/B[8]
                         DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[15])
                                                      4.030    10.013 r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o0/PCOUT[15]
                         net (fo=1, unplaced)         0.000    10.013    FPMULT/Sgf_operation/GEN2.middle/Data_S_o0_n_138
                         DSP48E1                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.439    12.131    FPMULT/Sgf_operation/GEN2.middle/CLK
                         DSP48E1                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/CLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -1.400    10.874    FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 6.258ns (82.789%)  route 1.301ns (17.211%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.584     2.454    FPMULT/Operands_load_reg/XMRegister/CLK
                         FDCE                                         r  FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/Q
                         net (fo=5, unplaced)         0.498     3.430    FPMULT/Operands_load_reg/XMRegister/Q[28]
                                                                      r  FPMULT/Operands_load_reg/XMRegister/Data_S_o0_carry_i_3__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.725 r  FPMULT/Operands_load_reg/XMRegister/Data_S_o0_carry_i_3__0/O
                         net (fo=1, unplaced)         0.000     3.725    FPMULT/Sgf_operation/GEN2.A_operation/Q_reg[30][1]
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.258 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.258    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.375 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.375    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.492 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.492    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.609 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.609    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.726 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.726    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.843 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.180 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__5/O[1]
                         net (fo=2, unplaced)         0.803     5.983    FPMULT/Sgf_operation/GEN2.middle/Data_S_o[25]
                                                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o0/B[8]
                         DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[16])
                                                      4.030    10.013 r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o0/PCOUT[16]
                         net (fo=1, unplaced)         0.000    10.013    FPMULT/Sgf_operation/GEN2.middle/Data_S_o0_n_137
                         DSP48E1                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.439    12.131    FPMULT/Sgf_operation/GEN2.middle/CLK
                         DSP48E1                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/CLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -1.400    10.874    FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 6.258ns (82.789%)  route 1.301ns (17.211%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.584     2.454    FPMULT/Operands_load_reg/XMRegister/CLK
                         FDCE                                         r  FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/Q
                         net (fo=5, unplaced)         0.498     3.430    FPMULT/Operands_load_reg/XMRegister/Q[28]
                                                                      r  FPMULT/Operands_load_reg/XMRegister/Data_S_o0_carry_i_3__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.725 r  FPMULT/Operands_load_reg/XMRegister/Data_S_o0_carry_i_3__0/O
                         net (fo=1, unplaced)         0.000     3.725    FPMULT/Sgf_operation/GEN2.A_operation/Q_reg[30][1]
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.258 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.258    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.375 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.375    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.492 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.492    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.609 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.609    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.726 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.726    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.843 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.180 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__5/O[1]
                         net (fo=2, unplaced)         0.803     5.983    FPMULT/Sgf_operation/GEN2.middle/Data_S_o[25]
                                                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o0/B[8]
                         DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[17])
                                                      4.030    10.013 r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o0/PCOUT[17]
                         net (fo=1, unplaced)         0.000    10.013    FPMULT/Sgf_operation/GEN2.middle/Data_S_o0_n_136
                         DSP48E1                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.439    12.131    FPMULT/Sgf_operation/GEN2.middle/CLK
                         DSP48E1                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/CLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -1.400    10.874    FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.559ns  (logic 6.258ns (82.789%)  route 1.301ns (17.211%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    2.454ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.584     2.454    FPMULT/Operands_load_reg/XMRegister/CLK
                         FDCE                                         r  FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  FPMULT/Operands_load_reg/XMRegister/Q_reg[28]/Q
                         net (fo=5, unplaced)         0.498     3.430    FPMULT/Operands_load_reg/XMRegister/Q[28]
                                                                      r  FPMULT/Operands_load_reg/XMRegister/Data_S_o0_carry_i_3__0/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.725 r  FPMULT/Operands_load_reg/XMRegister/Data_S_o0_carry_i_3__0/O
                         net (fo=1, unplaced)         0.000     3.725    FPMULT/Sgf_operation/GEN2.A_operation/Q_reg[30][1]
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.258 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry/CO[3]
                         net (fo=1, unplaced)         0.000     4.258    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.375 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     4.375    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__0_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.492 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     4.492    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__1_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.609 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.609    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__2_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.726 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.726    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__3_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.843 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.843    FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__4_n_0
                                                                      r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.180 r  FPMULT/Sgf_operation/GEN2.A_operation/Data_S_o0_carry__5/O[1]
                         net (fo=2, unplaced)         0.803     5.983    FPMULT/Sgf_operation/GEN2.middle/Data_S_o[25]
                                                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o0/B[8]
                         DSP48E1 (Prop_dsp48e1_B[8]_PCOUT[18])
                                                      4.030    10.013 r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o0/PCOUT[18]
                         net (fo=1, unplaced)         0.000    10.013    FPMULT/Sgf_operation/GEN2.middle/Data_S_o0_n_135
                         DSP48E1                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.439    12.131    FPMULT/Sgf_operation/GEN2.middle/CLK
                         DSP48E1                                      r  FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/CLK
                         clock pessimism              0.179    12.309    
                         clock uncertainty           -0.035    12.274    
                         DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -1.400    10.874    FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0
  -------------------------------------------------------------------
                         required time                         10.874    
                         arrival time                         -10.013    
  -------------------------------------------------------------------
                         slack                                  0.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 FPSENCOS/d_ff4_Zn/Q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPSENCOS/reg_val_muxZ_2stage/Q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPSENCOS/d_ff4_Zn/CLK
                         FDCE                                         r  FPSENCOS/d_ff4_Zn/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPSENCOS/d_ff4_Zn/Q_reg[0]/Q
                         net (fo=1, unplaced)         0.131     0.957    FPSENCOS/ITER_CONT/Q_reg[63]_5[0]
                                                                      r  FPSENCOS/ITER_CONT/Q[0]_i_1__15/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.055 r  FPSENCOS/ITER_CONT/Q[0]_i_1__15/O
                         net (fo=1, unplaced)         0.000     1.055    FPSENCOS/reg_val_muxZ_2stage/D[0]
                         FDCE                                         r  FPSENCOS/reg_val_muxZ_2stage/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.259     1.033    FPSENCOS/reg_val_muxZ_2stage/CLK
                         FDCE                                         r  FPSENCOS/reg_val_muxZ_2stage/Q_reg[0]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    FPSENCOS/reg_val_muxZ_2stage/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 FPSENCOS/d_ff4_Zn/Q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPSENCOS/reg_val_muxZ_2stage/Q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPSENCOS/d_ff4_Zn/CLK
                         FDCE                                         r  FPSENCOS/d_ff4_Zn/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPSENCOS/d_ff4_Zn/Q_reg[10]/Q
                         net (fo=1, unplaced)         0.131     0.957    FPSENCOS/ITER_CONT/Q_reg[63]_5[10]
                                                                      r  FPSENCOS/ITER_CONT/Q[10]_i_1__7/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.055 r  FPSENCOS/ITER_CONT/Q[10]_i_1__7/O
                         net (fo=1, unplaced)         0.000     1.055    FPSENCOS/reg_val_muxZ_2stage/D[10]
                         FDCE                                         r  FPSENCOS/reg_val_muxZ_2stage/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.259     1.033    FPSENCOS/reg_val_muxZ_2stage/CLK
                         FDCE                                         r  FPSENCOS/reg_val_muxZ_2stage/Q_reg[10]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    FPSENCOS/reg_val_muxZ_2stage/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 FPSENCOS/d_ff4_Zn/Q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPSENCOS/reg_val_muxZ_2stage/Q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPSENCOS/d_ff4_Zn/CLK
                         FDCE                                         r  FPSENCOS/d_ff4_Zn/Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPSENCOS/d_ff4_Zn/Q_reg[11]/Q
                         net (fo=1, unplaced)         0.131     0.957    FPSENCOS/ITER_CONT/Q_reg[63]_5[11]
                                                                      r  FPSENCOS/ITER_CONT/Q[11]_i_1__8/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.055 r  FPSENCOS/ITER_CONT/Q[11]_i_1__8/O
                         net (fo=1, unplaced)         0.000     1.055    FPSENCOS/reg_val_muxZ_2stage/D[11]
                         FDCE                                         r  FPSENCOS/reg_val_muxZ_2stage/Q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.259     1.033    FPSENCOS/reg_val_muxZ_2stage/CLK
                         FDCE                                         r  FPSENCOS/reg_val_muxZ_2stage/Q_reg[11]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    FPSENCOS/reg_val_muxZ_2stage/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 FPSENCOS/d_ff4_Zn/Q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPSENCOS/reg_val_muxZ_2stage/Q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPSENCOS/d_ff4_Zn/CLK
                         FDCE                                         r  FPSENCOS/d_ff4_Zn/Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPSENCOS/d_ff4_Zn/Q_reg[12]/Q
                         net (fo=1, unplaced)         0.131     0.957    FPSENCOS/ITER_CONT/Q_reg[63]_5[12]
                                                                      r  FPSENCOS/ITER_CONT/Q[12]_i_1__8/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.055 r  FPSENCOS/ITER_CONT/Q[12]_i_1__8/O
                         net (fo=1, unplaced)         0.000     1.055    FPSENCOS/reg_val_muxZ_2stage/D[12]
                         FDCE                                         r  FPSENCOS/reg_val_muxZ_2stage/Q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.259     1.033    FPSENCOS/reg_val_muxZ_2stage/CLK
                         FDCE                                         r  FPSENCOS/reg_val_muxZ_2stage/Q_reg[12]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    FPSENCOS/reg_val_muxZ_2stage/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 FPSENCOS/d_ff4_Zn/Q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPSENCOS/reg_val_muxZ_2stage/Q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPSENCOS/d_ff4_Zn/CLK
                         FDCE                                         r  FPSENCOS/d_ff4_Zn/Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPSENCOS/d_ff4_Zn/Q_reg[13]/Q
                         net (fo=1, unplaced)         0.131     0.957    FPSENCOS/ITER_CONT/Q_reg[63]_5[13]
                                                                      r  FPSENCOS/ITER_CONT/Q[13]_i_1__8/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.055 r  FPSENCOS/ITER_CONT/Q[13]_i_1__8/O
                         net (fo=1, unplaced)         0.000     1.055    FPSENCOS/reg_val_muxZ_2stage/D[13]
                         FDCE                                         r  FPSENCOS/reg_val_muxZ_2stage/Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.259     1.033    FPSENCOS/reg_val_muxZ_2stage/CLK
                         FDCE                                         r  FPSENCOS/reg_val_muxZ_2stage/Q_reg[13]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    FPSENCOS/reg_val_muxZ_2stage/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 FPSENCOS/d_ff4_Zn/Q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPSENCOS/reg_val_muxZ_2stage/Q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPSENCOS/d_ff4_Zn/CLK
                         FDCE                                         r  FPSENCOS/d_ff4_Zn/Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPSENCOS/d_ff4_Zn/Q_reg[14]/Q
                         net (fo=1, unplaced)         0.131     0.957    FPSENCOS/ITER_CONT/Q_reg[63]_5[14]
                                                                      r  FPSENCOS/ITER_CONT/Q[14]_i_1__8/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.055 r  FPSENCOS/ITER_CONT/Q[14]_i_1__8/O
                         net (fo=1, unplaced)         0.000     1.055    FPSENCOS/reg_val_muxZ_2stage/D[14]
                         FDCE                                         r  FPSENCOS/reg_val_muxZ_2stage/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.259     1.033    FPSENCOS/reg_val_muxZ_2stage/CLK
                         FDCE                                         r  FPSENCOS/reg_val_muxZ_2stage/Q_reg[14]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    FPSENCOS/reg_val_muxZ_2stage/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 FPSENCOS/d_ff4_Zn/Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPSENCOS/reg_val_muxZ_2stage/Q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPSENCOS/d_ff4_Zn/CLK
                         FDCE                                         r  FPSENCOS/d_ff4_Zn/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPSENCOS/d_ff4_Zn/Q_reg[15]/Q
                         net (fo=1, unplaced)         0.131     0.957    FPSENCOS/ITER_CONT/Q_reg[63]_5[15]
                                                                      r  FPSENCOS/ITER_CONT/Q[15]_i_1__8/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.055 r  FPSENCOS/ITER_CONT/Q[15]_i_1__8/O
                         net (fo=1, unplaced)         0.000     1.055    FPSENCOS/reg_val_muxZ_2stage/D[15]
                         FDCE                                         r  FPSENCOS/reg_val_muxZ_2stage/Q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.259     1.033    FPSENCOS/reg_val_muxZ_2stage/CLK
                         FDCE                                         r  FPSENCOS/reg_val_muxZ_2stage/Q_reg[15]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    FPSENCOS/reg_val_muxZ_2stage/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 FPSENCOS/d_ff4_Zn/Q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPSENCOS/reg_val_muxZ_2stage/Q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPSENCOS/d_ff4_Zn/CLK
                         FDCE                                         r  FPSENCOS/d_ff4_Zn/Q_reg[16]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPSENCOS/d_ff4_Zn/Q_reg[16]/Q
                         net (fo=1, unplaced)         0.131     0.957    FPSENCOS/ITER_CONT/Q_reg[63]_5[16]
                                                                      r  FPSENCOS/ITER_CONT/Q[16]_i_1__8/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.055 r  FPSENCOS/ITER_CONT/Q[16]_i_1__8/O
                         net (fo=1, unplaced)         0.000     1.055    FPSENCOS/reg_val_muxZ_2stage/D[16]
                         FDCE                                         r  FPSENCOS/reg_val_muxZ_2stage/Q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.259     1.033    FPSENCOS/reg_val_muxZ_2stage/CLK
                         FDCE                                         r  FPSENCOS/reg_val_muxZ_2stage/Q_reg[16]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    FPSENCOS/reg_val_muxZ_2stage/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 FPSENCOS/d_ff4_Zn/Q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPSENCOS/reg_val_muxZ_2stage/Q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPSENCOS/d_ff4_Zn/CLK
                         FDCE                                         r  FPSENCOS/d_ff4_Zn/Q_reg[17]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPSENCOS/d_ff4_Zn/Q_reg[17]/Q
                         net (fo=1, unplaced)         0.131     0.957    FPSENCOS/ITER_CONT/Q_reg[63]_5[17]
                                                                      r  FPSENCOS/ITER_CONT/Q[17]_i_1__7/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.055 r  FPSENCOS/ITER_CONT/Q[17]_i_1__7/O
                         net (fo=1, unplaced)         0.000     1.055    FPSENCOS/reg_val_muxZ_2stage/D[17]
                         FDCE                                         r  FPSENCOS/reg_val_muxZ_2stage/Q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.259     1.033    FPSENCOS/reg_val_muxZ_2stage/CLK
                         FDCE                                         r  FPSENCOS/reg_val_muxZ_2stage/Q_reg[17]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    FPSENCOS/reg_val_muxZ_2stage/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 FPSENCOS/d_ff4_Zn/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPSENCOS/reg_val_muxZ_2stage/Q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.245ns (65.144%)  route 0.131ns (34.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPSENCOS/d_ff4_Zn/CLK
                         FDCE                                         r  FPSENCOS/d_ff4_Zn/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPSENCOS/d_ff4_Zn/Q_reg[18]/Q
                         net (fo=1, unplaced)         0.131     0.957    FPSENCOS/ITER_CONT/Q_reg[63]_5[18]
                                                                      r  FPSENCOS/ITER_CONT/Q[18]_i_1__7/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.055 r  FPSENCOS/ITER_CONT/Q[18]_i_1__7/O
                         net (fo=1, unplaced)         0.000     1.055    FPSENCOS/reg_val_muxZ_2stage/D[18]
                         FDCE                                         r  FPSENCOS/reg_val_muxZ_2stage/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.259     1.033    FPSENCOS/reg_val_muxZ_2stage/CLK
                         FDCE                                         r  FPSENCOS/reg_val_muxZ_2stage/Q_reg[18]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Hold_fdce_C_D)         0.099     0.923    FPSENCOS/reg_val_muxZ_2stage/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845                clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846                FPMULT/Sgf_operation/GEN2.left/Data_S_o_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846                FPMULT/Sgf_operation/GEN2.right/Data_S_o_reg__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846                FPMULT/Sgf_operation/GEN2.left/Data_S_o_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846                FPMULT/Sgf_operation/GEN2.right/Data_S_o_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg[0]__0/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg[0]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg[10]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg[11]__0/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg[12]__0/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500                FPMULT/Zero_Result_Detect/Zero_Info_Mult/Q_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         5.000       4.500                FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg[0]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg[10]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg[11]__0/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500                FPMULT/Sgf_operation/GEN2.middle/Data_S_o_reg[12]__0/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500                FPMULT/Zero_Result_Detect/Zero_Info_Mult/Q_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         5.000       4.500                FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.132ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.640ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[0]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.095ns (41.945%)  route 1.516ns (58.055%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 f  rst_IBUF_inst/O
                         net (fo=956, unplaced)       0.803     4.774    FPSENCOS/inst_CORDIC_FSM_v3/rst_IBUF
                                                                      f  FPSENCOS/inst_CORDIC_FSM_v3/Q[5]_i_2__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.898 f  FPSENCOS/inst_CORDIC_FSM_v3/Q[5]_i_2__0/O
                         net (fo=119, unplaced)       0.713     5.611    FPADDSUB/SHT1_STAGE_DmP_mant/state_reg_reg[6][0]
                         FDCE                                         f  FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.439    12.131    FPADDSUB/SHT1_STAGE_DmP_mant/CLK
                         FDCE                                         r  FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[0]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.743    FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[10]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.095ns (41.945%)  route 1.516ns (58.055%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 f  rst_IBUF_inst/O
                         net (fo=956, unplaced)       0.803     4.774    FPSENCOS/inst_CORDIC_FSM_v3/rst_IBUF
                                                                      f  FPSENCOS/inst_CORDIC_FSM_v3/Q[5]_i_2__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.898 f  FPSENCOS/inst_CORDIC_FSM_v3/Q[5]_i_2__0/O
                         net (fo=119, unplaced)       0.713     5.611    FPADDSUB/SHT1_STAGE_DmP_mant/state_reg_reg[6][0]
                         FDCE                                         f  FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.439    12.131    FPADDSUB/SHT1_STAGE_DmP_mant/CLK
                         FDCE                                         r  FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[10]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.743    FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[11]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.095ns (41.945%)  route 1.516ns (58.055%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 f  rst_IBUF_inst/O
                         net (fo=956, unplaced)       0.803     4.774    FPSENCOS/inst_CORDIC_FSM_v3/rst_IBUF
                                                                      f  FPSENCOS/inst_CORDIC_FSM_v3/Q[5]_i_2__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.898 f  FPSENCOS/inst_CORDIC_FSM_v3/Q[5]_i_2__0/O
                         net (fo=119, unplaced)       0.713     5.611    FPADDSUB/SHT1_STAGE_DmP_mant/state_reg_reg[6][0]
                         FDCE                                         f  FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.439    12.131    FPADDSUB/SHT1_STAGE_DmP_mant/CLK
                         FDCE                                         r  FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[11]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.743    FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[12]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.095ns (41.945%)  route 1.516ns (58.055%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 f  rst_IBUF_inst/O
                         net (fo=956, unplaced)       0.803     4.774    FPSENCOS/inst_CORDIC_FSM_v3/rst_IBUF
                                                                      f  FPSENCOS/inst_CORDIC_FSM_v3/Q[5]_i_2__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.898 f  FPSENCOS/inst_CORDIC_FSM_v3/Q[5]_i_2__0/O
                         net (fo=119, unplaced)       0.713     5.611    FPADDSUB/SHT1_STAGE_DmP_mant/state_reg_reg[6][0]
                         FDCE                                         f  FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.439    12.131    FPADDSUB/SHT1_STAGE_DmP_mant/CLK
                         FDCE                                         r  FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[12]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.743    FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[13]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.095ns (41.945%)  route 1.516ns (58.055%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 f  rst_IBUF_inst/O
                         net (fo=956, unplaced)       0.803     4.774    FPSENCOS/inst_CORDIC_FSM_v3/rst_IBUF
                                                                      f  FPSENCOS/inst_CORDIC_FSM_v3/Q[5]_i_2__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.898 f  FPSENCOS/inst_CORDIC_FSM_v3/Q[5]_i_2__0/O
                         net (fo=119, unplaced)       0.713     5.611    FPADDSUB/SHT1_STAGE_DmP_mant/state_reg_reg[6][0]
                         FDCE                                         f  FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.439    12.131    FPADDSUB/SHT1_STAGE_DmP_mant/CLK
                         FDCE                                         r  FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[13]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.743    FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[14]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.095ns (41.945%)  route 1.516ns (58.055%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 f  rst_IBUF_inst/O
                         net (fo=956, unplaced)       0.803     4.774    FPSENCOS/inst_CORDIC_FSM_v3/rst_IBUF
                                                                      f  FPSENCOS/inst_CORDIC_FSM_v3/Q[5]_i_2__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.898 f  FPSENCOS/inst_CORDIC_FSM_v3/Q[5]_i_2__0/O
                         net (fo=119, unplaced)       0.713     5.611    FPADDSUB/SHT1_STAGE_DmP_mant/state_reg_reg[6][0]
                         FDCE                                         f  FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.439    12.131    FPADDSUB/SHT1_STAGE_DmP_mant/CLK
                         FDCE                                         r  FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[14]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.743    FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[15]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.095ns (41.945%)  route 1.516ns (58.055%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 f  rst_IBUF_inst/O
                         net (fo=956, unplaced)       0.803     4.774    FPSENCOS/inst_CORDIC_FSM_v3/rst_IBUF
                                                                      f  FPSENCOS/inst_CORDIC_FSM_v3/Q[5]_i_2__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.898 f  FPSENCOS/inst_CORDIC_FSM_v3/Q[5]_i_2__0/O
                         net (fo=119, unplaced)       0.713     5.611    FPADDSUB/SHT1_STAGE_DmP_mant/state_reg_reg[6][0]
                         FDCE                                         f  FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.439    12.131    FPADDSUB/SHT1_STAGE_DmP_mant/CLK
                         FDCE                                         r  FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[15]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.743    FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[16]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.095ns (41.945%)  route 1.516ns (58.055%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 f  rst_IBUF_inst/O
                         net (fo=956, unplaced)       0.803     4.774    FPSENCOS/inst_CORDIC_FSM_v3/rst_IBUF
                                                                      f  FPSENCOS/inst_CORDIC_FSM_v3/Q[5]_i_2__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.898 f  FPSENCOS/inst_CORDIC_FSM_v3/Q[5]_i_2__0/O
                         net (fo=119, unplaced)       0.713     5.611    FPADDSUB/SHT1_STAGE_DmP_mant/state_reg_reg[6][0]
                         FDCE                                         f  FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.439    12.131    FPADDSUB/SHT1_STAGE_DmP_mant/CLK
                         FDCE                                         r  FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[16]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.743    FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[17]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.095ns (41.945%)  route 1.516ns (58.055%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 f  rst_IBUF_inst/O
                         net (fo=956, unplaced)       0.803     4.774    FPSENCOS/inst_CORDIC_FSM_v3/rst_IBUF
                                                                      f  FPSENCOS/inst_CORDIC_FSM_v3/Q[5]_i_2__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.898 f  FPSENCOS/inst_CORDIC_FSM_v3/Q[5]_i_2__0/O
                         net (fo=119, unplaced)       0.713     5.611    FPADDSUB/SHT1_STAGE_DmP_mant/state_reg_reg[6][0]
                         FDCE                                         f  FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.439    12.131    FPADDSUB/SHT1_STAGE_DmP_mant/CLK
                         FDCE                                         r  FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[17]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.743    FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  6.132    

Slack (MET) :             6.132ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[18]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 1.095ns (41.945%)  route 1.516ns (58.055%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Input Delay:            3.000ns
  Clock Path Skew:        2.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.131ns = ( 12.131 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  3.000     3.000    
                                                      0.000     3.000 f  rst (IN)
                         net (fo=0)                   0.000     3.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     3.971 f  rst_IBUF_inst/O
                         net (fo=956, unplaced)       0.803     4.774    FPSENCOS/inst_CORDIC_FSM_v3/rst_IBUF
                                                                      f  FPSENCOS/inst_CORDIC_FSM_v3/Q[5]_i_2__0/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.898 f  FPSENCOS/inst_CORDIC_FSM_v3/Q[5]_i_2__0/O
                         net (fo=119, unplaced)       0.713     5.611    FPADDSUB/SHT1_STAGE_DmP_mant/state_reg_reg[6][0]
                         FDCE                                         f  FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.763    11.601    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    11.692 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.439    12.131    FPADDSUB/SHT1_STAGE_DmP_mant/CLK
                         FDCE                                         r  FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[18]/C
                         clock pessimism              0.000    12.131    
                         clock uncertainty           -0.035    12.095    
                         FDCE (Recov_fdce_C_CLR)     -0.352    11.743    FPADDSUB/SHT1_STAGE_DmP_mant/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         11.743    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                  6.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.245ns (35.157%)  route 0.452ns (64.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPMULT/FS_Module/CLK
                         FDCE                                         r  FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, unplaced)        0.158     0.984    FPMULT/FS_Module/out[1]
                                                                      r  FPMULT/FS_Module/Q[63]_i_3__1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.082 f  FPMULT/FS_Module/Q[63]_i_3__1/O
                         net (fo=64, unplaced)        0.294     1.375    FPMULT/final_result_ieee_Module/Final_Result_IEEE/AR[0]
                         FDCE                                         f  FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.259     1.033    FPMULT/final_result_ieee_Module/Final_Result_IEEE/CLK
                         FDCE                                         r  FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[0]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.245ns (35.157%)  route 0.452ns (64.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPMULT/FS_Module/CLK
                         FDCE                                         r  FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, unplaced)        0.158     0.984    FPMULT/FS_Module/out[1]
                                                                      r  FPMULT/FS_Module/Q[63]_i_3__1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.082 f  FPMULT/FS_Module/Q[63]_i_3__1/O
                         net (fo=64, unplaced)        0.294     1.375    FPMULT/final_result_ieee_Module/Final_Result_IEEE/AR[0]
                         FDCE                                         f  FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.259     1.033    FPMULT/final_result_ieee_Module/Final_Result_IEEE/CLK
                         FDCE                                         r  FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[10]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.245ns (35.157%)  route 0.452ns (64.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPMULT/FS_Module/CLK
                         FDCE                                         r  FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, unplaced)        0.158     0.984    FPMULT/FS_Module/out[1]
                                                                      r  FPMULT/FS_Module/Q[63]_i_3__1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.082 f  FPMULT/FS_Module/Q[63]_i_3__1/O
                         net (fo=64, unplaced)        0.294     1.375    FPMULT/final_result_ieee_Module/Final_Result_IEEE/AR[0]
                         FDCE                                         f  FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.259     1.033    FPMULT/final_result_ieee_Module/Final_Result_IEEE/CLK
                         FDCE                                         r  FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[11]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.245ns (35.157%)  route 0.452ns (64.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPMULT/FS_Module/CLK
                         FDCE                                         r  FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, unplaced)        0.158     0.984    FPMULT/FS_Module/out[1]
                                                                      r  FPMULT/FS_Module/Q[63]_i_3__1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.082 f  FPMULT/FS_Module/Q[63]_i_3__1/O
                         net (fo=64, unplaced)        0.294     1.375    FPMULT/final_result_ieee_Module/Final_Result_IEEE/AR[0]
                         FDCE                                         f  FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.259     1.033    FPMULT/final_result_ieee_Module/Final_Result_IEEE/CLK
                         FDCE                                         r  FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[12]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.245ns (35.157%)  route 0.452ns (64.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPMULT/FS_Module/CLK
                         FDCE                                         r  FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, unplaced)        0.158     0.984    FPMULT/FS_Module/out[1]
                                                                      r  FPMULT/FS_Module/Q[63]_i_3__1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.082 f  FPMULT/FS_Module/Q[63]_i_3__1/O
                         net (fo=64, unplaced)        0.294     1.375    FPMULT/final_result_ieee_Module/Final_Result_IEEE/AR[0]
                         FDCE                                         f  FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.259     1.033    FPMULT/final_result_ieee_Module/Final_Result_IEEE/CLK
                         FDCE                                         r  FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[13]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.245ns (35.157%)  route 0.452ns (64.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPMULT/FS_Module/CLK
                         FDCE                                         r  FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, unplaced)        0.158     0.984    FPMULT/FS_Module/out[1]
                                                                      r  FPMULT/FS_Module/Q[63]_i_3__1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.082 f  FPMULT/FS_Module/Q[63]_i_3__1/O
                         net (fo=64, unplaced)        0.294     1.375    FPMULT/final_result_ieee_Module/Final_Result_IEEE/AR[0]
                         FDCE                                         f  FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.259     1.033    FPMULT/final_result_ieee_Module/Final_Result_IEEE/CLK
                         FDCE                                         r  FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[14]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[15]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.245ns (35.157%)  route 0.452ns (64.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPMULT/FS_Module/CLK
                         FDCE                                         r  FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, unplaced)        0.158     0.984    FPMULT/FS_Module/out[1]
                                                                      r  FPMULT/FS_Module/Q[63]_i_3__1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.082 f  FPMULT/FS_Module/Q[63]_i_3__1/O
                         net (fo=64, unplaced)        0.294     1.375    FPMULT/final_result_ieee_Module/Final_Result_IEEE/AR[0]
                         FDCE                                         f  FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.259     1.033    FPMULT/final_result_ieee_Module/Final_Result_IEEE/CLK
                         FDCE                                         r  FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[15]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[16]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.245ns (35.157%)  route 0.452ns (64.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPMULT/FS_Module/CLK
                         FDCE                                         r  FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, unplaced)        0.158     0.984    FPMULT/FS_Module/out[1]
                                                                      r  FPMULT/FS_Module/Q[63]_i_3__1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.082 f  FPMULT/FS_Module/Q[63]_i_3__1/O
                         net (fo=64, unplaced)        0.294     1.375    FPMULT/final_result_ieee_Module/Final_Result_IEEE/AR[0]
                         FDCE                                         f  FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.259     1.033    FPMULT/final_result_ieee_Module/Final_Result_IEEE/CLK
                         FDCE                                         r  FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[16]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[17]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.245ns (35.157%)  route 0.452ns (64.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPMULT/FS_Module/CLK
                         FDCE                                         r  FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, unplaced)        0.158     0.984    FPMULT/FS_Module/out[1]
                                                                      r  FPMULT/FS_Module/Q[63]_i_3__1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.082 f  FPMULT/FS_Module/Q[63]_i_3__1/O
                         net (fo=64, unplaced)        0.294     1.375    FPMULT/final_result_ieee_Module/Final_Result_IEEE/AR[0]
                         FDCE                                         f  FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.259     1.033    FPMULT/final_result_ieee_Module/Final_Result_IEEE/CLK
                         FDCE                                         r  FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[17]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[18]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.245ns (35.157%)  route 0.452ns (64.843%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.033ns
    Source Clock Delay      (SCD):    0.679ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPMULT/FS_Module/CLK
                         FDCE                                         r  FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPMULT/FS_Module/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=24, unplaced)        0.158     0.984    FPMULT/FS_Module/out[1]
                                                                      r  FPMULT/FS_Module/Q[63]_i_3__1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.082 f  FPMULT/FS_Module/Q[63]_i_3__1/O
                         net (fo=64, unplaced)        0.294     1.375    FPMULT/final_result_ieee_Module/Final_Result_IEEE/AR[0]
                         FDCE                                         f  FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                         IBUF                                         r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.356     0.745    clk_IBUF
                         BUFG                                         r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.774 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.259     1.033    FPMULT/final_result_ieee_Module/Final_Result_IEEE/CLK
                         FDCE                                         r  FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[18]/C
                         clock pessimism             -0.210     0.824    
                         FDCE (Remov_fdce_C_CLR)     -0.088     0.736    FPMULT/final_result_ieee_Module/Final_Result_IEEE/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.736    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.640    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FPADDSUB/inst_ShiftRegister/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.090ns  (logic 3.287ns (80.367%)  route 0.803ns (19.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.971     0.971 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     1.774    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.096     1.870 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.584     2.454    FPADDSUB/inst_ShiftRegister/CLK
                         FDCE                                         r  FPADDSUB/inst_ShiftRegister/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.932 r  FPADDSUB/inst_ShiftRegister/Q_reg[4]/Q
                         net (fo=68, unplaced)        0.803     3.735    busy_OBUF
                                                                      r  busy_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.809     6.544 r  busy_OBUF_inst/O
                         net (fo=0)                   0.000     6.544    busy
                                                                      r  busy (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FPADDSUB/inst_ShiftRegister/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            busy
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 1.352ns (79.976%)  route 0.338ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.539    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.565 r  clk_IBUF_BUFG_inst/O
                         net (fo=2160, unplaced)      0.114     0.679    FPADDSUB/inst_ShiftRegister/CLK
                         FDCE                                         r  FPADDSUB/inst_ShiftRegister/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.826 r  FPADDSUB/inst_ShiftRegister/Q_reg[4]/Q
                         net (fo=68, unplaced)        0.338     1.164    busy_OBUF
                                                                      r  busy_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.369 r  busy_OBUF_inst/O
                         net (fo=0)                   0.000     2.369    busy
                                                                      r  busy (OUT)
  -------------------------------------------------------------------    -------------------





