HSPICE implementation to observe wordline delay reduction using WSM-poly hybrid interconnect in DRAMs of different array sizes.
