vsim work.ram168_tb
# vsim work.ram168_tb 
# Start time: 13:18:03 on Apr 01,2021
# Loading work.ram168_tb
# Loading work.ram168
add wave -position insertpoint sim:/ram168_tb/*
run -all
# @time:  0-wr:1,0000,00000001-rd:0,xxxx,xxxxxxxx
# @time: 15-wr:1,0001,00000011-rd:0,xxxx,xxxxxxxx
# @time: 30-wr:1,0010,00000101-rd:0,xxxx,xxxxxxxx
# @time: 45-wr:1,0011,00000111-rd:0,xxxx,xxxxxxxx
# @time: 60-wr:1,0100,00001001-rd:0,xxxx,xxxxxxxx
# @time: 75-wr:1,0101,00001011-rd:0,xxxx,xxxxxxxx
# @time: 90-wr:1,0110,00001101-rd:0,xxxx,xxxxxxxx
# @time:105-wr:1,0111,00001111-rd:0,xxxx,xxxxxxxx
# @time:120-wr:1,1000,00010001-rd:0,xxxx,xxxxxxxx
# @time:135-wr:1,1001,00010011-rd:0,xxxx,xxxxxxxx
# @time:150-wr:1,1010,00010101-rd:0,xxxx,xxxxxxxx
# @time:165-wr:1,1011,00010111-rd:0,xxxx,xxxxxxxx
# @time:180-wr:1,1100,00011001-rd:0,xxxx,xxxxxxxx
# @time:195-wr:1,1101,00011011-rd:0,xxxx,xxxxxxxx
# @time:210-wr:1,1110,00011101-rd:0,xxxx,xxxxxxxx
# @time:225-wr:1,1111,00011111-rd:0,xxxx,xxxxxxxx
# @time:240-wr:1,1111,00011111-rd:1,1110,00011101
# @time:250-wr:1,0010,00101011-rd:1,0101,00001011
# @time:260-wr:1,0110,00011111-rd:1,0111,00001111
# @time:270-wr:1,1100,00101111-rd:1,1110,00011101
# @time:280-wr:1,0001,00000100-rd:1,0001,00000100
# ** Note: $finish    : C:/Users/Aadhithan/Documents/Verilog_labs/lab5/16x8ram/ram168_tb.v(41)
#    Time: 290 ps  Iteration: 0  Instance: /ram168_tb
# 1
# Break in Module ram168_tb at C:/Users/Aadhithan/Documents/Verilog_labs/lab5/16x8ram/ram168_tb.v line 41
quit -sim
# End time: 13:21:48 on Apr 01,2021, Elapsed time: 0:03:45
# Errors: 0, Warnings: 1
