Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_dut_top glbl -Oenable_linking_all_libraries -prj dut.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s dut -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_axi_s_dst_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dst_buff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_axi_s_src_buff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_src_buff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
WARNING: [VRFC 10-3824] variable 'block_delay' must explicitly be declared as automatic or static [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:31]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dut_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_dut_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_dut_Pipeline_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_dut_Pipeline_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_dut_Pipeline_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_dut_Pipeline_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_dut_Pipeline_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_dut_Pipeline_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_dut_Pipeline_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_123_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_123_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_dut_Pipeline_VITIS_LOOP_37_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_dut_Pipeline_VITIS_LOOP_37_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_int_1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_int_1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_mux_42_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_mux_42_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_regslice_both
INFO: [VRFC 10-311] analyzing module dut_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_string_1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_string_1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_string_2_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_string_2_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut_string_pos_1_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dut_string_pos_1_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:21]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:45]
WARNING: [VRFC 10-3705] select index -1 into 'axis_block_sigs' is out of bounds [C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.dut_int_1_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dut_string_pos_1_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dut_string_1_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dut_string_2_RAM_AUTO_1R1W
Compiling module xil_defaultlib.dut_flow_control_loop_pipe_seque...
Compiling module xil_defaultlib.dut_dut_Pipeline_1
Compiling module xil_defaultlib.dut_dut_Pipeline_2
Compiling module xil_defaultlib.dut_dut_Pipeline_3
Compiling module xil_defaultlib.dut_dut_Pipeline_4
Compiling module xil_defaultlib.dut_dut_Pipeline_5
Compiling module xil_defaultlib.dut_dut_Pipeline_6
Compiling module xil_defaultlib.dut_dut_Pipeline_7
Compiling module xil_defaultlib.dut_dut_Pipeline_8
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_37_1
Compiling module xil_defaultlib.dut_mux_42_8_1_1(ID=1,din0_WIDTH...
Compiling module xil_defaultlib.dut_dut_Pipeline_VITIS_LOOP_123_...
Compiling module xil_defaultlib.dut_control_s_axi
Compiling module xil_defaultlib.dut_regslice_both(DataWidth=8)
Compiling module xil_defaultlib.dut
Compiling module xil_defaultlib.fifo(DEPTH=120000)
Compiling module xil_defaultlib.AESL_axi_s_src_buff
Compiling module xil_defaultlib.AESL_axi_s_dst_buff
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_dut_top
Compiling module work.glbl
Built simulation snapshot dut
