I 000051 55 1098          1652120722182 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652120722183 2022.05.09 13:25:22)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 1d131c1a4c4b4c0a1f120846491a1e1b181a181a1e)
	(_ent
		(_time 1652120722178)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int Output 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4492          1652120722276 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 38))
	(_version vef)
	(_time 1652120722277 2022.05.09 13:25:22)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 7b74707a7c2d2c6c7a2e69202f7d787c7f7d727d2d)
	(_ent
		(_time 1652120722267)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 39(_array 2((_to i 0 i 63)))))
		(_sig(_int memory 3 0 40(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"00000001100011010111000000101010"\))((_string \"00000001111100001000100000101000"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"00000011111100000111000000101010"\))((_string \"00000001001000111000100000101000"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"00000010000010100111000000101010"\))((_string \"00000000011010011000100000101000"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"00000000001000110111000000101010"\))((_string \"00000011110101011000100000101000"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"00000000100101010111000000101010"\))((_string \"00000011100010101000100000101000"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"00000000000111110111000000101010"\))((_string \"00000011011111011000100000101000"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_trgt(1))(_sens(2)(3)(0(d_5_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000046 55 940           1652120722367 ALUS1
(_unit VHDL(alus1 0 30(alus1 0 44))
	(_version vef)
	(_time 1652120722368 2022.05.09 13:25:22)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code c9c6ca9c939f98dec8cbd89399cf9acecccecacac8)
	(_ent
		(_time 1652120722360)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int operacion 1 0 34(_ent(_in))))
		(_port(_int result 0 0 35(_ent(_out))))
		(_port(_int carry_out -1 0 36(_ent(_out))))
		(_port(_int cero -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALUS1 1 -1)
)
I 000051 55 3389          1652120722450 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 16))
	(_version vef)
	(_time 1652120722451 2022.05.09 13:25:22)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 27292623257074312c25347c722122202520242025)
	(_ent
		(_time 1652120722443)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -2((_dto i 4 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_port(_int WriteADR1 0 0 9(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 10(_ent(_in))))
		(_port(_int clock -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 17(_array 4((_to i 0 i 31)))))
		(_sig(_int bank 5 0 18(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(8))(_sens(4)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
			(line__37(_arch 1 0 37(_assignment(_trgt(6))(_sens(0)(8))(_mon))))
			(line__38(_arch 2 0 38(_assignment(_trgt(7))(_sens(1)(8))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 810           1652120722535 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652120722536 2022.05.09 13:25:22)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 757b7674732321637776652f277275737672757376)
	(_ent
		(_time 1652120722528)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int add 1 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 698           1652120722619 Behavioral
(_unit VHDL(pc_adder 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652120722620 2022.05.09 13:25:22)
	(_source(\../src/pc_adder.vhd\))
	(_parameters tan)
	(_code c3cdc096c397c1d5c3c6d79996c5c6c4c1c4c3c5c0)
	(_ent
		(_time 1652120722608)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 4646          1652120722698 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1652120722699 2022.05.09 13:25:22)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 111e1116114741071544554b451745174716131618)
	(_ent
		(_time 1652120722690)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(4)(6)(0(d_5_0))(1)(3))(_dssslsensitivity 1)(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1098          1652124125129 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652124125130 2022.05.09 14:22:05)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code d6d68084d58087c1d4d9c38d82d1d5d0d3d1d3d1d5)
	(_ent
		(_time 1652120722177)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int Output 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4492          1652124125165 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 38))
	(_version vef)
	(_time 1652124125166 2022.05.09 14:22:05)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code f6f7aaa6a5a0a1e1f7a3e4ada2f0f5f1f2f0fff0a0)
	(_ent
		(_time 1652120722266)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 39(_array 2((_to i 0 i 63)))))
		(_sig(_int memory 3 0 40(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"00000001100011010111000000101010"\))((_string \"00000001111100001000100000101000"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"00000011111100000111000000101010"\))((_string \"00000001001000111000100000101000"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"00000010000010100111000000101010"\))((_string \"00000000011010011000100000101000"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"00000000001000110111000000101010"\))((_string \"00000011110101011000100000101000"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"00000000100101010111000000101010"\))((_string \"00000011100010101000100000101000"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"00000000000111110111000000101010"\))((_string \"00000011011111011000100000101000"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_trgt(1))(_sens(2)(3)(0(d_5_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000046 55 940           1652124125235 ALUS1
(_unit VHDL(alus1 0 30(alus1 0 44))
	(_version vef)
	(_time 1652124125236 2022.05.09 14:22:05)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 44451346131215534546551e144217434143474745)
	(_ent
		(_time 1652120722359)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 32(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 32(_ent(_in))))
		(_port(_int b 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 34(_array -1((_dto i 2 i 0)))))
		(_port(_int operacion 1 0 34(_ent(_in))))
		(_port(_int result 0 0 35(_ent(_out))))
		(_port(_int carry_out -1 0 36(_ent(_out))))
		(_port(_int cero -1 0 37(_ent(_out))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . ALUS1 1 -1)
)
I 000051 55 3389          1652124125321 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 16))
	(_version vef)
	(_time 1652124125322 2022.05.09 14:22:05)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 9292c69d95c5c184999081c9c79497959095919590)
	(_ent
		(_time 1652120722442)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -2((_dto i 4 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_port(_int WriteADR1 0 0 9(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 10(_ent(_in))))
		(_port(_int clock -2 0 10(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 1 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 17(_array 4((_to i 0 i 31)))))
		(_sig(_int bank 5 0 18(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(8))(_sens(4)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
			(line__37(_arch 1 0 37(_assignment(_trgt(6))(_sens(8)(0))(_mon))))
			(line__38(_arch 2 0 38(_assignment(_trgt(7))(_sens(8)(1))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 698           1652124125485 Behavioral
(_unit VHDL(pc_adder 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652124125486 2022.05.09 14:22:05)
	(_source(\../src/pc_adder.vhd\))
	(_parameters tan)
	(_code 3e313e3b686a3c283e3b2a646b383b393c393e383d)
	(_ent
		(_time 1652120722607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 4646          1652124125570 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1652124125571 2022.05.09 14:22:05)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 8c828882dedadc9a88d9c8d6d88ad88ada8b8e8b85)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(4)(6)(0(d_5_0))(1)(3))(_dssslsensitivity 1)(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 698           1652124351287 Behavioral
(_unit VHDL(pc_adder 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652124351288 2022.05.09 14:25:51)
	(_source(\../src/pc_adder.vhd\))
	(_parameters tan)
	(_code 431241414317415543465719164546444144434540)
	(_ent
		(_time 1652120722607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1034          1652124383593 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1652124383594 2022.05.09 14:26:23)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 7b7b7b7a2a2d2f6d792e6b21297c7b7d787c7b7d78)
	(_ent
		(_time 1652124383591)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__30(_arch 1 0 30(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000045 55 1105          1652124392218 ALU1
(_unit VHDL(alu 0 27(alu1 0 40))
	(_version vef)
	(_time 1652124392219 2022.05.09 14:26:32)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 2c232f282c7a7d3a2f2e6f77782a2d2a7f2b292a2d)
	(_ent
		(_time 1652124392216)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int carry_out -1 0 33(_ent(_out))))
		(_port(_int cero -1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 1 -1)
)
I 000051 55 1244          1652124552086 structural
(_unit VHDL(mips 0 6(structural 0 18))
	(_version vef)
	(_time 1652124552087 2022.05.09 14:29:12)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code a0a6f6f7a9f6f4b7a1aee4faf8a7a0a7a3a6f4a6a9)
	(_ent
		(_time 1652124125655)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 0 i 0)))))
		(_port(_int Address 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 1 i 0)))))
		(_port(_int WriteData 1 0 12(_ent(_in))))
		(_port(_int MemoryWrite -2 0 13(_ent(_in))))
		(_port(_int MemoryRead -2 0 13(_ent(_in))))
		(_port(_int Clock -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadData 2 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 24(_array -2((_dto i 2 i 0)))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 3 -1)
)
I 000051 55 3936          1652383094821 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1652383094822 2022.05.12 14:18:14)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 2e297a2a7e797d38257c3d757b282b292c292d292c)
	(_ent
		(_time 1652382849393)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 5 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 6 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 9 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -2((_dto i 4 i 0)))))
		(_sig(_int r1 8 0 29(_arch(_uni))))
		(_sig(_int r2 8 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_trgt(8))(_sens(4)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
			(line__42(_arch 1 0 42(_assignment(_alias((r1)(ReadADR1(d_25_21))))(_trgt(9))(_sens(0(d_25_21))))))
			(line__43(_arch 2 0 43(_assignment(_alias((r2)(ReadADR2(d_20_16))))(_trgt(10))(_sens(1(d_20_16))))))
			(line__45(_arch 3 0 45(_assignment(_trgt(6))(_sens(8)(9))(_mon))))
			(line__46(_arch 4 0 46(_assignment(_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 10 -1)
)
I 000051 55 3840          1652383117237 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1652383117238 2022.05.12 14:18:37)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code c4c5c091c59397d2cf96d79f91c2c1c3c6c3c7c3c6)
	(_ent
		(_time 1652382849393)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 5 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 7 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -2((_dto i 4 i 0)))))
		(_sig(_int r1 8 0 29(_arch(_uni))))
		(_sig(_int r2 8 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_trgt(8))(_sens(4)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
			(line__43(_arch 1 0 43(_assignment(_alias((r2)(ReadADR2(d_20_16))))(_trgt(10))(_sens(1(d_20_16))))))
			(line__45(_arch 2 0 45(_assignment(_trgt(6))(_sens(0(d_25_21))(8))(_mon))))
			(line__46(_arch 3 0 46(_assignment(_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 9 -1)
)
I 000051 55 3840          1652383126268 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1652383126269 2022.05.12 14:18:46)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 0b04580d5c5c581d005918505e0d0e0c090c080c09)
	(_ent
		(_time 1652382849393)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 5 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 6 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 7 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -2((_dto i 4 i 0)))))
		(_sig(_int r1 8 0 29(_arch(_uni))))
		(_sig(_int r2 8 0 30(_arch(_uni))))
		(_prcs
			(line__33(_arch 0 0 33(_prcs(_trgt(8))(_sens(4)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
			(line__43(_arch 1 0 43(_assignment(_alias((r2)(ReadADR2(d_20_16))))(_trgt(10))(_sens(1(d_20_16))))))
			(line__45(_arch 2 0 45(_assignment(_trgt(6))(_sens(8)(0(d_25_21)))(_mon))))
			(line__46(_arch 3 0 46(_assignment(_trgt(7))(_sens(8)(10))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 9 -1)
)
I 000051 55 3583          1652383155097 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1652383155098 2022.05.12 14:19:15)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code a7f6f4f0a5f0f4b1aca9b4fcf2a1a2a0a5a0a4a0a5)
	(_ent
		(_time 1652382849393)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 7 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(8))(_sens(4)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6))(_sens(8)(0(d_25_21)))(_mon))))
			(line__41(_arch 2 0 41(_assignment(_trgt(7))(_sens(8)(1(d_20_16)))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1091          1652383185553 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1652383185554 2022.05.12 14:19:45)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 9c9dc992cacac08f9c9dd8c7c89b949f9d9ac89b99)
	(_ent
		(_time 1652383185551)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2))(_read(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1098          1652383200339 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652383200340 2022.05.12 14:20:00)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 5a0c0b590e0c0b4d58554f010e5d595c5f5d5f5d59)
	(_ent
		(_time 1652120722177)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int Output 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1079          1652383250605 Behavioral
(_unit VHDL(mux1 0 6(behavioral 1 14))
	(_version vef)
	(_time 1652383250606 2022.05.12 14:20:50)
	(_source(\../src/MUX1.vhd\(\../src/MUX2.vhd\)))
	(_parameters tan)
	(_code b3b3b1e6b5e5efa0b3b2f7e8e7b4bbb0b2b5e7b4b6)
	(_ent
		(_time 1652383185550)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 3583          1652383832236 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1652383832237 2022.05.12 14:30:32)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code bcbfe8e8eaebefaab7b2afe7e9bab9bbbebbbfbbbe)
	(_ent
		(_time 1652382849393)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 7 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(8))(_sens(4)(2)(3)(5))(_dssslsensitivity 1)(_mon))))
			(line__40(_arch 1 0 40(_assignment(_trgt(6))(_sens(8)(0(d_25_21)))(_mon))))
			(line__41(_arch 2 0 41(_assignment(_trgt(7))(_sens(8)(1(d_20_16)))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1085          1652726040677 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1652726040678 2022.05.16 13:34:00)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 07555b0005515b140706435c53000f040601530002)
	(_ent
		(_time 1652726040664)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2))(_read(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1098          1652726755799 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652726755800 2022.05.16 13:45:55)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 7c287e7d2a2a2d6b7e736927287b7f7a797b797b7f)
	(_ent
		(_time 1652120722177)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int Output 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000045 55 1105          1652726755833 ALU1
(_unit VHDL(alu 0 27(alu1 0 40))
	(_version vef)
	(_time 1652726755834 2022.05.16 13:45:55)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 9bce9b949acdca8d9899d8c0cf9d9a9dc89c9e9d9a)
	(_ent
		(_time 1652124392215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int carry_out -1 0 33(_ent(_out))))
		(_port(_int cero -1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 1 -1)
)
I 000051 55 1034          1652726755869 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1652726755870 2022.05.16 13:45:55)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code baeebbeee8eceeacb8efaae0e8bdbabcb9bdbabcb9)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__30(_arch 1 0 30(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 698           1652726755901 Behavioral
(_unit VHDL(pc_adder 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652726755902 2022.05.16 13:45:55)
	(_source(\../src/pc_adder.vhd\))
	(_parameters tan)
	(_code e9bde8bae3bdebffe9ecfdb3bcefeceeebeee9efea)
	(_ent
		(_time 1652120722607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 4646          1652726755955 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1652726755956 2022.05.16 13:45:55)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 184d1e1f114e480e1c4d5c424c1e4c1e4e1f1a1f11)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(4)(6)(0(d_5_0))(1)(3))(_dssslsensitivity 1)(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1085          1652726755988 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1652726755989 2022.05.16 13:45:55)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 3762613335616b243736736c63303f343631633032)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2))(_read(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1073          1652726756017 Behavioral
(_unit VHDL(mux1 0 6(behavioral 1 14))
	(_version vef)
	(_time 1652726756018 2022.05.16 13:45:56)
	(_source(\../src/MUX1.vhd\(\../src/MUX2.vhd\)))
	(_parameters tan)
	(_code 5603005455000a455657120d02515e555750025153)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 2976          1652726803507 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1652726803508 2022.05.16 13:46:43)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code d3d2d581d98587c4d38097898bd4d3d4d0d587d5da)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 6 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 7 0 29(_ent (_out))))
				(_port(_int Clock -2 0 30(_ent (_in))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data1 6 0 37(_ent (_in))))
				(_port(_int Data2 6 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 39(_array -2((_dto c 3 i 0)))))
				(_port(_int Result 7 0 39(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 58(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
			((Clock)(mainClock))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
				((Clock)(Clock))
			)
		)
	)
	(_inst mux_01 0 59(_comp MUX1)
		(_port
			((Data1)(Instruction))
			((Data2)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data1)(Data1))
				((Data2)(Data2))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 4 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 5 0 52(_arch(_uni))))
		(_sig(_int write_register 5 0 53(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 8 -1)
)
I 000051 55 2894          1652726887523 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1652726887524 2022.05.16 13:48:07)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 0257520409545615025146585a050205010456040b)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 5 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 6 0 29(_ent (_out))))
				(_port(_int Clock -2 0 30(_ent (_in))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data1 5 0 37(_ent (_in))))
				(_port(_int Data2 5 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 39(_array -2((_dto c 3 i 0)))))
				(_port(_int Result 6 0 39(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 58(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
			((Clock)(mainClock))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
				((Clock)(Clock))
			)
		)
	)
	(_inst mux_01 0 59(_comp MUX1)
		(_port
			((Data1)(Instruction))
			((Data2)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data1)(Data1))
				((Data2)(Data2))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 4 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 4 0 52(_arch(_uni))))
		(_sig(_int write_register 4 0 53(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 8 -1)
)
I 000051 55 1098          1652726983311 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652726983312 2022.05.16 13:49:43)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 37336532356166203538226c633034313230323034)
	(_ent
		(_time 1652120722177)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int Output 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000045 55 1105          1652726983352 ALU1
(_unit VHDL(alu 0 27(alu1 0 40))
	(_version vef)
	(_time 1652726983353 2022.05.16 13:49:43)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 56530655030007405554150d025057500551535057)
	(_ent
		(_time 1652124392215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int carry_out -1 0 33(_ent(_out))))
		(_port(_int cero -1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 1 -1)
)
I 000051 55 1034          1652726983417 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1652726983418 2022.05.16 13:49:43)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code a5a1f4f2a3f3f1b3a7f0b5fff7a2a5a3a6a2a5a3a6)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__30(_arch 1 0 30(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 698           1652726983477 Behavioral
(_unit VHDL(pc_adder 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652726983478 2022.05.16 13:49:43)
	(_source(\../src/pc_adder.vhd\))
	(_parameters tan)
	(_code d3d78281d387d1c5d3d6c78986d5d6d4d1d4d3d5d0)
	(_ent
		(_time 1652120722607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2894          1652726983523 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1652726983524 2022.05.16 13:49:43)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 0207040409545615025146585a050205010456040b)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 5 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 6 0 29(_ent (_out))))
				(_port(_int Clock -2 0 30(_ent (_in))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data1 5 0 37(_ent (_in))))
				(_port(_int Data2 5 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 39(_array -2((_dto c 3 i 0)))))
				(_port(_int Result 6 0 39(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 58(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
			((Clock)(mainClock))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
				((Clock)(Clock))
			)
		)
	)
	(_inst mux_01 0 59(_comp MUX1)
		(_port
			((Data1)(Instruction))
			((Data2)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data1)(Data1))
				((Data2)(Data2))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 4 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 4 0 52(_arch(_uni))))
		(_sig(_int write_register 4 0 53(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 8 -1)
)
I 000051 55 4646          1652726983586 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1652726983587 2022.05.16 13:49:43)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 41441743411711574514051b154715471746434648)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5)(6))(_sens(4)(0(d_5_0))(1)(3)(6))(_dssslsensitivity 1)(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1085          1652726983682 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1652726983683 2022.05.16 13:49:43)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code aeaba8f8fef8f2bdaeafeaf5faa9a6adafa8faa9ab)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2))(_read(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1073          1652726983762 Behavioral
(_unit VHDL(mux1 0 6(behavioral 1 14))
	(_version vef)
	(_time 1652726983763 2022.05.16 13:49:43)
	(_source(\../src/MUX1.vhd\(\../src/MUX2.vhd\)))
	(_parameters tan)
	(_code fcf9faadaaaaa0effcfdb8a7a8fbf4fffdfaa8fbf9)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1098          1652726986733 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652726986734 2022.05.16 13:49:46)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 9596919a95c3c482979a80cec19296939092909296)
	(_ent
		(_time 1652120722177)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int Output 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000045 55 1105          1652726986752 ALU1
(_unit VHDL(alu 0 27(alu1 0 40))
	(_version vef)
	(_time 1652726986753 2022.05.16 13:49:46)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code a5a7a3f2f3f3f4b3a6a7e6fef1a3a4a3f6a2a0a3a4)
	(_ent
		(_time 1652124392215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int carry_out -1 0 33(_ent(_out))))
		(_port(_int cero -1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 1 -1)
)
I 000051 55 1034          1652726986769 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1652726986770 2022.05.16 13:49:46)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code b4b7b3e0b3e2e0a2b6e1a4eee6b3b4b2b7b3b4b2b7)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__30(_arch 1 0 30(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 698           1652726986784 Behavioral
(_unit VHDL(pc_adder 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652726986785 2022.05.16 13:49:46)
	(_source(\../src/pc_adder.vhd\))
	(_parameters tan)
	(_code c4c7c391c390c6d2c4c1d09e91c2c1c3c6c3c4c2c7)
	(_ent
		(_time 1652120722607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2894          1652726986800 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1652726986801 2022.05.16 13:49:46)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code d4d68786d98280c3d487908e8cd3d4d3d7d280d2dd)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 5 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 6 0 29(_ent (_out))))
				(_port(_int Clock -2 0 30(_ent (_in))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data1 5 0 37(_ent (_in))))
				(_port(_int Data2 5 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 39(_array -2((_dto c 3 i 0)))))
				(_port(_int Result 6 0 39(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 58(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
			((Clock)(mainClock))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
				((Clock)(Clock))
			)
		)
	)
	(_inst mux_01 0 59(_comp MUX1)
		(_port
			((Data1)(Instruction))
			((Data2)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data1)(Data1))
				((Data2)(Data2))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 4 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 4 0 52(_arch(_uni))))
		(_sig(_int write_register 4 0 53(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 8 -1)
)
I 000051 55 4646          1652726986816 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1652726986817 2022.05.16 13:49:46)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code e3e1e0b0e1b5b3f5e7b6a7b9b7e5b7e5b5e4e1e4ea)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5)(6))(_sens(4)(0(d_5_0))(1)(3)(6))(_dssslsensitivity 1)(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1085          1652726986839 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1652726986840 2022.05.16 13:49:46)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code f3f1a0a2f5a5afe0f3f2b7a8a7f4fbf0f2f5a7f4f6)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2))(_read(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1073          1652726986860 Behavioral
(_unit VHDL(mux1 0 6(behavioral 1 14))
	(_version vef)
	(_time 1652726986861 2022.05.16 13:49:46)
	(_source(\../src/MUX1.vhd\(\../src/MUX2.vhd\)))
	(_parameters tan)
	(_code 12104e1415444e011213564946151a111314461517)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 4492          1652727002765 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 38))
	(_version vef)
	(_time 1652727002766 2022.05.16 13:50:02)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 343a3b31656263233561266f6032373330323d3262)
	(_ent
		(_time 1652120722266)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 39(_array 2((_to i 0 i 63)))))
		(_sig(_int memory 3 0 40(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"00000001100011010111000000101010"\))((_string \"00000001111100001000100000101000"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"00000011111100000111000000101010"\))((_string \"00000001001000111000100000101000"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"00000010000010100111000000101010"\))((_string \"00000000011010011000100000101000"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"00000000001000110111000000101010"\))((_string \"00000011110101011000100000101000"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"00000000100101010111000000101010"\))((_string \"00000011100010101000100000101000"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"00000000000111110111000000101010"\))((_string \"00000011011111011000100000101000"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_trgt(1))(_sens(2)(3)(0(d_5_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3476          1652727033198 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1652727033199 2022.05.16 13:50:33)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 1a4b4c1d4e4d490c111a09414f1c1f1d181d191d18)
	(_ent
		(_time 1652727009940)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 7 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7))(_sens(3)(2)(4))(_dssslsensitivity 1)(_mon))))
			(line__38(_arch 1 0 38(_assignment(_trgt(5))(_sens(7)(0(d_25_21)))(_mon))))
			(line__39(_arch 2 0 39(_assignment(_trgt(6))(_sens(7)(1(d_20_16)))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 8 -1)
)
I 000051 55 4288          1652727100947 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1652727100948 2022.05.16 13:51:40)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code b0b6e1e4b9e6e4a7b0e3f4eae8b7b0b7b3b6e4b6b9)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 7 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 8 0 29(_ent (_out))))
				(_port(_int Clock -2 0 30(_ent (_in))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data1 7 0 37(_ent (_in))))
				(_port(_int Data2 7 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 39(_array -2((_dto c 3 i 0)))))
				(_port(_int Result 8 0 39(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 43(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 45(_array -2((_dto c 4 i 0)))))
				(_port(_int ReadADR1 7 0 45(_ent (_in))))
				(_port(_int ReadADR2 7 0 45(_ent (_in))))
				(_port(_int WriteADR1 4 0 46(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 48(_array -2((_dto c 5 i 0)))))
				(_port(_int DataIn1 8 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 49(_array -2((_dto c 6 i 0)))))
				(_port(_int DataOut1 9 0 49(_ent (_out))))
				(_port(_int DataOut2 9 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 58(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
			((Clock)(mainClock))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
				((Clock)(Clock))
			)
		)
	)
	(_inst mux_01 0 59(_comp MUX1)
		(_port
			((Data1)(Instruction))
			((Data2)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data1)(Data1))
				((Data2)(Data2))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 60(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(enable_registers))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 7 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 9 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 10 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 46(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 5 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 53(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 6 0 53(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 11 -1)
)
I 000051 55 1085          1652727332505 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1652727332506 2022.05.16 13:55:32)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 3b353a3f6c6d67283b3a7f606f3c33383a3d6f3c3e)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2))(_read(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 4282          1652727353405 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1652727353406 2022.05.16 13:55:53)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code e5b7e7b6e9b3b1f2e5b6a1bfbde2e5e2e6e3b1e3ec)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 8 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 9 0 29(_ent (_out))))
				(_port(_int Clock -2 0 30(_ent (_in))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data1 8 0 37(_ent (_in))))
				(_port(_int Data2 8 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_port(_int Result 4 0 39(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 43(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 45(_array -2((_dto c 3 i 0)))))
				(_port(_int ReadADR1 8 0 45(_ent (_in))))
				(_port(_int ReadADR2 8 0 45(_ent (_in))))
				(_port(_int WriteADR1 5 0 46(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 48(_array -2((_dto c 4 i 0)))))
				(_port(_int DataIn1 9 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 49(_array -2((_dto c 5 i 0)))))
				(_port(_int DataOut1 10 0 49(_ent (_out))))
				(_port(_int DataOut2 10 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 58(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
			((Clock)(mainClock))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
				((Clock)(Clock))
			)
		)
	)
	(_inst mux_01 0 59(_comp MUX1)
		(_port
			((Data1)(Instruction))
			((Data2)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data1)(Data1))
				((Data2)(Data2))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 60(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(enable_registers))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 6 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 9 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 39(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 46(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 6 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 53(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 7 0 53(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 10 -1)
)
I 000051 55 1098          1652728055483 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652728055484 2022.05.16 14:07:35)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 636d666365353274616c7638376460656664666460)
	(_ent
		(_time 1652120722177)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int Output 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 2 0 15(_arch(_uni))))
		(_prcs
			(line__18(_arch 0 0 18(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 4492          1652728055506 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 38))
	(_version vef)
	(_time 1652728055507 2022.05.16 14:07:35)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 737c7c7225252464722661282775707477757a7525)
	(_ent
		(_time 1652120722266)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 39(_array 2((_to i 0 i 63)))))
		(_sig(_int memory 3 0 40(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"00000001100011010111000000101010"\))((_string \"00000001111100001000100000101000"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"00000011111100000111000000101010"\))((_string \"00000001001000111000100000101000"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"00000010000010100111000000101010"\))((_string \"00000000011010011000100000101000"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"00000000001000110111000000101010"\))((_string \"00000011110101011000100000101000"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"00000000100101010111000000101010"\))((_string \"00000011100010101000100000101000"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"00000000000111110111000000101010"\))((_string \"00000011011111011000100000101000"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_trgt(1))(_sens(2)(3)(0(d_5_0)))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1105          1652728055530 ALU1
(_unit VHDL(alu 0 27(alu1 0 40))
	(_version vef)
	(_time 1652728055531 2022.05.16 14:07:35)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 929d959dc3c4c3849190d1c9c6949394c195979493)
	(_ent
		(_time 1652124392215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int carry_out -1 0 33(_ent(_out))))
		(_port(_int cero -1 0 34(_ent(_out))))
		(_prcs
			(line__43(_arch 0 0 43(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 1 -1)
)
I 000051 55 3476          1652728055557 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1652728055558 2022.05.16 14:07:35)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code b1bfb5e5b5e6e2a7bab1a2eae4b7b4b6b3b6b2b6b3)
	(_ent
		(_time 1652727009940)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 7 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7))(_sens(3)(2)(4))(_dssslsensitivity 1)(_mon))))
			(line__38(_arch 1 0 38(_assignment(_trgt(5))(_sens(0(d_25_21))(7))(_mon))))
			(line__39(_arch 2 0 39(_assignment(_trgt(6))(_sens(1(d_20_16))(7))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (7)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1034          1652728055585 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1652728055586 2022.05.16 14:07:35)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code c1cfc794c39795d7c394d19b93c6c1c7c2c6c1c7c2)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__30(_arch 1 0 30(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
V 000051 55 698           1652728055616 Behavioral
(_unit VHDL(pc_adder 0 8(behavioral 0 14))
	(_version vef)
	(_time 1652728055617 2022.05.16 14:07:35)
	(_source(\../src/pc_adder.vhd\))
	(_parameters tan)
	(_code e0eee6b3e3b4e2f6e0e5f4bab5e6e5e7e2e7e0e6e3)
	(_ent
		(_time 1652120722607)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 1 -1)
)
I 000051 55 4282          1652728055640 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1652728055641 2022.05.16 14:07:35)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code fff0adafa0a9abe8ffacbba5a7f8fff8fcf9abf9f6)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 8 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 9 0 29(_ent (_out))))
				(_port(_int Clock -2 0 30(_ent (_in))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data1 8 0 37(_ent (_in))))
				(_port(_int Data2 8 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_port(_int Result 4 0 39(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 43(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 45(_array -2((_dto c 3 i 0)))))
				(_port(_int ReadADR1 8 0 45(_ent (_in))))
				(_port(_int ReadADR2 8 0 45(_ent (_in))))
				(_port(_int WriteADR1 5 0 46(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 48(_array -2((_dto c 4 i 0)))))
				(_port(_int DataIn1 9 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 49(_array -2((_dto c 5 i 0)))))
				(_port(_int DataOut1 10 0 49(_ent (_out))))
				(_port(_int DataOut2 10 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 58(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
			((Clock)(mainClock))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
				((Clock)(Clock))
			)
		)
	)
	(_inst mux_01 0 59(_comp MUX1)
		(_port
			((Data1)(Instruction))
			((Data2)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data1)(Data1))
				((Data2)(Data2))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 60(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(enable_registers))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 6 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 9 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 39(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 46(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 6 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 53(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 7 0 53(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 10 -1)
)
I 000051 55 4646          1652728055662 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1652728055663 2022.05.16 14:07:35)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 0f000c0958595f190b5a4b555b095b0959080d0806)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5)(6))(_sens(4)(0(d_5_0))(1)(3)(6))(_dssslsensitivity 1)(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1085          1652728055700 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1652728055701 2022.05.16 14:07:35)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 3e316d3a6e68622d3e3f7a656a39363d3f386a393b)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2))(_read(0)(1)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1073          1652728055758 Behavioral
(_unit VHDL(mux1 0 6(behavioral 1 14))
	(_version vef)
	(_time 1652728055759 2022.05.16 14:07:35)
	(_source(\../src/MUX1.vhd\(\../src/MUX2.vhd\)))
	(_parameters tan)
	(_code 6d623e6c3c3b317e6d6c2936396a656e6c6b396a68)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1082          1652728470178 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1652728470179 2022.05.16 14:14:30)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 4310464045151f504342071817444b404245174446)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2))(_read(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 4282          1652728476121 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1652728476122 2022.05.16 14:14:36)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 8482d18a89d2d09384d7c0dedc8384838782d0828d)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 8 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 9 0 29(_ent (_out))))
				(_port(_int Clock -2 0 30(_ent (_in))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data1 8 0 37(_ent (_in))))
				(_port(_int Data2 8 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_port(_int Result 4 0 39(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 43(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 45(_array -2((_dto c 3 i 0)))))
				(_port(_int ReadADR1 8 0 45(_ent (_in))))
				(_port(_int ReadADR2 8 0 45(_ent (_in))))
				(_port(_int WriteADR1 5 0 46(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 48(_array -2((_dto c 4 i 0)))))
				(_port(_int DataIn1 9 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 49(_array -2((_dto c 5 i 0)))))
				(_port(_int DataOut1 10 0 49(_ent (_out))))
				(_port(_int DataOut2 10 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 58(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
			((Clock)(mainClock))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
				((Clock)(Clock))
			)
		)
	)
	(_inst mux_01 0 59(_comp MUX1)
		(_port
			((Data1)(Instruction))
			((Data2)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data1)(Data1))
				((Data2)(Data2))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 60(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(enable_registers))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 6 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 9 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 39(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 46(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 6 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 53(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 7 0 53(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 10 -1)
)
I 000051 55 1072          1652728539257 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1652728539258 2022.05.16 14:15:39)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 1949451f154f450a19185d424d1e111a181f4d1e1c)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 3433          1652984454904 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1652984454905 2022.05.19 13:20:54)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 520059515505014459034109075457555055515550)
	(_ent
		(_time 1652984454897)
	)
	(_object
		(_gen(_int size -1 0 7 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(8)(6)(7))(_sens(4))(_mon)(_read(8)(0(d_25_21))(1(d_20_16))(2)(3)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 4412          1652985019550 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1652985019551 2022.05.19 13:30:19)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code f2fca0a2f9a4a6e5f2a1b6a8aaf5f2f5f1f4a6f4fb)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 8 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 9 0 29(_ent (_out))))
				(_port(_int Clock -2 0 30(_ent (_in))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data1 8 0 37(_ent (_in))))
				(_port(_int Data2 8 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_port(_int Result 4 0 39(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 43(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 45(_array -2((_dto c 3 i 0)))))
				(_port(_int ReadADR1 8 0 45(_ent (_in))))
				(_port(_int ReadADR2 8 0 45(_ent (_in))))
				(_port(_int WriteADR1 5 0 46(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 47(_ent (_in))))
				(_port(_int clock -2 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 48(_array -2((_dto c 4 i 0)))))
				(_port(_int DataIn1 9 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 49(_array -2((_dto c 5 i 0)))))
				(_port(_int DataOut1 10 0 49(_ent (_out))))
				(_port(_int DataOut2 10 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 58(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
			((Clock)(mainClock))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
				((Clock)(Clock))
			)
		)
	)
	(_inst mux_01 0 59(_comp MUX1)
		(_port
			((Data1)(Instruction))
			((Data2)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data1)(Data1))
				((Data2)(Data2))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 60(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(enable_registers))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 6 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 9 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 39(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 46(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 6 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 53(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 7 0 53(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 10 -1)
)
I 000051 55 3433          1652987502527 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1652987502528 2022.05.19 14:11:42)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 0b0a580d5c5c581d005918505e0d0e0c090c080c09)
	(_ent
		(_time 1652984454896)
	)
	(_object
		(_gen(_int size -1 0 7 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(8)(6)(7))(_sens(4))(_mon)(_read(8)(0(d_25_21))(1(d_20_16))(2)(3)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 4365          1652987818426 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 38))
	(_version vef)
	(_time 1652987818427 2022.05.19 14:16:58)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 0d08570b0c5b5a1a0c031f56590b0e0a090b040b5b)
	(_ent
		(_time 1652987818424)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 39(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 39(_array 2((_to i 0 i 63)))))
		(_sig(_int memory 3 0 40(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"00000001100011010111000000101010"\))((_string \"00000001111100001000100000101000"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"00000011111100000111000000101010"\))((_string \"00000001001000111000100000101000"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"00000010000010100111000000101010"\))((_string \"00000000011010011000100000101000"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"00000000001000110111000000101010"\))((_string \"00000011110101011000100000101000"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"00000000100101010111000000101010"\))((_string \"00000011100010101000100000101000"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"00000000000111110111000000101010"\))((_string \"00000011011111011000100000101000"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__105(_arch 0 0 105(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 4320          1652987872257 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1652987872258 2022.05.19 14:17:52)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 51575052590705465102150b095651565257055758)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 8 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 9 0 29(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data1 8 0 37(_ent (_in))))
				(_port(_int Data2 8 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_port(_int Result 4 0 39(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 43(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 45(_array -2((_dto c 3 i 0)))))
				(_port(_int ReadADR1 8 0 45(_ent (_in))))
				(_port(_int ReadADR2 8 0 45(_ent (_in))))
				(_port(_int WriteADR1 5 0 46(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 47(_ent (_in))))
				(_port(_int clock -2 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 48(_array -2((_dto c 4 i 0)))))
				(_port(_int DataIn1 9 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 49(_array -2((_dto c 5 i 0)))))
				(_port(_int DataOut1 10 0 49(_ent (_out))))
				(_port(_int DataOut2 10 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 58(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 59(_comp MUX1)
		(_port
			((Data1)(Instruction))
			((Data2)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data1)(Data1))
				((Data2)(Data2))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 60(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(enable_registers))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 6 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 9 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 39(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 46(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 52(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 6 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 53(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 7 0 53(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 10 -1)
)
I 000051 55 3433          1652988396374 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1652988396375 2022.05.19 14:26:36)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code aea9f8f9fef9fdb8a5fdbdf5fba8aba9aca9ada9ac)
	(_ent
		(_time 1652984454896)
	)
	(_object
		(_gen(_int size -1 0 7 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(8)(6)(7))(_sens(4))(_mon)(_read(8)(0(d_25_21))(1(d_20_16))(2)(3)(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1072          1653323169335 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653323169336 2022.05.23 11:26:09)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 44461147451218574445001f10434c474542104341)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1072          1653323555115 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653323555116 2022.05.23 11:32:35)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 393d693d356f652a39387d626d3e313a383f6d3e3c)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1098          1653326495527 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1653326495528 2022.05.23 12:21:35)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 3037313535666127323f256b643733363537353733)
	(_ent
		(_time 1652120722177)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int Output 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__28(_arch 1 0 28(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1098          1653326523883 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1653326523884 2022.05.23 12:22:03)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code f7f7f4a7f5a1a6e0f5f9e2aca3f0f4f1f2f0f2f0f4)
	(_ent
		(_time 1652120722177)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9(_array -1((_dto i 15 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 10(_array -1((_dto i 31 i 0)))))
		(_port(_int Output 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 2 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1393          1653329882831 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1653329882832 2022.05.23 13:18:02)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code e0b4e2b3b6b7e1f7e1e0f2bae7e6b3e6e3e6b6e6b5)
	(_ent
		(_time 1653329658275)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_in))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(7)(8)(9))(_sens(0(d_31_26)))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1424          1653329936195 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1653329936196 2022.05.23 13:18:56)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 4f414e4d4f184e584e4f5d1548491c494c4919491a)
	(_ent
		(_time 1653329936193)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0(d_31_26)))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000045 55 1285          1653331356399 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1653331356400 2022.05.23 13:42:36)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code fbffaeabfaadaaedf9ffb8a0affdfafda8fcfefdfa)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 1144          1653332843290 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653332843291 2022.05.23 14:07:23)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 25777121737374307170367f222370222122272373)
	(_ent
		(_time 1653332843280)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1073          1653332938972 Behavioral
(_unit VHDL(mux1 0 6(behavioral 1 14))
	(_version vef)
	(_time 1653332938973 2022.05.23 14:08:58)
	(_source(\../src/MUX1.vhd\(\../src/MUX2.vhd\)))
	(_parameters tan)
	(_code edeebabfbcbbb1feedeca9b6b9eae5eeecebb9eae8)
	(_ent
		(_time 1652726040663)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 1 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1653332952078 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653332952079 2022.05.23 14:09:12)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 121c411415444e011113564946151a111014461517)
	(_ent
		(_time 1652383250602)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1060          1653332973202 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653332973203 2022.05.23 14:09:33)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 97c5ca9995c1cb849496d3ccc3909f949591c39092)
	(_ent
		(_time 1652383250602)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data2 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1060          1653333033399 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653333033400 2022.05.23 14:10:33)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code c3969397c5959fd0c0c2879897c4cbc0c1c597c4c6)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1074          1653333110632 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653333110633 2022.05.23 14:11:50)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 75252375752329667574312e21727d767473217270)
	(_ent
		(_time 1653333110630)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 4328          1653333190715 structural
(_unit VHDL(mips 0 6(structural 0 23))
	(_version vef)
	(_time 1653333190716 2022.05.23 14:13:10)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 4347454149151754431307191b444344404517454a)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 26(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 28(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 8 0 28(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~132 0 29(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 9 0 29(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 35(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 37(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 8 0 37(_ent (_in))))
				(_port(_int Data11 8 0 37(_ent (_in))))
				(_port(_int Selector -2 0 38(_ent (_in))))
				(_port(_int Result 4 0 39(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 43(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 45(_array -2((_dto c 3 i 0)))))
				(_port(_int ReadADR1 8 0 45(_ent (_in))))
				(_port(_int ReadADR2 8 0 45(_ent (_in))))
				(_port(_int WriteADR1 5 0 46(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 47(_ent (_in))))
				(_port(_int clock -2 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 48(_array -2((_dto c 4 i 0)))))
				(_port(_int DataIn1 9 0 48(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 49(_array -2((_dto c 5 i 0)))))
				(_port(_int DataOut1 10 0 49(_ent (_out))))
				(_port(_int DataOut2 10 0 49(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 59(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 60(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(selectorMux1))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 61(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(enable_registers))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 6 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 9 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 39(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1312 0 46(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 53(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 6 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1320 0 54(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 7 0 54(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 10 -1)
)
I 000051 55 5227          1653333600724 structural
(_unit VHDL(mips 0 6(structural 0 19))
	(_version vef)
	(_time 1653333600725 2022.05.23 14:20:00)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code e3e3e4b0e9b5b7f4e6e6a7b9bbe4e3e4e0e5b7e5ea)
	(_ent
		(_time 1652726641302)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 47(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 49(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 14 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 50(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 15 0 50(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 56(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 58(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 14 0 58(_ent (_in))))
				(_port(_int Data11 14 0 58(_ent (_in))))
				(_port(_int Selector -2 0 59(_ent (_in))))
				(_port(_int Result 9 0 60(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 66(_array -2((_dto c 3 i 0)))))
				(_port(_int ReadADR1 14 0 66(_ent (_in))))
				(_port(_int ReadADR2 14 0 66(_ent (_in))))
				(_port(_int WriteADR1 10 0 67(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 68(_ent (_in))))
				(_port(_int clock -2 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 69(_array -2((_dto c 4 i 0)))))
				(_port(_int DataIn1 15 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1320 0 70(_array -2((_dto c 5 i 0)))))
				(_port(_int DataOut1 16 0 70(_ent (_out))))
				(_port(_int DataOut2 16 0 70(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 91(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 92(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 93(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 6 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 9 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_port(_int enable_registers -2 0 18(_ent(_in))))
		(_port(_int selectorMux1 -2 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 38(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 67(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 75(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 76(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 76(_arch(_uni))))
		(_sig(_int RegDst -2 0 79(_arch(_uni))))
		(_sig(_int Jump -2 0 80(_arch(_uni))))
		(_sig(_int Branch -2 0 81(_arch(_uni))))
		(_sig(_int MemRead -2 0 82(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 84(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 84(_arch(_uni))))
		(_sig(_int MemWrite -2 0 85(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 86(_arch(_uni))))
		(_sig(_int RegWrite -2 0 87(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 10 -1)
)
I 000051 55 5125          1653333609773 structural
(_unit VHDL(mips 0 6(structural 0 19))
	(_version vef)
	(_time 1653333609774 2022.05.23 14:20:09)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 3a356e3f626c6e2d3c6a7e60623d3a3d393c6e3c33)
	(_ent
		(_time 1653333609771)
	)
	(_comp
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 47(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 49(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 14 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 50(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 15 0 50(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 56(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 58(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 14 0 58(_ent (_in))))
				(_port(_int Data11 14 0 58(_ent (_in))))
				(_port(_int Selector -2 0 59(_ent (_in))))
				(_port(_int Result 9 0 60(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 66(_array -2((_dto c 3 i 0)))))
				(_port(_int ReadADR1 14 0 66(_ent (_in))))
				(_port(_int ReadADR2 14 0 66(_ent (_in))))
				(_port(_int WriteADR1 10 0 67(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 68(_ent (_in))))
				(_port(_int clock -2 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 69(_array -2((_dto c 4 i 0)))))
				(_port(_int DataIn1 15 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1320 0 70(_array -2((_dto c 5 i 0)))))
				(_port(_int DataOut1 16 0 70(_ent (_out))))
				(_port(_int DataOut2 16 0 70(_ent (_out))))
			)
		)
	)
	(_inst instruction_memory 0 91(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 92(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 93(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 6 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 9 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 38(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 67(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 75(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 76(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 76(_arch(_uni))))
		(_sig(_int RegDst -2 0 79(_arch(_uni))))
		(_sig(_int Jump -2 0 80(_arch(_uni))))
		(_sig(_int Branch -2 0 81(_arch(_uni))))
		(_sig(_int MemRead -2 0 82(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 84(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 84(_arch(_uni))))
		(_sig(_int MemWrite -2 0 85(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 86(_arch(_uni))))
		(_sig(_int RegWrite -2 0 87(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 10 -1)
)
I 000051 55 5976          1653333903596 structural
(_unit VHDL(mips 0 6(structural 0 19))
	(_version vef)
	(_time 1653333903597 2022.05.23 14:25:03)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code fef8f8aea2a8aae9fbf9baa4a6f9fef9fdf8aaf8f7)
	(_ent
		(_time 1653333609770)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 4 0 24(_ent (_in))))
				(_port(_int RegDst -2 0 25(_ent (_out))))
				(_port(_int Jump -2 0 26(_ent (_out))))
				(_port(_int Branch -2 0 27(_ent (_out))))
				(_port(_int MemRead -2 0 28(_ent (_out))))
				(_port(_int MemtoReg -2 0 29(_ent (_out))))
				(_port(_int ALUOp 5 0 30(_ent (_out))))
				(_port(_int MemWrite -2 0 31(_ent (_out))))
				(_port(_int ALUSrc -2 0 32(_ent (_out))))
				(_port(_int RegWrite -2 0 33(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 47(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 49(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 14 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 50(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 15 0 50(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 56(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 58(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 14 0 58(_ent (_in))))
				(_port(_int Data11 14 0 58(_ent (_in))))
				(_port(_int Selector -2 0 59(_ent (_in))))
				(_port(_int Result 9 0 60(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 66(_array -2((_dto c 3 i 0)))))
				(_port(_int ReadADR1 14 0 66(_ent (_in))))
				(_port(_int ReadADR2 14 0 66(_ent (_in))))
				(_port(_int WriteADR1 10 0 67(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 68(_ent (_in))))
				(_port(_int clock -2 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 69(_array -2((_dto c 4 i 0)))))
				(_port(_int DataIn1 15 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1320 0 70(_array -2((_dto c 5 i 0)))))
				(_port(_int DataOut1 16 0 70(_ent (_out))))
				(_port(_int DataOut2 16 0 70(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 92(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst instruction_memory 0 93(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 94(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 95(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 6 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 9 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 38(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 67(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 75(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 76(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 76(_arch(_uni))))
		(_sig(_int RegDst -2 0 79(_arch(_uni))))
		(_sig(_int Jump -2 0 80(_arch(_uni))))
		(_sig(_int Branch -2 0 81(_arch(_uni))))
		(_sig(_int MemRead -2 0 82(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 84(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 84(_arch(_uni))))
		(_sig(_int MemWrite -2 0 85(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 86(_arch(_uni))))
		(_sig(_int RegWrite -2 0 87(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 10 -1)
)
I 000051 55 1424          1653334098871 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1653334098872 2022.05.23 14:28:18)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code bfb9baebbfe8bea8bebfade5b8b9ecb9bcb9e9b9ea)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(0(d_31_26)))(_read(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 6477          1653334216358 structural
(_unit VHDL(mips 0 6(structural 0 19))
	(_version vef)
	(_time 1653334216359 2022.05.23 14:30:16)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code acfef9fbf6faf8bba9ace8f6f4abacabafaaf8aaa5)
	(_ent
		(_time 1653333609770)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 4 0 24(_ent (_in))))
				(_port(_int RegDst -2 0 25(_ent (_out))))
				(_port(_int Jump -2 0 26(_ent (_out))))
				(_port(_int Branch -2 0 27(_ent (_out))))
				(_port(_int MemRead -2 0 28(_ent (_out))))
				(_port(_int MemtoReg -2 0 29(_ent (_out))))
				(_port(_int ALUOp 5 0 30(_ent (_out))))
				(_port(_int MemWrite -2 0 31(_ent (_out))))
				(_port(_int ALUSrc -2 0 32(_ent (_out))))
				(_port(_int RegWrite -2 0 33(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 6 0 38(_ent (_in))))
				(_port(_int ALUOp 7 0 39(_ent (_in))))
				(_port(_int operacion 8 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 47(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 49(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 50(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 50(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 56(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 58(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 58(_ent (_in))))
				(_port(_int Data11 15 0 58(_ent (_in))))
				(_port(_int Selector -2 0 59(_ent (_in))))
				(_port(_int Result 9 0 60(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 66(_array -2((_dto c 3 i 0)))))
				(_port(_int ReadADR1 15 0 66(_ent (_in))))
				(_port(_int ReadADR2 15 0 66(_ent (_in))))
				(_port(_int WriteADR1 10 0 67(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 68(_ent (_in))))
				(_port(_int clock -2 0 68(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 69(_array -2((_dto c 4 i 0)))))
				(_port(_int DataIn1 16 0 69(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1320 0 70(_array -2((_dto c 5 i 0)))))
				(_port(_int DataOut1 17 0 70(_ent (_out))))
				(_port(_int DataOut2 17 0 70(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 94(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 95(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 98(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 99(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 100(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(OutGeneral))
			((DataOut2)(OutGeneral2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 6 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 7 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 8 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 9 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 38(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1316 0 67(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 75(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1326 0 76(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 76(_arch(_uni))))
		(_sig(_int RegDst -2 0 79(_arch(_uni))))
		(_sig(_int Jump -2 0 80(_arch(_uni))))
		(_sig(_int Branch -2 0 81(_arch(_uni))))
		(_sig(_int MemRead -2 0 82(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1328 0 84(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 84(_arch(_uni))))
		(_sig(_int MemWrite -2 0 85(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 86(_arch(_uni))))
		(_sig(_int RegWrite -2 0 87(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1330 0 89(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 89(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 10 -1)
)
I 000051 55 1020          1653521469258 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1653521469260 2022.05.25 18:31:09)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code d0d2d182d58681c7d2dec58b84d7d3d6d5d7d5d7d3)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000045 55 1285          1653522141226 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1653522141227 2022.05.25 18:42:21)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code a1aea3f6f3f7f0b7a3a5e2faf5a7a0a7f2a6a4a7a0)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 1813          1653522269068 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653522269069 2022.05.25 18:44:29)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 050a0203035107120451105f570201030c03530350)
	(_ent
		(_time 1653522269066)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_port(_int clock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_sig(_int Add_2 5 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(8)(9)(10)(11)(5))(_sens(0)(1)(2)(3)(4)(6))(_read(8)(9)(10)(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 7770          1653760531612 structural
(_unit VHDL(mips 0 6(structural 0 19))
	(_version vef)
	(_time 1653760531613 2022.05.28 12:55:31)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 68683f68693e3c7f636a2c32306f686f6b6e3c6e61)
	(_ent
		(_time 1653333609770)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 4 0 24(_ent (_in))))
				(_port(_int RegDst -2 0 25(_ent (_out))))
				(_port(_int Jump -2 0 26(_ent (_out))))
				(_port(_int Branch -2 0 27(_ent (_out))))
				(_port(_int MemRead -2 0 28(_ent (_out))))
				(_port(_int MemtoReg -2 0 29(_ent (_out))))
				(_port(_int ALUOp 5 0 30(_ent (_out))))
				(_port(_int MemWrite -2 0 31(_ent (_out))))
				(_port(_int ALUSrc -2 0 32(_ent (_out))))
				(_port(_int RegWrite -2 0 33(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 6 0 38(_ent (_in))))
				(_port(_int ALUOp 7 0 39(_ent (_in))))
				(_port(_int operacion 8 0 40(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 47(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 49(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 16 0 49(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 50(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 17 0 50(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 56(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 58(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 16 0 58(_ent (_in))))
				(_port(_int Data11 16 0 58(_ent (_in))))
				(_port(_int Selector -2 0 59(_ent (_in))))
				(_port(_int Result 9 0 60(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 66(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 16 0 66(_ent (_in))))
				(_port(_int Data1 16 0 66(_ent (_in))))
				(_port(_int Selector -2 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 17 0 68(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 72(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 74(_array -2((_dto c 5 i 0)))))
				(_port(_int ReadADR1 16 0 74(_ent (_in))))
				(_port(_int ReadADR2 16 0 74(_ent (_in))))
				(_port(_int WriteADR1 10 0 75(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 76(_ent (_in))))
				(_port(_int clock -2 0 76(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1324 0 77(_array -2((_dto c 6 i 0)))))
				(_port(_int DataIn1 17 0 77(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 78(_array -2((_dto c 7 i 0)))))
				(_port(_int DataOut1 18 0 78(_ent (_out))))
				(_port(_int DataOut2 18 0 78(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 11 0 82(_ent (_in))))
				(_port(_int Output 11 0 83(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 118(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 119(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 122(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 124(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 125(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 127(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ReadData1))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 128(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 8 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 9 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 10 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 15(_array -2((_dto c 11 i 0)))))
		(_port(_int writeData 3 0 15(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 30(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 38(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 39(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 40(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 60(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1322 0 75(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1330 0 82(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1332 0 89(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 12 0 89(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1334 0 90(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 13 0 90(_arch(_uni))))
		(_sig(_int ReadData1 12 0 91(_arch(_uni))))
		(_sig(_int ReadData2 12 0 92(_arch(_uni))))
		(_sig(_int RegDst -2 0 97(_arch(_uni))))
		(_sig(_int Jump -2 0 98(_arch(_uni))))
		(_sig(_int Branch -2 0 99(_arch(_uni))))
		(_sig(_int MemRead -2 0 100(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 101(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 102(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 14 0 102(_arch(_uni))))
		(_sig(_int MemWrite -2 0 103(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 104(_arch(_uni))))
		(_sig(_int RegWrite -2 0 105(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1338 0 107(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 15 0 107(_arch(_uni))))
		(_sig(_int ShiftLeft 12 0 110(_arch(_uni))))
		(_sig(_int ALU_b 12 0 113(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 12 -1)
)
I 000051 55 1062          1653761945886 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653761945887 2022.05.28 13:19:05)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code f1a1a2a0f5a7ade2f3f0b5aaa5f6f9f2f2f7a5f6f4)
	(_ent
		(_time 1653761945875)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 9697          1653762200442 structural
(_unit VHDL(mips 0 6(structural 0 17))
	(_version vef)
	(_time 1653762200443 2022.05.28 13:23:20)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 44164146491210534e10001e1c434443474210424d)
	(_ent
		(_time 1653761731956)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 3 0 22(_ent (_in))))
				(_port(_int RegDst -2 0 23(_ent (_out))))
				(_port(_int Jump -2 0 24(_ent (_out))))
				(_port(_int Branch -2 0 25(_ent (_out))))
				(_port(_int MemRead -2 0 26(_ent (_out))))
				(_port(_int MemtoReg -2 0 27(_ent (_out))))
				(_port(_int ALUOp 4 0 28(_ent (_out))))
				(_port(_int MemWrite -2 0 29(_ent (_out))))
				(_port(_int ALUSrc -2 0 30(_ent (_out))))
				(_port(_int RegWrite -2 0 31(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 5 0 36(_ent (_in))))
				(_port(_int ALUOp 6 0 37(_ent (_in))))
				(_port(_int operacion 7 0 38(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 45(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 47(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 47(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 48(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 48(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 54(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 56(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 56(_ent (_in))))
				(_port(_int Data11 15 0 56(_ent (_in))))
				(_port(_int Selector -2 0 57(_ent (_in))))
				(_port(_int Result 8 0 58(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 62(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 64(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 64(_ent (_in))))
				(_port(_int Data1 15 0 64(_ent (_in))))
				(_port(_int Selector -2 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 66(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 66(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 70(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 72(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 72(_ent (_in))))
				(_port(_int Data03 15 0 72(_ent (_in))))
				(_port(_int Selector -2 0 73(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 74(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 74(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 79(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1324 0 81(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 81(_ent (_in))))
				(_port(_int ReadADR2 15 0 81(_ent (_in))))
				(_port(_int WriteADR1 9 0 82(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 83(_ent (_in))))
				(_port(_int clock -2 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1330 0 84(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 85(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 85(_ent (_out))))
				(_port(_int DataOut2 17 0 85(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 10 0 89(_ent (_in))))
				(_port(_int Output 10 0 90(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 94(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1338 0 96(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 97(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 97(_ent (_in))))
				(_port(_int MemoryWrite -2 0 98(_ent (_in))))
				(_port(_int MemoryRead -2 0 98(_ent (_in))))
				(_port(_int Clock -2 0 98(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 99(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 99(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 139(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 140(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 143(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 145(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 146(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 147(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 149(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ReadData1))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 150(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 152(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 13 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 14 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 15 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 28(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~132 0 36(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~134 0 37(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 58(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1328 0 82(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 89(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 106(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 106(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1346 0 107(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 107(_arch(_uni))))
		(_sig(_int ReadData1 11 0 108(_arch(_uni))))
		(_sig(_int ReadData2 11 0 109(_arch(_uni))))
		(_sig(_int writeData 11 0 110(_arch(_uni))))
		(_sig(_int RegDst -2 0 114(_arch(_uni))))
		(_sig(_int Jump -2 0 115(_arch(_uni))))
		(_sig(_int Branch -2 0 116(_arch(_uni))))
		(_sig(_int MemRead -2 0 117(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1348 0 119(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 119(_arch(_uni))))
		(_sig(_int MemWrite -2 0 120(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 121(_arch(_uni))))
		(_sig(_int RegWrite -2 0 122(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1350 0 124(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 124(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 127(_arch(_uni))))
		(_sig(_int ALU_a 11 0 130(_arch(_uni))))
		(_sig(_int ALU_b 11 0 131(_arch(_uni))))
		(_sig(_int ALU_result 11 0 132(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 134(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 1813          1653762691244 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653762691245 2022.05.28 13:31:31)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 71737670732573667025642b237675777877277724)
	(_ent
		(_time 1653522269065)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_port(_int clock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_sig(_int Add_2 5 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(8)(9)(10)(11)(5))(_sens(0)(1)(2)(3)(4)(6))(_read(8)(9)(10)(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 9718          1653765432089 structural
(_unit VHDL(mips 0 6(structural 0 17))
	(_version vef)
	(_time 1653765432090 2022.05.28 14:17:12)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code ddd9808f808b89ca8f8a998785dadddadedb89dbd4)
	(_ent
		(_time 1653761731956)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 3 0 37(_ent (_in))))
				(_port(_int RegDst -2 0 38(_ent (_out))))
				(_port(_int Jump -2 0 39(_ent (_out))))
				(_port(_int Branch -2 0 40(_ent (_out))))
				(_port(_int MemRead -2 0 41(_ent (_out))))
				(_port(_int MemtoReg -2 0 42(_ent (_out))))
				(_port(_int ALUOp 4 0 43(_ent (_out))))
				(_port(_int MemWrite -2 0 44(_ent (_out))))
				(_port(_int ALUSrc -2 0 45(_ent (_out))))
				(_port(_int RegWrite -2 0 46(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 5 0 51(_ent (_in))))
				(_port(_int ALUOp 6 0 52(_ent (_in))))
				(_port(_int operacion 7 0 53(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 60(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1312 0 62(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 62(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 63(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 63(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 69(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 71(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 71(_ent (_in))))
				(_port(_int Data11 15 0 71(_ent (_in))))
				(_port(_int Selector -2 0 72(_ent (_in))))
				(_port(_int Result 8 0 73(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 77(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1320 0 79(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 79(_ent (_in))))
				(_port(_int Data1 15 0 79(_ent (_in))))
				(_port(_int Selector -2 0 80(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1324 0 81(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 81(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 85(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 87(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 87(_ent (_in))))
				(_port(_int Data03 15 0 87(_ent (_in))))
				(_port(_int Selector -2 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1330 0 89(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 89(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 94(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 96(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 96(_ent (_in))))
				(_port(_int ReadADR2 15 0 96(_ent (_in))))
				(_port(_int WriteADR1 9 0 97(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 98(_ent (_in))))
				(_port(_int clock -2 0 98(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1338 0 99(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 99(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 100(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 100(_ent (_out))))
				(_port(_int DataOut2 17 0 100(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 10 0 104(_ent (_in))))
				(_port(_int Output 10 0 105(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 109(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1346 0 111(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 111(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 112(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 112(_ent (_in))))
				(_port(_int MemoryWrite -2 0 113(_ent (_in))))
				(_port(_int MemoryRead -2 0 113(_ent (_in))))
				(_port(_int Clock -2 0 113(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 114(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 114(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 154(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 155(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 158(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 160(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 161(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 162(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 164(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ReadData1))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 165(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 167(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 13 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 14 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 15 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 37(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 43(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 51(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1310 0 52(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 73(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1336 0 97(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 104(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1352 0 121(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 121(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1354 0 122(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 122(_arch(_uni))))
		(_sig(_int ReadData1 11 0 123(_arch(_uni))))
		(_sig(_int ReadData2 11 0 124(_arch(_uni))))
		(_sig(_int writeData 11 0 125(_arch(_uni))))
		(_sig(_int RegDst -2 0 129(_arch(_uni))))
		(_sig(_int Jump -2 0 130(_arch(_uni))))
		(_sig(_int Branch -2 0 131(_arch(_uni))))
		(_sig(_int MemRead -2 0 132(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 133(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1356 0 134(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 134(_arch(_uni))))
		(_sig(_int MemWrite -2 0 135(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 136(_arch(_uni))))
		(_sig(_int RegWrite -2 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1358 0 139(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 139(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 142(_arch(_uni))))
		(_sig(_int ALU_a 11 0 145(_arch(_uni))))
		(_sig(_int ALU_b 11 0 146(_arch(_uni))))
		(_sig(_int ALU_result 11 0 147(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 149(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 1813          1653765599456 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653765599457 2022.05.28 14:19:59)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code acf9abfbfcf8aebbadf8b9f6feaba8aaa5aafaaaf9)
	(_ent
		(_time 1653522269065)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_port(_int clock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_sig(_int Add_2 5 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(8)(9)(10)(11)(5))(_sens(0)(1)(2)(3)(4)(6))(_read(8)(9)(10)(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1144          1653765606160 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653765606161 2022.05.28 14:20:06)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code db89db89da8d8ace8f89c881dcdd8edcdfdcd9dd8d)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 11584         1653766182027 structural
(_unit VHDL(mips 0 6(structural 0 17))
	(_version vef)
	(_time 1653766182028 2022.05.28 14:29:42)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 4e41484c12181a591f190a1416494e494d481a4847)
	(_ent
		(_time 1653761731956)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 4 0 45(_ent (_in))))
				(_port(_int RegDst -2 0 46(_ent (_out))))
				(_port(_int Jump -2 0 47(_ent (_out))))
				(_port(_int Branch -2 0 48(_ent (_out))))
				(_port(_int MemRead -2 0 49(_ent (_out))))
				(_port(_int MemtoReg -2 0 50(_ent (_out))))
				(_port(_int ALUOp 5 0 51(_ent (_out))))
				(_port(_int MemWrite -2 0 52(_ent (_out))))
				(_port(_int ALUSrc -2 0 53(_ent (_out))))
				(_port(_int RegWrite -2 0 54(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 6 0 59(_ent (_in))))
				(_port(_int ALUOp 7 0 60(_ent (_in))))
				(_port(_int operacion 8 0 61(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 68(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 70(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 16 0 70(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 17 0 71(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 77(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 79(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 16 0 79(_ent (_in))))
				(_port(_int Data11 16 0 79(_ent (_in))))
				(_port(_int Selector -2 0 80(_ent (_in))))
				(_port(_int Result 9 0 81(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 85(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 87(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 16 0 87(_ent (_in))))
				(_port(_int Data1 16 0 87(_ent (_in))))
				(_port(_int Selector -2 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 89(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 17 0 89(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 93(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 95(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 16 0 95(_ent (_in))))
				(_port(_int Data03 16 0 95(_ent (_in))))
				(_port(_int Selector -2 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 97(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 17 0 97(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 102(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 104(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 16 0 104(_ent (_in))))
				(_port(_int ReadADR2 16 0 104(_ent (_in))))
				(_port(_int WriteADR1 10 0 105(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 106(_ent (_in))))
				(_port(_int clock -2 0 106(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 107(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 17 0 107(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 108(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 18 0 108(_ent (_out))))
				(_port(_int DataOut2 18 0 108(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 11 0 112(_ent (_in))))
				(_port(_int Output 11 0 113(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 119(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 16 0 119(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 120(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 17 0 120(_ent (_in))))
				(_port(_int MemoryWrite -2 0 121(_ent (_in))))
				(_port(_int MemoryRead -2 0 121(_ent (_in))))
				(_port(_int Clock -2 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 122(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 18 0 122(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 31(_ent((i 32)))))
				(_port(_int Branch -2 0 33(_ent (_in))))
				(_port(_int Zero -2 0 33(_ent (_in))))
				(_port(_int Jump -2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 34(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 16 0 34(_ent (_in))))
				(_port(_int Instruction 16 0 34(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 35(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 17 0 35(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 36(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 18 0 36(_ent (_in))))
				(_port(_int clock -2 0 37(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 3 0 23(_ent (_in))))
				(_port(_int Output 3 0 24(_ent (_out))))
				(_port(_int clock -2 0 25(_ent (_in))))
			)
		)
	)
	(_inst control_gral 0 168(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 169(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 172(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 174(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 175(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 176(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 178(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ReadData1))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 179(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 181(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 183(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
				((clock)(clock))
			)
		)
	)
	(_inst program_counter 0 184(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 16 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 17 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 18 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 45(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 59(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 81(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 105(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 112(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 129(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 12 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 130(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 13 0 130(_arch(_uni))))
		(_sig(_int ReadData1 12 0 131(_arch(_uni))))
		(_sig(_int ReadData2 12 0 132(_arch(_uni))))
		(_sig(_int writeData 12 0 133(_arch(_uni))))
		(_sig(_int RegDst -2 0 137(_arch(_uni))))
		(_sig(_int Jump -2 0 138(_arch(_uni))))
		(_sig(_int Branch -2 0 139(_arch(_uni))))
		(_sig(_int MemRead -2 0 140(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1358 0 142(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 14 0 142(_arch(_uni))))
		(_sig(_int MemWrite -2 0 143(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 144(_arch(_uni))))
		(_sig(_int RegWrite -2 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1360 0 147(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 15 0 147(_arch(_uni))))
		(_sig(_int ShiftLeft 12 0 150(_arch(_uni))))
		(_sig(_int ReadAddress 12 0 151(_arch(_uni))))
		(_sig(_int NextAddress 12 0 152(_arch(_uni))))
		(_sig(_int ALU_a 12 0 158(_arch(_uni))))
		(_sig(_int ALU_b 12 0 159(_arch(_uni))))
		(_sig(_int ALU_result 12 0 160(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 161(_arch(_uni))))
		(_sig(_int read_data_mem 12 0 163(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 19 -1)
)
I 000051 55 11584         1653766193905 structural
(_unit VHDL(mips 0 6(structural 0 17))
	(_version vef)
	(_time 1653766193906 2022.05.28 14:29:53)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code c1949c94c99795d69096859b99c6c1c6c2c795c7c8)
	(_ent
		(_time 1653761731956)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 4 0 45(_ent (_in))))
				(_port(_int RegDst -2 0 46(_ent (_out))))
				(_port(_int Jump -2 0 47(_ent (_out))))
				(_port(_int Branch -2 0 48(_ent (_out))))
				(_port(_int MemRead -2 0 49(_ent (_out))))
				(_port(_int MemtoReg -2 0 50(_ent (_out))))
				(_port(_int ALUOp 5 0 51(_ent (_out))))
				(_port(_int MemWrite -2 0 52(_ent (_out))))
				(_port(_int ALUSrc -2 0 53(_ent (_out))))
				(_port(_int RegWrite -2 0 54(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 6 0 59(_ent (_in))))
				(_port(_int ALUOp 7 0 60(_ent (_in))))
				(_port(_int operacion 8 0 61(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 68(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 70(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 16 0 70(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 71(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 17 0 71(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 77(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 79(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 16 0 79(_ent (_in))))
				(_port(_int Data11 16 0 79(_ent (_in))))
				(_port(_int Selector -2 0 80(_ent (_in))))
				(_port(_int Result 9 0 81(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 85(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 87(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 16 0 87(_ent (_in))))
				(_port(_int Data1 16 0 87(_ent (_in))))
				(_port(_int Selector -2 0 88(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 89(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 17 0 89(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 93(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 95(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 16 0 95(_ent (_in))))
				(_port(_int Data03 16 0 95(_ent (_in))))
				(_port(_int Selector -2 0 96(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 97(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 17 0 97(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 102(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 104(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 16 0 104(_ent (_in))))
				(_port(_int ReadADR2 16 0 104(_ent (_in))))
				(_port(_int WriteADR1 10 0 105(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 106(_ent (_in))))
				(_port(_int clock -2 0 106(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 107(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 17 0 107(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 108(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 18 0 108(_ent (_out))))
				(_port(_int DataOut2 18 0 108(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 11 0 112(_ent (_in))))
				(_port(_int Output 11 0 113(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 117(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 119(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 16 0 119(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 120(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 17 0 120(_ent (_in))))
				(_port(_int MemoryWrite -2 0 121(_ent (_in))))
				(_port(_int MemoryRead -2 0 121(_ent (_in))))
				(_port(_int Clock -2 0 121(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 122(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 18 0 122(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 31(_ent((i 32)))))
				(_port(_int Branch -2 0 33(_ent (_in))))
				(_port(_int Zero -2 0 33(_ent (_in))))
				(_port(_int Jump -2 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 34(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 16 0 34(_ent (_in))))
				(_port(_int Instruction 16 0 34(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 35(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 17 0 35(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 36(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 18 0 36(_ent (_in))))
				(_port(_int clock -2 0 37(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 3 0 23(_ent (_in))))
				(_port(_int Output 3 0 24(_ent (_out))))
				(_port(_int clock -2 0 25(_ent (_in))))
			)
		)
	)
	(_inst control_gral 0 168(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 169(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 172(_comp InstructionMemory)
		(_port
			((AddressIM)(InGeneral))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 174(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 175(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 176(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 178(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ReadData1))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 179(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 181(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 183(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
				((clock)(clock))
			)
		)
	)
	(_inst program_counter 0 184(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 16 i 0)))))
		(_port(_int InGeneral 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 12(_array -2((_dto c 17 i 0)))))
		(_port(_int OutGeneral 1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 13(_array -2((_dto c 18 i 0)))))
		(_port(_int OutGeneral2 2 0 13(_ent(_out))))
		(_port(_int mainClock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 23(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 45(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 51(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 59(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 60(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 61(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 81(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 105(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 112(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 129(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 12 0 129(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 130(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 13 0 130(_arch(_uni))))
		(_sig(_int ReadData1 12 0 131(_arch(_uni))))
		(_sig(_int ReadData2 12 0 132(_arch(_uni))))
		(_sig(_int writeData 12 0 133(_arch(_uni))))
		(_sig(_int RegDst -2 0 137(_arch(_uni))))
		(_sig(_int Jump -2 0 138(_arch(_uni))))
		(_sig(_int Branch -2 0 139(_arch(_uni))))
		(_sig(_int MemRead -2 0 140(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1358 0 142(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 14 0 142(_arch(_uni))))
		(_sig(_int MemWrite -2 0 143(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 144(_arch(_uni))))
		(_sig(_int RegWrite -2 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1360 0 147(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 15 0 147(_arch(_uni))))
		(_sig(_int ShiftLeft 12 0 150(_arch(_uni))))
		(_sig(_int ReadAddress 12 0 151(_arch(_uni))))
		(_sig(_int NextAddress 12 0 152(_arch(_uni))))
		(_sig(_int ALU_a 12 0 158(_arch(_uni))))
		(_sig(_int ALU_b 12 0 159(_arch(_uni))))
		(_sig(_int ALU_result 12 0 160(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 161(_arch(_uni))))
		(_sig(_int read_data_mem 12 0 163(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 19 -1)
)
I 000051 55 11161         1653766436038 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1653766436039 2022.05.28 14:33:56)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 8e8f8880d2d8da99df8fcad4d6898e898d88da8887)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 13 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 14 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 13 0 76(_ent (_in))))
				(_port(_int Data11 13 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 13 0 84(_ent (_in))))
				(_port(_int Data1 13 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 14 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 13 0 92(_ent (_in))))
				(_port(_int Data03 13 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 14 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 13 0 101(_ent (_in))))
				(_port(_int ReadADR2 13 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 14 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 15 0 105(_ent (_out))))
				(_port(_int DataOut2 15 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 13 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 14 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 15 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 13 0 31(_ent (_in))))
				(_port(_int Instruction 13 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 14 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 15 0 33(_ent (_in))))
				(_port(_int clock -2 0 34(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
	)
	(_inst control_gral 0 165(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 166(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 169(_comp InstructionMemory)
		(_port
			((AddressIM)(NextAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 171(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 172(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 173(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 175(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ReadData1))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 176(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 178(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 180(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
				((clock)(clock))
			)
		)
	)
	(_inst program_counter 0 181(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 126(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 9 0 126(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 127(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 10 0 127(_arch(_uni))))
		(_sig(_int ReadData1 9 0 128(_arch(_uni))))
		(_sig(_int ReadData2 9 0 129(_arch(_uni))))
		(_sig(_int writeData 9 0 130(_arch(_uni))))
		(_sig(_int RegDst -2 0 134(_arch(_uni))))
		(_sig(_int Jump -2 0 135(_arch(_uni))))
		(_sig(_int Branch -2 0 136(_arch(_uni))))
		(_sig(_int MemRead -2 0 137(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 138(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1358 0 139(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 11 0 139(_arch(_uni))))
		(_sig(_int MemWrite -2 0 140(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 141(_arch(_uni))))
		(_sig(_int RegWrite -2 0 142(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1360 0 144(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 12 0 144(_arch(_uni))))
		(_sig(_int ShiftLeft 9 0 147(_arch(_uni))))
		(_sig(_int ReadAddress 9 0 148(_arch(_uni))))
		(_sig(_int NextAddress 9 0 149(_arch(_uni))))
		(_sig(_int ALU_a 9 0 155(_arch(_uni))))
		(_sig(_int ALU_b 9 0 156(_arch(_uni))))
		(_sig(_int ALU_result 9 0 157(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 158(_arch(_uni))))
		(_sig(_int read_data_mem 9 0 160(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 3787          1653766944082 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1653766944083 2022.05.28 14:42:24)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 1d18471a1c4b4a0a1d4e0f46491b1e1a191b141b4b)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__96(_arch 0 0 96(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3564          1653857474475 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1653857474476 2022.05.29 15:51:14)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 7b2d2a7b2b2d2a6d7d2869212b7c787c7b7c797c7e)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
				(_port(_int clock -2 0 36(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
				((clock)(clock))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(NextAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 1034          1653857509908 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653857509909 2022.05.29 15:51:49)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code e9ededbae3bfbdffebbff9b3bbeee9efeaeee9efea)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1813          1653857845293 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653857845294 2022.05.29 15:57:25)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 080a0b0e035c0a1f095c1d525a0f0c0e010e5e0e5d)
	(_ent
		(_time 1653522269065)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_port(_int clock -2 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_sig(_int Add_2 5 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(8)(9)(10)(11)(5))(_sens(0)(1)(2)(3)(4)(6))(_read(8)(9)(10)(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1034          1653858181314 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653858181315 2022.05.29 16:03:01)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 9797949893c1c38195c287cdc59097919490979194)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__30(_arch 1 0 30(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1080          1653858304479 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653858304480 2022.05.29 16:05:04)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code aba9affcfafdffbda9fdbbf1f9acabada8acabada8)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1080          1653858321194 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653858321195 2022.05.29 16:05:21)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code faf4ffaaa8acaeecf8aceaa0a8fdfafcf9fdfafcf9)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1769          1653859167328 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653859167329 2022.05.29 16:19:27)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 37376132336335203663226d653033313e31613162)
	(_ent
		(_time 1653859167326)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_sig(_int Add_2 5 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(0)(1)(2)(3)(4)(6))(_read(7)(8)(9)(10)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1887          1653859292001 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653859292002 2022.05.29 16:21:31)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 37363132336335203665226d653033313e31613162)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_sig(_int Add_2 5 0 23(_arch(_uni))))
		(_sig(_int Next_address_s 5 0 24(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(5)(7)(8)(9)(10)(12))(_sens(0)(1)(2)(3)(4)(6))(_read(7)(8)(9)(10)))))
			(line__46(_arch 1 0 46(_assignment(_trgt(5))(_sens(12)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 1769          1653859598558 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653859598559 2022.05.29 16:26:38)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code b9bfbaedb3edbbaeb8edace3ebbebdbfb0bfefbfec)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_sig(_int Add_2 5 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(0)(1)(2)(3)(4)(6))(_read(7)(8)(9)(10)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1769          1653859686369 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653859686370 2022.05.29 16:28:06)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code aeaffff9f8faacb9affabbf4fca9aaa8a7a8f8a8fb)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_sig(_int Add_2 5 0 23(_arch(_uni))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(0)(1)(2)(3)(4)(6))(_read(7)(8)(9)(10)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1839          1653859825784 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653859825785 2022.05.29 16:30:25)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 4c431e4e1c184e5b4d1859161e4b484a454a1a4a19)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_sig(_int result_next 5 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(11))(_sens(0)(1)(2)(3)(4)(6))(_read(7)(8)(9)(10)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 1839          1653859943071 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653859943072 2022.05.29 16:32:23)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 6d6f686d3a396f7a6c3978373f6a696b646b3b6b38)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 6 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_sig(_int result_next 5 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(11))(_sens(10)(0)(1)(2)(3)(4)(6))(_read(7)(8)(9)))))
			(line__44(_arch 1 0 44(_assignment(_trgt(5))(_sens(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 7 -1)
)
I 000051 55 1727          1653860010851 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653860010852 2022.05.29 16:33:30)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 323067373366302533652768603536343b34643467)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(10)(0)(1)(2)(3)(4)(6))(_read(7)(8)(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1727          1653860068307 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653860068308 2022.05.29 16:34:28)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code a0a4f5f7a3f4a2b7a1f7b5faf2a7a4a6a9a6f6a6f5)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(7)(8)(10)(0)(1)(2)(3)(4)(6))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 3472          1653860144346 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1653860144347 2022.05.29 16:35:44)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code aeafa9f8f9f8ffb8a8fdbcf4fea9ada9aea9aca9ab)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(NextAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 3472          1653860708995 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1653860708996 2022.05.29 16:45:08)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 4f484a4c1b191e59491c5d151f484c484f484d484a)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 1727          1653861030618 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653861030619 2022.05.29 16:50:30)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code a8fafcffa3fcaabfa9ffbdf2faafacaea1aefeaefd)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(7)(8)(10)(0)(1)(2)(3)(4)(6))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11069         1653861257539 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1653861257540 2022.05.29 16:54:17)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 1212421519444605431256484a151215111446141b)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 13 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 14 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 13 0 75(_ent (_in))))
				(_port(_int Data11 13 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 13 0 83(_ent (_in))))
				(_port(_int Data1 13 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 14 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 13 0 91(_ent (_in))))
				(_port(_int Data03 13 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 14 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 13 0 100(_ent (_in))))
				(_port(_int ReadADR2 13 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 14 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 15 0 104(_ent (_out))))
				(_port(_int DataOut2 15 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 13 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 14 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 15 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 13 0 30(_ent (_in))))
				(_port(_int Instruction 13 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 14 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 15 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
	)
	(_inst control_gral 0 164(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 165(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 168(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 170(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 171(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 172(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 174(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ReadData1))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 175(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 177(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 179(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 180(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 125(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 9 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 126(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 10 0 126(_arch(_uni))))
		(_sig(_int ReadData1 9 0 127(_arch(_uni))))
		(_sig(_int ReadData2 9 0 128(_arch(_uni))))
		(_sig(_int writeData 9 0 129(_arch(_uni))))
		(_sig(_int RegDst -2 0 133(_arch(_uni))))
		(_sig(_int Jump -2 0 134(_arch(_uni))))
		(_sig(_int Branch -2 0 135(_arch(_uni))))
		(_sig(_int MemRead -2 0 136(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1358 0 138(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 11 0 138(_arch(_uni))))
		(_sig(_int MemWrite -2 0 139(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 140(_arch(_uni))))
		(_sig(_int RegWrite -2 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1360 0 143(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 12 0 143(_arch(_uni))))
		(_sig(_int ShiftLeft 9 0 146(_arch(_uni))))
		(_sig(_int ReadAddress 9 0 147(_arch(_uni))))
		(_sig(_int NextAddress 9 0 148(_arch(_uni))))
		(_sig(_int ALU_a 9 0 154(_arch(_uni))))
		(_sig(_int ALU_b 9 0 155(_arch(_uni))))
		(_sig(_int ALU_result 9 0 156(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 157(_arch(_uni))))
		(_sig(_int read_data_mem 9 0 159(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 11069         1653861459458 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1653861459459 2022.05.29 16:57:39)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code d4d58886d98280c385d4908e8cd3d4d3d7d280d2dd)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 13 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 14 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 13 0 75(_ent (_in))))
				(_port(_int Data11 13 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 13 0 83(_ent (_in))))
				(_port(_int Data1 13 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 14 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 13 0 91(_ent (_in))))
				(_port(_int Data03 13 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 14 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 13 0 100(_ent (_in))))
				(_port(_int ReadADR2 13 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 14 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 15 0 104(_ent (_out))))
				(_port(_int DataOut2 15 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 13 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 14 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 15 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 13 0 30(_ent (_in))))
				(_port(_int Instruction 13 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 14 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 15 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
	)
	(_inst control_gral 0 164(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 165(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 168(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 170(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 171(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 172(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 174(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ReadData1))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 175(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 177(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 179(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 180(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 125(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 9 0 125(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1356 0 126(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 10 0 126(_arch(_uni))))
		(_sig(_int ReadData1 9 0 127(_arch(_uni))))
		(_sig(_int ReadData2 9 0 128(_arch(_uni))))
		(_sig(_int writeData 9 0 129(_arch(_uni))))
		(_sig(_int RegDst -2 0 133(_arch(_uni))))
		(_sig(_int Jump -2 0 134(_arch(_uni))))
		(_sig(_int Branch -2 0 135(_arch(_uni))))
		(_sig(_int MemRead -2 0 136(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 137(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1358 0 138(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 11 0 138(_arch(_uni))))
		(_sig(_int MemWrite -2 0 139(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 140(_arch(_uni))))
		(_sig(_int RegWrite -2 0 141(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1360 0 143(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 12 0 143(_arch(_uni))))
		(_sig(_int ShiftLeft 9 0 146(_arch(_uni))))
		(_sig(_int ReadAddress 9 0 147(_arch(_uni))))
		(_sig(_int NextAddress 9 0 148(_arch(_uni))))
		(_sig(_int ALU_a 9 0 154(_arch(_uni))))
		(_sig(_int ALU_b 9 0 155(_arch(_uni))))
		(_sig(_int ALU_result 9 0 156(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 157(_arch(_uni))))
		(_sig(_int read_data_mem 9 0 159(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 11702         1653861964847 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1653861964848 2022.05.29 17:06:04)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 0206000409545615520446585a050205010456040b)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ReadData1))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData1 11 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 1417          1653862166046 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1653862166047 2022.05.29 17:09:26)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code f6f4f5a6a6a1f7e1f7f6e4acf1f0a5f0f5f0a0f0a3)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3415          1653862652419 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653862652420 2022.05.29 17:17:32)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code dd8b8c8f8c8a8ecbd68ece8688dbd8dadfdadedadf)
	(_ent
		(_time 1652984454896)
	)
	(_object
		(_gen(_int size -1 0 7 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(8)(6)(7))(_sens(0)(1)(3)(4)(5))(_mon)(_read(8)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3415          1653862694363 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653862694364 2022.05.29 17:18:14)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code aeacacf9fef9fdb8a5fcbdf5fba8aba9aca9ada9ac)
	(_ent
		(_time 1652984454896)
	)
	(_object
		(_gen(_int size -1 0 7 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(8)(6)(7))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 4632          1653862751353 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1653862751354 2022.05.29 17:19:11)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 46421444411016504213021c12401240104144414f)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 4632          1653862834298 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1653862834299 2022.05.29 17:20:34)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 50515753510600465405140a045604560657525759)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 11702         1653862875002 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1653862875003 2022.05.29 17:21:15)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 4f48194d10191b581f490b1517484f484c491b4946)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ReadData1))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData1 11 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 11650         1653863240195 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1653863240196 2022.05.29 17:27:20)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code d2858280d98486c5838296888ad5d2d5d1d486d4db)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_gen
				((size)((i 32)))
			)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 3787          1653863815851 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1653863815852 2022.05.29 17:36:55)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 7a7a277b7e2c2d6d7a2968212e7c797d7e7c737c2c)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__96(_arch 0 0 96(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1080          1653863857539 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653863857540 2022.05.29 17:37:37)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 525452515304064450044208005552545155525451)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3835          1653864166954 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1653864166955 2022.05.29 17:42:46)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 00550006555657170051125b540603070406090656)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 52)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3787          1653864323097 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1653864323098 2022.05.29 17:45:23)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code ece8b4bfeababbfbecbffeb7b8eaefebe8eae5eaba)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__96(_arch 0 0 96(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 3415          1653864378269 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653864378270 2022.05.29 17:46:18)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 70777071752723667b23632b257675777277737772)
	(_ent
		(_time 1652984454896)
	)
	(_object
		(_gen(_int size -1 0 7 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3408          1653864473756 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653864473757 2022.05.29 17:47:53)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 6d6d686d3c3a3e7b663b7e36386b686a6f6a6e6a6f)
	(_ent
		(_time 1652984454896)
	)
	(_object
		(_gen(_int size -1 0 7 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3415          1653864672810 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653864672811 2022.05.29 17:51:12)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 030c00050554501508511058560506040104000401)
	(_ent
		(_time 1652984454896)
	)
	(_object
		(_gen(_int size -1 0 7 \64\ (_ent gms((i 64)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(8)(6)(7))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3415          1653865118202 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653865118203 2022.05.29 17:58:38)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code d2d18380d58581c4d981c18987d4d7d5d0d5d1d5d0)
	(_ent
		(_time 1653865118200)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 11612         1653865167783 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1653865167784 2022.05.29 17:59:27)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 7c7a7d7d262a286b2d2c3826247b7c7b7f7a287a75)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 3408          1653866189479 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653866189480 2022.05.29 18:16:29)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 7325747275242065787d6028267576747174707471)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3415          1653866647975 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653866647976 2022.05.29 18:24:07)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 77217176752024617c24642c227172707570747075)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(8)(6)(7))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3835          1653866930460 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1653866930461 2022.05.29 18:28:50)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code ecbce6bfeababbfbecbdfeb7b8eaefebe8eae5eaba)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 52)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1020          1653866933813 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1653866933814 2022.05.29 18:28:53)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 0b0c090d5c5d5a1c09051e505f0c080d0e0c0e0c08)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3835          1653866933844 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1653866933845 2022.05.29 18:28:53)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 2a2c222e2e7c7d3d2a7b38717e2c292d2e2c232c7c)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 52)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1653866933871 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1653866933872 2022.05.29 18:28:53)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 4a4c4a48481c1b5c484e09111e4c4b4c194d4f4c4b)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3415          1653866933907 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653866933908 2022.05.29 18:28:53)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 696e6a69653e3a7f623a7a323c6f6c6e6b6e6a6e6b)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8))(_sens(0)(1)(2)(3)(4)(5))(_mon)(_read(8)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1080          1653866933932 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653866933933 2022.05.29 18:28:53)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 797e7878732f2d6f7b2f69232b7e797f7a7e797f7a)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1653866933960 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653866933961 2022.05.29 18:28:53)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 989f999793cc9a8f99cf8dc2ca9f9c9e919ece9ecd)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11612         1653866933993 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1653866933994 2022.05.29 18:28:53)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code b7b1e2e3b9e1e3a0e6e7f3edefb0b7b0b4b1e3b1be)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4632          1653866934024 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1653866934025 2022.05.29 18:28:54)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code d6d0d384d18086c0d283928c82d082d080d1d4d1df)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1074          1653866934055 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653866934056 2022.05.29 18:28:54)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code f6f0a3a7f5a0aae5f6f7b2ada2f1fef5f7f0a2f1f3)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1653866934084 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653866934085 2022.05.29 18:28:54)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 15134313154349061614514e41121d161713411210)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1653866934114 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653866934115 2022.05.29 18:28:54)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 34326230356268273635706f60333c373732603331)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1653866934143 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653866934144 2022.05.29 18:28:54)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 535550500305024607014009545506545754515505)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1653866934176 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1653866934177 2022.05.29 18:28:54)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 737572722624726472736129747520757075257526)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0(d_31_26))(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3472          1653866934208 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1653866934209 2022.05.29 18:28:54)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 9295909c92c4c38494c180c8c29591959295909597)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 3497          1653870879804 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653870879805 2022.05.29 19:34:39)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 0c08090a5a5b5f1a060a1f57590a090b0e0b0f0b0e)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1020          1653870886794 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1653870886795 2022.05.29 19:34:46)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 6466656465323573666a713f306367626163616367)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3835          1653870886821 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1653870886822 2022.05.29 19:34:46)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 7370787225252464732261282775707477757a7525)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 52)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__98(_arch 0 0 98(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1653870886852 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1653870886853 2022.05.29 19:34:46)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 9291919dc3c4c3849096d1c9c6949394c195979493)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1653870886877 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653870886878 2022.05.29 19:34:46)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code b2b0b2e6b5e5e1a4b8b4a1e9e7b4b7b5b0b5b1b5b0)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1080          1653870886909 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653870886910 2022.05.29 19:34:46)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code d1d3d383d38785c7d387c18b83d6d1d7d2d6d1d7d2)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1653870886930 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653870886931 2022.05.29 19:34:46)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code e1e3e3b2e3b5e3f6e0b6f4bbb3e6e5e7e8e7b7e7b4)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11612         1653870886961 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1653870886962 2022.05.29 19:34:46)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 00035706095654175150445a580700070306540609)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4632          1653870886995 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1653870886996 2022.05.29 19:34:46)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 1f1c181848494f091b4a5b454b194b1949181d1816)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1074          1653870887024 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653870887025 2022.05.29 19:34:47)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 3e3d693a6e68622d3e3f7a656a39363d3f386a393b)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1653870887046 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653870887047 2022.05.29 19:34:47)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 5e5d095c0e08024d5d5f1a050a59565d5c580a595b)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1653870887072 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653870887073 2022.05.29 19:34:47)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 6d6e3a6c3c3b317e6f6c2936396a656e6e6b396a68)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1653870887092 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653870887093 2022.05.29 19:34:47)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 8c8f8e828cdadd99d8de9fd68b8ad98b888b8e8ada)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1653870887118 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1653870887119 2022.05.29 19:34:47)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 9c9f9c9399cb9d8b9d9c8ec69b9acf9a9f9aca9ac9)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3472          1653870887140 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1653870887141 2022.05.29 19:34:47)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code bbb9b8eeebedeaadbde8a9e1ebbcb8bcbbbcb9bcbe)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 3787          1653872124880 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1653872124881 2022.05.29 19:55:24)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 92979d9dc5c4c58592c080c9c694919596949b94c4)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1080          1653873134266 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653873134267 2022.05.29 20:12:14)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 818fd58f83d7d59783d791dbd38681878286818782)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3497          1653873145596 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653873145597 2022.05.29 20:12:25)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code c195ca94c59692d7cbc7d29a94c7c4c6c3c6c2c6c3)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1080          1653873218197 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653873218198 2022.05.29 20:13:38)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 623067626334367460347238306562646165626461)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1080          1653873445684 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653873445685 2022.05.29 20:17:25)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code fffdabafaaa9abe9fda9efa5adf8fff9fcf8fff9fc)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3497          1653873820711 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653873820712 2022.05.29 20:23:40)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code f6f0f2a6f5a1a5e0fcf0e5ada3f0f3f1f4f1f5f1f4)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1703          1653937495591 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653937495593 2022.05.30 14:04:55)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code b8bfececb3ecbaafb9efade2eabfbcbeb1beeebeed)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -2((_dto i 31 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(7)(8)(10)(0)(1)(2)(3)(4)(6))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 3787          1653937517922 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1653937517923 2022.05.30 14:05:17)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code f1f1fca1a5a7a6e6f1a3e3aaa5f7f2f6f5f7f8f7a7)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 11612         1653937792984 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1653937792985 2022.05.30 14:09:52)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 67683467693133703637233d3f606760646133616e)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 1020          1653937862833 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1653937862834 2022.05.30 14:11:02)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 3b6d303e6c6d6a2c39352e606f3c383d3e3c3e3c38)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3787          1653937862867 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1653937862868 2022.05.30 14:11:02)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 5a0d5b595e0c0d4d5a0848010e5c595d5e5c535c0c)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1653937862903 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1653937862904 2022.05.30 14:11:02)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 89de8087d3dfd89f8b8dcad2dd8f888fda8e8c8f88)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1653937862968 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1653937862969 2022.05.30 14:11:02)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code c791cd92c59094d1cdc1d49c92c1c2c0c5c0c4c0c5)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1080          1653937863048 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653937863049 2022.05.30 14:11:03)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 16401f11134042001440064c441116101511161015)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1703          1653937863108 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1653937863109 2022.05.30 14:11:03)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 54025d57530056435503410e065350525d52025201)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 19(_array -2((_dto i 31 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 11612         1653937863171 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1653937863172 2022.05.30 14:11:03)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 93c4ce9c99c5c784c2c3d7c9cb9493949095c7959a)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4632          1653937863219 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1653937863220 2022.05.30 14:11:03)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code c196cc94c19791d7c594859b95c795c797c6c3c6c8)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1074          1653937863337 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653937863338 2022.05.30 14:11:03)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 2f782a2a7c79733c2f2e6b747b28272c2e297b282a)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1653937863412 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653937863413 2022.05.30 14:11:03)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 7d2a787d2c2b216e7e7c3926297a757e7f7b297a78)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1653937863500 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1653937863501 2022.05.30 14:11:03)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code db8cde888c8d87c8d9da9f808fdcd3d8d8dd8fdcde)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1653937863551 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1653937863552 2022.05.30 14:11:03)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 0a5d590c085c5b1f5e5819500d0c5f0d0e0d080c5c)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1653937863606 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1653937863607 2022.05.30 14:11:03)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 481f194a161f495f49485a124f4e1b4e4b4e1e4e1d)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3472          1653937863691 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1653937863692 2022.05.30 14:11:03)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 96c0c49892c0c78090c584ccc69195919691949193)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 1727          1654042599060 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654042599061 2022.05.31 19:16:39)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 1d4f4c1a4a491f0a1c4a08474f1a191b141b4b1b48)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1727          1654042605762 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654042605763 2022.05.31 19:16:45)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 4c4b484e1c184e5b4d1b59161e4b484a454a1a4a19)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(7)(8)(10)(0)(1)(2)(3)(4)(6))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 3787          1654042681828 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654042681829 2022.05.31 19:18:01)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 6b6f366b6c3d3c7c6b3979303f6d686c6f6d626d3d)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1727          1654042691252 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654042691253 2022.05.31 19:18:11)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 393b3b3c336d3b2e386e2c636b3e3d3f303f6f3f6c)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1020          1654042769676 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654042769677 2022.05.31 19:19:29)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 8f808881dcd9de988d819ad4db888c898a888a888c)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3787          1654042769706 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654042769707 2022.05.31 19:19:29)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code aea0a3f9aef8f9b9aefcbcf5faa8ada9aaa8a7a8f8)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654042769734 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654042769735 2022.05.31 19:19:29)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code cdc3c898ca9b9cdbcfc98e9699cbcccb9ecac8cbcc)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654042769773 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654042769774 2022.05.31 19:19:29)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code ece3eabfbabbbffae6eaffb7b9eae9ebeeebefebee)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1080          1654042769815 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654042769816 2022.05.31 19:19:29)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 1b141e1c4a4d4f0d194d0b41491c1b1d181c1b1d18)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654042769849 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654042769850 2022.05.31 19:19:29)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 3a353f3f686e382d3b6d2f60683d3e3c333c6c3c6f)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(7)(8)(10)(0)(1)(2)(3)(4)(6))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11612         1654042769884 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1654042769885 2022.05.31 19:19:29)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 5a540b59020c0e4d0b0a1e00025d5a5d595c0e5c53)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4632          1654042769919 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654042769920 2022.05.31 19:19:29)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 8987888781dfd99f8ddccdd3dd8fdd8fdf8e8b8e80)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1074          1654042769952 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654042769953 2022.05.31 19:19:29)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code a8a6f9fea5fef4bba8a9ecf3fcafa0aba9aefcafad)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654042769982 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654042769983 2022.05.31 19:19:29)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code c7c99693c5919bd4c4c6839c93c0cfc4c5c193c0c2)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654042770012 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654042770013 2022.05.31 19:19:30)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code e6e8b7b4e5b0baf5e4e7a2bdb2e1eee5e5e0b2e1e3)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654042770041 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654042770042 2022.05.31 19:19:30)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 06080100535057135254155c010053010201040050)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654042770072 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654042770073 2022.05.31 19:19:30)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 252b2021767224322425377f222376232623732370)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3472          1654042770103 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1654042770104 2022.05.31 19:19:30)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 343b3230326265223267266e643337333433363331)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 1727          1654043460137 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654043460138 2022.05.31 19:31:00)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code b3b4e7e7b3e7b1a4b2e4a6e9e1b4b7b5bab5e5b5e6)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(7)(8)(10)(0)(1)(2)(3)(4)(6))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1727          1654043968709 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654043968710 2022.05.31 19:39:28)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 46154644431244514711531c144142404f40104013)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(7)(8)(10)(0)(1)(2)(3)(4)(6))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1703          1654044579179 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654044579180 2022.05.31 19:49:39)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code ebeeebb8babfe9fceabcfeb1b9ecefede2edbdedbe)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 1727          1654044977676 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654044977677 2022.05.31 19:56:17)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 8f8b8a81dadb8d988ed89ad5dd888b898689d989da)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(7)(8)(10)(0)(1)(2)(3)(4)(6))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 3497          1654050272930 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654050272931 2022.05.31 21:24:32)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 21262125257672372b27327a742724262326222623)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1020          1654050276696 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654050276697 2022.05.31 21:24:36)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code d6d0d584d58087c1d4d8c38d82d1d5d0d3d1d3d1d5)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3787          1654050276728 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654050276729 2022.05.31 21:24:36)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 05020d03555352120557175e5103060201030c0353)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654050276759 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654050276760 2022.05.31 21:24:36)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 24232420737275322620677f702225227723212225)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654050276792 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654050276793 2022.05.31 21:24:36)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 44424746451317524e42571f114241434643474346)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1080          1654050276836 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654050276837 2022.05.31 21:24:36)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 636562636335377561357339316463656064636560)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654050276872 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654050276873 2022.05.31 21:24:36)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 9294939d93c6908593c587c8c09596949b94c494c7)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11612         1654050276917 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1654050276918 2022.05.31 21:24:36)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code c1c69494c99795d69091859b99c6c1c6c2c795c7c8)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4632          1654050276951 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654050276952 2022.05.31 21:24:36)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code e0e7e5b3e1b6b0f6e4b5a4bab4e6b4e6b6e7e2e7e9)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1074          1654050276984 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654050276985 2022.05.31 21:24:36)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code fff8aaaeaca9a3ecfffebba4abf8f7fcfef9abf8fa)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654050277015 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654050277016 2022.05.31 21:24:37)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 1e1948184e48420d1d1f5a454a19161d1c184a191b)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654050277044 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654050277045 2022.05.31 21:24:37)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 3e39683a6e68622d3c3f7a656a39363d3d386a393b)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654050277084 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654050277085 2022.05.31 21:24:37)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 5d5a5e5e5a0b0c48090f4e075a5b085a595a5f5b0b)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654050277115 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654050277116 2022.05.31 21:24:37)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 7c7b7d7d792b7d6b7d7c6e267b7a2f7a7f7a2a7a29)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3472          1654050277146 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1654050277147 2022.05.31 21:24:37)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 9b9d9995cbcdca8d9dc889c1cb9c989c9b9c999c9e)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 1020          1654050461393 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654050461394 2022.05.31 21:27:41)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 5507545655030442575b400e015256535052505256)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3787          1654050461415 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654050461416 2022.05.31 21:27:41)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 65366e65353332726537773e3163666261636c6333)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654050461436 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654050461437 2022.05.31 21:27:41)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 84d7878ad3d2d5928680c7dfd0828582d783818285)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654050461455 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654050461456 2022.05.31 21:27:41)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 94c6949b95c3c7829e9287cfc19291939693979396)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1080          1654050461480 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654050461481 2022.05.31 21:27:41)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code b3e1b1e7b3e5e7a5b1e5a3e9e1b4b3b5b0b4b3b5b0)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654050461497 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654050461498 2022.05.31 21:27:41)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code c391c196c397c1d4c294d69991c4c7c5cac595c596)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(7)(8)(10)(0)(1)(2)(3)(4)(6))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11612         1654050461517 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1654050461518 2022.05.31 21:27:41)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code d2818480d98486c5838296888ad5d2d5d1d486d4db)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4632          1654050461538 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654050461539 2022.05.31 21:27:41)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code e2b1e4b1e1b4b2f4e6b7a6b8b6e4b6e4b4e5e0e5eb)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1074          1654050461557 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654050461558 2022.05.31 21:27:41)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code f2a1a4a3f5a4aee1f2f3b6a9a6f5faf1f3f4a6f5f7)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654050461574 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654050461575 2022.05.31 21:27:41)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 1142461715474d021210554a451619121317451614)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654050461591 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654050461592 2022.05.31 21:27:41)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 2073772525767c332221647b742728232326742725)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654050461609 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654050461610 2022.05.31 21:27:41)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 30633235636661256462236a373665373437323666)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654050461633 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654050461634 2022.05.31 21:27:41)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 40134042161741574140521a474613464346164615)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3472          1654050461651 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1654050461652 2022.05.31 21:27:41)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 4f1d4c4c1b191e59491c5d151f484c484f484d484a)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 1020          1654050576147 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654050576148 2022.05.31 21:29:36)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 93c5929c95c5c284919d86c8c79490959694969490)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3787          1654050576170 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654050576171 2022.05.31 21:29:36)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code b3e4b8e7e5e5e4a4b3e1a1e8e7b5b0b4b7b5bab5e5)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654050576191 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654050576192 2022.05.31 21:29:36)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code c295c197939493d4c0c6819996c4c3c491c5c7c4c3)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654050576207 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654050576208 2022.05.31 21:29:36)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code d284d280d58581c4d8d4c18987d4d7d5d0d5d1d5d0)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1080          1654050576229 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654050576230 2022.05.31 21:29:36)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code e1b7e3b2e3b7b5f7e3b7f1bbb3e6e1e7e2e6e1e7e2)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654050576243 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654050576244 2022.05.31 21:29:36)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code f1a7f3a1f3a5f3e6f0a6e4aba3f6f5f7f8f7a7f7a4)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11612         1654050576261 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1654050576262 2022.05.31 21:29:36)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 10474717194644074140544a481710171316441619)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4632          1654050576280 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654050576281 2022.05.31 21:29:36)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 20772724217670362475647a742674267627222729)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1074          1654050576300 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654050576301 2022.05.31 21:29:36)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 3067673435666c233031746b643738333136643735)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654050576323 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654050576324 2022.05.31 21:29:36)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 3f68683b6c69632c3c3e7b646b38373c3d396b383a)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654050576340 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654050576341 2022.05.31 21:29:36)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 5e09095c0e08024d5c5f1a050a59565d5d580a595b)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654050576359 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654050576360 2022.05.31 21:29:36)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 6e396c6e68383f7b3a3c7d3469683b696a696c6838)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654050576377 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654050576378 2022.05.31 21:29:36)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 7e297e7f7d297f697f7e6c2479782d787d7828782b)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3472          1654050576395 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1654050576396 2022.05.31 21:29:36)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 8ddb8e82dbdbdc9b8bde9fd7dd8a8e8a8d8a8f8a88)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 3739          1654050651938 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654050651939 2022.05.31 21:30:51)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code a8fdf0fff5feffbfa8fabaf3fcaeabafacaea1aefe)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 50)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1020          1654050756085 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654050756086 2022.05.31 21:32:36)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 7574777475232462777b602e217276737072707276)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3787          1654050756108 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654050756109 2022.05.31 21:32:36)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 94949c9bc5c2c38394c686cfc092979390929d92c2)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654050756129 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654050756130 2022.05.31 21:32:36)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code a4a4a4f3f3f2f5b2a6a0e7fff0a2a5a2f7a3a1a2a5)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654050756146 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654050756147 2022.05.31 21:32:36)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code b3b2b0e7b5e4e0a5b9b5a0e8e6b5b6b4b1b4b0b4b1)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1080          1654050756168 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654050756169 2022.05.31 21:32:36)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code d3d2d281d38587c5d185c38981d4d3d5d0d4d3d5d0)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654050756186 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654050756187 2022.05.31 21:32:36)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code e2e3e3b1e3b6e0f5e3b5f7b8b0e5e6e4ebe4b4e4b7)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11612         1654050756213 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1654050756214 2022.05.31 21:32:36)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code f2f2a7a2f9a4a6e5a3a2b6a8aaf5f2f5f1f4a6f4fb)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4632          1654050756240 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654050756241 2022.05.31 21:32:36)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 11111716114741071544554b451745174716131618)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1074          1654050756259 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654050756260 2022.05.31 21:32:36)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 2121772425777d322120657a752629222027752624)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654050756278 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654050756279 2022.05.31 21:32:36)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 4040164345161c534341041b144748434246144745)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654050756295 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654050756296 2022.05.31 21:32:36)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 5050065255060c435251140b045758535356045755)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654050756312 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654050756313 2022.05.31 21:32:36)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 5f5f5c5c5a090e4a0b0d4c0558590a585b585d5909)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654050756329 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654050756330 2022.05.31 21:32:36)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 6f6f6e6f6f386e786e6f7d3568693c696c6939693a)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3472          1654050756349 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1654050756350 2022.05.31 21:32:36)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 7e7f7c7e29282f68782d6c242e797d797e797c797b)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 3497          1654056683839 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654056683840 2022.05.31 23:11:23)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 2a7f2f2e7e7d793c202c39717f2c2f2d282d292d28)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000110"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1020          1654057719237 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654057719238 2022.05.31 23:28:39)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code a9a6a9fea5fff8beaba7bcf2fdaeaaafacaeacaeaa)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3787          1654057719270 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654057719271 2022.05.31 23:28:39)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code c8c6c29d959e9fdfc89ada939ccecbcfcccec1ce9e)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654057719308 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654057719309 2022.05.31 23:28:39)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code f7f9f5a7a3a1a6e1f5f3b4aca3f1f6f1a4f0f2f1f6)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654057719345 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654057719346 2022.05.31 23:28:39)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 16191011154145001c10054d431013111411151114)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000010101011"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000110"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1080          1654057719396 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654057719397 2022.05.31 23:28:39)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 454a4147431311534713551f174245434642454346)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654057719433 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654057719434 2022.05.31 23:28:39)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 747b7075732076637523612e267370727d72227221)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11612         1654057719474 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1654057719475 2022.05.31 23:28:39)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 939dc39c99c5c784c2c3d7c9cb9493949095c7959a)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4632          1654057719506 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654057719507 2022.05.31 23:28:39)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code b3bdb3e7b1e5e3a5b7e6f7e9e7b5e7b5e5b4b1b4ba)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1074          1654057719540 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654057719541 2022.05.31 23:28:39)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code d2dc8281d5848ec1d2d3968986d5dad1d3d486d5d7)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654057719571 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654057719572 2022.05.31 23:28:39)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code f1ffa1a0f5a7ade2f2f0b5aaa5f6f9f2f3f7a5f6f4)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654057719598 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654057719599 2022.05.31 23:28:39)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 101e411615464c031211544b441718131316441715)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654057719631 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654057719632 2022.05.31 23:28:39)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 303e3435636661256462236a373665373437323666)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654057719665 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654057719666 2022.05.31 23:28:39)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 5f51595c5f085e485e5f4d0558590c595c5909590a)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0(d_31_26))(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3472          1654057719700 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1654057719701 2022.05.31 23:28:39)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 7e717b7e29282f68782d6c242e797d797e797c797b)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 1020          1654059038568 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654059038569 2022.05.31 23:50:38)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 491f4f4b451f185e4b475c121d4e4a4f4c4e4c4e4a)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3787          1654059038589 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654059038590 2022.05.31 23:50:38)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 683f6468353e3f7f683a7a333c6e6b6f6c6e616e3e)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101100001101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654059038607 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654059038608 2022.05.31 23:50:38)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 782f7c79232e296e7a7c3b232c7e797e2b7f7d7e79)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654059038633 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654059038634 2022.05.31 23:50:38)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 88de8f8685dfdb9e828e9bd3dd8e8d8f8a8f8b8f8a)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000010101011"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000110"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1080          1654059038656 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654059038657 2022.05.31 23:50:38)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code a7f1a2f0a3f1f3b1a5f1b7fdf5a0a7a1a4a0a7a1a4)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654059038679 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654059038680 2022.05.31 23:50:38)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code b7e1b2e3b3e3b5a0b6e0a2ede5b0b3b1beb1e1b1e2)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11612         1654059038710 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1654059038711 2022.05.31 23:50:38)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code d6818784d98082c18786928c8ed1d6d1d5d082d0df)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4632          1654059038737 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654059038738 2022.05.31 23:50:38)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code f5a2f4a5f1a3a5e3f1a0b1afa1f3a1f3a3f2f7f2fc)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1074          1654059038761 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654059038762 2022.05.31 23:50:38)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 14434612154248071415504f40131c171512401311)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654059038783 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654059038784 2022.05.31 23:50:38)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 24737621257278372725607f70232c272622702321)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654059038814 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654059038815 2022.05.31 23:50:38)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 4314114045151f504142071817444b404045174446)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654059038840 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654059038841 2022.05.31 23:50:38)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 623565623334337736307138656437656665606434)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654059038863 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654059038864 2022.05.31 23:50:38)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 722577732625736573726028757421747174247427)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3472          1654059038880 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1654059038881 2022.05.31 23:50:38)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 82d4848d82d4d39484d190d8d28581858285808587)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 4632          1654059582088 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654059582089 2022.05.31 23:59:42)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 74247075712224627021302e20722072227376737d)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5)(6))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 4539          1654059913944 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654059913945 2022.06.01 00:05:13)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code b8bebcecb1eee8aebcedfce2ecbeecbeeebfbabfb1)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_simple)(_trgt(6)(5))(_sens(0)(1)(2)(3)(4))(_mon)(_read(6)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 3787          1654063004833 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654063004834 2022.06.01 00:56:44)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 8387db8dd5d5d49483d191d8d785808487858a85d5)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 4632          1654066228531 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654066228532 2022.06.01 01:50:28)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 1a194c1d4a4c4a0c1e4f5e404e1c4e1c4c1d181d13)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1020          1654066646297 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654066646298 2022.06.01 01:57:26)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 0055510605565117020e155b540703060507050703)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3787          1654066646326 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654066646327 2022.06.01 01:57:26)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 1f4b44181c4948081f4d0d444b191c181b19161949)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654066646347 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654066646348 2022.06.01 01:57:26)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 2e7a7d2a28787f382c2a6d757a282f287d292b282f)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654066646375 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654066646376 2022.06.01 01:57:26)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 4e1b1e4c1e191d5844485d151b484b494c494d494c)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000010101011"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000110"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1080          1654066646409 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654066646410 2022.06.01 01:57:26)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 6d383f6d3a3b397b6f3b7d373f6a6d6b6e6a6d6b6e)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654066646432 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654066646433 2022.06.01 01:57:26)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 8cd9de82dcd88e9b8ddb99d6de8b888a858ada8ad9)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11612         1654066646472 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1654066646473 2022.06.01 01:57:26)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code abffadfcf0fdffbcfafbeff1f3acabaca8adffada2)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4632          1654066646505 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654066646506 2022.06.01 01:57:26)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code cb9f9d9e989d9bddcf9e8f919fcd9fcd9dccc9ccc2)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(6)(5))(_sens(0)(1)(2)(3)(4)(6))(_dssslsensitivity 5)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1074          1654066646537 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654066646538 2022.06.01 01:57:26)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code eabeecb8bebcb6f9eaebaeb1beede2e9ebecbeedef)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654066646564 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654066646565 2022.06.01 01:57:26)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 095d0e0e055f551a0a084d525d0e010a0b0f5d0e0c)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654066646593 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654066646594 2022.06.01 01:57:26)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 287c2f2d257e743b2a296c737c2f202b2b2e7c2f2d)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654066646621 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654066646622 2022.06.01 01:57:26)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 481c1a4a131e195d1c1a5b124f4e1d4f4c4f4a4e1e)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654066646642 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654066646643 2022.06.01 01:57:26)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 57030754060056405657450d505104515451015102)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3472          1654066646667 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1654066646668 2022.06.01 01:57:26)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 77222477722126617124652d277074707770757072)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 3497          1654067158101 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654067158102 2022.06.01 02:05:58)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 343b6731356367223e32276f613231333633373336)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000010101011"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000110"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 3497          1654067216929 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654067216930 2022.06.01 02:06:56)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 01010307055652170b07125a540704060306020603)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000010101011"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000110"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 4539          1654067288568 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654067288569 2022.06.01 02:08:08)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code d9d7da8bd18f89cfdd8c9d838ddf8ddf8fdedbded0)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(6)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 4609          1654067672252 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654067672253 2022.06.01 02:14:32)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code a1a1a7f6a1f7f1b7a5f2e5fbf5a7f5a7f7a6a3a6a8)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_simple)(_trgt(6)(5))(_sens(0)(1)(2)(3)(4))(_mon)(_read(6)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1020          1654067675279 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654067675280 2022.06.01 02:14:35)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 78792e79752e296f7a766d232c7f7b7e7d7f7d7f7b)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3787          1654067675296 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654067675297 2022.06.01 02:14:35)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 8888d486d5dedf9f88da9ad3dc8e8b8f8c8e818ede)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654067675317 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654067675318 2022.06.01 02:14:35)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 9797c398c3c1c6819593d4ccc3919691c490929196)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654067675345 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654067675346 2022.06.01 02:14:35)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code b6b7e1e2b5e1e5a0bcb0a5ede3b0b3b1b4b1b5b1b4)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000010101011"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000110"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1080          1654067675371 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654067675372 2022.06.01 02:14:35)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code d6d78384d38082c0d480c68c84d1d6d0d5d1d6d0d5)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654067675388 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654067675389 2022.06.01 02:14:35)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code e5e4b0b6e3b1e7f2e4b2f0bfb7e2e1e3ece3b3e3b0)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(7)(8)(10)(0)(1)(2)(3)(4)(6))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11612         1654067675411 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1654067675412 2022.06.01 02:14:35)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code f5f5f4a5f9a3a1e2a4a5b1afadf2f5f2f6f3a1f3fc)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4609          1654067675435 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654067675436 2022.06.01 02:14:35)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 14144613114244021047504e40124012421316131d)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_simple)(_trgt(6)(5))(_sens(0)(1)(2)(3)(4))(_mon)(_read(6)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1074          1654067675460 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654067675461 2022.06.01 02:14:35)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 24242621257278372425607f70232c272522702321)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654067675478 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654067675479 2022.06.01 02:14:35)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 4343414045151f504042071817444b404145174446)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654067675504 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654067675505 2022.06.01 02:14:35)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 5353515155050f405152170807545b505055075456)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654067675525 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654067675526 2022.06.01 02:14:35)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 626235623334337736307138656437656665606434)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654067675550 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654067675551 2022.06.01 02:14:35)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 8282d78cd6d58395838290d88584d1848184d484d7)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3472          1654067675572 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1654067675573 2022.06.01 02:14:35)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 9190c79f92c7c08797c283cbc19692969196939694)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 1020          1654068206232 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654068206233 2022.06.01 02:23:26)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 818e8a8f85d7d096838f94dad58682878486848682)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3787          1654068206249 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654068206250 2022.06.01 02:23:26)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 919f909ec5c7c68691c383cac597929695979897c7)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654068206266 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654068206267 2022.06.01 02:23:26)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code a0aea9f7f3f6f1b6a2a4e3fbf4a6a1a6f3a7a5a6a1)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654068206286 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654068206287 2022.06.01 02:23:26)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code b0bfbae4b5e7e3a6bab6a3ebe5b6b5b7b2b7b3b7b2)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000010101011"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000110"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1080          1654068206317 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654068206318 2022.06.01 02:23:26)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code cfc0c79a9a999bd9cd99df959dc8cfc9ccc8cfc9cc)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000001"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654068206332 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654068206333 2022.06.01 02:23:26)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code dfd0d78d8a8bddc8de88ca858dd8dbd9d6d989d98a)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11612         1654068206348 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1654068206349 2022.06.01 02:23:26)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code eee0b2bdb2b8baf9bfbeaab4b6e9eee9ede8bae8e7)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4609          1654068206369 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654068206370 2022.06.01 02:23:26)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code fef0f2aeaaa8aee8faadbaa4aaf8aaf8a8f9fcf9f7)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_simple)(_trgt(6)(5))(_sens(0)(1)(2)(3)(4))(_mon)(_read(6)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1074          1654068206389 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654068206390 2022.06.01 02:23:26)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 1d13401b4c4b410e1d1c5946491a151e1c1b491a18)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654068206412 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654068206413 2022.06.01 02:23:26)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 2d2370287c7b713e2e2c6976792a252e2f2b792a28)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654068206433 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654068206434 2022.06.01 02:23:26)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 4c42114f1a1a105f4e4d0817184b444f4f4a184b49)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654068206456 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654068206457 2022.06.01 02:23:26)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 5c52545f5c0a0d49080e4f065b5a095b585b5e5a0a)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654068206472 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654068206473 2022.06.01 02:23:26)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 6b65616b6f3c6a7c6a6b79316c6d386d686d3d6d3e)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3472          1654068206488 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1654068206489 2022.06.01 02:23:26)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 7b74727b2b2d2a6d7d2869212b7c787c7b7c797c7e)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 1020          1654068330584 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654068330585 2022.06.01 02:25:30)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 39386f3c356f682e3b372c626d3e3a3f3c3e3c3e3a)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3787          1654068330606 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654068330607 2022.06.01 02:25:30)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 5858045b050e0f4f580a4a030c5e5b5f5c5e515e0e)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654068330623 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654068330624 2022.06.01 02:25:30)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 68683c68333e397e6a6c2b333c6e696e3b6f6d6e69)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654068330647 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654068330648 2022.06.01 02:25:30)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 77762076752024617d71642c227172707570747075)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000010101011"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000110"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1080          1654068330672 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654068330673 2022.06.01 02:25:30)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 9796c29893c1c38195c187cdc59097919490979194)
	(_ent
		(_time 1652124383590)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(3))(_sens(2)(0))(_dssslsensitivity 1))))
			(line__29(_arch 1 0 29(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654068330691 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654068330692 2022.06.01 02:25:30)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code a6a7f3f1a3f2a4b1a7f1b3fcf4a1a2a0afa0f0a0f3)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11612         1654068330710 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1654068330711 2022.06.01 02:25:30)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code b6b6b7e2b9e0e2a1e7e6f2eceeb1b6b1b5b0e2b0bf)
	(_ent
		(_time 1653766403199)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4609          1654068330734 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654068330735 2022.06.01 02:25:30)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code d5d58487d18385c3d186918f81d381d383d2d7d2dc)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_simple)(_trgt(6)(5))(_sens(0)(1)(2)(3)(4))(_mon)(_read(6)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1074          1654068330754 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654068330755 2022.06.01 02:25:30)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code e5e5e4b7e5b3b9f6e5e4a1beb1e2ede6e4e3b1e2e0)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654068330778 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654068330779 2022.06.01 02:25:30)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 04040603055258170705405f50030c070602500301)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654068330801 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654068330802 2022.06.01 02:25:30)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 14141612154248071615504f40131c171712401311)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654068330821 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654068330822 2022.06.01 02:25:30)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 232374277375723677713079242576242724212575)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654068330841 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654068330842 2022.06.01 02:25:30)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 424217401615435543425018454411444144144417)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 3472          1654068330857 structural
(_unit VHDL(pruebas 0 6(structural 0 16))
	(_version vef)
	(_time 1654068330858 2022.06.01 02:25:30)
	(_source(\../src/pruebas.vhd\))
	(_parameters tan)
	(_code 525304505204034454014008025551555255505557)
	(_ent
		(_time 1653857442649)
	)
	(_comp
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 30(_ent((i 32)))))
				(_port(_int Branch -2 0 32(_ent (_in))))
				(_port(_int Zero -2 0 32(_ent (_in))))
				(_port(_int Jump -2 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 33(_array -2((_dto c 0 i 0)))))
				(_port(_int SignExtend 3 0 33(_ent (_in))))
				(_port(_int Instruction 3 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 34(_array -2((_dto c 1 i 0)))))
				(_port(_int NextAddress 4 0 34(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 35(_array -2((_dto c 2 i 0)))))
				(_port(_int ReadAddress 5 0 35(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 1 0 22(_ent (_in))))
				(_port(_int Output 1 0 23(_ent (_out))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 40(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~138 0 42(_array -2((_dto c 3 i 0)))))
				(_port(_int AddressIM 3 0 42(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1310 0 43(_array -2((_dto c 4 i 0)))))
				(_port(_int Instruction 4 0 43(_ent (_out))))
			)
		)
	)
	(_inst nube_pc 0 59(_comp PC_SECTION1)
		(_port
			((Branch)(Branch1))
			((Zero)(Zero1))
			((Jump)(Jump))
			((SignExtend)(SignExtend1))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 60(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst instruction_memory 0 61(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int mainClock -2 0 10(_ent(_in))))
		(_port(_int Branch1 -2 0 11(_ent(_in))))
		(_port(_int Zero1 -2 0 11(_ent(_in))))
		(_port(_int Jump1 -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 12(_array -2((_dto c 5 i 0)))))
		(_port(_int SignExtend1 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_sig(_int Jump -2 0 47(_arch(_uni))))
		(_sig(_int Branch -2 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1312 0 49(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 2 0 49(_arch(_uni))))
		(_sig(_int ShiftLeft 2 0 53(_arch(_uni))))
		(_sig(_int ReadAddress 2 0 54(_arch(_uni))))
		(_sig(_int NextAddress 2 0 55(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 6 -1)
)
I 000051 55 1310          1654068555648 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654068555649 2022.06.01 02:29:15)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 5f0c0b5c0a090b495e0a4f050d585f595c585f595c)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(3)(0))(_dssslsensitivity 1))))
			(line__33(_arch 1 0 33(_prcs(_trgt(4)(1))(_sens(2)(3)(4))(_dssslsensitivity 2))))
			(line__46(_arch 2 0 46(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1227          1654068770156 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654068770157 2022.06.01 02:32:50)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 535650505305074552524309015453555054535550)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1020          1654068802864 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654068802865 2022.06.01 02:33:22)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 1244121515444305101c0749461511141715171511)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3787          1654068802882 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654068802883 2022.06.01 02:33:22)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 2275282675747535227030797624212526242b2474)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654068802897 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654068802898 2022.06.01 02:33:22)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 31663334636760273335726a653730376236343730)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654068802915 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654068802916 2022.06.01 02:33:22)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 41174043451612574b47521a144744464346424643)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000010101011"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000110"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654068802938 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654068802939 2022.06.01 02:33:22)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 60366360633634766161703a326760666367606663)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654068802962 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654068802963 2022.06.01 02:33:22)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 70267371732472677127652a227774767976267625)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 4609          1654068803000 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654068803001 2022.06.01 02:33:22)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 9fc89890c8c9cf899bccdbc5cb99cb99c9989d9896)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_simple)(_trgt(6)(5))(_sens(0)(1)(2)(3)(4))(_mon)(_read(6)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1074          1654068803028 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654068803029 2022.06.01 02:33:23)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code bee9e9ebeee8e2adbebffae5eab9b6bdbfb8eab9bb)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654068803053 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654068803054 2022.06.01 02:33:23)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code ce99999a9e9892ddcdcf8a959ac9c6cdccc89ac9cb)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654068803077 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654068803078 2022.06.01 02:33:23)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code edbababfbcbbb1feefeca9b6b9eae5eeeeebb9eae8)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654068803098 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654068803099 2022.06.01 02:33:23)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code fcabfeacfcaaade9a8aeefa6fbfaa9fbf8fbfefaaa)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654068803121 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654068803122 2022.06.01 02:33:23)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 1c4b1b1b194b1d0b1d1c0e461b1a4f1a1f1a4a1a49)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654068863706 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654068863707 2022.06.01 02:34:23)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code beb0bdeaeee8efa9bcb0abe5eab9bdb8bbb9bbb9bd)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3787          1654068863724 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654068863725 2022.06.01 02:34:23)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code cdc2c498cc9b9adacd9fdf9699cbcecac9cbc4cb9b)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654068863741 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654068863742 2022.06.01 02:34:23)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code ddd2dc8fda8b8ccbdfd99e8689dbdcdb8edad8dbdc)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654068863756 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654068863757 2022.06.01 02:34:23)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code ede3efbebcbabefbe7ebfeb6b8ebe8eaefeaeeeaef)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000010101011"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000110"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654068863777 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654068863778 2022.06.01 02:34:23)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 0c020d0a5c5a581a0d0d1c565e0b0c0a0f0b0c0a0f)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654068863790 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654068863791 2022.06.01 02:34:23)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 0c020d0a5c580e1b0d5b19565e0b080a050a5a0a59)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11724         1654068863809 structural
(_unit VHDL(mips 0 6(structural 0 14))
	(_version vef)
	(_time 1654068863810 2022.06.01 02:34:23)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 2b247e2f707d7f3c7a7b6f71732c2b2c282d7f2d22)
	(_ent
		(_time 1654068863804)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 41(_ent (_in))))
				(_port(_int RegDst -2 0 42(_ent (_out))))
				(_port(_int Jump -2 0 43(_ent (_out))))
				(_port(_int Branch -2 0 44(_ent (_out))))
				(_port(_int MemRead -2 0 45(_ent (_out))))
				(_port(_int MemtoReg -2 0 46(_ent (_out))))
				(_port(_int ALUOp 2 0 47(_ent (_out))))
				(_port(_int MemWrite -2 0 48(_ent (_out))))
				(_port(_int ALUSrc -2 0 49(_ent (_out))))
				(_port(_int RegWrite -2 0 50(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 55(_ent (_in))))
				(_port(_int ALUOp 4 0 56(_ent (_in))))
				(_port(_int operacion 5 0 57(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 64(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 66(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 66(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 67(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 67(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 73(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 75(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 75(_ent (_in))))
				(_port(_int Data11 15 0 75(_ent (_in))))
				(_port(_int Selector -2 0 76(_ent (_in))))
				(_port(_int Result 6 0 77(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 81(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 83(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 83(_ent (_in))))
				(_port(_int Data1 15 0 83(_ent (_in))))
				(_port(_int Selector -2 0 84(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 85(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 85(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 89(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 91(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 91(_ent (_in))))
				(_port(_int Data03 15 0 91(_ent (_in))))
				(_port(_int Selector -2 0 92(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 93(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 93(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 98(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 100(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 100(_ent (_in))))
				(_port(_int ReadADR2 15 0 100(_ent (_in))))
				(_port(_int WriteADR1 7 0 101(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 102(_ent (_in))))
				(_port(_int clock -2 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 103(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 104(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 104(_ent (_out))))
				(_port(_int DataOut2 17 0 104(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 108(_ent (_in))))
				(_port(_int Output 8 0 109(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 113(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 115(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 115(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 116(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 116(_ent (_in))))
				(_port(_int MemoryWrite -2 0 117(_ent (_in))))
				(_port(_int MemoryRead -2 0 117(_ent (_in))))
				(_port(_int Clock -2 0 117(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 118(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 118(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 27(_ent((i 32)))))
				(_port(_int Branch -2 0 29(_ent (_in))))
				(_port(_int Zero -2 0 29(_ent (_in))))
				(_port(_int Jump -2 0 29(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 30(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 30(_ent (_in))))
				(_port(_int Instruction 15 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 31(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 31(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 32(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 32(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 20(_ent (_in))))
				(_port(_int Output 0 0 21(_ent (_out))))
				(_port(_int RESET_N -2 0 22(_ent (_in))))
				(_port(_int clock -2 0 22(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 123(_ent (_in))))
				(_port(_int b 9 0 124(_ent (_in))))
				(_port(_int operacion 10 0 125(_ent (_in))))
				(_port(_int result 9 0 126(_ent (_out))))
				(_port(_int cero -2 0 127(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 173(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 174(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 177(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 179(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 180(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 181(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 183(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 184(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 186(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 188(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 189(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 191(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 41(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 47(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 55(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 56(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 57(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 77(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 101(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 108(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 123(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 125(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 135(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 135(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 136(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 136(_arch(_uni))))
		(_sig(_int ReadData2 11 0 137(_arch(_uni))))
		(_sig(_int writeData 11 0 138(_arch(_uni))))
		(_sig(_int RegDst -2 0 142(_arch(_uni))))
		(_sig(_int Jump -2 0 143(_arch(_uni))))
		(_sig(_int Branch -2 0 144(_arch(_uni))))
		(_sig(_int MemRead -2 0 145(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 146(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 147(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 147(_arch(_uni))))
		(_sig(_int MemWrite -2 0 148(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 149(_arch(_uni))))
		(_sig(_int RegWrite -2 0 150(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 152(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 152(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 155(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 156(_arch(_uni))))
		(_sig(_int NextAddress 11 0 157(_arch(_uni))))
		(_sig(_int ALU_a 11 0 163(_arch(_uni))))
		(_sig(_int ALU_b 11 0 164(_arch(_uni))))
		(_sig(_int ALU_result 11 0 165(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 166(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 168(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4609          1654068863830 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654068863831 2022.06.01 02:34:23)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 3b343e3e686d6b2d3f687f616f3d6f3d6d3c393c32)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_simple)(_trgt(5)(6))(_sens(0)(1)(2)(3)(4))(_mon)(_read(6)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1074          1654068863847 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654068863848 2022.06.01 02:34:23)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 4a451f491e1c16594a4b0e111e4d42494b4c1e4d4f)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654068863863 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654068863864 2022.06.01 02:34:23)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 5a550f580e0c0649595b1e010e5d5259585c0e5d5f)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654068863884 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654068863885 2022.06.01 02:34:23)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 6a653f6b3e3c3679686b2e313e6d6269696c3e6d6f)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654068863904 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654068863905 2022.06.01 02:34:23)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 89868987d3dfd89cdddb9ad38e8fdc8e8d8e8b8fdf)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654068863919 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654068863920 2022.06.01 02:34:23)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 99969b96c6ce988e98998bc39e9fca9f9a9fcf9fcc)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0(d_31_26))(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654121057936 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654121057937 2022.06.01 17:04:17)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 4047474245161157424e551b144743464547454743)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3787          1654121057971 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654121057972 2022.06.01 17:04:17)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 5f59525c5c0908485f0d4d040b595c585b59565909)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654121058007 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654121058008 2022.06.01 17:04:18)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 7f797a7e7a292e697d7b3c242b797e792c787a797e)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654121058047 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654121058048 2022.06.01 17:04:18)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code aea9a8f9fef9fdb8a4a8bdf5fba8aba9aca9ada9ac)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000010101011"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000110"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654121058082 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654121058083 2022.06.01 17:04:18)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code cdcac9989a9b99dbccccdd979fcacdcbcecacdcbce)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654121058109 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654121058110 2022.06.01 17:04:18)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code ecebe8bfbcb8eefbedbbf9b6beebe8eae5eabaeab9)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(7)(8)(10)(0)(1)(2)(3)(4)(6))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11887         1654121058143 structural
(_unit VHDL(mips 0 6(structural 0 16))
	(_version vef)
	(_time 1654121058144 2022.06.01 17:04:18)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 0b0d5a0d505d5f1c5a584f51530c0b0c080d5f0d02)
	(_ent
		(_time 1654121058137)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 40(_ent (_in))))
				(_port(_int RegDst -2 0 41(_ent (_out))))
				(_port(_int Jump -2 0 42(_ent (_out))))
				(_port(_int Branch -2 0 43(_ent (_out))))
				(_port(_int MemRead -2 0 44(_ent (_out))))
				(_port(_int MemtoReg -2 0 45(_ent (_out))))
				(_port(_int ALUOp 2 0 46(_ent (_out))))
				(_port(_int MemWrite -2 0 47(_ent (_out))))
				(_port(_int ALUSrc -2 0 48(_ent (_out))))
				(_port(_int RegWrite -2 0 49(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 54(_ent (_in))))
				(_port(_int ALUOp 4 0 55(_ent (_in))))
				(_port(_int operacion 5 0 56(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 63(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 65(_array -2((_dto c 1 i 0)))))
				(_port(_int AddressIM 15 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 66(_array -2((_dto c 2 i 0)))))
				(_port(_int Instruction 16 0 66(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 72(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 74(_array -2((_dto c 3 i 0)))))
				(_port(_int Data01 15 0 74(_ent (_in))))
				(_port(_int Data11 15 0 74(_ent (_in))))
				(_port(_int Selector -2 0 75(_ent (_in))))
				(_port(_int Result 6 0 76(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 80(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 82(_array -2((_dto c 4 i 0)))))
				(_port(_int Data0 15 0 82(_ent (_in))))
				(_port(_int Data1 15 0 82(_ent (_in))))
				(_port(_int Selector -2 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 84(_array -2((_dto c 5 i 0)))))
				(_port(_int Result 16 0 84(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 88(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 90(_array -2((_dto c 6 i 0)))))
				(_port(_int Data13 15 0 90(_ent (_in))))
				(_port(_int Data03 15 0 90(_ent (_in))))
				(_port(_int Selector -2 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 92(_array -2((_dto c 7 i 0)))))
				(_port(_int Result 16 0 92(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 97(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 99(_array -2((_dto c 8 i 0)))))
				(_port(_int ReadADR1 15 0 99(_ent (_in))))
				(_port(_int ReadADR2 15 0 99(_ent (_in))))
				(_port(_int WriteADR1 7 0 100(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 101(_ent (_in))))
				(_port(_int clock -2 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 102(_array -2((_dto c 9 i 0)))))
				(_port(_int DataIn1 16 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 103(_array -2((_dto c 10 i 0)))))
				(_port(_int DataOut1 17 0 103(_ent (_out))))
				(_port(_int DataOut2 17 0 103(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 107(_ent (_in))))
				(_port(_int Output 8 0 108(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 112(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 114(_array -2((_dto c 11 i 0)))))
				(_port(_int Address 15 0 114(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 115(_array -2((_dto c 12 i 0)))))
				(_port(_int WriteData 16 0 115(_ent (_in))))
				(_port(_int MemoryWrite -2 0 116(_ent (_in))))
				(_port(_int MemoryRead -2 0 116(_ent (_in))))
				(_port(_int Clock -2 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 117(_array -2((_dto c 13 i 0)))))
				(_port(_int ReadData 17 0 117(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 29(_ent((i 32)))))
				(_port(_int Branch -2 0 31(_ent (_in))))
				(_port(_int Zero -2 0 31(_ent (_in))))
				(_port(_int Jump -2 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int SignExtend 15 0 32(_ent (_in))))
				(_port(_int Instruction 15 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int NextAddress 16 0 33(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 34(_array -2((_dto c 16 i 0)))))
				(_port(_int ReadAddress 17 0 34(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 22(_ent (_in))))
				(_port(_int Output 0 0 23(_ent (_out))))
				(_port(_int RESET_N -2 0 24(_ent (_in))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 122(_ent (_in))))
				(_port(_int b 9 0 123(_ent (_in))))
				(_port(_int operacion 10 0 124(_ent (_in))))
				(_port(_int result 9 0 125(_ent (_out))))
				(_port(_int cero -2 0 126(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 172(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 173(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 176(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 178(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 179(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 180(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 182(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 183(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 185(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 187(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 188(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 190(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_port(_int led -2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 54(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 55(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 100(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 107(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 122(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 124(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 134(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 135(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 135(_arch(_uni))))
		(_sig(_int ReadData2 11 0 136(_arch(_uni))))
		(_sig(_int writeData 11 0 137(_arch(_uni))))
		(_sig(_int RegDst -2 0 141(_arch(_uni))))
		(_sig(_int Jump -2 0 142(_arch(_uni))))
		(_sig(_int Branch -2 0 143(_arch(_uni))))
		(_sig(_int MemRead -2 0 144(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 146(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 146(_arch(_uni))))
		(_sig(_int MemWrite -2 0 147(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 148(_arch(_uni))))
		(_sig(_int RegWrite -2 0 149(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 151(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 151(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 154(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 155(_arch(_uni))))
		(_sig(_int NextAddress 11 0 156(_arch(_uni))))
		(_sig(_int ALU_a 11 0 162(_arch(_uni))))
		(_sig(_int ALU_b 11 0 163(_arch(_uni))))
		(_sig(_int ALU_result 11 0 164(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 165(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 167(_arch(_uni))))
		(_prcs
			(line__170(_arch 0 0 170(_assignment(_alias((led)(ALU_zero)))(_simpleassign BUF)(_trgt(2))(_sens(23)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 17 -1)
)
I 000051 55 4696          1654121058174 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654121058175 2022.06.01 17:04:18)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 2b2d2a2f787d7b3d2c296f717f2d7f2d7d2c292c22)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654121058202 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654121058203 2022.06.01 17:04:18)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 4a4c1b491e1c16594a4b0e111e4d42494b4c1e4d4f)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654121058229 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654121058230 2022.06.01 17:04:18)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 696f3868653f357a6a682d323d6e616a6b6f3d6e6c)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654121058255 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654121058256 2022.06.01 17:04:18)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 797f2879752f256a7b783d222d7e717a7a7f2d7e7c)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654121058285 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654121058286 2022.06.01 17:04:18)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 989e9c97c3cec98dccca8bc29f9ecd9f9c9f9a9ece)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654121058315 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654121058316 2022.06.01 17:04:18)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code b7b1b1e3e6e0b6a0b6b7a5edb0b1e4b1b4b1e1b1e2)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654128871180 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654128871181 2022.06.01 19:14:31)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code b3b7e3e7b5e5e2a4b1bda6e8e7b4b0b5b6b4b6b4b0)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3787          1654128871211 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654128871212 2022.06.01 19:14:31)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code d2d78880858485c5d280c08986d4d1d5d6d4dbd484)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654128871246 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654128871247 2022.06.01 19:14:31)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 01045407535750170305425a550700075206040700)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654128871276 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654128871277 2022.06.01 19:14:31)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 20247624257773362a26337b752625272227232722)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000010101011"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000110"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654128871313 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654128871314 2022.06.01 19:14:31)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 3f3b6b3a6a696b293e3e2f656d383f393c383f393c)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654128871345 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654128871346 2022.06.01 19:14:31)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 5e5a0a5d080a5c495f094b040c595a58575808580b)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11887         1654128871378 structural
(_unit VHDL(mips 0 6(structural 0 16))
	(_version vef)
	(_time 1654128871379 2022.06.01 19:14:31)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 7e7b7e7f22282a692f2d3a2426797e797d782a7877)
	(_ent
		(_time 1654121058136)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 40(_ent (_in))))
				(_port(_int RegDst -2 0 41(_ent (_out))))
				(_port(_int Jump -2 0 42(_ent (_out))))
				(_port(_int Branch -2 0 43(_ent (_out))))
				(_port(_int MemRead -2 0 44(_ent (_out))))
				(_port(_int MemtoReg -2 0 45(_ent (_out))))
				(_port(_int ALUOp 2 0 46(_ent (_out))))
				(_port(_int MemWrite -2 0 47(_ent (_out))))
				(_port(_int ALUSrc -2 0 48(_ent (_out))))
				(_port(_int RegWrite -2 0 49(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 54(_ent (_in))))
				(_port(_int ALUOp 4 0 55(_ent (_in))))
				(_port(_int operacion 5 0 56(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 63(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 65(_array -2((_dto c 1 i 0)))))
				(_port(_int AddressIM 15 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 66(_array -2((_dto c 2 i 0)))))
				(_port(_int Instruction 16 0 66(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 72(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 74(_array -2((_dto c 3 i 0)))))
				(_port(_int Data01 15 0 74(_ent (_in))))
				(_port(_int Data11 15 0 74(_ent (_in))))
				(_port(_int Selector -2 0 75(_ent (_in))))
				(_port(_int Result 6 0 76(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 80(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 82(_array -2((_dto c 4 i 0)))))
				(_port(_int Data0 15 0 82(_ent (_in))))
				(_port(_int Data1 15 0 82(_ent (_in))))
				(_port(_int Selector -2 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 84(_array -2((_dto c 5 i 0)))))
				(_port(_int Result 16 0 84(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 88(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 90(_array -2((_dto c 6 i 0)))))
				(_port(_int Data13 15 0 90(_ent (_in))))
				(_port(_int Data03 15 0 90(_ent (_in))))
				(_port(_int Selector -2 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 92(_array -2((_dto c 7 i 0)))))
				(_port(_int Result 16 0 92(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 97(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 99(_array -2((_dto c 8 i 0)))))
				(_port(_int ReadADR1 15 0 99(_ent (_in))))
				(_port(_int ReadADR2 15 0 99(_ent (_in))))
				(_port(_int WriteADR1 7 0 100(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 101(_ent (_in))))
				(_port(_int clock -2 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 102(_array -2((_dto c 9 i 0)))))
				(_port(_int DataIn1 16 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 103(_array -2((_dto c 10 i 0)))))
				(_port(_int DataOut1 17 0 103(_ent (_out))))
				(_port(_int DataOut2 17 0 103(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 107(_ent (_in))))
				(_port(_int Output 8 0 108(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 112(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 114(_array -2((_dto c 11 i 0)))))
				(_port(_int Address 15 0 114(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 115(_array -2((_dto c 12 i 0)))))
				(_port(_int WriteData 16 0 115(_ent (_in))))
				(_port(_int MemoryWrite -2 0 116(_ent (_in))))
				(_port(_int MemoryRead -2 0 116(_ent (_in))))
				(_port(_int Clock -2 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 117(_array -2((_dto c 13 i 0)))))
				(_port(_int ReadData 17 0 117(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 29(_ent((i 32)))))
				(_port(_int Branch -2 0 31(_ent (_in))))
				(_port(_int Zero -2 0 31(_ent (_in))))
				(_port(_int Jump -2 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int SignExtend 15 0 32(_ent (_in))))
				(_port(_int Instruction 15 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int NextAddress 16 0 33(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 34(_array -2((_dto c 16 i 0)))))
				(_port(_int ReadAddress 17 0 34(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 22(_ent (_in))))
				(_port(_int Output 0 0 23(_ent (_out))))
				(_port(_int RESET_N -2 0 24(_ent (_in))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 122(_ent (_in))))
				(_port(_int b 9 0 123(_ent (_in))))
				(_port(_int operacion 10 0 124(_ent (_in))))
				(_port(_int result 9 0 125(_ent (_out))))
				(_port(_int cero -2 0 126(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 172(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 173(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 176(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 178(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 179(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 180(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 182(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 183(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 185(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 187(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 188(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 190(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_port(_int led -2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 54(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 55(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 100(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 107(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 122(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 124(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 134(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 135(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 135(_arch(_uni))))
		(_sig(_int ReadData2 11 0 136(_arch(_uni))))
		(_sig(_int writeData 11 0 137(_arch(_uni))))
		(_sig(_int RegDst -2 0 141(_arch(_uni))))
		(_sig(_int Jump -2 0 142(_arch(_uni))))
		(_sig(_int Branch -2 0 143(_arch(_uni))))
		(_sig(_int MemRead -2 0 144(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 146(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 146(_arch(_uni))))
		(_sig(_int MemWrite -2 0 147(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 148(_arch(_uni))))
		(_sig(_int RegWrite -2 0 149(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 151(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 151(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 154(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 155(_arch(_uni))))
		(_sig(_int NextAddress 11 0 156(_arch(_uni))))
		(_sig(_int ALU_a 11 0 162(_arch(_uni))))
		(_sig(_int ALU_b 11 0 163(_arch(_uni))))
		(_sig(_int ALU_result 11 0 164(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 165(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 167(_arch(_uni))))
		(_prcs
			(line__170(_arch 0 0 170(_assignment(_alias((led)(ALU_zero)))(_simpleassign BUF)(_trgt(2))(_sens(23)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 17 -1)
)
I 000051 55 4696          1654128871404 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654128871405 2022.06.01 19:14:31)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 9d98cd92c8cbcd8b9a9fd9c7c99bc99bcb9a9f9a94)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654128871435 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654128871436 2022.06.01 19:14:31)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code bcb9bce9eaeae0afbcbdf8e7e8bbb4bfbdbae8bbb9)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654128871464 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654128871465 2022.06.01 19:14:31)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code dbdedb888c8d87c8d8da9f808fdcd3d8d9dd8fdcde)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654128871496 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654128871497 2022.06.01 19:14:31)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code fbfefbaaacada7e8f9fabfa0affcf3f8f8fdaffcfe)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654128871546 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654128871547 2022.06.01 19:14:31)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 2a2f7e2e287c7b3f7e7839702d2c7f2d2e2d282c7c)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654128871609 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654128871610 2022.06.01 19:14:31)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 686d3e68363f697f69687a326f6e3b6e6b6e3e6e3d)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654138646575 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654138646576 2022.06.01 21:57:26)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code e1e0e7b2e5b7b0f6e3eff4bab5e6e2e7e4e6e4e6e2)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3787          1654138646600 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654138646601 2022.06.01 21:57:26)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code f0f0fca0a5a6a7e7f0a2e2aba4f6f3f7f4f6f9f6a6)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654138646620 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654138646621 2022.06.01 21:57:26)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 00000706535651160204435b540601065307050601)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654138646647 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654138646648 2022.06.01 21:57:26)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 1f1e1b184c484c0915190c444a191a181d181c181d)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000010101011"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000110"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654138646671 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654138646672 2022.06.01 21:57:26)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 3f3e393a6a696b293e3e2f656d383f393c383f393c)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654138646687 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654138646688 2022.06.01 21:57:26)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 4e4f484c181a4c594f195b141c494a48474818481b)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11887         1654138646719 structural
(_unit VHDL(mips 0 6(structural 0 16))
	(_version vef)
	(_time 1654138646720 2022.06.01 21:57:26)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 6d6d3f6d303b397a3c3e2937356a6d6a6e6b396b64)
	(_ent
		(_time 1654121058136)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 40(_ent (_in))))
				(_port(_int RegDst -2 0 41(_ent (_out))))
				(_port(_int Jump -2 0 42(_ent (_out))))
				(_port(_int Branch -2 0 43(_ent (_out))))
				(_port(_int MemRead -2 0 44(_ent (_out))))
				(_port(_int MemtoReg -2 0 45(_ent (_out))))
				(_port(_int ALUOp 2 0 46(_ent (_out))))
				(_port(_int MemWrite -2 0 47(_ent (_out))))
				(_port(_int ALUSrc -2 0 48(_ent (_out))))
				(_port(_int RegWrite -2 0 49(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 54(_ent (_in))))
				(_port(_int ALUOp 4 0 55(_ent (_in))))
				(_port(_int operacion 5 0 56(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 63(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 65(_array -2((_dto c 1 i 0)))))
				(_port(_int AddressIM 15 0 65(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 66(_array -2((_dto c 2 i 0)))))
				(_port(_int Instruction 16 0 66(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 72(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 74(_array -2((_dto c 3 i 0)))))
				(_port(_int Data01 15 0 74(_ent (_in))))
				(_port(_int Data11 15 0 74(_ent (_in))))
				(_port(_int Selector -2 0 75(_ent (_in))))
				(_port(_int Result 6 0 76(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 80(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 82(_array -2((_dto c 4 i 0)))))
				(_port(_int Data0 15 0 82(_ent (_in))))
				(_port(_int Data1 15 0 82(_ent (_in))))
				(_port(_int Selector -2 0 83(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 84(_array -2((_dto c 5 i 0)))))
				(_port(_int Result 16 0 84(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 88(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 90(_array -2((_dto c 6 i 0)))))
				(_port(_int Data13 15 0 90(_ent (_in))))
				(_port(_int Data03 15 0 90(_ent (_in))))
				(_port(_int Selector -2 0 91(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 92(_array -2((_dto c 7 i 0)))))
				(_port(_int Result 16 0 92(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 97(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 99(_array -2((_dto c 8 i 0)))))
				(_port(_int ReadADR1 15 0 99(_ent (_in))))
				(_port(_int ReadADR2 15 0 99(_ent (_in))))
				(_port(_int WriteADR1 7 0 100(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 101(_ent (_in))))
				(_port(_int clock -2 0 101(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 102(_array -2((_dto c 9 i 0)))))
				(_port(_int DataIn1 16 0 102(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 103(_array -2((_dto c 10 i 0)))))
				(_port(_int DataOut1 17 0 103(_ent (_out))))
				(_port(_int DataOut2 17 0 103(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 107(_ent (_in))))
				(_port(_int Output 8 0 108(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 112(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 114(_array -2((_dto c 11 i 0)))))
				(_port(_int Address 15 0 114(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 115(_array -2((_dto c 12 i 0)))))
				(_port(_int WriteData 16 0 115(_ent (_in))))
				(_port(_int MemoryWrite -2 0 116(_ent (_in))))
				(_port(_int MemoryRead -2 0 116(_ent (_in))))
				(_port(_int Clock -2 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 117(_array -2((_dto c 13 i 0)))))
				(_port(_int ReadData 17 0 117(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 29(_ent((i 32)))))
				(_port(_int Branch -2 0 31(_ent (_in))))
				(_port(_int Zero -2 0 31(_ent (_in))))
				(_port(_int Jump -2 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int SignExtend 15 0 32(_ent (_in))))
				(_port(_int Instruction 15 0 32(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int NextAddress 16 0 33(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 34(_array -2((_dto c 16 i 0)))))
				(_port(_int ReadAddress 17 0 34(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 22(_ent (_in))))
				(_port(_int Output 0 0 23(_ent (_out))))
				(_port(_int RESET_N -2 0 24(_ent (_in))))
				(_port(_int clock -2 0 24(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 122(_ent (_in))))
				(_port(_int b 9 0 123(_ent (_in))))
				(_port(_int operacion 10 0 124(_ent (_in))))
				(_port(_int result 9 0 125(_ent (_out))))
				(_port(_int cero -2 0 126(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 172(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 173(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 176(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 178(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 179(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 180(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 182(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 183(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 185(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 187(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 188(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 190(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_port(_int led -2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 22(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 40(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 46(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 54(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 55(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 56(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 76(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 100(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 107(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 122(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 124(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 134(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 134(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 135(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 135(_arch(_uni))))
		(_sig(_int ReadData2 11 0 136(_arch(_uni))))
		(_sig(_int writeData 11 0 137(_arch(_uni))))
		(_sig(_int RegDst -2 0 141(_arch(_uni))))
		(_sig(_int Jump -2 0 142(_arch(_uni))))
		(_sig(_int Branch -2 0 143(_arch(_uni))))
		(_sig(_int MemRead -2 0 144(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 145(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 146(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 146(_arch(_uni))))
		(_sig(_int MemWrite -2 0 147(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 148(_arch(_uni))))
		(_sig(_int RegWrite -2 0 149(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 151(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 151(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 154(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 155(_arch(_uni))))
		(_sig(_int NextAddress 11 0 156(_arch(_uni))))
		(_sig(_int ALU_a 11 0 162(_arch(_uni))))
		(_sig(_int ALU_b 11 0 163(_arch(_uni))))
		(_sig(_int ALU_result 11 0 164(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 165(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 167(_arch(_uni))))
		(_prcs
			(line__170(_arch 0 0 170(_assignment(_alias((led)(ALU_zero)))(_simpleassign BUF)(_trgt(2))(_sens(23)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 17 -1)
)
I 000051 55 4696          1654138646737 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654138646738 2022.06.01 21:57:26)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 7d7d7f7c282b2d6b7a7f3927297b297b2b7a7f7a74)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654138646763 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654138646764 2022.06.01 21:57:26)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 9c9cce92cacac08f9c9dd8c7c89b949f9d9ac89b99)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654138646783 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654138646784 2022.06.01 21:57:26)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code acacfefafafaf0bfafade8f7f8aba4afaeaaf8aba9)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654138646804 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654138646805 2022.06.01 21:57:26)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code bcbceee9eaeae0afbebdf8e7e8bbb4bfbfbae8bbb9)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654138646828 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654138646829 2022.06.01 21:57:26)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code dbdbdc89da8d8ace8f89c881dcdd8edcdfdcd9dd8d)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654138646852 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654138646853 2022.06.01 21:57:26)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code eaeaefb9edbdebfdebeaf8b0edecb9ece9ecbcecbf)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0(d_31_26))(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654138690089 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654138690090 2022.06.01 21:58:10)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code dcdb898e8a8a8dcbded2c98788dbdfdad9dbd9dbdf)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3787          1654138690108 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654138690109 2022.06.01 21:58:10)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code eceab3bfeababbfbecbefeb7b8eaefebe8eae5eaba)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654138690123 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654138690124 2022.06.01 21:58:10)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code fcfaabacfcaaadeafef8bfa7a8fafdfaaffbf9fafd)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654138690139 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654138690140 2022.06.01 21:58:10)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 0b0d090d5c5c581d010d18505e0d0e0c090c080c09)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000010101011"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000110"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654138690164 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654138690165 2022.06.01 21:58:10)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 1b1d1b1c4a4d4f0d1a1a0b41491c1b1d181c1b1d18)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654138690180 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654138690181 2022.06.01 21:58:10)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 2b2d2b2f7a7f293c2a7c3e71792c2f2d222d7d2d7e)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11765         1654138690197 structural
(_unit VHDL(mips 0 6(structural 0 15))
	(_version vef)
	(_time 1654138690198 2022.06.01 21:58:10)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 4a4d1e48121c1e5d1a4d0e10124d4a4d494c1e4c43)
	(_ent
		(_time 1654121058136)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 76(_ent (_in))))
				(_port(_int Data11 15 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 84(_ent (_in))))
				(_port(_int Data1 15 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 92(_ent (_in))))
				(_port(_int Data03 15 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 101(_ent (_in))))
				(_port(_int ReadADR2 15 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 105(_ent (_out))))
				(_port(_int DataOut2 17 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 31(_ent (_in))))
				(_port(_int Instruction 15 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 33(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 21(_ent (_in))))
				(_port(_int Output 0 0 22(_ent (_out))))
				(_port(_int RESET_N -2 0 23(_ent (_in))))
				(_port(_int clock -2 0 23(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 124(_ent (_in))))
				(_port(_int b 9 0 125(_ent (_in))))
				(_port(_int operacion 10 0 126(_ent (_in))))
				(_port(_int result 9 0 127(_ent (_out))))
				(_port(_int cero -2 0 128(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_port(_int led -2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 124(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 126(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 136(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 137(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4696          1654138690223 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654138690224 2022.06.01 21:58:10)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 595e5d5a510f094f5e5b1d030d5f0d5f0f5e5b5e50)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654138690244 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654138690245 2022.06.01 21:58:10)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 696e3d68653f357a69682d323d6e616a686f3d6e6c)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654138690264 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654138690265 2022.06.01 21:58:10)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 888fdc8785ded49b8b89ccd3dc8f808b8a8edc8f8d)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654138690284 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654138690285 2022.06.01 21:58:10)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 989fcc9695cec48b9a99dcc3cc9f909b9b9ecc9f9d)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654138690303 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654138690304 2022.06.01 21:58:10)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code a8afa9fff3fef9bdfcfabbf2afaefdafacafaaaefe)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654138690317 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654138690318 2022.06.01 21:58:10)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code b7b0b4e3e6e0b6a0b6b7a5edb0b1e4b1b4b1e1b1e2)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654158937038 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654158937039 2022.06.02 03:35:37)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 76717477752027617478632d227175707371737175)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 3787          1654158937073 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654158937074 2022.06.02 03:35:37)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code a5a3adf2f5f3f2b2a5f7b7fef1a3a6a2a1a3aca3f3)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 51)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00000000000000010001000000100000"\))((_string \"00000000100000110010100000100010"\))((_string \"00000000110001110100000000100100"\))((_string \"00000001001010100101100000100101"\))((_string \"10001110010100110000000000000001"\))((_string \"10101110101101100000000000000001"\))((_string \"00010000010001010000000000000010"\))((_string \"10101000000000000000000000000010"\))((_string \"00000001001000110010100000100000"\))((_string \"00000000100010010001000000100000"\))((_string \"00000010000001000010100000100010"\))((_string \"00000010101100110100000000100100"\))((_string \"00000001111000010101100000100101"\))((_string \"10001100110100110000000000000011"\))((_string \"10101101111101100000000000000010"\))((_string \"00010000011100000000000000000101"\))((_string \"10101000000000000000000000000010"\))((_string \"00000010000110011000100000100000"\))((_string \"00000010100111010001000000100000"\))((_string \"00000010010011110010100000100010"\))((_string \"00000011000110010100000000100100"\))((_string \"00000001100011010101100000100101"\))((_string \"10001101010100110000000000000100"\))((_string \"10101111000101100000000000000100"\))((_string \"00010001100011100000000000000010"\))((_string \"10101000000000000000000000000100"\))((_string \"00000001010110110100000000100000"\))((_string \"00000001111110010001000000100000"\))((_string \"00000010000001100010100000100010"\))((_string \"00000000000010010100000000100100"\))((_string \"00000010100110110101100000100101"\))((_string \"10001101010100110000000000000111"\))((_string \"10101111111101100000000000000111"\))((_string \"00010000111100000000000000000011"\))((_string \"10101000000000000000000000000110"\))((_string \"00000000000111010111000000100000"\))((_string \"00000001101001100001000000100000"\))((_string \"00000001101000010010100000100010"\))((_string \"00000001001111000100000000100100"\))((_string \"00000001100010010101100000100101"\))((_string \"10001110010100110000000000000101"\))((_string \"10101110111101100000000000000101"\))((_string \"00010000100000000000000000000111"\))((_string \"00000010100100000001000000100000"\))((_string \"00000011001000110010100000100010"\))((_string \"00000000001001110100000000100100"\))((_string \"00000011010110110101100000100101"\))((_string \"10001100111100110000000000001000"\))((_string \"10101111110101100000000000001000"\))((_string \"00010001100100000000000000000100"\))((_string \"00000011111111010001000000100000"\))((_string \"00000011001001000010100000100010"\)))))))
		(_prcs
			(line__97(_arch 0 0 97(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654158937110 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654158937111 2022.06.02 03:35:37)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code c4c2c491939295d2c6c0879f90c2c5c297c3c1c2c5)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654158937145 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654158937146 2022.06.02 03:35:37)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code e3e4e0b0e5b4b0f5e9e5f0b8b6e5e6e4e1e4e0e4e1)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000001111111111111111"\))((_string \"00000000000000000000000010100001"\))((_string \"00000000000000000000000010110010"\))((_string \"00000000000000000000000011000011"\))((_string \"00000000000000000000000011010100"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000010101011"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000110"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654158937183 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654158937184 2022.06.02 03:35:37)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 121510151344460413130248401512141115121411)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654158937216 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654158937217 2022.06.02 03:35:37)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 31363334336533263066246b633635373837673764)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(7)(8)(10)(0)(1)(2)(3)(4)(6))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11724         1654158937251 structural
(_unit VHDL(mips 0 6(structural 0 15))
	(_version vef)
	(_time 1654158937252 2022.06.02 03:35:37)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 51570752590705460157150b095651565257055758)
	(_ent
		(_time 1654158937246)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 76(_ent (_in))))
				(_port(_int Data11 15 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 84(_ent (_in))))
				(_port(_int Data1 15 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 92(_ent (_in))))
				(_port(_int Data03 15 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 101(_ent (_in))))
				(_port(_int ReadADR2 15 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 105(_ent (_out))))
				(_port(_int DataOut2 17 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 31(_ent (_in))))
				(_port(_int Instruction 15 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 33(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 21(_ent (_in))))
				(_port(_int Output 0 0 22(_ent (_out))))
				(_port(_int RESET_N -2 0 23(_ent (_in))))
				(_port(_int clock -2 0 23(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 124(_ent (_in))))
				(_port(_int b 9 0 125(_ent (_in))))
				(_port(_int operacion 10 0 126(_ent (_in))))
				(_port(_int result 9 0 127(_ent (_out))))
				(_port(_int cero -2 0 128(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 124(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 126(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 136(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 137(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4696          1654158937286 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654158937287 2022.06.02 03:35:37)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 70767671712620667772342a247624762677727779)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654158937320 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654158937321 2022.06.02 03:35:37)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 8f89d980dcd9d39c8f8ecbd4db88878c8e89db888a)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654158937353 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654158937354 2022.06.02 03:35:37)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code aea8f8f8fef8f2bdadafeaf5faa9a6adaca8faa9ab)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654158937385 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654158937386 2022.06.02 03:35:37)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code dddb8b8e8c8b81cedfdc998689dad5dededb89dad8)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654158937417 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654158937418 2022.06.02 03:35:37)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code fdfbfeadfaabace8a9afeea7fafba8faf9fafffbab)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654158937453 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654158937454 2022.06.02 03:35:37)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 1c1a1c1b194b1d0b1d1c0e461b1a4f1a1f1a4a1a49)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3497          1654181001336 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654181001337 2022.06.02 09:43:21)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code cfcdcf9a9c989cd9c5c9dc949ac9cac8cdc8ccc8cd)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1626          1654181191064 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654181191065 2022.06.02 09:46:31)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code f5f0fba5a5a3a2e2f3f5e7aea1f3f6f2f1f3fcf3a3)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 6)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00010010011100000000000000000101"\))((_string \"00000010100100011010000000100101"\))((_string \"00000010001100101000100000100000"\))((_string \"00000010010101001001000000100101"\))((_string \"00000010011111101001100000100000"\))((_string \"00001000000100000000000000000000"\))((_string \"00001000000100000000000000000110"\)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1020          1654181298262 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654181298263 2022.06.02 09:48:18)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code b8ebeaecb5eee9afbab6ade3ecbfbbbebdbfbdbfbb)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1626          1654181298294 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654181298295 2022.06.02 09:48:18)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code d88a808a858e8fcfded8ca838cdedbdfdcded1de8e)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 6)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00010010011100000000000000000101"\))((_string \"00000010100100011010000000100101"\))((_string \"00000010001100101000100000100000"\))((_string \"00000010010101001001000000100101"\))((_string \"00000010011111101001100000100000"\))((_string \"00001000000100000000000000000000"\))((_string \"00001000000100000000000000000110"\)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654181298319 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654181298320 2022.06.02 09:48:18)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code e7b5b7b4b3b1b6f1e5e3a4bcb3e1e6e1b4e0e2e1e6)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654181298352 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654181298353 2022.06.02 09:48:18)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 06555600055155100c00155d530003010401050104)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654181298393 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654181298394 2022.06.02 09:48:18)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 35666730336361233434256f673235333632353336)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654181298429 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654181298430 2022.06.02 09:48:18)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 55060756530157425402400f075251535c53035300)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11724         1654181298469 structural
(_unit VHDL(mips 0 6(structural 0 15))
	(_version vef)
	(_time 1654181298470 2022.06.02 09:48:18)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 83d1858d89d5d794d385c7d9db8483848085d7858a)
	(_ent
		(_time 1654158937245)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 76(_ent (_in))))
				(_port(_int Data11 15 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 84(_ent (_in))))
				(_port(_int Data1 15 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 92(_ent (_in))))
				(_port(_int Data03 15 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 101(_ent (_in))))
				(_port(_int ReadADR2 15 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 105(_ent (_out))))
				(_port(_int DataOut2 17 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 31(_ent (_in))))
				(_port(_int Instruction 15 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 33(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 21(_ent (_in))))
				(_port(_int Output 0 0 22(_ent (_out))))
				(_port(_int RESET_N -2 0 23(_ent (_in))))
				(_port(_int clock -2 0 23(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 124(_ent (_in))))
				(_port(_int b 9 0 125(_ent (_in))))
				(_port(_int operacion 10 0 126(_ent (_in))))
				(_port(_int result 9 0 127(_ent (_out))))
				(_port(_int cero -2 0 128(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 124(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 126(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 136(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 137(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4696          1654181298503 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654181298504 2022.06.02 09:48:18)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code a3f1f5f4a1f5f3b5a4a1e7f9f7a5f7a5f5a4a1a4aa)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654181298536 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654181298537 2022.06.02 09:48:18)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code c290c496c5949ed1c2c3869996c5cac1c3c496c5c7)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654181298571 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654181298572 2022.06.02 09:48:18)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code e1b3e7b3e5b7bdf2e2e0a5bab5e6e9e2e3e7b5e6e4)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654181298599 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654181298600 2022.06.02 09:48:18)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 0052070705565c130201445b540708030306540705)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654181298630 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654181298631 2022.06.02 09:48:18)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 20727224737671357472337a272675272427222676)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654181298659 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654181298660 2022.06.02 09:48:18)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 3f6d6f3a3f683e283e3f2d6538396c393c3969396a)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654181931016 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654181931017 2022.06.02 09:58:51)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 66696766653037716468733d326165606361636165)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1626          1654181931044 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654181931045 2022.06.02 09:58:51)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 86888d88d5d0d191808694ddd280858182808f80d0)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 6)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00010010011100000000000000000101"\))((_string \"00000010100100011010000000100101"\))((_string \"00000010001100101000100000100000"\))((_string \"00000010010101001001000000100101"\))((_string \"00000010011111101001100000100000"\))((_string \"00001000000100000000000000000000"\))((_string \"00001000000100000000000000000110"\)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654181931066 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654181931067 2022.06.02 09:58:51)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 959b969ac3c3c4839791d6cec1939493c692909394)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654181931085 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654181931086 2022.06.02 09:58:51)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code a5aaa5f2a5f2f6b3afa3b6fef0a3a0a2a7a2a6a2a7)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654181931114 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654181931115 2022.06.02 09:58:51)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code c4cbc691c39290d2c5c5d49e96c3c4c2c7c3c4c2c7)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654181931136 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654181931137 2022.06.02 09:58:51)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code e3ece1b0e3b7e1f4e2b4f6b9b1e4e7e5eae5b5e5b6)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11724         1654181931166 structural
(_unit VHDL(mips 0 6(structural 0 15))
	(_version vef)
	(_time 1654181931167 2022.06.02 09:58:51)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code f3fda5a3f9a5a7e4a3f5b7a9abf4f3f4f0f5a7f5fa)
	(_ent
		(_time 1654158937245)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 76(_ent (_in))))
				(_port(_int Data11 15 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 84(_ent (_in))))
				(_port(_int Data1 15 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 92(_ent (_in))))
				(_port(_int Data03 15 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 101(_ent (_in))))
				(_port(_int ReadADR2 15 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 105(_ent (_out))))
				(_port(_int DataOut2 17 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 31(_ent (_in))))
				(_port(_int Instruction 15 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 33(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 21(_ent (_in))))
				(_port(_int Output 0 0 22(_ent (_out))))
				(_port(_int RESET_N -2 0 23(_ent (_in))))
				(_port(_int clock -2 0 23(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 124(_ent (_in))))
				(_port(_int b 9 0 125(_ent (_in))))
				(_port(_int operacion 10 0 126(_ent (_in))))
				(_port(_int result 9 0 127(_ent (_out))))
				(_port(_int cero -2 0 128(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 124(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 126(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 136(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 137(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4696          1654181931191 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654181931192 2022.06.02 09:58:51)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 121c1515114442041510564846144614441510151b)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654181931217 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654181931218 2022.06.02 09:58:51)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 313f663535676d223130756a653639323037653634)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654181931245 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654181931246 2022.06.02 09:58:51)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 414f164245171d524240051a154649424347154644)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654181931266 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654181931267 2022.06.02 09:58:51)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 606e376165363c736261243b346768636366346765)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654181931300 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654181931301 2022.06.02 09:58:51)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 808e828ed3d6d195d4d293da8786d58784878286d6)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654181931326 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654181931327 2022.06.02 09:58:51)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 9f919f909fc89e889e9f8dc59899cc999c99c999ca)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0(d_31_26))(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3497          1654182145138 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654182145139 2022.06.02 10:02:25)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code d387d781d58480c5d9d5c08886d5d6d4d1d4d0d4d1)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1020          1654182625161 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654182625162 2022.06.02 10:10:25)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code e3e5e9b0e5b5b2f4e1edf6b8b7e4e0e5e6e4e6e4e0)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1626          1654182625179 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654182625180 2022.06.02 10:10:25)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code f3f4f3a3a5a5a4e4f5f3e1a8a7f5f0f4f7f5faf5a5)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 6)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00010010011100000000000000000101"\))((_string \"00000010100101011000100000100101"\))((_string \"00000010001100101000100000100000"\))((_string \"00000010100101011001000000100101"\))((_string \"00000010011111101001100000100000"\))((_string \"00001000000100000000000000000000"\))((_string \"00001000000100000000000000000110"\)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654182625200 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654182625201 2022.06.02 10:10:25)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 121542154344430410165149461413144115171413)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654182625221 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654182625222 2022.06.02 10:10:25)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 21277225257672372b27327a742724262326222623)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654182625246 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654182625247 2022.06.02 10:10:25)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 31376034336765273030216b633631373236313732)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654182625269 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654182625270 2022.06.02 10:10:25)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 50560153530452475107450a025754565956065605)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(7)(8)(10)(0)(1)(2)(3)(4)(6))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11724         1654182625296 structural
(_unit VHDL(mips 0 6(structural 0 15))
	(_version vef)
	(_time 1654182625297 2022.06.02 10:10:25)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 70777571792624672076342a287770777376247679)
	(_ent
		(_time 1654158937245)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 76(_ent (_in))))
				(_port(_int Data11 15 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 84(_ent (_in))))
				(_port(_int Data1 15 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 92(_ent (_in))))
				(_port(_int Data03 15 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 101(_ent (_in))))
				(_port(_int ReadADR2 15 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 105(_ent (_out))))
				(_port(_int DataOut2 17 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 31(_ent (_in))))
				(_port(_int Instruction 15 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 33(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 21(_ent (_in))))
				(_port(_int Output 0 0 22(_ent (_out))))
				(_port(_int RESET_N -2 0 23(_ent (_in))))
				(_port(_int clock -2 0 23(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 124(_ent (_in))))
				(_port(_int b 9 0 125(_ent (_in))))
				(_port(_int operacion 10 0 126(_ent (_in))))
				(_port(_int result 9 0 127(_ent (_out))))
				(_port(_int cero -2 0 128(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 124(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 126(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 136(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 137(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4696          1654182625314 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654182625315 2022.06.02 10:10:25)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 7f782a7e28292f69787d3b252b792b7929787d7876)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654182625340 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654182625341 2022.06.02 10:10:25)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 9e999b90cec8c28d9e9fdac5ca99969d9f98ca999b)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654182625364 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654182625365 2022.06.02 10:10:25)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code aea9abf8fef8f2bdadafeaf5faa9a6adaca8faa9ab)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654182625384 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654182625385 2022.06.02 10:10:25)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code beb9bbebeee8e2adbcbffae5eab9b6bdbdb8eab9bb)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654182625404 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654182625405 2022.06.02 10:10:25)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code ddda8d8fda8b8cc8898fce87dadb88dad9dadfdb8b)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654182625424 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654182625425 2022.06.02 10:10:25)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code edeabfbeefbaecfaecedffb7eaebbeebeeebbbebb8)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654182957902 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654182957903 2022.06.02 10:15:57)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code b1b4e6e5b5e7e0a6b3bfa4eae5b6b2b7b4b6b4b6b2)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1626          1654182957926 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654182957927 2022.06.02 10:15:57)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code c1c59c94959796d6c7c1d39a95c7c2c6c5c7c8c797)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 6)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00010010011100000000000000000101"\))((_string \"00000010100101011000100000100101"\))((_string \"00000010001100101000100000100000"\))((_string \"00000010010101011010000000100101"\))((_string \"00000010011111101001100000100000"\))((_string \"00001000000100000000000000000000"\))((_string \"00001000000100000000000000000110"\)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654182957944 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654182957945 2022.06.02 10:15:57)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code d0d48582838681c6d2d4938b84d6d1d683d7d5d6d1)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654182957961 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654182957962 2022.06.02 10:15:57)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code e0e5b6b3e5b7b3f6eae6f3bbb5e6e5e7e2e7e3e7e2)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654182957995 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654182957996 2022.06.02 10:15:57)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code fffaabafaaa9abe9fefeefa5adf8fff9fcf8fff9fc)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654182958010 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654182958011 2022.06.02 10:15:58)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 0f0a5a095a5b0d180e581a555d080b09060959095a)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(7)(8)(10)(0)(1)(2)(3)(4)(6))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11724         1654182958035 structural
(_unit VHDL(mips 0 6(structural 0 15))
	(_version vef)
	(_time 1654182958036 2022.06.02 10:15:58)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 2e2a2f2a72787a397e286a7476292e292d287a2827)
	(_ent
		(_time 1654158937245)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 76(_ent (_in))))
				(_port(_int Data11 15 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 84(_ent (_in))))
				(_port(_int Data1 15 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 92(_ent (_in))))
				(_port(_int Data03 15 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 101(_ent (_in))))
				(_port(_int ReadADR2 15 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 105(_ent (_out))))
				(_port(_int DataOut2 17 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 31(_ent (_in))))
				(_port(_int Instruction 15 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 33(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 21(_ent (_in))))
				(_port(_int Output 0 0 22(_ent (_out))))
				(_port(_int RESET_N -2 0 23(_ent (_in))))
				(_port(_int clock -2 0 23(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 124(_ent (_in))))
				(_port(_int b 9 0 125(_ent (_in))))
				(_port(_int operacion 10 0 126(_ent (_in))))
				(_port(_int result 9 0 127(_ent (_out))))
				(_port(_int cero -2 0 128(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 124(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 126(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 136(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 137(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4696          1654182958054 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654182958055 2022.06.02 10:15:58)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 3e3a6f3b6a686e28393c7a646a386a3868393c3937)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654182958077 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654182958078 2022.06.02 10:15:58)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 5d595c5f0c0b014e5d5c1906095a555e5c5b095a58)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654182958093 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654182958094 2022.06.02 10:15:58)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 6c686d6d3a3a307f6f6d2837386b646f6e6a386b69)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654182958109 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654182958110 2022.06.02 10:15:58)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 7c787d7c2a2a206f7e7d3827287b747f7f7a287b79)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654182958129 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654182958130 2022.06.02 10:15:58)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 8c88d8828cdadd99d8de9fd68b8ad98b888b8e8ada)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654182958148 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654182958149 2022.06.02 10:15:58)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 9b9fcd949fcc9a8c9a9b89c19c9dc89d989dcd9dce)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654183528655 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654183528656 2022.06.02 10:25:28)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 2f7d2f2b7c797e382d213a747b282c292a282a282c)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1626          1654183528678 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654183528679 2022.06.02 10:25:28)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 3f6c353a3c696828393f2d646b393c383b39363969)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 6)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00010010011100000000000000000101"\))((_string \"00000010001101011010000000100101"\))((_string \"00000010001100101000100000100000"\))((_string \"00000010100101011001000000100101"\))((_string \"00000010011111101001100000100000"\))((_string \"00001000000100000000000000000000"\))((_string \"00001000000100000000000000000110"\)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654183528699 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654183528700 2022.06.02 10:25:28)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 5e0d5c5d58080f485c5a1d050a585f580d595b585f)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654183528717 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654183528718 2022.06.02 10:25:28)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 6d3f6c6d3c3a3e7b676b7e36386b686a6f6a6e6a6f)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654183528743 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654183528744 2022.06.02 10:25:28)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 7d2f7e7c2a2b296b7c7c6d272f7a7d7b7e7a7d7b7e)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654183528761 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654183528762 2022.06.02 10:25:28)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 9cce9f93ccc89e8b9dcb89c6ce9b989a959aca9ac9)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11724         1654183528790 structural
(_unit VHDL(mips 0 6(structural 0 15))
	(_version vef)
	(_time 1654183528791 2022.06.02 10:25:28)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code acfffbfbf6faf8bbfcaae8f6f4abacabafaaf8aaa5)
	(_ent
		(_time 1654158937245)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 76(_ent (_in))))
				(_port(_int Data11 15 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 84(_ent (_in))))
				(_port(_int Data1 15 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 92(_ent (_in))))
				(_port(_int Data03 15 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 101(_ent (_in))))
				(_port(_int ReadADR2 15 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 105(_ent (_out))))
				(_port(_int DataOut2 17 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 31(_ent (_in))))
				(_port(_int Instruction 15 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 33(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 21(_ent (_in))))
				(_port(_int Output 0 0 22(_ent (_out))))
				(_port(_int RESET_N -2 0 23(_ent (_in))))
				(_port(_int clock -2 0 23(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 124(_ent (_in))))
				(_port(_int b 9 0 125(_ent (_in))))
				(_port(_int operacion 10 0 126(_ent (_in))))
				(_port(_int result 9 0 127(_ent (_out))))
				(_port(_int cero -2 0 128(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 124(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 126(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 136(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 137(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4696          1654183528809 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654183528810 2022.06.02 10:25:28)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code cb98cc9e989d9bddccc98f919fcd9fcd9dccc9ccc2)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654183528839 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654183528840 2022.06.02 10:25:28)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code eab9bdb8bebcb6f9eaebaeb1beede2e9ebecbeedef)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654183528858 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654183528859 2022.06.02 10:25:28)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code faa9adabaeaca6e9f9fbbea1aefdf2f9f8fcaefdff)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654183528874 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654183528875 2022.06.02 10:25:28)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 0a595a0d5e5c5619080b4e515e0d0209090c5e0d0f)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654183528899 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654183528900 2022.06.02 10:25:28)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 194a1c1e434f480c4d4b0a431e1f4c1e1d1e1b1f4f)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654183528918 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654183528919 2022.06.02 10:25:28)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 396a3e3c666e382e38392b633e3f6a3f3a3f6f3f6c)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0(d_31_26))(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654184213306 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654184213307 2022.06.02 10:36:53)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 9092969f95c6c187929e85cbc49793969597959793)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1626          1654184213328 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654184213329 2022.06.02 10:36:53)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code afaca3f8acf9f8b8a9afbdf4fba9aca8aba9a6a9f9)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 6)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00010010011100000000000000000101"\))((_string \"00000010001101011010000000100101"\))((_string \"00000010001100101000100000100000"\))((_string \"00000010100101011001000000100101"\))((_string \"00000010011111101001100000100000"\))((_string \"00001000000100000000000000000000"\))((_string \"00001000000100000000000000000110"\)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654184213349 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654184213350 2022.06.02 10:36:53)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code bebdbaeab8e8efa8bcbafde5eab8bfb8edb9bbb8bf)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654184213369 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654184213370 2022.06.02 10:36:53)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code dedcd98c8e898dc8d4d8cd858bd8dbd9dcd9ddd9dc)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654184213395 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654184213396 2022.06.02 10:36:53)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code edefe8bebabbb9fbececfdb7bfeaedebeeeaedebee)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654184213413 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654184213414 2022.06.02 10:36:53)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code fdfff8adaaa9ffeafcaae8a7affaf9fbf4fbabfba8)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11724         1654184213441 structural
(_unit VHDL(mips 0 6(structural 0 15))
	(_version vef)
	(_time 1654184213442 2022.06.02 10:36:53)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 1c1f4e1b464a480b4c1a5846441b1c1b1f1a481a15)
	(_ent
		(_time 1654158937245)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 76(_ent (_in))))
				(_port(_int Data11 15 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 84(_ent (_in))))
				(_port(_int Data1 15 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 92(_ent (_in))))
				(_port(_int Data03 15 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 101(_ent (_in))))
				(_port(_int ReadADR2 15 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 105(_ent (_out))))
				(_port(_int DataOut2 17 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 31(_ent (_in))))
				(_port(_int Instruction 15 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 33(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 21(_ent (_in))))
				(_port(_int Output 0 0 22(_ent (_out))))
				(_port(_int RESET_N -2 0 23(_ent (_in))))
				(_port(_int clock -2 0 23(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 124(_ent (_in))))
				(_port(_int b 9 0 125(_ent (_in))))
				(_port(_int operacion 10 0 126(_ent (_in))))
				(_port(_int result 9 0 127(_ent (_out))))
				(_port(_int cero -2 0 128(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 124(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 126(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 136(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 137(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4696          1654184213462 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654184213463 2022.06.02 10:36:53)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 2c2f2e287e7a7c3a2b2e6876782a782a7a2b2e2b25)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654184213484 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654184213485 2022.06.02 10:36:53)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 4b4819481c1d17584b4a0f101f4c43484a4d1f4c4e)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654184213500 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654184213501 2022.06.02 10:36:53)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 5b5809590c0d0748585a1f000f5c5358595d0f5c5e)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654184213517 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654184213518 2022.06.02 10:36:53)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 6a69386b3e3c3679686b2e313e6d6269696c3e6d6f)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654184213536 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654184213537 2022.06.02 10:36:53)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 7a797d7b782c2b6f2e2869207d7c2f7d7e7d787c2c)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654184213554 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654184213555 2022.06.02 10:36:53)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 8a898f848ddd8b9d8b8a98d08d8cd98c898cdc8cdf)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654184307094 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654184307095 2022.06.02 10:38:27)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code f4a0f4a4f5a2a5e3f6fae1afa0f3f7f2f1f3f1f3f7)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1626          1654184307112 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654184307113 2022.06.02 10:38:27)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 04510902555253130204165f5002070300020d0252)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 6)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00010010011100000000000000000101"\))((_string \"00000010001101011010000000100101"\))((_string \"00000010001100101000100000100000"\))((_string \"00000010100101011001000000100101"\))((_string \"00000010011111101001100000100000"\))((_string \"00001000000100000000000000000000"\))((_string \"00001000000100000000000000000110"\)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654184307129 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654184307130 2022.06.02 10:38:27)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 14411113434245021610574f401215124713111215)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654184307147 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654184307148 2022.06.02 10:38:27)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 237725272574703529253078762526242124202421)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654184307169 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654184307170 2022.06.02 10:38:27)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 431747414315175542425319114443454044434540)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654184307188 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654184307189 2022.06.02 10:38:27)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 520656515306504553054708005556545b54045407)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11724         1654184307213 structural
(_unit VHDL(mips 0 6(structural 0 15))
	(_version vef)
	(_time 1654184307214 2022.06.02 10:38:27)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 71242170792725662177352b297671767277257778)
	(_ent
		(_time 1654158937245)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 76(_ent (_in))))
				(_port(_int Data11 15 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 84(_ent (_in))))
				(_port(_int Data1 15 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 92(_ent (_in))))
				(_port(_int Data03 15 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 101(_ent (_in))))
				(_port(_int ReadADR2 15 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 105(_ent (_out))))
				(_port(_int DataOut2 17 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 31(_ent (_in))))
				(_port(_int Instruction 15 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 33(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 21(_ent (_in))))
				(_port(_int Output 0 0 22(_ent (_out))))
				(_port(_int RESET_N -2 0 23(_ent (_in))))
				(_port(_int clock -2 0 23(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 124(_ent (_in))))
				(_port(_int b 9 0 125(_ent (_in))))
				(_port(_int operacion 10 0 126(_ent (_in))))
				(_port(_int result 9 0 127(_ent (_out))))
				(_port(_int cero -2 0 128(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 124(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 126(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 136(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 137(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4696          1654184307236 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654184307237 2022.06.02 10:38:27)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 81d4818f81d7d1978683c5dbd587d587d786838688)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654184307258 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654184307259 2022.06.02 10:38:27)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 91c4c19f95c7cd829190d5cac59699929097c59694)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654184307274 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654184307275 2022.06.02 10:38:27)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code a0f5f0f6a5f6fcb3a3a1e4fbf4a7a8a3a2a6f4a7a5)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654184307290 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654184307291 2022.06.02 10:38:27)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code b0e5e0e5b5e6eca3b2b1f4ebe4b7b8b3b3b6e4b7b5)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654184307310 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654184307311 2022.06.02 10:38:27)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code cf9aca9aca999eda9b9ddc95c8c99ac8cbc8cdc999)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654184307330 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654184307331 2022.06.02 10:38:27)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code df8ad88ddf88dec8dedfcd85d8d98cd9dcd989d98a)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654184483163 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654184483164 2022.06.02 10:41:23)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code b3b3b3e7b5e5e2a4b1bda6e8e7b4b0b5b6b4b6b4b0)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1626          1654184483186 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654184483187 2022.06.02 10:41:23)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code d2d3d880858485c5d4d2c08986d4d1d5d6d4dbd484)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 6)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00010010011100000000000000000101"\))((_string \"00000010001101011010000000100101"\))((_string \"00000010001100101000100000100000"\))((_string \"00000010100101011001000000100101"\))((_string \"00000010011111101001100000100000"\))((_string \"00001000000100000000000000000000"\))((_string \"00001000000100000000000000000110"\)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654184483212 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654184483213 2022.06.02 10:41:23)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code e2e3e0b1b3b4b3f4e0e6a1b9b6e4e3e4b1e5e7e4e3)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654184483231 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654184483232 2022.06.02 10:41:23)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 01010707055652170b07125a540704060306020603)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654184483255 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654184483256 2022.06.02 10:41:23)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 11111516134745071010014b431611171216111712)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654184483281 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654184483282 2022.06.02 10:41:23)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 30303435336432273167256a623734363936663665)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11724         1654184483315 structural
(_unit VHDL(mips 0 6(structural 0 15))
	(_version vef)
	(_time 1654184483316 2022.06.02 10:41:23)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 4f4e1f4d10191b581f490b1517484f484c491b4946)
	(_ent
		(_time 1654158937245)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 76(_ent (_in))))
				(_port(_int Data11 15 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 84(_ent (_in))))
				(_port(_int Data1 15 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 92(_ent (_in))))
				(_port(_int Data03 15 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 101(_ent (_in))))
				(_port(_int ReadADR2 15 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 105(_ent (_out))))
				(_port(_int DataOut2 17 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 31(_ent (_in))))
				(_port(_int Instruction 15 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 33(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 21(_ent (_in))))
				(_port(_int Output 0 0 22(_ent (_out))))
				(_port(_int RESET_N -2 0 23(_ent (_in))))
				(_port(_int clock -2 0 23(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 124(_ent (_in))))
				(_port(_int b 9 0 125(_ent (_in))))
				(_port(_int operacion 10 0 126(_ent (_in))))
				(_port(_int result 9 0 127(_ent (_out))))
				(_port(_int cero -2 0 128(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 124(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 126(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 136(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 137(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4696          1654184483337 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654184483338 2022.06.02 10:41:23)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 5f5e5f5c08090f49585d1b050b590b5909585d5856)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654184483361 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654184483362 2022.06.02 10:41:23)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 7e7f2e7e2e28226d7e7f3a252a79767d7f782a797b)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654184483387 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654184483388 2022.06.02 10:41:23)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 9d9ccd93cccbc18e9e9cd9c6c99a959e9f9bc99a98)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654184483406 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654184483407 2022.06.02 10:41:23)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code adacfdfbfcfbf1beaface9f6f9aaa5aeaeabf9aaa8)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654184483428 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654184483429 2022.06.02 10:41:23)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code bdbcb8e9baebeca8e9efaee7babbe8bab9babfbbeb)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654184483450 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654184483451 2022.06.02 10:41:23)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code dcdddb8ed98bddcbdddcce86dbda8fdadfda8ada89)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654186481019 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654186481020 2022.06.02 11:14:41)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code d6848384d58087c1d4d8c38d82d1d5d0d3d1d3d1d5)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1626          1654186481037 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654186481038 2022.06.02 11:14:41)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code e6b5b9b5b5b0b1f1e0e6f4bdb2e0e5e1e2e0efe0b0)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 6)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00010010011100000000000000000101"\))((_string \"00000010001101011010000000100101"\))((_string \"00000010001100101000100000100000"\))((_string \"00000010100101011001000000100101"\))((_string \"00000010011111101001100000100000"\))((_string \"00001000000100000000000000000000"\))((_string \"00001000000100000000000000000110"\)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654186481053 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654186481054 2022.06.02 11:14:41)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code f6a5a1a6a3a0a7e0f4f2b5ada2f0f7f0a5f1f3f0f7)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654186481073 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654186481074 2022.06.02 11:14:41)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 15441712154246031f13064e401310121712161217)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654186481094 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654186481095 2022.06.02 11:14:41)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 24752420237270322525347e762324222723242227)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1703          1654186481110 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654186481111 2022.06.02 11:14:41)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 34653431336036233563216e663330323d32623261)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(7)(8)(10)(0)(1)(2)(3)(4)(6))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 6 -1)
)
I 000051 55 11724         1654186481136 structural
(_unit VHDL(mips 0 6(structural 0 15))
	(_version vef)
	(_time 1654186481137 2022.06.02 11:14:41)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 5303075059050744035517090b545354505507555a)
	(_ent
		(_time 1654158937245)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 76(_ent (_in))))
				(_port(_int Data11 15 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 84(_ent (_in))))
				(_port(_int Data1 15 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 92(_ent (_in))))
				(_port(_int Data03 15 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 101(_ent (_in))))
				(_port(_int ReadADR2 15 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 105(_ent (_out))))
				(_port(_int DataOut2 17 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 31(_ent (_in))))
				(_port(_int Instruction 15 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 33(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 21(_ent (_in))))
				(_port(_int Output 0 0 22(_ent (_out))))
				(_port(_int RESET_N -2 0 23(_ent (_in))))
				(_port(_int clock -2 0 23(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 124(_ent (_in))))
				(_port(_int b 9 0 125(_ent (_in))))
				(_port(_int operacion 10 0 126(_ent (_in))))
				(_port(_int result 9 0 127(_ent (_out))))
				(_port(_int cero -2 0 128(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 124(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 126(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 136(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 137(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4696          1654186481158 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654186481159 2022.06.02 11:14:41)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 63336763613533756461273937653765356461646a)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654186481184 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654186481185 2022.06.02 11:14:41)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 82d2d68d85d4de918283c6d9d6858a818384d68587)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654186481211 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654186481212 2022.06.02 11:14:41)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 92c2c69c95c4ce819193d6c9c6959a919094c69597)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654186481229 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654186481230 2022.06.02 11:14:41)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code a1f1f5f7a5f7fdb2a3a0e5faf5a6a9a2a2a7f5a6a4)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654186481250 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654186481251 2022.06.02 11:14:41)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code c191c094939790d49593d29bc6c794c6c5c6c3c797)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654186481280 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654186481281 2022.06.02 11:14:41)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code e0b0e3b3b6b7e1f7e1e0f2bae7e6b3e6e3e6b6e6b5)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0(d_31_26))(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654186543152 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654186543153 2022.06.02 11:15:43)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 93c1929c95c5c284919d86c8c79490959694969490)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1626          1654186543170 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654186543171 2022.06.02 11:15:43)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code a3f0a8f4f5f5f4b4a5a3b1f8f7a5a0a4a7a5aaa5f5)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 6)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00010010011100000000000000000101"\))((_string \"00000010001101011010000000100101"\))((_string \"00000010001100101000100000100000"\))((_string \"00000010100101011001000000100101"\))((_string \"00000010011111101001100000100000"\))((_string \"00001000000100000000000000000000"\))((_string \"00001000000100000000000000000110"\)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654186543187 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654186543188 2022.06.02 11:15:43)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code b2e1b1e6e3e4e3a4b0b6f1e9e6b4b3b4e1b5b7b4b3)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654186543203 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654186543204 2022.06.02 11:15:43)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code c290c297c59591d4c8c4d19997c4c7c5c0c5c1c5c0)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654186543233 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654186543234 2022.06.02 11:15:43)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code e1b3e3b2e3b7b5f7e0e0f1bbb3e6e1e7e2e6e1e7e2)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654186543247 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654186543248 2022.06.02 11:15:43)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code f1a3f3a1f3a5f3e6f0a6e4aba3f6f5f7f8f7a7f7a4)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11724         1654186543271 structural
(_unit VHDL(mips 0 6(structural 0 15))
	(_version vef)
	(_time 1654186543272 2022.06.02 11:15:43)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 00535706095654175006445a580700070306540609)
	(_ent
		(_time 1654158937245)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 76(_ent (_in))))
				(_port(_int Data11 15 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 84(_ent (_in))))
				(_port(_int Data1 15 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 92(_ent (_in))))
				(_port(_int Data03 15 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 101(_ent (_in))))
				(_port(_int ReadADR2 15 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 105(_ent (_out))))
				(_port(_int DataOut2 17 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 31(_ent (_in))))
				(_port(_int Instruction 15 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 33(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 21(_ent (_in))))
				(_port(_int Output 0 0 22(_ent (_out))))
				(_port(_int RESET_N -2 0 23(_ent (_in))))
				(_port(_int clock -2 0 23(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 124(_ent (_in))))
				(_port(_int b 9 0 125(_ent (_in))))
				(_port(_int operacion 10 0 126(_ent (_in))))
				(_port(_int result 9 0 127(_ent (_out))))
				(_port(_int cero -2 0 128(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 124(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 126(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 136(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 137(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4696          1654186543291 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654186543292 2022.06.02 11:15:43)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 10431717114640061712544a441644164617121719)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654186543314 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654186543315 2022.06.02 11:15:43)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 2f7c782a7c79733c2f2e6b747b28272c2e297b282a)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654186543328 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654186543329 2022.06.02 11:15:43)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 3f6c683b6c69632c3c3e7b646b38373c3d396b383a)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654186543343 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654186543344 2022.06.02 11:15:43)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 4e1d194d1e18125d4c4f0a151a49464d4d481a494b)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654186543360 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654186543361 2022.06.02 11:15:43)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 5e0d5c5d58080f4b0a0c4d0459580b595a595c5808)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654186543377 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654186543378 2022.06.02 11:15:43)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 6e3d6e6e6d396f796f6e7c3469683d686d6838683b)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654186875863 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654186875864 2022.06.02 11:21:15)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 3263373735646325303c2769663531343735373531)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1626          1654186875886 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654186875887 2022.06.02 11:21:15)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 51015e52050706465751430a055752565557585707)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 6)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00010010011100000000000000000101"\))((_string \"00000010001101011010000000100101"\))((_string \"00000010001100101000100000100000"\))((_string \"00000010100101011001000000100101"\))((_string \"00000010011111101001100000100000"\))((_string \"00001000000100000000000000000000"\))((_string \"00001000000100000000000000000110"\)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654186875907 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654186875908 2022.06.02 11:21:15)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 61316661333730776365223a356760673266646760)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654186875925 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654186875926 2022.06.02 11:21:15)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 71207570752622677b77622a247774767376727673)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654186875947 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654186875948 2022.06.02 11:21:15)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 90c1969f93c6c486919180cac29790969397909693)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1732          1654186875968 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654186875969 2022.06.02 11:21:15)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 9fce9990cacb9d889ec88ac5cd989b999699c999ca)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(7)(8)(10)(0)(1)(2)(3)(4)(6))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11724         1654186875997 structural
(_unit VHDL(mips 0 6(structural 0 15))
	(_version vef)
	(_time 1654186875998 2022.06.02 11:21:15)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code bfefedebe0e9eba8efb9fbe5e7b8bfb8bcb9ebb9b6)
	(_ent
		(_time 1654158937245)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 76(_ent (_in))))
				(_port(_int Data11 15 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 84(_ent (_in))))
				(_port(_int Data1 15 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 92(_ent (_in))))
				(_port(_int Data03 15 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 101(_ent (_in))))
				(_port(_int ReadADR2 15 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 105(_ent (_out))))
				(_port(_int DataOut2 17 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 31(_ent (_in))))
				(_port(_int Instruction 15 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 33(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 21(_ent (_in))))
				(_port(_int Output 0 0 22(_ent (_out))))
				(_port(_int RESET_N -2 0 23(_ent (_in))))
				(_port(_int clock -2 0 23(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 124(_ent (_in))))
				(_port(_int b 9 0 125(_ent (_in))))
				(_port(_int operacion 10 0 126(_ent (_in))))
				(_port(_int result 9 0 127(_ent (_out))))
				(_port(_int cero -2 0 128(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 124(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 126(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 136(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 137(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4696          1654186876022 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654186876023 2022.06.02 11:21:16)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code ce9ecc9b9a989ed8c9cc8a949ac89ac898c9ccc9c7)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654186876049 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654186876050 2022.06.02 11:21:16)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code eebebcbcbeb8b2fdeeefaab5bae9e6edefe8bae9eb)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654186876069 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654186876070 2022.06.02 11:21:16)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code fdadafacacaba1eefefcb9a6a9faf5fefffba9faf8)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654186876093 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654186876094 2022.06.02 11:21:16)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 1c4c4f1a4a4a400f1e1d5847481b141f1f1a481b19)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654186876116 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654186876117 2022.06.02 11:21:16)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 2c7c2a282c7a7d39787e3f762b2a792b282b2e2a7a)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654186876135 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654186876136 2022.06.02 11:21:16)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 3c6c3839396b3d2b3d3c2e663b3a6f3a3f3a6a3a69)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654187002221 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654187002222 2022.06.02 11:23:22)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code c99bc99cc59f98decbc7dc929dcecacfccceccceca)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1626          1654187002239 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654187002240 2022.06.02 11:23:22)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code d98ad38b858f8ecedfd9cb828ddfdadedddfd0df8f)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 6)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00010010011100000000000000000101"\))((_string \"00000010001101011010000000100101"\))((_string \"00000010001100101000100000100000"\))((_string \"00000010100101011001000000100101"\))((_string \"00000010011111101001100000100000"\))((_string \"00001000000000000000000000000000"\))((_string \"00001000000000000000000000000110"\)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654187002258 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654187002259 2022.06.02 11:23:22)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code e9baebbab3bfb8ffebedaab2bdefe8efbaeeecefe8)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654187002279 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654187002280 2022.06.02 11:23:22)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 085a0e0e055f5b1e020e1b535d0e0d0f0a0f0b0f0a)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654187002299 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654187002300 2022.06.02 11:23:22)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 184a1c1f134e4c0e191908424a1f181e1b1f181e1b)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654187002316 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654187002317 2022.06.02 11:23:22)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 27752323237325302670327d752023212e21712172)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11724         1654187002337 structural
(_unit VHDL(mips 0 6(structural 0 15))
	(_version vef)
	(_time 1654187002338 2022.06.02 11:23:22)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 37646732396163206731736d6f303730343163313e)
	(_ent
		(_time 1654158937245)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 76(_ent (_in))))
				(_port(_int Data11 15 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 84(_ent (_in))))
				(_port(_int Data1 15 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 92(_ent (_in))))
				(_port(_int Data03 15 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 101(_ent (_in))))
				(_port(_int ReadADR2 15 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 105(_ent (_out))))
				(_port(_int DataOut2 17 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 31(_ent (_in))))
				(_port(_int Instruction 15 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 33(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 21(_ent (_in))))
				(_port(_int Output 0 0 22(_ent (_out))))
				(_port(_int RESET_N -2 0 23(_ent (_in))))
				(_port(_int clock -2 0 23(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 124(_ent (_in))))
				(_port(_int b 9 0 125(_ent (_in))))
				(_port(_int operacion 10 0 126(_ent (_in))))
				(_port(_int result 9 0 127(_ent (_out))))
				(_port(_int cero -2 0 128(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 124(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 126(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 136(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 137(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4696          1654187002353 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654187002354 2022.06.02 11:23:22)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 46154644411016504144021c12401240104144414f)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654187002378 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654187002379 2022.06.02 11:23:22)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 6635366765303a756667223d32616e656760326163)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654187002395 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654187002396 2022.06.02 11:23:22)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 75262575752329667674312e21727d767773217270)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654187002412 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654187002413 2022.06.02 11:23:22)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 85d6d58a85d3d9968784c1ded1828d868683d18280)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654187002433 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654187002434 2022.06.02 11:23:22)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code a4f7a1f3f3f2f5b1f0f6b7fea3a2f1a3a0a3a6a2f2)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654187002455 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654187002456 2022.06.02 11:23:22)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code b4e7b3e0e6e3b5a3b5b4a6eeb3b2e7b2b7b2e2b2e1)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654187135105 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654187135106 2022.06.02 11:25:35)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code e4b6b6b7e5b2b5f3e6eaf1bfb0e3e7e2e1e3e1e3e7)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1626          1654187135123 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654187135124 2022.06.02 11:25:35)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code f4a7aca4a5a2a3e3f2f4e6afa0f2f7f3f0f2fdf2a2)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 6)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00010010011100000000000000000101"\))((_string \"00000010001101011010000000100101"\))((_string \"00000010001100101000100000100000"\))((_string \"00000010100101011001000000100101"\))((_string \"00000010011111101001100000100000"\))((_string \"00001000000000000000000000000000"\))((_string \"00001000000000000000000000000110"\)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654187135144 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654187135145 2022.06.02 11:25:35)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 035050055355521501074058570502055004060502)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654187135161 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654187135162 2022.06.02 11:25:35)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 134143141544400519150048461516141114101411)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654187135184 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654187135185 2022.06.02 11:25:35)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 326060373364662433332268603532343135323431)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654187135202 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654187135203 2022.06.02 11:25:35)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 421010404316405543155718104546444b44144417)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(7)(8)(10)(0)(1)(2)(3)(4)(6))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11724         1654187135228 structural
(_unit VHDL(mips 0 6(structural 0 15))
	(_version vef)
	(_time 1654187135229 2022.06.02 11:25:35)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 51025752590705460157150b095651565257055758)
	(_ent
		(_time 1654158937245)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 76(_ent (_in))))
				(_port(_int Data11 15 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 84(_ent (_in))))
				(_port(_int Data1 15 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 92(_ent (_in))))
				(_port(_int Data03 15 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 101(_ent (_in))))
				(_port(_int ReadADR2 15 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 105(_ent (_out))))
				(_port(_int DataOut2 17 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 31(_ent (_in))))
				(_port(_int Instruction 15 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 33(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 21(_ent (_in))))
				(_port(_int Output 0 0 22(_ent (_out))))
				(_port(_int RESET_N -2 0 23(_ent (_in))))
				(_port(_int clock -2 0 23(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 124(_ent (_in))))
				(_port(_int b 9 0 125(_ent (_in))))
				(_port(_int operacion 10 0 126(_ent (_in))))
				(_port(_int result 9 0 127(_ent (_out))))
				(_port(_int cero -2 0 128(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 124(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 126(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 136(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 137(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4696          1654187135248 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654187135249 2022.06.02 11:25:35)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 71222770712721677673352b257725772776737678)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654187135274 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654187135275 2022.06.02 11:25:35)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 80d3868f85d6dc938081c4dbd48788838186d48785)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654187135292 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654187135293 2022.06.02 11:25:35)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 90c3969e95c6cc839391d4cbc49798939296c49795)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654187135309 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654187135310 2022.06.02 11:25:35)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code affca9f9fcf9f3bcadaeebf4fba8a7acaca9fba8aa)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654187135329 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654187135330 2022.06.02 11:25:35)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code bfececebbae9eeaaebedace5b8b9eab8bbb8bdb9e9)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654187135348 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654187135349 2022.06.02 11:25:35)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code ce9d9f9bcd99cfd9cfcedc94c9c89dc8cdc898c89b)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654187417457 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654187417458 2022.06.02 11:30:17)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code ccc8c6999a9a9ddbcec2d99798cbcfcac9cbc9cbcf)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1626          1654187417477 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654187417478 2022.06.02 11:30:17)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code dbdedb89dc8d8cccdddbc9808fddd8dcdfddd2dd8d)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 6)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00010010011100000000000000000101"\))((_string \"00000010001101011010000000100101"\))((_string \"00000010001100101000100000100000"\))((_string \"00000010100101011001000000100101"\))((_string \"00000010011111101001100000100000"\))((_string \"00001000000100000000000000000000"\))((_string \"00001000000100000000000000000110"\)))))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654187417494 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654187417495 2022.06.02 11:30:17)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code ebeee3b8eabdbafde9efa8b0bfedeaedb8eceeedea)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654187417510 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654187417511 2022.06.02 11:30:17)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 0a0e590c5e5d591c000c19515f0c0f0d080d090d08)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654187417535 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654187417536 2022.06.02 11:30:17)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 1a1e4b1d484c4e0c1b1b0a40481d1a1c191d1a1c19)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654187417550 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654187417551 2022.06.02 11:30:17)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 2a2e7b2e787e283d2b7d3f70782d2e2c232c7c2c7f)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11724         1654187417571 structural
(_unit VHDL(mips 0 6(structural 0 15))
	(_version vef)
	(_time 1654187417572 2022.06.02 11:30:17)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 393c3c3c396f6d2e693f7d63613e393e3a3f6d3f30)
	(_ent
		(_time 1654158937245)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 76(_ent (_in))))
				(_port(_int Data11 15 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 84(_ent (_in))))
				(_port(_int Data1 15 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 92(_ent (_in))))
				(_port(_int Data03 15 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 101(_ent (_in))))
				(_port(_int ReadADR2 15 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 105(_ent (_out))))
				(_port(_int DataOut2 17 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 31(_ent (_in))))
				(_port(_int Instruction 15 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 33(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 21(_ent (_in))))
				(_port(_int Output 0 0 22(_ent (_out))))
				(_port(_int RESET_N -2 0 23(_ent (_in))))
				(_port(_int clock -2 0 23(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 124(_ent (_in))))
				(_port(_int b 9 0 125(_ent (_in))))
				(_port(_int operacion 10 0 126(_ent (_in))))
				(_port(_int result 9 0 127(_ent (_out))))
				(_port(_int cero -2 0 128(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 124(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 126(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 136(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 137(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4696          1654187417589 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654187417590 2022.06.02 11:30:17)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 585d0d5b510e084e5f5a1c020c5e0c5e0e5f5a5f51)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654187417612 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654187417613 2022.06.02 11:30:17)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 686d6d69653e347b68692c333c6f606b696e3c6f6d)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654187417626 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654187417627 2022.06.02 11:30:17)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 787d7d78752e246b7b793c232c7f707b7a7e2c7f7d)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654187417640 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654187417641 2022.06.02 11:30:17)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code 8782828885d1db948586c3dcd3808f848481d38082)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654187417658 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654187417659 2022.06.02 11:30:17)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 9792c798c3c1c682c3c584cd9091c29093909591c1)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654187417675 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654187417676 2022.06.02 11:30:17)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code a7a2f5f0f6f0a6b0a6a7b5fda0a1f4a1a4a1f1a1f2)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654187746170 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654187746171 2022.06.02 11:35:46)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code dbdf8c898c8d8accd9d5ce808fdcd8dddedcdedcd8)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1674          1654187746190 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654187746191 2022.06.02 11:35:46)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code eaefb7b9eebcbdfdece5f8b1beece9edeeece3ecbc)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 7)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00010010011100000000000000000101"\))((_string \"00010010011100000000000000000101"\))((_string \"00000010001101011010000000100101"\))((_string \"00000010001100101000100000100000"\))((_string \"00000010100101011001000000100101"\))((_string \"00000010011111101001100000100000"\))((_string \"00001000000100000000000000000000"\))((_string \"00001000000100000000000000000111"\)))))))
		(_prcs
			(line__59(_arch 0 0 59(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654187746218 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654187746219 2022.06.02 11:35:46)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 090c5d0f535f581f0b0d4a525d0f080f5a0e0c0f08)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654187746238 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654187746239 2022.06.02 11:35:46)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 191d4e1e154e4a0f131f0a424c1f1c1e1b1e1a1e1b)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654187746264 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654187746265 2022.06.02 11:35:46)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 383c6d3d336e6c2e393928626a3f383e3b3f383e3b)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654187746280 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654187746281 2022.06.02 11:35:46)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 484c1d4a431c4a5f491f5d121a4f4c4e414e1e4e1d)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11724         1654187746303 structural
(_unit VHDL(mips 0 6(structural 0 15))
	(_version vef)
	(_time 1654187746304 2022.06.02 11:35:46)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 585d595b590e0c4f085e1c02005f585f5b5e0c5e51)
	(_ent
		(_time 1654158937245)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 76(_ent (_in))))
				(_port(_int Data11 15 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 84(_ent (_in))))
				(_port(_int Data1 15 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 92(_ent (_in))))
				(_port(_int Data03 15 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 101(_ent (_in))))
				(_port(_int ReadADR2 15 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 105(_ent (_out))))
				(_port(_int DataOut2 17 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 31(_ent (_in))))
				(_port(_int Instruction 15 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 33(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 21(_ent (_in))))
				(_port(_int Output 0 0 22(_ent (_out))))
				(_port(_int RESET_N -2 0 23(_ent (_in))))
				(_port(_int clock -2 0 23(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 124(_ent (_in))))
				(_port(_int b 9 0 125(_ent (_in))))
				(_port(_int operacion 10 0 126(_ent (_in))))
				(_port(_int result 9 0 127(_ent (_out))))
				(_port(_int cero -2 0 128(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 124(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 126(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 136(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 137(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4696          1654187746322 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654187746323 2022.06.02 11:35:46)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 67623667613137716065233d33613361316065606e)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654187746344 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654187746345 2022.06.02 11:35:46)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 8683878985d0da958687c2ddd2818e858780d28183)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654187746366 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654187746367 2022.06.02 11:35:46)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code 9693979895c0ca859597d2cdc2919e959490c29193)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654187746388 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654187746389 2022.06.02 11:35:46)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code b5b0b4e0b5e3e9a6b7b4f1eee1b2bdb6b6b3e1b2b0)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654187746406 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654187746407 2022.06.02 11:35:46)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code c5c09190939394d09197d69fc2c390c2c1c2c7c393)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654187746427 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654187746428 2022.06.02 11:35:46)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code d5d083878682d4c2d4d5c78fd2d386d3d6d383d380)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(1)(2)(3)(4)(5)(6)(7)(8)(9)(10))(_sens(0(d_31_26))(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654188010884 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654188010885 2022.06.02 11:40:10)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code dad9de888e8c8bcdd8d4cf818eddd9dcdfdddfddd9)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1722          1654188010909 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654188010910 2022.06.02 11:40:10)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code f9fbf7a9a5afaeeefff7eba2adfffafefdfff0ffaf)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 8)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00010010011100000000000000000101"\))((_string \"00010010011100000000000000000101"\))((_string \"00000010001101011010000000100101"\))((_string \"00000010001100101000100000100000"\))((_string \"00000010100101011001000000100101"\))((_string \"00000010011111101001100000100000"\))((_string \"10101110010100100000000000000001"\))((_string \"00001000000100000000000000000000"\))((_string \"00001000000100000000000000001000"\)))))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654188010937 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654188010938 2022.06.02 11:40:10)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 181a111f434e490e1a1c5b434c1e191e4b1f1d1e19)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654188010953 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654188010954 2022.06.02 11:40:10)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 282b222c257f7b3e222e3b737d2e2d2f2a2f2b2f2a)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654188010977 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654188010978 2022.06.02 11:40:10)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 37343f32336163213636276d653037313430373134)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654188010995 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654188010996 2022.06.02 11:40:10)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 57545f54530355405600420d055053515e51015102)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(7)(8)(9)(10)(5))(_sens(7)(8)(10)(0)(1)(2)(3)(4)(6))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11724         1654188011020 structural
(_unit VHDL(mips 0 6(structural 0 15))
	(_version vef)
	(_time 1654188011021 2022.06.02 11:40:11)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 66643a66693032713660223c3e616661656032606f)
	(_ent
		(_time 1654158937245)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 76(_ent (_in))))
				(_port(_int Data11 15 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 84(_ent (_in))))
				(_port(_int Data1 15 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 92(_ent (_in))))
				(_port(_int Data03 15 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 101(_ent (_in))))
				(_port(_int ReadADR2 15 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 105(_ent (_out))))
				(_port(_int DataOut2 17 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 31(_ent (_in))))
				(_port(_int Instruction 15 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 33(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 21(_ent (_in))))
				(_port(_int Output 0 0 22(_ent (_out))))
				(_port(_int RESET_N -2 0 23(_ent (_in))))
				(_port(_int clock -2 0 23(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 124(_ent (_in))))
				(_port(_int b 9 0 125(_ent (_in))))
				(_port(_int operacion 10 0 126(_ent (_in))))
				(_port(_int result 9 0 127(_ent (_out))))
				(_port(_int cero -2 0 128(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 124(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 126(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 136(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 137(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4696          1654188011040 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654188011041 2022.06.02 11:40:11)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code 76747a77712026607174322c22702270207174717f)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654188011062 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654188011063 2022.06.02 11:40:11)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code 9597c99b95c3c9869594d1cec1929d969493c19290)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654188011077 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654188011078 2022.06.02 11:40:11)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code a5a7f9f3a5f3f9b6a6a4e1fef1a2ada6a7a3f1a2a0)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654188011093 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654188011094 2022.06.02 11:40:11)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code b4b6e8e1b5e2e8a7b6b5f0efe0b3bcb7b7b2e0b3b1)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654188011112 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654188011113 2022.06.02 11:40:11)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code c4c6cd91939295d19096d79ec3c291c3c0c3c6c292)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654188011132 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654188011133 2022.06.02 11:40:11)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code d4d6df868683d5c3d5d4c68ed3d287d2d7d282d281)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1020          1654188177371 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654188177372 2022.06.02 11:42:57)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code 3e6d3f3b6e686f293c302b656a393d383b393b393d)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1722          1654188177389 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654188177390 2022.06.02 11:42:57)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 4d1f464f4c1b1a5a4b435f16194b4e4a494b444b1b)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 8)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"00010010011100000000000000000101"\))((_string \"00010010011100000000000000000101"\))((_string \"00000010001101011010000000100101"\))((_string \"00000010001100101000100000100000"\))((_string \"00000010100101011001000000100101"\))((_string \"00000010011111101001100000100000"\))((_string \"10101110110100100000000000000001"\))((_string \"00001000000100000000000000000000"\))((_string \"00001000000100000000000000001000"\)))))))
		(_prcs
			(line__60(_arch 0 0 60(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000045 55 1285          1654188177405 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654188177406 2022.06.02 11:42:57)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 5d0f5e5e5a0b0c4b5f591e06095b5c5b0e5a585b5c)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(5)(4))(_sens(5)(0)(1)(2)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
I 000051 55 3497          1654188177421 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654188177422 2022.06.02 11:42:57)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 6d3e6d6d3c3a3e7b676b7e36386b686a6f6a6e6a6f)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
I 000051 55 1227          1654188177445 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654188177446 2022.06.02 11:42:57)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 7c2f7e7d2c2a286a7d7d6c262e7b7c7a7f7b7c7a7f)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 1727          1654188177461 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654188177462 2022.06.02 11:42:57)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 8cdf8e82dcd88e9b8ddb99d6de8b888a858ada8ad9)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 11724         1654188177483 structural
(_unit VHDL(mips 0 6(structural 0 15))
	(_version vef)
	(_time 1654188177484 2022.06.02 11:42:57)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code abf9fdfcf0fdffbcfbadeff1f3acabaca8adffada2)
	(_ent
		(_time 1654158937245)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 76(_ent (_in))))
				(_port(_int Data11 15 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 84(_ent (_in))))
				(_port(_int Data1 15 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 92(_ent (_in))))
				(_port(_int Data03 15 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 101(_ent (_in))))
				(_port(_int ReadADR2 15 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 105(_ent (_out))))
				(_port(_int DataOut2 17 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 31(_ent (_in))))
				(_port(_int Instruction 15 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 33(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 21(_ent (_in))))
				(_port(_int Output 0 0 22(_ent (_out))))
				(_port(_int RESET_N -2 0 23(_ent (_in))))
				(_port(_int clock -2 0 23(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 124(_ent (_in))))
				(_port(_int b 9 0 125(_ent (_in))))
				(_port(_int operacion 10 0 126(_ent (_in))))
				(_port(_int result 9 0 127(_ent (_out))))
				(_port(_int cero -2 0 128(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 124(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 126(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 136(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 137(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4696          1654188177501 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654188177502 2022.06.02 11:42:57)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code bbe9bdefe8edebadbcb9ffe1efbdefbdedbcb9bcb2)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1074          1654188177525 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654188177526 2022.06.02 11:42:57)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code ca989c9e9e9c96d9cacb8e919ecdc2c9cbcc9ecdcf)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
I 000051 55 1060          1654188177542 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654188177543 2022.06.02 11:42:57)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code eab8bcb8bebcb6f9e9ebaeb1beede2e9e8ecbeedef)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1062          1654188177560 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654188177561 2022.06.02 11:42:57)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code f9abafa8f5afa5eafbf8bda2adfef1fafaffadfefc)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1144          1654188177582 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654188177583 2022.06.02 11:42:57)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code 095b0b0f535f581c5d5b1a530e0f5c0e0d0e0b0f5f)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1417          1654188177602 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654188177603 2022.06.02 11:42:57)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 184a181f464f190f19180a421f1e4b1e1b1e4e1e4d)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1020          1654188968085 Behavioral
(_unit VHDL(seu 0 8(behavioral 0 14))
	(_version vef)
	(_time 1654188968086 2022.06.02 11:56:08)
	(_source(\../src/seu.vhd\))
	(_parameters tan)
	(_code edbfecbebcbbbcfaefe3f8b6b9eaeeebe8eae8eaee)
	(_ent
		(_time 1653521457279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 15(_array -1((_dto i 31 i 0)))))
		(_sig(_int num 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(2(d_31_16))(2(d_15_0)))(_sens(0)))))
			(line__27(_arch 1 0 27(_assignment(_alias((Output)(num)))(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(50529027 50529027 50529027 50529027)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 1770          1654188968115 Behavioral
(_unit VHDL(instructionmemory 0 30(behavioral 0 41))
	(_version vef)
	(_time 1654188968116 2022.06.02 11:56:08)
	(_source(\../src/instructionmemory.vhd\))
	(_parameters tan)
	(_code 0c5f060a0a5a5b1b0a591e57580a0f0b080a050a5a)
	(_ent
		(_time 1652987818423)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 1 i 0)))))
		(_port(_int AddressIM 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 1 0 34(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 42(_array 2((_to i 0 i 9)))))
		(_sig(_int memory 3 0 43(_arch(_uni(((_string \"10001110101100000000000000001010"\))((_string \"00010010011100000000000000000101"\))((_string \"00010010011100000000000000000101"\))((_string \"00000010001101011010000000100101"\))((_string \"00000010001100101000100000100000"\))((_string \"00000010100101011001000000100101"\))((_string \"00000010011111101001100000100000"\))((_string \"10101110110100100000000000000001"\))((_string \"00001000000100000000000000000001"\))((_string \"00001000000100000000000000001001"\)))))))
		(_prcs
			(line__62(_arch 0 0 62(_prcs(_simple)(_trgt(1))(_sens(0))(_mon)(_read(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000045 55 1285          1654188968145 ALU1
(_unit VHDL(alu 0 27(alu1 0 39))
	(_version vef)
	(_time 1654188968146 2022.06.02 11:56:08)
	(_source(\../src/alus1.vhd\))
	(_parameters tan)
	(_code 2b78292f2a7d7a3d292f68707f2d2a2d782c2e2d2a)
	(_ent
		(_time 1653330332215)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 29(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 29(_ent(_in))))
		(_port(_int b 0 0 30(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 31(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 1 0 31(_ent(_in))))
		(_port(_int result 0 0 32(_ent(_out))))
		(_port(_int cero -1 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 40(_array -1((_dto i 31 i 0)))))
		(_sig(_int result_in 2 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(4)(5))(_sens(0)(1)(2)(5)))))
			(line__72(_arch 1 0 72(_assignment(_alias((result)(result_in)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . ALU1 2 -1)
)
V 000051 55 3497          1654188968169 Behavioral
(_unit VHDL(registers 0 6(behavioral 0 17))
	(_version vef)
	(_time 1654188968170 2022.06.02 11:56:08)
	(_source(\../src/mips_registers.vhd\))
	(_parameters tan)
	(_code 4b194a491c1c185d414d58101e4d4e4c494c484c49)
	(_ent
		(_time 1653865118199)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int ReadADR1 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 3 i 0)))))
		(_port(_int ReadADR2 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -2((_dto i 4 i 0)))))
		(_port(_int WriteADR1 2 0 10(_ent(_in))))
		(_port(_int WriteReadSEL -2 0 11(_ent(_in))))
		(_port(_int clock -2 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 4 i 0)))))
		(_port(_int DataIn1 3 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 5 i 0)))))
		(_port(_int DataOut1 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~128 0 13(_array -2((_dto c 6 i 0)))))
		(_port(_int DataOut2 4 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -2((_dto i 31 i 0)))))
		(_type(_int BankType 0 18(_array 6((_to i 0 i 31)))))
		(_sig(_int bank 7 0 19(_arch(_uni(((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000000"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000001"\)))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(6)(7))(_sens(0)(1)(4)(8))(_dssslsensitivity 3)(_mon))))
			(line__42(_arch 1 0 42(_prcs(_trgt(8))(_sens(2)(3)(4)(5))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (8)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 7 -1)
)
V 000051 55 1227          1654188968194 Behavioral
(_unit VHDL(pc 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654188968195 2022.06.02 11:56:08)
	(_source(\../src/pc.vhd\))
	(_parameters tan)
	(_code 5a085959080c0e4c5b5b4a00085d5a5c595d5a5c59)
	(_ent
		(_time 1654068545282)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Input 0 0 9(_ent(_in))))
		(_port(_int Output 0 0 10(_ent(_out))))
		(_port(_int RESET_N -1 0 11(_ent(_in)(_event))))
		(_port(_int clock -1 0 11(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int pc_actual 1 0 18(_arch(_uni(_string \"00000000000000000000000000000000"\)))))
		(_prcs
			(line__22(_arch 0 0 22(_prcs(_trgt(4))(_sens(2)(3)(0))(_dssslsensitivity 2))))
			(line__41(_arch 1 0 41(_assignment(_alias((Output)(pc_actual)))(_trgt(1))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 1727          1654188968215 Behavioral
(_unit VHDL(pc_section1 0 7(behavioral 0 18))
	(_version vef)
	(_time 1654188968216 2022.06.02 11:56:08)
	(_source(\../src/PC_SECTION1.vhd\))
	(_parameters tan)
	(_code 792b7a78732d7b6e782e6c232b7e7d7f707f2f7f2c)
	(_ent
		(_time 1653859167325)
	)
	(_object
		(_gen(_int size -1 0 8 \32\ (_ent gms((i 32)))))
		(_port(_int Branch -2 0 10(_ent(_in))))
		(_port(_int Zero -2 0 10(_ent(_in))))
		(_port(_int Jump -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 11(_array -2((_dto c 1 i 0)))))
		(_port(_int SignExtend 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 11(_array -2((_dto c 2 i 0)))))
		(_port(_int Instruction 0 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 12(_array -2((_dto c 3 i 0)))))
		(_port(_int NextAddress 2 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~126 0 13(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadAddress 3 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{27~downto~0}~13 0 19(_array -2((_dto i 27 i 0)))))
		(_sig(_int Inst_Shift1 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 20(_array -2((_dto c 5 i 0)))))
		(_sig(_int SignExt_Shift 5 0 20(_arch(_uni))))
		(_sig(_int BEQ -2 0 21(_arch(_uni))))
		(_sig(_int Add_1 5 0 22(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_simple)(_trgt(5)(7)(8)(9)(10))(_sens(0)(1)(2)(3)(4)(6)(7)(8)(10))(_read(9)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
	)
	(_model . Behavioral 6 -1)
)
V 000051 55 11724         1654188968242 structural
(_unit VHDL(mips 0 6(structural 0 15))
	(_version vef)
	(_time 1654188968243 2022.06.02 11:56:08)
	(_source(\../src/MIPS.vhd\))
	(_parameters tan)
	(_code 89dade8789dfdd9ed98fcdd3d18e898e8a8fdd8f80)
	(_ent
		(_time 1654158937245)
	)
	(_comp
		(Control
			(_object
				(_port(_int Instruction 1 0 42(_ent (_in))))
				(_port(_int RegDst -2 0 43(_ent (_out))))
				(_port(_int Jump -2 0 44(_ent (_out))))
				(_port(_int Branch -2 0 45(_ent (_out))))
				(_port(_int MemRead -2 0 46(_ent (_out))))
				(_port(_int MemtoReg -2 0 47(_ent (_out))))
				(_port(_int ALUOp 2 0 48(_ent (_out))))
				(_port(_int MemWrite -2 0 49(_ent (_out))))
				(_port(_int ALUSrc -2 0 50(_ent (_out))))
				(_port(_int RegWrite -2 0 51(_ent (_out))))
			)
		)
		(ALU_control
			(_object
				(_port(_int Instruction 3 0 56(_ent (_in))))
				(_port(_int ALUOp 4 0 57(_ent (_in))))
				(_port(_int operacion 5 0 58(_ent (_out))))
			)
		)
		(InstructionMemory
			(_object
				(_gen(_int size -1 0 65(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1314 0 67(_array -2((_dto c 0 i 0)))))
				(_port(_int AddressIM 15 0 67(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1316 0 68(_array -2((_dto c 1 i 0)))))
				(_port(_int Instruction 16 0 68(_ent (_out))))
			)
		)
		(MUX1
			(_object
				(_gen(_int size -1 0 74(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1318 0 76(_array -2((_dto c 2 i 0)))))
				(_port(_int Data01 15 0 76(_ent (_in))))
				(_port(_int Data11 15 0 76(_ent (_in))))
				(_port(_int Selector -2 0 77(_ent (_in))))
				(_port(_int Result 6 0 78(_ent (_out))))
			)
		)
		(MUX2
			(_object
				(_gen(_int size -1 0 82(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1322 0 84(_array -2((_dto c 3 i 0)))))
				(_port(_int Data0 15 0 84(_ent (_in))))
				(_port(_int Data1 15 0 84(_ent (_in))))
				(_port(_int Selector -2 0 85(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1326 0 86(_array -2((_dto c 4 i 0)))))
				(_port(_int Result 16 0 86(_ent (_out))))
			)
		)
		(MUX3
			(_object
				(_gen(_int size -1 0 90(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1328 0 92(_array -2((_dto c 5 i 0)))))
				(_port(_int Data13 15 0 92(_ent (_in))))
				(_port(_int Data03 15 0 92(_ent (_in))))
				(_port(_int Selector -2 0 93(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1332 0 94(_array -2((_dto c 6 i 0)))))
				(_port(_int Result 16 0 94(_ent (_out))))
			)
		)
		(Registers
			(_object
				(_gen(_int size -1 0 99(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1334 0 101(_array -2((_dto c 7 i 0)))))
				(_port(_int ReadADR1 15 0 101(_ent (_in))))
				(_port(_int ReadADR2 15 0 101(_ent (_in))))
				(_port(_int WriteADR1 7 0 102(_ent (_in))))
				(_port(_int WriteReadSEL -2 0 103(_ent (_in))))
				(_port(_int clock -2 0 103(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1340 0 104(_array -2((_dto c 8 i 0)))))
				(_port(_int DataIn1 16 0 104(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1342 0 105(_array -2((_dto c 9 i 0)))))
				(_port(_int DataOut1 17 0 105(_ent (_out))))
				(_port(_int DataOut2 17 0 105(_ent (_out))))
			)
		)
		(Seu
			(_object
				(_port(_int Instruction 8 0 109(_ent (_in))))
				(_port(_int Output 8 0 110(_ent (_out))))
			)
		)
		(datamemory
			(_object
				(_gen(_int size -1 0 114(_ent((i 32)))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1348 0 116(_array -2((_dto c 10 i 0)))))
				(_port(_int Address 15 0 116(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1350 0 117(_array -2((_dto c 11 i 0)))))
				(_port(_int WriteData 16 0 117(_ent (_in))))
				(_port(_int MemoryWrite -2 0 118(_ent (_in))))
				(_port(_int MemoryRead -2 0 118(_ent (_in))))
				(_port(_int Clock -2 0 118(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~1352 0 119(_array -2((_dto c 12 i 0)))))
				(_port(_int ReadData 17 0 119(_ent (_out))))
			)
		)
		(PC_SECTION1
			(_object
				(_gen(_int size -1 0 28(_ent((i 32)))))
				(_port(_int Branch -2 0 30(_ent (_in))))
				(_port(_int Zero -2 0 30(_ent (_in))))
				(_port(_int Jump -2 0 30(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~13 0 31(_array -2((_dto c 13 i 0)))))
				(_port(_int SignExtend 15 0 31(_ent (_in))))
				(_port(_int Instruction 15 0 31(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~134 0 32(_array -2((_dto c 14 i 0)))))
				(_port(_int NextAddress 16 0 32(_ent (_out))))
				(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~136 0 33(_array -2((_dto c 15 i 0)))))
				(_port(_int ReadAddress 17 0 33(_ent (_in))))
			)
		)
		(PC
			(_object
				(_port(_int Input 0 0 21(_ent (_in))))
				(_port(_int Output 0 0 22(_ent (_out))))
				(_port(_int RESET_N -2 0 23(_ent (_in))))
				(_port(_int clock -2 0 23(_ent (_in))))
			)
		)
		(ALU
			(_object
				(_port(_int a 9 0 124(_ent (_in))))
				(_port(_int b 9 0 125(_ent (_in))))
				(_port(_int operacion 10 0 126(_ent (_in))))
				(_port(_int result 9 0 127(_ent (_out))))
				(_port(_int cero -2 0 128(_ent (_out))))
			)
		)
	)
	(_inst control_gral 0 174(_comp Control)
		(_port
			((Instruction)(Instruction))
			((RegDst)(RegDst))
			((Jump)(Jump))
			((Branch)(Branch))
			((MemRead)(MemRead))
			((MemtoReg)(MemtoReg))
			((ALUOp)(ALUOp))
			((MemWrite)(MemWrite))
			((ALUSrc)(ALUSrc))
			((RegWrite)(RegWrite))
		)
		(_use(_ent . Control)
		)
	)
	(_inst alu_control_main 0 175(_comp ALU_control)
		(_port
			((Instruction)(Instruction))
			((ALUOp)(ALUOp))
			((operacion)(operacion))
		)
		(_use(_ent . ALU_control)
		)
	)
	(_inst instruction_memory 0 178(_comp InstructionMemory)
		(_port
			((AddressIM)(ReadAddress))
			((Instruction)(Instruction))
		)
		(_use(_ent . InstructionMemory)
			(_port
				((AddressIM)(AddressIM))
				((Instruction)(Instruction))
			)
		)
	)
	(_inst mux_01 0 180(_comp MUX1)
		(_port
			((Data01)(Instruction))
			((Data11)(Instruction))
			((Selector)(RegDst))
			((Result)(write_register))
		)
		(_use(_ent . MUX1)
			(_port
				((Data01)(Data01))
				((Data11)(Data11))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_02 0 181(_comp MUX2)
		(_port
			((Data0)(ReadData2))
			((Data1)(ShiftLeft))
			((Selector)(ALUSrc))
			((Result)(ALU_b))
		)
		(_use(_ent . MUX2)
			(_port
				((Data0)(Data0))
				((Data1)(Data1))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst mux_03 0 182(_comp MUX3)
		(_port
			((Data13)(read_data_mem))
			((Data03)(ALU_result))
			((Selector)(MemtoReg))
			((Result)(writeData))
		)
		(_use(_ent . MUX3)
			(_port
				((Data13)(Data13))
				((Data03)(Data03))
				((Selector)(Selector))
				((Result)(Result))
			)
		)
	)
	(_inst register_01 0 184(_comp Registers)
		(_port
			((ReadADR1)(Instruction))
			((ReadADR2)(Instruction))
			((WriteADR1)(write_register))
			((WriteReadSEL)(RegWrite))
			((clock)(mainClock))
			((DataIn1)(writeData))
			((DataOut1)(ALU_a))
			((DataOut2)(ReadData2))
		)
		(_use(_ent . Registers)
			(_port
				((ReadADR1)(ReadADR1))
				((ReadADR2)(ReadADR2))
				((WriteADR1)(WriteADR1))
				((WriteReadSEL)(WriteReadSEL))
				((clock)(clock))
				((DataIn1)(DataIn1))
				((DataOut1)(DataOut1))
				((DataOut2)(DataOut2))
			)
		)
	)
	(_inst extended_sign 0 185(_comp Seu)
		(_port
			((Instruction)(Instruction))
			((Output)(ShiftLeft))
		)
		(_use(_ent . Seu)
		)
	)
	(_inst memory 0 187(_comp datamemory)
		(_port
			((Address)(ALU_result))
			((WriteData)(ReadData2))
			((MemoryWrite)(MemWrite))
			((MemoryRead)(MemRead))
			((Clock)(mainClock))
			((ReadData)(read_data_mem))
		)
		(_use(_ent . datamemory)
			(_port
				((Address)(Address))
				((WriteData)(WriteData))
				((MemoryWrite)(MemoryWrite))
				((MemoryRead)(MemoryRead))
				((Clock)(Clock))
				((ReadData)(ReadData))
			)
		)
	)
	(_inst nube_pc 0 189(_comp PC_SECTION1)
		(_port
			((Branch)(Branch))
			((Zero)(ALU_zero))
			((Jump)(Jump))
			((SignExtend)(ShiftLeft))
			((Instruction)(Instruction))
			((NextAddress)(NextAddress))
			((ReadAddress)(ReadAddress))
		)
		(_use(_ent . PC_SECTION1)
			(_port
				((Branch)(Branch))
				((Zero)(Zero))
				((Jump)(Jump))
				((SignExtend)(SignExtend))
				((Instruction)(Instruction))
				((NextAddress)(NextAddress))
				((ReadAddress)(ReadAddress))
			)
		)
	)
	(_inst program_counter 0 190(_comp PC)
		(_port
			((Input)(NextAddress))
			((Output)(ReadAddress))
			((RESET_N)(Reset))
			((clock)(mainClock))
		)
		(_use(_ent . PC)
		)
	)
	(_inst main_alu 0 192(_comp ALU)
		(_port
			((a)(ALU_a))
			((b)(ALU_b))
			((operacion)(operacion))
			((result)(ALU_result))
			((cero)(ALU_zero))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_gen(_int size -1 0 9 \32\ (_ent((i 32)))))
		(_port(_int mainClock -2 0 11(_ent(_in))))
		(_port(_int Reset -2 0 11(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~138 0 42(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 48(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1310 0 56(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 57(_array -2((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 58(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 78(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1338 0 102(_array -2((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1346 0 109(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1354 0 124(_array -2((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1356 0 126(_array -2((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1358 0 136(_array -2((_dto i 31 i 0)))))
		(_sig(_int Instruction 11 0 136(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1360 0 137(_array -2((_dto i 4 i 0)))))
		(_sig(_int write_register 12 0 137(_arch(_uni))))
		(_sig(_int ReadData2 11 0 138(_arch(_uni))))
		(_sig(_int writeData 11 0 139(_arch(_uni))))
		(_sig(_int RegDst -2 0 143(_arch(_uni))))
		(_sig(_int Jump -2 0 144(_arch(_uni))))
		(_sig(_int Branch -2 0 145(_arch(_uni))))
		(_sig(_int MemRead -2 0 146(_arch(_uni))))
		(_sig(_int MemtoReg -2 0 147(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1362 0 148(_array -2((_dto i 1 i 0)))))
		(_sig(_int ALUOp 13 0 148(_arch(_uni))))
		(_sig(_int MemWrite -2 0 149(_arch(_uni))))
		(_sig(_int ALUSrc -2 0 150(_arch(_uni))))
		(_sig(_int RegWrite -2 0 151(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1364 0 153(_array -2((_dto i 3 i 0)))))
		(_sig(_int operacion 14 0 153(_arch(_uni))))
		(_sig(_int ShiftLeft 11 0 156(_arch(_uni))))
		(_sig(_int ReadAddress 11 0 157(_arch(_uni))))
		(_sig(_int NextAddress 11 0 158(_arch(_uni))))
		(_sig(_int ALU_a 11 0 164(_arch(_uni))))
		(_sig(_int ALU_b 11 0 165(_arch(_uni))))
		(_sig(_int ALU_result 11 0 166(_arch(_uni))))
		(_sig(_int ALU_zero -2 0 167(_arch(_uni))))
		(_sig(_int read_data_mem 11 0 169(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . structural 16 -1)
)
I 000051 55 4696          1654188968264 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654188968265 2022.06.02 11:56:08)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code a8fbafffa1fef8beafaaecf2fcaefcaefeafaaafa1)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000111111"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
V 000051 55 1074          1654188968289 Behavioral
(_unit VHDL(mux1 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654188968290 2022.06.02 11:56:08)
	(_source(\../src/MUX1.vhd\))
	(_parameters tan)
	(_code b8ebefedb5eee4abb8b9fce3ecbfb0bbb9beecbfbd)
	(_ent
		(_time 1653333110629)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data01 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data11 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 11(_array -2((_dto i 4 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0(d_20_16))(1(d_15_11))(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 3 -1)
)
V 000051 55 1060          1654188968305 Behavioral
(_unit VHDL(mux2 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654188968306 2022.06.02 11:56:08)
	(_source(\../src/MUX2.vhd\))
	(_parameters tan)
	(_code c89b9f9cc59e94dbcbc98c939ccfc0cbcace9ccfcd)
	(_ent
		(_time 1653333022487)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data0 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data1 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
V 000051 55 1062          1654188968323 Behavioral
(_unit VHDL(mux3 0 6(behavioral 0 14))
	(_version vef)
	(_time 1654188968324 2022.06.02 11:56:08)
	(_source(\../src/MUX3.vhd\))
	(_parameters tan)
	(_code d7848084d5818bc4d5d6938c83d0dfd4d4d183d0d2)
	(_ent
		(_time 1653761945874)
	)
	(_object
		(_gen(_int size -1 0 7 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 9(_array -2((_dto c 1 i 0)))))
		(_port(_int Data13 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 9(_array -2((_dto c 2 i 0)))))
		(_port(_int Data03 0 0 9(_ent(_in))))
		(_port(_int Selector -2 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 11(_array -2((_dto c 3 i 0)))))
		(_port(_int Result 2 0 11(_ent(_out))))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 4 -1)
)
V 000051 55 1144          1654188968342 Behavioral
(_unit VHDL(alu_control 0 8(behavioral 0 16))
	(_version vef)
	(_time 1654188968343 2022.06.02 11:56:08)
	(_source(\../src/ALU_control.vhd\))
	(_parameters tan)
	(_code f6a5f4a6a3a0a7e3a2a4e5acf1f0a3f1f2f1f4f0a0)
	(_ent
		(_time 1653332843279)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 10(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 11(_array -1((_dto i 3 i 0)))))
		(_port(_int operacion 2 0 11(_ent(_out))))
		(_prcs
			(line__20(_arch 0 0 20(_prcs(_simple)(_trgt(2))(_sens(0(d_5_0))(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(514)
		(770)
		(515)
		(33751554)
		(33751810)
		(33686019 514)
		(33686019 515)
		(50463235 514)
		(33686018)
		(50463235 770)
		(50463234)
		(33751555 515)
		(50529026)
		(50529027)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1417          1654188968367 Behavioral
(_unit VHDL(control 0 8(behavioral 0 23))
	(_version vef)
	(_time 1654188968368 2022.06.02 11:56:08)
	(_source(\../src/control.vhd\))
	(_parameters tan)
	(_code 06550100565107110706145c010055000500500053)
	(_ent
		(_time 1653329936192)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 9(_ent(_in))))
		(_port(_int RegDst -1 0 10(_ent(_out))))
		(_port(_int Jump -1 0 11(_ent(_out))))
		(_port(_int Branch -1 0 12(_ent(_out))))
		(_port(_int MemRead -1 0 13(_ent(_out))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 15(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 15(_ent(_out))))
		(_port(_int MemWrite -1 0 16(_ent(_out))))
		(_port(_int ALUSrc -1 0 17(_ent(_out))))
		(_port(_int RegWrite -1 0 18(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 24(_array -1((_dto i 5 i 0)))))
		(_sig(_int Ins 2 0 24(_arch(_uni))))
		(_prcs
			(line__26(_arch 0 0 26(_prcs(_simple)(_trgt(10)(1)(2)(3)(4)(5)(6)(7)(8)(9))(_sens(10)(0(d_31_26))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686019 771)
		(33751555 771)
		(50463234 514)
		(515)
		(514)
		(770)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 4696          1654189049458 Behavioral
(_unit VHDL(datamemory 0 30(behavioral 0 42))
	(_version vef)
	(_time 1654189049459 2022.06.02 11:57:29)
	(_source(\../src/datamemory.vhd\))
	(_parameters tan)
	(_code ccc8c8999e9a9cdacbce889698ca98ca9acbcecbc5)
	(_ent
		(_time 1652120722689)
	)
	(_object
		(_gen(_int size -1 0 31 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~12 0 33(_array -2((_dto c 2 i 0)))))
		(_port(_int Address 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~122 0 34(_array -2((_dto c 3 i 0)))))
		(_port(_int WriteData 1 0 34(_ent(_in))))
		(_port(_int MemoryWrite -2 0 35(_ent(_in))))
		(_port(_int MemoryRead -2 0 35(_ent(_in))))
		(_port(_int Clock -2 0 35(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{size-1~downto~0}~124 0 36(_array -2((_dto c 4 i 0)))))
		(_port(_int ReadData 2 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 43(_array -2((_dto i 31 i 0)))))
		(_type(_int memoryType 0 43(_array 3((_to i 0 i 63)))))
		(_sig(_int memory 4 0 44(_arch(_uni(((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000111110"\))((_string \"00000000000000000000000000111101"\))((_string \"00000000000000000000000000111100"\))((_string \"00000000000000000000000000111011"\))((_string \"00000000000000000000000000111010"\))((_string \"00000000000000000000000000111001"\))((_string \"00000000000000000000000000111000"\))((_string \"00000000000000000000000000110111"\))((_string \"00000000000000000000000000110110"\))((_string \"00000000000000000000000000110101"\))((_string \"00000000000000000000000000110100"\))((_string \"00000000000000000000000000110011"\))((_string \"00000000000000000000000000110010"\))((_string \"00000000000000000000000000110001"\))((_string \"00000000000000000000000000110000"\))((_string \"00000000000000000000000000101111"\))((_string \"00000000000000000000000000101110"\))((_string \"00000000000000000000000000101101"\))((_string \"00000000000000000000000000101100"\))((_string \"00000000000000000000000000101011"\))((_string \"00000000000000000000000000101010"\))((_string \"00000000000000000000000000101001"\))((_string \"00000000000000000000000000101000"\))((_string \"00000000000000000000000000100111"\))((_string \"00000000000000000000000000100110"\))((_string \"00000000000000000000000000100101"\))((_string \"00000000000000000000000000100100"\))((_string \"00000000000000000000000000100011"\))((_string \"00000000000000000000000000100010"\))((_string \"00000000000000000000000000100001"\))((_string \"00000000000000000000000000100000"\))((_string \"00000000000000000000000000011111"\))((_string \"00000000000000000000000000011110"\))((_string \"00000000000000000000000000011101"\))((_string \"00000000000000000000000000011100"\))((_string \"00000000000000000000000000011011"\))((_string \"00000000000000000000000000011010"\))((_string \"00000000000000000000000000011001"\))((_string \"00000000000000000000000000011000"\))((_string \"00000000000000000000000000010111"\))((_string \"00000000000000000000000000010110"\))((_string \"00000000000000000000000000010101"\))((_string \"00000000000000000000000000010100"\))((_string \"00000000000000000000000000010011"\))((_string \"00000000000000000000000000010010"\))((_string \"00000000000000000000000000010001"\))((_string \"00000000000000000000000000010000"\))((_string \"00000000000000000000000000001111"\))((_string \"00000000000000000000000000001110"\))((_string \"00000000000000000000000000001101"\))((_string \"00000000000000000000000000001100"\))((_string \"00000000000000000000000000001011"\))((_string \"00000000000000000000000000001010"\))((_string \"00000000000000000000000000001001"\))((_string \"00000000000000000000000000001000"\))((_string \"00000000000000000000000000000111"\))((_string \"00000000000000000000000000000110"\))((_string \"00000000000000000000000000000101"\))((_string \"00000000000000000000000000000100"\))((_string \"00000000000000000000000000000011"\))((_string \"00000000000000000000000000000010"\))((_string \"00000000000000000000000000000001"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__109(_arch 0 0 109(_prcs(_trgt(5))(_sens(0)(3)(4)(6))(_dssslsensitivity 3)(_mon))))
			(line__119(_arch 1 0 119(_prcs(_trgt(6))(_sens(0)(1)(2)(4))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . Behavioral 5 -1)
)
