{
  "module_name": "sa8775p.c",
  "hash_id": "6be53e1b52b81d8d92ab36db3573a8d9f12a78b145b2b8368bbbeb58986447a4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/interconnect/qcom/sa8775p.c",
  "human_readable_source": "\n \n\n#include <linux/device.h>\n#include <linux/interconnect.h>\n#include <linux/interconnect-provider.h>\n#include <linux/mod_devicetable.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <dt-bindings/interconnect/qcom,sa8775p-rpmh.h>\n\n#include \"bcm-voter.h\"\n#include \"icc-rpmh.h\"\n\n#define SA8775P_MASTER_GPU_TCU\t\t\t\t0\n#define SA8775P_MASTER_PCIE_TCU\t\t\t\t1\n#define SA8775P_MASTER_SYS_TCU\t\t\t\t2\n#define SA8775P_MASTER_APPSS_PROC\t\t\t3\n#define SA8775P_MASTER_LLCC\t\t\t\t4\n#define SA8775P_MASTER_CNOC_LPASS_AG_NOC\t\t5\n#define SA8775P_MASTER_GIC_AHB\t\t\t\t6\n#define SA8775P_MASTER_CDSP_NOC_CFG\t\t\t7\n#define SA8775P_MASTER_CDSPB_NOC_CFG\t\t\t8\n#define SA8775P_MASTER_QDSS_BAM\t\t\t\t9\n#define SA8775P_MASTER_QUP_0\t\t\t\t10\n#define SA8775P_MASTER_QUP_1\t\t\t\t11\n#define SA8775P_MASTER_QUP_2\t\t\t\t12\n#define SA8775P_MASTER_A1NOC_SNOC\t\t\t13\n#define SA8775P_MASTER_A2NOC_SNOC\t\t\t14\n#define SA8775P_MASTER_CAMNOC_HF\t\t\t15\n#define SA8775P_MASTER_CAMNOC_ICP\t\t\t16\n#define SA8775P_MASTER_CAMNOC_SF\t\t\t17\n#define SA8775P_MASTER_COMPUTE_NOC\t\t\t18\n#define SA8775P_MASTER_COMPUTE_NOC_1\t\t\t19\n#define SA8775P_MASTER_CNOC_A2NOC\t\t\t20\n#define SA8775P_MASTER_CNOC_DC_NOC\t\t\t21\n#define SA8775P_MASTER_GEM_NOC_CFG\t\t\t22\n#define SA8775P_MASTER_GEM_NOC_CNOC\t\t\t23\n#define SA8775P_MASTER_GEM_NOC_PCIE_SNOC\t\t24\n#define SA8775P_MASTER_GPDSP_SAIL\t\t\t25\n#define SA8775P_MASTER_GFX3D\t\t\t\t26\n#define SA8775P_MASTER_LPASS_ANOC\t\t\t27\n#define SA8775P_MASTER_MDP0\t\t\t\t28\n#define SA8775P_MASTER_MDP1\t\t\t\t29\n#define SA8775P_MASTER_MDP_CORE1_0\t\t\t30\n#define SA8775P_MASTER_MDP_CORE1_1\t\t\t31\n#define SA8775P_MASTER_MNOC_HF_MEM_NOC\t\t\t32\n#define SA8775P_MASTER_CNOC_MNOC_HF_CFG\t\t\t33\n#define SA8775P_MASTER_MNOC_SF_MEM_NOC\t\t\t34\n#define SA8775P_MASTER_CNOC_MNOC_SF_CFG\t\t\t35\n#define SA8775P_MASTER_ANOC_PCIE_GEM_NOC\t\t36\n#define SA8775P_MASTER_SNOC_CFG\t\t\t\t37\n#define SA8775P_MASTER_SNOC_GC_MEM_NOC\t\t\t38\n#define SA8775P_MASTER_SNOC_SF_MEM_NOC\t\t\t39\n#define SA8775P_MASTER_VIDEO_P0\t\t\t\t40\n#define SA8775P_MASTER_VIDEO_P1\t\t\t\t41\n#define SA8775P_MASTER_VIDEO_PROC\t\t\t42\n#define SA8775P_MASTER_VIDEO_V_PROC\t\t\t43\n#define SA8775P_MASTER_QUP_CORE_0\t\t\t44\n#define SA8775P_MASTER_QUP_CORE_1\t\t\t45\n#define SA8775P_MASTER_QUP_CORE_2\t\t\t46\n#define SA8775P_MASTER_QUP_CORE_3\t\t\t47\n#define SA8775P_MASTER_CRYPTO_CORE0\t\t\t48\n#define SA8775P_MASTER_CRYPTO_CORE1\t\t\t49\n#define SA8775P_MASTER_DSP0\t\t\t\t50\n#define SA8775P_MASTER_DSP1\t\t\t\t51\n#define SA8775P_MASTER_IPA\t\t\t\t52\n#define SA8775P_MASTER_LPASS_PROC\t\t\t53\n#define SA8775P_MASTER_CDSP_PROC\t\t\t54\n#define SA8775P_MASTER_CDSP_PROC_B\t\t\t55\n#define SA8775P_MASTER_PIMEM\t\t\t\t56\n#define SA8775P_MASTER_QUP_3\t\t\t\t57\n#define SA8775P_MASTER_EMAC\t\t\t\t58\n#define SA8775P_MASTER_EMAC_1\t\t\t\t59\n#define SA8775P_MASTER_GIC\t\t\t\t60\n#define SA8775P_MASTER_PCIE_0\t\t\t\t61\n#define SA8775P_MASTER_PCIE_1\t\t\t\t62\n#define SA8775P_MASTER_QDSS_ETR_0\t\t\t63\n#define SA8775P_MASTER_QDSS_ETR_1\t\t\t64\n#define SA8775P_MASTER_SDC\t\t\t\t65\n#define SA8775P_MASTER_UFS_CARD\t\t\t\t66\n#define SA8775P_MASTER_UFS_MEM\t\t\t\t67\n#define SA8775P_MASTER_USB2\t\t\t\t68\n#define SA8775P_MASTER_USB3_0\t\t\t\t69\n#define SA8775P_MASTER_USB3_1\t\t\t\t70\n#define SA8775P_SLAVE_EBI1\t\t\t\t512\n#define SA8775P_SLAVE_AHB2PHY_0\t\t\t\t513\n#define SA8775P_SLAVE_AHB2PHY_1\t\t\t\t514\n#define SA8775P_SLAVE_AHB2PHY_2\t\t\t\t515\n#define SA8775P_SLAVE_AHB2PHY_3\t\t\t\t516\n#define SA8775P_SLAVE_ANOC_THROTTLE_CFG\t\t\t517\n#define SA8775P_SLAVE_AOSS\t\t\t\t518\n#define SA8775P_SLAVE_APPSS\t\t\t\t519\n#define SA8775P_SLAVE_BOOT_ROM\t\t\t\t520\n#define SA8775P_SLAVE_CAMERA_CFG\t\t\t521\n#define SA8775P_SLAVE_CAMERA_NRT_THROTTLE_CFG\t\t522\n#define SA8775P_SLAVE_CAMERA_RT_THROTTLE_CFG\t\t523\n#define SA8775P_SLAVE_CLK_CTL\t\t\t\t524\n#define SA8775P_SLAVE_CDSP_CFG\t\t\t\t525\n#define SA8775P_SLAVE_CDSP1_CFG\t\t\t\t526\n#define SA8775P_SLAVE_RBCPR_CX_CFG\t\t\t527\n#define SA8775P_SLAVE_RBCPR_MMCX_CFG\t\t\t528\n#define SA8775P_SLAVE_RBCPR_MX_CFG\t\t\t529\n#define SA8775P_SLAVE_CPR_NSPCX\t\t\t\t530\n#define SA8775P_SLAVE_CRYPTO_0_CFG\t\t\t531\n#define SA8775P_SLAVE_CX_RDPM\t\t\t\t532\n#define SA8775P_SLAVE_DISPLAY_CFG\t\t\t533\n#define SA8775P_SLAVE_DISPLAY_RT_THROTTLE_CFG\t\t534\n#define SA8775P_SLAVE_DISPLAY1_CFG\t\t\t535\n#define SA8775P_SLAVE_DISPLAY1_RT_THROTTLE_CFG\t\t536\n#define SA8775P_SLAVE_EMAC_CFG\t\t\t\t537\n#define SA8775P_SLAVE_EMAC1_CFG\t\t\t\t538\n#define SA8775P_SLAVE_GP_DSP0_CFG\t\t\t539\n#define SA8775P_SLAVE_GP_DSP1_CFG\t\t\t540\n#define SA8775P_SLAVE_GPDSP0_THROTTLE_CFG\t\t541\n#define SA8775P_SLAVE_GPDSP1_THROTTLE_CFG\t\t542\n#define SA8775P_SLAVE_GPU_TCU_THROTTLE_CFG\t\t543\n#define SA8775P_SLAVE_GFX3D_CFG\t\t\t\t544\n#define SA8775P_SLAVE_HWKM\t\t\t\t545\n#define SA8775P_SLAVE_IMEM_CFG\t\t\t\t546\n#define SA8775P_SLAVE_IPA_CFG\t\t\t\t547\n#define SA8775P_SLAVE_IPC_ROUTER_CFG\t\t\t548\n#define SA8775P_SLAVE_LLCC_CFG\t\t\t\t549\n#define SA8775P_SLAVE_LPASS\t\t\t\t550\n#define SA8775P_SLAVE_LPASS_CORE_CFG\t\t\t551\n#define SA8775P_SLAVE_LPASS_LPI_CFG\t\t\t552\n#define SA8775P_SLAVE_LPASS_MPU_CFG\t\t\t553\n#define SA8775P_SLAVE_LPASS_THROTTLE_CFG\t\t554\n#define SA8775P_SLAVE_LPASS_TOP_CFG\t\t\t555\n#define SA8775P_SLAVE_MX_RDPM\t\t\t\t556\n#define SA8775P_SLAVE_MXC_RDPM\t\t\t\t557\n#define SA8775P_SLAVE_PCIE_0_CFG\t\t\t558\n#define SA8775P_SLAVE_PCIE_1_CFG\t\t\t559\n#define SA8775P_SLAVE_PCIE_RSC_CFG\t\t\t560\n#define SA8775P_SLAVE_PCIE_TCU_THROTTLE_CFG\t\t561\n#define SA8775P_SLAVE_PCIE_THROTTLE_CFG\t\t\t562\n#define SA8775P_SLAVE_PDM\t\t\t\t563\n#define SA8775P_SLAVE_PIMEM_CFG\t\t\t\t564\n#define SA8775P_SLAVE_PKA_WRAPPER_CFG\t\t\t565\n#define SA8775P_SLAVE_QDSS_CFG\t\t\t\t566\n#define SA8775P_SLAVE_QM_CFG\t\t\t\t567\n#define SA8775P_SLAVE_QM_MPU_CFG\t\t\t568\n#define SA8775P_SLAVE_QUP_0\t\t\t\t569\n#define SA8775P_SLAVE_QUP_1\t\t\t\t570\n#define SA8775P_SLAVE_QUP_2\t\t\t\t571\n#define SA8775P_SLAVE_QUP_3\t\t\t\t572\n#define SA8775P_SLAVE_SAIL_THROTTLE_CFG\t\t\t573\n#define SA8775P_SLAVE_SDC1\t\t\t\t574\n#define SA8775P_SLAVE_SECURITY\t\t\t\t575\n#define SA8775P_SLAVE_SNOC_THROTTLE_CFG\t\t\t576\n#define SA8775P_SLAVE_TCSR\t\t\t\t577\n#define SA8775P_SLAVE_TLMM\t\t\t\t578\n#define SA8775P_SLAVE_TSC_CFG\t\t\t\t579\n#define SA8775P_SLAVE_UFS_CARD_CFG\t\t\t580\n#define SA8775P_SLAVE_UFS_MEM_CFG\t\t\t581\n#define SA8775P_SLAVE_USB2\t\t\t\t582\n#define SA8775P_SLAVE_USB3_0\t\t\t\t583\n#define SA8775P_SLAVE_USB3_1\t\t\t\t584\n#define SA8775P_SLAVE_VENUS_CFG\t\t\t\t585\n#define SA8775P_SLAVE_VENUS_CVP_THROTTLE_CFG\t\t586\n#define SA8775P_SLAVE_VENUS_V_CPU_THROTTLE_CFG\t\t587\n#define SA8775P_SLAVE_VENUS_VCODEC_THROTTLE_CFG\t\t588\n#define SA8775P_SLAVE_A1NOC_SNOC\t\t\t589\n#define SA8775P_SLAVE_A2NOC_SNOC\t\t\t590\n#define SA8775P_SLAVE_DDRSS_CFG\t\t\t\t591\n#define SA8775P_SLAVE_GEM_NOC_CNOC\t\t\t592\n#define SA8775P_SLAVE_GEM_NOC_CFG\t\t\t593\n#define SA8775P_SLAVE_SNOC_GEM_NOC_GC\t\t\t594\n#define SA8775P_SLAVE_SNOC_GEM_NOC_SF\t\t\t595\n#define SA8775P_SLAVE_GP_DSP_SAIL_NOC\t\t\t596\n#define SA8775P_SLAVE_GPDSP_NOC_CFG\t\t\t597\n#define SA8775P_SLAVE_HCP_A\t\t\t\t598\n#define SA8775P_SLAVE_LLCC\t\t\t\t599\n#define SA8775P_SLAVE_MNOC_HF_MEM_NOC\t\t\t600\n#define SA8775P_SLAVE_MNOC_SF_MEM_NOC\t\t\t601\n#define SA8775P_SLAVE_CNOC_MNOC_HF_CFG\t\t\t602\n#define SA8775P_SLAVE_CNOC_MNOC_SF_CFG\t\t\t603\n#define SA8775P_SLAVE_CDSP_MEM_NOC\t\t\t604\n#define SA8775P_SLAVE_CDSPB_MEM_NOC\t\t\t605\n#define SA8775P_SLAVE_HCP_B\t\t\t\t606\n#define SA8775P_SLAVE_GEM_NOC_PCIE_CNOC\t\t\t607\n#define SA8775P_SLAVE_PCIE_ANOC_CFG\t\t\t608\n#define SA8775P_SLAVE_ANOC_PCIE_GEM_NOC\t\t\t609\n#define SA8775P_SLAVE_SNOC_CFG\t\t\t\t610\n#define SA8775P_SLAVE_LPASS_SNOC\t\t\t611\n#define SA8775P_SLAVE_QUP_CORE_0\t\t\t612\n#define SA8775P_SLAVE_QUP_CORE_1\t\t\t613\n#define SA8775P_SLAVE_QUP_CORE_2\t\t\t614\n#define SA8775P_SLAVE_QUP_CORE_3\t\t\t615\n#define SA8775P_SLAVE_BOOT_IMEM\t\t\t\t616\n#define SA8775P_SLAVE_IMEM\t\t\t\t617\n#define SA8775P_SLAVE_PIMEM\t\t\t\t618\n#define SA8775P_SLAVE_SERVICE_NSP_NOC\t\t\t619\n#define SA8775P_SLAVE_SERVICE_NSPB_NOC\t\t\t620\n#define SA8775P_SLAVE_SERVICE_GEM_NOC_1\t\t\t621\n#define SA8775P_SLAVE_SERVICE_MNOC_HF\t\t\t622\n#define SA8775P_SLAVE_SERVICE_MNOC_SF\t\t\t623\n#define SA8775P_SLAVE_SERVICES_LPASS_AML_NOC\t\t624\n#define SA8775P_SLAVE_SERVICE_LPASS_AG_NOC\t\t625\n#define SA8775P_SLAVE_SERVICE_GEM_NOC_2\t\t\t626\n#define SA8775P_SLAVE_SERVICE_SNOC\t\t\t627\n#define SA8775P_SLAVE_SERVICE_GEM_NOC\t\t\t628\n#define SA8775P_SLAVE_SERVICE_GEM_NOC2\t\t\t629\n#define SA8775P_SLAVE_PCIE_0\t\t\t\t630\n#define SA8775P_SLAVE_PCIE_1\t\t\t\t631\n#define SA8775P_SLAVE_QDSS_STM\t\t\t\t632\n#define SA8775P_SLAVE_TCU\t\t\t\t633\n\nstatic struct qcom_icc_node qxm_qup3 = {\n\t.name = \"qxm_qup3\",\n\t.id = SA8775P_MASTER_QUP_3,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_emac_0 = {\n\t.name = \"xm_emac_0\",\n\t.id = SA8775P_MASTER_EMAC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_emac_1 = {\n\t.name = \"xm_emac_1\",\n\t.id = SA8775P_MASTER_EMAC_1,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_sdc1 = {\n\t.name = \"xm_sdc1\",\n\t.id = SA8775P_MASTER_SDC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_ufs_mem = {\n\t.name = \"xm_ufs_mem\",\n\t.id = SA8775P_MASTER_UFS_MEM,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_usb2_2 = {\n\t.name = \"xm_usb2_2\",\n\t.id = SA8775P_MASTER_USB2,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_usb3_0 = {\n\t.name = \"xm_usb3_0\",\n\t.id = SA8775P_MASTER_USB3_0,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_usb3_1 = {\n\t.name = \"xm_usb3_1\",\n\t.id = SA8775P_MASTER_USB3_1,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qhm_qdss_bam = {\n\t.name = \"qhm_qdss_bam\",\n\t.id = SA8775P_MASTER_QDSS_BAM,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qhm_qup0 = {\n\t.name = \"qhm_qup0\",\n\t.id = SA8775P_MASTER_QUP_0,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qhm_qup1 = {\n\t.name = \"qhm_qup1\",\n\t.id = SA8775P_MASTER_QUP_1,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qhm_qup2 = {\n\t.name = \"qhm_qup2\",\n\t.id = SA8775P_MASTER_QUP_2,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qnm_cnoc_datapath = {\n\t.name = \"qnm_cnoc_datapath\",\n\t.id = SA8775P_MASTER_CNOC_A2NOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qxm_crypto_0 = {\n\t.name = \"qxm_crypto_0\",\n\t.id = SA8775P_MASTER_CRYPTO_CORE0,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qxm_crypto_1 = {\n\t.name = \"qxm_crypto_1\",\n\t.id = SA8775P_MASTER_CRYPTO_CORE1,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qxm_ipa = {\n\t.name = \"qxm_ipa\",\n\t.id = SA8775P_MASTER_IPA,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_qdss_etr_0 = {\n\t.name = \"xm_qdss_etr_0\",\n\t.id = SA8775P_MASTER_QDSS_ETR_0,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_qdss_etr_1 = {\n\t.name = \"xm_qdss_etr_1\",\n\t.id = SA8775P_MASTER_QDSS_ETR_1,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node xm_ufs_card = {\n\t.name = \"xm_ufs_card\",\n\t.id = SA8775P_MASTER_UFS_CARD,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qup0_core_master = {\n\t.name = \"qup0_core_master\",\n\t.id = SA8775P_MASTER_QUP_CORE_0,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_QUP_CORE_0 },\n};\n\nstatic struct qcom_icc_node qup1_core_master = {\n\t.name = \"qup1_core_master\",\n\t.id = SA8775P_MASTER_QUP_CORE_1,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_QUP_CORE_1 },\n};\n\nstatic struct qcom_icc_node qup2_core_master = {\n\t.name = \"qup2_core_master\",\n\t.id = SA8775P_MASTER_QUP_CORE_2,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_QUP_CORE_2 },\n};\n\nstatic struct qcom_icc_node qup3_core_master = {\n\t.name = \"qup3_core_master\",\n\t.id = SA8775P_MASTER_QUP_CORE_3,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_QUP_CORE_3 },\n};\n\nstatic struct qcom_icc_node qnm_gemnoc_cnoc = {\n\t.name = \"qnm_gemnoc_cnoc\",\n\t.id = SA8775P_MASTER_GEM_NOC_CNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 82,\n\t.links = { SA8775P_SLAVE_AHB2PHY_0,\n\t\t   SA8775P_SLAVE_AHB2PHY_1,\n\t\t   SA8775P_SLAVE_AHB2PHY_2,\n\t\t   SA8775P_SLAVE_AHB2PHY_3,\n\t\t   SA8775P_SLAVE_ANOC_THROTTLE_CFG,\n\t\t   SA8775P_SLAVE_AOSS,\n\t\t   SA8775P_SLAVE_APPSS,\n\t\t   SA8775P_SLAVE_BOOT_ROM,\n\t\t   SA8775P_SLAVE_CAMERA_CFG,\n\t\t   SA8775P_SLAVE_CAMERA_NRT_THROTTLE_CFG,\n\t\t   SA8775P_SLAVE_CAMERA_RT_THROTTLE_CFG,\n\t\t   SA8775P_SLAVE_CLK_CTL,\n\t\t   SA8775P_SLAVE_CDSP_CFG,\n\t\t   SA8775P_SLAVE_CDSP1_CFG,\n\t\t   SA8775P_SLAVE_RBCPR_CX_CFG,\n\t\t   SA8775P_SLAVE_RBCPR_MMCX_CFG,\n\t\t   SA8775P_SLAVE_RBCPR_MX_CFG,\n\t\t   SA8775P_SLAVE_CPR_NSPCX,\n\t\t   SA8775P_SLAVE_CRYPTO_0_CFG,\n\t\t   SA8775P_SLAVE_CX_RDPM,\n\t\t   SA8775P_SLAVE_DISPLAY_CFG,\n\t\t   SA8775P_SLAVE_DISPLAY_RT_THROTTLE_CFG,\n\t\t   SA8775P_SLAVE_DISPLAY1_CFG,\n\t\t   SA8775P_SLAVE_DISPLAY1_RT_THROTTLE_CFG,\n\t\t   SA8775P_SLAVE_EMAC_CFG,\n\t\t   SA8775P_SLAVE_EMAC1_CFG,\n\t\t   SA8775P_SLAVE_GP_DSP0_CFG,\n\t\t   SA8775P_SLAVE_GP_DSP1_CFG,\n\t\t   SA8775P_SLAVE_GPDSP0_THROTTLE_CFG,\n\t\t   SA8775P_SLAVE_GPDSP1_THROTTLE_CFG,\n\t\t   SA8775P_SLAVE_GPU_TCU_THROTTLE_CFG,\n\t\t   SA8775P_SLAVE_GFX3D_CFG,\n\t\t   SA8775P_SLAVE_HWKM,\n\t\t   SA8775P_SLAVE_IMEM_CFG,\n\t\t   SA8775P_SLAVE_IPA_CFG,\n\t\t   SA8775P_SLAVE_IPC_ROUTER_CFG,\n\t\t   SA8775P_SLAVE_LPASS,\n\t\t   SA8775P_SLAVE_LPASS_THROTTLE_CFG,\n\t\t   SA8775P_SLAVE_MX_RDPM,\n\t\t   SA8775P_SLAVE_MXC_RDPM,\n\t\t   SA8775P_SLAVE_PCIE_0_CFG,\n\t\t   SA8775P_SLAVE_PCIE_1_CFG,\n\t\t   SA8775P_SLAVE_PCIE_RSC_CFG,\n\t\t   SA8775P_SLAVE_PCIE_TCU_THROTTLE_CFG,\n\t\t   SA8775P_SLAVE_PCIE_THROTTLE_CFG,\n\t\t   SA8775P_SLAVE_PDM,\n\t\t   SA8775P_SLAVE_PIMEM_CFG,\n\t\t   SA8775P_SLAVE_PKA_WRAPPER_CFG,\n\t\t   SA8775P_SLAVE_QDSS_CFG,\n\t\t   SA8775P_SLAVE_QM_CFG,\n\t\t   SA8775P_SLAVE_QM_MPU_CFG,\n\t\t   SA8775P_SLAVE_QUP_0,\n\t\t   SA8775P_SLAVE_QUP_1,\n\t\t   SA8775P_SLAVE_QUP_2,\n\t\t   SA8775P_SLAVE_QUP_3,\n\t\t   SA8775P_SLAVE_SAIL_THROTTLE_CFG,\n\t\t   SA8775P_SLAVE_SDC1,\n\t\t   SA8775P_SLAVE_SECURITY,\n\t\t   SA8775P_SLAVE_SNOC_THROTTLE_CFG,\n\t\t   SA8775P_SLAVE_TCSR,\n\t\t   SA8775P_SLAVE_TLMM,\n\t\t   SA8775P_SLAVE_TSC_CFG,\n\t\t   SA8775P_SLAVE_UFS_CARD_CFG,\n\t\t   SA8775P_SLAVE_UFS_MEM_CFG,\n\t\t   SA8775P_SLAVE_USB2,\n\t\t   SA8775P_SLAVE_USB3_0,\n\t\t   SA8775P_SLAVE_USB3_1,\n\t\t   SA8775P_SLAVE_VENUS_CFG,\n\t\t   SA8775P_SLAVE_VENUS_CVP_THROTTLE_CFG,\n\t\t   SA8775P_SLAVE_VENUS_V_CPU_THROTTLE_CFG,\n\t\t   SA8775P_SLAVE_VENUS_VCODEC_THROTTLE_CFG,\n\t\t   SA8775P_SLAVE_DDRSS_CFG,\n\t\t   SA8775P_SLAVE_GPDSP_NOC_CFG,\n\t\t   SA8775P_SLAVE_CNOC_MNOC_HF_CFG,\n\t\t   SA8775P_SLAVE_CNOC_MNOC_SF_CFG,\n\t\t   SA8775P_SLAVE_PCIE_ANOC_CFG,\n\t\t   SA8775P_SLAVE_SNOC_CFG,\n\t\t   SA8775P_SLAVE_BOOT_IMEM,\n\t\t   SA8775P_SLAVE_IMEM,\n\t\t   SA8775P_SLAVE_PIMEM,\n\t\t   SA8775P_SLAVE_QDSS_STM,\n\t\t   SA8775P_SLAVE_TCU\n\t},\n};\n\nstatic struct qcom_icc_node qnm_gemnoc_pcie = {\n\t.name = \"qnm_gemnoc_pcie\",\n\t.id = SA8775P_MASTER_GEM_NOC_PCIE_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 2,\n\t.links = { SA8775P_SLAVE_PCIE_0,\n\t\t   SA8775P_SLAVE_PCIE_1\n\t},\n};\n\nstatic struct qcom_icc_node qnm_cnoc_dc_noc = {\n\t.name = \"qnm_cnoc_dc_noc\",\n\t.id = SA8775P_MASTER_CNOC_DC_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 2,\n\t.links = { SA8775P_SLAVE_LLCC_CFG,\n\t\t   SA8775P_SLAVE_GEM_NOC_CFG\n\t},\n};\n\nstatic struct qcom_icc_node alm_gpu_tcu = {\n\t.name = \"alm_gpu_tcu\",\n\t.id = SA8775P_MASTER_GPU_TCU,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 2,\n\t.links = { SA8775P_SLAVE_GEM_NOC_CNOC,\n\t\t   SA8775P_SLAVE_LLCC\n\t},\n};\n\nstatic struct qcom_icc_node alm_pcie_tcu = {\n\t.name = \"alm_pcie_tcu\",\n\t.id = SA8775P_MASTER_PCIE_TCU,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 2,\n\t.links = { SA8775P_SLAVE_GEM_NOC_CNOC,\n\t\t   SA8775P_SLAVE_LLCC\n\t},\n};\n\nstatic struct qcom_icc_node alm_sys_tcu = {\n\t.name = \"alm_sys_tcu\",\n\t.id = SA8775P_MASTER_SYS_TCU,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 2,\n\t.links = { SA8775P_SLAVE_GEM_NOC_CNOC,\n\t\t   SA8775P_SLAVE_LLCC\n\t},\n};\n\nstatic struct qcom_icc_node chm_apps = {\n\t.name = \"chm_apps\",\n\t.id = SA8775P_MASTER_APPSS_PROC,\n\t.channels = 4,\n\t.buswidth = 32,\n\t.num_links = 3,\n\t.links = { SA8775P_SLAVE_GEM_NOC_CNOC,\n\t\t   SA8775P_SLAVE_LLCC,\n\t\t   SA8775P_SLAVE_GEM_NOC_PCIE_CNOC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_cmpnoc0 = {\n\t.name = \"qnm_cmpnoc0\",\n\t.id = SA8775P_MASTER_COMPUTE_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SA8775P_SLAVE_GEM_NOC_CNOC,\n\t\t   SA8775P_SLAVE_LLCC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_cmpnoc1 = {\n\t.name = \"qnm_cmpnoc1\",\n\t.id = SA8775P_MASTER_COMPUTE_NOC_1,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SA8775P_SLAVE_GEM_NOC_CNOC,\n\t\t   SA8775P_SLAVE_LLCC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_gemnoc_cfg = {\n\t.name = \"qnm_gemnoc_cfg\",\n\t.id = SA8775P_MASTER_GEM_NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 4,\n\t.links = { SA8775P_SLAVE_SERVICE_GEM_NOC_1,\n\t\t   SA8775P_SLAVE_SERVICE_GEM_NOC_2,\n\t\t   SA8775P_SLAVE_SERVICE_GEM_NOC,\n\t\t   SA8775P_SLAVE_SERVICE_GEM_NOC2\n\t},\n};\n\nstatic struct qcom_icc_node qnm_gpdsp_sail = {\n\t.name = \"qnm_gpdsp_sail\",\n\t.id = SA8775P_MASTER_GPDSP_SAIL,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 2,\n\t.links = { SA8775P_SLAVE_GEM_NOC_CNOC,\n\t\t   SA8775P_SLAVE_LLCC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_gpu = {\n\t.name = \"qnm_gpu\",\n\t.id = SA8775P_MASTER_GFX3D,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SA8775P_SLAVE_GEM_NOC_CNOC,\n\t\t   SA8775P_SLAVE_LLCC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_mnoc_hf = {\n\t.name = \"qnm_mnoc_hf\",\n\t.id = SA8775P_MASTER_MNOC_HF_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SA8775P_SLAVE_LLCC,\n\t\t   SA8775P_SLAVE_GEM_NOC_PCIE_CNOC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_mnoc_sf = {\n\t.name = \"qnm_mnoc_sf\",\n\t.id = SA8775P_MASTER_MNOC_SF_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 3,\n\t.links = { SA8775P_SLAVE_GEM_NOC_CNOC,\n\t\t   SA8775P_SLAVE_LLCC,\n\t\t   SA8775P_SLAVE_GEM_NOC_PCIE_CNOC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_pcie = {\n\t.name = \"qnm_pcie\",\n\t.id = SA8775P_MASTER_ANOC_PCIE_GEM_NOC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SA8775P_SLAVE_GEM_NOC_CNOC,\n\t\t   SA8775P_SLAVE_LLCC\n\t},\n};\n\nstatic struct qcom_icc_node qnm_snoc_gc = {\n\t.name = \"qnm_snoc_gc\",\n\t.id = SA8775P_MASTER_SNOC_GC_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_LLCC },\n};\n\nstatic struct qcom_icc_node qnm_snoc_sf = {\n\t.name = \"qnm_snoc_sf\",\n\t.id = SA8775P_MASTER_SNOC_SF_MEM_NOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 3,\n\t.links = { SA8775P_SLAVE_GEM_NOC_CNOC,\n\t\t   SA8775P_SLAVE_LLCC,\n\t\t   SA8775P_SLAVE_GEM_NOC_PCIE_CNOC },\n};\n\nstatic struct qcom_icc_node qxm_dsp0 = {\n\t.name = \"qxm_dsp0\",\n\t.id = SA8775P_MASTER_DSP0,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_GP_DSP_SAIL_NOC },\n};\n\nstatic struct qcom_icc_node qxm_dsp1 = {\n\t.name = \"qxm_dsp1\",\n\t.id = SA8775P_MASTER_DSP1,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_GP_DSP_SAIL_NOC },\n};\n\nstatic struct qcom_icc_node qhm_config_noc = {\n\t.name = \"qhm_config_noc\",\n\t.id = SA8775P_MASTER_CNOC_LPASS_AG_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 6,\n\t.links = { SA8775P_SLAVE_LPASS_CORE_CFG,\n\t\t   SA8775P_SLAVE_LPASS_LPI_CFG,\n\t\t   SA8775P_SLAVE_LPASS_MPU_CFG,\n\t\t   SA8775P_SLAVE_LPASS_TOP_CFG,\n\t\t   SA8775P_SLAVE_SERVICES_LPASS_AML_NOC,\n\t\t   SA8775P_SLAVE_SERVICE_LPASS_AG_NOC\n\t},\n};\n\nstatic struct qcom_icc_node qxm_lpass_dsp = {\n\t.name = \"qxm_lpass_dsp\",\n\t.id = SA8775P_MASTER_LPASS_PROC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 4,\n\t.links = { SA8775P_SLAVE_LPASS_TOP_CFG,\n\t\t   SA8775P_SLAVE_LPASS_SNOC,\n\t\t   SA8775P_SLAVE_SERVICES_LPASS_AML_NOC,\n\t\t   SA8775P_SLAVE_SERVICE_LPASS_AG_NOC\n\t},\n};\n\nstatic struct qcom_icc_node llcc_mc = {\n\t.name = \"llcc_mc\",\n\t.id = SA8775P_MASTER_LLCC,\n\t.channels = 8,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_EBI1 },\n};\n\nstatic struct qcom_icc_node qnm_camnoc_hf = {\n\t.name = \"qnm_camnoc_hf\",\n\t.id = SA8775P_MASTER_CAMNOC_HF,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_camnoc_icp = {\n\t.name = \"qnm_camnoc_icp\",\n\t.id = SA8775P_MASTER_CAMNOC_ICP,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_camnoc_sf = {\n\t.name = \"qnm_camnoc_sf\",\n\t.id = SA8775P_MASTER_CAMNOC_SF,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_mdp0_0 = {\n\t.name = \"qnm_mdp0_0\",\n\t.id = SA8775P_MASTER_MDP0,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_mdp0_1 = {\n\t.name = \"qnm_mdp0_1\",\n\t.id = SA8775P_MASTER_MDP1,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_mdp1_0 = {\n\t.name = \"qnm_mdp1_0\",\n\t.id = SA8775P_MASTER_MDP_CORE1_0,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_mdp1_1 = {\n\t.name = \"qnm_mdp1_1\",\n\t.id = SA8775P_MASTER_MDP_CORE1_1,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_mnoc_hf_cfg = {\n\t.name = \"qnm_mnoc_hf_cfg\",\n\t.id = SA8775P_MASTER_CNOC_MNOC_HF_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_SERVICE_MNOC_HF },\n};\n\nstatic struct qcom_icc_node qnm_mnoc_sf_cfg = {\n\t.name = \"qnm_mnoc_sf_cfg\",\n\t.id = SA8775P_MASTER_CNOC_MNOC_SF_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_SERVICE_MNOC_SF },\n};\n\nstatic struct qcom_icc_node qnm_video0 = {\n\t.name = \"qnm_video0\",\n\t.id = SA8775P_MASTER_VIDEO_P0,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_video1 = {\n\t.name = \"qnm_video1\",\n\t.id = SA8775P_MASTER_VIDEO_P1,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_video_cvp = {\n\t.name = \"qnm_video_cvp\",\n\t.id = SA8775P_MASTER_VIDEO_PROC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qnm_video_v_cpu = {\n\t.name = \"qnm_video_v_cpu\",\n\t.id = SA8775P_MASTER_VIDEO_V_PROC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qhm_nsp_noc_config = {\n\t.name = \"qhm_nsp_noc_config\",\n\t.id = SA8775P_MASTER_CDSP_NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_SERVICE_NSP_NOC },\n};\n\nstatic struct qcom_icc_node qxm_nsp = {\n\t.name = \"qxm_nsp\",\n\t.id = SA8775P_MASTER_CDSP_PROC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SA8775P_SLAVE_HCP_A, SLAVE_CDSP_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qhm_nspb_noc_config = {\n\t.name = \"qhm_nspb_noc_config\",\n\t.id = SA8775P_MASTER_CDSPB_NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_SERVICE_NSPB_NOC },\n};\n\nstatic struct qcom_icc_node qxm_nspb = {\n\t.name = \"qxm_nspb\",\n\t.id = SA8775P_MASTER_CDSP_PROC_B,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 2,\n\t.links = { SA8775P_SLAVE_HCP_B, SLAVE_CDSPB_MEM_NOC },\n};\n\nstatic struct qcom_icc_node xm_pcie3_0 = {\n\t.name = \"xm_pcie3_0\",\n\t.id = SA8775P_MASTER_PCIE_0,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_ANOC_PCIE_GEM_NOC },\n};\n\nstatic struct qcom_icc_node xm_pcie3_1 = {\n\t.name = \"xm_pcie3_1\",\n\t.id = SA8775P_MASTER_PCIE_1,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_ANOC_PCIE_GEM_NOC },\n};\n\nstatic struct qcom_icc_node qhm_gic = {\n\t.name = \"qhm_gic\",\n\t.id = SA8775P_MASTER_GIC_AHB,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_SNOC_GEM_NOC_SF },\n};\n\nstatic struct qcom_icc_node qnm_aggre1_noc = {\n\t.name = \"qnm_aggre1_noc\",\n\t.id = SA8775P_MASTER_A1NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_SNOC_GEM_NOC_SF },\n};\n\nstatic struct qcom_icc_node qnm_aggre2_noc = {\n\t.name = \"qnm_aggre2_noc\",\n\t.id = SA8775P_MASTER_A2NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_SNOC_GEM_NOC_SF },\n};\n\nstatic struct qcom_icc_node qnm_lpass_noc = {\n\t.name = \"qnm_lpass_noc\",\n\t.id = SA8775P_MASTER_LPASS_ANOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_SNOC_GEM_NOC_SF },\n};\n\nstatic struct qcom_icc_node qnm_snoc_cfg = {\n\t.name = \"qnm_snoc_cfg\",\n\t.id = SA8775P_MASTER_SNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_SERVICE_SNOC },\n};\n\nstatic struct qcom_icc_node qxm_pimem = {\n\t.name = \"qxm_pimem\",\n\t.id = SA8775P_MASTER_PIMEM,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_SNOC_GEM_NOC_GC },\n};\n\nstatic struct qcom_icc_node xm_gic = {\n\t.name = \"xm_gic\",\n\t.id = SA8775P_MASTER_GIC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_SLAVE_SNOC_GEM_NOC_GC },\n};\n\nstatic struct qcom_icc_node qns_a1noc_snoc = {\n\t.name = \"qns_a1noc_snoc\",\n\t.id = SA8775P_SLAVE_A1NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_A1NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qns_a2noc_snoc = {\n\t.name = \"qns_a2noc_snoc\",\n\t.id = SA8775P_SLAVE_A2NOC_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_A2NOC_SNOC },\n};\n\nstatic struct qcom_icc_node qup0_core_slave = {\n\t.name = \"qup0_core_slave\",\n\t.id = SA8775P_SLAVE_QUP_CORE_0,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qup1_core_slave = {\n\t.name = \"qup1_core_slave\",\n\t.id = SA8775P_SLAVE_QUP_CORE_1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qup2_core_slave = {\n\t.name = \"qup2_core_slave\",\n\t.id = SA8775P_SLAVE_QUP_CORE_2,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qup3_core_slave = {\n\t.name = \"qup3_core_slave\",\n\t.id = SA8775P_SLAVE_QUP_CORE_3,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ahb2phy0 = {\n\t.name = \"qhs_ahb2phy0\",\n\t.id = SA8775P_SLAVE_AHB2PHY_0,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ahb2phy1 = {\n\t.name = \"qhs_ahb2phy1\",\n\t.id = SA8775P_SLAVE_AHB2PHY_1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ahb2phy2 = {\n\t.name = \"qhs_ahb2phy2\",\n\t.id = SA8775P_SLAVE_AHB2PHY_2,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ahb2phy3 = {\n\t.name = \"qhs_ahb2phy3\",\n\t.id = SA8775P_SLAVE_AHB2PHY_3,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_anoc_throttle_cfg = {\n\t.name = \"qhs_anoc_throttle_cfg\",\n\t.id = SA8775P_SLAVE_ANOC_THROTTLE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_aoss = {\n\t.name = \"qhs_aoss\",\n\t.id = SA8775P_SLAVE_AOSS,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_apss = {\n\t.name = \"qhs_apss\",\n\t.id = SA8775P_SLAVE_APPSS,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node qhs_boot_rom = {\n\t.name = \"qhs_boot_rom\",\n\t.id = SA8775P_SLAVE_BOOT_ROM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_camera_cfg = {\n\t.name = \"qhs_camera_cfg\",\n\t.id = SA8775P_SLAVE_CAMERA_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_camera_nrt_throttle_cfg = {\n\t.name = \"qhs_camera_nrt_throttle_cfg\",\n\t.id = SA8775P_SLAVE_CAMERA_NRT_THROTTLE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_camera_rt_throttle_cfg = {\n\t.name = \"qhs_camera_rt_throttle_cfg\",\n\t.id = SA8775P_SLAVE_CAMERA_RT_THROTTLE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_clk_ctl = {\n\t.name = \"qhs_clk_ctl\",\n\t.id = SA8775P_SLAVE_CLK_CTL,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_compute0_cfg = {\n\t.name = \"qhs_compute0_cfg\",\n\t.id = SA8775P_SLAVE_CDSP_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_CDSP_NOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_compute1_cfg = {\n\t.name = \"qhs_compute1_cfg\",\n\t.id = SA8775P_SLAVE_CDSP1_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_CDSPB_NOC_CFG },\n};\n\nstatic struct qcom_icc_node qhs_cpr_cx = {\n\t.name = \"qhs_cpr_cx\",\n\t.id = SA8775P_SLAVE_RBCPR_CX_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_cpr_mmcx = {\n\t.name = \"qhs_cpr_mmcx\",\n\t.id = SA8775P_SLAVE_RBCPR_MMCX_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_cpr_mx = {\n\t.name = \"qhs_cpr_mx\",\n\t.id = SA8775P_SLAVE_RBCPR_MX_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_cpr_nspcx = {\n\t.name = \"qhs_cpr_nspcx\",\n\t.id = SA8775P_SLAVE_CPR_NSPCX,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_crypto0_cfg = {\n\t.name = \"qhs_crypto0_cfg\",\n\t.id = SA8775P_SLAVE_CRYPTO_0_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_cx_rdpm = {\n\t.name = \"qhs_cx_rdpm\",\n\t.id = SA8775P_SLAVE_CX_RDPM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_display0_cfg = {\n\t.name = \"qhs_display0_cfg\",\n\t.id = SA8775P_SLAVE_DISPLAY_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_display0_rt_throttle_cfg = {\n\t.name = \"qhs_display0_rt_throttle_cfg\",\n\t.id = SA8775P_SLAVE_DISPLAY_RT_THROTTLE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_display1_cfg = {\n\t.name = \"qhs_display1_cfg\",\n\t.id = SA8775P_SLAVE_DISPLAY1_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_display1_rt_throttle_cfg = {\n\t.name = \"qhs_display1_rt_throttle_cfg\",\n\t.id = SA8775P_SLAVE_DISPLAY1_RT_THROTTLE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_emac0_cfg = {\n\t.name = \"qhs_emac0_cfg\",\n\t.id = SA8775P_SLAVE_EMAC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_emac1_cfg = {\n\t.name = \"qhs_emac1_cfg\",\n\t.id = SA8775P_SLAVE_EMAC1_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_gp_dsp0_cfg = {\n\t.name = \"qhs_gp_dsp0_cfg\",\n\t.id = SA8775P_SLAVE_GP_DSP0_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_gp_dsp1_cfg = {\n\t.name = \"qhs_gp_dsp1_cfg\",\n\t.id = SA8775P_SLAVE_GP_DSP1_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_gpdsp0_throttle_cfg = {\n\t.name = \"qhs_gpdsp0_throttle_cfg\",\n\t.id = SA8775P_SLAVE_GPDSP0_THROTTLE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_gpdsp1_throttle_cfg = {\n\t.name = \"qhs_gpdsp1_throttle_cfg\",\n\t.id = SA8775P_SLAVE_GPDSP1_THROTTLE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_gpu_tcu_throttle_cfg = {\n\t.name = \"qhs_gpu_tcu_throttle_cfg\",\n\t.id = SA8775P_SLAVE_GPU_TCU_THROTTLE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_gpuss_cfg = {\n\t.name = \"qhs_gpuss_cfg\",\n\t.id = SA8775P_SLAVE_GFX3D_CFG,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node qhs_hwkm = {\n\t.name = \"qhs_hwkm\",\n\t.id = SA8775P_SLAVE_HWKM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_imem_cfg = {\n\t.name = \"qhs_imem_cfg\",\n\t.id = SA8775P_SLAVE_IMEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ipa = {\n\t.name = \"qhs_ipa\",\n\t.id = SA8775P_SLAVE_IPA_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ipc_router = {\n\t.name = \"qhs_ipc_router\",\n\t.id = SA8775P_SLAVE_IPC_ROUTER_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_lpass_cfg = {\n\t.name = \"qhs_lpass_cfg\",\n\t.id = SA8775P_SLAVE_LPASS,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_CNOC_LPASS_AG_NOC },\n};\n\nstatic struct qcom_icc_node qhs_lpass_throttle_cfg = {\n\t.name = \"qhs_lpass_throttle_cfg\",\n\t.id = SA8775P_SLAVE_LPASS_THROTTLE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_mx_rdpm = {\n\t.name = \"qhs_mx_rdpm\",\n\t.id = SA8775P_SLAVE_MX_RDPM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_mxc_rdpm = {\n\t.name = \"qhs_mxc_rdpm\",\n\t.id = SA8775P_SLAVE_MXC_RDPM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pcie0_cfg = {\n\t.name = \"qhs_pcie0_cfg\",\n\t.id = SA8775P_SLAVE_PCIE_0_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pcie1_cfg = {\n\t.name = \"qhs_pcie1_cfg\",\n\t.id = SA8775P_SLAVE_PCIE_1_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pcie_rsc_cfg = {\n\t.name = \"qhs_pcie_rsc_cfg\",\n\t.id = SA8775P_SLAVE_PCIE_RSC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pcie_tcu_throttle_cfg = {\n\t.name = \"qhs_pcie_tcu_throttle_cfg\",\n\t.id = SA8775P_SLAVE_PCIE_TCU_THROTTLE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pcie_throttle_cfg = {\n\t.name = \"qhs_pcie_throttle_cfg\",\n\t.id = SA8775P_SLAVE_PCIE_THROTTLE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pdm = {\n\t.name = \"qhs_pdm\",\n\t.id = SA8775P_SLAVE_PDM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pimem_cfg = {\n\t.name = \"qhs_pimem_cfg\",\n\t.id = SA8775P_SLAVE_PIMEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_pke_wrapper_cfg = {\n\t.name = \"qhs_pke_wrapper_cfg\",\n\t.id = SA8775P_SLAVE_PKA_WRAPPER_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qdss_cfg = {\n\t.name = \"qhs_qdss_cfg\",\n\t.id = SA8775P_SLAVE_QDSS_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qm_cfg = {\n\t.name = \"qhs_qm_cfg\",\n\t.id = SA8775P_SLAVE_QM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qm_mpu_cfg = {\n\t.name = \"qhs_qm_mpu_cfg\",\n\t.id = SA8775P_SLAVE_QM_MPU_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qup0 = {\n\t.name = \"qhs_qup0\",\n\t.id = SA8775P_SLAVE_QUP_0,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qup1 = {\n\t.name = \"qhs_qup1\",\n\t.id = SA8775P_SLAVE_QUP_1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qup2 = {\n\t.name = \"qhs_qup2\",\n\t.id = SA8775P_SLAVE_QUP_2,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_qup3 = {\n\t.name = \"qhs_qup3\",\n\t.id = SA8775P_SLAVE_QUP_3,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_sail_throttle_cfg = {\n\t.name = \"qhs_sail_throttle_cfg\",\n\t.id = SA8775P_SLAVE_SAIL_THROTTLE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_sdc1 = {\n\t.name = \"qhs_sdc1\",\n\t.id = SA8775P_SLAVE_SDC1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_security = {\n\t.name = \"qhs_security\",\n\t.id = SA8775P_SLAVE_SECURITY,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_snoc_throttle_cfg = {\n\t.name = \"qhs_snoc_throttle_cfg\",\n\t.id = SA8775P_SLAVE_SNOC_THROTTLE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_tcsr = {\n\t.name = \"qhs_tcsr\",\n\t.id = SA8775P_SLAVE_TCSR,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_tlmm = {\n\t.name = \"qhs_tlmm\",\n\t.id = SA8775P_SLAVE_TLMM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_tsc_cfg = {\n\t.name = \"qhs_tsc_cfg\",\n\t.id = SA8775P_SLAVE_TSC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ufs_card_cfg = {\n\t.name = \"qhs_ufs_card_cfg\",\n\t.id = SA8775P_SLAVE_UFS_CARD_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_ufs_mem_cfg = {\n\t.name = \"qhs_ufs_mem_cfg\",\n\t.id = SA8775P_SLAVE_UFS_MEM_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_usb2_0 = {\n\t.name = \"qhs_usb2_0\",\n\t.id = SA8775P_SLAVE_USB2,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_usb3_0 = {\n\t.name = \"qhs_usb3_0\",\n\t.id = SA8775P_SLAVE_USB3_0,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_usb3_1 = {\n\t.name = \"qhs_usb3_1\",\n\t.id = SA8775P_SLAVE_USB3_1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_venus_cfg = {\n\t.name = \"qhs_venus_cfg\",\n\t.id = SA8775P_SLAVE_VENUS_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_venus_cvp_throttle_cfg = {\n\t.name = \"qhs_venus_cvp_throttle_cfg\",\n\t.id = SA8775P_SLAVE_VENUS_CVP_THROTTLE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_venus_v_cpu_throttle_cfg = {\n\t.name = \"qhs_venus_v_cpu_throttle_cfg\",\n\t.id = SA8775P_SLAVE_VENUS_V_CPU_THROTTLE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_venus_vcodec_throttle_cfg = {\n\t.name = \"qhs_venus_vcodec_throttle_cfg\",\n\t.id = SA8775P_SLAVE_VENUS_VCODEC_THROTTLE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_ddrss_cfg = {\n\t.name = \"qns_ddrss_cfg\",\n\t.id = SA8775P_SLAVE_DDRSS_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_CNOC_DC_NOC },\n};\n\nstatic struct qcom_icc_node qns_gpdsp_noc_cfg = {\n\t.name = \"qns_gpdsp_noc_cfg\",\n\t.id = SA8775P_SLAVE_GPDSP_NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_mnoc_hf_cfg = {\n\t.name = \"qns_mnoc_hf_cfg\",\n\t.id = SA8775P_SLAVE_CNOC_MNOC_HF_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_CNOC_MNOC_HF_CFG },\n};\n\nstatic struct qcom_icc_node qns_mnoc_sf_cfg = {\n\t.name = \"qns_mnoc_sf_cfg\",\n\t.id = SA8775P_SLAVE_CNOC_MNOC_SF_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_CNOC_MNOC_SF_CFG },\n};\n\nstatic struct qcom_icc_node qns_pcie_anoc_cfg = {\n\t.name = \"qns_pcie_anoc_cfg\",\n\t.id = SA8775P_SLAVE_PCIE_ANOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_snoc_cfg = {\n\t.name = \"qns_snoc_cfg\",\n\t.id = SA8775P_SLAVE_SNOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_SNOC_CFG },\n};\n\nstatic struct qcom_icc_node qxs_boot_imem = {\n\t.name = \"qxs_boot_imem\",\n\t.id = SA8775P_SLAVE_BOOT_IMEM,\n\t.channels = 1,\n\t.buswidth = 16,\n};\n\nstatic struct qcom_icc_node qxs_imem = {\n\t.name = \"qxs_imem\",\n\t.id = SA8775P_SLAVE_IMEM,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node qxs_pimem = {\n\t.name = \"qxs_pimem\",\n\t.id = SA8775P_SLAVE_PIMEM,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node xs_pcie_0 = {\n\t.name = \"xs_pcie_0\",\n\t.id = SA8775P_SLAVE_PCIE_0,\n\t.channels = 1,\n\t.buswidth = 16,\n};\n\nstatic struct qcom_icc_node xs_pcie_1 = {\n\t.name = \"xs_pcie_1\",\n\t.id = SA8775P_SLAVE_PCIE_1,\n\t.channels = 1,\n\t.buswidth = 32,\n};\n\nstatic struct qcom_icc_node xs_qdss_stm = {\n\t.name = \"xs_qdss_stm\",\n\t.id = SA8775P_SLAVE_QDSS_STM,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node xs_sys_tcu_cfg = {\n\t.name = \"xs_sys_tcu_cfg\",\n\t.id = SA8775P_SLAVE_TCU,\n\t.channels = 1,\n\t.buswidth = 8,\n};\n\nstatic struct qcom_icc_node qhs_llcc = {\n\t.name = \"qhs_llcc\",\n\t.id = SA8775P_SLAVE_LLCC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_gemnoc = {\n\t.name = \"qns_gemnoc\",\n\t.id = SA8775P_SLAVE_GEM_NOC_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_GEM_NOC_CFG },\n};\n\nstatic struct qcom_icc_node qns_gem_noc_cnoc = {\n\t.name = \"qns_gem_noc_cnoc\",\n\t.id = SA8775P_SLAVE_GEM_NOC_CNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_GEM_NOC_CNOC },\n};\n\nstatic struct qcom_icc_node qns_llcc = {\n\t.name = \"qns_llcc\",\n\t.id = SA8775P_SLAVE_LLCC,\n\t.channels = 6,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_LLCC },\n};\n\nstatic struct qcom_icc_node qns_pcie = {\n\t.name = \"qns_pcie\",\n\t.id = SA8775P_SLAVE_GEM_NOC_PCIE_CNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_GEM_NOC_PCIE_SNOC },\n};\n\nstatic struct qcom_icc_node srvc_even_gemnoc = {\n\t.name = \"srvc_even_gemnoc\",\n\t.id = SA8775P_SLAVE_SERVICE_GEM_NOC_1,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node srvc_odd_gemnoc = {\n\t.name = \"srvc_odd_gemnoc\",\n\t.id = SA8775P_SLAVE_SERVICE_GEM_NOC_2,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node srvc_sys_gemnoc = {\n\t.name = \"srvc_sys_gemnoc\",\n\t.id = SA8775P_SLAVE_SERVICE_GEM_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node srvc_sys_gemnoc_2 = {\n\t.name = \"srvc_sys_gemnoc_2\",\n\t.id = SA8775P_SLAVE_SERVICE_GEM_NOC2,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_gp_dsp_sail_noc = {\n\t.name = \"qns_gp_dsp_sail_noc\",\n\t.id = SA8775P_SLAVE_GP_DSP_SAIL_NOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_GPDSP_SAIL },\n};\n\nstatic struct qcom_icc_node qhs_lpass_core = {\n\t.name = \"qhs_lpass_core\",\n\t.id = SA8775P_SLAVE_LPASS_CORE_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_lpass_lpi = {\n\t.name = \"qhs_lpass_lpi\",\n\t.id = SA8775P_SLAVE_LPASS_LPI_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_lpass_mpu = {\n\t.name = \"qhs_lpass_mpu\",\n\t.id = SA8775P_SLAVE_LPASS_MPU_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qhs_lpass_top = {\n\t.name = \"qhs_lpass_top\",\n\t.id = SA8775P_SLAVE_LPASS_TOP_CFG,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_sysnoc = {\n\t.name = \"qns_sysnoc\",\n\t.id = SA8775P_SLAVE_LPASS_SNOC,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_LPASS_ANOC },\n};\n\nstatic struct qcom_icc_node srvc_niu_aml_noc = {\n\t.name = \"srvc_niu_aml_noc\",\n\t.id = SA8775P_SLAVE_SERVICES_LPASS_AML_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node srvc_niu_lpass_agnoc = {\n\t.name = \"srvc_niu_lpass_agnoc\",\n\t.id = SA8775P_SLAVE_SERVICE_LPASS_AG_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node ebi = {\n\t.name = \"ebi\",\n\t.id = SA8775P_SLAVE_EBI1,\n\t.channels = 8,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_mem_noc_hf = {\n\t.name = \"qns_mem_noc_hf\",\n\t.id = SA8775P_SLAVE_MNOC_HF_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_MNOC_HF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qns_mem_noc_sf = {\n\t.name = \"qns_mem_noc_sf\",\n\t.id = SA8775P_SLAVE_MNOC_SF_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_MNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node srvc_mnoc_hf = {\n\t.name = \"srvc_mnoc_hf\",\n\t.id = SA8775P_SLAVE_SERVICE_MNOC_HF,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node srvc_mnoc_sf = {\n\t.name = \"srvc_mnoc_sf\",\n\t.id = SA8775P_SLAVE_SERVICE_MNOC_SF,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_hcp = {\n\t.name = \"qns_hcp\",\n\t.id = SA8775P_SLAVE_HCP_A,\n\t.channels = 2,\n\t.buswidth = 32,\n};\n\nstatic struct qcom_icc_node qns_nsp_gemnoc = {\n\t.name = \"qns_nsp_gemnoc\",\n\t.id = SA8775P_SLAVE_CDSP_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_COMPUTE_NOC },\n};\n\nstatic struct qcom_icc_node service_nsp_noc = {\n\t.name = \"service_nsp_noc\",\n\t.id = SA8775P_SLAVE_SERVICE_NSP_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_nspb_gemnoc = {\n\t.name = \"qns_nspb_gemnoc\",\n\t.id = SA8775P_SLAVE_CDSPB_MEM_NOC,\n\t.channels = 2,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_COMPUTE_NOC_1 },\n};\n\nstatic struct qcom_icc_node qns_nspb_hcp = {\n\t.name = \"qns_nspb_hcp\",\n\t.id = SA8775P_SLAVE_HCP_B,\n\t.channels = 2,\n\t.buswidth = 32,\n};\n\nstatic struct qcom_icc_node service_nspb_noc = {\n\t.name = \"service_nspb_noc\",\n\t.id = SA8775P_SLAVE_SERVICE_NSPB_NOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_node qns_pcie_mem_noc = {\n\t.name = \"qns_pcie_mem_noc\",\n\t.id = SA8775P_SLAVE_ANOC_PCIE_GEM_NOC,\n\t.channels = 1,\n\t.buswidth = 32,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_ANOC_PCIE_GEM_NOC },\n};\n\nstatic struct qcom_icc_node qns_gemnoc_gc = {\n\t.name = \"qns_gemnoc_gc\",\n\t.id = SA8775P_SLAVE_SNOC_GEM_NOC_GC,\n\t.channels = 1,\n\t.buswidth = 8,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_SNOC_GC_MEM_NOC },\n};\n\nstatic struct qcom_icc_node qns_gemnoc_sf = {\n\t.name = \"qns_gemnoc_sf\",\n\t.id = SA8775P_SLAVE_SNOC_GEM_NOC_SF,\n\t.channels = 1,\n\t.buswidth = 16,\n\t.num_links = 1,\n\t.links = { SA8775P_MASTER_SNOC_SF_MEM_NOC },\n};\n\nstatic struct qcom_icc_node srvc_snoc = {\n\t.name = \"srvc_snoc\",\n\t.id = SA8775P_SLAVE_SERVICE_SNOC,\n\t.channels = 1,\n\t.buswidth = 4,\n};\n\nstatic struct qcom_icc_bcm bcm_acv = {\n\t.name = \"ACV\",\n\t.enable_mask = 0x8,\n\t.num_nodes = 1,\n\t.nodes = { &ebi },\n};\n\nstatic struct qcom_icc_bcm bcm_ce0 = {\n\t.name = \"CE0\",\n\t.num_nodes = 2,\n\t.nodes = { &qxm_crypto_0, &qxm_crypto_1 },\n};\n\nstatic struct qcom_icc_bcm bcm_cn0 = {\n\t.name = \"CN0\",\n\t.keepalive = true,\n\t.num_nodes = 2,\n\t.nodes = { &qnm_gemnoc_cnoc, &qnm_gemnoc_pcie },\n};\n\nstatic struct qcom_icc_bcm bcm_cn1 = {\n\t.name = \"CN1\",\n\t.num_nodes = 76,\n\t.nodes = { &qhs_ahb2phy0, &qhs_ahb2phy1,\n\t\t   &qhs_ahb2phy2, &qhs_ahb2phy3,\n\t\t   &qhs_anoc_throttle_cfg, &qhs_aoss,\n\t\t   &qhs_apss, &qhs_boot_rom,\n\t\t   &qhs_camera_cfg, &qhs_camera_nrt_throttle_cfg,\n\t\t   &qhs_camera_rt_throttle_cfg, &qhs_clk_ctl,\n\t\t   &qhs_compute0_cfg, &qhs_compute1_cfg,\n\t\t   &qhs_cpr_cx, &qhs_cpr_mmcx,\n\t\t   &qhs_cpr_mx, &qhs_cpr_nspcx,\n\t\t   &qhs_crypto0_cfg, &qhs_cx_rdpm,\n\t\t   &qhs_display0_cfg, &qhs_display0_rt_throttle_cfg,\n\t\t   &qhs_display1_cfg, &qhs_display1_rt_throttle_cfg,\n\t\t   &qhs_emac0_cfg, &qhs_emac1_cfg,\n\t\t   &qhs_gp_dsp0_cfg, &qhs_gp_dsp1_cfg,\n\t\t   &qhs_gpdsp0_throttle_cfg, &qhs_gpdsp1_throttle_cfg,\n\t\t   &qhs_gpu_tcu_throttle_cfg, &qhs_gpuss_cfg,\n\t\t   &qhs_hwkm, &qhs_imem_cfg,\n\t\t   &qhs_ipa, &qhs_ipc_router,\n\t\t   &qhs_lpass_cfg, &qhs_lpass_throttle_cfg,\n\t\t   &qhs_mx_rdpm, &qhs_mxc_rdpm,\n\t\t   &qhs_pcie0_cfg, &qhs_pcie1_cfg,\n\t\t   &qhs_pcie_rsc_cfg, &qhs_pcie_tcu_throttle_cfg,\n\t\t   &qhs_pcie_throttle_cfg, &qhs_pdm,\n\t\t   &qhs_pimem_cfg, &qhs_pke_wrapper_cfg,\n\t\t   &qhs_qdss_cfg, &qhs_qm_cfg,\n\t\t   &qhs_qm_mpu_cfg, &qhs_sail_throttle_cfg,\n\t\t   &qhs_sdc1, &qhs_security,\n\t\t   &qhs_snoc_throttle_cfg, &qhs_tcsr,\n\t\t   &qhs_tlmm, &qhs_tsc_cfg,\n\t\t   &qhs_ufs_card_cfg, &qhs_ufs_mem_cfg,\n\t\t   &qhs_usb2_0, &qhs_usb3_0,\n\t\t   &qhs_usb3_1, &qhs_venus_cfg,\n\t\t   &qhs_venus_cvp_throttle_cfg, &qhs_venus_v_cpu_throttle_cfg,\n\t\t   &qhs_venus_vcodec_throttle_cfg, &qns_ddrss_cfg,\n\t\t   &qns_gpdsp_noc_cfg, &qns_mnoc_hf_cfg,\n\t\t   &qns_mnoc_sf_cfg, &qns_pcie_anoc_cfg,\n\t\t   &qns_snoc_cfg, &qxs_boot_imem,\n\t\t   &qxs_imem, &xs_sys_tcu_cfg },\n};\n\nstatic struct qcom_icc_bcm bcm_cn2 = {\n\t.name = \"CN2\",\n\t.num_nodes = 4,\n\t.nodes = { &qhs_qup0, &qhs_qup1,\n\t\t   &qhs_qup2, &qhs_qup3 },\n};\n\nstatic struct qcom_icc_bcm bcm_cn3 = {\n\t.name = \"CN3\",\n\t.num_nodes = 2,\n\t.nodes = { &xs_pcie_0, &xs_pcie_1 },\n};\n\nstatic struct qcom_icc_bcm bcm_gna0 = {\n\t.name = \"GNA0\",\n\t.num_nodes = 1,\n\t.nodes = { &qxm_dsp0 },\n};\n\nstatic struct qcom_icc_bcm bcm_gnb0 = {\n\t.name = \"GNB0\",\n\t.num_nodes = 1,\n\t.nodes = { &qxm_dsp1 },\n};\n\nstatic struct qcom_icc_bcm bcm_mc0 = {\n\t.name = \"MC0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &ebi },\n};\n\nstatic struct qcom_icc_bcm bcm_mm0 = {\n\t.name = \"MM0\",\n\t.keepalive = true,\n\t.num_nodes = 5,\n\t.nodes = { &qnm_camnoc_hf, &qnm_mdp0_0,\n\t\t   &qnm_mdp0_1, &qnm_mdp1_0,\n\t\t   &qns_mem_noc_hf },\n};\n\nstatic struct qcom_icc_bcm bcm_mm1 = {\n\t.name = \"MM1\",\n\t.num_nodes = 7,\n\t.nodes = { &qnm_camnoc_icp, &qnm_camnoc_sf,\n\t\t   &qnm_video0, &qnm_video1,\n\t\t   &qnm_video_cvp, &qnm_video_v_cpu,\n\t\t   &qns_mem_noc_sf },\n};\n\nstatic struct qcom_icc_bcm bcm_nsa0 = {\n\t.name = \"NSA0\",\n\t.num_nodes = 2,\n\t.nodes = { &qns_hcp, &qns_nsp_gemnoc },\n};\n\nstatic struct qcom_icc_bcm bcm_nsa1 = {\n\t.name = \"NSA1\",\n\t.num_nodes = 1,\n\t.nodes = { &qxm_nsp },\n};\n\nstatic struct qcom_icc_bcm bcm_nsb0 = {\n\t.name = \"NSB0\",\n\t.num_nodes = 2,\n\t.nodes = { &qns_nspb_gemnoc, &qns_nspb_hcp },\n};\n\nstatic struct qcom_icc_bcm bcm_nsb1 = {\n\t.name = \"NSB1\",\n\t.num_nodes = 1,\n\t.nodes = { &qxm_nspb },\n};\n\nstatic struct qcom_icc_bcm bcm_pci0 = {\n\t.name = \"PCI0\",\n\t.num_nodes = 1,\n\t.nodes = { &qns_pcie_mem_noc },\n};\n\nstatic struct qcom_icc_bcm bcm_qup0 = {\n\t.name = \"QUP0\",\n\t.vote_scale = 1,\n\t.num_nodes = 1,\n\t.nodes = { &qup0_core_slave },\n};\n\nstatic struct qcom_icc_bcm bcm_qup1 = {\n\t.name = \"QUP1\",\n\t.vote_scale = 1,\n\t.num_nodes = 1,\n\t.nodes = { &qup1_core_slave },\n};\n\nstatic struct qcom_icc_bcm bcm_qup2 = {\n\t.name = \"QUP2\",\n\t.vote_scale = 1,\n\t.num_nodes = 2,\n\t.nodes = { &qup2_core_slave, &qup3_core_slave },\n};\n\nstatic struct qcom_icc_bcm bcm_sh0 = {\n\t.name = \"SH0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &qns_llcc },\n};\n\nstatic struct qcom_icc_bcm bcm_sh2 = {\n\t.name = \"SH2\",\n\t.num_nodes = 1,\n\t.nodes = { &chm_apps },\n};\n\nstatic struct qcom_icc_bcm bcm_sn0 = {\n\t.name = \"SN0\",\n\t.keepalive = true,\n\t.num_nodes = 1,\n\t.nodes = { &qns_gemnoc_sf },\n};\n\nstatic struct qcom_icc_bcm bcm_sn1 = {\n\t.name = \"SN1\",\n\t.num_nodes = 1,\n\t.nodes = { &qns_gemnoc_gc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn2 = {\n\t.name = \"SN2\",\n\t.num_nodes = 1,\n\t.nodes = { &qxs_pimem },\n};\n\nstatic struct qcom_icc_bcm bcm_sn3 = {\n\t.name = \"SN3\",\n\t.num_nodes = 2,\n\t.nodes = { &qns_a1noc_snoc, &qnm_aggre1_noc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn4 = {\n\t.name = \"SN4\",\n\t.num_nodes = 2,\n\t.nodes = { &qns_a2noc_snoc, &qnm_aggre2_noc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn9 = {\n\t.name = \"SN9\",\n\t.num_nodes = 2,\n\t.nodes = { &qns_sysnoc, &qnm_lpass_noc },\n};\n\nstatic struct qcom_icc_bcm bcm_sn10 = {\n\t.name = \"SN10\",\n\t.num_nodes = 1,\n\t.nodes = { &xs_qdss_stm },\n};\n\nstatic struct qcom_icc_bcm *aggre1_noc_bcms[] = {\n\t&bcm_sn3,\n};\n\nstatic struct qcom_icc_node *aggre1_noc_nodes[] = {\n\t[MASTER_QUP_3] = &qxm_qup3,\n\t[MASTER_EMAC] = &xm_emac_0,\n\t[MASTER_EMAC_1] = &xm_emac_1,\n\t[MASTER_SDC] = &xm_sdc1,\n\t[MASTER_UFS_MEM] = &xm_ufs_mem,\n\t[MASTER_USB2] = &xm_usb2_2,\n\t[MASTER_USB3_0] = &xm_usb3_0,\n\t[MASTER_USB3_1] = &xm_usb3_1,\n\t[SLAVE_A1NOC_SNOC] = &qns_a1noc_snoc,\n};\n\nstatic const struct qcom_icc_desc sa8775p_aggre1_noc = {\n\t.nodes = aggre1_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(aggre1_noc_nodes),\n\t.bcms = aggre1_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(aggre1_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm *aggre2_noc_bcms[] = {\n\t&bcm_ce0,\n\t&bcm_sn4,\n};\n\nstatic struct qcom_icc_node *aggre2_noc_nodes[] = {\n\t[MASTER_QDSS_BAM] = &qhm_qdss_bam,\n\t[MASTER_QUP_0] = &qhm_qup0,\n\t[MASTER_QUP_1] = &qhm_qup1,\n\t[MASTER_QUP_2] = &qhm_qup2,\n\t[MASTER_CNOC_A2NOC] = &qnm_cnoc_datapath,\n\t[MASTER_CRYPTO_CORE0] = &qxm_crypto_0,\n\t[MASTER_CRYPTO_CORE1] = &qxm_crypto_1,\n\t[MASTER_IPA] = &qxm_ipa,\n\t[MASTER_QDSS_ETR_0] = &xm_qdss_etr_0,\n\t[MASTER_QDSS_ETR_1] = &xm_qdss_etr_1,\n\t[MASTER_UFS_CARD] = &xm_ufs_card,\n\t[SLAVE_A2NOC_SNOC] = &qns_a2noc_snoc,\n};\n\nstatic const struct qcom_icc_desc sa8775p_aggre2_noc = {\n\t.nodes = aggre2_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(aggre2_noc_nodes),\n\t.bcms = aggre2_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(aggre2_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm *clk_virt_bcms[] = {\n\t&bcm_qup0,\n\t&bcm_qup1,\n\t&bcm_qup2,\n};\n\nstatic struct qcom_icc_node *clk_virt_nodes[] = {\n\t[MASTER_QUP_CORE_0] = &qup0_core_master,\n\t[MASTER_QUP_CORE_1] = &qup1_core_master,\n\t[MASTER_QUP_CORE_2] = &qup2_core_master,\n\t[MASTER_QUP_CORE_3] = &qup3_core_master,\n\t[SLAVE_QUP_CORE_0] = &qup0_core_slave,\n\t[SLAVE_QUP_CORE_1] = &qup1_core_slave,\n\t[SLAVE_QUP_CORE_2] = &qup2_core_slave,\n\t[SLAVE_QUP_CORE_3] = &qup3_core_slave,\n};\n\nstatic const struct qcom_icc_desc sa8775p_clk_virt = {\n\t.nodes = clk_virt_nodes,\n\t.num_nodes = ARRAY_SIZE(clk_virt_nodes),\n\t.bcms = clk_virt_bcms,\n\t.num_bcms = ARRAY_SIZE(clk_virt_bcms),\n};\n\nstatic struct qcom_icc_bcm *config_noc_bcms[] = {\n\t&bcm_cn0,\n\t&bcm_cn1,\n\t&bcm_cn2,\n\t&bcm_cn3,\n\t&bcm_sn2,\n\t&bcm_sn10,\n};\n\nstatic struct qcom_icc_node *config_noc_nodes[] = {\n\t[MASTER_GEM_NOC_CNOC] = &qnm_gemnoc_cnoc,\n\t[MASTER_GEM_NOC_PCIE_SNOC] = &qnm_gemnoc_pcie,\n\t[SLAVE_AHB2PHY_0] = &qhs_ahb2phy0,\n\t[SLAVE_AHB2PHY_1] = &qhs_ahb2phy1,\n\t[SLAVE_AHB2PHY_2] = &qhs_ahb2phy2,\n\t[SLAVE_AHB2PHY_3] = &qhs_ahb2phy3,\n\t[SLAVE_ANOC_THROTTLE_CFG] = &qhs_anoc_throttle_cfg,\n\t[SLAVE_AOSS] = &qhs_aoss,\n\t[SLAVE_APPSS] = &qhs_apss,\n\t[SLAVE_BOOT_ROM] = &qhs_boot_rom,\n\t[SLAVE_CAMERA_CFG] = &qhs_camera_cfg,\n\t[SLAVE_CAMERA_NRT_THROTTLE_CFG] = &qhs_camera_nrt_throttle_cfg,\n\t[SLAVE_CAMERA_RT_THROTTLE_CFG] = &qhs_camera_rt_throttle_cfg,\n\t[SLAVE_CLK_CTL] = &qhs_clk_ctl,\n\t[SLAVE_CDSP_CFG] = &qhs_compute0_cfg,\n\t[SLAVE_CDSP1_CFG] = &qhs_compute1_cfg,\n\t[SLAVE_RBCPR_CX_CFG] = &qhs_cpr_cx,\n\t[SLAVE_RBCPR_MMCX_CFG] = &qhs_cpr_mmcx,\n\t[SLAVE_RBCPR_MX_CFG] = &qhs_cpr_mx,\n\t[SLAVE_CPR_NSPCX] = &qhs_cpr_nspcx,\n\t[SLAVE_CRYPTO_0_CFG] = &qhs_crypto0_cfg,\n\t[SLAVE_CX_RDPM] = &qhs_cx_rdpm,\n\t[SLAVE_DISPLAY_CFG] = &qhs_display0_cfg,\n\t[SLAVE_DISPLAY_RT_THROTTLE_CFG] = &qhs_display0_rt_throttle_cfg,\n\t[SLAVE_DISPLAY1_CFG] = &qhs_display1_cfg,\n\t[SLAVE_DISPLAY1_RT_THROTTLE_CFG] = &qhs_display1_rt_throttle_cfg,\n\t[SLAVE_EMAC_CFG] = &qhs_emac0_cfg,\n\t[SLAVE_EMAC1_CFG] = &qhs_emac1_cfg,\n\t[SLAVE_GP_DSP0_CFG] = &qhs_gp_dsp0_cfg,\n\t[SLAVE_GP_DSP1_CFG] = &qhs_gp_dsp1_cfg,\n\t[SLAVE_GPDSP0_THROTTLE_CFG] = &qhs_gpdsp0_throttle_cfg,\n\t[SLAVE_GPDSP1_THROTTLE_CFG] = &qhs_gpdsp1_throttle_cfg,\n\t[SLAVE_GPU_TCU_THROTTLE_CFG] = &qhs_gpu_tcu_throttle_cfg,\n\t[SLAVE_GFX3D_CFG] = &qhs_gpuss_cfg,\n\t[SLAVE_HWKM] = &qhs_hwkm,\n\t[SLAVE_IMEM_CFG] = &qhs_imem_cfg,\n\t[SLAVE_IPA_CFG] = &qhs_ipa,\n\t[SLAVE_IPC_ROUTER_CFG] = &qhs_ipc_router,\n\t[SLAVE_LPASS] = &qhs_lpass_cfg,\n\t[SLAVE_LPASS_THROTTLE_CFG] = &qhs_lpass_throttle_cfg,\n\t[SLAVE_MX_RDPM] = &qhs_mx_rdpm,\n\t[SLAVE_MXC_RDPM] = &qhs_mxc_rdpm,\n\t[SLAVE_PCIE_0_CFG] = &qhs_pcie0_cfg,\n\t[SLAVE_PCIE_1_CFG] = &qhs_pcie1_cfg,\n\t[SLAVE_PCIE_RSC_CFG] = &qhs_pcie_rsc_cfg,\n\t[SLAVE_PCIE_TCU_THROTTLE_CFG] = &qhs_pcie_tcu_throttle_cfg,\n\t[SLAVE_PCIE_THROTTLE_CFG] = &qhs_pcie_throttle_cfg,\n\t[SLAVE_PDM] = &qhs_pdm,\n\t[SLAVE_PIMEM_CFG] = &qhs_pimem_cfg,\n\t[SLAVE_PKA_WRAPPER_CFG] = &qhs_pke_wrapper_cfg,\n\t[SLAVE_QDSS_CFG] = &qhs_qdss_cfg,\n\t[SLAVE_QM_CFG] = &qhs_qm_cfg,\n\t[SLAVE_QM_MPU_CFG] = &qhs_qm_mpu_cfg,\n\t[SLAVE_QUP_0] = &qhs_qup0,\n\t[SLAVE_QUP_1] = &qhs_qup1,\n\t[SLAVE_QUP_2] = &qhs_qup2,\n\t[SLAVE_QUP_3] = &qhs_qup3,\n\t[SLAVE_SAIL_THROTTLE_CFG] = &qhs_sail_throttle_cfg,\n\t[SLAVE_SDC1] = &qhs_sdc1,\n\t[SLAVE_SECURITY] = &qhs_security,\n\t[SLAVE_SNOC_THROTTLE_CFG] = &qhs_snoc_throttle_cfg,\n\t[SLAVE_TCSR] = &qhs_tcsr,\n\t[SLAVE_TLMM] = &qhs_tlmm,\n\t[SLAVE_TSC_CFG] = &qhs_tsc_cfg,\n\t[SLAVE_UFS_CARD_CFG] = &qhs_ufs_card_cfg,\n\t[SLAVE_UFS_MEM_CFG] = &qhs_ufs_mem_cfg,\n\t[SLAVE_USB2] = &qhs_usb2_0,\n\t[SLAVE_USB3_0] = &qhs_usb3_0,\n\t[SLAVE_USB3_1] = &qhs_usb3_1,\n\t[SLAVE_VENUS_CFG] = &qhs_venus_cfg,\n\t[SLAVE_VENUS_CVP_THROTTLE_CFG] = &qhs_venus_cvp_throttle_cfg,\n\t[SLAVE_VENUS_V_CPU_THROTTLE_CFG] = &qhs_venus_v_cpu_throttle_cfg,\n\t[SLAVE_VENUS_VCODEC_THROTTLE_CFG] = &qhs_venus_vcodec_throttle_cfg,\n\t[SLAVE_DDRSS_CFG] = &qns_ddrss_cfg,\n\t[SLAVE_GPDSP_NOC_CFG] = &qns_gpdsp_noc_cfg,\n\t[SLAVE_CNOC_MNOC_HF_CFG] = &qns_mnoc_hf_cfg,\n\t[SLAVE_CNOC_MNOC_SF_CFG] = &qns_mnoc_sf_cfg,\n\t[SLAVE_PCIE_ANOC_CFG] = &qns_pcie_anoc_cfg,\n\t[SLAVE_SNOC_CFG] = &qns_snoc_cfg,\n\t[SLAVE_BOOT_IMEM] = &qxs_boot_imem,\n\t[SLAVE_IMEM] = &qxs_imem,\n\t[SLAVE_PIMEM] = &qxs_pimem,\n\t[SLAVE_PCIE_0] = &xs_pcie_0,\n\t[SLAVE_PCIE_1] = &xs_pcie_1,\n\t[SLAVE_QDSS_STM] = &xs_qdss_stm,\n\t[SLAVE_TCU] = &xs_sys_tcu_cfg,\n};\n\nstatic const struct qcom_icc_desc sa8775p_config_noc = {\n\t.nodes = config_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(config_noc_nodes),\n\t.bcms = config_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(config_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm *dc_noc_bcms[] = {\n};\n\nstatic struct qcom_icc_node *dc_noc_nodes[] = {\n\t[MASTER_CNOC_DC_NOC] = &qnm_cnoc_dc_noc,\n\t[SLAVE_LLCC_CFG] = &qhs_llcc,\n\t[SLAVE_GEM_NOC_CFG] = &qns_gemnoc,\n};\n\nstatic const struct qcom_icc_desc sa8775p_dc_noc = {\n\t.nodes = dc_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(dc_noc_nodes),\n\t.bcms = dc_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(dc_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm *gem_noc_bcms[] = {\n\t&bcm_sh0,\n\t&bcm_sh2,\n};\n\nstatic struct qcom_icc_node *gem_noc_nodes[] = {\n\t[MASTER_GPU_TCU] = &alm_gpu_tcu,\n\t[MASTER_PCIE_TCU] = &alm_pcie_tcu,\n\t[MASTER_SYS_TCU] = &alm_sys_tcu,\n\t[MASTER_APPSS_PROC] = &chm_apps,\n\t[MASTER_COMPUTE_NOC] = &qnm_cmpnoc0,\n\t[MASTER_COMPUTE_NOC_1] = &qnm_cmpnoc1,\n\t[MASTER_GEM_NOC_CFG] = &qnm_gemnoc_cfg,\n\t[MASTER_GPDSP_SAIL] = &qnm_gpdsp_sail,\n\t[MASTER_GFX3D] = &qnm_gpu,\n\t[MASTER_MNOC_HF_MEM_NOC] = &qnm_mnoc_hf,\n\t[MASTER_MNOC_SF_MEM_NOC] = &qnm_mnoc_sf,\n\t[MASTER_ANOC_PCIE_GEM_NOC] = &qnm_pcie,\n\t[MASTER_SNOC_GC_MEM_NOC] = &qnm_snoc_gc,\n\t[MASTER_SNOC_SF_MEM_NOC] = &qnm_snoc_sf,\n\t[SLAVE_GEM_NOC_CNOC] = &qns_gem_noc_cnoc,\n\t[SLAVE_LLCC] = &qns_llcc,\n\t[SLAVE_GEM_NOC_PCIE_CNOC] = &qns_pcie,\n\t[SLAVE_SERVICE_GEM_NOC_1] = &srvc_even_gemnoc,\n\t[SLAVE_SERVICE_GEM_NOC_2] = &srvc_odd_gemnoc,\n\t[SLAVE_SERVICE_GEM_NOC] = &srvc_sys_gemnoc,\n\t[SLAVE_SERVICE_GEM_NOC2] = &srvc_sys_gemnoc_2,\n};\n\nstatic const struct qcom_icc_desc sa8775p_gem_noc = {\n\t.nodes = gem_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(gem_noc_nodes),\n\t.bcms = gem_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(gem_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm *gpdsp_anoc_bcms[] = {\n\t&bcm_gna0,\n\t&bcm_gnb0,\n};\n\nstatic struct qcom_icc_node *gpdsp_anoc_nodes[] = {\n\t[MASTER_DSP0] = &qxm_dsp0,\n\t[MASTER_DSP1] = &qxm_dsp1,\n\t[SLAVE_GP_DSP_SAIL_NOC] = &qns_gp_dsp_sail_noc,\n};\n\nstatic const struct qcom_icc_desc sa8775p_gpdsp_anoc = {\n\t.nodes = gpdsp_anoc_nodes,\n\t.num_nodes = ARRAY_SIZE(gpdsp_anoc_nodes),\n\t.bcms = gpdsp_anoc_bcms,\n\t.num_bcms = ARRAY_SIZE(gpdsp_anoc_bcms),\n};\n\nstatic struct qcom_icc_bcm *lpass_ag_noc_bcms[] = {\n\t&bcm_sn9,\n};\n\nstatic struct qcom_icc_node *lpass_ag_noc_nodes[] = {\n\t[MASTER_CNOC_LPASS_AG_NOC] = &qhm_config_noc,\n\t[MASTER_LPASS_PROC] = &qxm_lpass_dsp,\n\t[SLAVE_LPASS_CORE_CFG] = &qhs_lpass_core,\n\t[SLAVE_LPASS_LPI_CFG] = &qhs_lpass_lpi,\n\t[SLAVE_LPASS_MPU_CFG] = &qhs_lpass_mpu,\n\t[SLAVE_LPASS_TOP_CFG] = &qhs_lpass_top,\n\t[SLAVE_LPASS_SNOC] = &qns_sysnoc,\n\t[SLAVE_SERVICES_LPASS_AML_NOC] = &srvc_niu_aml_noc,\n\t[SLAVE_SERVICE_LPASS_AG_NOC] = &srvc_niu_lpass_agnoc,\n};\n\nstatic const struct qcom_icc_desc sa8775p_lpass_ag_noc = {\n\t.nodes = lpass_ag_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(lpass_ag_noc_nodes),\n\t.bcms = lpass_ag_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(lpass_ag_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm *mc_virt_bcms[] = {\n\t&bcm_acv,\n\t&bcm_mc0,\n};\n\nstatic struct qcom_icc_node *mc_virt_nodes[] = {\n\t[MASTER_LLCC] = &llcc_mc,\n\t[SLAVE_EBI1] = &ebi,\n};\n\nstatic const struct qcom_icc_desc sa8775p_mc_virt = {\n\t.nodes = mc_virt_nodes,\n\t.num_nodes = ARRAY_SIZE(mc_virt_nodes),\n\t.bcms = mc_virt_bcms,\n\t.num_bcms = ARRAY_SIZE(mc_virt_bcms),\n};\n\nstatic struct qcom_icc_bcm *mmss_noc_bcms[] = {\n\t&bcm_mm0,\n\t&bcm_mm1,\n};\n\nstatic struct qcom_icc_node *mmss_noc_nodes[] = {\n\t[MASTER_CAMNOC_HF] = &qnm_camnoc_hf,\n\t[MASTER_CAMNOC_ICP] = &qnm_camnoc_icp,\n\t[MASTER_CAMNOC_SF] = &qnm_camnoc_sf,\n\t[MASTER_MDP0] = &qnm_mdp0_0,\n\t[MASTER_MDP1] = &qnm_mdp0_1,\n\t[MASTER_MDP_CORE1_0] = &qnm_mdp1_0,\n\t[MASTER_MDP_CORE1_1] = &qnm_mdp1_1,\n\t[MASTER_CNOC_MNOC_HF_CFG] = &qnm_mnoc_hf_cfg,\n\t[MASTER_CNOC_MNOC_SF_CFG] = &qnm_mnoc_sf_cfg,\n\t[MASTER_VIDEO_P0] = &qnm_video0,\n\t[MASTER_VIDEO_P1] = &qnm_video1,\n\t[MASTER_VIDEO_PROC] = &qnm_video_cvp,\n\t[MASTER_VIDEO_V_PROC] = &qnm_video_v_cpu,\n\t[SLAVE_MNOC_HF_MEM_NOC] = &qns_mem_noc_hf,\n\t[SLAVE_MNOC_SF_MEM_NOC] = &qns_mem_noc_sf,\n\t[SLAVE_SERVICE_MNOC_HF] = &srvc_mnoc_hf,\n\t[SLAVE_SERVICE_MNOC_SF] = &srvc_mnoc_sf,\n};\n\nstatic const struct qcom_icc_desc sa8775p_mmss_noc = {\n\t.nodes = mmss_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(mmss_noc_nodes),\n\t.bcms = mmss_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(mmss_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm *nspa_noc_bcms[] = {\n\t&bcm_nsa0,\n\t&bcm_nsa1,\n};\n\nstatic struct qcom_icc_node *nspa_noc_nodes[] = {\n\t[MASTER_CDSP_NOC_CFG] = &qhm_nsp_noc_config,\n\t[MASTER_CDSP_PROC] = &qxm_nsp,\n\t[SLAVE_HCP_A] = &qns_hcp,\n\t[SLAVE_CDSP_MEM_NOC] = &qns_nsp_gemnoc,\n\t[SLAVE_SERVICE_NSP_NOC] = &service_nsp_noc,\n};\n\nstatic const struct qcom_icc_desc sa8775p_nspa_noc = {\n\t.nodes = nspa_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(nspa_noc_nodes),\n\t.bcms = nspa_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(nspa_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm *nspb_noc_bcms[] = {\n\t&bcm_nsb0,\n\t&bcm_nsb1,\n};\n\nstatic struct qcom_icc_node *nspb_noc_nodes[] = {\n\t[MASTER_CDSPB_NOC_CFG] = &qhm_nspb_noc_config,\n\t[MASTER_CDSP_PROC_B] = &qxm_nspb,\n\t[SLAVE_CDSPB_MEM_NOC] = &qns_nspb_gemnoc,\n\t[SLAVE_HCP_B] = &qns_nspb_hcp,\n\t[SLAVE_SERVICE_NSPB_NOC] = &service_nspb_noc,\n};\n\nstatic const struct qcom_icc_desc sa8775p_nspb_noc = {\n\t.nodes = nspb_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(nspb_noc_nodes),\n\t.bcms = nspb_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(nspb_noc_bcms),\n};\n\nstatic struct qcom_icc_bcm *pcie_anoc_bcms[] = {\n\t&bcm_pci0,\n};\n\nstatic struct qcom_icc_node *pcie_anoc_nodes[] = {\n\t[MASTER_PCIE_0] = &xm_pcie3_0,\n\t[MASTER_PCIE_1] = &xm_pcie3_1,\n\t[SLAVE_ANOC_PCIE_GEM_NOC] = &qns_pcie_mem_noc,\n};\n\nstatic const struct qcom_icc_desc sa8775p_pcie_anoc = {\n\t.nodes = pcie_anoc_nodes,\n\t.num_nodes = ARRAY_SIZE(pcie_anoc_nodes),\n\t.bcms = pcie_anoc_bcms,\n\t.num_bcms = ARRAY_SIZE(pcie_anoc_bcms),\n};\n\nstatic struct qcom_icc_bcm *system_noc_bcms[] = {\n\t&bcm_sn0,\n\t&bcm_sn1,\n\t&bcm_sn3,\n\t&bcm_sn4,\n\t&bcm_sn9,\n};\n\nstatic struct qcom_icc_node *system_noc_nodes[] = {\n\t[MASTER_GIC_AHB] = &qhm_gic,\n\t[MASTER_A1NOC_SNOC] = &qnm_aggre1_noc,\n\t[MASTER_A2NOC_SNOC] = &qnm_aggre2_noc,\n\t[MASTER_LPASS_ANOC] = &qnm_lpass_noc,\n\t[MASTER_SNOC_CFG] = &qnm_snoc_cfg,\n\t[MASTER_PIMEM] = &qxm_pimem,\n\t[MASTER_GIC] = &xm_gic,\n\t[SLAVE_SNOC_GEM_NOC_GC] = &qns_gemnoc_gc,\n\t[SLAVE_SNOC_GEM_NOC_SF] = &qns_gemnoc_sf,\n\t[SLAVE_SERVICE_SNOC] = &srvc_snoc,\n};\n\nstatic const struct qcom_icc_desc sa8775p_system_noc = {\n\t.nodes = system_noc_nodes,\n\t.num_nodes = ARRAY_SIZE(system_noc_nodes),\n\t.bcms = system_noc_bcms,\n\t.num_bcms = ARRAY_SIZE(system_noc_bcms),\n};\n\nstatic const struct of_device_id qnoc_of_match[] = {\n\t{ .compatible = \"qcom,sa8775p-aggre1-noc\", .data = &sa8775p_aggre1_noc, },\n\t{ .compatible = \"qcom,sa8775p-aggre2-noc\", .data = &sa8775p_aggre2_noc, },\n\t{ .compatible = \"qcom,sa8775p-clk-virt\", .data = &sa8775p_clk_virt, },\n\t{ .compatible = \"qcom,sa8775p-config-noc\", .data = &sa8775p_config_noc, },\n\t{ .compatible = \"qcom,sa8775p-dc-noc\", .data = &sa8775p_dc_noc, },\n\t{ .compatible = \"qcom,sa8775p-gem-noc\", .data = &sa8775p_gem_noc, },\n\t{ .compatible = \"qcom,sa8775p-gpdsp-anoc\", .data = &sa8775p_gpdsp_anoc, },\n\t{ .compatible = \"qcom,sa8775p-lpass-ag-noc\", .data = &sa8775p_lpass_ag_noc, },\n\t{ .compatible = \"qcom,sa8775p-mc-virt\", .data = &sa8775p_mc_virt, },\n\t{ .compatible = \"qcom,sa8775p-mmss-noc\", .data = &sa8775p_mmss_noc, },\n\t{ .compatible = \"qcom,sa8775p-nspa-noc\", .data = &sa8775p_nspa_noc, },\n\t{ .compatible = \"qcom,sa8775p-nspb-noc\", .data = &sa8775p_nspb_noc, },\n\t{ .compatible = \"qcom,sa8775p-pcie-anoc\", .data = &sa8775p_pcie_anoc, },\n\t{ .compatible = \"qcom,sa8775p-system-noc\", .data = &sa8775p_system_noc, },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, qnoc_of_match);\n\nstatic struct platform_driver qnoc_driver = {\n\t.probe = qcom_icc_rpmh_probe,\n\t.remove = qcom_icc_rpmh_remove,\n\t.driver = {\n\t\t.name = \"qnoc-sa8775p\",\n\t\t.of_match_table = qnoc_of_match,\n\t\t.sync_state = icc_sync_state,\n\t},\n};\n\nstatic int __init qnoc_driver_init(void)\n{\n\treturn platform_driver_register(&qnoc_driver);\n}\ncore_initcall(qnoc_driver_init);\n\nstatic void __exit qnoc_driver_exit(void)\n{\n\tplatform_driver_unregister(&qnoc_driver);\n}\nmodule_exit(qnoc_driver_exit);\n\nMODULE_DESCRIPTION(\"Qualcomm Technologies, Inc. SA8775P NoC driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}