// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package I2C_Reg_pkg;

    localparam I2C_REG_DATA_WIDTH = 32;
    localparam I2C_REG_MIN_ADDR_WIDTH = 6;
    localparam I2C_REG_SIZE = 'h24;

    typedef struct {
        logic next;
    } I2C_Reg__Status__busy__in_t;

    typedef struct {
        logic next;
    } I2C_Reg__Status__bus_control__in_t;

    typedef struct {
        logic next;
    } I2C_Reg__Status__bus_active__in_t;

    typedef struct {
        logic next;
    } I2C_Reg__Status__missed_ack__in_t;

    typedef struct {
        I2C_Reg__Status__busy__in_t busy;
        I2C_Reg__Status__bus_control__in_t bus_control;
        I2C_Reg__Status__bus_active__in_t bus_active;
        I2C_Reg__Status__missed_ack__in_t missed_ack;
    } I2C_Reg__Status__in_t;

    typedef struct {
        logic next;
    } I2C_Reg__Wdata__wlast__in_t;

    typedef struct {
        I2C_Reg__Wdata__wlast__in_t wlast;
    } I2C_Reg__Wdata__in_t;

    typedef struct {
        logic [7:0] next;
    } I2C_Reg__Rdata__rdata__in_t;

    typedef struct {
        logic next;
    } I2C_Reg__Rdata__rlast__in_t;

    typedef struct {
        I2C_Reg__Rdata__rdata__in_t rdata;
        I2C_Reg__Rdata__rlast__in_t rlast;
    } I2C_Reg__Rdata__in_t;

    typedef struct {
        I2C_Reg__Status__in_t Status;
        I2C_Reg__Wdata__in_t Wdata;
        I2C_Reg__Rdata__in_t Rdata;
    } I2C_Reg__in_t;

    typedef struct {
        logic value;
    } I2C_Reg__Commands__start__out_t;

    typedef struct {
        logic value;
    } I2C_Reg__Commands__read__out_t;

    typedef struct {
        logic value;
    } I2C_Reg__Commands__write__out_t;

    typedef struct {
        logic value;
    } I2C_Reg__Commands__write_multiple__out_t;

    typedef struct {
        logic value;
    } I2C_Reg__Commands__stop__out_t;

    typedef struct {
        logic [6:0] value;
    } I2C_Reg__Commands__address__out_t;

    typedef struct {
        I2C_Reg__Commands__start__out_t start;
        I2C_Reg__Commands__read__out_t read;
        I2C_Reg__Commands__write__out_t write;
        I2C_Reg__Commands__write_multiple__out_t write_multiple;
        I2C_Reg__Commands__stop__out_t stop;
        I2C_Reg__Commands__address__out_t address;
    } I2C_Reg__Commands__out_t;

    typedef struct {
        logic [15:0] value;
    } I2C_Reg__Cfg__prescale__out_t;

    typedef struct {
        logic value;
    } I2C_Reg__Cfg__stop_on_idle__out_t;

    typedef struct {
        I2C_Reg__Cfg__prescale__out_t prescale;
        I2C_Reg__Cfg__stop_on_idle__out_t stop_on_idle;
    } I2C_Reg__Cfg__out_t;

    typedef struct {
        logic [7:0] value;
    } I2C_Reg__Wdata__wdata__out_t;

    typedef struct {
        logic value;
    } I2C_Reg__Wdata__wlast__out_t;

    typedef struct {
        I2C_Reg__Wdata__wdata__out_t wdata;
        I2C_Reg__Wdata__wlast__out_t wlast;
    } I2C_Reg__Wdata__out_t;

    typedef struct {
        I2C_Reg__Commands__out_t Commands;
        I2C_Reg__Cfg__out_t Cfg;
        I2C_Reg__Wdata__out_t Wdata;
    } I2C_Reg__out_t;
endpackage
