
---------- Begin Simulation Statistics ----------
final_tick                               870426188000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  88178                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    88462                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11550.64                       # Real time elapsed on the host
host_tick_rate                               75357419                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018514493                       # Number of instructions simulated
sim_ops                                    1021796163                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.870426                       # Number of seconds simulated
sim_ticks                                870426188000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.178932                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              121149259                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           138966211                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16641232                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        188427456                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16361601                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16487665                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          126064                       # Number of indirect misses.
system.cpu0.branchPred.lookups              239491456                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1662600                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819899                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9864722                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221016864                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28656959                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466240                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       60271250                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892416296                       # Number of instructions committed
system.cpu0.commit.committedOps             893238406                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1560874491                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.572268                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.383787                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1145871903     73.41%     73.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    242751205     15.55%     88.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     60736628      3.89%     92.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     54622188      3.50%     96.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     16077841      1.03%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5765030      0.37%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1993964      0.13%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4398773      0.28%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28656959      1.84%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1560874491                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341595                       # Number of function calls committed.
system.cpu0.commit.int_insts                863526649                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280414747                       # Number of loads committed
system.cpu0.commit.membars                    1641865                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641874      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491124816     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835040      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638717      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281234634     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109763260     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893238406                       # Class of committed instruction
system.cpu0.commit.refs                     390997929                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892416296                       # Number of Instructions Simulated
system.cpu0.committedOps                    893238406                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.921666                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.921666                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            193349044                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6782195                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           119833645                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             978903219                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               666662389                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                702988191                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9873939                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12953114                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3323001                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  239491456                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                180151953                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    905253341                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4234467                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          142                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1006081580                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  42                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          163                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               33300948                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139651                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         654292402                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         137510860                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.586662                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1576196564                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.640419                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.881846                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               846729463     53.72%     53.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               549375087     34.85%     88.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               111137108      7.05%     95.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                52160975      3.31%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7468816      0.47%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6231630      0.40%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1421724      0.09%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643323      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   28438      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1576196564                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      138729222                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9906414                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               228753904                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.544129                       # Inst execution rate
system.cpu0.iew.exec_refs                   414354058                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 113860761                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              161655947                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            305199179                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1968149                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5312852                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           117634954                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          953484886                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            300493297                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3560887                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            933140337                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1040678                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2221477                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9873939                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4112820                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        69965                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        18239045                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        11967                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9792                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3682058                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     24784432                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7051772                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9792                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       886595                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9019819                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                385783774                       # num instructions consuming a value
system.cpu0.iew.wb_count                    926633192                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.856666                       # average fanout of values written-back
system.cpu0.iew.wb_producers                330487917                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.540334                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     926665521                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1137311894                       # number of integer regfile reads
system.cpu0.int_regfile_writes              591674360                       # number of integer regfile writes
system.cpu0.ipc                              0.520382                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.520382                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643399      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            509151706     54.36%     54.53% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839654      0.84%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639156      0.17%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           302410517     32.28%     87.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          114016726     12.17%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             936701225                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1008074                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001076                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 173723     17.23%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                720479     71.47%     88.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               113869     11.30%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             936065830                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3450666996                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    926633125                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1013739944                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 947602316                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                936701225                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5882570                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       60246476                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            60046                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3416330                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28269062                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1576196564                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.594279                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.794211                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          881914244     55.95%     55.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          498963286     31.66%     87.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          160307032     10.17%     97.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           27339491      1.73%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4039753      0.26%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3081029      0.20%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             375819      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             120949      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              54961      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1576196564                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.546205                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14683024                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2651484                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           305199179                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          117634954                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1538                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1714925786                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    25926647                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              169248535                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569167843                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               3206304                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               679625689                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8129478                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 5335                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1180469224                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             969353644                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          622908048                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                692517330                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12770808                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9873939                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24651031                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                53740200                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1180469168                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        280040                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4626                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8812018                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4623                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2485707961                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1922347037                       # The number of ROB writes
system.cpu0.timesIdled                       20433237                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1494                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.123688                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                8602311                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9761633                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1546517                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         12608243                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            233438                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         277880                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           44442                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14763683                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24079                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819644                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1355422                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10299798                       # Number of branches committed
system.cpu1.commit.bw_lim_events               654568                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459642                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        9896475                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41845549                       # Number of instructions committed
system.cpu1.commit.committedOps              42665401                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    234802136                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.181708                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.779758                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    215514154     91.79%     91.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9512851      4.05%     95.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3579675      1.52%     97.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3388613      1.44%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1104780      0.47%     99.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       191296      0.08%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       778176      0.33%     99.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        78023      0.03%     99.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       654568      0.28%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    234802136                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317291                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40180262                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11552558                       # Number of loads committed
system.cpu1.commit.membars                    1639380                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639380      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24988111     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12372202     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3665567      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42665401                       # Class of committed instruction
system.cpu1.commit.refs                      16037781                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41845549                       # Number of Instructions Simulated
system.cpu1.committedOps                     42665401                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.675743                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.675743                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            195788518                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               194888                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8087290                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              57577109                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10401406                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27125215                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1356408                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               339103                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2131187                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14763683                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  8201343                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    225611284                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               346610                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      59540789                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3095006                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.062162                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           9643932                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           8835749                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.250693                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         236802734                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.254903                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.685560                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               197837754     83.55%     83.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                25234791     10.66%     94.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 8744056      3.69%     97.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3313761      1.40%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  986890      0.42%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  421313      0.18%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  233246      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3466      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   27457      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           236802734                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         701854                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1396255                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11347877                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.205693                       # Inst execution rate
system.cpu1.iew.exec_refs                    18170689                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5268048                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              170784817                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             13681073                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            821027                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1346367                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5888156                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           52555053                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12902641                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1525090                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             48853126                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                644147                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               754939                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1356408                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2401301                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        38891                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          230111                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        11170                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2066                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2163                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      2128515                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1402933                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2066                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       535673                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        860582                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25028735                       # num instructions consuming a value
system.cpu1.iew.wb_count                     47995891                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.797204                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 19953002                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.202084                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      48023445                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62294811                       # number of integer regfile reads
system.cpu1.int_regfile_writes               30779041                       # number of integer regfile writes
system.cpu1.ipc                              0.176188                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.176188                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639587      3.25%      3.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             30069077     59.69%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     62.94% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14075969     27.94%     90.88% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4593432      9.12%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              50378216                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     929035                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.018441                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 151841     16.34%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                678672     73.05%     89.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                98519     10.60%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              49667649                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         338549082                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     47995879                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         62445717                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50094533                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 50378216                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2460520                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        9889651                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            60908                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           878                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5189157                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    236802734                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.212743                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.643365                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          204481892     86.35%     86.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           21227477      8.96%     95.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6805113      2.87%     98.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2542824      1.07%     99.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1217437      0.51%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             247627      0.10%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             184839      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              69076      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26449      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      236802734                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.212115                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6769776                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1268915                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            13681073                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5888156                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    207                       # number of misc regfile reads
system.cpu1.numCycles                       237504588                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1503341214                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              178820073                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27215299                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5476607                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                12061348                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                725632                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                10679                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             71949534                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              55727446                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           35205800                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27019966                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10975477                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1356408                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             17519182                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 7990501                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        71949522                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25757                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               792                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 11593746                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           786                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   286708378                       # The number of ROB reads
system.cpu1.rob.rob_writes                  107129471                       # The number of ROB writes
system.cpu1.timesIdled                          35275                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.935513                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                9713993                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            10922513                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2042549                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         14582381                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            256068                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         327037                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           70969                       # Number of indirect misses.
system.cpu2.branchPred.lookups               16966489                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24620                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819644                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1596550                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10230860                       # Number of branches committed
system.cpu2.commit.bw_lim_events               615568                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459648                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       17750095                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41654519                       # Number of instructions committed
system.cpu2.commit.committedOps              42474368                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    234248925                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.181322                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.774826                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    214907197     91.74%     91.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9578834      4.09%     95.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3628993      1.55%     97.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3370331      1.44%     98.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1081932      0.46%     99.28% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       204085      0.09%     99.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       780037      0.33%     99.70% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        81948      0.03%     99.74% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       615568      0.26%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    234248925                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318197                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39996894                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11489727                       # Number of loads committed
system.cpu2.commit.membars                    1639367                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639367      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24873336     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309371     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652153      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42474368                       # Class of committed instruction
system.cpu2.commit.refs                      15961536                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41654519                       # Number of Instructions Simulated
system.cpu2.committedOps                     42474368                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.719791                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.719791                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            190105186                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               450356                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             8857499                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              67014466                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                12078485                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 31373575                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1597588                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               955327                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2250999                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   16966489                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9354741                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    224215767                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               424505                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      73393062                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4087174                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.071211                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          11146458                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           9970061                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.308044                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         237405833                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.316631                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.786666                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               191247955     80.56%     80.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                28371776     11.95%     92.51% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11195375      4.72%     97.22% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4130358      1.74%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  927563      0.39%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  947131      0.40%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  555753      0.23%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3311      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26611      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           237405833                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         849326                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1638529                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                12093167                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.210980                       # Inst execution rate
system.cpu2.iew.exec_refs                    18142194                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5246954                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              165031429                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             16065552                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1269279                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1552170                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6747681                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           60216762                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12895240                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1598273                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             50267048                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1022727                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               740324                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1597588                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2647040                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        39536                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          219194                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        10570                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2188                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1757                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4575825                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2275872                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2188                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       527311                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1111218                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 25611841                       # num instructions consuming a value
system.cpu2.iew.wb_count                     49388392                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.792017                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20285022                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.207292                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      49414329                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                64332113                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31450479                       # number of integer regfile writes
system.cpu2.ipc                              0.174832                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.174832                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639585      3.16%      3.16% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             31582970     60.89%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  50      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.06% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14069124     27.13%     91.18% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4573494      8.82%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              51865321                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     915682                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.017655                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 141058     15.40%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                677594     74.00%     89.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                97027     10.60%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              51141403                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         342111311                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     49388380                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         77960203                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  56411941                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 51865321                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3804821                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       17742393                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            59181                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       1345173                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     11287166                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    237405833                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.218467                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.646407                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          203769965     85.83%     85.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22420573      9.44%     95.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6849105      2.88%     98.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2622799      1.10%     99.27% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1227937      0.52%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             246486      0.10%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             175166      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              67449      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              26353      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      237405833                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.217688                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          9107518                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1675874                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            16065552                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6747681                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    218                       # number of misc regfile reads
system.cpu2.numCycles                       238255159                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1502590501                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              172986320                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27107203                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5061657                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                14252585                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                546409                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 8306                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             81871219                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              64044029                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40815951                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 30838850                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              11681920                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1597588                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             17706993                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                13708748                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        81871207                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         23497                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               847                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 10759554                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           846                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   293856676                       # The number of ROB reads
system.cpu2.rob.rob_writes                  123611676                       # The number of ROB writes
system.cpu2.timesIdled                          34865                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            95.365507                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10632698                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11149417                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2157933                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15535881                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            215062                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         252389                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           37327                       # Number of indirect misses.
system.cpu3.branchPred.lookups               18070026                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        21572                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819650                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1704582                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10573888                       # Number of branches committed
system.cpu3.commit.bw_lim_events               609593                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459704                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       19956561                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42598129                       # Number of instructions committed
system.cpu3.commit.committedOps              43417988                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    235199851                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.184600                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.777748                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    215326917     91.55%     91.55% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      9858517      4.19%     95.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3725204      1.58%     97.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3492263      1.48%     98.81% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1117311      0.48%     99.29% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       212542      0.09%     99.38% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       778952      0.33%     99.71% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        78552      0.03%     99.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       609593      0.26%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    235199851                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292211                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40879745                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11834898                       # Number of loads committed
system.cpu3.commit.membars                    1639372                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639372      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25386768     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12654548     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3737159      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43417988                       # Class of committed instruction
system.cpu3.commit.refs                      16391719                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42598129                       # Number of Instructions Simulated
system.cpu3.committedOps                     43417988                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.617705                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.617705                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            188528479                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               456327                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9566347                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70724697                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12387989                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 33779299                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1705571                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               801649                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2319123                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   18070026                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 10000410                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    224993050                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               502428                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      77163749                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                  14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles           77                       # Number of stall cycles due to pending traps
system.cpu3.fetch.SquashCycles                4317868                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.075511                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          11568386                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10847760                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.322451                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         238720461                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.331375                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.800816                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               189954595     79.57%     79.57% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                29975016     12.56%     92.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12142318      5.09%     97.21% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4158691      1.74%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  894147      0.37%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  837317      0.35%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  728304      0.31%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3238      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26835      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           238720461                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         583242                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1750036                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                12649119                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.216786                       # Inst execution rate
system.cpu3.iew.exec_refs                    18808930                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5383986                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              164613597                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             17092375                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1377292                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1404887                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             7116243                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           63362844                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13424944                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1632746                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             51877760                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                934204                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               902800                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1705571                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2741217                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        45694                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          234894                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        13171                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1916                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1775                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5257477                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2559422                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1916                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       567719                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1182317                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26204119                       # num instructions consuming a value
system.cpu3.iew.wb_count                     50891829                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.787847                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20644836                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.212666                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      50922411                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                66447692                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32244257                       # number of integer regfile writes
system.cpu3.ipc                              0.178009                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.178009                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639622      3.06%      3.06% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             32516121     60.77%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     63.83% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14635084     27.35%     91.18% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4719534      8.82%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              53510506                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     932680                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.017430                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 145228     15.57%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.57% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                687070     73.67%     89.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               100379     10.76%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              52803549                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         346740088                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     50891817                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         83308669                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  59233794                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 53510506                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            4129050                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       19944855                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            65962                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       1669346                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     13001555                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    238720461                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.224156                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.652907                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          203946364     85.43%     85.43% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23253814      9.74%     95.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7009943      2.94%     98.11% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2726576      1.14%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1255605      0.53%     99.78% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             256098      0.11%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             178062      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              66196      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              27803      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      238720461                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.223609                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          9692827                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1862099                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            17092375                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            7116243                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    238                       # number of misc regfile reads
system.cpu3.numCycles                       239303703                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1501542556                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              172376972                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27610359                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               5062834                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14650777                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                741078                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 6887                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             85892787                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              67294907                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           42736277                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 33271308                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              10682504                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1705571                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             16688692                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                15125918                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        85892775                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         27141                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               910                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 10118617                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           906                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   297963455                       # The number of ROB reads
system.cpu3.rob.rob_writes                  130274180                       # The number of ROB writes
system.cpu3.timesIdled                          25929                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4347923                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8631838                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       698363                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        87435                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58181896                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4330037                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116783896                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4417472                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1430724                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3027774                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1256032                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              854                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            526                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2915842                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2915808                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1430724                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            85                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12978369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12978369                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    471955584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               471955584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1274                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4348031                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4348031    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4348031                       # Request fanout histogram
system.membus.respLayer1.occupancy        23443872500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22029004251                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                259                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5776149223.076923                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   33023097090.472061                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          126     96.92%     96.92% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.77%     97.69% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.77%     98.46% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.77%     99.23% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.77%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 266752383500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            130                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   119526789000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 750899399000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9287936                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9287936                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9287936                       # number of overall hits
system.cpu2.icache.overall_hits::total        9287936                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        66805                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         66805                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        66805                       # number of overall misses
system.cpu2.icache.overall_misses::total        66805                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1496629000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1496629000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1496629000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1496629000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9354741                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9354741                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9354741                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9354741                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007141                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007141                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007141                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007141                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 22402.948881                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 22402.948881                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 22402.948881                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 22402.948881                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          229                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    76.333333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        53706                       # number of writebacks
system.cpu2.icache.writebacks::total            53706                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        13067                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        13067                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        13067                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        13067                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        53738                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        53738                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        53738                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        53738                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1124371500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1124371500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1124371500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1124371500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005744                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005744                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005744                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005744                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 20923.210763                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20923.210763                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 20923.210763                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20923.210763                       # average overall mshr miss latency
system.cpu2.icache.replacements                 53706                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9287936                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9287936                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        66805                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        66805                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1496629000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1496629000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9354741                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9354741                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007141                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007141                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 22402.948881                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 22402.948881                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        13067                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        13067                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        53738                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        53738                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1124371500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1124371500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005744                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005744                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 20923.210763                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20923.210763                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.273516                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9173398                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            53706                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           170.807694                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        399289000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.273516                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.946047                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.946047                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         18763220                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        18763220                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13550202                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13550202                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13550202                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13550202                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2583990                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2583990                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2583990                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2583990                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 352016607281                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 352016607281                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 352016607281                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 352016607281                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16134192                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16134192                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16134192                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16134192                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.160156                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.160156                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.160156                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.160156                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 136229.864388                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 136229.864388                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 136229.864388                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 136229.864388                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2419413                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       373152                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            38391                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4524                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    63.020317                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    82.482759                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1012954                       # number of writebacks
system.cpu2.dcache.writebacks::total          1012954                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1978045                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1978045                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1978045                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1978045                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       605945                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       605945                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       605945                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       605945                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  71757311842                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  71757311842                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  71757311842                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  71757311842                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037557                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037557                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037557                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037557                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 118422.153565                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 118422.153565                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 118422.153565                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 118422.153565                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1012954                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     10975304                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10975304                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1507142                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1507142                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 160708499000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 160708499000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12482446                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12482446                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.120741                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.120741                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 106631.292207                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106631.292207                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1210793                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1210793                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       296349                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       296349                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  31820601500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31820601500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023741                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023741                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 107375.430658                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 107375.430658                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2574898                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2574898                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1076848                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1076848                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 191308108281                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 191308108281                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3651746                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3651746                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.294886                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.294886                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 177655.628539                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 177655.628539                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       767252                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       767252                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       309596                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       309596                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  39936710342                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  39936710342                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084780                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084780                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 128996.209066                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 128996.209066                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          365                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          365                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          184                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          184                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4163000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4163000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.335155                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.335155                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data        22625                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        22625                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           75                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           75                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          109                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          109                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      2736000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      2736000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.198543                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.198543                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 25100.917431                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25100.917431                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          186                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          186                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1129500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1129500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          384                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.484375                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.484375                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6072.580645                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6072.580645                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          179                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          179                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       981500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       981500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.466146                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.466146                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5483.240223                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5483.240223                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       330500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       330500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       299500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       299500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400847                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400847                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       418797                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       418797                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44833232500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44833232500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819644                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819644                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.510950                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.510950                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107052.420385                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107052.420385                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       418797                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       418797                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44414435500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44414435500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.510950                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.510950                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106052.420385                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106052.420385                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.686596                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14976386                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1024611                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.616655                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        399300500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.686596                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.958956                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.958956                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34934176                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34934176                       # Number of data accesses
system.cpu3.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    5599759791.044776                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   32543819144.975250                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          130     97.01%     97.01% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.76% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        14500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 266752510000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   120058376000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 750367812000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      9954399                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9954399                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      9954399                       # number of overall hits
system.cpu3.icache.overall_hits::total        9954399                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        46011                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         46011                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        46011                       # number of overall misses
system.cpu3.icache.overall_misses::total        46011                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    989953000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    989953000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    989953000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    989953000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     10000410                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10000410                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     10000410                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10000410                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004601                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004601                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004601                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004601                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 21515.572363                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 21515.572363                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 21515.572363                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 21515.572363                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           26                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        38146                       # number of writebacks
system.cpu3.icache.writebacks::total            38146                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         7833                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         7833                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         7833                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         7833                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        38178                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        38178                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        38178                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        38178                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    778500500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    778500500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    778500500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    778500500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003818                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003818                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003818                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003818                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 20391.337943                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 20391.337943                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 20391.337943                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 20391.337943                       # average overall mshr miss latency
system.cpu3.icache.replacements                 38146                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      9954399                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9954399                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        46011                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        46011                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    989953000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    989953000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     10000410                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10000410                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004601                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004601                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 21515.572363                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 21515.572363                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         7833                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         7833                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        38178                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        38178                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    778500500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    778500500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003818                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003818                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 20391.337943                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 20391.337943                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.133508                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9882601                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            38146                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           259.073061                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        406606000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.133508                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.972922                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.972922                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         20038998                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        20038998                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14035531                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14035531                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14035531                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14035531                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2656981                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2656981                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2656981                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2656981                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 338634151070                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 338634151070                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 338634151070                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 338634151070                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16692512                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16692512                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16692512                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16692512                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.159172                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.159172                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.159172                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.159172                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 127450.723611                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 127450.723611                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 127450.723611                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 127450.723611                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2613922                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       543724                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            42614                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6429                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    61.339513                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.573651                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1025097                       # number of writebacks
system.cpu3.dcache.writebacks::total          1025097                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2043173                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2043173                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2043173                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2043173                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       613808                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       613808                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       613808                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       613808                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  70773294980                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  70773294980                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  70773294980                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  70773294980                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036771                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036771                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036771                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036771                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 115302.008087                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 115302.008087                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 115302.008087                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 115302.008087                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1025097                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11389382                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11389382                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1566403                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1566403                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 160471269500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 160471269500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12955785                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12955785                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.120904                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.120904                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 102445.711289                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 102445.711289                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1266411                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1266411                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       299992                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       299992                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  31394474000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  31394474000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023155                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023155                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 104651.037361                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 104651.037361                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2646149                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2646149                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1090578                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1090578                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 178162881570                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 178162881570                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3736727                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3736727                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.291854                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.291854                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 163365.556219                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 163365.556219                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       776762                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       776762                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       313816                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       313816                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  39378820980                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  39378820980                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083982                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083982                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 125483.789800                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 125483.789800                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          392                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          392                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          195                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          195                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4166500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4166500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.332198                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.332198                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 21366.666667                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 21366.666667                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           74                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           74                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          121                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          121                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2611500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2611500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.206133                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.206133                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 21582.644628                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21582.644628                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          224                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          224                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          178                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1241000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1241000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          402                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          402                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.442786                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.442786                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6971.910112                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6971.910112                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          167                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          167                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1105000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1105000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.415423                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.415423                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6616.766467                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6616.766467                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       371500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       371500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       340500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       340500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396511                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396511                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       423139                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       423139                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  44971970000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  44971970000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819650                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819650                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516244                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516244                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106281.789199                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106281.789199                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       423139                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       423139                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44548831000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44548831000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516244                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516244                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105281.789199                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105281.789199                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.936658                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15469716                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1036791                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.920766                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        406617500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.936658                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.841771                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.841771                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36063123                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36063123                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    810208218.750000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2786267712.899833                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11198710500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   857462856500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  12963331500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    153078625                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       153078625                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    153078625                       # number of overall hits
system.cpu0.icache.overall_hits::total      153078625                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27073328                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27073328                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27073328                       # number of overall misses
system.cpu0.icache.overall_misses::total     27073328                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 359101708997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 359101708997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 359101708997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 359101708997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    180151953                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    180151953                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    180151953                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    180151953                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.150281                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.150281                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.150281                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.150281                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13264.040128                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13264.040128                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13264.040128                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13264.040128                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2459                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    52.319149                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     23860213                       # number of writebacks
system.cpu0.icache.writebacks::total         23860213                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3213079                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3213079                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3213079                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3213079                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     23860249                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     23860249                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     23860249                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     23860249                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 307296984999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 307296984999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 307296984999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 307296984999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.132445                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.132445                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.132445                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.132445                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12879.035127                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12879.035127                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12879.035127                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12879.035127                       # average overall mshr miss latency
system.cpu0.icache.replacements              23860213                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    153078625                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      153078625                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27073328                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27073328                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 359101708997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 359101708997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    180151953                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    180151953                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.150281                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.150281                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13264.040128                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13264.040128                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3213079                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3213079                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     23860249                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     23860249                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 307296984999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 307296984999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.132445                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.132445                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12879.035127                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12879.035127                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999929                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          176938661                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         23860215                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.415636                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999929                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        384164153                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       384164153                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    348338639                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       348338639                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    348338639                       # number of overall hits
system.cpu0.dcache.overall_hits::total      348338639                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     39712433                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      39712433                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     39712433                       # number of overall misses
system.cpu0.dcache.overall_misses::total     39712433                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 969967946609                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 969967946609                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 969967946609                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 969967946609                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    388051072                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    388051072                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    388051072                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    388051072                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.102338                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.102338                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.102338                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.102338                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24424.792775                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24424.792775                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24424.792775                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24424.792775                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4221844                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       189712                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            84859                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2243                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.751282                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.579581                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     31311876                       # number of writebacks
system.cpu0.dcache.writebacks::total         31311876                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8807979                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8807979                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8807979                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8807979                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30904454                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30904454                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30904454                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30904454                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 504801986054                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 504801986054                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 504801986054                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 504801986054                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.079640                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.079640                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.079640                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.079640                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16334.279391                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16334.279391                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16334.279391                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16334.279391                       # average overall mshr miss latency
system.cpu0.dcache.replacements              31311876                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    247454805                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      247454805                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     30835957                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     30835957                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 594176960500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 594176960500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278290762                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278290762                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.110805                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.110805                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19268.964492                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19268.964492                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4806335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4806335                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     26029622                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     26029622                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 371517217000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 371517217000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.093534                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.093534                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14272.862549                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14272.862549                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    100883834                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     100883834                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8876476                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8876476                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 375790986109                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 375790986109                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109760310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109760310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.080871                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.080871                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 42335.605494                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 42335.605494                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4001644                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4001644                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4874832                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4874832                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 133284769054                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 133284769054                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044413                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044413                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27341.407674                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27341.407674                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1798                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1798                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1253                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1253                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     89413000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     89413000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3051                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.410685                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.410685                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 71359.138069                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 71359.138069                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1224                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1224                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1199000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1199000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009505                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009505                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 41344.827586                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41344.827586                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2807                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2807                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          166                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          166                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       943500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       943500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2973                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2973                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.055836                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055836                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5683.734940                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5683.734940                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          166                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          166                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       777500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       777500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.055836                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055836                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4683.734940                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4683.734940                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       403120                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         403120                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       416779                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       416779                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45211799000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45211799000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819899                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819899                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508330                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508330                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108479.071642                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108479.071642                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       416778                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       416778                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44795016500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44795016500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508328                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508328                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107479.321125                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107479.321125                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.971750                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          380067289                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         31321003                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.134582                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.971750                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999117                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999117                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        809075023                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       809075023                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23755833                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29866352                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               47790                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               89074                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               48655                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               87787                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               34819                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               88938                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54019248                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23755833                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29866352                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              47790                       # number of overall hits
system.l2.overall_hits::.cpu1.data              89074                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              48655                       # number of overall hits
system.l2.overall_hits::.cpu2.data              87787                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              34819                       # number of overall hits
system.l2.overall_hits::.cpu3.data              88938                       # number of overall hits
system.l2.overall_hits::total                54019248                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            104411                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1445216                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3711                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            927046                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5083                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            925318                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3359                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            936231                       # number of demand (read+write) misses
system.l2.demand_misses::total                4350375                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           104411                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1445216                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3711                       # number of overall misses
system.l2.overall_misses::.cpu1.data           927046                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5083                       # number of overall misses
system.l2.overall_misses::.cpu2.data           925318                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3359                       # number of overall misses
system.l2.overall_misses::.cpu3.data           936231                       # number of overall misses
system.l2.overall_misses::total               4350375                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8843217500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 155214267000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    355887000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 112613873998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    482908000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 113173804000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    323204500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 112303475000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     503310636998                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8843217500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 155214267000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    355887000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 112613873998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    482908000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 113173804000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    323204500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 112303475000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    503310636998                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        23860244                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        31311568                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           51501                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1016120                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           53738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1013105                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           38178                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1025169                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58369623                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       23860244                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       31311568                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          51501                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1016120                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          53738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1013105                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          38178                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1025169                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58369623                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004376                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.046156                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.072057                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.912339                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.094589                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.913349                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.087983                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.913246                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074531                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004376                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.046156                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.072057                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.912339                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.094589                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.913349                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.087983                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.913246                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074531                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84696.224536                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 107398.663591                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95900.565885                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121476.036786                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 95004.524887                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 122308.010868                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 96220.452516                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 119952.741364                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115693.621124                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84696.224536                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 107398.663591                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95900.565885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121476.036786                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 95004.524887                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 122308.010868                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 96220.452516                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 119952.741364                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115693.621124                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3027774                       # number of writebacks
system.l2.writebacks::total                   3027774                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            172                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            285                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            525                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            627                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            555                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            633                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            443                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            602                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3842                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           172                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           285                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           525                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           627                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           555                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           633                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           443                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           602                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3842                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       104239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1444931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3186                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       926419                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       924685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2916                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       935629                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4346533                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       104239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1444931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3186                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       926419                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       924685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2916                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       935629                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4346533                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7789759000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 140743933502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    284615500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 103303025499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    396774502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 103881300001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    264244500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 102901853500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 459565506004                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7789759000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 140743933502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    284615500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 103303025499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    396774502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 103881300001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    264244500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 102901853500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 459565506004                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.004369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.046147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.061863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.911722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.084261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.912724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.076379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.912658                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074466                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.004369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.046147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.061863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.911722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.084261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.912724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.076379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.912658                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074466                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74729.794031                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 97405.297209                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89333.176397                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111507.887359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87626.877650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 112342.365239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 90618.827160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 109981.470754                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105731.511990                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74729.794031                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 97405.297209                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89333.176397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111507.887359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87626.877650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 112342.365239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 90618.827160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 109981.470754                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105731.511990                       # average overall mshr miss latency
system.l2.replacements                        8693012                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8419492                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8419492                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8419492                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8419492                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     49645641                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         49645641                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     49645641                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     49645641                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              54                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              51                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  155                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            37                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 90                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       301500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       362500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           72                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              245                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.804348                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.271429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.280702                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.367347                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8148.648649                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1605.263158                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1906.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4027.777778                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           37                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       750500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       362500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       384500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       329500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1827000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.804348                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.271429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.280702                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.367347                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20283.783784                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20138.888889                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20236.842105                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20593.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20300                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 58                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               50                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu2.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            108                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.343750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.575758                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.462963                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  2681.818182                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total          590                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           50                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       184500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       225500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       222500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       383500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1016000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.343750                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.575758                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.462963                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20227.272727                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20184.210526                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20320                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4429115                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            34642                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            34697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            35927                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4534381                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         860899                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682711                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682479                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         689719                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2915808                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  96576537500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  82183057500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  82574319000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  82122823500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  343456737500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5290014                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       717353                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       717176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       725646                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7450189                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.162740                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.951709                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.951620                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.950490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.391374                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 112181.031108                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 120377.520649                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 120991.736009                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 119067.074417                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117791.273465                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       860899                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682711                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689719                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2915808                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  87967546502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  75355947001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  75749529000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  75225633500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 314298656003                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.162740                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.951709                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.951620                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.950490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.391374                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102181.029949                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 110377.519918                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 110991.736009                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 109067.074417                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107791.272952                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23755833                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         47790                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         48655                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         34819                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23887097                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       104411                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3711                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5083                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3359                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           116564                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8843217500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    355887000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    482908000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    323204500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  10005217000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     23860244                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        51501                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        53738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        38178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24003661                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004376                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.072057                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.094589                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.087983                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84696.224536                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95900.565885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 95004.524887                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 96220.452516                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85834.537250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          172                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          525                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          555                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          443                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1695                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       104239                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3186                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4528                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2916                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       114869                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7789759000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    284615500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    396774502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    264244500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8735393502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.004369                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.061863                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.084261                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.076379                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004785                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74729.794031                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89333.176397                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87626.877650                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 90618.827160                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76046.570459                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25437237                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        54432                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        53090                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        53011                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25597770                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       584317                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       244335                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       242839                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       246512                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1318003                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  58637729500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  30430816498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  30599485000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  30180651500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 149848682498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     26021554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       298767                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       295929                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       299523                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26915773                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.022455                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.817811                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.820599                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.823015                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.048968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 100352.598846                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 124545.466257                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 126007.292898                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 122430.759963                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113693.734004                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          285                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          627                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          633                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          602                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2147                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       584032                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       243708                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       242206                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       245910                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1315856                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  52776387000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27947078498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  28131771001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  27676220000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 136531456499                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022444                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.815713                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.818460                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.821005                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.048888                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90365.574147                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 114674.440306                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 116148.117722                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 112546.134765                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103758.660901                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           28                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              85                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           31                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            88                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.903226                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.965909                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           85                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       537000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       313000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       361000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       441000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1652000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.903226                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.965909                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19178.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19562.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20055.555556                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19173.913043                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19435.294118                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999888                       # Cycle average of tags in use
system.l2.tags.total_refs                   116430966                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8693015                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.393623                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.928694                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.268126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       23.907053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.037649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.203804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.045267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.198870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.031861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.378564                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.498886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.066689                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.373548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018732                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.021540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 940174655                       # Number of tag accesses
system.l2.tags.data_accesses                940174655                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6671232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      92475584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        203904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59290816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        289792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59179840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        186624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59880256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          278178048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6671232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       203904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       289792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       186624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7351552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    193777536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       193777536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         104238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1444931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         926419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         924685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2916                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         935629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4346532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3027774                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3027774                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7664328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        106241730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           234258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         68116995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           332931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         67989498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           214405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         68794180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             319588326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7664328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       234258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       332931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       214405                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8445922                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      222623743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            222623743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      222623743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7664328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       106241730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          234258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        68116995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          332931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        67989498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          214405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        68794180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            542212069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2986806.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    104238.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1394804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    922143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    919982.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2916.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    929439.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003490492250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184983                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184983                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9038883                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2812887                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4346532                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3027774                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4346532                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3027774                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  65296                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 40968                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            221826                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            259674                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            392801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            313609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            281920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            288841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            282246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            287417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            242900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           245931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           261677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           305265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           226288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           228769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           223322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            166869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            177029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            189191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            191873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            189900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           184803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           210198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           193371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167845                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 198213382750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21406180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            278486557750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46298.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65048.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1488590                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1599695                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 34.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4346532                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3027774                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1358145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1110550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  855049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  459100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  125164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   69635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   68996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74612                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   65175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   53402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  24110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8859                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1656                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 116132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 170346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 198077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 206189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 208999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 211343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 216175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 203058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 199495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 192507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 189450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 196243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   9060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   9237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4179720                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.287899                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.468080                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   146.712856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3139152     75.10%     75.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       757162     18.12%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       112961      2.70%     95.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        47512      1.14%     97.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        23279      0.56%     97.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14522      0.35%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11350      0.27%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8888      0.21%     98.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        64894      1.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4179720                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.143419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.092393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.351567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184982    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184983                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184983                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.146213                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.136835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.576552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172719     93.37%     93.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              750      0.41%     93.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9097      4.92%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1781      0.96%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              484      0.26%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              102      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               37      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               12      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184983                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              273999104                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4178944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191153600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               278178048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            193777536                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       314.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       219.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    319.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    222.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  870426096500                       # Total gap between requests
system.mem_ctrls.avgGap                     118034.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6671232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     89267456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       203904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59017152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       289792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58878848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       186624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59484096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191153600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7664328.224462841637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 102556032.011297896504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 234257.657698138995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 67802592.354907408357                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 332931.159465528384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 67643700.076726093888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 214405.313825415360                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 68339046.802668109536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 219609201.372052460909                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       104238                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1444931                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3186                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       926419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4528                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       924685                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2916                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       935629                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3027774                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3479710000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  80992899750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    150124000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  64539257250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    205566000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  65198571750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    141241250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  63779187750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21022536433500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     33382.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56053.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47119.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69665.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45398.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     70508.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48436.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68167.18                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6943231.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14745356640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7837327740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14434002660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7665340320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68710605600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     201995014260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     164142591840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       479530239060                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        550.914306                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 424280668500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  29065400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 417080119500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          15097887000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           8024709660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16134022380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7925625180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68710605600.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     320566999650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      64292498880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       500752348350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.295591                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 163676602500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  29065400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 677684185500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      6010257772                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   33660448648.899162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          121     96.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        35500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 266752636500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119143966500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 751282221500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8140140                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8140140                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8140140                       # number of overall hits
system.cpu1.icache.overall_hits::total        8140140                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        61203                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         61203                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        61203                       # number of overall misses
system.cpu1.icache.overall_misses::total        61203                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1222057000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1222057000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1222057000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1222057000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      8201343                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8201343                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      8201343                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8201343                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007463                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007463                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007463                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007463                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19967.272846                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19967.272846                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19967.272846                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19967.272846                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          287                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    95.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        51469                       # number of writebacks
system.cpu1.icache.writebacks::total            51469                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         9702                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         9702                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         9702                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         9702                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        51501                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        51501                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        51501                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        51501                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    984725500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    984725500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    984725500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    984725500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006280                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006280                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006280                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006280                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19120.512223                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19120.512223                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19120.512223                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19120.512223                       # average overall mshr miss latency
system.cpu1.icache.replacements                 51469                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8140140                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8140140                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        61203                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        61203                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1222057000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1222057000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      8201343                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8201343                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007463                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007463                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19967.272846                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19967.272846                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         9702                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         9702                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        51501                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        51501                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    984725500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    984725500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006280                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006280                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19120.512223                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19120.512223                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.133962                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8045549                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            51469                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           156.318347                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        391749000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.133962                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.972936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.972936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         16454187                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        16454187                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13572499                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13572499                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13572499                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13572499                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2578068                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2578068                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2578068                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2578068                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 341353599098                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 341353599098                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 341353599098                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 341353599098                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16150567                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16150567                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16150567                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16150567                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.159627                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.159627                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.159627                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.159627                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 132406.747649                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 132406.747649                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 132406.747649                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 132406.747649                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2491867                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       255983                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            39378                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3171                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    63.280690                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    80.726269                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1015896                       # number of writebacks
system.cpu1.dcache.writebacks::total          1015896                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1969027                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1969027                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1969027                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1969027                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       609041                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       609041                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       609041                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       609041                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  71057742337                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  71057742337                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  71057742337                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  71057742337                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037710                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037710                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037710                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037710                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 116671.525130                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 116671.525130                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 116671.525130                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 116671.525130                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1015896                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10986280                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10986280                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1499119                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1499119                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 158907514500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 158907514500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12485399                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12485399                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.120070                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.120070                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 106000.600686                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 106000.600686                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1199928                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1199928                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       299191                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       299191                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  31679170000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  31679170000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023963                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023963                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105882.763853                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105882.763853                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2586219                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2586219                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1078949                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1078949                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 182446084598                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 182446084598                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3665168                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3665168                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.294379                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.294379                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 169096.115385                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 169096.115385                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       769099                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       769099                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       309850                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       309850                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  39378572337                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  39378572337                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084539                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084539                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 127089.147449                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 127089.147449                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          343                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          343                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          185                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          185                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5656500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5656500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          528                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.350379                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.350379                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30575.675676                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30575.675676                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           73                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           73                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          112                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          112                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3458500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3458500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.212121                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.212121                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 30879.464286                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30879.464286                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          206                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1083000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1083000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          370                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.443243                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.443243                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6603.658537                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6603.658537                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          156                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          156                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       949000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       949000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.421622                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.421622                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6083.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6083.333333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       285000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       285000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       263000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       263000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401786                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401786                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417858                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417858                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45001107500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45001107500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819644                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819644                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509804                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509804                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107694.737207                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107694.737207                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417858                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417858                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44583249500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44583249500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509804                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509804                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106694.737207                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106694.737207                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.589327                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15001807                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1026778                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.610565                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        391760500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.589327                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.893416                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893416                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         34969023                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        34969023                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 870426188000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          50921616                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11447266                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49949846                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5665238                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1009                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           584                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1593                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           84                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           84                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7491171                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7491171                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24003665                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26917954                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           88                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           88                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     71580704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     93944955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       154471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3059313                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       161182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3051215                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       114502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3087614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175153956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3054109184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4007900224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6590080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    130048576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6876416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129667584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      4884736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    131216640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7471293440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8737503                       # Total snoops (count)
system.tol2bus.snoopTraffic                 196545600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         67107570                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081791                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.316705                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               62179307     92.66%     92.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4609697      6.87%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 119612      0.18%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 155919      0.23%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  43035      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           67107570                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116761298974                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1538210780                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          80962148                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1556423417                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          57537328                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       46983379127                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       35820200194                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1541455261                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          77609658                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2374179337500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61203                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740356                       # Number of bytes of host memory used
host_op_rate                                    61283                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 43150.89                       # Real time elapsed on the host
host_tick_rate                               34848715                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2640945009                       # Number of instructions simulated
sim_ops                                    2644429266                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.503753                       # Number of seconds simulated
sim_ticks                                1503753149500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.721210                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               73854523                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            74060998                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3290971                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         77264218                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             91728                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         103651                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11923                       # Number of indirect misses.
system.cpu0.branchPred.lookups               78220588                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8827                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         49427                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3276774                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  55563315                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6117973                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         155841                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       57267875                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           406657339                       # Number of instructions committed
system.cpu0.commit.committedOps             406706794                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2974738421                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.136720                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.849993                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2859445149     96.12%     96.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     51929999      1.75%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6770916      0.23%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3077114      0.10%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2068576      0.07%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2529278      0.09%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     37456769      1.26%     99.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5342647      0.18%     99.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6117973      0.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2974738421                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 128396651                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              210462                       # Number of function calls committed.
system.cpu0.commit.int_insts                340943756                       # Number of committed integer instructions.
system.cpu0.commit.loads                    112119367                       # Number of loads committed
system.cpu0.commit.membars                      96497                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        97220      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       217237832     53.41%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          10191      0.00%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1324      0.00%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      54369084     13.37%     66.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           706      0.00%     66.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       8464497      2.08%     68.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      2501254      0.62%     69.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       2828945      0.70%     70.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      2817132      0.69%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       60602780     14.90%     85.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        360796      0.09%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     51566014     12.68%     98.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      5849019      1.44%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        406706794                       # Class of committed instruction
system.cpu0.commit.refs                     118378609                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  406657339                       # Number of Instructions Simulated
system.cpu0.committedOps                    406706794                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.367494                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.367494                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2847359626                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                14352                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62609877                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             493239159                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                26621724                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 68462560                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3389904                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                24222                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             38131547                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   78220588                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  9762537                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2967755225                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                81781                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     572284898                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6808202                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.026108                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          12805963                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          73946251                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.191013                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2983965361                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.191811                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.619371                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2599980456     87.13%     87.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               296662852      9.94%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12774976      0.43%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                64178630      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2586761      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   78305      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 7066878      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  624486      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   12017      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2983965361                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                134680765                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               124014650                       # number of floating regfile writes
system.cpu0.idleCycles                       12079965                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3369946                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59754155                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.303311                       # Inst execution rate
system.cpu0.iew.exec_refs                   607472993                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6356936                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1466274447                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            128207562                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             67524                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1487222                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6854573                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          463037349                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            601116057                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2807809                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            908732701                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               8203382                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            841198626                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3389904                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            860291837                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     46743074                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           94615                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          207                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       118672                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16088195                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       595331                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        118672                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       656530                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2713416                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                369543379                       # num instructions consuming a value
system.cpu0.iew.wb_count                    421472287                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824072                       # average fanout of values written-back
system.cpu0.iew.wb_producers                304530277                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.140676                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     421950685                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               950662154                       # number of integer regfile reads
system.cpu0.int_regfile_writes              231934190                       # number of integer regfile writes
system.cpu0.ipc                              0.135731                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.135731                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           100377      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            230309108     25.27%     25.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10268      0.00%     25.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1326      0.00%     25.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           54725355      6.00%     31.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                711      0.00%     31.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            9390087      1.03%     32.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           2504681      0.27%     32.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     32.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            2828945      0.31%     32.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           2880398      0.32%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.21% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           368145581     40.39%     73.60% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             368340      0.04%     73.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      234331283     25.71%     99.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       5944049      0.65%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             911540509                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              358226457                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          671121122                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    129950106                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         163324155                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  141717901                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.155471                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3733792      2.63%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 1419      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.64% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                16110      0.01%      2.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  24      0.00%      2.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             13745658      9.70%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                4715      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              92351818     65.17%     77.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11342      0.01%     77.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         31852476     22.48%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             546      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             694931576                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4280207576                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    291522181                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        356162416                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 462858275                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                911540509                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             179074                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       56330558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2564417                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         23233                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     57151897                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2983965361                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.305480                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.067715                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2682933604     89.91%     89.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           89621559      3.00%     92.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           44627398      1.50%     94.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           27077863      0.91%     95.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           77517352      2.60%     97.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           45922308      1.54%     99.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7333424      0.25%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            3705751      0.12%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            5226102      0.18%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2983965361                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.304248                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3017575                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1938174                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           128207562                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6854573                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              135133679                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              70981618                       # number of misc regfile writes
system.cpu0.numCycles                      2996045326                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11461096                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2425820108                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            344971625                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             130612798                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                41707896                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             357842243                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2587296                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            674945337                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             475521328                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          404442040                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 81998746                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1423600                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3389904                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            430659154                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                59470420                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        156120936                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       518824401                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        389553                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11618                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                257464313                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11408                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3432561226                       # The number of ROB reads
system.cpu0.rob.rob_writes                  937184212                       # The number of ROB writes
system.cpu0.timesIdled                         118345                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3109                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.791143                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               73841660                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            73996206                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3287342                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         77172129                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             69477                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          72293                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2816                       # Number of indirect misses.
system.cpu1.branchPred.lookups               78076971                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1869                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         48813                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3278894                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  55332288                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6099722                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         154669                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       57654265                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           405402662                       # Number of instructions committed
system.cpu1.commit.committedOps             405453910                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2970261378                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.136504                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.849581                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2855458884     96.13%     96.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     51650974      1.74%     97.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6720241      0.23%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3054418      0.10%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2033540      0.07%     98.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2531003      0.09%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     37375923      1.26%     99.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      5336673      0.18%     99.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6099722      0.21%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2970261378                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 128468819                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              160387                       # Number of function calls committed.
system.cpu1.commit.int_insts                339619714                       # Number of committed integer instructions.
system.cpu1.commit.loads                    111830944                       # Number of loads committed
system.cpu1.commit.membars                      98842                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        98842      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       216393387     53.37%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            410      0.00%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      54376463     13.41%     66.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       8511078      2.10%     68.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      2514485      0.62%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       2828896      0.70%     70.22% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      2840749      0.70%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60354990     14.89%     85.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        136982      0.03%     85.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     51524767     12.71%     98.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      5872381      1.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        405453910                       # Class of committed instruction
system.cpu1.commit.refs                     117889120                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  405402662                       # Number of Instructions Simulated
system.cpu1.committedOps                    405453910                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.354872                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.354872                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2846004045                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8469                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            62542745                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             492484201                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                24632709                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 67322032                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3391281                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                20749                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             38183660                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   78076971                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9715578                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2965424633                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                70987                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     571803920                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                6799458                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.026186                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10709365                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          73911137                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.191772                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2979533727                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.191937                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.619849                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2596015769     87.13%     87.13% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               296295472      9.94%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12669403      0.43%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                64173171      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2560970      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   64160      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 7121503      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  631594      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1685      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2979533727                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                134883375                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               124122843                       # number of floating regfile writes
system.cpu1.idleCycles                        2151083                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3375436                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                59556094                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.304000                       # Inst execution rate
system.cpu1.iew.exec_refs                   605807091                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6163011                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1467437426                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            128025447                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             64760                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1507197                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6661247                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          462172855                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            599644080                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2821259                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            906433548                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               8233621                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            838995426                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3391281                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            858146077                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     46649307                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           88467                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           89                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       118625                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     16194503                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       603071                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        118625                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       654277                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2721159                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                369388224                       # num instructions consuming a value
system.cpu1.iew.wb_count                    420377460                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.823661                       # average fanout of values written-back
system.cpu1.iew.wb_producers                304250844                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.140987                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     420865499                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               947821354                       # number of integer regfile reads
system.cpu1.int_regfile_writes              231103998                       # number of integer regfile writes
system.cpu1.ipc                              0.135964                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.135964                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           100977      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            229552761     25.25%     25.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 422      0.00%     25.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  480      0.00%     25.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           54753417      6.02%     31.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     31.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            9460689      1.04%     32.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           2517836      0.28%     32.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     32.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            2828896      0.31%     32.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           2910812      0.32%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.23% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           367106785     40.37%     73.60% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             141396      0.02%     73.62% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      233904903     25.72%     99.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       5975433      0.66%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             909254807                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              357798706                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          670440643                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    130088096                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         163748097                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  141270068                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.155369                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                3730389      2.64%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 1696      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 9966      0.01%      2.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  23      0.00%      2.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             13654614      9.67%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                5580      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     12.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              92092775     65.19%     77.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  184      0.00%     77.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         31774260     22.49%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             581      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             692625192                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        4271450928                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    290289364                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        355262318                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 461994705                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                909254807                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             178150                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       56718945                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2578162                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         23481                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     57469968                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2979533727                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.305167                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.067380                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2679463259     89.93%     89.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           89124353      2.99%     92.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           44581922      1.50%     94.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           26962408      0.90%     95.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           77294889      2.59%     97.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           45825435      1.54%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            7380418      0.25%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            3718197      0.12%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            5182846      0.17%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2979533727                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.304947                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3048744                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1957478                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           128025447                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6661247                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              135313056                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              71071671                       # number of misc regfile writes
system.cpu1.numCycles                      2981684810                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    25691057                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2425268504                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            344121083                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             130563610                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                39683184                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             357296890                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2599599                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            673970647                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             474727210                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          403995326                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 80929561                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1072937                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3391281                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            429947895                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                59874243                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        156509258                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       517461389                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        313302                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              9006                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                257805377                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          8991                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3427256844                       # The number of ROB reads
system.cpu1.rob.rob_writes                  935496754                       # The number of ROB writes
system.cpu1.timesIdled                          23265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.819089                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               73767794                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            73901490                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3279772                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         77102585                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             69650                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          74999                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            5349                       # Number of indirect misses.
system.cpu2.branchPred.lookups               78006393                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2314                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         48394                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          3271059                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  55309843                       # Number of branches committed
system.cpu2.commit.bw_lim_events              6071643                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         154155                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       57429465                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           405222207                       # Number of instructions committed
system.cpu2.commit.committedOps             405272888                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   2973124899                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.136312                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.849181                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   2858461491     96.14%     96.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     51583159      1.73%     97.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6673515      0.22%     98.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3015429      0.10%     98.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      2027273      0.07%     98.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2523997      0.08%     98.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     37384553      1.26%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      5383839      0.18%     99.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      6071643      0.20%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   2973124899                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 128377254                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              160936                       # Number of function calls committed.
system.cpu2.commit.int_insts                339500746                       # Number of committed integer instructions.
system.cpu2.commit.loads                    111786110                       # Number of loads committed
system.cpu2.commit.membars                      97689                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        97689      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       216335916     53.38%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            392      0.00%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      54343769     13.41%     66.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       8492406      2.10%     68.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      2506981      0.62%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       2828896      0.70%     70.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      2831412      0.70%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       60323758     14.88%     85.81% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        137399      0.03%     85.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     51510746     12.71%     98.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      5863044      1.45%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        405272888                       # Class of committed instruction
system.cpu2.commit.refs                     117834947                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  405222207                       # Number of Instructions Simulated
system.cpu2.committedOps                    405272888                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.364201                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.364201                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           2849828223                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 8863                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            62485473                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             492006314                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                24553402                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 66377514                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               3382683                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                22670                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             38222960                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   78006393                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9676388                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   2968264207                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                70735                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     571220898                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                6782792                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.026140                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          10709179                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          73837444                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.191419                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        2982364782                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.191559                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.619156                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              2599159309     87.15%     87.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               296072991      9.93%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12676352      0.43%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                64108828      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2552381      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   66205      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 7096271      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  630204      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2241      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          2982364782                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                134750610                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               124024586                       # number of floating regfile writes
system.cpu2.idleCycles                        1772798                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             3366782                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                59513442                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.303669                       # Inst execution rate
system.cpu2.iew.exec_refs                   605759891                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6151556                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles             1468186826                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            127918806                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             65501                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1500799                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6646044                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          461766847                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            599608335                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          2806375                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            906188614                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               8222721                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            839951533                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               3382683                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            859035470                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     46594501                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           88089                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       117359                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     16132696                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       597207                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        117359                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       654374                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       2712408                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                369643673                       # num instructions consuming a value
system.cpu2.iew.wb_count                    420107477                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.823696                       # average fanout of values written-back
system.cpu2.iew.wb_producers                304473902                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.140780                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     420593817                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               947607866                       # number of integer regfile reads
system.cpu2.int_regfile_writes              230986445                       # number of integer regfile writes
system.cpu2.ipc                              0.135792                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.135792                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           100415      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            229428011     25.24%     25.25% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 400      0.00%     25.25% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  480      0.00%     25.25% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           54715766      6.02%     31.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     31.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            9434265      1.04%     32.31% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           2510356      0.28%     32.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     32.58% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            2828896      0.31%     32.90% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           2900170      0.32%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.21% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           367117535     40.39%     73.60% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             141160      0.02%     73.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      233853118     25.73%     99.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       5964417      0.66%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             908994989                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              357502088                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          669998957                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    129978857                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         163502956                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                  141172622                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.155306                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                3748618      2.66%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 1636      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                14246      0.01%      2.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  25      0.00%      2.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      2.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             13498106      9.56%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                5484      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     12.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              92128869     65.26%     77.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   35      0.00%     77.49% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         31775130     22.51%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             473      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             692565108                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        4274094851                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    290128620                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        354875197                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 461589148                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                908994989                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             177699                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       56493959                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2566426                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         23544                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     57286815                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   2982364782                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.304790                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.067325                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         2682769847     89.95%     89.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           88717191      2.97%     92.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           44491447      1.49%     94.42% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           26920939      0.90%     95.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           77320100      2.59%     97.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           45854757      1.54%     99.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            7323077      0.25%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            3699952      0.12%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            5267472      0.18%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     2982364782                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.304609                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3035257                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1940051                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           127918806                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6646044                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              135187141                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              71003464                       # number of misc regfile writes
system.cpu2.numCycles                      2984137580                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    23239107                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             2427074196                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            343973349                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents             130695673                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                39568184                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             359200984                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              2568566                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            673352854                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             474295670                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          403633951                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 80067504                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1038673                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               3382683                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            431871158                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                59660602                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        156293401                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       517059453                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        401057                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             10240                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                258577930                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         10207                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  3429732794                       # The number of ROB reads
system.cpu2.rob.rob_writes                  934652615                       # The number of ROB writes
system.cpu2.timesIdled                          21382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.821953                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               73717734                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            73849220                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3270162                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         77028919                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             68898                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          71759                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2861                       # Number of indirect misses.
system.cpu3.branchPred.lookups               77918597                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2051                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         48671                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          3262166                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  55296214                       # Number of branches committed
system.cpu3.commit.bw_lim_events              6048045                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         154318                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       57226034                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           405148308                       # Number of instructions committed
system.cpu3.commit.committedOps             405199511                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   2971948901                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.136341                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.849095                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   2857243420     96.14%     96.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     51617588      1.74%     97.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6685856      0.22%     98.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3029310      0.10%     98.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      2034968      0.07%     98.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2521049      0.08%     98.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     37387851      1.26%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      5380814      0.18%     99.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      6048045      0.20%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   2971948901                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 128343621                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              159460                       # Number of function calls committed.
system.cpu3.commit.int_insts                339451903                       # Number of committed integer instructions.
system.cpu3.commit.loads                    111774344                       # Number of loads committed
system.cpu3.commit.membars                      98573                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        98573      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       216309134     53.38%     53.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            338      0.00%     53.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             480      0.00%     53.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      54333858     13.41%     66.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       8482070      2.09%     68.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      2504192      0.62%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       2828672      0.70%     70.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      2826358      0.70%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       60312294     14.88%     85.81% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        135071      0.03%     85.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     51510721     12.71%     98.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      5857750      1.45%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        405199511                       # Class of committed instruction
system.cpu3.commit.refs                     117815836                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  405148308                       # Number of Instructions Simulated
system.cpu3.committedOps                    405199511                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.362522                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.362522                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           2848973066                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 8023                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            62456699                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             491645952                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                24480989                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 66086458                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               3372179                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                21809                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             38243160                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   77918597                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  9613333                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   2967200189                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                70041                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     570670269                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                6760350                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.026122                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          10575488                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          73786632                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.191313                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        2981155852                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.191452                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.618735                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              2598188474     87.15%     87.15% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               295929314      9.93%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12665011      0.42%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                64069049      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2550945      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   63300      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 7067633      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  620284      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1842      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          2981155852                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                134681190                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               123974009                       # number of floating regfile writes
system.cpu3.idleCycles                        1757423                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             3356905                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                59480871                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.303772                       # Inst execution rate
system.cpu3.iew.exec_refs                   605821877                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   6141812                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles             1466043323                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            127859597                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             64398                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1491707                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6631196                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          461493647                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            599680065                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          2800530                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            906125326                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               8239193                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            840949967                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               3372179                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            860057731                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     46605346                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           87977                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       116058                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16085253                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       589704                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        116058                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       648600                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       2708305                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                369483347                       # num instructions consuming a value
system.cpu3.iew.wb_count                    419948651                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.823843                       # average fanout of values written-back
system.cpu3.iew.wb_producers                304396142                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.140785                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     420430976                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               947561532                       # number of integer regfile reads
system.cpu3.int_regfile_writes              230913564                       # number of integer regfile writes
system.cpu3.ipc                              0.135823                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.135823                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           100795      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            229348311     25.23%     25.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 341      0.00%     25.24% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  480      0.00%     25.24% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           54698538      6.02%     31.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     31.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            9413317      1.04%     32.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           2507446      0.28%     32.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     32.57% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            2828672      0.31%     32.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           2893062      0.32%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.20% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           367152384     40.39%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             139294      0.02%     73.61% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      233886747     25.73%     99.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       5956469      0.66%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             908925856                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              357515428                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          669987624                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    129920678                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         163296963                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                  141236361                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.155388                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                3757011      2.66%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 1590      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                10426      0.01%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  31      0.00%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             13540696      9.59%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                5412      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              92148082     65.24%     77.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   91      0.00%     77.50% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         31772413     22.50%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             609      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             692545994                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        4272817100                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    290027973                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        354606871                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 461316417                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                908925856                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             177230                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       56294136                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          2560799                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         22912                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     57119833                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   2981155852                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.304890                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.067408                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         2681571890     89.95%     89.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           88706691      2.98%     92.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           44505021      1.49%     94.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           26898652      0.90%     95.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           77324504      2.59%     97.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           45860178      1.54%     99.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            7343151      0.25%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            3710765      0.12%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            5235000      0.18%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     2981155852                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.304711                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3024791                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1933878                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           127859597                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6631196                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              135118754                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              70975150                       # number of misc regfile writes
system.cpu3.numCycles                      2982913275                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    24462039                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             2425882538                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            343918946                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents             130897610                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                39494658                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             359514026                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              2592914                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            672912194                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             473975043                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          403377374                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 79810178                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1112143                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               3372179                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            432291239                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                59458428                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        156119902                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       516792292                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        305060                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              8987                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                258669908                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          8976                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  3428313622                       # The number of ROB reads
system.cpu3.rob.rob_writes                  934066177                       # The number of ROB writes
system.cpu3.timesIdled                          21294                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    195234351                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     382555040                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     14172960                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      7771512                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    204123400                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    182653457                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    412155523                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      190424969                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          194003614                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3130405                       # Transaction distribution
system.membus.trans_dist::CleanEvict        184191652                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            29433                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           7014                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1192920                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1191712                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     194003615                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    577750366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              577750366                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  12692846784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             12692846784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29080                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         195232983                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               195232983    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           195232983                       # Request fanout histogram
system.membus.respLayer1.occupancy       1008032712252                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             67.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        471904431218                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               2126                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1064                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10982040.883459                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12420634.233577                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1064    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     68165000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1064                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1492068258000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  11684891500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9649893                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9649893                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9649893                       # number of overall hits
system.cpu2.icache.overall_hits::total        9649893                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        26495                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26495                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        26495                       # number of overall misses
system.cpu2.icache.overall_misses::total        26495                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1580987000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1580987000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1580987000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1580987000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9676388                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9676388                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9676388                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9676388                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002738                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002738                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002738                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002738                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 59671.145499                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 59671.145499                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 59671.145499                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 59671.145499                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          612                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    87.428571                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        25023                       # number of writebacks
system.cpu2.icache.writebacks::total            25023                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1472                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1472                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1472                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1472                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        25023                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        25023                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        25023                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        25023                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1476693000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1476693000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1476693000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1476693000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002586                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002586                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002586                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002586                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 59013.427647                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 59013.427647                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 59013.427647                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 59013.427647                       # average overall mshr miss latency
system.cpu2.icache.replacements                 25023                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9649893                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9649893                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        26495                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26495                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1580987000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1580987000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9676388                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9676388                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002738                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002738                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 59671.145499                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 59671.145499                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1472                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1472                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        25023                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        25023                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1476693000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1476693000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002586                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 59013.427647                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 59013.427647                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9843192                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            25055                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           392.863381                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         19377799                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        19377799                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     47808394                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        47808394                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     47808394                       # number of overall hits
system.cpu2.dcache.overall_hits::total       47808394                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     73962829                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      73962829                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     73962829                       # number of overall misses
system.cpu2.dcache.overall_misses::total     73962829                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 7228113909794                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 7228113909794                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 7228113909794                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 7228113909794                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    121771223                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    121771223                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    121771223                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    121771223                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.607392                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.607392                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.607392                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.607392                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 97726.303976                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97726.303976                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 97726.303976                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97726.303976                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   2590838184                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       209351                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         47144590                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2971                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    54.955154                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    70.464827                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     51430419                       # number of writebacks
system.cpu2.dcache.writebacks::total         51430419                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     22548868                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     22548868                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     22548868                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     22548868                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     51413961                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     51413961                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     51413961                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     51413961                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 5642895223110                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 5642895223110                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 5642895223110                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 5642895223110                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.422218                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.422218                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.422218                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.422218                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 109754.142909                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 109754.142909                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 109754.142909                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 109754.142909                       # average overall mshr miss latency
system.cpu2.dcache.replacements              51430417                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     43521436                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       43521436                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     72254690                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     72254690                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 7130182549500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 7130182549500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    115776126                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    115776126                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.624090                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.624090                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98681.242000                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98681.242000                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     21245303                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     21245303                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     51009387                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     51009387                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 5611686005500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 5611686005500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.440586                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.440586                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 110012.810103                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110012.810103                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      4286958                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4286958                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1708139                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1708139                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  97931360294                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  97931360294                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5995097                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5995097                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.284923                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.284923                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 57332.196205                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 57332.196205                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1303565                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1303565                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       404574                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       404574                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  31209217610                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  31209217610                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.067484                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.067484                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 77140.937406                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 77140.937406                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         5332                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5332                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1319                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1319                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     24088000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     24088000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         6651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.198316                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.198316                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 18262.319939                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18262.319939                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          311                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          311                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1008                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1008                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     15557000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15557000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.151556                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.151556                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 15433.531746                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15433.531746                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         2542                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2542                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2459                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2459                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     20008500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     20008500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         5001                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         5001                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.491702                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.491702                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8136.844246                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8136.844246                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2384                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2384                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     17817500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     17817500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.476705                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.476705                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7473.783557                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7473.783557                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1812500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1812500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1619500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1619500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1791                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1791                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        46603                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        46603                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   1996478000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   1996478000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        48394                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        48394                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.962991                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.962991                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 42840.117589                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 42840.117589                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        46601                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        46601                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   1949871500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   1949871500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.962950                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.962950                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 41841.838158                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 41841.838158                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.958665                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           99285151                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         51453933                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.929593                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.958665                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998708                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998708                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        295116444                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       295116444                       # Number of data accesses
system.cpu3.numPwrStateTransitions               2668                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1335                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9211371.161049                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   11704448.699552                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1335    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     68553000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1335                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1491455969000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  12297180500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      9588483                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9588483                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      9588483                       # number of overall hits
system.cpu3.icache.overall_hits::total        9588483                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24850                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24850                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24850                       # number of overall misses
system.cpu3.icache.overall_misses::total        24850                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1528297500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1528297500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1528297500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1528297500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      9613333                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9613333                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      9613333                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9613333                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002585                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002585                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002585                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002585                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 61500.905433                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61500.905433                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 61500.905433                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61500.905433                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          626                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    56.909091                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23761                       # number of writebacks
system.cpu3.icache.writebacks::total            23761                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1089                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1089                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1089                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1089                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23761                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23761                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23761                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23761                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1448093500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1448093500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1448093500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1448093500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002472                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002472                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002472                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002472                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 60944.131139                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 60944.131139                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 60944.131139                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 60944.131139                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23761                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      9588483                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9588483                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24850                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24850                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1528297500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1528297500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      9613333                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9613333                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002585                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002585                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 61500.905433                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61500.905433                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1089                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1089                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23761                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23761                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1448093500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1448093500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002472                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002472                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 60944.131139                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 60944.131139                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9722220                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23793                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           408.616820                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         19250427                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        19250427                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     47582601                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        47582601                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     47582601                       # number of overall hits
system.cpu3.dcache.overall_hits::total       47582601                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     74149813                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      74149813                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     74149813                       # number of overall misses
system.cpu3.dcache.overall_misses::total     74149813                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 7230095709966                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 7230095709966                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 7230095709966                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 7230095709966                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    121732414                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    121732414                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    121732414                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    121732414                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.609121                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.609121                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.609121                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.609121                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 97506.593981                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97506.593981                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 97506.593981                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97506.593981                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   2588752384                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       201837                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         47146482                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2946                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.908707                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    68.512220                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     51430722                       # number of writebacks
system.cpu3.dcache.writebacks::total         51430722                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     22735934                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     22735934                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     22735934                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     22735934                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     51413879                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     51413879                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     51413879                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     51413879                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 5641090122158                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 5641090122158                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 5641090122158                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 5641090122158                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.422352                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.422352                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.422352                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.422352                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 109719.208740                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 109719.208740                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 109719.208740                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 109719.208740                       # average overall mshr miss latency
system.cpu3.dcache.replacements              51430720                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     43457271                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       43457271                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     72287174                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     72287174                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 7121318353000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 7121318353000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    115744445                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    115744445                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.624541                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.624541                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 98514.272435                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98514.272435                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     21276623                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     21276623                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     51010551                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     51010551                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 5609200606500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 5609200606500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.440717                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.440717                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 109961.576508                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 109961.576508                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      4125330                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4125330                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1862639                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1862639                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 108777356966                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 108777356966                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      5987969                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      5987969                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.311064                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.311064                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 58399.591636                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 58399.591636                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1459311                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1459311                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       403328                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       403328                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  31889515658                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  31889515658                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.067356                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.067356                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 79065.960355                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 79065.960355                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         4794                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         4794                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1233                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1233                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     40036500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     40036500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         6027                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         6027                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.204579                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.204579                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 32470.802920                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 32470.802920                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          127                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          127                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1106                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1106                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     33418500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     33418500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.183508                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.183508                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 30215.641953                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 30215.641953                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         2199                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2199                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         2190                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2190                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     15859500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     15859500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         4389                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         4389                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.498975                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.498975                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7241.780822                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7241.780822                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         2122                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2122                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     14009500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     14009500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.483481                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.483481                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6602.026390                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6602.026390                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2763500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2763500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2491500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2491500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1903                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1903                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        46768                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        46768                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   1988569499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   1988569499                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        48671                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        48671                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.960901                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.960901                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 42519.874679                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 42519.874679                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        46768                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        46768                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   1941801499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   1941801499                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.960901                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.960901                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 41519.874679                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 41519.874679                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.957616                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           99058220                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         51453597                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.925195                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.957616                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998675                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998675                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        295036569                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       295036569                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1200                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          600                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9551413.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12335549.705190                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          600    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     35745000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            600                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1498022301500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5730848000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9644603                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9644603                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9644603                       # number of overall hits
system.cpu0.icache.overall_hits::total        9644603                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117934                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117934                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117934                       # number of overall misses
system.cpu0.icache.overall_misses::total       117934                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8827630498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8827630498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8827630498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8827630498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      9762537                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9762537                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      9762537                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9762537                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.012080                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012080                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.012080                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012080                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 74852.294487                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 74852.294487                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 74852.294487                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 74852.294487                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2905                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    58.100000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       110289                       # number of writebacks
system.cpu0.icache.writebacks::total           110289                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7641                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7641                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7641                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7641                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       110293                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       110293                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       110293                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       110293                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8250871498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8250871498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8250871498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8250871498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011298                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011298                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011298                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011298                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74808.659643                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74808.659643                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74808.659643                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74808.659643                       # average overall mshr miss latency
system.cpu0.icache.replacements                110289                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9644603                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9644603                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117934                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117934                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8827630498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8827630498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      9762537                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9762537                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.012080                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012080                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 74852.294487                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 74852.294487                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7641                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7641                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       110293                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       110293                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8250871498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8250871498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011298                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011298                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74808.659643                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74808.659643                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9755107                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           110325                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            88.421545                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19635367                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19635367                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     48322912                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        48322912                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     48322912                       # number of overall hits
system.cpu0.dcache.overall_hits::total       48322912                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     73964810                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      73964810                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     73964810                       # number of overall misses
system.cpu0.dcache.overall_misses::total     73964810                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 7235536472322                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 7235536472322                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 7235536472322                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 7235536472322                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    122287722                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    122287722                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    122287722                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    122287722                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.604842                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.604842                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.604842                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.604842                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 97824.039193                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97824.039193                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 97824.039193                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97824.039193                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2596806068                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       213060                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         47261170                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3105                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.945869                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.618357                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     51529263                       # number of writebacks
system.cpu0.dcache.writebacks::total         51529263                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     22452474                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     22452474                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     22452474                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     22452474                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     51512336                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     51512336                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     51512336                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     51512336                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5651457281286                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5651457281286                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5651457281286                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5651457281286                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.421239                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.421239                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.421239                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.421239                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 109710.755134                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109710.755134                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 109710.755134                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109710.755134                       # average overall mshr miss latency
system.cpu0.dcache.replacements              51529262                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     44310316                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       44310316                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     71773676                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     71773676                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 7089911785500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 7089911785500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    116083992                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    116083992                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.618291                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.618291                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 98781.505708                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98781.505708                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     20687605                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     20687605                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     51086071                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     51086071                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5615454973000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5615454973000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.440079                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.440079                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 109921.449489                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109921.449489                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4012596                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4012596                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2191134                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2191134                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 145624686822                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 145624686822                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      6203730                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6203730                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.353196                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.353196                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66460.876798                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66460.876798                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1764869                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1764869                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       426265                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       426265                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  36002308286                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  36002308286                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068711                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068711                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84459.921143                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84459.921143                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         6005                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6005                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          927                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          927                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     45500000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     45500000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6932                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.133728                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.133728                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 49083.063646                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 49083.063646                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          745                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          745                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          182                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          182                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1206500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1206500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.026255                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.026255                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6629.120879                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6629.120879                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4067                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4067                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1929                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1929                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     11422000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     11422000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5996                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5996                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.321714                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.321714                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5921.202696                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5921.202696                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1903                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1903                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      9585000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      9585000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.317378                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.317378                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5036.784025                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5036.784025                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       454000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       454000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       388000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       388000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3829                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3829                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        45598                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        45598                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2019320000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2019320000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        49427                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        49427                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.922532                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.922532                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 44285.275670                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 44285.275670                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        45598                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        45598                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1973722000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1973722000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.922532                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.922532                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 43285.275670                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 43285.275670                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.983805                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           99899703                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         51550765                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.937890                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.983805                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999494                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999494                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        296250889                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       296250889                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               15081                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2373513                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8399                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2372985                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               10263                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             2372843                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8957                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             2375125                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9537166                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              15081                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2373513                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8399                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2372985                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              10263                       # number of overall hits
system.l2.overall_hits::.cpu2.data            2372843                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8957                       # number of overall hits
system.l2.overall_hits::.cpu3.data            2375125                       # number of overall hits
system.l2.overall_hits::total                 9537166                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             95205                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          49153058                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16295                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          49065469                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             14760                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          49057483                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             14804                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          49054632                       # number of demand (read+write) misses
system.l2.demand_misses::total              196471706                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            95205                       # number of overall misses
system.l2.overall_misses::.cpu0.data         49153058                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16295                       # number of overall misses
system.l2.overall_misses::.cpu1.data         49065469                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            14760                       # number of overall misses
system.l2.overall_misses::.cpu2.data         49057483                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            14804                       # number of overall misses
system.l2.overall_misses::.cpu3.data         49054632                       # number of overall misses
system.l2.overall_misses::total             196471706                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7903009000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5521691987426                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1538817000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 5512837092928                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1315114000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 5513334110425                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1303180000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 5511538615420                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     22071461926199                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7903009000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5521691987426                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1538817000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 5512837092928                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1315114000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 5513334110425                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1303180000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 5511538615420                       # number of overall miss cycles
system.l2.overall_miss_latency::total    22071461926199                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          110286                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        51526571                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24694                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        51438454                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           25023                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        51430326                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23761                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        51429757                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            206008872                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         110286                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       51526571                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24694                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       51438454                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          25023                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       51430326                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23761                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       51429757                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           206008872                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.863256                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.953936                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.659877                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.953867                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.589857                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.953863                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.623038                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.953818                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.953705                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.863256                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.953936                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.659877                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.953867                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.589857                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.953863                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.623038                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.953818                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.953705                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83010.440628                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112336.693018                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94434.918687                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112356.759352                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89099.864499                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 112385.181083                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88028.911105                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112355.110837                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112339.137149                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83010.440628                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112336.693018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94434.918687                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112356.759352                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89099.864499                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 112385.181083                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88028.911105                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112355.110837                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112339.137149                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3130405                       # number of writebacks
system.l2.writebacks::total                   3130405                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            510                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         315191                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2928                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         317366                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2688                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         317240                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2891                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         317072                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1275886                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           510                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        315191                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2928                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        317366                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2688                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        317240                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2891                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        317072                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1275886                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        94695                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     48837867                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        13367                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     48748103                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        12072                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     48740243                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        11913                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     48737560                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         195195820                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        94695                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     48837867                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        13367                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     48748103                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        12072                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     48740243                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        11913                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     48737560                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        195195820                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6928407507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5013994135017                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1200738500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5005889595526                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1006128502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 5006496185009                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    981492502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 5004747035517                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 20041243718080                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6928407507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5013994135017                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1200738500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5005889595526                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1006128502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 5006496185009                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    981492502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 5004747035517                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 20041243718080                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.858631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.947819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.541306                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.947698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.482436                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.947695                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.501368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.947653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.947512                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.858631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.947819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.541306                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.947698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.482436                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.947695                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.501368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.947653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.947512                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73165.505116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102666.116336                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89828.570360                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102688.910695                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83343.977966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 102717.915974                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82388.357425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102687.681442                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102672.504555                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73165.505116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102666.116336                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89828.570360                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102688.910695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83343.977966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 102717.915974                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82388.357425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102687.681442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102672.504555                       # average overall mshr miss latency
system.l2.replacements                      377694328                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4127299                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4127299                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4127299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4127299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    189787638                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        189787638                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    189787638                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    189787638                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             747                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1207                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             936                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data            1094                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3984                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1796                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1760                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          1822                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          1811                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               7189                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     16271500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     16688500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     17128500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     16381500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     66470000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2543                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2967                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2758                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         2905                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11173                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.706252                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.593192                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.660624                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.623408                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.643426                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9059.855234                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9482.102273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  9400.933041                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  9045.554942                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9246.070385                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           31                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           35                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           27                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           27                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             120                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1765                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1725                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         1795                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         1784                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          7069                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     36615998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     36094000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     36572997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     36963500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    146246495                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.694062                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.581395                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.650834                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.614114                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.632686                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20745.607932                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20924.057971                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20374.928691                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20719.450673                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20688.427642                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           243                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            96                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           167                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                523                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          126                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          215                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          348                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          223                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              912                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       767000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       882000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       722000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       837000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3208000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          143                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          458                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          444                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          390                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1435                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.881119                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.469432                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.783784                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.571795                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.635540                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  6087.301587                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4102.325581                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  2074.712644                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  3753.363229                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3517.543860                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            14                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          122                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          211                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          345                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          220                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          898                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2677500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4469999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      7132000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      4611000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     18890499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.853147                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.460699                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.777027                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.564103                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.625784                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21946.721311                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21184.829384                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20672.463768                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20959.090909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21036.190423                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           140452                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           140650                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           140065                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           139069                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                560236                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         313536                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         293179                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         293052                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         292425                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1192192                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  34795260500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  32106214000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  30051414999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  30740066500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  127692955999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       453988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       433829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       433117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       431494                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1752428                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.690626                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.675794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.676612                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.677704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.680309                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110976.922905                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109510.619792                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 102546.356957                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105121.198598                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107107.710838                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               18                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       313532                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       293175                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       293046                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       292421                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1192174                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  31659855500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  29174363500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  27120862499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  27815799500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 115770880999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.690617                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.675785                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.676598                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.677694                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.680298                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100978.067629                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99511.771126                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 92548.140903                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 95122.441617                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97109.047001                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         15081                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8399                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         10263                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8957                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              42700                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        95205                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16295                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        14760                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        14804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           141064                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7903009000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1538817000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1315114000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1303180000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12060120000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       110286                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24694                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        25023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23761                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         183764                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.863256                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.659877                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.589857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.623038                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.767637                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83010.440628                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94434.918687                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89099.864499                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88028.911105                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85493.960188                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          510                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2928                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2688                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2891                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          9017                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        94695                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        13367                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        12072                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        11913                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       132047                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6928407507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1200738500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1006128502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    981492502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10116767011                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.858631                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.541306                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.482436                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.501368                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.718568                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73165.505116                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89828.570360                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83343.977966                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82388.357425                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76614.894780                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2233061                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2232335                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      2232778                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      2236056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8934230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     48839522                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     48772290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     48764431                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     48762207                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       195138450                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5486896726926                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 5480730878928                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 5483282695426                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 5480798548920                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 21931708850200                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     51072583                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     51004625                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     50997209                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     50998263                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     204072680                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.956277                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.956233                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.956218                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.956154                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.956220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112345.422359                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112373.868008                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112444.307931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112398.492318                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112390.504538                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       315187                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       317362                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       317234                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       317068                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1266851                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     48524335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     48454928                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     48447197                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     48445139                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    193871599                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4982334279517                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 4976715232026                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 4979375322510                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 4976931236017                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 19915356070070                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.950105                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.950010                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.949997                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.949937                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.950013                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102677.023385                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102708.133877                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102779.430614                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102733.346188                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102724.463886                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu0.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        20500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        20500                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   398654633                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 377694392                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.055495                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.812020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.115542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.053193                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.999754                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.010091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.002401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.009102                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.988000                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.497063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.125831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.124996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.125038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.124812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3577185832                       # Number of tag accesses
system.l2.tags.data_accesses               3577185832                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6060480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3125616512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        855488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3119870400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        772608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    3119367616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        762432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    3119195328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        12492500864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6060480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       855488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       772608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       762432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8451008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    200345920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       200345920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          94695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       48837758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          13367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       48747975                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          12072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       48740119                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          11913                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       48737427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           195195326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3130405                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3130405                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4030236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2078543618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           568902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2074722438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           513786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2074388085                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           507019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2074273513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8307547597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4030236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       568902                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       513786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       507019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5619944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      133230590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            133230590                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      133230590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4030236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2078543618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          568902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2074722438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          513786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2074388085                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          507019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2074273513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8440778188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1631146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     94696.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  48454829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     13367.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  48365689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     12072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  48351514.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     11913.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  48355099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001177998250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       101920                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       101920                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           255309224                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1541283                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   195195327                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3130405                       # Number of write requests accepted
system.mem_ctrls.readBursts                 195195327                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3130405                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1536148                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1499259                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          15162497                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          15477505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          14305775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          12486663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          11613766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           8996143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8957775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           8304411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          10630348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7705446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6567376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6527586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         15883790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         18045268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         17068335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         15926495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             89000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             89509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            128821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            112104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            123939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            127168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           100356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            80116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           111559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            89215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88812                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 8301968750914                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               968295895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            11933078357164                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42868.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61618.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                143455514                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1457529                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.36                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             195195327                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3130405                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  260867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  539737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1580309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4413035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                10114703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                26367762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                41220805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                32976244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                27340196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                20042937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               13815651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                9162999                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3507594                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1629595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 507600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 179111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  49127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  61077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  71614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  81652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  89340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  94933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  99803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 106915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 112196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 113112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 109820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 108851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 108803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 108460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 108843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  29145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     50377288                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    248.099495                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.991631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.885277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     20970963     41.63%     41.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     13730509     27.26%     68.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5128094     10.18%     79.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2691804      5.34%     84.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1708426      3.39%     87.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1171191      2.32%     90.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       854547      1.70%     91.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       650801      1.29%     93.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3470953      6.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     50377288                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       101920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1900.110508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    425.099576                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2295.113080                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         51270     50.30%     50.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3924      3.85%     54.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         3775      3.70%     57.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047         3626      3.56%     61.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559         4815      4.72%     66.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071         4648      4.56%     70.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583         3844      3.77%     74.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095         4120      4.04%     78.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607         4569      4.48%     83.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119         4580      4.49%     87.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631         3683      3.61%     91.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143         3015      2.96%     94.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655         2071      2.03%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167         1598      1.57%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679         1005      0.99%     98.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191          628      0.62%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703          417      0.41%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215          222      0.22%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727           78      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239           32      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        101920                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       101920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.004307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004028                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.099406                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           101705     99.79%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               38      0.04%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              142      0.14%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               25      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        101920                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            12394187456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                98313472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               104394176                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             12492500928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            200345920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8242.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        69.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8307.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    133.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        64.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    64.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1503753217500                       # Total gap between requests
system.mem_ctrls.avgGap                       7582.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6060544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3101109056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       855488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3095404096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       772608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   3094496896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       762432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   3094726336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    104394176                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4030278.508154838346                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2062246092.073770761490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 568901.884118713788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2058452277.908263206482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 513786.455082001456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2057848987.401239633560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 507019.386960891599                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2058001565.635291099548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 69422415.530575081706                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        94696                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     48837758                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        13367                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     48747975                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        12072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     48740119                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        11913                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     48737427                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3130405                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3006344000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2985263619727                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    640711750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 2980956159230                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    499988250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 2981959633230                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    481659750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 2980270241227                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 37384716227000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31747.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61126.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47932.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61150.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41417.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     61180.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40431.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     61149.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11942453.53                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         185919966540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          98818801950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        702252158160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4082932620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     118704808560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     682568084190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2647032960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1794993784980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1193.675827                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1534654250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  50213540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1452004955250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         173773919760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          92363006010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        680474372760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4431717360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     118704808560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     682607560680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2613789600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1754969174730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1167.059351                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1433887250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  50213540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1452105722250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2462                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1232                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean        10480000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11470628.683096                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1232    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     68503000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1232                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1490841789500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  12911360000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9689656                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9689656                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9689656                       # number of overall hits
system.cpu1.icache.overall_hits::total        9689656                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25922                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25922                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25922                       # number of overall misses
system.cpu1.icache.overall_misses::total        25922                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1767891000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1767891000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1767891000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1767891000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9715578                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9715578                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9715578                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9715578                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002668                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002668                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002668                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002668                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68200.408919                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68200.408919                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68200.408919                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68200.408919                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          428                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    47.555556                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24694                       # number of writebacks
system.cpu1.icache.writebacks::total            24694                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1228                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1228                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1228                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1228                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24694                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24694                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24694                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24694                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1678902500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1678902500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1678902500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1678902500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002542                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002542                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002542                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002542                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 67988.276504                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 67988.276504                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 67988.276504                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 67988.276504                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24694                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9689656                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9689656                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25922                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25922                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1767891000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1767891000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9715578                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9715578                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002668                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002668                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68200.408919                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68200.408919                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1228                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1228                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24694                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24694                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1678902500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1678902500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 67988.276504                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 67988.276504                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9860442                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24726                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           398.788401                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19455850                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19455850                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     47946160                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        47946160                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     47946160                       # number of overall hits
system.cpu1.dcache.overall_hits::total       47946160                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     73903868                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      73903868                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     73903868                       # number of overall misses
system.cpu1.dcache.overall_misses::total     73903868                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 7198893892018                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 7198893892018                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 7198893892018                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 7198893892018                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    121850028                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    121850028                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    121850028                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    121850028                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.606515                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.606515                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.606515                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.606515                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97408.891941                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97408.891941                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97408.891941                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97408.891941                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2593176287                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       211679                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         47178372                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3020                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.965362                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.092384                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     51437853                       # number of writebacks
system.cpu1.dcache.writebacks::total         51437853                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     22483775                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     22483775                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     22483775                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     22483775                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     51420093                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     51420093                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     51420093                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     51420093                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 5642367285850                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 5642367285850                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 5642367285850                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 5642367285850                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.421995                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.421995                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.421995                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.421995                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 109730.787260                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109730.787260                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 109730.787260                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109730.787260                       # average overall mshr miss latency
system.cpu1.dcache.replacements              51437853                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     43990722                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       43990722                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     71854822                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     71854822                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 7085793151000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 7085793151000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    115845544                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    115845544                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.620264                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.620264                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 98612.632441                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98612.632441                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     20839321                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     20839321                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     51015501                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     51015501                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 5609081254500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 5609081254500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.440375                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.440375                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 109948.567485                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109948.567485                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3955438                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3955438                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2049046                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2049046                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 113100741018                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 113100741018                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      6004484                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6004484                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.341253                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.341253                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 55196.779876                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55196.779876                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1644454                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1644454                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       404592                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       404592                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33286031350                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33286031350                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.067382                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.067382                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82270.611752                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82270.611752                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         4628                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4628                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1471                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1471                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     67717000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     67717000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         6099                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         6099                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.241187                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.241187                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 46034.670292                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 46034.670292                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          311                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          311                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1160                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1160                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     40817500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     40817500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.190195                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.190195                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 35187.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35187.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2500                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2500                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1982                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1982                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15570000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15570000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4482                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4482                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.442213                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.442213                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7855.701312                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7855.701312                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1900                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1900                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     13910000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13910000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.423918                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.423918                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7321.052632                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7321.052632                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2607000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2607000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2367000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2367000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2030                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2030                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        46783                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        46783                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1999888000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1999888000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        48813                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        48813                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.958413                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.958413                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42748.177757                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42748.177757                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        46782                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        46782                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1953105000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1953105000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.958392                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.958392                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41749.070155                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41749.070155                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.958680                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           99428397                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         51460702                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.932123                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.958680                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998709                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998709                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        295279519                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       295279519                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1503753149500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         204307260                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            6                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7257704                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    201884661                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       374563923                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           32942                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          7538                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          40480                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          771                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          771                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1794621                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1794621                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        183772                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    204123495                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       330868                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    154618853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        74082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    154350046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        75069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    154328323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        71283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    154328056                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             618176580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14116736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6595572352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3160832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   6584082944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3202944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   6583086848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3041408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   6583069120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            26369333184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       377815987                       # Total snoops (count)
system.tol2bus.snoopTraffic                 206348288                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        583837809                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.367054                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.528423                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              381132975     65.28%     65.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1              192956068     33.05%     98.33% # Request fanout histogram
system.tol2bus.snoop_fanout::2                8152772      1.40%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1345399      0.23%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 250595      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          583837809                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       412090101738                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             27.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       77375390353                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38916818                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       77375141899                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37112814                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       77519022672                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         165811137                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       77385337278                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          38545628                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
