{"vcs1":{"timestamp_begin":1719326256.668539864, "rt":1.98, "ut":0.19, "st":0.18}}
{"vcselab":{"timestamp_begin":1719326258.728652845, "rt":1.92, "ut":0.22, "st":0.16}}
{"link":{"timestamp_begin":1719326260.715062456, "rt":0.14, "ut":0.07, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1719326256.314298850}
{"VCS_COMP_START_TIME": 1719326256.314298850}
{"VCS_COMP_END_TIME": 1719326260.989717093}
{"VCS_USER_OPTIONS": "-sverilog -lca -debug_access+all -Mdir=sim_build/csrc -o sim_build/simv src/tb_pc.sv src/pc.sv"}
{"vcs1": {"peak_mem": 384552}}
{"vcselab": {"peak_mem": 245436}}
