/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sid_arc_core.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 6/22/11 10:27p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jun 22 16:19:24 2011
 *                 MD5 Checksum         f1fe9dd101680af6476d6b0b4e1d855e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7231/rdb/b0/bchp_sid_arc_core.h $
 * 
 * Hydra_Software_Devel/2   6/22/11 10:27p pntruong
 * SW7231-196: Synced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_SID_ARC_CORE_H__
#define BCHP_SID_ARC_CORE_H__

/***************************************************************************
 *SID_ARC_CORE - SID_ARC_CORE registers
 ***************************************************************************/
#define BCHP_SID_ARC_CORE_CPU_PC                 0x00555000 /* CPU PC */
#define BCHP_SID_ARC_CORE_CPU_SEM                0x00555004 /* CPU SEMAPHORE */
#define BCHP_SID_ARC_CORE_CPU_LSTART             0x00555008 /* CPU LSTART */
#define BCHP_SID_ARC_CORE_CPU_LEND               0x0055500c /* CPU LEND */
#define BCHP_SID_ARC_CORE_CPU_ID                 0x00555010 /* CPU ID */
#define BCHP_SID_ARC_CORE_CPU_DEBUG              0x00555014 /* CPU DEBUG */

/***************************************************************************
 *CPU_PC - CPU PC
 ***************************************************************************/
/* SID_ARC_CORE :: CPU_PC :: VALUE [31:00] */
#define BCHP_SID_ARC_CORE_CPU_PC_VALUE_MASK                        0xffffffff
#define BCHP_SID_ARC_CORE_CPU_PC_VALUE_SHIFT                       0
#define BCHP_SID_ARC_CORE_CPU_PC_VALUE_DEFAULT                     0

/***************************************************************************
 *CPU_SEM - CPU SEMAPHORE
 ***************************************************************************/
/* SID_ARC_CORE :: CPU_SEM :: reserved0 [31:04] */
#define BCHP_SID_ARC_CORE_CPU_SEM_reserved0_MASK                   0xfffffff0
#define BCHP_SID_ARC_CORE_CPU_SEM_reserved0_SHIFT                  4

/* SID_ARC_CORE :: CPU_SEM :: SEMA3 [03:03] */
#define BCHP_SID_ARC_CORE_CPU_SEM_SEMA3_MASK                       0x00000008
#define BCHP_SID_ARC_CORE_CPU_SEM_SEMA3_SHIFT                      3
#define BCHP_SID_ARC_CORE_CPU_SEM_SEMA3_DEFAULT                    0

/* SID_ARC_CORE :: CPU_SEM :: SEMA2 [02:02] */
#define BCHP_SID_ARC_CORE_CPU_SEM_SEMA2_MASK                       0x00000004
#define BCHP_SID_ARC_CORE_CPU_SEM_SEMA2_SHIFT                      2
#define BCHP_SID_ARC_CORE_CPU_SEM_SEMA2_DEFAULT                    0

/* SID_ARC_CORE :: CPU_SEM :: SEMA1 [01:01] */
#define BCHP_SID_ARC_CORE_CPU_SEM_SEMA1_MASK                       0x00000002
#define BCHP_SID_ARC_CORE_CPU_SEM_SEMA1_SHIFT                      1
#define BCHP_SID_ARC_CORE_CPU_SEM_SEMA1_DEFAULT                    0

/* SID_ARC_CORE :: CPU_SEM :: SEMA0 [00:00] */
#define BCHP_SID_ARC_CORE_CPU_SEM_SEMA0_MASK                       0x00000001
#define BCHP_SID_ARC_CORE_CPU_SEM_SEMA0_SHIFT                      0
#define BCHP_SID_ARC_CORE_CPU_SEM_SEMA0_DEFAULT                    0

/***************************************************************************
 *CPU_LSTART - CPU LSTART
 ***************************************************************************/
/* SID_ARC_CORE :: CPU_LSTART :: reserved0 [31:00] */
#define BCHP_SID_ARC_CORE_CPU_LSTART_reserved0_MASK                0xffffffff
#define BCHP_SID_ARC_CORE_CPU_LSTART_reserved0_SHIFT               0

/***************************************************************************
 *CPU_LEND - CPU LEND
 ***************************************************************************/
/* SID_ARC_CORE :: CPU_LEND :: reserved0 [31:00] */
#define BCHP_SID_ARC_CORE_CPU_LEND_reserved0_MASK                  0xffffffff
#define BCHP_SID_ARC_CORE_CPU_LEND_reserved0_SHIFT                 0

/***************************************************************************
 *CPU_ID - CPU ID
 ***************************************************************************/
/* SID_ARC_CORE :: CPU_ID :: mancode [31:24] */
#define BCHP_SID_ARC_CORE_CPU_ID_mancode_MASK                      0xff000000
#define BCHP_SID_ARC_CORE_CPU_ID_mancode_SHIFT                     24
#define BCHP_SID_ARC_CORE_CPU_ID_mancode_DEFAULT                   1

/* SID_ARC_CORE :: CPU_ID :: manver [23:16] */
#define BCHP_SID_ARC_CORE_CPU_ID_manver_MASK                       0x00ff0000
#define BCHP_SID_ARC_CORE_CPU_ID_manver_SHIFT                      16
#define BCHP_SID_ARC_CORE_CPU_ID_manver_DEFAULT                    1

/* SID_ARC_CORE :: CPU_ID :: id_arcnum [15:08] */
#define BCHP_SID_ARC_CORE_CPU_ID_id_arcnum_MASK                    0x0000ff00
#define BCHP_SID_ARC_CORE_CPU_ID_id_arcnum_SHIFT                   8
#define BCHP_SID_ARC_CORE_CPU_ID_id_arcnum_DEFAULT                 0

/* SID_ARC_CORE :: CPU_ID :: arcver [07:00] */
#define BCHP_SID_ARC_CORE_CPU_ID_arcver_MASK                       0x000000ff
#define BCHP_SID_ARC_CORE_CPU_ID_arcver_SHIFT                      0
#define BCHP_SID_ARC_CORE_CPU_ID_arcver_DEFAULT                    8

/***************************************************************************
 *CPU_DEBUG - CPU DEBUG
 ***************************************************************************/
/* SID_ARC_CORE :: CPU_DEBUG :: reserved0 [31:12] */
#define BCHP_SID_ARC_CORE_CPU_DEBUG_reserved0_MASK                 0xfffff000
#define BCHP_SID_ARC_CORE_CPU_DEBUG_reserved0_SHIFT                12

/* SID_ARC_CORE :: CPU_DEBUG :: db_inst_step [11:11] */
#define BCHP_SID_ARC_CORE_CPU_DEBUG_db_inst_step_MASK              0x00000800
#define BCHP_SID_ARC_CORE_CPU_DEBUG_db_inst_step_SHIFT             11
#define BCHP_SID_ARC_CORE_CPU_DEBUG_db_inst_step_DEFAULT           0

/* SID_ARC_CORE :: CPU_DEBUG :: reserved1 [10:01] */
#define BCHP_SID_ARC_CORE_CPU_DEBUG_reserved1_MASK                 0x000007fe
#define BCHP_SID_ARC_CORE_CPU_DEBUG_reserved1_SHIFT                1

/* SID_ARC_CORE :: CPU_DEBUG :: db_step [00:00] */
#define BCHP_SID_ARC_CORE_CPU_DEBUG_db_step_MASK                   0x00000001
#define BCHP_SID_ARC_CORE_CPU_DEBUG_db_step_SHIFT                  0
#define BCHP_SID_ARC_CORE_CPU_DEBUG_db_step_DEFAULT                0

#endif /* #ifndef BCHP_SID_ARC_CORE_H__ */

/* End of File */
