module demux_8 (in, out0, out1, out2, out3, sel); 

input [7:0] in; 
output reg [7:0] out0;
output reg [7:0] out1;
output reg [7:0] out2; 
output reg [7:0] out3;
input [1:0] sel;

	always @(sel or in0 or in1 or in2 or 
					in3 )
	begin
		case (sel)
			2'b00  : out0 <= in;
			2'b01  : out1 <= in;
			2'b10  : out2 <= in;
			2'b11  : out3 <= in;
			default : out <= 8'bXXXXXXXX; 
		endcase
	end

endmodule
