   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,4
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "cpu_ctrl_xmc4_conf.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.SystemCoreSetup,"ax",%progbits
  20              	 .align 1
  21              	 .global SystemCoreSetup
  22              	 .thumb
  23              	 .thumb_func
  25              	SystemCoreSetup:
  26              	.LFB184:
  27              	 .file 1 "../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c"
   1:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** /**************************************************************************************************
   2:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** * DAVE APP Name : CPU_CTRL_XMC4       APP Version: 4.0.16
   3:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** *
   4:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** * NOTE:
   5:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** * This file is generated by DAVE. Any manual modification done to this file will be lost when the c
   6:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** ***************************************************************************************************
   7:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
   8:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** /**
   9:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * @cond
  10:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  **************************************************************************************************
  11:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  12:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * Copyright (c) 2015-2018, Infineon Technologies AG
  13:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * All rights reserved.
  14:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  15:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  16:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * following conditions are met:
  17:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  18:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  19:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *   disclaimer.
  20:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  21:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  22:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *   following disclaimer in the documentation and/or other materials provided with the distributio
  23:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  24:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  25:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *   products derived from this software without specific prior written permission.
  26:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  27:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  28:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  29:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  30:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  31:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  32:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  33:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  35:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  36:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * with Infineon Technologies AG (dave@infineon.com).
  37:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  **************************************************************************************************
  38:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  39:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * Change History
  40:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * --------------
  41:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  42:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * 2015-02-16:
  43:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *     - Initial version<br>
  44:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  45:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * 2015-08-28:
  46:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *     - Added exceptions and MPU settings
  47:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  48:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * 2015-11-30:
  49:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *     - Added disable write buffer
  50:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  51:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * 22-Nov-2018:
  52:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *     - Fixed PMU_FLASH_WS definition for XMC4300 devices
  53:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  54:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * @endcond
  55:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  *
  56:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  */
  57:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** /**************************************************************************************************
  58:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * HEADER FILES
  59:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  **************************************************************************************************
  60:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #include <xmc_scu.h>
  61:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #include <xmc_gpio.h>
  62:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #include "cpu_ctrl_xmc4.h"
  63:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** /**************************************************************************************************
  64:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  * MACROS
  65:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****  **************************************************************************************************
  66:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #if ((UC_SERIES == XMC48) || (UC_SERIES == XMC47) || (UC_SERIES == XMC43)) 
  67:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #define PMU_FLASH_WS          (0x4U)
  68:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #elif ((UC_SERIES == XMC45) || (UC_SERIES == XMC44))
  69:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #define PMU_FLASH_WS          (0x3U)
  70:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #else
  71:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #define PMU_FLASH_WS          (0x2U)
  72:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #endif
  73:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
  74:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** extern uint32_t __Vectors;
  75:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** /**************************************************************************************************
  76:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** * DATA STRUCTURES
  77:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** ***************************************************************************************************
  78:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** CPU_CTRL_XMC4_t CPU_CTRL_XMC4_0 =
  79:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** {
  80:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   .initialized = false
  81:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** };	
  82:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
  83:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
  84:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** void SystemCoreSetup(void)
  85:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** {
  28              	 .loc 1 85 0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32              	 
  33              	.LVL0:
  34              	.LBB16:
  35              	.LBB17:
  36              	 .file 2 "G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include/core_cm4.h"
   1:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V5.1.0
   5:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  * @date     13. March 2019
   6:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /*
   8:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  *
  10:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  *
  12:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  *
  16:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  *
  18:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  * limitations under the License.
  23:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
  24:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
  25:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__clang__)
  28:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #endif
  30:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
  31:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
  34:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  35:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
  36:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  37:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  38:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #endif
  39:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
  40:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
  41:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
  44:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
  47:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
  50:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
  53:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
  54:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
  55:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  56:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  57:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  58:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
  59:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   @{
  61:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
  62:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
  63:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_version.h"
  64:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
  65:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* CMSIS CM4 definitions */
  66:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
  71:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
  73:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** */
  76:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
  77:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  80:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #else
  81:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  83:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  84:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #else
  85:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  86:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  87:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
  88:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_FP
  90:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
  92:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #else
  93:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
  95:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #endif
  96:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #else
  97:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
  98:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #endif
  99:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 100:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 101:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 104:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #else
 105:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 107:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 108:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #else
 109:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 110:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 111:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 112:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 113:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 114:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 116:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #else
 117:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 119:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 120:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #else
 121:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 122:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 123:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 124:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 136:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 137:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 138:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 148:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 149:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 160:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #endif
 161:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 162:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 164:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 165:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 166:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** }
 167:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #endif
 168:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 169:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 171:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 173:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 176:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 177:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 178:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #endif
 179:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 180:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 181:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 184:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 186:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 187:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 189:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 191:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 192:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 194:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 196:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 197:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 201:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 202:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 206:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #endif
 207:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 208:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
 210:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 212:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 214:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** */
 216:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 217:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #else
 219:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #endif
 221:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 224:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 225:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 229:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 230:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 231:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 232:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 233:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 234:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 235:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 236:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 237:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 238:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 239:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 240:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 241:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 242:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 243:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 244:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
 245:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** */
 248:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 249:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
 250:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 251:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 253:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   @{
 254:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
 255:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 256:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
 257:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
 259:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 260:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** {
 261:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   struct
 262:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   {
 263:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 268:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 274:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 275:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 276:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 279:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 282:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 285:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 288:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 291:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 294:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 295:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
 296:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
 298:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 299:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** {
 300:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   struct
 301:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   {
 302:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 307:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 308:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 309:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 312:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 313:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
 314:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
 316:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 317:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** {
 318:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   struct
 319:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   {
 320:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 325:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 335:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 336:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 337:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 340:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 343:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 346:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 349:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 352:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 355:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 358:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 361:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 364:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 367:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 368:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
 369:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
 371:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 372:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** {
 373:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   struct
 374:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   {
 375:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 382:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 383:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 384:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 387:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 390:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 393:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 395:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 396:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
 397:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 398:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   @{
 401:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
 402:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 403:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
 404:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
 406:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 407:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** {
 408:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 410:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[24U];
 412:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 414:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 416:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 418:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 420:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 422:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 423:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 427:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 429:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 430:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
 431:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 432:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   @{
 435:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
 436:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 437:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
 438:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 439:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
 440:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 441:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** {
 442:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 462:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 464:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 465:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 466:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 469:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 472:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 475:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 478:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 481:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 485:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 488:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 491:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 494:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 496:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 497:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 500:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 503:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 506:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 509:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 512:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 516:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 520:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 523:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 526:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 529:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 532:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 535:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 538:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 539:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 542:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 545:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 548:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 552:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 553:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 555:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 558:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 561:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 564:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 567:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 571:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 574:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 577:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 580:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 583:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 586:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 589:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 592:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 595:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 598:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 601:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 604:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 607:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 610:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 614:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 617:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 620:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 624:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 627:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 630:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 633:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 636:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 639:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 643:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 646:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 649:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 652:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 655:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 658:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 661:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 665:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 667:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 668:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 671:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 674:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 677:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 680:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 684:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 687:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 690:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 694:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 697:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 700:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 703:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 706:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 708:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 709:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
 710:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 711:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   @{
 714:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
 715:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 716:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
 717:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
 719:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 720:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** {
 721:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 722:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 724:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 725:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 726:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 730:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 734:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 737:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 740:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 743:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 746:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 748:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 749:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
 750:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 751:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   @{
 754:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
 755:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 756:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
 757:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
 759:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 760:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** {
 761:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 766:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 767:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 771:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 774:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 777:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 780:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 781:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 784:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 785:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 788:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 792:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 795:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 798:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 800:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 801:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
 802:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 803:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   @{
 806:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
 807:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 808:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
 809:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
 811:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 812:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** {
 813:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 814:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   {
 815:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 820:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 822:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 824:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[32U];
 826:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 827:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 828:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 829:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 830:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 831:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 832:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 833:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 834:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 835:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 836:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 837:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 838:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 839:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 840:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 841:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 842:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 843:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 844:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 845:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 846:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 847:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 848:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 849:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 850:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 851:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 852:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 853:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 854:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 855:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 856:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 857:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 858:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 859:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 860:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 861:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 862:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 863:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 864:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 865:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 866:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 867:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 868:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 869:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 870:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 871:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 872:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 873:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 874:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 875:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 876:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 880:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 883:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 886:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 888:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 889:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
 890:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 891:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   @{
 894:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
 895:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 896:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
 897:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
 899:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 900:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** {
 901:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 913:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 917:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 921:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 925:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 926:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 927:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 930:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 933:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 936:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 939:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 942:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 945:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 948:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 951:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 954:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 957:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 960:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 963:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 966:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 969:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 972:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 975:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 978:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 981:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 985:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 989:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 993:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
 997:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1001:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1005:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1009:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1012:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1015:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1018:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1021:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1024:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1027:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1030:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1033:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1035:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1036:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
1037:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1038:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   @{
1041:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
1042:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1043:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
1044:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
1046:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1047:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** {
1048:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1051:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1053:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1055:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1059:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1060:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1063:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1067:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1070:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1073:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1074:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1078:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1082:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1086:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1089:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1092:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1095:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1099:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1102:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1106:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1110:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1113:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1116:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1119:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1122:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1125:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1128:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1130:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1131:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1132:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1133:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1134:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1135:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1136:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1137:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1138:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1139:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1140:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1141:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1142:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1143:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1144:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1145:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1146:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1147:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1148:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1149:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1150:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1151:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1152:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1153:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1154:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1155:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1156:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1157:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1158:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1159:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1160:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1161:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1162:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1163:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1164:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1165:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1166:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1167:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1168:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1169:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1170:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1171:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1172:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1173:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1174:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1175:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1176:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1177:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1178:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1179:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1180:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1181:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1182:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1183:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1184:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1185:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1186:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1187:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1188:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1189:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1190:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1191:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1192:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1193:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1194:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1195:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1196:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1197:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1198:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
1199:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1200:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1201:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1202:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   @{
1203:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
1204:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1205:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
1206:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1207:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
1208:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1209:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** {
1210:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1211:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1212:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1213:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1214:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1215:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1216:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1217:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1218:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1219:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1220:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1221:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1222:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1223:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1224:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1225:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1226:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1227:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1228:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1229:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1230:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1231:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1232:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1233:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1234:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1235:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1236:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1237:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1238:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1239:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1240:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1241:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1242:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1243:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1244:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1245:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1246:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1247:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1248:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1249:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1250:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1251:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1252:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1253:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1254:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1255:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1256:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1257:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1258:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1259:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1260:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1261:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1262:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1263:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1264:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1265:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1266:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1267:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1268:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1269:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1270:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1271:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1272:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1273:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1274:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1275:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1276:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1277:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1278:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1279:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1280:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1281:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1282:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1283:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1284:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1285:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1286:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1287:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1288:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1289:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1290:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1291:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1292:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1293:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1294:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
1295:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1296:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1297:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1298:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   @{
1299:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
1300:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1301:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
1302:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1303:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
1304:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1305:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** {
1306:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1307:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1308:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1309:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1310:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1311:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1312:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1313:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1314:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1315:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1316:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1317:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1318:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1319:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1320:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1321:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1322:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1323:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1324:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1325:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1326:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1327:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1328:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1329:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1330:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1331:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1332:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1333:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1334:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1335:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1336:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1337:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1338:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1339:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1340:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1341:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1342:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1343:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1344:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1345:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1346:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1347:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1348:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1349:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1350:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1351:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1352:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1353:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1354:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1355:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1356:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1357:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1358:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1359:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1360:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1361:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1362:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1363:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1364:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1365:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1366:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1367:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1368:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1369:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1370:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1371:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1372:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1373:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1374:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1375:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1376:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1377:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1378:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1379:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1380:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1381:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1382:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1383:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1384:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1385:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1386:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1387:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1388:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1389:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1390:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1391:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1392:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1393:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1394:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1395:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1396:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1397:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1398:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1399:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1400:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1401:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1402:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1403:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1404:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1405:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1406:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
1407:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1408:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1409:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1410:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   @{
1411:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
1412:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1413:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
1414:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1415:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
1416:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1417:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** {
1418:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1419:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1420:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1421:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1422:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1423:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1424:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1425:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1426:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1427:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1428:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1429:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1430:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1431:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1432:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1433:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1434:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1435:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1436:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1437:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1438:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1439:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1440:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1441:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1442:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1443:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1444:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1445:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1446:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1447:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1448:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1449:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1450:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1451:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1452:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1453:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1454:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1455:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1456:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1457:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1458:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1459:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1460:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1461:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1462:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1463:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1464:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1465:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1466:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1467:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1468:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1469:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1470:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1471:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1472:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1473:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1474:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1475:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1476:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1477:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1478:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1479:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1480:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1481:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1482:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1483:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1484:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1485:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1486:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1487:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1488:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1489:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1490:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1491:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1492:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1493:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1494:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1495:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1496:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1497:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1498:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1499:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1500:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1501:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1502:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1503:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1504:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1505:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1506:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1507:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1508:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1509:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1510:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1511:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
1512:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1513:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1514:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1515:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   @{
1516:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
1517:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1518:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
1519:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1520:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1521:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1522:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1523:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** */
1524:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1525:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1526:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
1527:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1528:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1529:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1530:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1531:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** */
1532:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1533:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1534:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1535:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1536:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1537:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
1538:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1539:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1540:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1541:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   @{
1542:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
1543:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1544:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1545:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1546:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1547:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1548:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1549:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1550:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1551:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1552:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1553:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1554:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1555:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1556:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1557:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1558:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1559:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1560:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1561:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1562:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1563:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1564:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1565:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1566:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #endif
1567:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1568:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1569:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1570:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1571:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1572:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1573:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1574:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1575:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1576:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1577:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1578:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1579:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1580:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1581:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1582:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1583:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
1584:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1585:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** */
1586:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1587:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1588:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1589:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1590:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
1591:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1592:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1593:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1594:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   @{
1595:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
1596:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1597:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1598:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1599:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1600:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1601:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1602:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #else
1603:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1604:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1605:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1606:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1607:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1608:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1609:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1610:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1611:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1612:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1613:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1614:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1615:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1616:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1617:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1618:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1619:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1620:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #endif
1621:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1622:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #else
1623:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1624:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1625:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1626:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1627:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1628:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1629:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1630:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1631:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1632:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1633:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1634:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1635:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1636:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1637:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1638:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1639:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** /**
1640:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1641:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1642:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1643:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1644:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1645:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1646:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1647:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****  */
1648:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1649:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** {
1650:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1651:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1652:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h **** 
1653:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  37              	 .loc 2 1653 0
  38 0000 194B     	 ldr r3,.L2
1654:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1655:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
  39              	 .loc 2 1655 0
  40 0002 1A4A     	 ldr r2,.L2+4
1653:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  41              	 .loc 2 1653 0
  42 0004 D968     	 ldr r1,[r3,#12]
  43              	.LVL1:
1654:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  44              	 .loc 2 1654 0
  45 0006 21F4E061 	 bic r1,r1,#1792
  46              	.LVL2:
  47 000a 0904     	 lsls r1,r1,#16
  48 000c 090C     	 lsrs r1,r1,#16
  49              	.LVL3:
  50              	 .loc 2 1655 0
  51 000e 0A43     	 orrs r2,r2,r1
  52              	.LVL4:
1656:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1657:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1658:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
  53              	 .loc 2 1658 0
  54 0010 DA60     	 str r2,[r3,#12]
  55              	.LBE17:
  56              	.LBE16:
  57              	.LBB18:
  58              	.LBB19:
  59              	 .file 3 "G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.1.0
   5:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     20. December 2018
   6:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /*
   8:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  10:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  12:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  16:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  18:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  24:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  25:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  28:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __has_builtin
  36:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  38:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  39:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  41:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                                  __asm
  42:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  43:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  44:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                               inline
  45:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  46:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  49:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif                                           
  52:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  55:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  56:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  58:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  59:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  61:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  62:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  64:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  67:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  70:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  78:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  86:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  94:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 102:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 110:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
 111:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 113:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __RESTRICT
 114:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 116:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 117:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 118:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 122:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 123:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 125:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 129:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 131:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 133:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 134:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 135:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 136:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 140:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 142:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  60              	 .loc 3 142 0
  61              	
  62 0012 72B6     	 cpsid i
  63              	
  64              	 .thumb
  65              	.LBE19:
  66              	.LBE18:
  86:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   uint32_t temp;
  87:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
  88:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   NVIC_SetPriorityGrouping(1U);
  89:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 	
  90:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   /* relocate vector table */
  91:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   __disable_irq();
  92:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
  93:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #if !defined(__TASKING__)
  94:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   SCB->VTOR = (uint32_t)(&__Vectors);
  67              	 .loc 1 94 0
  68 0014 164A     	 ldr r2,.L2+8
  69              	.LVL5:
  70 0016 9A60     	 str r2,[r3,#8]
  71              	.LVL6:
  72              	.LBB20:
  73              	.LBB21:
 143:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 144:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 145:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 146:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 147:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
 148:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
 150:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 151:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 153:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 154:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 155:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 157:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 158:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 159:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 160:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 162:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 165:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 166:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 168:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 169:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 170:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 172:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 173:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 174:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 175:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 176:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 177:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
 178:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 181:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 183:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 185:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 186:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 187:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 189:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 193:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 195:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 197:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 198:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 199:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 200:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 201:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 202:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 204:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 205:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 207:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 208:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 209:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 211:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 212:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 213:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 214:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 215:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 216:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 218:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 219:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 221:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 222:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 223:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 225:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 226:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 227:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 228:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 229:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 230:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               xPSR Register value
 232:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 233:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 235:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 236:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 237:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 239:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 240:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 241:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 242:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 243:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 246:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 247:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 249:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 250:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 251:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 253:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 254:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 255:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 256:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 258:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 261:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 262:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 264:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 265:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 266:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 268:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 269:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 270:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 271:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 272:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 273:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 277:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 279:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 281:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 282:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 283:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 285:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 289:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 291:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 293:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 294:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 295:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 296:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 297:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 300:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 301:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 303:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 304:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 305:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 307:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 308:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 309:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 310:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 312:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 315:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 316:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 318:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 319:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 320:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 322:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 323:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 324:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 325:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 326:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 327:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 331:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 333:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 335:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 336:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 337:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 339:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 343:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 345:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 347:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 348:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 349:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 350:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 352:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               SP Register value
 355:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 356:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 358:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 359:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 360:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 362:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 363:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 364:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 365:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 366:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 370:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 372:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 374:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 375:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 376:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 377:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 378:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 379:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 381:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 382:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 384:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 385:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 386:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 388:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 389:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 390:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 391:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 393:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 396:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 397:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 399:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 400:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 401:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 403:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 404:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 405:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 406:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 407:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 408:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 409:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 412:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 414:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 416:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 417:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 418:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 420:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 424:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 426:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 428:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 429:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 430:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 431:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 435:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 436:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 439:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 441:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 443:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 444:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 445:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 446:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 447:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 450:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 452:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 454:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 455:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 456:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 457:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 458:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 460:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 461:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 463:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 464:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 465:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 467:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 468:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 469:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 470:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 472:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 475:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 476:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 478:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 479:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 480:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 482:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 483:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 484:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 485:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 486:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 487:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 488:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 491:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 493:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 495:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 496:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 497:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 499:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 503:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 505:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 507:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 508:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 509:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 510:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 511:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 516:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 518:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 520:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 521:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 522:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 523:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 524:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 526:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 527:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 529:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 530:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 531:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 533:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 534:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 535:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 536:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 538:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 541:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 542:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 544:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 545:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 546:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 548:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 549:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 550:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 551:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 552:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 553:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 554:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 557:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 559:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 561:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 562:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 563:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 565:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 569:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 571:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 573:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 574:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 575:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 579:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 580:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 583:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 584:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 588:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 589:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 591:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 592:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 594:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 598:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 599:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 600:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 602:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 603:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 604:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 605:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 607:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 611:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 613:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 614:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 616:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 619:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 620:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 621:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 623:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 624:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 625:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 626:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 627:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 628:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 629:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 633:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 634:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 637:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 639:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 644:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 646:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 647:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 648:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 649:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 651:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 655:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 658:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 660:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 664:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 666:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 667:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 668:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 669:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 670:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 671:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 675:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 676:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 678:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 679:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 681:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 685:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 686:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 687:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 689:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 690:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 691:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 692:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 693:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 695:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 699:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 701:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 702:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 704:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 707:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 708:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 709:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 711:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 712:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 713:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 714:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 715:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 716:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 717:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 721:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 722:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 725:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 727:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 732:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 734:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 735:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 736:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 737:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 739:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 743:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 746:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 748:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 752:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 754:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 755:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 756:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 757:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 760:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 761:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 762:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 763:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 766:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 768:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 776:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 777:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 778:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 780:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 781:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 782:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(0U);
 783:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 784:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 785:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 786:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 787:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 788:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 789:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 792:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 794:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 802:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 804:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 805:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)fpscr;
 806:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 807:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 808:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 809:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 810:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 812:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 813:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 816:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 817:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 818:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 819:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 827:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 831:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 832:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 833:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 834:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 836:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 838:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 839:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 842:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 844:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 845:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 846:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 847:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 850:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 852:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 853:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 854:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 855:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 857:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 859:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 860:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 861:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 865:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 866:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 868:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 870:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 871:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 872:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 873:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 877:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 879:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
  74              	 .loc 3 879 0
  75              	
  76 0018 BFF34F8F 	 dsb 0xF
  77              	
  78              	 .thumb
  79              	.LBE21:
  80              	.LBE20:
  81              	.LBB22:
  82              	.LBB23:
 131:G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  83              	 .loc 3 131 0
  84              	
  85 001c 62B6     	 cpsie i
  86              	
  87              	 .thumb
  88              	.LBE23:
  89              	.LBE22:
  95:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #endif
  96:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
  97:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   __DSB();
  98:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   __enable_irq();
  99:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 	
 100:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
 101:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
  90              	 .loc 1 101 0
  91 001e D3F88820 	 ldr r2,[r3,#136]
 102:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 				 (3UL << 11*2)  );               /* set CP11 Full Access */
 103:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** #endif
 104:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   /* Set flash wait states */
 105:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   temp = FLASH0->FCON;
  92              	 .loc 1 105 0
  93 0022 1448     	 ldr r0,.L2+12
 101:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 				 (3UL << 11*2)  );               /* set CP11 Full Access */
  94              	 .loc 1 101 0
  95 0024 42F47002 	 orr r2,r2,#15728640
  96              	 .loc 1 105 0
  97 0028 41F21401 	 movw r1,#4116
  98              	.LVL7:
 101:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 				 (3UL << 11*2)  );               /* set CP11 Full Access */
  99              	 .loc 1 101 0
 100 002c C3F88820 	 str r2,[r3,#136]
 101              	 .loc 1 105 0
 102 0030 4258     	 ldr r2,[r0,r1]
 103              	.LVL8:
 106:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   temp &= ~FLASH_FCON_WSPFLASH_Msk;
 104              	 .loc 1 106 0
 105 0032 22F00F02 	 bic r2,r2,#15
 106              	.LVL9:
 107:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   temp |= PMU_FLASH_WS;
 107              	 .loc 1 107 0
 108 0036 42F00302 	 orr r2,r2,#3
 109              	.LVL10:
 108:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   FLASH0->FCON = temp;
 110              	 .loc 1 108 0
 111 003a 4250     	 str r2,[r0,r1]
 109:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
 110:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
 111:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   /* Disable divide by zero trap */
 112:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   SCB->CCR &= ~SCB_CCR_DIV_0_TRP_Msk; 
 112              	 .loc 1 112 0
 113 003c 5A69     	 ldr r2,[r3,#20]
 114              	.LVL11:
 115 003e 22F01002 	 bic r2,r2,#16
 116 0042 5A61     	 str r2,[r3,#20]
 117              	.LVL12:
 113:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
 114:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   /* Disable unaligned memory access trap */
 115:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   SCB->CCR &= ~SCB_CCR_UNALIGN_TRP_Msk; 
 118              	 .loc 1 115 0
 119 0044 5A69     	 ldr r2,[r3,#20]
 120 0046 22F00802 	 bic r2,r2,#8
 121 004a 5A61     	 str r2,[r3,#20]
 116:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
 117:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   /* Disable memory management fault */
 118:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 122              	 .loc 1 118 0
 123 004c 5A6A     	 ldr r2,[r3,#36]
 124 004e 22F48032 	 bic r2,r2,#65536
 125 0052 5A62     	 str r2,[r3,#36]
 119:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
 120:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   /* Disable bus fault */
 121:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   SCB->SHCSR &= ~SCB_SHCSR_BUSFAULTENA_Msk;
 126              	 .loc 1 121 0
 127 0054 5A6A     	 ldr r2,[r3,#36]
 128 0056 22F40032 	 bic r2,r2,#131072
 129 005a 5A62     	 str r2,[r3,#36]
 122:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c **** 
 123:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   /* Disable usage fault */
 124:../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4_conf.c ****   SCB->SHCSR &= ~SCB_SHCSR_USGFAULTENA_Msk;
 130              	 .loc 1 124 0
 131 005c 5A6A     	 ldr r2,[r3,#36]
 132 005e 22F48022 	 bic r2,r2,#262144
 133 0062 5A62     	 str r2,[r3,#36]
 134 0064 7047     	 bx lr
 135              	.L3:
 136 0066 00BF     	 .align 2
 137              	.L2:
 138 0068 00ED00E0 	 .word -536810240
 139 006c 0001FA05 	 .word 100270336
 140 0070 00000000 	 .word __Vectors
 141 0074 00100058 	 .word 1476399104
 142              	 .cfi_endproc
 143              	.LFE184:
 145              	 .global CPU_CTRL_XMC4_0
 146              	 .section .bss.CPU_CTRL_XMC4_0,"aw",%nobits
 149              	CPU_CTRL_XMC4_0:
 150 0000 00       	 .space 1
 151              	 .text
 152              	.Letext0:
 153              	 .file 4 "c:\\program files\\dave_4\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 154              	 .file 5 "c:\\program files\\dave_4\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 155              	 .file 6 "G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Infineon/XMC4500_series/Include/XMC4500.h"
 156              	 .file 7 "../Dave/Generated/CPU_CTRL_XMC4/cpu_ctrl_xmc4.h"
 157              	 .file 8 "G:/dt_g1_balancing_plate_wise20192020/XMC/Libraries/CMSIS/Infineon/XMC4500_series/Include/system_XMC4500.h"
DEFINED SYMBOLS
                            *ABS*:00000000 cpu_ctrl_xmc4_conf.c
    {standard input}:20     .text.SystemCoreSetup:00000000 $t
    {standard input}:25     .text.SystemCoreSetup:00000000 SystemCoreSetup
    {standard input}:138    .text.SystemCoreSetup:00000068 $d
    {standard input}:149    .bss.CPU_CTRL_XMC4_0:00000000 CPU_CTRL_XMC4_0
    {standard input}:150    .bss.CPU_CTRL_XMC4_0:00000000 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.0.ca5ae67a873a4952d630d8e4120b9e3e
                           .group:00000000 wm4.stddef.h.39.daafd3d79fe2f3a84d2d73d7d4e706f8
                           .group:00000000 wm4.features.h.22.bee0aee4a3878f51861c775df98fa3ea
                           .group:00000000 wm4._default_types.h.15.933e8edd27a65e0b69af4a865eb623d2
                           .group:00000000 wm4._intsup.h.10.ca9f32a61b410c270a48d1161ca2c217
                           .group:00000000 wm4.stdint.h.22.f4a337c398d8b6d821a97202448bc0d0
                           .group:00000000 wm4.stdbool.h.29.1c9ee6859ce8145f7838a4f2549ccec2
                           .group:00000000 wm4.newlib.h.8.fe7d912fc917043c98742c35eddd8cff
                           .group:00000000 wm4.config.h.216.aad1ef7bee4fb69981cb38ce62f84d9c
                           .group:00000000 wm4._ansi.h.23.9f8fcfa20193763fcf364fb91705c94b
                           .group:00000000 wm4.lock.h.2.9bc98482741e5e2a9450b12934a684ea
                           .group:00000000 wm4._types.h.54.d3d34a3b7f3cc230cd159baf022b4b08
                           .group:00000000 wm4.stddef.h.158.61317cdbfb4026324507d123a50b0fd6
                           .group:00000000 wm4.reent.h.17.8bd9e4098e0428508c282cad794fae43
                           .group:00000000 wm4.cdefs.h.47.4e89a3f145accdcb1100c37260c088e6
                           .group:00000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:00000000 wm4.stddef.h.158.a7efb00f6cbc6f43213b50e183c9830c
                           .group:00000000 wm4.xmc_device.h.65.5c0d35eb1a6853ff8300ab2ec1b944b0
                           .group:00000000 wm4.XMC4500.h.55.9aa45b9b5790506b2dcb963e4e7adeaf
                           .group:00000000 wm4.cmsis_version.h.32.4d5822004c01a829a975260e854b5f8e
                           .group:00000000 wm4.core_cm4.h.66.e4ff136c4a17abc46741866f64f8e729
                           .group:00000000 wm4.cmsis_gcc.h.26.57f124f9262f3dbf77da6a6506ffb430
                           .group:00000000 wm4.core_cm4.h.174.fcddd62df80231752fa39eb9b61dadfe
                           .group:00000000 wm4.mpu_armv7.h.32.4049752bb5792d4e15357775e9506cfc
                           .group:00000000 wm4.system_XMC4500.h.42.99124977c10ca8844a71949adbeabd70
                           .group:00000000 wm4.XMC4500.h.208.b340195df97f067735c4c769ba59985a
                           .group:00000000 wm4.xmc_device.h.1500.3eca65ed9ba7f90e09c1ffcb0b3f5724
                           .group:00000000 wm4.xmc_common.h.98.806f17e888fd51d0e4be2ad115163551
                           .group:00000000 wm4.xmc4_scu.h.113.70a903f8782696023ba1d8628d8ac2d6
                           .group:00000000 wm4.xmc_gpio.h.51.99a4c0bd520ffa931ac6d8600dce89c4
                           .group:00000000 wm4.xmc4_gpio_map.h.77.d73d78de7f4c322ab8caf8e71725793e
                           .group:00000000 wm4.xmc4_gpio.h.79.ce6c49508b5a7769c66e7e3c21dcdfe4
                           .group:00000000 wm4.cpu_ctrl_xmc4_conf.h.50.edadd17ec66dd565cecf7b80b7a19d87

UNDEFINED SYMBOLS
__Vectors
