I 000046 55 1993          1395194718070 funit
(_unit VHDL (funit 0 12 (funit 0 23 ))
	(_version vb4)
	(_time 1395194718071 2014.03.18 22:05:18)
	(_source (\./../src/funit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9798c79995c096819dc283cdc0909291c2919e9093)
	(_entity
		(_time 1395194073997)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tempOutput ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_assignment (_simple)(_target(4)))))
			(line__29(_architecture 1 0 29 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . funit 2 -1
	)
)
I 000046 55 1878          1395195084775 funit
(_unit VHDL (funit 0 12 (funit 0 23 ))
	(_version vb4)
	(_time 1395195084776 2014.03.18 22:11:24)
	(_source (\./../src/funit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0f0a01085c580e1905591b5558080a095a0906080b)
	(_entity
		(_time 1395194073997)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tempOutput ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__28(_architecture 0 0 28 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . funit 1 -1
	)
)
I 000046 55 1736          1395195195922 funit
(_unit VHDL (funit 0 12 (funit 0 23 ))
	(_version vb4)
	(_time 1395195195923 2014.03.18 22:13:15)
	(_source (\./../src/funit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2e7d792b7e792f3824203a7479292b287b2827292a)
	(_entity
		(_time 1395194073997)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_entity (_out ))))
		(_signal (_internal tempOutput ~extieee.std_logic_1164.STD_LOGIC 0 24 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . funit 1 -1
	)
)
I 000046 55 1637          1395195270762 funit
(_unit VHDL (funit 0 12 (funit 0 23 ))
	(_version vb4)
	(_time 1395195270763 2014.03.18 22:14:30)
	(_source (\./../src/funit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8f89dc80dcd88e9985809bd5d8888a89da8986888b)
	(_entity
		(_time 1395194073997)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_entity (_out ))))
		(_process
			(line__26(_architecture 0 0 26 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . funit 1 -1
	)
)
I 000046 55 1878          1395195775565 funit
(_unit VHDL (funit 0 12 (funit 0 23 ))
	(_version vb4)
	(_time 1395195775566 2014.03.18 22:22:55)
	(_source (\./../src/funit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7326777375247265792567292474767526757a7477)
	(_entity
		(_time 1395194073997)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tempOutput ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(4)(3))(_sensitivity(0)(1)(2))(_read(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . funit 1 -1
	)
)
I 000046 55 1990          1395195940828 funit
(_unit VHDL (funit 0 12 (funit 0 23 ))
	(_version vb4)
	(_time 1395195940829 2014.03.18 22:25:40)
	(_source (\./../src/funit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f6f4f7a7f5a1f7e0fca0e2aca1f1f3f0a3f0fff1f2)
	(_entity
		(_time 1395194073997)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tempOutput ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_alias((y)(tempOutput)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . funit 2 -1
	)
)
I 000046 55 1990          1395196013025 funit
(_unit VHDL (funit 0 12 (funit 0 23 ))
	(_version vb4)
	(_time 1395196013026 2014.03.18 22:26:53)
	(_source (\./../src/funit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 0b0b0f0c5c5c0a1d015d1f515c0c0e0d5e0d020c0f)
	(_entity
		(_time 1395194073997)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal tempOutput ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(4))(_sensitivity(0)(1)(2))(_read(4)))))
			(line__66(_architecture 1 0 66 (_assignment (_simple)(_alias((y)(tempOutput)))(_target(3))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . funit 2 -1
	)
)
I 000047 55 3938          1395196803015 x7segb
(_unit VHDL (x7segb 0 6 (x7segb 0 17 ))
	(_version vb4)
	(_time 1395196803016 2014.03.18 22:40:03)
	(_source (\./../src/x7segb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f0f1aea5f7a6a7e6f0f1e7aaa3f7f8f3f7f7f3f6f5)
	(_entity
		(_time 1395196802954)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal aen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal clkdiv ~STD_LOGIC_VECTOR{19~downto~0}~13 0 22 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(6))(_sensitivity(9(d_19_18))))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(5)))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_target(8(3)))(_sensitivity(0(12))(0(13))(0(14))(0(15))))))
			(line__30(_architecture 3 0 30 (_assignment (_simple)(_target(8(2)))(_sensitivity(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))))))
			(line__32(_architecture 4 0 32 (_assignment (_simple)(_target(8(1)))(_sensitivity(0(4))(0(5))(0(6))(0(7))(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))))))
			(line__35(_architecture 5 0 35 (_assignment (_simple)(_target(8(0))))))
			(line__38(_architecture 6 0 38 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(line__49(_architecture 7 0 49 (_process (_simple)(_target(3))(_sensitivity(7)))))
			(line__72(_architecture 8 0 72 (_process (_simple)(_target(4))(_sensitivity(6)(8))(_monitor))))
			(line__81(_architecture 9 0 81 (_process (_simple)(_target(9))(_sensitivity(1)(2))(_read(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197123 )
		(33686018 131586 )
		(33686018 131587 )
		(50463234 131586 )
		(33686275 131586 )
		(33751810 197122 )
		(33686019 131842 )
		(33751810 131586 )
		(50529026 131586 )
		(50529027 )
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . x7segb 10 -1
	)
)
I 000050 55 4320          1395197014873 funit_top
(_unit VHDL (funit_top 0 11 (funit_top 0 22 ))
	(_version vb4)
	(_time 1395197014874 2014.03.18 22:43:34)
	(_source (\./../src/funit_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a2d2e7a2e2d7b6c70756e237d7d7e7c2c7d7a7c7c)
	(_entity
		(_time 1395197001493)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 34 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 37 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 0 38 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
	)
	(_instantiation f 0 46 (_component funit )
		(_port
			((a)(_string \"0100111010011011"\))
			((b)(_string \"1000101000101011"\))
			((fcode)(sw))
			((y)(funitToX7segb))
		)
		(_use (_entity . funit funit)
			(_port
				((a)(a))
				((b)(b))
				((fcode)(fcode))
				((y)(y))
			)
		)
	)
	(_instantiation seg 0 54 (_component x7segb )
		(_port
			((x)(funitToX7segb))
			((clk)(mclk))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~122 0 15 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~124 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal funitToX7segB ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 43 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000046 55 1740          1395257844464 funit
(_unit VHDL (funit 0 12 (funit 0 23 ))
	(_version vb4)
	(_time 1395257844465 2014.03.19 15:37:24)
	(_source (\./../src/funit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5f590a5d0c085e4955514b0508585a590a5956585b)
	(_entity
		(_time 1395194073997)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_entity (_out ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . funit 1 -1
	)
)
I 000046 55 1740          1395257993103 funit
(_unit VHDL (funit 0 12 (funit 0 23 ))
	(_version vb4)
	(_time 1395257993104 2014.03.19 15:39:53)
	(_source (\./../src/funit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code fcfffaadaaabfdeaf6f2e8a6abfbf9faa9faf5fbf8)
	(_entity
		(_time 1395194073997)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_entity (_out ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . funit 1 -1
	)
)
I 000050 55 4320          1395258144403 funit_top
(_unit VHDL (funit_top 0 11 (funit_top 0 22 ))
	(_version vb4)
	(_time 1395258144404 2014.03.19 15:42:24)
	(_source (\./../src/funit_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 06510001055107100c09125f010102005001060000)
	(_entity
		(_time 1395197001493)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 34 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 37 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 0 38 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
	)
	(_instantiation f 0 46 (_component funit )
		(_port
			((a)(_string \"1000101000101011"\))
			((b)(_string \"0100111010011011"\))
			((fcode)(sw))
			((y)(funitToX7segb))
		)
		(_use (_entity . funit funit)
			(_port
				((a)(a))
				((b)(b))
				((fcode)(fcode))
				((y)(y))
			)
		)
	)
	(_instantiation seg 0 54 (_component x7segb )
		(_port
			((x)(funitToX7segb))
			((clk)(mclk))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~122 0 15 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~124 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal funitToX7segB ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 43 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
I 000045 55 4146          1395260479716 rom8
(_unit VHDL (rom8 0 6 (rom8 0 13 ))
	(_version vb4)
	(_time 1395260479717 2014.03.19 16:21:19)
	(_source (\./../src/rom8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5d5e5d5e5f0a5d4e575e4f075a5b095e555a5f5b0b)
	(_entity
		(_time 1395260479656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_architecture (_string \"01011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data1 ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_architecture (_string \"01111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_architecture (_string \"01000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data3 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 17 (_architecture (_string \"01101111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data4 ~STD_LOGIC_VECTOR{7~downto~0}~138 0 18 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data5 ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 19 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data6 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 20 (_architecture (_string \"01100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data7 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 21 (_architecture (_string \"01001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal rom_array 0 23 (_array ~STD_LOGIC_VECTOR{7~downto~0}~1316 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 25 (_array ~STD_LOGIC_VECTOR{7~downto~0}~1316 ((_to (i 0)(i 7))))))
		(_constant (_internal rom ~rom_array~13 0 25 (_architecture ((((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 32 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(1))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rom8 1 -1
	)
)
I 000052 55 1407          1395260722773 clock_pulse
(_unit VHDL (clock_pulse 0 4 (clock_pulse 0 13 ))
	(_version vb4)
	(_time 1395260722774 2014.03.19 16:25:22)
	(_source (\./../src/clock_pulse.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c797c3929390c5d1c592859ec0c0c7c0c2c194c0c4)
	(_entity
		(_time 1395260722723)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal delay1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(4)(5)(0))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . clock_pulse 2 -1
	)
)
I 000053 55 1417          1395260765015 ClockDivider
(_unit VHDL (clockdivider 0 5 (clockdivider 0 13 ))
	(_version vb4)
	(_time 1395260765016 2014.03.19 16:26:05)
	(_source (\./../src/ClockDivider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code ccc39c99cc9bcedace998e9699cac5cbcacac5cac8)
	(_entity
		(_time 1395260765013)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((clk190)(q(17))))(_simpleassign BUF)(_target(2))(_sensitivity(3(17))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . ClockDivider 2 -1
	)
)
I 000043 55 1787          1395261107995 pc
(_unit VHDL (pc 0 3 (pc 0 11 ))
	(_version vb4)
	(_time 1395261107996 2014.03.19 16:31:47)
	(_source (\./../src/pc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 94c79c9b93c2c08296c784cec69394929793949297)
	(_entity
		(_time 1395261107993)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal D ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal qs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3(2)))(_sensitivity(4(0))(4(1))(4(2))))))
			(line__17(_architecture 1 0 17 (_assignment (_simple)(_target(3(1)))(_sensitivity(4(0))(4(1))))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_alias((D(0))(qs(0))))(_target(3(0)))(_sensitivity(4(0))))))
			(line__21(_architecture 3 0 21 (_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__29(_architecture 4 0 29 (_assignment (_simple)(_alias((q)(qs)))(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
	)
	(_model . pc 5 -1
	)
)
I 000044 55 1478          1395261272139 reg
(_unit VHDL (reg 0 4 (reg 0 16 ))
	(_version vb4)
	(_time 1395261272140 2014.03.19 16:34:32)
	(_source (\./../src/reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c4c6cf91c59397d3c790d19e92c3c6c2c1c2c3c3c6)
	(_entity
		(_time 1395261272137)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \8\ (_entity ((i 8)))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(4))(_sensitivity(1)(2)(0)(3))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . reg 3 -1
	)
)
I 000044 55 1485          1395261592346 mux
(_unit VHDL (mux 0 3 (mux 0 13 ))
	(_version vb4)
	(_time 1395261592347 2014.03.19 16:39:52)
	(_source (\./../src/mux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9491939a95c2c882c19581cfcd92c09391939c92c0)
	(_entity
		(_time 1395261592344)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 (_entity )))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . mux 4 -1
	)
)
I 000049 55 10356         1395262654905 calc_top
(_unit VHDL (calc_top 0 10 (calc_top 0 23 ))
	(_version vb4)
	(_time 1395262654906 2014.03.19 16:57:34)
	(_source (\./../src/calc_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2e2f2e2a7a7929387f7968757b2878292e282d282f)
	(_entity
		(_time 1395262291645)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 93 (_entity -1 ((i 16)))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal y ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
			)
		)
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_out ))))
			)
		)
		(pc
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_entity (_out ))))
			)
		)
		(rom8
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 ((i 16)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation nmux 0 114 (_component mux )
		(_generic
			((N)((i 16)))
		)
		(_port
			((a)(y1))
			((b)(muxin))
			((s)(M(4)))
			((y)(tin))
		)
		(_use (_entity . mux mux)
			(_generic
				((N)((i 16)))
			)
			(_port
				((a)(a))
				((b)(b))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_instantiation cp 0 125 (_component clock_pulse )
		(_port
			((inp)(btn(0)))
			((cclk)(mclk))
			((clr)(clk190))
			((outp)(clkp))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 133 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(clk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation f 0 140 (_component funit )
		(_port
			((a)(t))
			((b)(n))
			((fcode)(m(d_3_0)))
			((y)(y1))
		)
		(_use (_entity . funit funit)
		)
	)
	(_instantiation pcCounter 0 148 (_component pc )
		(_port
			((clr)(btn(3)))
			((clk)(clkp))
			((q)(addr(d_2_0)))
		)
		(_use (_entity . pc pc)
		)
	)
	(_instantiation rom 0 155 (_component rom8 )
		(_port
			((addr)(addr))
			((M)(M))
		)
		(_use (_entity . rom8 rom8)
		)
	)
	(_instantiation seg 0 161 (_component x7segb )
		(_port
			((x)(t))
			((clk)(clk190))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
		)
	)
	(_instantiation Treg 0 171 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(6)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(tin))
			((q)(t))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation Nreg 0 183 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(5)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(t))
			((q)(n))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal muxin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal tin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal n ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal y1 ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_architecture (_uni ))))
		(_signal (_internal clkp ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . calc_top 6 -1
	)
)
I 000049 55 10358         1395263098697 calc_top
(_unit VHDL (calc_top 0 10 (calc_top 0 23 ))
	(_version vb4)
	(_time 1395263098698 2014.03.19 17:04:58)
	(_source (\./../src/calc_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code bdb8b6e9e8eabaabeceafbe6e8bbebbabdbbbebbbc)
	(_entity
		(_time 1395262291645)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 93 (_entity -1 ((i 16)))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal y ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
			)
		)
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_out ))))
			)
		)
		(pc
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_entity (_out ))))
			)
		)
		(rom8
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 ((i 16)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation nmux 0 114 (_component mux )
		(_generic
			((N)((i 16)))
		)
		(_port
			((a)(y1))
			((b)(muxin))
			((s)(M(4)))
			((y)(tin))
		)
		(_use (_entity . mux mux)
			(_generic
				((N)((i 16)))
			)
			(_port
				((a)(a))
				((b)(b))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_instantiation cp 0 125 (_component clock_pulse )
		(_port
			((inp)(btn(0)))
			((cclk)(clk190))
			((clr)(btn(3)))
			((outp)(clkp))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 133 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(clk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation f 0 140 (_component funit )
		(_port
			((a)(t))
			((b)(n))
			((fcode)(m(d_3_0)))
			((y)(y1))
		)
		(_use (_entity . funit funit)
		)
	)
	(_instantiation pcCounter 0 148 (_component pc )
		(_port
			((clr)(btn(3)))
			((clk)(clkp))
			((q)(addr(d_2_0)))
		)
		(_use (_entity . pc pc)
		)
	)
	(_instantiation rom 0 155 (_component rom8 )
		(_port
			((addr)(addr))
			((M)(M))
		)
		(_use (_entity . rom8 rom8)
		)
	)
	(_instantiation seg 0 161 (_component x7segb )
		(_port
			((x)(t))
			((clk)(clk190))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
		)
	)
	(_instantiation Treg 0 171 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(6)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(tin))
			((q)(t))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation Nreg 0 183 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(5)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(t))
			((q)(n))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal muxin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal tin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal n ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal y1 ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_architecture (_uni ))))
		(_signal (_internal clkp ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . calc_top 6 -1
	)
)
I 000049 55 10360         1395263648204 calc_top
(_unit VHDL (calc_top 0 10 (calc_top 0 23 ))
	(_version vb4)
	(_time 1395263648205 2014.03.19 17:14:08)
	(_source (\./../src/calc_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 47481645411040511610011c124111404741444146)
	(_entity
		(_time 1395262291645)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 93 (_entity -1 ((i 16)))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal y ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
			)
		)
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_out ))))
			)
		)
		(pc
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_entity (_out ))))
			)
		)
		(rom8
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 ((i 16)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation nmux 0 114 (_component mux )
		(_generic
			((N)((i 16)))
		)
		(_port
			((a)(y1))
			((b)(muxin))
			((s)(M(4)))
			((y)(tin))
		)
		(_use (_entity . mux mux)
			(_generic
				((N)((i 16)))
			)
			(_port
				((a)(a))
				((b)(b))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_instantiation cp 0 125 (_component clock_pulse )
		(_port
			((inp)(btn(0)))
			((cclk)(clk190))
			((clr)(btn(3)))
			((outp)(clkp))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 133 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(clk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation f 0 140 (_component funit )
		(_port
			((a)(t))
			((b)(n))
			((fcode)(m(d_3_0)))
			((y)(y1))
		)
		(_use (_entity . funit funit)
		)
	)
	(_instantiation pcCounter 0 148 (_component pc )
		(_port
			((clr)(btn(3)))
			((clk)(clkp))
			((q)(addr(d_2_0)))
		)
		(_use (_entity . pc pc)
		)
	)
	(_instantiation rom 0 155 (_component rom8 )
		(_port
			((addr)(addr))
			((M)(M))
		)
		(_use (_entity . rom8 rom8)
		)
	)
	(_instantiation seg 0 161 (_component x7segb )
		(_port
			((x)(tin))
			((clk)(clk190))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
		)
	)
	(_instantiation Treg 0 171 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(6)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(tin))
			((q)(t))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation Nreg 0 183 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(5)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(t))
			((q)(n))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal muxin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal tin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal n ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal y1 ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_architecture (_uni ))))
		(_signal (_internal clkp ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . calc_top 6 -1
	)
)
I 000049 55 10508         1395263923557 calc_top
(_unit VHDL (calc_top 0 10 (calc_top 0 23 ))
	(_version vb4)
	(_time 1395263923558 2014.03.19 17:18:43)
	(_source (\./../src/calc_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d4818286d183d3c28583928f81d282d3d4d2d7d2d5)
	(_entity
		(_time 1395262291645)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 93 (_entity -1 ((i 16)))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal y ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
			)
		)
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_out ))))
			)
		)
		(pc
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_entity (_out ))))
			)
		)
		(rom8
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 ((i 16)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation nmux 0 114 (_component mux )
		(_generic
			((N)((i 16)))
		)
		(_port
			((a)(y1))
			((b)(muxin))
			((s)(M(4)))
			((y)(tin))
		)
		(_use (_entity . mux mux)
			(_generic
				((N)((i 16)))
			)
			(_port
				((a)(a))
				((b)(b))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_instantiation cp 0 125 (_component clock_pulse )
		(_port
			((inp)(btn(0)))
			((cclk)(clk190))
			((clr)(btn(3)))
			((outp)(clkp))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 133 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(clk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation f 0 140 (_component funit )
		(_port
			((a)(t))
			((b)(n))
			((fcode)(m(d_3_0)))
			((y)(y1))
		)
		(_use (_entity . funit funit)
		)
	)
	(_instantiation pcCounter 0 148 (_component pc )
		(_port
			((clr)(btn(3)))
			((clk)(clkp))
			((q)(addr(d_2_0)))
		)
		(_use (_entity . pc pc)
		)
	)
	(_instantiation rom 0 155 (_component rom8 )
		(_port
			((addr)(addr))
			((M)(M))
		)
		(_use (_entity . rom8 rom8)
		)
	)
	(_instantiation seg 0 161 (_component x7segb )
		(_port
			((x)(_string \"0010010011100001"\))
			((clk)(clk190))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
			(_port
				((x)(x))
				((clk)(clk))
				((clr)(clr))
				((a_to_g)(a_to_g))
				((an)(an))
				((dp)(dp))
			)
		)
	)
	(_instantiation Treg 0 171 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(6)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(tin))
			((q)(t))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation Nreg 0 183 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(5)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(t))
			((q)(n))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal muxin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal tin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal n ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal y1 ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_architecture (_uni ))))
		(_signal (_internal clkp ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . calc_top 6 -1
	)
)
I 000049 55 10508         1395263930945 calc_top
(_unit VHDL (calc_top 0 10 (calc_top 0 23 ))
	(_version vb4)
	(_time 1395263930946 2014.03.19 17:18:50)
	(_source (\./../src/calc_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7e4e6e3b1e0b0a1e6e0f1ece2b1e1b0b7b1b4b1b6)
	(_entity
		(_time 1395262291645)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 93 (_entity -1 ((i 16)))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal y ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
			)
		)
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_out ))))
			)
		)
		(pc
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_entity (_out ))))
			)
		)
		(rom8
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 ((i 16)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation nmux 0 114 (_component mux )
		(_generic
			((N)((i 16)))
		)
		(_port
			((a)(y1))
			((b)(muxin))
			((s)(M(4)))
			((y)(tin))
		)
		(_use (_entity . mux mux)
			(_generic
				((N)((i 16)))
			)
			(_port
				((a)(a))
				((b)(b))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_instantiation cp 0 125 (_component clock_pulse )
		(_port
			((inp)(btn(0)))
			((cclk)(clk190))
			((clr)(btn(3)))
			((outp)(clkp))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 133 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(clk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation f 0 140 (_component funit )
		(_port
			((a)(t))
			((b)(n))
			((fcode)(m(d_3_0)))
			((y)(y1))
		)
		(_use (_entity . funit funit)
		)
	)
	(_instantiation pcCounter 0 148 (_component pc )
		(_port
			((clr)(btn(3)))
			((clk)(clkp))
			((q)(addr(d_2_0)))
		)
		(_use (_entity . pc pc)
		)
	)
	(_instantiation rom 0 155 (_component rom8 )
		(_port
			((addr)(addr))
			((M)(M))
		)
		(_use (_entity . rom8 rom8)
		)
	)
	(_instantiation seg 0 161 (_component x7segb )
		(_port
			((x)(_string \"0010010011100001"\))
			((clk)(clk190))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
			(_port
				((x)(x))
				((clk)(clk))
				((clr)(clr))
				((a_to_g)(a_to_g))
				((an)(an))
				((dp)(dp))
			)
		)
	)
	(_instantiation Treg 0 171 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(6)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(tin))
			((q)(t))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation Nreg 0 183 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(5)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(t))
			((q)(n))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal muxin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal tin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal n ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal y1 ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_architecture (_uni ))))
		(_signal (_internal clkp ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . calc_top 6 -1
	)
)
I 000047 55 3938          1395264335598 x7segb
(_unit VHDL (x7segb 0 6 (x7segb 0 17 ))
	(_version vb4)
	(_time 1395264335599 2014.03.19 17:25:35)
	(_source (\./../src/x7segb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 62646267673435746263753831656a616565616467)
	(_entity
		(_time 1395196802953)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal aen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal clkdiv ~STD_LOGIC_VECTOR{19~downto~0}~13 0 22 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(6))(_sensitivity(9(d_19_18))))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(5)))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_target(8(3)))(_sensitivity(0(12))(0(13))(0(14))(0(15))))))
			(line__30(_architecture 3 0 30 (_assignment (_simple)(_target(8(2)))(_sensitivity(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))))))
			(line__32(_architecture 4 0 32 (_assignment (_simple)(_target(8(1)))(_sensitivity(0(4))(0(5))(0(6))(0(7))(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))))))
			(line__35(_architecture 5 0 35 (_assignment (_simple)(_target(8(0))))))
			(line__38(_architecture 6 0 38 (_process (_simple)(_target(7))(_sensitivity(6)(0)))))
			(line__49(_architecture 7 0 49 (_process (_simple)(_target(3))(_sensitivity(7)))))
			(line__72(_architecture 8 0 72 (_process (_simple)(_target(4))(_sensitivity(6)(8))(_monitor))))
			(line__81(_architecture 9 0 81 (_process (_simple)(_target(9))(_sensitivity(1)(2))(_read(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197123 )
		(33686018 131586 )
		(33686018 131587 )
		(50463234 131586 )
		(33686275 131586 )
		(33751810 197122 )
		(33686019 131842 )
		(33751810 131586 )
		(50529026 131586 )
		(50529027 )
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . x7segb 10 -1
	)
)
I 000049 55 10358         1395264342106 calc_top
(_unit VHDL (calc_top 0 10 (calc_top 0 23 ))
	(_version vb4)
	(_time 1395264342107 2014.03.19 17:25:42)
	(_source (\./../src/calc_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbcec99e989cccdd9a9c8d909ecd9dcccbcdc8cdca)
	(_entity
		(_time 1395262291645)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 93 (_entity -1 ((i 16)))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal y ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
			)
		)
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_out ))))
			)
		)
		(pc
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_entity (_out ))))
			)
		)
		(rom8
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 ((i 16)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation nmux 0 114 (_component mux )
		(_generic
			((N)((i 16)))
		)
		(_port
			((a)(y1))
			((b)(muxin))
			((s)(M(4)))
			((y)(tin))
		)
		(_use (_entity . mux mux)
			(_generic
				((N)((i 16)))
			)
			(_port
				((a)(a))
				((b)(b))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_instantiation cp 0 125 (_component clock_pulse )
		(_port
			((inp)(btn(0)))
			((cclk)(clk190))
			((clr)(btn(3)))
			((outp)(clkp))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 133 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(clk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation f 0 140 (_component funit )
		(_port
			((a)(t))
			((b)(n))
			((fcode)(m(d_3_0)))
			((y)(y1))
		)
		(_use (_entity . funit funit)
		)
	)
	(_instantiation pcCounter 0 148 (_component pc )
		(_port
			((clr)(btn(3)))
			((clk)(clkp))
			((q)(addr(d_2_0)))
		)
		(_use (_entity . pc pc)
		)
	)
	(_instantiation rom 0 155 (_component rom8 )
		(_port
			((addr)(addr))
			((M)(M))
		)
		(_use (_entity . rom8 rom8)
		)
	)
	(_instantiation seg 0 161 (_component x7segb )
		(_port
			((x)(t))
			((clk)(clk190))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
		)
	)
	(_instantiation Treg 0 171 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(6)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(tin))
			((q)(t))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation Nreg 0 183 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(5)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(t))
			((q)(n))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal muxin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal tin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal n ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal y1 ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_architecture (_uni ))))
		(_signal (_internal clkp ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . calc_top 6 -1
	)
)
I 000049 55 10547         1395264681613 calc_top
(_unit VHDL (calc_top 0 10 (calc_top 0 23 ))
	(_version vb4)
	(_time 1395264681614 2014.03.19 17:31:21)
	(_source (\./../src/calc_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fcffa9acaeabfbeaadaabaa7a9faaafbfcfafffafd)
	(_entity
		(_time 1395262291645)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 93 (_entity -1 ((i 16)))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal y ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
			)
		)
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_out ))))
			)
		)
		(pc
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_entity (_out ))))
			)
		)
		(rom8
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 ((i 16)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation nmux 0 114 (_component mux )
		(_generic
			((N)((i 16)))
		)
		(_port
			((a)(y1))
			((b)(muxin))
			((s)(M(4)))
			((y)(tin))
		)
		(_use (_entity . mux mux)
			(_generic
				((N)((i 16)))
			)
			(_port
				((a)(a))
				((b)(b))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_instantiation cp 0 125 (_component clock_pulse )
		(_port
			((inp)(btn(0)))
			((cclk)(clk190))
			((clr)(btn(3)))
			((outp)(clkp))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 133 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(clk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation f 0 140 (_component funit )
		(_port
			((a)(t))
			((b)(n))
			((fcode)(m(d_3_0)))
			((y)(y1))
		)
		(_use (_entity . funit funit)
		)
	)
	(_instantiation pcCounter 0 148 (_component pc )
		(_port
			((clr)(btn(3)))
			((clk)(clkp))
			((q)(addr(d_2_0)))
		)
		(_use (_entity . pc pc)
		)
	)
	(_instantiation rom 0 155 (_component rom8 )
		(_port
			((addr)(addr))
			((M)(M))
		)
		(_use (_entity . rom8 rom8)
		)
	)
	(_instantiation seg 0 161 (_component x7segb )
		(_port
			((x(d_15_8))(_string \"10011000"\))
			((x(d_7_0))(_string \"01100101"\))
			((clk)(clk190))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
			(_port
				((x)(x))
				((clk)(clk))
				((clr)(clr))
				((a_to_g)(a_to_g))
				((an)(an))
				((dp)(dp))
			)
		)
	)
	(_instantiation Treg 0 172 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(6)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(tin))
			((q)(t))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation Nreg 0 184 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(5)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(t))
			((q)(n))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal muxin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal tin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal n ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal y1 ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_architecture (_uni ))))
		(_signal (_internal clkp ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . calc_top 6 -1
	)
)
I 000049 55 10545         1395264840545 calc_top
(_unit VHDL (calc_top 0 10 (calc_top 0 23 ))
	(_version vb4)
	(_time 1395264840546 2014.03.19 17:34:00)
	(_source (\./../src/calc_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d2878280d185d5c48384948987d484d5d2d4d1d4d3)
	(_entity
		(_time 1395262291645)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 93 (_entity -1 ((i 16)))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal y ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
			)
		)
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_out ))))
			)
		)
		(pc
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_entity (_out ))))
			)
		)
		(rom8
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 ((i 16)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation nmux 0 114 (_component mux )
		(_generic
			((N)((i 16)))
		)
		(_port
			((a)(y1))
			((b)(muxin))
			((s)(M(4)))
			((y)(tin))
		)
		(_use (_entity . mux mux)
			(_generic
				((N)((i 16)))
			)
			(_port
				((a)(a))
				((b)(b))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_instantiation cp 0 125 (_component clock_pulse )
		(_port
			((inp)(btn(0)))
			((cclk)(clk190))
			((clr)(btn(3)))
			((outp)(clkp))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 133 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(clk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation f 0 140 (_component funit )
		(_port
			((a)(t))
			((b)(n))
			((fcode)(m(d_3_0)))
			((y)(y1))
		)
		(_use (_entity . funit funit)
		)
	)
	(_instantiation pcCounter 0 148 (_component pc )
		(_port
			((clr)(btn(3)))
			((clk)(clkp))
			((q)(addr(d_2_0)))
		)
		(_use (_entity . pc pc)
		)
	)
	(_instantiation rom 0 155 (_component rom8 )
		(_port
			((addr)(addr))
			((M)(M))
		)
		(_use (_entity . rom8 rom8)
		)
	)
	(_instantiation seg 0 161 (_component x7segb )
		(_port
			((x(d_15_8))(_string \"10011000"\))
			((x(d_7_0))(_string \"01100101"\))
			((clk)(mclk))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
			(_port
				((x)(x))
				((clk)(clk))
				((clr)(clr))
				((a_to_g)(a_to_g))
				((an)(an))
				((dp)(dp))
			)
		)
	)
	(_instantiation Treg 0 172 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(6)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(tin))
			((q)(t))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation Nreg 0 184 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(5)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(t))
			((q)(n))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal muxin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal tin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal n ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal y1 ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_architecture (_uni ))))
		(_signal (_internal clkp ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . calc_top 6 -1
	)
)
I 000049 55 10356         1395265037736 calc_top
(_unit VHDL (calc_top 0 10 (calc_top 0 23 ))
	(_version vb4)
	(_time 1395265037737 2014.03.19 17:37:17)
	(_source (\./../src/calc_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 237676272174243572746578762575242325202522)
	(_entity
		(_time 1395262291645)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 93 (_entity -1 ((i 16)))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal y ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
			)
		)
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_out ))))
			)
		)
		(pc
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_entity (_out ))))
			)
		)
		(rom8
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 ((i 16)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation nmux 0 114 (_component mux )
		(_generic
			((N)((i 16)))
		)
		(_port
			((a)(y1))
			((b)(muxin))
			((s)(M(4)))
			((y)(tin))
		)
		(_use (_entity . mux mux)
			(_generic
				((N)((i 16)))
			)
			(_port
				((a)(a))
				((b)(b))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_instantiation cp 0 125 (_component clock_pulse )
		(_port
			((inp)(btn(0)))
			((cclk)(clk190))
			((clr)(btn(3)))
			((outp)(clkp))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 133 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(clk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation f 0 140 (_component funit )
		(_port
			((a)(t))
			((b)(n))
			((fcode)(m(d_3_0)))
			((y)(y1))
		)
		(_use (_entity . funit funit)
		)
	)
	(_instantiation pcCounter 0 148 (_component pc )
		(_port
			((clr)(btn(3)))
			((clk)(clkp))
			((q)(addr(d_2_0)))
		)
		(_use (_entity . pc pc)
		)
	)
	(_instantiation rom 0 155 (_component rom8 )
		(_port
			((addr)(addr))
			((M)(M))
		)
		(_use (_entity . rom8 rom8)
		)
	)
	(_instantiation seg 0 161 (_component x7segb )
		(_port
			((x)(t))
			((clk)(mclk))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
		)
	)
	(_instantiation Treg 0 171 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(6)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(tin))
			((q)(t))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation Nreg 0 183 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(5)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(t))
			((q)(n))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal muxin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal tin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal n ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal y1 ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_architecture (_uni ))))
		(_signal (_internal clkp ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . calc_top 6 -1
	)
)
I 000046 55 1740          1395265300299 funit
(_unit VHDL (funit 0 12 (funit 0 23 ))
	(_version vb4)
	(_time 1395265300300 2014.03.19 17:41:40)
	(_source (\./../src/funit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b9ebbfecb5eeb8afb3b7ade3eebebcbfecbfb0bebd)
	(_entity
		(_time 1395194073997)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_entity (_out ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . funit 1 -1
	)
)
V 000046 55 1740          1395265305680 funit
(_unit VHDL (funit 0 12 (funit 0 23 ))
	(_version vb4)
	(_time 1395265305681 2014.03.19 17:41:45)
	(_source (\./../src/funit.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bfecbceaece8bea9b5b1abe5e8b8bab9eab9b6b8bb)
	(_entity
		(_time 1395194073997)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~122 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~12 0 16 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~124 0 17 (_entity (_out ))))
		(_process
			(line__27(_architecture 0 0 27 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 33686018 33686018 )
		(50529027 50529027 50529027 50529027 )
	)
	(_model . funit 1 -1
	)
)
V 000050 55 4320          1395265305870 funit_top
(_unit VHDL (funit_top 0 11 (funit_top 0 22 ))
	(_version vb4)
	(_time 1395265305871 2014.03.19 17:41:45)
	(_source (\./../src/funit_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a297a7a2e2d7b6c70756e237d7d7e7c2c7d7a7c7c)
	(_entity
		(_time 1395197001493)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 34 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 37 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 0 38 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 39 (_entity (_out ))))
			)
		)
	)
	(_instantiation f 0 46 (_component funit )
		(_port
			((a)(_string \"1000101000101011"\))
			((b)(_string \"0100111010011011"\))
			((fcode)(sw))
			((y)(funitToX7segb))
		)
		(_use (_entity . funit funit)
			(_port
				((a)(a))
				((b)(b))
				((fcode)(fcode))
				((y)(y))
			)
		)
	)
	(_instantiation seg 0 54 (_component x7segb )
		(_port
			((x)(funitToX7segb))
			((clk)(mclk))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~122 0 15 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~124 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~124 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 18 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal funitToX7segB ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 43 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
)
V 000045 55 4146          1395265305877 rom8
(_unit VHDL (rom8 0 6 (rom8 0 13 ))
	(_version vb4)
	(_time 1395265305878 2014.03.19 17:41:45)
	(_source (\./../src/rom8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 89db8d87d6de899a838a9bd38e8fdd8a818e8b8fdf)
	(_entity
		(_time 1395260479655)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_architecture (_string \"01011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data1 ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_architecture (_string \"01111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_architecture (_string \"01000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data3 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 17 (_architecture (_string \"01101111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data4 ~STD_LOGIC_VECTOR{7~downto~0}~138 0 18 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data5 ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 19 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data6 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 20 (_architecture (_string \"01100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data7 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 21 (_architecture (_string \"01001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal rom_array 0 23 (_array ~STD_LOGIC_VECTOR{7~downto~0}~1316 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 25 (_array ~STD_LOGIC_VECTOR{7~downto~0}~1316 ((_to (i 0)(i 7))))))
		(_constant (_internal rom ~rom_array~13 0 25 (_architecture ((((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 32 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(1))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rom8 1 -1
	)
)
I 000049 55 10356         1395265305936 calc_top
(_unit VHDL (calc_top 0 10 (calc_top 0 23 ))
	(_version vb4)
	(_time 1395265305937 2014.03.19 17:41:45)
	(_source (\./../src/calc_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c89bcd9dc19fcfde999f8e939dce9ecfc8cecbcec9)
	(_entity
		(_time 1395262291645)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 93 (_entity -1 ((i 16)))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal y ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
			)
		)
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_out ))))
			)
		)
		(pc
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_entity (_out ))))
			)
		)
		(rom8
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 ((i 16)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation nmux 0 114 (_component mux )
		(_generic
			((N)((i 16)))
		)
		(_port
			((a)(y1))
			((b)(muxin))
			((s)(M(4)))
			((y)(tin))
		)
		(_use (_entity . mux mux)
			(_generic
				((N)((i 16)))
			)
			(_port
				((a)(a))
				((b)(b))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_instantiation cp 0 125 (_component clock_pulse )
		(_port
			((inp)(btn(0)))
			((cclk)(clk190))
			((clr)(btn(3)))
			((outp)(clkp))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 133 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(clk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation f 0 140 (_component funit )
		(_port
			((a)(t))
			((b)(n))
			((fcode)(m(d_3_0)))
			((y)(y1))
		)
		(_use (_entity . funit funit)
		)
	)
	(_instantiation pcCounter 0 148 (_component pc )
		(_port
			((clr)(btn(3)))
			((clk)(clkp))
			((q)(addr(d_2_0)))
		)
		(_use (_entity . pc pc)
		)
	)
	(_instantiation rom 0 155 (_component rom8 )
		(_port
			((addr)(addr))
			((M)(M))
		)
		(_use (_entity . rom8 rom8)
		)
	)
	(_instantiation seg 0 161 (_component x7segb )
		(_port
			((x)(t))
			((clk)(mclk))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
		)
	)
	(_instantiation Treg 0 171 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(6)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(tin))
			((q)(t))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation Nreg 0 183 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(5)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(t))
			((q)(n))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal muxin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal tin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal n ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal y1 ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_architecture (_uni ))))
		(_signal (_internal clkp ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . calc_top 6 -1
	)
)
V 000052 55 1407          1395265305999 clock_pulse
(_unit VHDL (clock_pulse 0 4 (clock_pulse 0 13 ))
	(_version vb4)
	(_time 1395265306000 2014.03.19 17:41:45)
	(_source (\./../src/clock_pulse.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 06550200535104100453445f010106010300550105)
	(_entity
		(_time 1395260722722)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in ))))
		(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_signal (_internal delay1 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay2 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_signal (_internal delay3 ~extieee.std_logic_1164.STD_LOGIC 0 14 (_architecture (_uni ))))
		(_process
			(line__16(_architecture 0 0 16 (_process (_target(4)(5)(6))(_sensitivity(1)(2)(0)(4)(5))(_dssslsensitivity 2))))
			(line__28(_architecture 1 0 28 (_assignment (_simple)(_target(3))(_sensitivity(4)(5)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . clock_pulse 2 -1
	)
)
V 000053 55 1417          1395265306134 ClockDivider
(_unit VHDL (clockdivider 0 5 (clockdivider 0 13 ))
	(_version vb4)
	(_time 1395265306135 2014.03.19 17:41:46)
	(_source (\./../src/ClockDivider.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 83d0878dd3d4819581d6c1d9d6858a8485858a8587)
	(_entity
		(_time 1395260765012)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 23)(i 0))))))
		(_signal (_internal q ~STD_LOGIC_VECTOR{23~downto~0}~13 0 15 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((clk190)(q(17))))(_simpleassign BUF)(_target(2))(_sensitivity(3(17))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . ClockDivider 2 -1
	)
)
I 000043 55 1787          1395265306190 pc
(_unit VHDL (pc 0 3 (pc 0 11 ))
	(_version vb4)
	(_time 1395265306191 2014.03.19 17:41:46)
	(_source (\./../src/pc.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c193c694c39795d7c392d19b93c6c1c7c2c6c1c7c2)
	(_entity
		(_time 1395261107992)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 5 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 6 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{2~downto~0}~12 0 7 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal D ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12 (_architecture (_uni ))))
		(_signal (_internal qs ~STD_LOGIC_VECTOR{2~downto~0}~13 0 12 (_architecture (_uni ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(3(2)))(_sensitivity(4(0))(4(1))(4(2))))))
			(line__17(_architecture 1 0 17 (_assignment (_simple)(_target(3(1)))(_sensitivity(4(0))(4(1))))))
			(line__19(_architecture 2 0 19 (_assignment (_simple)(_alias((D(0))(qs(0))))(_target(3(0)))(_sensitivity(4(0))))))
			(line__21(_architecture 3 0 21 (_process (_target(4))(_sensitivity(0)(1)(3))(_dssslsensitivity 2))))
			(line__29(_architecture 4 0 29 (_assignment (_simple)(_alias((q)(qs)))(_target(2))(_sensitivity(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
	)
	(_model . pc 5 -1
	)
)
V 000044 55 1478          1395265306323 reg
(_unit VHDL (reg 0 4 (reg 0 16 ))
	(_version vb4)
	(_time 1395265306324 2014.03.19 17:41:46)
	(_source (\./../src/reg.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e6c343b6e696d293d6a2b6468393c383b3839393c)
	(_entity
		(_time 1395261272136)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \8\ (_entity ((i 8)))))
		(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 11 (_entity (_out ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_target(4))(_sensitivity(1)(2)(0)(3))(_dssslsensitivity 2))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . reg 3 -1
	)
)
V 000044 55 1485          1395265306378 mux
(_unit VHDL (mux 0 3 (mux 0 13 ))
	(_version vb4)
	(_time 1395265306379 2014.03.19 17:41:46)
	(_source (\./../src/mux.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7d2e217d2c2b216b287c6826247b297a787a757b29)
	(_entity
		(_time 1395261592343)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 4 (_entity )))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 6 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
		(_port (_internal a ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 6 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal b ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 7 (_entity (_in ))))
		(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_port (_internal y ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 9 (_entity (_out ))))
		(_process
			(line__15(_architecture 0 0 15 (_process (_simple)(_target(3))(_sensitivity(0)(1)(2)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . mux 4 -1
	)
)
V 000047 55 3938          1395265306439 x7segb
(_unit VHDL (x7segb 0 6 (x7segb 0 17 ))
	(_version vb4)
	(_time 1395265306440 2014.03.19 17:41:46)
	(_source (\./../src/x7segb.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code bbe9bbeaeeedecadbbbaace1e8bcb3b8bcbcb8bdbe)
	(_entity
		(_time 1395196802953)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in )(_event))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~12 0 12 (_entity (_out ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 1)(i 0))))))
		(_signal (_internal s ~STD_LOGIC_VECTOR{1~downto~0}~13 0 19 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal digit ~STD_LOGIC_VECTOR{3~downto~0}~13 0 20 (_architecture (_uni ))))
		(_signal (_internal aen ~STD_LOGIC_VECTOR{3~downto~0}~13 0 21 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{19~downto~0}~13 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 19)(i 0))))))
		(_signal (_internal clkdiv ~STD_LOGIC_VECTOR{19~downto~0}~13 0 22 (_architecture (_uni ))))
		(_process
			(line__26(_architecture 0 0 26 (_assignment (_simple)(_alias((s)(clkdiv(d_19_18))))(_target(6))(_sensitivity(9(d_19_18))))))
			(line__27(_architecture 1 0 27 (_assignment (_simple)(_alias((dp)(_string \"1"\)))(_target(5)))))
			(line__29(_architecture 2 0 29 (_assignment (_simple)(_target(8(3)))(_sensitivity(0(12))(0(13))(0(14))(0(15))))))
			(line__30(_architecture 3 0 30 (_assignment (_simple)(_target(8(2)))(_sensitivity(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))))))
			(line__32(_architecture 4 0 32 (_assignment (_simple)(_target(8(1)))(_sensitivity(0(4))(0(5))(0(6))(0(7))(0(8))(0(9))(0(10))(0(11))(0(12))(0(13))(0(14))(0(15))))))
			(line__35(_architecture 5 0 35 (_assignment (_simple)(_target(8(0))))))
			(line__38(_architecture 6 0 38 (_process (_simple)(_target(7))(_sensitivity(0)(6)))))
			(line__49(_architecture 7 0 49 (_process (_simple)(_target(3))(_sensitivity(7)))))
			(line__72(_architecture 8 0 72 (_process (_simple)(_target(4))(_sensitivity(6)(8))(_monitor))))
			(line__81(_architecture 9 0 81 (_process (_simple)(_target(9))(_sensitivity(1)(2))(_read(9)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_split (4)
	)
	(_static
		(514 )
		(770 )
		(515 )
		(33686018 197122 )
		(50463235 197379 )
		(33751554 131842 )
		(33686018 131843 )
		(50463235 131587 )
		(33686274 131587 )
		(33686274 131586 )
		(50463234 197123 )
		(33686018 131586 )
		(33686018 131587 )
		(50463234 131586 )
		(33686275 131586 )
		(33751810 197122 )
		(33686019 131842 )
		(33751810 131586 )
		(50529026 131586 )
		(50529027 )
		(33686018 33686018 33686018 33686018 33686018 )
	)
	(_model . x7segb 10 -1
	)
)
I 000047 55 4154          1395266513101 rom8_2
(_unit VHDL (rom8_2 0 6 (rom8_2 0 13 ))
	(_version vb4)
	(_time 1395266513102 2014.03.19 18:01:53)
	(_source (\./../src/rom8_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 47454745161047544d46011814404541114113444f)
	(_entity
		(_time 1395266513099)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_architecture (_string \"01011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data1 ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_architecture (_string \"01111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_architecture (_string \"01000000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data3 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 17 (_architecture (_string \"01101111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data4 ~STD_LOGIC_VECTOR{7~downto~0}~138 0 18 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data5 ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 19 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data6 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 20 (_architecture (_string \"01100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data7 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 21 (_architecture (_string \"01001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal rom_array 0 23 (_array ~STD_LOGIC_VECTOR{7~downto~0}~1316 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 25 (_array ~STD_LOGIC_VECTOR{7~downto~0}~1316 ((_to (i 0)(i 7))))))
		(_constant (_internal rom ~rom_array~13 0 25 (_architecture ((((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 32 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(1))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rom8_2 1 -1
	)
)
I 000049 55 10390         1395266535961 calc_top
(_unit VHDL (calc_top 0 10 (calc_top 1 23 ))
	(_version vb4)
	(_time 1395266535962 2014.03.19 18:02:15)
	(_source (\./../src/calc_top.vhd\(\./../src/calc_top2.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8ddadc83d8da8a9bdcdacbd6d88bdb8a8d8b8e8b8c)
	(_entity
		(_time 1395262291645)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 1 93 (_entity -1 ((i 16)))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 1 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 1 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 1 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 1 96 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 1 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 1 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal y ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 1 98 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 1 54 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 1 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 1 56 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 1 57 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 1 63 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 1 64 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 1 65 (_entity (_out ))))
			)
		)
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 1 27 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 1 28 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 1 29 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 1 30 (_entity (_out ))))
			)
		)
		(pc
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 1 71 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 72 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{2~downto~0}~1310 1 73 (_entity (_out ))))
			)
		)
		(rom8_2
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~13 1 47 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~13 1 48 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 1 36 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 37 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 1 38 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 1 39 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 1 40 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 1 41 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 1 81 (_entity -1 ((i 16)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 1 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 1 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 1 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 1 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 1 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 1 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation nmux 1 114 (_component mux )
		(_generic
			((N)((i 16)))
		)
		(_port
			((a)(y1))
			((b)(muxin))
			((s)(M(4)))
			((y)(tin))
		)
		(_use (_entity . mux mux)
			(_generic
				((N)((i 16)))
			)
			(_port
				((a)(a))
				((b)(b))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_instantiation cp 1 125 (_component clock_pulse )
		(_port
			((inp)(btn(0)))
			((cclk)(clk190))
			((clr)(btn(3)))
			((outp)(clkp))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 1 133 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(clk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation f 1 140 (_component funit )
		(_port
			((a)(t))
			((b)(n))
			((fcode)(m(d_3_0)))
			((y)(y1))
		)
		(_use (_entity . funit funit)
		)
	)
	(_instantiation pcCounter 1 148 (_component pc )
		(_port
			((clr)(btn(3)))
			((clk)(clkp))
			((q)(addr(d_2_0)))
		)
		(_use (_entity . pc pc)
		)
	)
	(_instantiation rom 1 155 (_component rom8_2 )
		(_port
			((addr)(addr))
			((M)(M))
		)
		(_use (_entity . rom8_2 rom8_2)
		)
	)
	(_instantiation seg 1 161 (_component x7segb )
		(_port
			((x)(t))
			((clk)(mclk))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
		)
	)
	(_instantiation Treg 1 171 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(6)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(tin))
			((q)(t))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation Nreg 1 183 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(5)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(t))
			((q)(n))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 1 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 1 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 1 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 1 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 1 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 1 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 1 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 1 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 1 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal muxin ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 104 (_architecture (_uni ))))
		(_signal (_internal tin ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 104 (_architecture (_uni ))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 104 (_architecture (_uni ))))
		(_signal (_internal n ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 104 (_architecture (_uni ))))
		(_signal (_internal y1 ~STD_LOGIC_VECTOR{15~downto~0}~1320 1 104 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 1 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 1 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~1322 1 106 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 1 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~1324 1 107 (_architecture (_uni ))))
		(_signal (_internal clkp ~extieee.std_logic_1164.STD_LOGIC 1 108 (_architecture (_uni ))))
		(_process
			(line__112(_architecture 0 1 112 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . calc_top 6 -1
	)
)
I 000049 55 10356         1395266594408 calc_top
(_unit VHDL (calc_top 0 10 (calc_top 0 23 ))
	(_version vb4)
	(_time 1395266594409 2014.03.19 18:03:14)
	(_source (\./../src/calc_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2ecb7b1e1b5e5f4b3b5a4b9b7e4b4e5e2e4e1e4e3)
	(_entity
		(_time 1395262291645)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 93 (_entity -1 ((i 16)))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal y ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
			)
		)
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_out ))))
			)
		)
		(pc
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_entity (_out ))))
			)
		)
		(rom8
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 ((i 16)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation nmux 0 114 (_component mux )
		(_generic
			((N)((i 16)))
		)
		(_port
			((a)(y1))
			((b)(muxin))
			((s)(M(4)))
			((y)(tin))
		)
		(_use (_entity . mux mux)
			(_generic
				((N)((i 16)))
			)
			(_port
				((a)(a))
				((b)(b))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_instantiation cp 0 125 (_component clock_pulse )
		(_port
			((inp)(btn(0)))
			((cclk)(clk190))
			((clr)(btn(3)))
			((outp)(clkp))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 133 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(clk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation f 0 140 (_component funit )
		(_port
			((a)(t))
			((b)(n))
			((fcode)(m(d_3_0)))
			((y)(y1))
		)
		(_use (_entity . funit funit)
		)
	)
	(_instantiation pcCounter 0 148 (_component pc )
		(_port
			((clr)(btn(3)))
			((clk)(clkp))
			((q)(addr(d_2_0)))
		)
		(_use (_entity . pc pc)
		)
	)
	(_instantiation rom 0 155 (_component rom8 )
		(_port
			((addr)(addr))
			((M)(M))
		)
		(_use (_entity . rom8 rom8)
		)
	)
	(_instantiation seg 0 161 (_component x7segb )
		(_port
			((x)(t))
			((clk)(mclk))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
		)
	)
	(_instantiation Treg 0 171 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(6)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(tin))
			((q)(t))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation Nreg 0 183 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(5)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(t))
			((q)(n))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal muxin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal tin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal n ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal y1 ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_architecture (_uni ))))
		(_signal (_internal clkp ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . calc_top 6 -1
	)
)
I 000050 55 10368         1395266597833 calc_top2
(_unit VHDL (calc_top2 0 10 (calc_top2 0 23 ))
	(_version vb4)
	(_time 1395266597834 2014.03.19 18:03:17)
	(_source (\./../src/calc_top2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3b346c3e686c3c2d6a6c7d606e3d6d3c3b38393d38)
	(_entity
		(_time 1395266597828)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 93 (_entity -1 ((i 16)))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal y ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
			)
		)
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_out ))))
			)
		)
		(pc
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_entity (_out ))))
			)
		)
		(rom8_2
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 ((i 16)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation nmux 0 114 (_component mux )
		(_generic
			((N)((i 16)))
		)
		(_port
			((a)(y1))
			((b)(muxin))
			((s)(M(4)))
			((y)(tin))
		)
		(_use (_entity . mux mux)
			(_generic
				((N)((i 16)))
			)
			(_port
				((a)(a))
				((b)(b))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_instantiation cp 0 125 (_component clock_pulse )
		(_port
			((inp)(btn(0)))
			((cclk)(clk190))
			((clr)(btn(3)))
			((outp)(clkp))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 133 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(clk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation f 0 140 (_component funit )
		(_port
			((a)(t))
			((b)(n))
			((fcode)(m(d_3_0)))
			((y)(y1))
		)
		(_use (_entity . funit funit)
		)
	)
	(_instantiation pcCounter 0 148 (_component pc )
		(_port
			((clr)(btn(3)))
			((clk)(clkp))
			((q)(addr(d_2_0)))
		)
		(_use (_entity . pc pc)
		)
	)
	(_instantiation rom 0 155 (_component rom8_2 )
		(_port
			((addr)(addr))
			((M)(M))
		)
		(_use (_entity . rom8_2 rom8_2)
		)
	)
	(_instantiation seg 0 161 (_component x7segb )
		(_port
			((x)(t))
			((clk)(mclk))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
		)
	)
	(_instantiation Treg 0 171 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(6)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(tin))
			((q)(t))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation Nreg 0 183 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(5)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(t))
			((q)(n))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal muxin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal tin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal n ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal y1 ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_architecture (_uni ))))
		(_signal (_internal clkp ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . calc_top2 6 -1
	)
)
I 000047 55 5053          1395267981309 rom8_2
(_unit VHDL (rom8_2 0 6 (rom8_2 0 13 ))
	(_version vb4)
	(_time 1395267981310 2014.03.19 18:26:21)
	(_source (\./../src/rom8_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7227797326257261787f342d21757074247426717a)
	(_entity
		(_time 1395266513098)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_architecture (_string \"01011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data1 ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_architecture (_string \"01111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_architecture (_string \"01000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data3 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 17 (_architecture (_string \"01101111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data4 ~STD_LOGIC_VECTOR{7~downto~0}~138 0 18 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data5 ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 19 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data6 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 20 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data7 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 21 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data8 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 22 (_architecture (_string \"01100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data9 ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 23 (_architecture (_string \"01001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data10 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 24 (_architecture (_string \"01001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal rom_array 0 26 (_array ~STD_LOGIC_VECTOR{7~downto~0}~1322 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 28 (_array ~STD_LOGIC_VECTOR{7~downto~0}~1322 ((_to (i 0)(i 10))))))
		(_constant (_internal rom ~rom_array~13 0 28 (_architecture ((((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 36 (_process 0 )))
		(_process
			(line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rom8_2 1 -1
	)
)
I 000047 55 5053          1395269432170 rom8_2
(_unit VHDL (rom8_2 0 6 (rom8_2 0 13 ))
	(_version vb4)
	(_time 1395269432171 2014.03.19 18:50:32)
	(_source (\./../src/rom8_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code da898b88dd8ddac9d0d79c8589ddd8dc8cdc8ed9d2)
	(_entity
		(_time 1395269432168)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_architecture (_string \"01011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data1 ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_architecture (_string \"01111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_architecture (_string \"01000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data3 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 17 (_architecture (_string \"01101111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data4 ~STD_LOGIC_VECTOR{7~downto~0}~138 0 18 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data5 ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 19 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data6 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 20 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data7 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 21 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data8 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 22 (_architecture (_string \"01100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data9 ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 23 (_architecture (_string \"01001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data10 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 24 (_architecture (_string \"01001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal rom_array 0 26 (_array ~STD_LOGIC_VECTOR{7~downto~0}~1322 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 28 (_array ~STD_LOGIC_VECTOR{7~downto~0}~1322 ((_to (i 0)(i 10))))))
		(_constant (_internal rom ~rom_array~13 0 28 (_architecture ((((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 36 (_process 0 )))
		(_process
			(line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rom8_2 1 -1
	)
)
I 000047 55 4154          1395270620820 rom8_2
(_unit VHDL (rom8_2 0 6 (rom8_2 0 13 ))
	(_version vb4)
	(_time 1395270620821 2014.03.19 19:10:20)
	(_source (\./../src/rom8_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 04030602565304170e05425b57030602520250070c)
	(_entity
		(_time 1395269432167)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_architecture (_string \"01011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data1 ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_architecture (_string \"01111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_architecture (_string \"01000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data3 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 17 (_architecture (_string \"01101111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data4 ~STD_LOGIC_VECTOR{7~downto~0}~138 0 18 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data5 ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 19 (_architecture (_string \"01001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data6 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 20 (_architecture (_string \"01001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data7 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 21 (_architecture (_string \"01001111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal rom_array 0 23 (_array ~STD_LOGIC_VECTOR{7~downto~0}~1316 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 25 (_array ~STD_LOGIC_VECTOR{7~downto~0}~1316 ((_to (i 0)(i 7))))))
		(_constant (_internal rom ~rom_array~13 0 25 (_architecture ((((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 32 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(1))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rom8_2 1 -1
	)
)
I 000047 55 4154          1395270645619 rom8_2
(_unit VHDL (rom8_2 0 6 (rom8_2 0 13 ))
	(_version vb4)
	(_time 1395270645620 2014.03.19 19:10:45)
	(_source (\./../src/rom8_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e8e9eabbb6bfe8fbe2e9aeb7bbefeaeebeeebcebe0)
	(_entity
		(_time 1395270645617)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_architecture (_string \"01011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data1 ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_architecture (_string \"01111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_architecture (_string \"01000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data3 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 17 (_architecture (_string \"01101111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data4 ~STD_LOGIC_VECTOR{7~downto~0}~138 0 18 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data5 ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 19 (_architecture (_string \"01001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data6 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 20 (_architecture (_string \"01001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data7 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 21 (_architecture (_string \"01001111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal rom_array 0 23 (_array ~STD_LOGIC_VECTOR{7~downto~0}~1316 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 25 (_array ~STD_LOGIC_VECTOR{7~downto~0}~1316 ((_to (i 0)(i 7))))))
		(_constant (_internal rom ~rom_array~13 0 25 (_architecture ((((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 3))((i 3))((i 3)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 32 (_process 0 )))
		(_process
			(line__31(_architecture 0 0 31 (_process (_simple)(_target(1))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rom8_2 1 -1
	)
)
I 000050 55 10368         1395270659119 calc_top2
(_unit VHDL (calc_top2 0 10 (calc_top2 0 23 ))
	(_version vb4)
	(_time 1395270659120 2014.03.19 19:10:59)
	(_source (\./../src/calc_top2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9e919891cac99988cfc9d8c5cb98c8999e9d9c989d)
	(_entity
		(_time 1395266597827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 93 (_entity -1 ((i 16)))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal y ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
			)
		)
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_out ))))
			)
		)
		(pc
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_entity (_out ))))
			)
		)
		(rom8_2
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 ((i 16)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation nmux 0 114 (_component mux )
		(_generic
			((N)((i 16)))
		)
		(_port
			((a)(y1))
			((b)(muxin))
			((s)(M(4)))
			((y)(tin))
		)
		(_use (_entity . mux mux)
			(_generic
				((N)((i 16)))
			)
			(_port
				((a)(a))
				((b)(b))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_instantiation cp 0 125 (_component clock_pulse )
		(_port
			((inp)(btn(0)))
			((cclk)(clk190))
			((clr)(btn(3)))
			((outp)(clkp))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 133 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(clk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation f 0 140 (_component funit )
		(_port
			((a)(t))
			((b)(n))
			((fcode)(m(d_3_0)))
			((y)(y1))
		)
		(_use (_entity . funit funit)
		)
	)
	(_instantiation pcCounter 0 148 (_component pc )
		(_port
			((clr)(btn(3)))
			((clk)(clkp))
			((q)(addr(d_2_0)))
		)
		(_use (_entity . pc pc)
		)
	)
	(_instantiation rom 0 155 (_component rom8_2 )
		(_port
			((addr)(addr))
			((M)(M))
		)
		(_use (_entity . rom8_2 rom8_2)
		)
	)
	(_instantiation seg 0 161 (_component x7segb )
		(_port
			((x)(t))
			((clk)(mclk))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
		)
	)
	(_instantiation Treg 0 171 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(6)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(tin))
			((q)(t))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation Nreg 0 183 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(5)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(t))
			((q)(n))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal muxin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal tin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal n ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal y1 ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_architecture (_uni ))))
		(_signal (_internal clkp ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . calc_top2 6 -1
	)
)
I 000049 55 10464         1395271690497 calc_top
(_unit VHDL (calc_top 0 10 (calc_top 0 23 ))
	(_version vb4)
	(_time 1395271690498 2014.03.19 19:28:10)
	(_source (\./../src/calc_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 77747676712070612620312c227121707771747176)
	(_entity
		(_time 1395262291645)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 93 (_entity -1 ((i 16)))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal y ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
			)
		)
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_out ))))
			)
		)
		(pc
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_entity (_out ))))
			)
		)
		(rom8
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 ((i 16)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation nmux 0 114 (_component mux )
		(_generic
			((N)((i 16)))
		)
		(_port
			((a)(y1))
			((b)(muxin))
			((s)(sM(4)))
			((y)(tin))
		)
		(_use (_entity . mux mux)
			(_generic
				((N)((i 16)))
			)
			(_port
				((a)(a))
				((b)(b))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_instantiation cp 0 125 (_component clock_pulse )
		(_port
			((inp)(btn(0)))
			((cclk)(sclk190))
			((clr)(btn(3)))
			((outp)(sclkp))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 133 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(sclk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation f 0 140 (_component funit )
		(_port
			((a)(t))
			((b)(n))
			((fcode)(sM(d_3_0)))
			((y)(y1))
		)
		(_use (_entity . funit funit)
		)
	)
	(_instantiation pcCounter 0 148 (_component pc )
		(_port
			((clr)(btn(3)))
			((clk)(clkp))
			((q)(saddr(d_2_0)))
		)
		(_use (_entity . pc pc)
		)
	)
	(_instantiation rom 0 155 (_component rom8 )
		(_port
			((addr)(saddr))
			((M)(sM))
		)
		(_use (_entity . rom8 rom8)
		)
	)
	(_instantiation seg 0 161 (_component x7segb )
		(_port
			((x)(t))
			((clk)(mclk))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
		)
	)
	(_instantiation Treg 0 171 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(sM(6)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(tin))
			((q)(t))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation Nreg 0 183 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(sM(5)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(t))
			((q)(n))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal muxin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal tin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal n ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal y1 ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal sclk190 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_signal (_internal clkp ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal sM ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal saddr ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_architecture (_uni ))))
		(_signal (_internal sclkp ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . calc_top 6 -1
	)
)
V 000049 55 10356         1395271831677 calc_top
(_unit VHDL (calc_top 0 10 (calc_top 0 23 ))
	(_version vb4)
	(_time 1395271831678 2014.03.19 19:30:31)
	(_source (\./../src/calc_top.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f4f5fea4f1a3f3e2a5a3b2afa1f2a2f3f4f2f7f2f5)
	(_entity
		(_time 1395262291645)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 93 (_entity -1 ((i 16)))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 96 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal y ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 98 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
			)
		)
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_out ))))
			)
		)
		(pc
			(_object
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 71 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 72 (_entity (_in ))))
				(_port (_internal q ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_entity (_out ))))
			)
		)
		(rom8
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 ((i 16)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation nmux 0 114 (_component mux )
		(_generic
			((N)((i 16)))
		)
		(_port
			((a)(y1))
			((b)(muxin))
			((s)(M(4)))
			((y)(tin))
		)
		(_use (_entity . mux mux)
			(_generic
				((N)((i 16)))
			)
			(_port
				((a)(a))
				((b)(b))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_instantiation cp 0 125 (_component clock_pulse )
		(_port
			((inp)(btn(0)))
			((cclk)(clk190))
			((clr)(btn(3)))
			((outp)(clkp))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 133 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(clk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation f 0 140 (_component funit )
		(_port
			((a)(t))
			((b)(n))
			((fcode)(M(d_3_0)))
			((y)(y1))
		)
		(_use (_entity . funit funit)
		)
	)
	(_instantiation pcCounter 0 148 (_component pc )
		(_port
			((clr)(btn(3)))
			((clk)(clkp))
			((q)(addr(d_2_0)))
		)
		(_use (_entity . pc pc)
		)
	)
	(_instantiation rom 0 155 (_component rom8 )
		(_port
			((addr)(addr))
			((M)(M))
		)
		(_use (_entity . rom8 rom8)
		)
	)
	(_instantiation seg 0 161 (_component x7segb )
		(_port
			((x)(t))
			((clk)(mclk))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
		)
	)
	(_instantiation Treg 0 171 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(M(6)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(tin))
			((q)(t))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation Nreg 0 183 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(M(5)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(t))
			((q)(n))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1310 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal muxin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal tin ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal n ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal y1 ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 104 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 106 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 107 (_architecture (_uni ))))
		(_signal (_internal clkp ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . calc_top 6 -1
	)
)
V 000043 55 1536          1395272654612 pc
(_unit VHDL (pc 0 4 (pc 0 13 ))
	(_version vb4)
	(_time 1395272654613 2014.03.19 19:44:14)
	(_source (\./../src/pc_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8c8b8482dcdad89a8e829cd6de8b8c8a8f8b8c8a8f)
	(_entity
		(_time 1395272654610)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \8\ (_entity ((i 8)))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 14 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . pc 4 -1
	)
)
V 000045 55 1542          1395272704864 pc_2
(_unit VHDL (pc_2 0 4 (pc_2 0 13 ))
	(_version vb4)
	(_time 1395272704865 2014.03.19 19:45:04)
	(_source (\./../src/pc_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d4808786d380d6c7d7dac48e86d182d7d6d3d4d2d7)
	(_entity
		(_time 1395272704862)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 5 \8\ (_entity ((i 8)))))
		(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
		(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
		(_signal (_internal count ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 14 (_architecture (_uni ))))
		(_process
			(line__17(_architecture 0 0 17 (_process (_simple)(_target(3))(_sensitivity(0)(1))(_read(3)))))
			(line__25(_architecture 1 0 25 (_assignment (_simple)(_target(2))(_sensitivity(3)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . pc_2 4 -1
	)
)
I 000047 55 5053          1395272956342 rom8_2
(_unit VHDL (rom8_2 0 6 (rom8_2 0 13 ))
	(_version vb4)
	(_time 1395272956343 2014.03.19 19:49:16)
	(_source (\./../src/rom8_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 26702722767126352c2b607975212420702072252e)
	(_entity
		(_time 1395272956340)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_architecture (_string \"01011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data1 ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_architecture (_string \"01111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_architecture (_string \"01000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data3 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 17 (_architecture (_string \"01101111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data4 ~STD_LOGIC_VECTOR{7~downto~0}~138 0 18 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data5 ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 19 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data6 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 20 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data7 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 21 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data8 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 22 (_architecture (_string \"01100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data9 ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 23 (_architecture (_string \"01001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data10 ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 24 (_architecture (_string \"01001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1322 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal rom_array 0 26 (_array ~STD_LOGIC_VECTOR{7~downto~0}~1322 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 28 (_array ~STD_LOGIC_VECTOR{7~downto~0}~1322 ((_to (i 0)(i 10))))))
		(_constant (_internal rom ~rom_array~13 0 28 (_architecture ((((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 36 (_process 0 )))
		(_process
			(line__35(_architecture 0 0 35 (_process (_simple)(_target(1))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rom8_2 1 -1
	)
)
I 000050 55 10608         1395272998781 calc_top2
(_unit VHDL (calc_top2 0 10 (calc_top2 0 23 ))
	(_version vb4)
	(_time 1395272998782 2014.03.19 19:49:58)
	(_source (\./../src/calc_top2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f6f4fda6f1a1f1e0a7a5b0ada3f0a0f1f6f5f4f0f5)
	(_entity
		(_time 1395266597827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 93 (_entity -1 ((i 16)))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 96 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal y ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 98 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
			)
		)
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_out ))))
			)
		)
		(pc_2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 8)))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 75 (_entity (_out ))))
			)
		)
		(rom8_2
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 ((i 16)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation nmux 0 114 (_component mux )
		(_generic
			((N)((i 16)))
		)
		(_port
			((a)(y1))
			((b)(muxin))
			((s)(M(4)))
			((y)(tin))
		)
		(_use (_entity . mux mux)
			(_generic
				((N)((i 16)))
			)
			(_port
				((a)(a))
				((b)(b))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_instantiation cp 0 125 (_component clock_pulse )
		(_port
			((inp)(btn(0)))
			((cclk)(clk190))
			((clr)(btn(3)))
			((outp)(clkp))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 133 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(clk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation f 0 140 (_component funit )
		(_port
			((a)(t))
			((b)(n))
			((fcode)(m(d_3_0)))
			((y)(y1))
		)
		(_use (_entity . funit funit)
		)
	)
	(_instantiation pcCounter 0 148 (_component pc_2 )
		(_generic
			((N)((i 4)))
		)
		(_port
			((clr)(btn(3)))
			((clk)(clkp))
			((q)(addr(d_3_0)))
		)
		(_use (_entity . pc_2 pc_2)
			(_generic
				((N)((i 4)))
			)
			(_port
				((clr)(clr))
				((clk)(clk))
				((q)(q))
			)
		)
	)
	(_instantiation rom 0 159 (_component rom8_2 )
		(_port
			((addr)(addr))
			((M)(M))
		)
		(_use (_entity . rom8_2 rom8_2)
		)
	)
	(_instantiation seg 0 165 (_component x7segb )
		(_port
			((x)(t))
			((clk)(mclk))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
		)
	)
	(_instantiation Treg 0 175 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(6)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(tin))
			((q)(t))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation Nreg 0 187 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(5)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(t))
			((q)(n))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal muxin ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 104 (_architecture (_uni ))))
		(_signal (_internal tin ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 104 (_architecture (_uni ))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 104 (_architecture (_uni ))))
		(_signal (_internal n ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 104 (_architecture (_uni ))))
		(_signal (_internal y1 ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 104 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 106 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 107 (_architecture (_uni ))))
		(_signal (_internal clkp ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . calc_top2 7 -1
	)
)
V 000047 55 4752          1395273691837 rom8_2
(_unit VHDL (rom8_2 0 6 (rom8_2 0 13 ))
	(_version vb4)
	(_time 1395273691838 2014.03.19 20:01:31)
	(_source (\./../src/rom8_2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 30636135666730233a32766f633732366636643338)
	(_entity
		(_time 1395272956339)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~12 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data0 ~STD_LOGIC_VECTOR{7~downto~0}~13 0 14 (_architecture (_string \"01011111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data1 ~STD_LOGIC_VECTOR{7~downto~0}~132 0 15 (_architecture (_string \"01111111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data2 ~STD_LOGIC_VECTOR{7~downto~0}~134 0 16 (_architecture (_string \"01000001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~136 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data3 ~STD_LOGIC_VECTOR{7~downto~0}~136 0 17 (_architecture (_string \"01101111"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~138 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data4 ~STD_LOGIC_VECTOR{7~downto~0}~138 0 18 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data5 ~STD_LOGIC_VECTOR{7~downto~0}~1310 0 19 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data6 ~STD_LOGIC_VECTOR{7~downto~0}~1312 0 20 (_architecture (_string \"01001000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data7 ~STD_LOGIC_VECTOR{7~downto~0}~1314 0 21 (_architecture (_string \"01100000"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data8 ~STD_LOGIC_VECTOR{7~downto~0}~1316 0 22 (_architecture (_string \"01001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_constant (_internal data9 ~STD_LOGIC_VECTOR{7~downto~0}~1318 0 23 (_architecture (_string \"01001001"\))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1320 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal rom_array 0 25 (_array ~STD_LOGIC_VECTOR{7~downto~0}~1320 ((_uto (i 0)(i 2147483647))))))
		(_type (_internal ~rom_array~13 0 27 (_array ~STD_LOGIC_VECTOR{7~downto~0}~1320 ((_to (i 0)(i 9))))))
		(_constant (_internal rom ~rom_array~13 0 27 (_architecture ((((i 2))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2))((i 3)))(((i 2))((i 3))((i 3))((i 2))((i 3))((i 3))((i 3))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 3))((i 2))((i 2))((i 2))((i 2))((i 2)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))(((i 2))((i 3))((i 2))((i 2))((i 3))((i 2))((i 2))((i 3)))))))
		(_variable (_internal j ~extSTD.STANDARD.INTEGER 0 35 (_process 0 )))
		(_process
			(line__34(_architecture 0 0 34 (_process (_simple)(_target(1))(_sensitivity(0))(_monitor))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . rom8_2 1 -1
	)
)
V 000050 55 10608         1395273720966 calc_top2
(_unit VHDL (calc_top2 0 10 (calc_top2 0 23 ))
	(_version vb4)
	(_time 1395273720967 2014.03.19 20:02:00)
	(_source (\./../src/calc_top2.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5f7a2a5f1a2f2e3a4a6b3aea0f3a3f2f5f6f7f3f6)
	(_entity
		(_time 1395266597827)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(mux
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 93 (_entity -1 ((i 16)))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 95 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 1 )(i 0))))))
				(_port (_internal a ~STD_LOGIC_VECTOR{N-1~downto~0}~1316 0 95 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 96 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 2 )(i 0))))))
				(_port (_internal b ~STD_LOGIC_VECTOR{N-1~downto~0}~1318 0 96 (_entity (_in ))))
				(_port (_internal s ~extieee.std_logic_1164.STD_LOGIC 0 97 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 98 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 3 )(i 0))))))
				(_port (_internal y ~STD_LOGIC_VECTOR{N-1~downto~0}~1320 0 98 (_entity (_out ))))
			)
		)
		(clock_pulse
			(_object
				(_port (_internal inp ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal cclk ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 56 (_entity (_in ))))
				(_port (_internal outp ~extieee.std_logic_1164.STD_LOGIC 0 57 (_entity (_out ))))
			)
		)
		(ClockDivider
			(_object
				(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 63 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 64 (_entity (_in ))))
				(_port (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 65 (_entity (_out ))))
			)
		)
		(funit
			(_object
				(_port (_internal a ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_entity (_in ))))
				(_port (_internal b ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_entity (_in ))))
				(_port (_internal fcode ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_entity (_in ))))
				(_port (_internal y ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_entity (_out ))))
			)
		)
		(pc_2
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 71 (_entity -1 ((i 8)))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 73 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 74 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 4 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 75 (_entity (_out ))))
			)
		)
		(rom8_2
			(_object
				(_port (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47 (_entity (_in ))))
				(_port (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(x7segb
			(_object
				(_port (_internal x ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_in ))))
				(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_entity (_out ))))
				(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_entity (_out ))))
				(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_out ))))
			)
		)
		(reg
			(_object
				(_generic (_internal N ~extSTD.STANDARD.INTEGER 0 81 (_entity -1 ((i 16)))))
				(_port (_internal load ~extieee.std_logic_1164.STD_LOGIC 0 83 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 84 (_entity (_in ))))
				(_port (_internal clr ~extieee.std_logic_1164.STD_LOGIC 0 85 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 86 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 5 )(i 0))))))
				(_port (_internal d ~STD_LOGIC_VECTOR{N-1~downto~0}~1312 0 86 (_entity (_in ))))
				(_type (_internal ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 87 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (c 6 )(i 0))))))
				(_port (_internal q ~STD_LOGIC_VECTOR{N-1~downto~0}~1314 0 87 (_entity (_out ))))
			)
		)
	)
	(_instantiation nmux 0 114 (_component mux )
		(_generic
			((N)((i 16)))
		)
		(_port
			((a)(y1))
			((b)(muxin))
			((s)(M(4)))
			((y)(tin))
		)
		(_use (_entity . mux mux)
			(_generic
				((N)((i 16)))
			)
			(_port
				((a)(a))
				((b)(b))
				((s)(s))
				((y)(y))
			)
		)
	)
	(_instantiation cp 0 125 (_component clock_pulse )
		(_port
			((inp)(btn(0)))
			((cclk)(clk190))
			((clr)(btn(3)))
			((outp)(clkp))
		)
		(_use (_entity . clock_pulse clock_pulse)
		)
	)
	(_instantiation cd 0 133 (_component ClockDivider )
		(_port
			((mclk)(mclk))
			((clr)(btn(3)))
			((clk190)(clk190))
		)
		(_use (_entity . ClockDivider clockdivider)
		)
	)
	(_instantiation f 0 140 (_component funit )
		(_port
			((a)(t))
			((b)(n))
			((fcode)(m(d_3_0)))
			((y)(y1))
		)
		(_use (_entity . funit funit)
		)
	)
	(_instantiation pcCounter 0 148 (_component pc_2 )
		(_generic
			((N)((i 4)))
		)
		(_port
			((clr)(btn(3)))
			((clk)(clkp))
			((q)(addr(d_3_0)))
		)
		(_use (_entity . pc_2 pc_2)
			(_generic
				((N)((i 4)))
			)
			(_port
				((clr)(clr))
				((clk)(clk))
				((q)(q))
			)
		)
	)
	(_instantiation rom 0 159 (_component rom8_2 )
		(_port
			((addr)(addr))
			((M)(M))
		)
		(_use (_entity . rom8_2 rom8_2)
		)
	)
	(_instantiation seg 0 165 (_component x7segb )
		(_port
			((x)(t))
			((clk)(mclk))
			((clr)(btn(3)))
			((a_to_g)(a_to_g))
			((an)(an))
			((dp)(dp))
		)
		(_use (_entity . x7segb x7segb)
		)
	)
	(_instantiation Treg 0 175 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(6)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(tin))
			((q)(t))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_instantiation Nreg 0 187 (_component reg )
		(_generic
			((N)((i 16)))
		)
		(_port
			((load)(m(5)))
			((clk)(clkp))
			((clr)(btn(3)))
			((d)(t))
			((q)(n))
		)
		(_use (_entity . reg reg)
			(_generic
				((N)((i 16)))
			)
			(_port
				((load)(load))
				((clk)(clk))
				((clr)(clr))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_port (_internal mclk ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal sw ~STD_LOGIC_VECTOR{7~downto~0}~12 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal btn ~STD_LOGIC_VECTOR{3~downto~0}~12 0 14 (_entity (_in ))))
		(_port (_internal dp ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_port (_internal an ~STD_LOGIC_VECTOR{3~downto~0}~122 0 16 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_port (_internal a_to_g ~STD_LOGIC_VECTOR{6~downto~0}~12 0 17 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{6~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 6)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~138 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 104 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal muxin ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 104 (_architecture (_uni ))))
		(_signal (_internal tin ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 104 (_architecture (_uni ))))
		(_signal (_internal t ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 104 (_architecture (_uni ))))
		(_signal (_internal n ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 104 (_architecture (_uni ))))
		(_signal (_internal y1 ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 104 (_architecture (_uni ))))
		(_signal (_internal clk190 ~extieee.std_logic_1164.STD_LOGIC 0 105 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 106 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal M ~STD_LOGIC_VECTOR{7~downto~0}~1324 0 106 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 107 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal addr ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 107 (_architecture (_uni ))))
		(_signal (_internal clkp ~extieee.std_logic_1164.STD_LOGIC 0 108 (_architecture (_uni ))))
		(_process
			(line__112(_architecture 0 0 112 (_assignment (_simple)(_target(6))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extSTD.STANDARD.INTEGER (std STANDARD INTEGER)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(33686018 33686018 )
	)
	(_model . calc_top2 7 -1
	)
)
