// Seed: 330654506
module module_0 (
    output tri1 id_0,
    input wor id_1,
    output tri id_2,
    output supply1 id_3,
    input tri1 id_4,
    output wire id_5,
    input tri1 id_6,
    output uwire id_7,
    input tri id_8,
    output wor id_9,
    output wire id_10,
    input tri1 id_11
    , id_15,
    input uwire id_12,
    input uwire id_13
);
endmodule
module module_0 #(
    parameter id_0 = 32'd37,
    parameter id_3 = 32'd1
) (
    input supply0 module_1,
    output wand id_1,
    output wand id_2,
    input wor _id_3,
    input tri id_4,
    input wor id_5,
    input tri0 id_6,
    input tri id_7,
    input wor id_8,
    input supply0 id_9,
    input wand id_10,
    input supply0 id_11
);
  logic [id_0 : id_3] id_13[-1 'b0 ==  -1 : 1];
  ;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_1,
      id_1,
      id_7,
      id_2,
      id_11,
      id_1,
      id_11,
      id_1,
      id_2,
      id_8,
      id_6,
      id_4
  );
endmodule
