
12_Timers_TIM2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001ec  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000374  0800037c  0000137c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000374  08000374  0000137c  2**0
                  CONTENTS
  4 .ARM          00000000  08000374  08000374  0000137c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000374  0800037c  0000137c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000374  08000374  00001374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000378  08000378  00001378  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  0000137c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000137c  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000137c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000741  00000000  00000000  000013ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000001a2  00000000  00000000  00001aed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000068  00000000  00000000  00001c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000040  00000000  00000000  00001cf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c543  00000000  00000000  00001d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000b4e  00000000  00000000  0002e27b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000884d2  00000000  00000000  0002edc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000b729b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000088  00000000  00000000  000b72e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000080  00000000  00000000  000b7368  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800035c 	.word	0x0800035c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	0800035c 	.word	0x0800035c

080001c8 <main>:
#define LED_PIN_PD12  (1U<<12)
#define LED_PIN_PD13  (1U<<13)
#define LED_PIN_PD14  (1U<<14)
#define LED_PIN_PD15  (1U<<15)

int main(void){
 80001c8:	b580      	push	{r7, lr}
 80001ca:	af00      	add	r7, sp, #0

	//enable clock access to GPIOA
	RCC->AHB1ENR |= GPIODEN;
 80001cc:	4b27      	ldr	r3, [pc, #156]	@ (800026c <main+0xa4>)
 80001ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80001d0:	4a26      	ldr	r2, [pc, #152]	@ (800026c <main+0xa4>)
 80001d2:	f043 0308 	orr.w	r3, r3, #8
 80001d6:	6313      	str	r3, [r2, #48]	@ 0x30

	//set PD12 as output pin
	GPIOD->MODER |=(1<<24);
 80001d8:	4b25      	ldr	r3, [pc, #148]	@ (8000270 <main+0xa8>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a24      	ldr	r2, [pc, #144]	@ (8000270 <main+0xa8>)
 80001de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80001e2:	6013      	str	r3, [r2, #0]
	GPIOD->MODER &=~(1<<25);
 80001e4:	4b22      	ldr	r3, [pc, #136]	@ (8000270 <main+0xa8>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a21      	ldr	r2, [pc, #132]	@ (8000270 <main+0xa8>)
 80001ea:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80001ee:	6013      	str	r3, [r2, #0]

	//set PD13 as output pin
	GPIOD->MODER |=(1<<26);
 80001f0:	4b1f      	ldr	r3, [pc, #124]	@ (8000270 <main+0xa8>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	4a1e      	ldr	r2, [pc, #120]	@ (8000270 <main+0xa8>)
 80001f6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80001fa:	6013      	str	r3, [r2, #0]
	GPIOD->MODER &=~(1<<27);
 80001fc:	4b1c      	ldr	r3, [pc, #112]	@ (8000270 <main+0xa8>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a1b      	ldr	r2, [pc, #108]	@ (8000270 <main+0xa8>)
 8000202:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8000206:	6013      	str	r3, [r2, #0]

	//set PD14 as output pin
	GPIOD->MODER |=(1<<28);
 8000208:	4b19      	ldr	r3, [pc, #100]	@ (8000270 <main+0xa8>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	4a18      	ldr	r2, [pc, #96]	@ (8000270 <main+0xa8>)
 800020e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000212:	6013      	str	r3, [r2, #0]
	GPIOD->MODER &=~(1<<29);
 8000214:	4b16      	ldr	r3, [pc, #88]	@ (8000270 <main+0xa8>)
 8000216:	681b      	ldr	r3, [r3, #0]
 8000218:	4a15      	ldr	r2, [pc, #84]	@ (8000270 <main+0xa8>)
 800021a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800021e:	6013      	str	r3, [r2, #0]

	//set PD12 as output pin
	GPIOD->MODER |=(1<<30);
 8000220:	4b13      	ldr	r3, [pc, #76]	@ (8000270 <main+0xa8>)
 8000222:	681b      	ldr	r3, [r3, #0]
 8000224:	4a12      	ldr	r2, [pc, #72]	@ (8000270 <main+0xa8>)
 8000226:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800022a:	6013      	str	r3, [r2, #0]
	GPIOD->MODER &=~(1<<31);
 800022c:	4b10      	ldr	r3, [pc, #64]	@ (8000270 <main+0xa8>)
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	4a0f      	ldr	r2, [pc, #60]	@ (8000270 <main+0xa8>)
 8000232:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000236:	6013      	str	r3, [r2, #0]

	tim2_1hz_init();
 8000238:	f000 f81c 	bl	8000274 <tim2_1hz_init>

	while(1){
		//wait for UIF in status register
		while(!(TIM2->SR & SR_UIF));
 800023c:	bf00      	nop
 800023e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000242:	691b      	ldr	r3, [r3, #16]
 8000244:	f003 0301 	and.w	r3, r3, #1
 8000248:	2b00      	cmp	r3, #0
 800024a:	d0f8      	beq.n	800023e <main+0x76>

		/*Clear UIF*/
		TIM2->SR &=~SR_UIF;
 800024c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000250:	691b      	ldr	r3, [r3, #16]
 8000252:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000256:	f023 0301 	bic.w	r3, r3, #1
 800025a:	6113      	str	r3, [r2, #16]

		//Toggle user leds on PD12, PD13, PD14, PD15
		GPIOD->ODR ^=(LED_PIN_PD12|LED_PIN_PD13|LED_PIN_PD14|LED_PIN_PD15);
 800025c:	4b04      	ldr	r3, [pc, #16]	@ (8000270 <main+0xa8>)
 800025e:	695b      	ldr	r3, [r3, #20]
 8000260:	4a03      	ldr	r2, [pc, #12]	@ (8000270 <main+0xa8>)
 8000262:	f483 4370 	eor.w	r3, r3, #61440	@ 0xf000
 8000266:	6153      	str	r3, [r2, #20]
		while(!(TIM2->SR & SR_UIF));
 8000268:	e7e8      	b.n	800023c <main+0x74>
 800026a:	bf00      	nop
 800026c:	40023800 	.word	0x40023800
 8000270:	40020c00 	.word	0x40020c00

08000274 <tim2_1hz_init>:
#include "stm32f407xx.h"

#define TIM2EN  (1U<<0)
#define CR1_CEN (1U<<0)

void tim2_1hz_init(){
 8000274:	b480      	push	{r7}
 8000276:	af00      	add	r7, sp, #0
	//Enable clock access to tim2
	RCC->APB1ENR |= TIM2EN;
 8000278:	4b10      	ldr	r3, [pc, #64]	@ (80002bc <tim2_1hz_init+0x48>)
 800027a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800027c:	4a0f      	ldr	r2, [pc, #60]	@ (80002bc <tim2_1hz_init+0x48>)
 800027e:	f043 0301 	orr.w	r3, r3, #1
 8000282:	6413      	str	r3, [r2, #64]	@ 0x40

	//Set prescalar
	TIM2->PSC = 1600-2;  //16 000 000 / 1 600 = 10 000
 8000284:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000288:	f240 623e 	movw	r2, #1598	@ 0x63e
 800028c:	629a      	str	r2, [r3, #40]	@ 0x28

	//set suto reload value
	TIM2->ARR =10000-1;   // 10 000 / 10 000 = 1
 800028e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000292:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000296:	62da      	str	r2, [r3, #44]	@ 0x2c

	//clear counter
	TIM2->CNT = 0;
 8000298:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800029c:	2200      	movs	r2, #0
 800029e:	625a      	str	r2, [r3, #36]	@ 0x24

	//Enable timer
	TIM2->CR1 |= CR1_CEN;
 80002a0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80002aa:	f043 0301 	orr.w	r3, r3, #1
 80002ae:	6013      	str	r3, [r2, #0]
}
 80002b0:	bf00      	nop
 80002b2:	46bd      	mov	sp, r7
 80002b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002b8:	4770      	bx	lr
 80002ba:	bf00      	nop
 80002bc:	40023800 	.word	0x40023800

080002c0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002c0:	480d      	ldr	r0, [pc, #52]	@ (80002f8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002c2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002c4:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002c8:	480c      	ldr	r0, [pc, #48]	@ (80002fc <LoopForever+0x6>)
  ldr r1, =_edata
 80002ca:	490d      	ldr	r1, [pc, #52]	@ (8000300 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002cc:	4a0d      	ldr	r2, [pc, #52]	@ (8000304 <LoopForever+0xe>)
  movs r3, #0
 80002ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002d0:	e002      	b.n	80002d8 <LoopCopyDataInit>

080002d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002d6:	3304      	adds	r3, #4

080002d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002dc:	d3f9      	bcc.n	80002d2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002de:	4a0a      	ldr	r2, [pc, #40]	@ (8000308 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002e0:	4c0a      	ldr	r4, [pc, #40]	@ (800030c <LoopForever+0x16>)
  movs r3, #0
 80002e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002e4:	e001      	b.n	80002ea <LoopFillZerobss>

080002e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002e8:	3204      	adds	r2, #4

080002ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002ec:	d3fb      	bcc.n	80002e6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002ee:	f000 f811 	bl	8000314 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002f2:	f7ff ff69 	bl	80001c8 <main>

080002f6 <LoopForever>:

LoopForever:
  b LoopForever
 80002f6:	e7fe      	b.n	80002f6 <LoopForever>
  ldr   r0, =_estack
 80002f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000300:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000304:	0800037c 	.word	0x0800037c
  ldr r2, =_sbss
 8000308:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800030c:	2000001c 	.word	0x2000001c

08000310 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000310:	e7fe      	b.n	8000310 <ADC_IRQHandler>
	...

08000314 <__libc_init_array>:
 8000314:	b570      	push	{r4, r5, r6, lr}
 8000316:	4d0d      	ldr	r5, [pc, #52]	@ (800034c <__libc_init_array+0x38>)
 8000318:	4c0d      	ldr	r4, [pc, #52]	@ (8000350 <__libc_init_array+0x3c>)
 800031a:	1b64      	subs	r4, r4, r5
 800031c:	10a4      	asrs	r4, r4, #2
 800031e:	2600      	movs	r6, #0
 8000320:	42a6      	cmp	r6, r4
 8000322:	d109      	bne.n	8000338 <__libc_init_array+0x24>
 8000324:	4d0b      	ldr	r5, [pc, #44]	@ (8000354 <__libc_init_array+0x40>)
 8000326:	4c0c      	ldr	r4, [pc, #48]	@ (8000358 <__libc_init_array+0x44>)
 8000328:	f000 f818 	bl	800035c <_init>
 800032c:	1b64      	subs	r4, r4, r5
 800032e:	10a4      	asrs	r4, r4, #2
 8000330:	2600      	movs	r6, #0
 8000332:	42a6      	cmp	r6, r4
 8000334:	d105      	bne.n	8000342 <__libc_init_array+0x2e>
 8000336:	bd70      	pop	{r4, r5, r6, pc}
 8000338:	f855 3b04 	ldr.w	r3, [r5], #4
 800033c:	4798      	blx	r3
 800033e:	3601      	adds	r6, #1
 8000340:	e7ee      	b.n	8000320 <__libc_init_array+0xc>
 8000342:	f855 3b04 	ldr.w	r3, [r5], #4
 8000346:	4798      	blx	r3
 8000348:	3601      	adds	r6, #1
 800034a:	e7f2      	b.n	8000332 <__libc_init_array+0x1e>
 800034c:	08000374 	.word	0x08000374
 8000350:	08000374 	.word	0x08000374
 8000354:	08000374 	.word	0x08000374
 8000358:	08000378 	.word	0x08000378

0800035c <_init>:
 800035c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800035e:	bf00      	nop
 8000360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000362:	bc08      	pop	{r3}
 8000364:	469e      	mov	lr, r3
 8000366:	4770      	bx	lr

08000368 <_fini>:
 8000368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800036a:	bf00      	nop
 800036c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800036e:	bc08      	pop	{r3}
 8000370:	469e      	mov	lr, r3
 8000372:	4770      	bx	lr
