Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 09 Dec 2018 18:56:58 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga008.fm.intel.com (fmsmga008.fm.intel.com [10.253.24.58])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 32B645803DC;
	Sat,  8 Dec 2018 12:28:49 -0800 (PST)
Received: from fmsmga102.fm.intel.com ([10.1.193.69])
  by fmsmga008-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 08 Dec 2018 12:28:48 -0800
X-SG-BADATTACHMENTNOREPLY: True
IronPort-PHdr: =?us-ascii?q?9a23=3A1esB0RAlbY9wCOeBUeuDUyQJP3N1i/DPJgcQr6Af?=
 =?us-ascii?q?oPdwSP74r8SwAkXT6L1XgUPTWs2DsrQY07qQ6/iocFdDyK7JiGoFfp1IWk1Nou?=
 =?us-ascii?q?QttCtkPvS4D1bmJuXhdS0wEZcKflZk+3amLRodQ56mNBXdrXKo8DEdBAj0OxZr?=
 =?us-ascii?q?KeTpAI7SiNm82/yv95HJbAhEmDmwbaluIBmqsA7cqtQYjYx+J6gr1xDHuGFIe+?=
 =?us-ascii?q?NYxWNpIVKcgRPx7dqu8ZBg7ipdpesv+9ZPXqvmcas4S6dYDCk9PGAu+MLrrxjD?=
 =?us-ascii?q?QhCR6XYaT24bjwBHAwnB7BH9Q5fxri73vfdz1SWGIcH7S60/VDK/5KlpVRDokj?=
 =?us-ascii?q?8KOTAk/m7VisJ+kqFVrx29qBJw2I7UeIOYOeFifq7eZ94WWXZNUtpTWiFHH4iy?=
 =?us-ascii?q?b5EPD+0EPetAtYfyvV8OrR6gCgm2GejhxCVHiWTt0qIk1+QhDRzN0Qs4H90UtH?=
 =?us-ascii?q?TUqcv6NL0JXOCuzanIwzTDb+1I1jvn9IfIdRUhrOiKULltcsTR0VEiGx3ZgliU?=
 =?us-ascii?q?s4DpIj2Y2voXv2SG7OdsSfijhm8lpg1pvDSj28YhhpPHi44P11zI6T91zYQzKN?=
 =?us-ascii?q?alUkB0e8SkH4FVtyyCN4t5XMciQ2ZwtSYkxb0Jp4S7cDIJyJs53R7fbeKIc4yS?=
 =?us-ascii?q?7hLkTuaRLi90hHNjeL2hmxa/6VasxvH4W8WuzVpHoDRJnsPRun0OyxDf8MmKR/?=
 =?us-ascii?q?ll8kekwzmP1gTT6u9eIUAzkKrWM5ohwr82lpoOvkXPByz2l1vsjK+QaEok/vGk?=
 =?us-ascii?q?6+PpY7XguJCcLZR5ih/xMqswgMyzG+c4PRYUX2id5+u80Kfv/UrjQLVFlvE2iL?=
 =?us-ascii?q?XWsIjGJcQHoa60GwtV0ocg6xmhFTun38kYkGIDLFJEfhKHkofoN0vPIPD+Efew?=
 =?us-ascii?q?nVCsnC13yPDBO73rGo/NIWTbkLf9YbZ97FZRyAopwtBe+5JbELYBLOjzWk/srt?=
 =?us-ascii?q?PYCBA5Pheww+bmDtV9y4wfVXiOAq+fLKPdr1uI6vgzLOmLYY8foCz9JOQ95/7y?=
 =?us-ascii?q?kX85nkcQfauu3ZQJcny4HfNmI0OfYXrrmdoBFWYKvgwjTO3lklGCUDhTZ2qsUK?=
 =?us-ascii?q?I4/D00FIWmDYLbTIC3nLOBxDu7HoFRZm1eEF+MCnfod4KHW/sWciKdOM1hnycA?=
 =?us-ascii?q?VbigTY8hyB6vuBX7y7phMurb5CkYuYj/29hy4u3ZjQsy+iBsD8SBz2GNSHl5nm?=
 =?us-ascii?q?ASSD8wxqx/pU19xU2F0ah3mPFYEd1T5/VUUgY1L5Lczup6C8zsVQLFZNuGVFGm?=
 =?us-ascii?q?QtC+CzErUt0x28MOY1p6G9i6kx/MxTSqDKEPm7yLHpM09Lnc0Gb3J8p6z3bG16?=
 =?us-ascii?q?whj109T8tLNG2mgLN/9gfJC47IlUWZi7ildaAG0CHR82eDyHKEvFtEXw5oTaXF?=
 =?us-ascii?q?QXcfa1PLotvj+EPNUaWiCbQ9PQtH0s6NNK1KZ8btjVVHQvfjJdvfb3iwm2e2GR?=
 =?us-ascii?q?aH2LeMYJD2dGUa2SXXEFIEnBwL/XaaKQg+AT+so37fDDxrElLvf0Ps8OlkpHOn?=
 =?us-ascii?q?VEM0yBuKb0lg17qz9R4YnvicS/IV3rIZtyYtsTR0HFCh393ID9qMvRZufKJZYd?=
 =?us-ascii?q?kl+ldIyXrZtxBhPpynN61tnFoefBp4vkzw1xR7EJ5PkdU3o3wwygpyKqWY0E1a?=
 =?us-ascii?q?ejOc3JDwPKDXK2bo8BCuba7Wxk/R0NKM9qgT7/Q4rk3pvBu1GUo673Vnz95V3m?=
 =?us-ascii?q?Oc55XXFgYdTYj9U0c39xdgobHabTIw54fV1X1qLKm1vSXO29MvBOs51Bmge81T?=
 =?us-ascii?q?P7+DFA/3C8caHdShKPQ2m1i1aRIJJPpS9K8oMMy8bfuJxamrMPxmnD24l2RH4Z?=
 =?us-ascii?q?lx3V6W+Cp4V+HHwYwFw/ae3gacUzf8jVGhst34mIxeZDESGHa/xjbgBIJLeqJy?=
 =?us-ascii?q?eoMLA3+0I8Kr3tV+m4LtW3lA+V+jBlMKws+odQCJb1zg2w1dzkAXoX2hmSulwD?=
 =?us-ascii?q?14iTAprqyD3CPQx+TubgYIOmlORGN6l1fjPZC0j8wGXEivdwUplgGq5Vz5x6hY?=
 =?us-ascii?q?o6RzNXLTTl1Lfyj1LmFiVLW/tryZbs5L6ZMotzhXUeumbVCbTL79vwUV0yf5E2?=
 =?us-ascii?q?RCwzA7cimguo/lkBxilGKdMHFzoWLZeM5qwhfT/t7cRf9X3jcdQCl4iD/XBkWz?=
 =?us-ascii?q?PtWz/NWUkYvDvf66V267SpJTdizrx5uatCSn/W1qHQG/n/erl93kCwc60DX319?=
 =?us-ascii?q?l3VSrSqhb8bZLm16C7MeJhY0lpC0Xw68t8GoFijIQwgIsc1mQdhpWQ5XAHi3v8?=
 =?us-ascii?q?Mc1H2aLia3oAXTsLw9/W4Af/wkFiIGyGx5nlVnqD2MtufMe1YnkZ2i8m68BKCa?=
 =?us-ascii?q?GU7KFLnCdvo1q4qx7RbuZ5njsH1fQu73saifkTuAUx1iWdHqwSHU5AMCzwkBSI?=
 =?us-ascii?q?6sqyraRNa2apbLiwz1F+ndG6AbGGowFcXmv5e5g4ES9x6MV/LEzD0Hnp5o74f9?=
 =?us-ascii?q?nQaMoZtgeInBfYk+hVNJUxm+IRiiV9PmL9uWAlx/Q/jRxzxpy6uImHK2Nw/KO2?=
 =?us-ascii?q?GBJYNzv1Z98N9THpl6pRgsGW34W3FJV7BjoLRIfoTe6vED8Kt/ToLQOOHyMnqn?=
 =?us-ascii?q?uBBbrTBwyf6Fplr3LSFZCkLWqXKWIdzdVjQhmdOUNejBoVXDU8gp42CASqyNb9?=
 =?us-ascii?q?f0d+4zAb/kT4pQdUyuJ0Kxn/VX/SpQevajcpUZifMQBZ7gdY60fONsye6O1zEj?=
 =?us-ascii?q?pc/p2gqgyNN2Oaax5JDWEPRkyLGVTjMqOy6tnH9uiSHvC+IOfWYbWStexeUO+F?=
 =?us-ascii?q?xZKx3Ytn/DaMNcSPMmNhD/0h3UpDUm52G97EmzUUUCEXkyPNb8iGpBaz4CF3r8?=
 =?us-ascii?q?a/8Oj1VwLr/4eAF7xSMdB38RCsnaiDL/KQhDp+KTtAzJwM2GTHyKIB018SkS1u?=
 =?us-ascii?q?czitHK8EtS7MSqLQh6BWAwQaayN1KMtH8aY80hNRNs7cj9P/zqR4geItC1dZSV?=
 =?us-ascii?q?zhndmkZdALI2G4Ll/IGFyHO6iGJTLVxcH6eqe8SbxWjOVJuBy8ozebE0n/Pjud?=
 =?us-ascii?q?kznlTQygMeZJjCuDJhxRpJm9cgpxCWjkVN/nage0MNlyjT03x707nnLLNW4GPj?=
 =?us-ascii?q?h6fENAtbmQ7SJegvViFG1N9HtlLe+YmymH6+nUMIoZsfxuAnc8q+UP6XIn05Nf?=
 =?us-ascii?q?9ihFQvJ8hS/O6Nl0rAKIiO6KnwJuVB9DsH5njYiBsEF+cfHB/51FVGzs5xMD7H?=
 =?us-ascii?q?udTR8Noo02WZXUp6lMx42Xx+rIIzBY/oeM8A=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0BZAQAgKAxch0O0hNFkHAEBAQQBAQcEA?=
 =?us-ascii?q?QGBZYNsJ4N6lCeBaCUUl1GBXRQBARgTAYddIjgSAQMBAQEBAQECARMBAQEKCwk?=
 =?us-ascii?q?IKSMMgjYigmQBAQICAQECIA8BBQgBATcBBQkCChgCAhEVAgIDMQEFARwUBQWDH?=
 =?us-ascii?q?IF6CAWZKzyKHXCBL4J2AQEFhx0IEnmLFheBf4EQATOCMS6EPIEEDoI3gleJMYc?=
 =?us-ascii?q?LUY9qCYIlj0wCVIkGh1eZCQIEAgQFAgUPIYE8gXczGggbFYMnghuDbYp0HzKBA?=
 =?us-ascii?q?gMBASETi30BAQ?=
X-IPAS-Result: =?us-ascii?q?A0BZAQAgKAxch0O0hNFkHAEBAQQBAQcEAQGBZYNsJ4N6lCe?=
 =?us-ascii?q?BaCUUl1GBXRQBARgTAYddIjgSAQMBAQEBAQECARMBAQEKCwkIKSMMgjYigmQBA?=
 =?us-ascii?q?QICAQECIA8BBQgBATcBBQkCChgCAhEVAgIDMQEFARwUBQWDHIF6CAWZKzyKHXC?=
 =?us-ascii?q?BL4J2AQEFhx0IEnmLFheBf4EQATOCMS6EPIEEDoI3gleJMYcLUY9qCYIlj0wCV?=
 =?us-ascii?q?IkGh1eZCQIEAgQFAgUPIYE8gXczGggbFYMnghuDbYp0HzKBAgMBASETi30BAQ?=
X-IronPort-AV: E=Sophos;i="5.56,331,1539673200"; 
   d="scan'208";a="56109509"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from vger.kernel.org ([209.132.180.67])
  by mtab.intel.com with ESMTP; 08 Dec 2018 12:28:47 -0800
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726213AbeLHUZj (ORCPT <rfc822;like.xu@linux.intel.com>
        + 23 others); Sat, 8 Dec 2018 15:25:39 -0500
Received: from mail-pg1-f193.google.com ([209.85.215.193]:34960 "EHLO
        mail-pg1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726193AbeLHUZi (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Sat, 8 Dec 2018 15:25:38 -0500
Received: by mail-pg1-f193.google.com with SMTP id s198so3191209pgs.2
        for <linux-kernel@vger.kernel.org>; Sat, 08 Dec 2018 12:25:38 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=sifive.com; s=google;
        h=date:subject:in-reply-to:cc:from:to:message-id:mime-version
         :content-transfer-encoding;
        bh=zf7bPVq52POSMrfUrt5neVYgh/TC1AOdO9lXUX5jff0=;
        b=OghsouaCWKSivNi/XjvklEEPKUxAJ4kmmZL4gbJ6d93x8Kgm0dcLb5Pj4NwxzKr/ne
         2vmygzxIAphi7WKbza4dwRj8m0+ALVQni7N0zmQXWHsY9F1oiFSX90tPtfa5WhkClXHI
         ee3OY+WDNBQl4ixVC3iLRT6Xq2SiFSfVcqpkLMHL1hkH426Na9CFGEpxeQdDALwWKVkG
         tPTmZ65VdzFzf+qXE+X1GUJCsOavXSVhZQXdFss3apaz16lW1ke35vTM7XNspJIq6Jr4
         NX11BWxYxUWdCjCvuyBAeyewp8mF2OzAtt8duLRRbakRvtlIXZmhmLq4ScBRbFXcXxak
         pbJg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:date:subject:in-reply-to:cc:from:to:message-id
         :mime-version:content-transfer-encoding;
        bh=zf7bPVq52POSMrfUrt5neVYgh/TC1AOdO9lXUX5jff0=;
        b=eCckrEFHWQ4QzEe1B5dRQGkamTKEQMlf8rx6AyP3te1NuAYzw6ZzUalT0/kWywzj6k
         dvxyQ5eJepdxqcaC2QUr28YQlRnP9Ehge1Ufpqi3rZqC+jnv1HxPIlOZPPWpRS3aM4MX
         NDRp6hXzJckJVPLqVf5Z5K20sr/d5iPkI63tyaeTnSMoaei6EsFD6756qVU4Jiy1+/fe
         Dg+7Xie5XukBlkDU6xrgw2Qz0zvxKtRBYeCV3RRpuml/UyO/lIZO9M3oD8o8ehYlj2J3
         UfMrzXedzadGt9acJlKMsG2FwNHVSdbdY4W9LY+P625D3IvNkJE40/hMoSD7+WtjkVDh
         VNSQ==
X-Gm-Message-State: AA+aEWYJCfxv6d+eMSr89AqCJ0juz2qukKZmM1bE8Cs3nfAMkbzjKPZp
        n2lTr98WWzz8bvJmKljG6+eov7bTmX8=
X-Google-Smtp-Source: AFSGD/V+C94EZll93WdKSRwJ8FhV0SgxdbKKUeOa2BHIBb1E0tBkeP4b5uiAkgTNulICTcsxT9QR1g==
X-Received: by 2002:a63:990a:: with SMTP id d10mr6095711pge.279.1544300737726;
        Sat, 08 Dec 2018 12:25:37 -0800 (PST)
Received: from localhost ([216.3.10.7])
        by smtp.gmail.com with ESMTPSA id j70sm9270301pfc.43.2018.12.08.12.25.36
        (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128);
        Sat, 08 Dec 2018 12:25:36 -0800 (PST)
Date: Sat, 08 Dec 2018 12:25:36 -0800 (PST)
X-Google-Original-Date: Sat, 08 Dec 2018 12:15:39 PST (-0800)
Subject: Re: [PATCH 4/4] RISC-V: Fix non-smp kernel boot on SMP systems
In-Reply-To: <CAAhSdy1gNB0sMAq4mtGSNJ96BND4tMxHShq==3B1hzL9ebs=oQ@mail.gmail.com>
CC: atish.patra@wdc.com, linux-kernel@vger.kernel.org,
        aou@eecs.berkeley.edu, daniel.lezcano@linaro.org,
        devicetree@vger.kernel.org, dmitriy@oss-tech.org,
        linux-riscv@lists.infradead.org, mark.rutland@arm.com,
        robh+dt@kernel.org, tglx@linutronix.de, Damien.LeMoal@wdc.com
From: Palmer Dabbelt <palmer@sifive.com>
To: anup@brainfault.org
Message-ID: <mhng-13731457-9a18-4add-983c-decbae526c81@palmer-si-x1c4>
Mime-Version: 1.0 (MHng)
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 8bit
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Fri, 07 Dec 2018 09:20:57 PST (-0800), anup@brainfault.org wrote:
> On Fri, 7 Dec, 2018, 10:30 PM Palmer Dabbelt <palmer@sifive.com wrote:
>
>> On Mon, 03 Dec 2018 12:57:31 PST (-0800), atish.patra@wdc.com wrote:
>> > Currently, clocksource registration happens for an invalid cpu
>> > for non-smp kernels. This lead to kernel panic as cpu hotplug
>> > registration will fail for those cpus.
>> >
>> > Do not proceed if hartid is invalid. Take this opprtunity to
>> > print appropriate error strings for different failure cases.
>> >
>> > Signed-off-by: Atish Patra <atish.patra@wdc.com>
>> > ---
>> >  drivers/clocksource/riscv_timer.c | 13 ++++++++++---
>> >  1 file changed, 10 insertions(+), 3 deletions(-)
>> >
>> > diff --git a/drivers/clocksource/riscv_timer.c
>> b/drivers/clocksource/riscv_timer.c
>> > index 39de6e49..4af4af47 100644
>> > --- a/drivers/clocksource/riscv_timer.c
>> > +++ b/drivers/clocksource/riscv_timer.c
>> > @@ -108,6 +108,8 @@ static int __init riscv_timer_init_dt(struct
>> device_node *n)
>> >       int cpuid, hartid, error;
>> >
>> >       hartid = riscv_of_processor_hartid(n);
>> > +     if (hartid < 0)
>> > +             return hartid;
>>
>> This seems like it's just hiding a bug somewhere else.  We should at least
>> put
>> out a WARN here, as I'm not sure the error will propagate anywhere useful.
>>
>
> We need separate DT node for riscv_timer. The riscv_timer is nothing but
> SOC timer accessed via rdtime and SBI calls. It can be viewed as one
> device. In fact, this is how it's done in ARM/ARM64.

We had that at some point, but this was changed.  The logic was that, since the 
RISC-V ISA mandates the presence of this timer for all harts, the RISC-V CPU 
node is sufficient to encode the presence of a RISC-V timer.

I'm OK changing this, but you should look at the old thread (which I can't 
find) to make sure all the arguments are taken into account.

>> >       cpuid = riscv_hartid_to_cpuid(hartid);
>> >
>> >       if (cpuid != smp_processor_id())
>> > @@ -115,14 +117,19 @@ static int __init riscv_timer_init_dt(struct
>> device_node *n)
>> >
>> >       /* This should be called only for boot cpu */
>> >       riscv_timebase = riscv_timebase_frequency(n);
>> > -     clocksource_register_hz(&riscv_clocksource, riscv_timebase);
>> > +     error = clocksource_register_hz(&riscv_clocksource,
>> riscv_timebase);
>> >
>> > +     if (error) {
>> > +             pr_err("RISCV timer register failed [%d] for cpu = [%d]\n",
>> > +                    error, cpuid);
>> > +             return error;
>> > +     }
>> >       error = cpuhp_setup_state(CPUHP_AP_RISCV_TIMER_STARTING,
>> >                        "clockevents/riscv/timer:starting",
>> >                        riscv_timer_starting_cpu, riscv_timer_dying_cpu);
>> >       if (error)
>> > -             pr_err("RISCV timer register failed [%d] for cpu = [%d]\n",
>> > -                    error, cpuid);
>> > +             pr_err("cpu hp setup state failed for RISCV timer [%d]\n",
>> > +                    error);
>> >       return error;
>> >  }
>>
>
> Regards,
> Anup
>
>>
