{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1518775932665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518775932669 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 16 11:12:12 2018 " "Processing started: Fri Feb 16 11:12:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518775932669 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1518775932669 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IrDA -c IrDA " "Command: quartus_map --read_settings_files=on --write_settings_files=off IrDA -c IrDA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1518775932670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1518775932915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tickgen-desc_tickgen " "Found design unit 1: tickgen-desc_tickgen" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933304 ""} { "Info" "ISGN_ENTITY_NAME" "1 tickgen " "Found entity 1: tickgen" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518775933304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer-Behavioral " "Found design unit 1: Multiplexer-Behavioral" {  } { { "../Source/Multiplexer.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Multiplexer.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933308 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "../Source/Multiplexer.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Multiplexer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518775933308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Manchester_Generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Manchester_Generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Manchester_Generator-Behavioral " "Found design unit 1: Manchester_Generator-Behavioral" {  } { { "../Source/Manchester_Generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Manchester_Generator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933312 ""} { "Info" "ISGN_ENTITY_NAME" "1 Manchester_Generator " "Found entity 1: Manchester_Generator" {  } { { "../Source/Manchester_Generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Manchester_Generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518775933312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_emission.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_emission.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE_emission-desc_MAE_emission " "Found design unit 1: MAE_emission-desc_MAE_emission" {  } { { "../Source/MAE_emission.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_emission.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933316 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAE_emission " "Found entity 1: MAE_emission" {  } { { "../Source/MAE_emission.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_emission.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518775933316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE_demanchester-arch_MAE_demanchester " "Found design unit 1: MAE_demanchester-arch_MAE_demanchester" {  } { { "../Source/MAE_Demanchester.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933325 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAE_demanchester " "Found entity 1: MAE_demanchester" {  } { { "../Source/MAE_Demanchester.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518775933325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE_Decoder-Behavioral " "Found design unit 1: MAE_Decoder-Behavioral" {  } { { "../Source/MAE_decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_decoder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933331 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAE_Decoder " "Found entity 1: MAE_Decoder" {  } { { "../Source/MAE_decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518775933331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_deburst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_deburst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MAE_deburst-desc_MAE_deburst " "Found design unit 1: MAE_deburst-desc_MAE_deburst" {  } { { "../Source/MAE_deburst.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_deburst.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933336 ""} { "Info" "ISGN_ENTITY_NAME" "1 MAE_deburst " "Found entity 1: MAE_deburst" {  } { { "../Source/MAE_deburst.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_deburst.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518775933336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Encoder-Behavioral " "Found design unit 1: Encoder-Behavioral" {  } { { "../Source/Encoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933344 ""} { "Info" "ISGN_ENTITY_NAME" "1 Encoder " "Found entity 1: Encoder" {  } { { "../Source/Encoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518775933344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-arch_decoder " "Found design unit 1: decoder-arch_decoder" {  } { { "../Source/Decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933349 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../Source/Decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518775933349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Burst_Generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Burst_Generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Burst_Generator-Behavioral " "Found design unit 1: Burst_Generator-Behavioral" {  } { { "../Source/Burst_Generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Burst_Generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933353 ""} { "Info" "ISGN_ENTITY_NAME" "1 Burst_Generator " "Found entity 1: Burst_Generator" {  } { { "../Source/Burst_Generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Burst_Generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518775933353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IrDA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IrDA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IrDA-test_IrDA " "Found design unit 1: IrDA-test_IrDA" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933356 ""} { "Info" "ISGN_ENTITY_NAME" "1 IrDA " "Found entity 1: IrDA" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518775933356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518775933356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IrDA " "Elaborating entity \"IrDA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1518775933428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Encoder Encoder:encoder A:behavioral " "Elaborating entity \"Encoder\" using architecture \"A:behavioral\" for hierarchy \"Encoder:encoder\"" {  } { { "IrDA.vhd" "encoder" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518775933435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Manchester_Generator Encoder:encoder\|Manchester_Generator:ManchesterGenerator A:behavioral " "Elaborating entity \"Manchester_Generator\" using architecture \"A:behavioral\" for hierarchy \"Encoder:encoder\|Manchester_Generator:ManchesterGenerator\"" {  } { { "../Source/Encoder.vhd" "ManchesterGenerator" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518775933439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Burst_Generator Encoder:encoder\|Burst_Generator:BurstGenerator A:behavioral " "Elaborating entity \"Burst_Generator\" using architecture \"A:behavioral\" for hierarchy \"Encoder:encoder\|Burst_Generator:BurstGenerator\"" {  } { { "../Source/Encoder.vhd" "BurstGenerator" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518775933445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tickgen Encoder:encoder\|tickgen:TickGenerator A:desc_tickgen " "Elaborating entity \"tickgen\" using architecture \"A:desc_tickgen\" for hierarchy \"Encoder:encoder\|tickgen:TickGenerator\"" {  } { { "../Source/Encoder.vhd" "TickGenerator" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" 36 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518775933450 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Tick_generator.vhd(25) " "VHDL Process Statement warning at Tick_generator.vhd(25): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518775933461 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stburst Tick_generator.vhd(26) " "VHDL Process Statement warning at Tick_generator.vhd(26): signal \"stburst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518775933461 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stburst Tick_generator.vhd(31) " "VHDL Process Statement warning at Tick_generator.vhd(31): signal \"stburst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518775933461 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stmanch Tick_generator.vhd(34) " "VHDL Process Statement warning at Tick_generator.vhd(34): signal \"stmanch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518775933461 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stmanch Tick_generator.vhd(39) " "VHDL Process Statement warning at Tick_generator.vhd(39): signal \"stmanch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518775933461 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stbit Tick_generator.vhd(42) " "VHDL Process Statement warning at Tick_generator.vhd(42): signal \"stbit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518775933461 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stbit Tick_generator.vhd(47) " "VHDL Process Statement warning at Tick_generator.vhd(47): signal \"stbit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518775933462 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sttrame Tick_generator.vhd(50) " "VHDL Process Statement warning at Tick_generator.vhd(50): signal \"sttrame\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518775933462 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sttrame Tick_generator.vhd(55) " "VHDL Process Statement warning at Tick_generator.vhd(55): signal \"sttrame\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518775933462 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Tick_generator.vhd(58) " "VHDL Process Statement warning at Tick_generator.vhd(58): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518775933462 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tick_burst Tick_generator.vhd(22) " "VHDL Process Statement warning at Tick_generator.vhd(22): inferring latch(es) for signal or variable \"tick_burst\", which holds its previous value in one or more paths through the process" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518775933462 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stburst Tick_generator.vhd(22) " "VHDL Process Statement warning at Tick_generator.vhd(22): inferring latch(es) for signal or variable \"stburst\", which holds its previous value in one or more paths through the process" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518775933462 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tick_manch Tick_generator.vhd(22) " "VHDL Process Statement warning at Tick_generator.vhd(22): inferring latch(es) for signal or variable \"tick_manch\", which holds its previous value in one or more paths through the process" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518775933462 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stmanch Tick_generator.vhd(22) " "VHDL Process Statement warning at Tick_generator.vhd(22): inferring latch(es) for signal or variable \"stmanch\", which holds its previous value in one or more paths through the process" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518775933462 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tick_bit Tick_generator.vhd(22) " "VHDL Process Statement warning at Tick_generator.vhd(22): inferring latch(es) for signal or variable \"tick_bit\", which holds its previous value in one or more paths through the process" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518775933462 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stbit Tick_generator.vhd(22) " "VHDL Process Statement warning at Tick_generator.vhd(22): inferring latch(es) for signal or variable \"stbit\", which holds its previous value in one or more paths through the process" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518775933462 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tick_trame Tick_generator.vhd(22) " "VHDL Process Statement warning at Tick_generator.vhd(22): inferring latch(es) for signal or variable \"tick_trame\", which holds its previous value in one or more paths through the process" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518775933462 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sttrame Tick_generator.vhd(22) " "VHDL Process Statement warning at Tick_generator.vhd(22): inferring latch(es) for signal or variable \"sttrame\", which holds its previous value in one or more paths through the process" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518775933462 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[0\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[0\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933462 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[1\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[1\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933462 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[2\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[2\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933463 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[3\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[3\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933463 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[4\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[4\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933463 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[5\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[5\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933463 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[6\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[6\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933463 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[7\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[7\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933463 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[8\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[8\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933463 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[9\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[9\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933463 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[10\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[10\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933463 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[11\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[11\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933463 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[12\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[12\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933463 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[13\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[13\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933463 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[14\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[14\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933463 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[15\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[15\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933463 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[16\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[16\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933463 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[17\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[17\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933463 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[18\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[18\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933463 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[19\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[19\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933464 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[20\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[20\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933464 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[21\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[21\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933464 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[22\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[22\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933464 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[23\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[23\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933464 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[24\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[24\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933464 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[25\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[25\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933464 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[26\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[26\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933464 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[27\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[27\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933464 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[28\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[28\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933464 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[29\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[29\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933464 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[30\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[30\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933464 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sttrame\[31\] Tick_generator.vhd(22) " "Inferred latch for \"sttrame\[31\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933464 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_trame Tick_generator.vhd(22) " "Inferred latch for \"tick_trame\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933465 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[0\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[0\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933465 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[1\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[1\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933465 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[2\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[2\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933465 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[3\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[3\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933465 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[4\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[4\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933465 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[5\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[5\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933465 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[6\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[6\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933465 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[7\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[7\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933465 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[8\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[8\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933465 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[9\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[9\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933466 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[10\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[10\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933466 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[11\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[11\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933466 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[12\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[12\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933466 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[13\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[13\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933466 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[14\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[14\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933466 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[15\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[15\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933466 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[16\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[16\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933466 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[17\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[17\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933466 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[18\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[18\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933467 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[19\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[19\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933467 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[20\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[20\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933467 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[21\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[21\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933467 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[22\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[22\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933467 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[23\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[23\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933467 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[24\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[24\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933467 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[25\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[25\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933467 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[26\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[26\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933467 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[27\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[27\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933467 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[28\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[28\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933468 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[29\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[29\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933468 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[30\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[30\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933468 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stbit\[31\] Tick_generator.vhd(22) " "Inferred latch for \"stbit\[31\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933468 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_bit Tick_generator.vhd(22) " "Inferred latch for \"tick_bit\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933468 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[0\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[0\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933468 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[1\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[1\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933468 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[2\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[2\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933468 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[3\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[3\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933468 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[4\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[4\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933468 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[5\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[5\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933468 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[6\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[6\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933468 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[7\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[7\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933468 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[8\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[8\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[9\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[9\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[10\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[10\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[11\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[11\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[12\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[12\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[13\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[13\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[14\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[14\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[15\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[15\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[16\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[16\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[17\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[17\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[18\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[18\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[19\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[19\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[20\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[20\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[21\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[21\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[22\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[22\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[23\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[23\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[24\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[24\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[25\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[25\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[26\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[26\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[27\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[27\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[28\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[28\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[29\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[29\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[30\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[30\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stmanch\[31\] Tick_generator.vhd(22) " "Inferred latch for \"stmanch\[31\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_manch Tick_generator.vhd(22) " "Inferred latch for \"tick_manch\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[0\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[0\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[1\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[1\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[2\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[2\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[3\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[3\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933469 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[4\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[4\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[5\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[5\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[6\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[6\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[7\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[7\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[8\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[8\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[9\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[9\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[10\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[10\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[11\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[11\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[12\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[12\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[13\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[13\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[14\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[14\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[15\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[15\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[16\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[16\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[17\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[17\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[18\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[18\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[19\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[19\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[20\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[20\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[21\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[21\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[22\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[22\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[23\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[23\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[24\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[24\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[25\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[25\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[26\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[26\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[27\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[27\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[28\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[28\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[29\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[29\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[30\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[30\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stburst\[31\] Tick_generator.vhd(22) " "Inferred latch for \"stburst\[31\]\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tick_burst Tick_generator.vhd(22) " "Inferred latch for \"tick_burst\" at Tick_generator.vhd(22)" {  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933470 "|IrDA|Encoder:encoder|tickgen:TickGenerator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MAE_emission Encoder:encoder\|MAE_emission:MAE_emission A:desc_mae_emission " "Elaborating entity \"MAE_emission\" using architecture \"A:desc_mae_emission\" for hierarchy \"Encoder:encoder\|MAE_emission:MAE_emission\"" {  } { { "../Source/Encoder.vhd" "MAE_emission" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Encoder.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518775933472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "decoder decoder:decoder A:arch_decoder " "Elaborating entity \"decoder\" using architecture \"A:arch_decoder\" for hierarchy \"decoder:decoder\"" {  } { { "IrDA.vhd" "decoder" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518775933477 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tick_trame Decoder.vhd(16) " "Verilog HDL or VHDL warning at Decoder.vhd(16): object \"tick_trame\" assigned a value but never read" {  } { { "../Source/Decoder.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1518775933480 "|IrDA|decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MAE_Decoder decoder:decoder\|MAE_Decoder:decoder A:behavioral " "Elaborating entity \"MAE_Decoder\" using architecture \"A:behavioral\" for hierarchy \"decoder:decoder\|MAE_Decoder:decoder\"" {  } { { "../Source/Decoder.vhd" "decoder" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518775933481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MAE_demanchester decoder:decoder\|MAE_demanchester:demanchester A:arch_mae_demanchester " "Elaborating entity \"MAE_demanchester\" using architecture \"A:arch_mae_demanchester\" for hierarchy \"decoder:decoder\|MAE_demanchester:demanchester\"" {  } { { "../Source/Decoder.vhd" "demanchester" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518775933485 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Is_Valid MAE_Demanchester.vhd(70) " "VHDL Process Statement warning at MAE_Demanchester.vhd(70): inferring latch(es) for signal or variable \"Is_Valid\", which holds its previous value in one or more paths through the process" {  } { { "../Source/MAE_Demanchester.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518775933487 "|IrDA|decoder:decoder|MAE_demanchester:demanchester"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Signal_Demanchester MAE_Demanchester.vhd(70) " "VHDL Process Statement warning at MAE_Demanchester.vhd(70): inferring latch(es) for signal or variable \"Signal_Demanchester\", which holds its previous value in one or more paths through the process" {  } { { "../Source/MAE_Demanchester.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1518775933488 "|IrDA|decoder:decoder|MAE_demanchester:demanchester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Signal_Demanchester MAE_Demanchester.vhd(70) " "Inferred latch for \"Signal_Demanchester\" at MAE_Demanchester.vhd(70)" {  } { { "../Source/MAE_Demanchester.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933488 "|IrDA|decoder:decoder|MAE_demanchester:demanchester"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Is_Valid MAE_Demanchester.vhd(70) " "Inferred latch for \"Is_Valid\" at MAE_Demanchester.vhd(70)" {  } { { "../Source/MAE_Demanchester.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/MAE_Demanchester.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1518775933488 "|IrDA|decoder:decoder|MAE_demanchester:demanchester"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MAE_deburst decoder:decoder\|MAE_deburst:deburst A:desc_mae_deburst " "Elaborating entity \"MAE_deburst\" using architecture \"A:desc_mae_deburst\" for hierarchy \"decoder:decoder\|MAE_deburst:deburst\"" {  } { { "../Source/Decoder.vhd" "deburst" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Decoder.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1518775933489 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|tick_manch " "Latch Encoder:encoder\|tickgen:TickGenerator\|tick_manch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934506 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|tick_bit " "Latch Encoder:encoder\|tickgen:TickGenerator\|tick_bit has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934506 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|tick_burst " "Latch Encoder:encoder\|tickgen:TickGenerator\|tick_burst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934507 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[0\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934507 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[1\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934507 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[2\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934507 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[3\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934507 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[4\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934507 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[5\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934507 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[6\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934507 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[7\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934507 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[8\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934508 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[9\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934508 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[10\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934508 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[11\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934508 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[12\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934508 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[13\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934508 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[14\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934508 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[15\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934508 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[16\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934508 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[17\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934508 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[18\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934508 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[19\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934508 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[20\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934508 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[21\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934509 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[22\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934509 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[23\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934509 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[24\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934509 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[25\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934509 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[26\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934509 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[27\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934509 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[28\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934509 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[29\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934509 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[30\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934510 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stmanch\[31\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stmanch\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934510 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[0\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934510 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[1\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934510 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[2\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934510 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[3\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934510 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[4\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934510 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[5\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934510 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[6\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934510 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[7\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934510 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[8\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934510 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[9\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934510 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[10\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934510 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[11\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934511 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[12\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934511 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[13\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934511 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[14\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934511 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[15\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934511 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[16\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934511 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[17\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934511 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[18\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934511 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[19\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934511 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[20\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934511 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[21\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934512 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[22\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934512 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[23\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934512 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[24\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934512 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[25\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934512 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[26\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934512 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[27\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934512 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[28\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934512 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[29\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934512 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[30\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934512 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stbit\[31\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stbit\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934512 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|tick_trame " "Latch Encoder:encoder\|tickgen:TickGenerator\|tick_trame has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934513 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[0\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934513 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[1\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934513 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[2\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934513 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[3\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934513 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[4\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934513 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[5\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934513 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[6\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934513 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[7\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934513 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[8\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934513 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[9\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934513 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[10\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934514 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[11\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934514 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[12\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934514 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[13\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934514 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[14\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934514 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[15\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934514 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[16\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934514 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[17\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934514 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[18\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934514 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[19\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934514 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[20\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934514 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[21\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934514 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934514 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[22\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934515 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[23\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934515 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[24\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934515 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[25\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934515 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[26\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934515 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[27\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934515 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[28\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934515 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[29\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934515 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[30\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934515 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|stburst\[31\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|stburst\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934515 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[5\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934515 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[4\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934515 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934515 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[3\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934516 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[2\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934516 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[1\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934516 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[0\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934516 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[7\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934516 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[8\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934516 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[9\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934516 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[10\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934516 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[11\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934516 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[12\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934516 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[13\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934516 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[14\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934516 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934516 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[15\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934517 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[16\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934517 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[17\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934517 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[18\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934517 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[19\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934517 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[20\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934517 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[21\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934517 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[22\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934517 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[23\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934517 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[24\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934517 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[25\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934517 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934517 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[26\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934518 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[27\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934518 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[28\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934518 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[29\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934518 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[30\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934518 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[31\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934518 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934518 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Encoder:encoder\|tickgen:TickGenerator\|sttrame\[6\] " "Latch Encoder:encoder\|tickgen:TickGenerator\|sttrame\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLK " "Ports D and ENA on the latch are fed by the same signal CLK" {  } { { "IrDA.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Fit/IrDA.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1518775934518 ""}  } { { "../Source/Tick_generator.vhd" "" { Text "/nfs/home/sasl/eleves/ei-se/3521043/VHDL/projet RC-5/irda/Source/Tick_generator.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1518775934518 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1518775934817 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1518775935448 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518775935448 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1041 " "Implemented 1041 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1518775936198 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1518775936198 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1013 " "Implemented 1013 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1518775936198 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1518775936198 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 285 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 285 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "671 " "Peak virtual memory: 671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518775936229 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 16 11:12:16 2018 " "Processing ended: Fri Feb 16 11:12:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518775936229 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518775936229 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518775936229 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518775936229 ""}
