xst -intstyle ise -ifn "E:/FPGA/my.verilog.learn/DDS.ver.1/prj/DDS/dds_wave.xst" -ofn "E:/FPGA/my.verilog.learn/DDS.ver.1/prj/DDS/dds_wave.syr" 
xst -intstyle ise -ifn "E:/FPGA/my.verilog.learn/DDS.ver.1/prj/DDS/dds_wave.xst" -ofn "E:/FPGA/my.verilog.learn/DDS.ver.1/prj/DDS/dds_wave.syr" 
xst -intstyle ise -ifn "E:/FPGA/my.verilog.learn/DDS.ver.1/prj/DDS/dds_wave.xst" -ofn "E:/FPGA/my.verilog.learn/DDS.ver.1/prj/DDS/dds_wave.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim dds_wave.ngc dds_wave_synthesis.v 
xst -intstyle ise -ifn "E:/FPGA/my.verilog.learn/DDS.ver.1/prj/DDS/dds_wave.xst" -ofn "E:/FPGA/my.verilog.learn/DDS.ver.1/prj/DDS/dds_wave.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim dds_wave.ngc dds_wave_synthesis.v 
xst -intstyle ise -ifn "E:/FPGA/my.verilog.learn/DDS.ver.1/prj/DDS/dds_wave.xst" -ofn "E:/FPGA/my.verilog.learn/DDS.ver.1/prj/DDS/dds_wave.syr" 
